Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Wed Nov 28 13:50:31 2018
| Host         : USL09013W running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mic_test_timing_summary_routed.rpt -pb mic_test_timing_summary_routed.pb -rpx mic_test_timing_summary_routed.rpx -warn_on_violation
| Design       : mic_test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.570        0.000                      0                   33        0.280        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.570        0.000                      0                   33        0.280        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 pwm1/d_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm2/pwm_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.828ns (24.342%)  route 2.574ns (75.658%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.308    pwm1/clk
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.456     5.764 f  pwm1/d_reg_reg[2]/Q
                         net (fo=2, routed)           0.860     6.624    pwm1/pwm2/d_reg_reg[2]
    SLICE_X1Y138         LUT4 (Prop_lut4_I2_O)        0.124     6.748 r  pwm1/pwm_reg_i_6/O
                         net (fo=1, routed)           0.937     7.685    pwm1/pwm_reg_i_6_n_0
    SLICE_X1Y139         LUT6 (Prop_lut6_I0_O)        0.124     7.809 r  pwm1/pwm_reg_i_4/O
                         net (fo=1, routed)           0.777     8.586    pwm1/pwm_reg_i_4_n_0
    SLICE_X1Y143         LUT5 (Prop_lut5_I2_O)        0.124     8.710 r  pwm1/pwm_reg_i_1/O
                         net (fo=1, routed)           0.000     8.710    pwm2/d_reg_reg[30]
    SLICE_X1Y143         FDCE                                         r  pwm2/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    pwm2/clk
    SLICE_X1Y143         FDCE                                         r  pwm2/pwm_reg_reg/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y143         FDCE (Setup_fdce_C_D)        0.029    15.280    pwm2/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 pwm1/d_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.999ns (72.407%)  route 0.762ns (27.593%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.308    pwm1/clk
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pwm1/d_reg_reg[3]/Q
                         net (fo=2, routed)           0.762     6.526    pwm1/pwm2/d_reg_reg[3]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.051 r  pwm1/d_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pwm1/d_reg_reg[0]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pwm1/d_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pwm1/d_reg_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pwm1/d_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pwm1/d_reg_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  pwm1/d_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    pwm1/d_reg_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  pwm1/d_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    pwm1/d_reg_reg[16]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  pwm1/d_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    pwm1/d_reg_reg[20]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  pwm1/d_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.735    pwm1/d_reg_reg[24]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 r  pwm1/d_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.069    pwm1/d_reg_reg[28]_i_1_n_6
    SLICE_X0Y145         FDCE                                         r  pwm1/d_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    pwm1/clk
    SLICE_X0Y145         FDCE                                         r  pwm1/d_reg_reg[29]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y145         FDCE (Setup_fdce_C_D)        0.062    15.313    pwm1/d_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 pwm1/d_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 1.978ns (72.196%)  route 0.762ns (27.804%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.308    pwm1/clk
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pwm1/d_reg_reg[3]/Q
                         net (fo=2, routed)           0.762     6.526    pwm1/pwm2/d_reg_reg[3]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.051 r  pwm1/d_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pwm1/d_reg_reg[0]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pwm1/d_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pwm1/d_reg_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pwm1/d_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pwm1/d_reg_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  pwm1/d_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    pwm1/d_reg_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  pwm1/d_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    pwm1/d_reg_reg[16]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  pwm1/d_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    pwm1/d_reg_reg[20]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  pwm1/d_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.735    pwm1/d_reg_reg[24]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.048 r  pwm1/d_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.048    pwm1/d_reg_reg[28]_i_1_n_4
    SLICE_X0Y145         FDCE                                         r  pwm1/d_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    pwm1/clk
    SLICE_X0Y145         FDCE                                         r  pwm1/d_reg_reg[31]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y145         FDCE (Setup_fdce_C_D)        0.062    15.313    pwm1/d_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 pwm1/d_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 1.904ns (71.424%)  route 0.762ns (28.576%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.308    pwm1/clk
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pwm1/d_reg_reg[3]/Q
                         net (fo=2, routed)           0.762     6.526    pwm1/pwm2/d_reg_reg[3]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.051 r  pwm1/d_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pwm1/d_reg_reg[0]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pwm1/d_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pwm1/d_reg_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pwm1/d_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pwm1/d_reg_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  pwm1/d_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    pwm1/d_reg_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  pwm1/d_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    pwm1/d_reg_reg[16]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  pwm1/d_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    pwm1/d_reg_reg[20]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  pwm1/d_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.735    pwm1/d_reg_reg[24]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.974 r  pwm1/d_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.974    pwm1/d_reg_reg[28]_i_1_n_5
    SLICE_X0Y145         FDCE                                         r  pwm1/d_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    pwm1/clk
    SLICE_X0Y145         FDCE                                         r  pwm1/d_reg_reg[30]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y145         FDCE (Setup_fdce_C_D)        0.062    15.313    pwm1/d_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 pwm1/d_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 1.888ns (71.251%)  route 0.762ns (28.748%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.308    pwm1/clk
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pwm1/d_reg_reg[3]/Q
                         net (fo=2, routed)           0.762     6.526    pwm1/pwm2/d_reg_reg[3]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.051 r  pwm1/d_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pwm1/d_reg_reg[0]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pwm1/d_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pwm1/d_reg_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pwm1/d_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pwm1/d_reg_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  pwm1/d_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    pwm1/d_reg_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  pwm1/d_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    pwm1/d_reg_reg[16]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  pwm1/d_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    pwm1/d_reg_reg[20]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  pwm1/d_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.735    pwm1/d_reg_reg[24]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.958 r  pwm1/d_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.958    pwm1/d_reg_reg[28]_i_1_n_7
    SLICE_X0Y145         FDCE                                         r  pwm1/d_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    pwm1/clk
    SLICE_X0Y145         FDCE                                         r  pwm1/d_reg_reg[28]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y145         FDCE (Setup_fdce_C_D)        0.062    15.313    pwm1/d_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                  7.355    

Slack (MET) :             7.358ns  (required time - arrival time)
  Source:                 pwm1/d_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 1.885ns (71.219%)  route 0.762ns (28.781%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.308    pwm1/clk
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pwm1/d_reg_reg[3]/Q
                         net (fo=2, routed)           0.762     6.526    pwm1/pwm2/d_reg_reg[3]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.051 r  pwm1/d_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pwm1/d_reg_reg[0]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pwm1/d_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pwm1/d_reg_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pwm1/d_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pwm1/d_reg_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  pwm1/d_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    pwm1/d_reg_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  pwm1/d_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    pwm1/d_reg_reg[16]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  pwm1/d_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    pwm1/d_reg_reg[20]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.955 r  pwm1/d_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.955    pwm1/d_reg_reg[24]_i_1_n_6
    SLICE_X0Y144         FDCE                                         r  pwm1/d_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    pwm1/clk
    SLICE_X0Y144         FDCE                                         r  pwm1/d_reg_reg[25]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y144         FDCE (Setup_fdce_C_D)        0.062    15.313    pwm1/d_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  7.358    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 pwm1/d_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.864ns (70.989%)  route 0.762ns (29.011%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.308    pwm1/clk
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pwm1/d_reg_reg[3]/Q
                         net (fo=2, routed)           0.762     6.526    pwm1/pwm2/d_reg_reg[3]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.051 r  pwm1/d_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pwm1/d_reg_reg[0]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pwm1/d_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pwm1/d_reg_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pwm1/d_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pwm1/d_reg_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  pwm1/d_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    pwm1/d_reg_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  pwm1/d_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    pwm1/d_reg_reg[16]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  pwm1/d_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    pwm1/d_reg_reg[20]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.934 r  pwm1/d_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.934    pwm1/d_reg_reg[24]_i_1_n_4
    SLICE_X0Y144         FDCE                                         r  pwm1/d_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    pwm1/clk
    SLICE_X0Y144         FDCE                                         r  pwm1/d_reg_reg[27]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y144         FDCE (Setup_fdce_C_D)        0.062    15.313    pwm1/d_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 pwm1/d_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 1.790ns (70.147%)  route 0.762ns (29.853%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.308    pwm1/clk
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pwm1/d_reg_reg[3]/Q
                         net (fo=2, routed)           0.762     6.526    pwm1/pwm2/d_reg_reg[3]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.051 r  pwm1/d_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pwm1/d_reg_reg[0]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pwm1/d_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pwm1/d_reg_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pwm1/d_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pwm1/d_reg_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  pwm1/d_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    pwm1/d_reg_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  pwm1/d_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    pwm1/d_reg_reg[16]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  pwm1/d_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    pwm1/d_reg_reg[20]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.860 r  pwm1/d_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.860    pwm1/d_reg_reg[24]_i_1_n_5
    SLICE_X0Y144         FDCE                                         r  pwm1/d_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    pwm1/clk
    SLICE_X0Y144         FDCE                                         r  pwm1/d_reg_reg[26]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y144         FDCE (Setup_fdce_C_D)        0.062    15.313    pwm1/d_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 pwm1/d_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 1.774ns (69.959%)  route 0.762ns (30.041%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.308    pwm1/clk
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pwm1/d_reg_reg[3]/Q
                         net (fo=2, routed)           0.762     6.526    pwm1/pwm2/d_reg_reg[3]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.051 r  pwm1/d_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pwm1/d_reg_reg[0]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pwm1/d_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pwm1/d_reg_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pwm1/d_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pwm1/d_reg_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  pwm1/d_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    pwm1/d_reg_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  pwm1/d_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    pwm1/d_reg_reg[16]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  pwm1/d_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.621    pwm1/d_reg_reg[20]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.844 r  pwm1/d_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.844    pwm1/d_reg_reg[24]_i_1_n_7
    SLICE_X0Y144         FDCE                                         r  pwm1/d_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    pwm1/clk
    SLICE_X0Y144         FDCE                                         r  pwm1/d_reg_reg[24]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y144         FDCE (Setup_fdce_C_D)        0.062    15.313    pwm1/d_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 pwm1/d_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.771ns (69.923%)  route 0.762ns (30.077%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.308    pwm1/clk
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pwm1/d_reg_reg[3]/Q
                         net (fo=2, routed)           0.762     6.526    pwm1/pwm2/d_reg_reg[3]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.051 r  pwm1/d_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pwm1/d_reg_reg[0]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pwm1/d_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pwm1/d_reg_reg[4]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pwm1/d_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pwm1/d_reg_reg[8]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  pwm1/d_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    pwm1/d_reg_reg[12]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  pwm1/d_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    pwm1/d_reg_reg[16]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.841 r  pwm1/d_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.841    pwm1/d_reg_reg[20]_i_1_n_6
    SLICE_X0Y143         FDCE                                         r  pwm1/d_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    pwm1/clk
    SLICE_X0Y143         FDCE                                         r  pwm1/d_reg_reg[21]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y143         FDCE (Setup_fdce_C_D)        0.062    15.313    pwm1/d_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  7.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm1/d_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    pwm1/clk
    SLICE_X0Y140         FDCE                                         r  pwm1/d_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  pwm1/d_reg_reg[10]/Q
                         net (fo=2, routed)           0.133     1.790    pwm1/pwm2/d_reg_reg[10]
    SLICE_X0Y140         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  pwm1/d_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    pwm1/d_reg_reg[8]_i_1_n_5
    SLICE_X0Y140         FDCE                                         r  pwm1/d_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    pwm1/clk
    SLICE_X0Y140         FDCE                                         r  pwm1/d_reg_reg[10]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y140         FDCE (Hold_fdce_C_D)         0.105     1.621    pwm1/d_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm1/d_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    pwm1/clk
    SLICE_X0Y141         FDCE                                         r  pwm1/d_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  pwm1/d_reg_reg[14]/Q
                         net (fo=2, routed)           0.133     1.790    pwm1/pwm2/d_reg_reg[14]
    SLICE_X0Y141         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  pwm1/d_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    pwm1/d_reg_reg[12]_i_1_n_5
    SLICE_X0Y141         FDCE                                         r  pwm1/d_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    pwm1/clk
    SLICE_X0Y141         FDCE                                         r  pwm1/d_reg_reg[14]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y141         FDCE (Hold_fdce_C_D)         0.105     1.621    pwm1/d_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm1/d_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    pwm1/clk
    SLICE_X0Y143         FDCE                                         r  pwm1/d_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  pwm1/d_reg_reg[22]/Q
                         net (fo=2, routed)           0.133     1.791    pwm1/pwm2/d_reg_reg[22]
    SLICE_X0Y143         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  pwm1/d_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    pwm1/d_reg_reg[20]_i_1_n_5
    SLICE_X0Y143         FDCE                                         r  pwm1/d_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    pwm1/clk
    SLICE_X0Y143         FDCE                                         r  pwm1/d_reg_reg[22]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y143         FDCE (Hold_fdce_C_D)         0.105     1.622    pwm1/d_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm1/d_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    pwm1/clk
    SLICE_X0Y139         FDCE                                         r  pwm1/d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  pwm1/d_reg_reg[6]/Q
                         net (fo=2, routed)           0.133     1.789    pwm1/pwm2/d_reg_reg[6]
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  pwm1/d_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    pwm1/d_reg_reg[4]_i_1_n_5
    SLICE_X0Y139         FDCE                                         r  pwm1/d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    pwm1/clk
    SLICE_X0Y139         FDCE                                         r  pwm1/d_reg_reg[6]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y139         FDCE (Hold_fdce_C_D)         0.105     1.620    pwm1/d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm1/d_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    pwm1/clk
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  pwm1/d_reg_reg[2]/Q
                         net (fo=2, routed)           0.133     1.789    pwm1/pwm2/d_reg_reg[2]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  pwm1/d_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    pwm1/d_reg_reg[0]_i_1_n_5
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    pwm1/clk
    SLICE_X0Y138         FDCE                                         r  pwm1/d_reg_reg[2]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y138         FDCE (Hold_fdce_C_D)         0.105     1.620    pwm1/d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm1/d_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    pwm1/clk
    SLICE_X0Y144         FDCE                                         r  pwm1/d_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  pwm1/d_reg_reg[26]/Q
                         net (fo=2, routed)           0.133     1.791    pwm1/pwm2/d_reg_reg[26]
    SLICE_X0Y144         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  pwm1/d_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    pwm1/d_reg_reg[24]_i_1_n_5
    SLICE_X0Y144         FDCE                                         r  pwm1/d_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    pwm1/clk
    SLICE_X0Y144         FDCE                                         r  pwm1/d_reg_reg[26]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y144         FDCE (Hold_fdce_C_D)         0.105     1.622    pwm1/d_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pwm1/d_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    pwm1/clk
    SLICE_X0Y142         FDCE                                         r  pwm1/d_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  pwm1/d_reg_reg[18]/Q
                         net (fo=2, routed)           0.134     1.791    pwm1/pwm2/d_reg_reg[18]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  pwm1/d_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    pwm1/d_reg_reg[16]_i_1_n_5
    SLICE_X0Y142         FDCE                                         r  pwm1/d_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    pwm1/clk
    SLICE_X0Y142         FDCE                                         r  pwm1/d_reg_reg[18]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y142         FDCE (Hold_fdce_C_D)         0.105     1.621    pwm1/d_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pwm1/d_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    pwm1/clk
    SLICE_X0Y145         FDCE                                         r  pwm1/d_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  pwm1/d_reg_reg[30]/Q
                         net (fo=2, routed)           0.134     1.792    pwm1/pwm2/d_reg_reg[30]
    SLICE_X0Y145         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  pwm1/d_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    pwm1/d_reg_reg[28]_i_1_n_5
    SLICE_X0Y145         FDCE                                         r  pwm1/d_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    pwm1/clk
    SLICE_X0Y145         FDCE                                         r  pwm1/d_reg_reg[30]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y145         FDCE (Hold_fdce_C_D)         0.105     1.622    pwm1/d_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pwm1/d_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    pwm1/clk
    SLICE_X0Y140         FDCE                                         r  pwm1/d_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  pwm1/d_reg_reg[10]/Q
                         net (fo=2, routed)           0.133     1.790    pwm1/pwm2/d_reg_reg[10]
    SLICE_X0Y140         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.934 r  pwm1/d_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    pwm1/d_reg_reg[8]_i_1_n_4
    SLICE_X0Y140         FDCE                                         r  pwm1/d_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    pwm1/clk
    SLICE_X0Y140         FDCE                                         r  pwm1/d_reg_reg[11]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y140         FDCE (Hold_fdce_C_D)         0.105     1.621    pwm1/d_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pwm1/d_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/d_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    pwm1/clk
    SLICE_X0Y141         FDCE                                         r  pwm1/d_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  pwm1/d_reg_reg[14]/Q
                         net (fo=2, routed)           0.133     1.790    pwm1/pwm2/d_reg_reg[14]
    SLICE_X0Y141         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.934 r  pwm1/d_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    pwm1/d_reg_reg[12]_i_1_n_4
    SLICE_X0Y141         FDCE                                         r  pwm1/d_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    pwm1/clk
    SLICE_X0Y141         FDCE                                         r  pwm1/d_reg_reg[15]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y141         FDCE (Hold_fdce_C_D)         0.105     1.621    pwm1/d_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y138    pwm1/d_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y140    pwm1/d_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y140    pwm1/d_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y141    pwm1/d_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y141    pwm1/d_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y141    pwm1/d_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y141    pwm1/d_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y142    pwm1/d_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y142    pwm1/d_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y138    pwm1/d_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    pwm1/d_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    pwm1/d_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    pwm1/d_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    pwm1/d_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y142    pwm1/d_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y142    pwm1/d_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y142    pwm1/d_reg_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y142    pwm1/d_reg_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y138    pwm1/d_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y138    pwm1/d_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y138    pwm1/d_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y140    pwm1/d_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y140    pwm1/d_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y140    pwm1/d_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y140    pwm1/d_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    pwm1/d_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    pwm1/d_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    pwm1/d_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    pwm1/d_reg_reg[13]/C



