INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHubPublic/VHDL-for-Noobs/Vivado Projects/ShiftRegister-SIPO 4bit Behavioral/ShiftRegister-SIPO 4bit Behavioral.srcs/sources_1/new/sipo4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sipo4bit'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHubPublic/VHDL-for-Noobs/Vivado Projects/ShiftRegister-SIPO 4bit Behavioral/ShiftRegister-SIPO 4bit Behavioral.srcs/sim_1/new/sipo4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sipo4bit_tb'
