INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/19_JK_FF/19_JK_FF.srcs/sim_1/new/19_JK_FF_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'JK_FF_sim'
