irq_set_handler	,	F_78
irq_set_chained_handler	,	F_89
spin_lock_init	,	F_83
"sirf,pins"	,	L_3
sirfsoc_pinmux_request_gpio	,	F_26
ENOSYS	,	V_138
"%s: Failed to create irqdomain\n"	,	L_14
direction_output	,	V_128
bank	,	V_76
SIRFSOC_GPIO_CTRL	,	F_49
dev	,	V_27
to_of_mm_gpio_chip	,	F_42
irq_desc	,	V_100
"unable to find compatible rsc node in dtb\n"	,	L_6
pmx	,	V_65
of_property_count_strings	,	F_11
SIRFSOC_GPIO_CTL_INTR_HIGH_MASK	,	V_92
ARRAY_SIZE	,	F_2
of_property_for_each_string	,	F_14
sirfsoc_pmx_functions	,	V_37
KERN_WARNING	,	V_106
__devinit	,	T_3
IRQ_TYPE_LEVEL_LOW	,	V_97
panic	,	F_29
sirfsoc_gpio_bank	,	V_75
full_name	,	V_133
"sirf,function"	,	L_2
domain	,	V_77
pr_err	,	F_87
gpio_virtbase	,	V_44
of_node	,	V_62
GFP_KERNEL	,	V_29
out_no_pmx	,	V_68
sirfsoc_gpio_set_output	,	F_72
parent_irq	,	V_134
sirfsoc_pinmux_get_groups	,	F_25
sirfsoc_gpio_free	,	F_69
funcval	,	V_49
sirfsoc_gpio_probe	,	F_81
ctrl	,	V_103
handle_level_irq	,	V_121
device_node	,	V_12
seq_printf	,	F_6
irq_hw_number_t	,	T_5
irq_data_get_irq_chip_data	,	F_48
func_en_val	,	V_46
IRQF_VALID	,	V_122
sirfsoc_pinmux_desc	,	V_66
chip	,	V_72
set	,	V_129
d	,	V_81
"can't map rsc registers\n"	,	L_8
seq_file	,	V_8
"initialized SIRFSOC pinmux driver\n"	,	L_10
pinctrl_request_gpio	,	F_68
i	,	V_35
irq	,	V_99
sirfsoc_gpio_set_value	,	F_75
regs	,	V_87
s	,	V_9
pinctrl_dev	,	V_1
"could not register SIRFSOC pinmux driver\n"	,	L_9
of_iomap	,	F_30
"No child nodes passed via DT\n"	,	L_4
sirfsoc_muxmask	,	V_39
sirfsoc_gpio_direction_output	,	F_73
platform_device	,	V_60
muxmask_counts	,	V_42
sirfsoc_gpio_to_bank	,	F_45
__iomem	,	T_2
DRIVER_NAME	,	V_11
"%s: error in probe function with status %d\n"	,	L_13
sirfsoc_get_group_name	,	F_3
SIRFSOC_GPIO_CTL_INTR_STS_MASK	,	V_89
sirfsoc_dt_node_to_map	,	F_7
sirfsoc_pmx	,	V_17
platform_get_irq	,	F_85
sirfsoc_pinmux_probe	,	F_31
to_irq	,	V_130
ret	,	V_24
count	,	V_26
spin_unlock_irqrestore	,	F_51
SIRFSOC_GPIO_CTL_DATAIN_MASK	,	V_117
pctldev	,	V_2
name	,	V_5
of_property_read_string	,	F_10
generic_handle_irq	,	F_64
idx	,	V_82
pinctrl_map	,	V_14
desc	,	V_101
muxmask	,	V_41
of_find_device_by_node	,	F_82
iounmap	,	F_37
irq_get_chip	,	F_58
SIRFSOC_GPIO_CTL_INTR_TYPE_MASK	,	V_93
chained_irq_exit	,	F_65
np_config	,	V_13
sgpio_lock	,	V_86
printk	,	F_61
SIRFSOC_GPIO_CTL_OUT_EN_MASK	,	V_111
dev_err	,	F_12
sirfsoc_gpio_irq_map	,	F_76
SIRFSOC_RSC_PIN_MUX	,	V_48
pinctrl_add_gpio_range	,	F_35
kzalloc	,	F_13
host_data	,	V_119
num_maps	,	V_16
pinctrl_register	,	F_34
selector	,	V_4
of_device_id	,	V_57
gc	,	V_70
mask	,	V_40
PIN_MAP_TYPE_MUX_GROUP	,	V_31
sirfsoc_pinmux_init	,	F_38
sirfsoc_gpio_init	,	F_91
SIRFSOC_GPIO_BANK_SIZE	,	V_79
set_irq_flags	,	F_80
label	,	V_132
sirfsoc_pin_dbg_show	,	F_5
padmux	,	V_38
sirfsoc_pinmux_enable	,	F_21
sirfsoc_gpio_handle_irq	,	F_56
spmx	,	V_18
base	,	V_112
pr_debug	,	F_63
sirfsoc_gpio_get_value	,	F_74
ENOMEM	,	V_30
sirfsoc_gpio_irq_ack	,	F_47
__sirfsoc_gpio_irq_mask	,	F_52
ngpio	,	V_131
pinctrl_gpio_range	,	V_53
hwirq	,	V_83
dev_info	,	F_36
irq_set_chip_data	,	F_79
sirfsoc_pinmux_disable	,	F_22
compatible	,	V_59
rsc_virtbase	,	V_47
enable	,	V_34
property	,	V_20
lock	,	V_113
sirfsoc_dt_free_map	,	F_15
irq_domain	,	V_118
id	,	V_55
"sirf,prima2-rsc"	,	L_5
val	,	V_84
SIRFSOC_GPIO_CTL_INTR_EN_MASK	,	V_88
index	,	V_25
pin_base	,	V_56
__func__	,	V_107
IRQ_TYPE_LEVEL_HIGH	,	V_98
sirfsoc_pin_groups	,	V_3
sirfsoc_gpio_irq_mask	,	F_53
chained_irq_enter	,	F_59
irq_data	,	V_80
status	,	V_102
ctrl_offset	,	V_110
ENODEV	,	V_28
sirfsoc_gpio_to_offset	,	F_44
kfree	,	F_16
flags	,	V_85
IRQ_TYPE_NONE	,	V_90
range	,	V_54
kstrdup	,	F_84
pins	,	V_6
pmxdev	,	V_50
irq_domain_add_legacy	,	F_88
irq_get_handler_data	,	F_57
pinctrl_free_gpio	,	F_70
sirfsoc_rsc_of_iomap	,	F_27
out	,	V_135
revmap_data	,	V_108
IRQ_TYPE_EDGE_BOTH	,	V_96
prop	,	V_21
get	,	V_127
rsc_ids	,	V_58
for_each_child_of_node	,	F_9
handle_bad_irq	,	F_62
map	,	V_15
SIRFSOC_GPIO_NO_OF_BANKS	,	V_124
sirfsoc_gpio_irq_simple_ops	,	V_137
err	,	V_123
"%s: gpio id %d idx %d happens\n"	,	L_12
IRQ_TYPE_EDGE_RISING	,	V_91
EINVAL	,	V_67
__init	,	T_4
data	,	V_32
SIRFSOC_GPIO_IRQ_START	,	V_136
direction_input	,	V_126
sirfsoc_get_group_pins	,	F_4
of_find_matching_node	,	F_28
out_ctrl	,	V_115
IRQ_TYPE_EDGE_FALLING	,	V_95
pinctrl_dev_get_drvdata	,	F_8
gpiochip_add	,	F_86
pdev	,	V_61
sirfsoc_pinmux_get_func_name	,	F_24
u32	,	T_1
sirfsoc_gpio_ranges	,	V_69
function	,	V_22
out_no_gpio_remap	,	V_63
sirfsoc_gpio_request	,	F_67
"can't map gpio registers\n"	,	L_7
group	,	V_23
sirfsoc_irqchip_to_bank	,	F_46
offset	,	V_10
" "	,	L_1
platform_driver_register	,	F_39
first_irq	,	V_104
sirfsoc_pinmux_driver	,	V_73
SIRFSOC_GPIO_INT_STATUS	,	F_60
spin_lock_irqsave	,	F_50
sirfsoc_gpio_irq_unmask	,	F_54
SIRFSOC_GPIO_PAD_EN	,	F_19
platform_set_drvdata	,	F_33
devm_kzalloc	,	F_32
sirfsoc_pinmux_endisable	,	F_17
request	,	V_125
np	,	V_19
legacy	,	V_109
sirfsoc_pinmux_get_funcs_count	,	F_23
num_groups	,	V_52
mux	,	V_33
sgpio_bank	,	V_71
SIRFSOC_GPIO_CTL_DATAOUT_MASK	,	V_116
irq_find_mapping	,	F_43
sirfsoc_irq_chip	,	V_120
irq_set_chip	,	F_77
irq_chip	,	V_105
"%s: gpio id %d status %#x no interrupt is flaged\n"	,	L_11
value	,	V_114
SIRFSOC_GPIO_CTL_INTR_LOW_MASK	,	V_94
sirfsoc_gpio_set_input	,	F_66
readl	,	F_18
writel	,	F_20
sirfsoc_gpio_to_irq	,	F_40
groups	,	V_51
gpio_chip	,	V_74
sirfsoc_padmux	,	V_36
container_of	,	F_41
sirfsoc_gpio_irq_type	,	F_55
sirfsoc_gpio_direction_input	,	F_71
muxval	,	V_43
sirfsoc_get_groups_count	,	F_1
irq_set_handler_data	,	F_90
funcmask	,	V_45
num_pins	,	V_7
pinmux_ids	,	V_139
out_no_rsc_remap	,	V_64
gpio	,	V_78
