<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/alpha/ev5.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_a4feaad68b70f9faac265221bd8821b4.html">alpha</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ev5.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ev5_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Steve Reinhardt</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *          Nathan Binkert</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *          Ali Saidi</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef __ARCH_ALPHA_EV5_HH__</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define __ARCH_ALPHA_EV5_HH__</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="alpha_2isa__traits_8hh.html">arch/alpha/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAlphaISA.html">AlphaISA</a> {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a237e65d4166ea627176530ae9131aa37">   42</a></span>&#160;<span class="keyword">const</span> uint64_t <a class="code" href="namespaceAlphaISA.html#a237e65d4166ea627176530ae9131aa37">AsnMask</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xff);</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a0ded11ecc579271f7f65a3d3b2e86240">   43</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a0ded11ecc579271f7f65a3d3b2e86240">VAddrImplBits</a> = 43;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a5eef7a313a30482b167ca965936dcdc9">   44</a></span>&#160;<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a5eef7a313a30482b167ca965936dcdc9">VAddrImplMask</a> = (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a0ded11ecc579271f7f65a3d3b2e86240">VAddrImplBits</a>) - 1;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a7a95bcdfe357674a47fa2cf12c4561f9">   45</a></span>&#160;<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a7a95bcdfe357674a47fa2cf12c4561f9">VAddrUnImplMask</a> = ~VAddrImplMask;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a06a35d8f74d0d30584c5962c5b15e4bd">   46</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a06a35d8f74d0d30584c5962c5b15e4bd">VAddrImpl</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>) { <span class="keywordflow">return</span> a &amp; <a class="code" href="namespaceAlphaISA.html#a5eef7a313a30482b167ca965936dcdc9">VAddrImplMask</a>; }</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a6ffa81e21e2eb5e447ece4abf6a70d78">   47</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a6ffa81e21e2eb5e447ece4abf6a70d78">VAddrVPN</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>) { <span class="keywordflow">return</span> a &gt;&gt; <a class="code" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a>; }</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a8ef9303074541727ee9a1fdb7fa29c69">   48</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a8ef9303074541727ee9a1fdb7fa29c69">VAddrOffset</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>) { <span class="keywordflow">return</span> a &amp; <a class="code" href="namespaceAlphaISA.html#a4807a51b93d6bed51f762ea497dcd672">PageOffset</a>; }</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ac33810d23de17bbfa808c6b9e4e35887">   49</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#ac33810d23de17bbfa808c6b9e4e35887">VAddrSpaceEV5</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>) { <span class="keywordflow">return</span> a &gt;&gt; 41 &amp; 0x3; }</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">   50</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">VAddrSpaceEV6</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>) { <span class="keywordflow">return</span> a &gt;&gt; 41 &amp; 0x7f; }</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a85201164b9da471550f01069be9d1e7d">   52</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#a85201164b9da471550f01069be9d1e7d">PAddrIprSpace</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>) { <span class="keywordflow">return</span> a &gt;= <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xFFFFFF00000); }</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a24a3c8e0c9a4e0a66a07c9bac12aa58d">   53</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a24a3c8e0c9a4e0a66a07c9bac12aa58d">PAddrImplBits</a> = 44; <span class="comment">// for Tsunami</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">   54</a></span>&#160;<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a> = (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a24a3c8e0c9a4e0a66a07c9bac12aa58d">PAddrImplBits</a>) - 1;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ab38d681b0e076ec9d3a6b09b7a1c1e23">   55</a></span>&#160;<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#ab38d681b0e076ec9d3a6b09b7a1c1e23">PAddrUncachedBit39</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x8000000000);</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#aa73b96876a3763092c1fa0468ff11865">   56</a></span>&#160;<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#aa73b96876a3763092c1fa0468ff11865">PAddrUncachedBit40</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x10000000000);</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a21a17282d43cac83233abf653d5b0e5d">   57</a></span>&#160;<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a21a17282d43cac83233abf653d5b0e5d">PAddrUncachedBit43</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x80000000000);</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#adce110f1a1d77375625082f8d4908af6">   58</a></span>&#160;<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#adce110f1a1d77375625082f8d4908af6">PAddrUncachedMask</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x807ffffffff); <span class="comment">// Clear PA&lt;42:35&gt;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a1305e32166e725ed6b030319f1ce8681">   61</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#a1305e32166e725ed6b030319f1ce8681">Phys2K0Seg</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">if</span> (addr &amp; PAddrUncachedBit43) {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        addr &amp;= <a class="code" href="namespaceAlphaISA.html#adce110f1a1d77375625082f8d4908af6">PAddrUncachedMask</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        addr |= <a class="code" href="namespaceAlphaISA.html#aa73b96876a3763092c1fa0468ff11865">PAddrUncachedBit40</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    }</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">return</span> addr | <a class="code" href="namespaceAlphaISA.html#ada2e3f0762964606829618f7d3766ed6">K0SegBase</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;}</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">   70</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 57 &amp; <a class="code" href="namespaceAlphaISA.html#a237e65d4166ea627176530ae9131aa37">AsnMask</a>; }</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a0f147507d2a1a5437426ab7231e4a3d5">   71</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a0f147507d2a1a5437426ab7231e4a3d5">DTB_PTE_PPN</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;{ <span class="keywordflow">return</span> reg &gt;&gt; 32 &amp; ((<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; (PAddrImplBits - <a class="code" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a>)) - 1); }</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8">   73</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8">DTB_PTE_XRE</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 8 &amp; 0xf; }</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a310e34dbbc9219cdeb9c877e6d0bd1f7">   74</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a310e34dbbc9219cdeb9c877e6d0bd1f7">DTB_PTE_XWE</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 12 &amp; 0xf; }</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a4cba73d4105288236ba519f745492c0b">   75</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a4cba73d4105288236ba519f745492c0b">DTB_PTE_FONR</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 1 &amp; 0x1; }</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a32962f01b9ce7d53ebea64779cb769ba">   76</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a32962f01b9ce7d53ebea64779cb769ba">DTB_PTE_FONW</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 2 &amp; 0x1; }</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a4d5fad955e0b9ccad5b4e7d7820fa01c">   77</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a4d5fad955e0b9ccad5b4e7d7820fa01c">DTB_PTE_GH</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 5 &amp; 0x3; }</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a81680a8f0a79643e10fc7337821f5f37">   78</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a81680a8f0a79643e10fc7337821f5f37">DTB_PTE_ASMA</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 4 &amp; 0x1; }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">   80</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">ITB_ASN_ASN</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 4 &amp; <a class="code" href="namespaceAlphaISA.html#a237e65d4166ea627176530ae9131aa37">AsnMask</a>; }</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a6c2a97078ce2e44d3f04ee016e712c48">   81</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a6c2a97078ce2e44d3f04ee016e712c48">ITB_PTE_PPN</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;{ <span class="keywordflow">return</span> reg &gt;&gt; 32 &amp; ((<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; (PAddrImplBits - <a class="code" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a>)) - 1); }</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ad24b14426f25156fcab0dfea1992ebff">   83</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#ad24b14426f25156fcab0dfea1992ebff">ITB_PTE_XRE</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 8 &amp; 0xf; }</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a6fd8f27f8a622d14744aaa0fc16ef7d2">   84</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#a6fd8f27f8a622d14744aaa0fc16ef7d2">ITB_PTE_FONR</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 1 &amp; 0x1; }</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#aa80ea9dd70abdb33c458d4f99d4b3491">   85</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#aa80ea9dd70abdb33c458d4f99d4b3491">ITB_PTE_FONW</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 2 &amp; 0x1; }</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a9640ea9e1d42b4e0f47250c7efe687f9">   86</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a9640ea9e1d42b4e0f47250c7efe687f9">ITB_PTE_GH</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 5 &amp; 0x3; }</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a198dd6b2a31db4d72de90c9e4d02d9fc">   87</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#a198dd6b2a31db4d72de90c9e4d02d9fc">ITB_PTE_ASMA</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 4 &amp; 0x1; }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a1d43dec6cc4c104201ca82a0b2a28d56">   89</a></span>&#160;<span class="keyword">inline</span> uint64_t <a class="code" href="namespaceAlphaISA.html#a1d43dec6cc4c104201ca82a0b2a28d56">MCSR_SP</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 1 &amp; 0x3; }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a77a0dc059f8e677358c55c3c206ea78b">   91</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#a77a0dc059f8e677358c55c3c206ea78b">ICSR_SDE</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 30 &amp; 0x1; }</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a1296f5f4491f6eafcd4cac6c96b2ceb4">   92</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a1296f5f4491f6eafcd4cac6c96b2ceb4">ICSR_SPE</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 28 &amp; 0x3; }</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ad98e58e7430195419d36c46d7bfb1af2">   93</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#ad98e58e7430195419d36c46d7bfb1af2">ICSR_FPE</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 26 &amp; 0x1; }</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#aea45c43f418ab3870323f1826f2a5038">   95</a></span>&#160;<span class="keyword">inline</span> uint64_t <a class="code" href="namespaceAlphaISA.html#aea45c43f418ab3870323f1826f2a5038">ALT_MODE_AM</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 3 &amp; 0x3; }</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">   96</a></span>&#160;<span class="keyword">inline</span> uint64_t <a class="code" href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">DTB_CM_CM</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 3 &amp; 0x3; }</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">   97</a></span>&#160;<span class="keyword">inline</span> uint64_t <a class="code" href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">ICM_CM</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) { <span class="keywordflow">return</span> reg &gt;&gt; 3 &amp; 0x3; }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#afb31624300bd8d07da7ccc44e30634f0">   99</a></span>&#160;<span class="keyword">const</span> uint64_t <a class="code" href="namespaceAlphaISA.html#afb31624300bd8d07da7ccc44e30634f0">MM_STAT_BAD_VA_MASK</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0020);</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#abaadac30f6873421d28cfa2aa40d6c21">  100</a></span>&#160;<span class="keyword">const</span> uint64_t <a class="code" href="namespaceAlphaISA.html#abaadac30f6873421d28cfa2aa40d6c21">MM_STAT_DTB_MISS_MASK</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0010);</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#acd0e06fc5e6986a43cef96abde0dc2c1">  101</a></span>&#160;<span class="keyword">const</span> uint64_t <a class="code" href="namespaceAlphaISA.html#acd0e06fc5e6986a43cef96abde0dc2c1">MM_STAT_FONW_MASK</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0008);</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ab9143dea1a7a6348b0890128aa6afe91">  102</a></span>&#160;<span class="keyword">const</span> uint64_t <a class="code" href="namespaceAlphaISA.html#ab9143dea1a7a6348b0890128aa6afe91">MM_STAT_FONR_MASK</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0004);</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">  103</a></span>&#160;<span class="keyword">const</span> uint64_t <a class="code" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">MM_STAT_ACV_MASK</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0002);</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">  104</a></span>&#160;<span class="keyword">const</span> uint64_t <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0001);</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">  105</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">Opcode</a>(<a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a> inst) { <span class="keywordflow">return</span> inst &gt;&gt; 26 &amp; 0x3f; }</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a5fb6bfaf48ec71f9e3354545d3aa85ff">  106</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a5fb6bfaf48ec71f9e3354545d3aa85ff">Ra</a>(<a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a> inst) { <span class="keywordflow">return</span> inst &gt;&gt; 21 &amp; 0x1f; }</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#aa643f676145338cd2de85b7ff78cc4fd">  108</a></span>&#160;<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#aa643f676145338cd2de85b7ff78cc4fd">PalBase</a> = 0x4000;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a40332e0f0627b51565b8595d48b929e0">  109</a></span>&#160;<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a40332e0f0627b51565b8595d48b929e0">PalMax</a> = 0x10000;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#af1f068ab16590c4aa8a0ca1d587a4cac">copyIprs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;} <span class="comment">// namespace AlphaISA</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#endif // __ARCH_ALPHA_EV5_HH__</span></div><div class="ttc" id="namespaceAlphaISA_html_ab2120199668c580d105618dbae21cf6b"><div class="ttname"><a href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">AlphaISA::MM_STAT_WR_MASK</a></div><div class="ttdeci">const uint64_t MM_STAT_WR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00104">ev5.hh:104</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a06a35d8f74d0d30584c5962c5b15e4bd"><div class="ttname"><a href="namespaceAlphaISA.html#a06a35d8f74d0d30584c5962c5b15e4bd">AlphaISA::VAddrImpl</a></div><div class="ttdeci">Addr VAddrImpl(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00046">ev5.hh:46</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a237e65d4166ea627176530ae9131aa37"><div class="ttname"><a href="namespaceAlphaISA.html#a237e65d4166ea627176530ae9131aa37">AlphaISA::AsnMask</a></div><div class="ttdeci">const uint64_t AsnMask</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00042">ev5.hh:42</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a36b44188d4a889f9397dca5549e44a54"><div class="ttname"><a href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">AlphaISA::DTB_ASN_ASN</a></div><div class="ttdeci">int DTB_ASN_ASN(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00070">ev5.hh:70</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af1f068ab16590c4aa8a0ca1d587a4cac"><div class="ttname"><a href="namespaceAlphaISA.html#af1f068ab16590c4aa8a0ca1d587a4cac">AlphaISA::copyIprs</a></div><div class="ttdeci">void copyIprs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00478">ev5.cc:478</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a4cba73d4105288236ba519f745492c0b"><div class="ttname"><a href="namespaceAlphaISA.html#a4cba73d4105288236ba519f745492c0b">AlphaISA::DTB_PTE_FONR</a></div><div class="ttdeci">int DTB_PTE_FONR(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00075">ev5.hh:75</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a9640ea9e1d42b4e0f47250c7efe687f9"><div class="ttname"><a href="namespaceAlphaISA.html#a9640ea9e1d42b4e0f47250c7efe687f9">AlphaISA::ITB_PTE_GH</a></div><div class="ttdeci">int ITB_PTE_GH(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00086">ev5.hh:86</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8"><div class="ttname"><a href="namespaceAlphaISA.html#a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8">AlphaISA::DTB_PTE_XRE</a></div><div class="ttdeci">int DTB_PTE_XRE(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00073">ev5.hh:73</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad24b14426f25156fcab0dfea1992ebff"><div class="ttname"><a href="namespaceAlphaISA.html#ad24b14426f25156fcab0dfea1992ebff">AlphaISA::ITB_PTE_XRE</a></div><div class="ttdeci">int ITB_PTE_XRE(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00083">ev5.hh:83</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a0e63917c76a6af4ae3dd9406cbd932cd"><div class="ttname"><a href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">AlphaISA::PAddrImplMask</a></div><div class="ttdeci">const Addr PAddrImplMask</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00054">ev5.hh:54</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a28d7f028b7f093f8dd6eff780b280172"><div class="ttname"><a href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">AlphaISA::PageShift</a></div><div class="ttdeci">const Addr PageShift</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00046">isa_traits.hh:46</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a1296f5f4491f6eafcd4cac6c96b2ceb4"><div class="ttname"><a href="namespaceAlphaISA.html#a1296f5f4491f6eafcd4cac6c96b2ceb4">AlphaISA::ICSR_SPE</a></div><div class="ttdeci">int ICSR_SPE(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00092">ev5.hh:92</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6f0a7b59bfa9544f3d21fb56433497cc"><div class="ttname"><a href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">ArmISA::a</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; a</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00065">miscregs_types.hh:65</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a198dd6b2a31db4d72de90c9e4d02d9fc"><div class="ttname"><a href="namespaceAlphaISA.html#a198dd6b2a31db4d72de90c9e4d02d9fc">AlphaISA::ITB_PTE_ASMA</a></div><div class="ttdeci">bool ITB_PTE_ASMA(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00087">ev5.hh:87</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aa73b96876a3763092c1fa0468ff11865"><div class="ttname"><a href="namespaceAlphaISA.html#aa73b96876a3763092c1fa0468ff11865">AlphaISA::PAddrUncachedBit40</a></div><div class="ttdeci">const Addr PAddrUncachedBit40</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00056">ev5.hh:56</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a4807a51b93d6bed51f762ea497dcd672"><div class="ttname"><a href="namespaceAlphaISA.html#a4807a51b93d6bed51f762ea497dcd672">AlphaISA::PageOffset</a></div><div class="ttdeci">const Addr PageOffset</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00049">isa_traits.hh:49</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a1d43dec6cc4c104201ca82a0b2a28d56"><div class="ttname"><a href="namespaceAlphaISA.html#a1d43dec6cc4c104201ca82a0b2a28d56">AlphaISA::MCSR_SP</a></div><div class="ttdeci">uint64_t MCSR_SP(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00089">ev5.hh:89</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a6c2a97078ce2e44d3f04ee016e712c48"><div class="ttname"><a href="namespaceAlphaISA.html#a6c2a97078ce2e44d3f04ee016e712c48">AlphaISA::ITB_PTE_PPN</a></div><div class="ttdeci">Addr ITB_PTE_PPN(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00081">ev5.hh:81</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a6fd8f27f8a622d14744aaa0fc16ef7d2"><div class="ttname"><a href="namespaceAlphaISA.html#a6fd8f27f8a622d14744aaa0fc16ef7d2">AlphaISA::ITB_PTE_FONR</a></div><div class="ttdeci">bool ITB_PTE_FONR(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00084">ev5.hh:84</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a81680a8f0a79643e10fc7337821f5f37"><div class="ttname"><a href="namespaceAlphaISA.html#a81680a8f0a79643e10fc7337821f5f37">AlphaISA::DTB_PTE_ASMA</a></div><div class="ttdeci">int DTB_PTE_ASMA(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00078">ev5.hh:78</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aa80ea9dd70abdb33c458d4f99d4b3491"><div class="ttname"><a href="namespaceAlphaISA.html#aa80ea9dd70abdb33c458d4f99d4b3491">AlphaISA::ITB_PTE_FONW</a></div><div class="ttdeci">bool ITB_PTE_FONW(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00085">ev5.hh:85</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_afb31624300bd8d07da7ccc44e30634f0"><div class="ttname"><a href="namespaceAlphaISA.html#afb31624300bd8d07da7ccc44e30634f0">AlphaISA::MM_STAT_BAD_VA_MASK</a></div><div class="ttdeci">const uint64_t MM_STAT_BAD_VA_MASK</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00099">ev5.hh:99</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a5fb6bfaf48ec71f9e3354545d3aa85ff"><div class="ttname"><a href="namespaceAlphaISA.html#a5fb6bfaf48ec71f9e3354545d3aa85ff">AlphaISA::Ra</a></div><div class="ttdeci">int Ra(MachInst inst)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00106">ev5.hh:106</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aea45c43f418ab3870323f1826f2a5038"><div class="ttname"><a href="namespaceAlphaISA.html#aea45c43f418ab3870323f1826f2a5038">AlphaISA::ALT_MODE_AM</a></div><div class="ttdeci">uint64_t ALT_MODE_AM(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00095">ev5.hh:95</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_abaadac30f6873421d28cfa2aa40d6c21"><div class="ttname"><a href="namespaceAlphaISA.html#abaadac30f6873421d28cfa2aa40d6c21">AlphaISA::MM_STAT_DTB_MISS_MASK</a></div><div class="ttdeci">const uint64_t MM_STAT_DTB_MISS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00100">ev5.hh:100</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a85201164b9da471550f01069be9d1e7d"><div class="ttname"><a href="namespaceAlphaISA.html#a85201164b9da471550f01069be9d1e7d">AlphaISA::PAddrIprSpace</a></div><div class="ttdeci">bool PAddrIprSpace(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00052">ev5.hh:52</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a9959ff43372ace452f37b2e12552484d"><div class="ttname"><a href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">AlphaISA::VAddrSpaceEV6</a></div><div class="ttdeci">Addr VAddrSpaceEV6(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00050">ev5.hh:50</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a0f147507d2a1a5437426ab7231e4a3d5"><div class="ttname"><a href="namespaceAlphaISA.html#a0f147507d2a1a5437426ab7231e4a3d5">AlphaISA::DTB_PTE_PPN</a></div><div class="ttdeci">Addr DTB_PTE_PPN(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00071">ev5.hh:71</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a63693d656cc2bf4bdd0de3e493eabe66"><div class="ttname"><a href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">AlphaISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00040">types.hh:40</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab38d681b0e076ec9d3a6b09b7a1c1e23"><div class="ttname"><a href="namespaceAlphaISA.html#ab38d681b0e076ec9d3a6b09b7a1c1e23">AlphaISA::PAddrUncachedBit39</a></div><div class="ttdeci">const Addr PAddrUncachedBit39</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00055">ev5.hh:55</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad60009a95542d624d42cf5134774bda8"><div class="ttname"><a href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">AlphaISA::DTB_CM_CM</a></div><div class="ttdeci">uint64_t DTB_CM_CM(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00096">ev5.hh:96</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a5eef7a313a30482b167ca965936dcdc9"><div class="ttname"><a href="namespaceAlphaISA.html#a5eef7a313a30482b167ca965936dcdc9">AlphaISA::VAddrImplMask</a></div><div class="ttdeci">const Addr VAddrImplMask</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00044">ev5.hh:44</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a77a0dc059f8e677358c55c3c206ea78b"><div class="ttname"><a href="namespaceAlphaISA.html#a77a0dc059f8e677358c55c3c206ea78b">AlphaISA::ICSR_SDE</a></div><div class="ttdeci">bool ICSR_SDE(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00091">ev5.hh:91</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a32962f01b9ce7d53ebea64779cb769ba"><div class="ttname"><a href="namespaceAlphaISA.html#a32962f01b9ce7d53ebea64779cb769ba">AlphaISA::DTB_PTE_FONW</a></div><div class="ttdeci">int DTB_PTE_FONW(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00076">ev5.hh:76</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aa643f676145338cd2de85b7ff78cc4fd"><div class="ttname"><a href="namespaceAlphaISA.html#aa643f676145338cd2de85b7ff78cc4fd">AlphaISA::PalBase</a></div><div class="ttdeci">const Addr PalBase</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00108">ev5.hh:108</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adcc3cf526a71c0dfaae020d432c78b83"><div class="ttname"><a href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a></div><div class="ttdeci">#define ULL(N)</div><div class="ttdoc">uint64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00050">types.hh:50</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a40332e0f0627b51565b8595d48b929e0"><div class="ttname"><a href="namespaceAlphaISA.html#a40332e0f0627b51565b8595d48b929e0">AlphaISA::PalMax</a></div><div class="ttdeci">const Addr PalMax</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00109">ev5.hh:109</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a24a3c8e0c9a4e0a66a07c9bac12aa58d"><div class="ttname"><a href="namespaceAlphaISA.html#a24a3c8e0c9a4e0a66a07c9bac12aa58d">AlphaISA::PAddrImplBits</a></div><div class="ttdeci">const int PAddrImplBits</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00053">ev5.hh:53</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aad79c10d320bef0ef127913e19eb2c5d"><div class="ttname"><a href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">AlphaISA::ITB_ASN_ASN</a></div><div class="ttdeci">int ITB_ASN_ASN(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00080">ev5.hh:80</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a7a95bcdfe357674a47fa2cf12c4561f9"><div class="ttname"><a href="namespaceAlphaISA.html#a7a95bcdfe357674a47fa2cf12c4561f9">AlphaISA::VAddrUnImplMask</a></div><div class="ttdeci">const Addr VAddrUnImplMask</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00045">ev5.hh:45</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a0ded11ecc579271f7f65a3d3b2e86240"><div class="ttname"><a href="namespaceAlphaISA.html#a0ded11ecc579271f7f65a3d3b2e86240">AlphaISA::VAddrImplBits</a></div><div class="ttdeci">const int VAddrImplBits</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00043">ev5.hh:43</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_acd0e06fc5e6986a43cef96abde0dc2c1"><div class="ttname"><a href="namespaceAlphaISA.html#acd0e06fc5e6986a43cef96abde0dc2c1">AlphaISA::MM_STAT_FONW_MASK</a></div><div class="ttdeci">const uint64_t MM_STAT_FONW_MASK</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00101">ev5.hh:101</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a21a17282d43cac83233abf653d5b0e5d"><div class="ttname"><a href="namespaceAlphaISA.html#a21a17282d43cac83233abf653d5b0e5d">AlphaISA::PAddrUncachedBit43</a></div><div class="ttdeci">const Addr PAddrUncachedBit43</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00057">ev5.hh:57</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad98e58e7430195419d36c46d7bfb1af2"><div class="ttname"><a href="namespaceAlphaISA.html#ad98e58e7430195419d36c46d7bfb1af2">AlphaISA::ICSR_FPE</a></div><div class="ttdeci">bool ICSR_FPE(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00093">ev5.hh:93</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a8ef9303074541727ee9a1fdb7fa29c69"><div class="ttname"><a href="namespaceAlphaISA.html#a8ef9303074541727ee9a1fdb7fa29c69">AlphaISA::VAddrOffset</a></div><div class="ttdeci">Addr VAddrOffset(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00048">ev5.hh:48</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a4d5fad955e0b9ccad5b4e7d7820fa01c"><div class="ttname"><a href="namespaceAlphaISA.html#a4d5fad955e0b9ccad5b4e7d7820fa01c">AlphaISA::DTB_PTE_GH</a></div><div class="ttdeci">int DTB_PTE_GH(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00077">ev5.hh:77</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a7c92f23e27c9573c116333f73873abe7"><div class="ttname"><a href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">AlphaISA::MM_STAT_ACV_MASK</a></div><div class="ttdeci">const uint64_t MM_STAT_ACV_MASK</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00103">ev5.hh:103</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adce110f1a1d77375625082f8d4908af6"><div class="ttname"><a href="namespaceAlphaISA.html#adce110f1a1d77375625082f8d4908af6">AlphaISA::PAddrUncachedMask</a></div><div class="ttdeci">const Addr PAddrUncachedMask</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00058">ev5.hh:58</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a6ffa81e21e2eb5e447ece4abf6a70d78"><div class="ttname"><a href="namespaceAlphaISA.html#a6ffa81e21e2eb5e447ece4abf6a70d78">AlphaISA::VAddrVPN</a></div><div class="ttdeci">Addr VAddrVPN(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00047">ev5.hh:47</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a1305e32166e725ed6b030319f1ce8681"><div class="ttname"><a href="namespaceAlphaISA.html#a1305e32166e725ed6b030319f1ce8681">AlphaISA::Phys2K0Seg</a></div><div class="ttdeci">Addr Phys2K0Seg(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00061">ev5.hh:61</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html"><div class="ttname"><a href="namespaceAlphaISA.html">AlphaISA</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a310e34dbbc9219cdeb9c877e6d0bd1f7"><div class="ttname"><a href="namespaceAlphaISA.html#a310e34dbbc9219cdeb9c877e6d0bd1f7">AlphaISA::DTB_PTE_XWE</a></div><div class="ttdeci">int DTB_PTE_XWE(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00074">ev5.hh:74</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a95f34da1a383722d1e64b076a35cdcd9"><div class="ttname"><a href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">AlphaISA::ICM_CM</a></div><div class="ttdeci">uint64_t ICM_CM(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00097">ev5.hh:97</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a9a4cdce6243495f64ef6cc1c6912da10"><div class="ttname"><a href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">AlphaISA::Opcode</a></div><div class="ttdeci">int Opcode(MachInst inst)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00105">ev5.hh:105</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac33810d23de17bbfa808c6b9e4e35887"><div class="ttname"><a href="namespaceAlphaISA.html#ac33810d23de17bbfa808c6b9e4e35887">AlphaISA::VAddrSpaceEV5</a></div><div class="ttdeci">Addr VAddrSpaceEV5(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00049">ev5.hh:49</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab9143dea1a7a6348b0890128aa6afe91"><div class="ttname"><a href="namespaceAlphaISA.html#ab9143dea1a7a6348b0890128aa6afe91">AlphaISA::MM_STAT_FONR_MASK</a></div><div class="ttdeci">const uint64_t MM_STAT_FONR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00102">ev5.hh:102</a></div></div>
<div class="ttc" id="alpha_2isa__traits_8hh_html"><div class="ttname"><a href="alpha_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ada2e3f0762964606829618f7d3766ed6"><div class="ttname"><a href="namespaceAlphaISA.html#ada2e3f0762964606829618f7d3766ed6">AlphaISA::K0SegBase</a></div><div class="ttdeci">const Addr K0SegBase</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00066">isa_traits.hh:66</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
