# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --cc --build -j 0 -O3 --x-assign fast --x-initial fast --noassert --trace --top-module mul_top /home/chelsea/cpu/mul/csrc/sim_main.cpp /home/chelsea/cpu/mul/vsrc/pg_generate.v /home/chelsea/cpu/mul/vsrc/fa_csa.v /home/chelsea/cpu/mul/vsrc/wallace_tree.v /home/chelsea/cpu/mul/vsrc/booth_sel.v /home/chelsea/cpu/mul/vsrc/carry_generate.v /home/chelsea/cpu/mul/vsrc/sum_generate.v /home/chelsea/cpu/mul/vsrc/full_adder.v /home/chelsea/cpu/mul/vsrc/cla.v /home/chelsea/cpu/mul/vsrc/partial_gen.v /home/chelsea/cpu/mul/vsrc/result_sel.v /home/chelsea/cpu/mul/vsrc/mul_top.v /home/chelsea/cpu/mul/vsrc/cla_part.v -CFLAGS -DTOP_NAME=_Vmul_top_ -LDFLAGS -lreadline -LDFLAGS -ldl -LDFLAGS -pie --Mdir /home/chelsea/cpu/mul/build/obj_dir --exe -o /home/chelsea/cpu/mul/build/mul_top"
T      4971   772132  1714018851   626807867  1714018851   626807867 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top.cpp"
T      3033   772131  1714018851   622807862  1714018851   622807862 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top.h"
T      2008   772173  1714018853   886810633  1714018853   886810633 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top.mk"
T       770   772129  1714018851   618807857  1714018851   618807857 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Syms.cpp"
T      1137   772130  1714018851   618807857  1714018851   618807857 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Syms.h"
T   1369204   772163  1714018853   322809932  1714018853   322809932 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__0.cpp"
T   1042981   772153  1714018852   606809054  1714018852   606809054 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__0__Slow.cpp"
T   1631114   772164  1714018853   434810071  1714018853   434810071 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__1.cpp"
T   1737760   772154  1714018852   718809191  1714018852   718809191 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__1__Slow.cpp"
T   1638298   772165  1714018853   542810205  1714018853   542810205 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__2.cpp"
T   1554772   772155  1714018852   822809317  1714018852   822809317 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__2__Slow.cpp"
T   1643283   772166  1714018853   642810329  1714018853   642810329 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__3.cpp"
T   1560968   772156  1714018852   922809438  1714018852   922809438 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__3__Slow.cpp"
T   1138878   772167  1714018853   718810424  1714018853   718810424 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__4.cpp"
T   1566192   772157  1714018853    26809566  1714018853    26809566 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__4__Slow.cpp"
T    929803   772168  1714018853   770810488  1714018853   770810488 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__5.cpp"
T   1098098   772158  1714018853    94809650  1714018853    94809650 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__5__Slow.cpp"
T    883093   772169  1714018853   826810558  1714018853   826810558 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__6.cpp"
T    912987   772159  1714018853   142809709  1714018853   142809709 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__6__Slow.cpp"
T    909002   772170  1714018853   878810622  1714018853   878810622 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__7.cpp"
T    861610   772160  1714018853   198809779  1714018853   198809779 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__7__Slow.cpp"
T       652   772171  1714018853   882810628  1714018853   882810628 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__8.cpp"
T    891672   772161  1714018853   246809838  1714018853   246809838 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__Trace__8__Slow.cpp"
T   1015566   772133  1714018851   670807920  1714018851   670807920 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root.h"
T      1425   772145  1714018851   782808053  1714018851   782808053 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_h460fa5f7__0.cpp"
T       873   772135  1714018851   682807934  1714018851   682807934 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_h460fa5f7__0__Slow.cpp"
T   1510514   772146  1714018851   890808183  1714018851   890808183 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_hf84c82e0__0.cpp"
T    945889   772136  1714018851   718807977  1714018851   718807977 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_hf84c82e0__0__Slow.cpp"
T   1669655   772147  1714018851   994808307  1714018851   994808307 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_hf84c82e0__1.cpp"
T   1819473   772148  1714018852   102808439  1714018852   102808439 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_hf84c82e0__2.cpp"
T   1910519   772149  1714018852   206808566  1714018852   206808566 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_hf84c82e0__3.cpp"
T   1722177   772150  1714018852   290808669  1714018852   290808669 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_hf84c82e0__4.cpp"
T   1719533   772151  1714018852   358808751  1714018852   358808751 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_hf84c82e0__5.cpp"
T   1629932   772152  1714018852   422808829  1714018852   422808829 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_hf84c82e0__6.cpp"
T   1689997   772176  1714018852   486808907  1714018852   486808907 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_hf84c82e0__7.cpp"
T   1589864   772177  1714018852   550808985  1714018852   550808985 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_hf84c82e0__8.cpp"
T    197158   772178  1714018852   562809000  1714018852   562809000 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__DepSet_hf84c82e0__9.cpp"
T       662   772134  1714018851   682807934  1714018851   682807934 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top___024root__Slow.cpp"
T      3237   771909  1714018853   886810633  1714018853   886810633 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__ver.d"
T         0        0  1714018853   886810633  1714018853   886810633 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top__verFiles.dat"
T      2509   772172  1714018853   886810633  1714018853   886810633 "/home/chelsea/cpu/mul/build/obj_dir/Vmul_top_classes.mk"
S       305   771890  1713877783   900151850  1713877783   900151850 "/home/chelsea/cpu/mul/vsrc/booth_sel.v"
S      1059   771959  1714013060   651331751  1714013060   651331751 "/home/chelsea/cpu/mul/vsrc/carry_generate.v"
S       602   771943  1714018835   578791557  1714018835   578791557 "/home/chelsea/cpu/mul/vsrc/cla.v"
S       570   771884  1714013051   214879468  1714013051   214879468 "/home/chelsea/cpu/mul/vsrc/cla_part.v"
S       397   769851  1714017566   261544155  1714017566   261544155 "/home/chelsea/cpu/mul/vsrc/fa_csa.v"
S       257   771933  1713880506   628215426  1713880506   628215426 "/home/chelsea/cpu/mul/vsrc/full_adder.v"
S      1316   771919  1714015222   914677951  1714015222   914677951 "/home/chelsea/cpu/mul/vsrc/mul_top.v"
S       503   769845  1713975179   150166433  1713975179   150166433 "/home/chelsea/cpu/mul/vsrc/partial_gen.v"
S       154   771946  1713882146   788253725  1713882146   788253725 "/home/chelsea/cpu/mul/vsrc/pg_generate.v"
S       498   771894  1713969032   413136531  1713969032   413136531 "/home/chelsea/cpu/mul/vsrc/result_sel.v"
S       147   771969  1713974914   975550870  1713974914   975550870 "/home/chelsea/cpu/mul/vsrc/sum_generate.v"
S      8061   771998  1714017811   609553302  1714017811   609553302 "/home/chelsea/cpu/mul/vsrc/wallace_tree.v"
S  20948168   445385  1689221417   449862209  1689221417   449862209 "/usr/local/bin/verilator_bin"
S      3275   445443  1689221417   817866944  1689221417   817866944 "/usr/local/share/verilator/include/verilated_std.sv"
