0 1 2 time
1 2 3 t5
2 3 1 at
3 4 4 ,
4 5 5 internal
5 6 6 write
6 7 7 instructing
7 8 8 signal
8 9 9 /
9 10 10 wde
10 11 14 &quot;
11 12 15 h.
12 13 11 is
13 14 12 raised
14 15 16 &quot;
15 16 13 to 0.267437415306
16
0 17 2 time
17 18 3 t5
18 19 1 at
19 20 4 ,
20 21 5 internal
21 22 6 write
22 23 7 instructing
23 24 8 signal
24 25 9 /
25 26 10 wde
26 27 14 &quot;
27 28 15 h.
28 29 11 is
29 30 16 &quot;
30 31 12 raised
31 32 13 to 4.15208922394
32
0 33 2 time
33 34 3 t5
34 35 1 at
35 36 4 ,
36 37 5 internal
37 38 6 write
38 39 7 instructing
39 40 8 signal
40 41 9 /
41 42 10 wde
42 43 14 &quot;
43 44 15 h.
44 45 11 is
45 46 13 to
46 47 12 raised
47 48 16 &quot; 7.5532866056
48
0 49 2 time
49 50 1 at
50 51 3 t5
51 52 4 ,
52 53 5 internal
53 54 6 write
54 55 7 instructing
55 56 8 signal
56 57 9 /
57 58 10 wde
58 59 14 &quot;
59 60 15 h.
60 61 11 is
61 62 12 raised
62 63 16 &quot;
63 64 13 to 4.53286171946
64
0 65 2 time
65 66 3 t5
66 67 1 at
67 68 4 ,
68 69 5 internal
69 70 6 write
70 71 7 instructing
71 72 8 signal
72 73 9 /
73 74 10 wde
74 75 14 &quot;
75 76 15 h.
76 77 12 raised
77 78 11 is
78 79 16 &quot;
79 80 13 to 8.24643378616
80
0 81 2 time
81 82 1 at
82 83 3 t5
83 84 4 ,
84 85 5 internal
85 86 6 write
86 87 7 instructing
87 88 8 signal
88 89 9 /
89 90 10 wde
90 91 14 &quot;
91 92 15 h.
92 93 11 is
93 94 16 &quot;
94 95 12 raised
95 96 13 to 7.5532866056
96
0 97 2 time
97 98 3 t5
98 99 4 ,
99 100 1 at
100 101 5 internal
101 102 6 write
102 103 7 instructing
103 104 8 signal
104 105 9 /
105 106 10 wde
106 107 14 &quot;
107 108 15 h.
108 109 11 is
109 110 12 raised
110 111 16 &quot;
111 112 13 to 4.41779238967
112
0 113 2 time
113 114 3 t5
114 115 1 at
115 116 4 ,
116 117 6 write
117 118 5 internal
118 119 7 instructing
119 120 8 signal
120 121 9 /
121 122 10 wde
122 123 14 &quot;
123 124 15 h.
124 125 11 is
125 126 12 raised
126 127 16 &quot;
127 128 13 to 8.24643378616
128
0 129 3 t5
129 130 2 time
130 131 1 at
131 132 4 ,
132 133 5 internal
133 134 6 write
134 135 7 instructing
135 136 8 signal
136 137 9 /
137 138 10 wde
138 139 14 &quot;
139 140 15 h.
140 141 11 is
141 142 12 raised
142 143 16 &quot;
143 144 13 to 6.04920920882
144
0 145 2 time
145 146 3 t5
146 147 1 at
147 148 4 ,
148 149 5 internal
149 150 6 write
150 151 7 instructing
151 152 8 signal
152 153 9 /
153 154 10 wde
154 155 14 &quot;
155 156 15 h.
156 157 13 to
157 158 11 is
158 159 12 raised
159 160 16 &quot; 6.45467431693
160
0 161 2 time
161 162 3 t5
162 163 1 at
163 164 4 ,
164 165 5 internal
165 166 6 write
166 167 7 instructing
167 168 8 signal
168 169 9 /
169 170 10 wde
170 171 11 is
171 172 14 &quot;
172 173 15 h.
173 174 16 &quot;
174 175 13 to
175 176 12 raised 3.37123646296
176
0 177 2 time
177 178 3 t5
178 179 1 at
179 180 4 ,
180 181 5 internal
181 182 6 write
182 183 7 instructing
183 184 8 signal
184 185 14 &quot;
185 186 15 h.
186 187 9 /
187 188 10 wde
188 189 11 is
189 190 12 raised
190 191 16 &quot;
191 192 13 to 7.14782149749
192
0 193 1 at
193 194 2 time
194 195 3 t5
195 196 4 ,
196 197 5 internal
197 198 6 write
198 199 7 instructing
199 200 8 signal
200 201 9 /
201 202 10 wde
202 203 14 &quot;
203 204 15 h.
204 205 11 is
205 206 12 raised
206 207 16 &quot;
207 208 13 to 2.61522200434
208
0 209 2 time
209 210 3 t5
210 211 1 at
211 212 4 ,
212 213 5 internal
213 214 6 write
214 215 7 instructing
215 216 8 signal
216 217 9 /
217 218 10 wde
218 219 11 is
219 220 14 &quot;
220 221 15 h.
221 222 13 to
222 223 12 raised
223 224 16 &quot; 2.53270098065
224
0 225 2 time
225 226 3 t5
226 227 1 at
227 228 4 ,
228 229 5 internal
229 230 6 write
230 231 7 instructing
231 232 8 signal
232 233 9 /
233 234 10 wde
234 235 14 &quot;
235 236 15 h.
236 237 16 &quot;
237 238 13 to
238 239 11 is
239 240 12 raised 8.24643378616
240
0 241 1 at
241 242 2 time
242 243 3 t5
243 244 4 ,
244 245 5 internal
245 246 6 write
246 247 7 instructing
247 248 8 signal
248 249 9 /
249 250 10 wde
250 251 14 &quot;
251 252 15 h.
252 253 11 is
253 254 16 &quot;
254 255 12 raised
255 256 13 to 7.5532866056
256
0 257 3 t5
257 258 1 at
258 259 2 time
259 260 4 ,
260 261 5 internal
261 262 6 write
262 263 7 instructing
263 264 8 signal
264 265 9 /
265 266 10 wde
266 267 14 &quot;
267 268 15 h.
268 269 11 is
269 270 12 raised
270 271 16 &quot;
271 272 13 to 6.30052363711
272
0 273 2 time
273 274 1 at
274 275 3 t5
275 276 4 ,
276 277 5 internal
277 278 6 write
278 279 7 instructing
279 280 8 signal
280 281 9 /
281 282 10 wde
282 283 11 is
283 284 14 &quot;
284 285 15 h.
285 286 16 &quot;
286 287 13 to
287 288 12 raised 8.24643378616
288
