0.6
2019.2
Dec  5 2019
05:06:03
C:/XilinxProjects/mmult_verilog/mmult_verilog.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/XilinxProjects/mmult_verilog/mmult_verilog.srcs/sim_1/new/tb_IntMatMultCore.vhd,1651336538,vhdl,,,,tb_intmatmultcore,,,,,,,,
C:/XilinxProjects/mmult_verilog/mmult_verilog.srcs/sources_1/ip/dpram1024x16_1/sim/dpram1024x16.v,1651437289,verilog,,,,dpram1024x16,,,,,,,,
C:/XilinxProjects/mmult_verilog/mmult_verilog.srcs/sources_1/ip/dpram1024x64_1/sim/dpram1024x64.v,1651437653,verilog,,C:/XilinxProjects/mmult_verilog/mmult_verilog.srcs/sources_1/ip/dpram1024x16_1/sim/dpram1024x16.v,,dpram1024x64,,,,,,,,
C:/XilinxProjects/mmult_verilog/mmult_verilog.srcs/sources_1/new/IntMatMulCore.vhd,1651436057,vhdl,,,,intmatmulcore,,,,,,,,
