Technical Lead - Hardware,"   Technical Leadership: Provide technical guidance and leadership to the development team      Mentor and coach team members, assist in problem-solving, and foster a collaborative and productive work environment      System Design and Architecture: Collaborate with stakeholders to understand project requirements and translate them into technical specifications and system designs      Define the overall architecture and design patterns for the project      Development and Coding: Participate in software development activities, including coding, debugging, and testing      Ensure adherence to coding standards, best practices, and quality guidelines      Technical Planning: Collaborate with project managers and stakeholders to plan technical deliverables, milestones, and timelines      Identify potential technical risks and propose mitigation strategies      Technical Reviews: Conduct code reviews to ensure code quality, performance, and adherence to architectural guidelines      Provide constructive feedback and suggestions for improvement to team members      Technology Evaluation and Selection: Stay updated on emerging technologies, frameworks, and tools      Evaluate and recommend appropriate technologies and tools to meet project requirements and improve development efficiency      Collaboration and Communication: Work closely with cross-functional teams, including product managers, designers, and quality assurance engineers, to ensure effective collaboration and delivery of technical solutions      Communicate technical concepts and progress to both technical and non-technical stakeholders      Technical Problem-Solving: Analyze complex technical issues, identify root causes, and propose solutions      Troubleshoot and resolve technical challenges faced by the team      Performance Optimization: Optimize system performance by analyzing and tuning code, databases, and infrastructure components      Identify bottlenecks and implement optimizations to improve system efficiency      Continuous Learning: Stay updated with the latest technologies, programming languages, frameworks, and industry best practices      Continuously enhance technical skills and knowledge through self-learning and professional development opportunities        Qualifications:        Education: A bachelor's or master's degree in Computer Science, Software Engineering, or a related field is typically required      Additional certifications or advanced degrees in relevant technical areas are beneficial      Technical Expertise: Strong proficiency in programming languages, frameworks, and tools relevant to the project      In-depth knowledge of software development principles, design patterns, and best practices      System Design and Architecture: Experience in designing scalable, robust, and maintainable software systems      Knowledge of architectural patterns (eg, MVC, Microservices) and familiarity with cloud technologies and architectures      Leadership and Team Management: Proven experience in leading and mentoring software development teams      Ability to motivate and guide team members to achieve project goals      Communication Skills: Excellent verbal and written communication skills to effectively convey technical concepts and ideas to team members and stakeholders      Problem-Solving and Analytical Skills: Strong analytical and problem-solving skills to analyze complex technical issues and propose effective solutions      Project Management: Familiarity with project management methodologies and tools      Ability to plan and manage technical deliverables, prioritize tasks, and meet project deadlines      Collaboration and Teamwork: Ability to work collaboratively with cross-functional teams and stakeholders to deliver high-quality technical solutions    ",2.81E+11,28-09-2023,27-12-2023,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Hardware Architect,Industrial Equipment / Machinery,"Manager Quality Assurance, Team management, Coding, Project management, Debugging, Technical Lead, System design, Hardware, MVC",-,9am-6pm,"Full Time, Permanent",Pentair,Organization,Pentair,https://img.naukimg.com/logo_images/groups/v1/4618719.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
STA/ Timing Staff Engineer,"         As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all        As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical            systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products      Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                 Minimum Qualifications:        Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR    Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                  Job Description                Responsibilities:        STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs    Qualcomm SOCs        Timing analysis, validation and debug across multiple PVT conditions using PT/Tempus.      Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation.      Evaluate multiple timing methodologies/tools on different designs and technology nodes.      Work on automation scripts within STA/PD tools for methodology development.      Good Technical writing and Communication skills, should be willing to work in cross-collaborative environment      Experience in design automation using TCL/Perl/Python.      Familiar with digital flow design implementation RTL to GDS : ICC, Innovous , PT/Tempus      Familiar with process technology enablement: Circuit simulations using Hspice/FineSim, Monte Carlo.                    Preferred Qualification/Skills                Strong expertise in STA timing analysis basics, AOCV/POCV concepts, CTS, defining and managing timing constraints, Latch transparency handling, 0-cycle, multi-cycle path handling      Hands-on experience with STA tools - Prime-time, Tempus      Have experience in driving timing convergence at Chip-level and Hard-Macro level      In-depth knowledge cross-talk noise, Signal Integrity, Layout Parasitic Extraction, feed through handling,      Knowledge of ASIC back-end design flows and methods and tools (ICC2, Innovus)      Knowledge of Spice simulation Hspice/FineSim, Monte Carlo. Silicon to spice model correlation.      Proficient is scripting languages - TCL, Perl, Awk      Basic knowledge of device physics                  ",70224501713.0,07-02-2024,07-05-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Hardware Architect,Telecom / ISP,"Automation, ASIC, Simulation, RF, FPGA, Technical writing, Analog, Packaging, Perl, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
STA / Timing Staff Engineer,"     STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs    Qualcomm Hexagon DSP IPs    .     Timing analysis, validation and debug across multiple PVT conditions using PT/Tempus.     Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation.     Evaluate multiple timing methodologies/tools on different designs and technology nodes.     Work on automation scripts within STA/PD tools for methodology development.     Good Technical writing and Communication skills, should be willing to work in cross-collaborative environment     Experience in design automation using TCL/Perl/Python.     Familiar with digital flow design implementation RTL to GDS : ICC, Innovous , PT/Tempus     Familiar with process technology enablement: Circuit simulations using Hspice/FineSim, Monte Carlo.                       Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.           ?       Education :    B.Tech or MTech/MS in    Electrical/ Electronics/ Microelectronics / VLSI.           ?       Preferred Qualification/Skills         Strong expertise in STA timing analysis basics, AOCV/POCV concepts, CTS, defining and managing timing constraints, Latch transparency handling, 0-cycle, multi-cycle path handling     Hands-on experience with STA tools - Prime-time, Tempus     Have experience in driving timing convergence at Chip-level and Hard-Macro level     In-depth knowledge cross-talk noise, Signal Integrity, Layout Parasitic Extraction, feed through handling,     Knowledge of ASIC back-end design flows and methods and tools (ICC2, Innovus)     Knowledge of Spice simulation Hspice/FineSim, Monte Carlo. Silicon to spice model correlation.     Proficient is scripting languages - TCL, Perl, Awk     Basic knowledge of device physics     ",100000000000.0,10-04-2024,09-07-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Hardware Architect,Telecom / ISP,"Automation, ASIC, Simulation, VLSI, Technical writing, Perl, Silicon, Signal integrity, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Senior Staff Engineer II - DFT,"     Be a senior member of Alphawave central DFT methodology group responsible for developing flows across all company departments and projects     Architect methodologies and flows for an integrated, RTL-centric ""shift left"" DFT environment across company IPs, chiplets and SoC designs.     Develop automated verification test bench and sequence creation for DFT IP. Architecting end-2-end verification solutions from static design checks, through formal and sequence-based verification.     Build IP/block and SoC level scan insertion flows and script ATPG retargeting procedures. Creating automated QoR checks for implementation quality control.     Write static timing constraints, create waivers, and devise flows for bullet proof timing checks     Hiring, training and leading DFT engineers in daily tasks and activities to fulfill company road map.     You will report to head of Central DFT Team.     Mentor DFT engineers through out the project life cycle.             What youll need:         Engineer with proven technical and people management skills     Collaborative team player, and out of the box mindset     Good understanding in Verilog/VHDL and System Verilog     Exposure with CAD and automation. Good exposure for using Perl techniques in creating generic codes. Knowledge of TCL and Python.     Extensively experienced with main DFT standards such as JTAG    (1149.1/1149.6/1500),    iJTAG (1687) and BIST techniques (memory BIST, logic BIST, interconnect BISTs)     Track record in integrating custom made DFT logic for complex SoCs (System-On-Chip) and CoWoS    (Chip-On-Wafer-On-Substrate)    designs.     Experience in SoC and IP/Block level scan insertion and ATPG, simulation of zero delay and SDF annotated test sequences.     Experience in scripting/reviewing SCAN/MBIST timing constraints.     Developing DFT rule bases and DFT-DRC checks with spyglass are valuable additions.             Good to have:         Bachelors degree in engineering science, Electrical and Computer Engineering or Computer Science     10+ years of experience in complex SoC designs in RTL, DFT or FE capacity. Candidates with less experience may be considered for other senior technical roles.     Vast experience to various DFT EDA tools from Tessent, SNPS and Cadence     Experience in core wrapping, pattern retargeting packetizing ATPG techniques. SSN knowledge.     ",200000000000.0,20-03-2024,18-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Hardware Architect,Electronic Components / Semiconductors,"Automation, VHDL, DFT, Networking, SOC, CAD, Perl, System verilog, Python",-,9am-6pm,"Full Time, Permanent",Alphawave SEMI,Organization,Alphawave SEMI,https://img.naukimg.com/logo_images/groups/v1/4616401.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Senior Member Technical Staff,"           We are working on the next generation RTL-to-GDSII solution.      You will be working primarily on C++ and should be able to completely own and drive the design and development of various pieces of the RTL synthesis technology, logic optimizations and power synthesis.          We are not looking for superheroes, just super minds!        Job Qualifications:        Do you hold B.Tech or M.Tech in Computer Science (CSE), Electrical Engineering (EE), or Electronics and Communication Engineering (ECE) from a reputed engineering college?      We are looking for someone who holds 2-8 years of dynamic experience in software development.      Proficient in C/C++ and Strong knowledge and hands-on experience in designing and implementing efficient algorithms and data structures.      Validated ability in creative and effective problem-solving. Exceptional analytical skills to analyze sophisticated systems and propose solutions.      Should be able to guide and lead others, towards project completion.        Desirable Skills:        Experience in RTL synthesis tool development will be a plus      Proficient in SystemVerilog and VHDL, with expertise in UPF (Unified Power Format), DFT (Design for Testability), formal verification, and dynamic power analysis      Skilled in RTL (Register-Transfer Level) and gate-level logic optimizations, adept at enhancing digital designs for improved performance and efficiency.      Experienced in designing and implementing parallel algorithms, proficient in optimizing tasks for parallel execution to enhance performance.      Proficient in scripting languages such as Python, Tcl, and Perl        ",160000000000.0,16-04-2024,15-07-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Hardware Architect,Industrial Automation,"Computer science, Senior Member Technical Staff, C++, VHDL, DFT, formal verification, Data structures, Healthcare, Perl, Python",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Memory Characterization Architect,"Memory Characterization Architect: Define and execute memory characterization plans for semiconductor devices, including DRAM, SRAM, and non-volatile memory technologies. Design and develop test methodologies, tools, and automation scripts for memory characterization and validation. Analyze memory device specifications, performance metrics, and reliability parameters to ensure compliance with industry standards and customer requirements. Collaborate with design teams, foundries, and third-party vendors to characterize memory cells, arrays, and circuits. Conduct statistical analysis, yield optimization, and root cause analysis to identify and resolve memory-related issues. Document characterization procedures, results, and findings, and communicate them to stakeholders",141000000000.0,14-05-2024,12-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Hardware Architect,Recruitment / Staffing,"Memory Characterization, foundry, semiconductor, performance metrics, test methodologies, root cause analysis",-,9am-6pm,"Full Time, Permanent",Net2Source LLP,Organization,Net2Source LLP,-,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Memory Characterization Architect,"Memory Characterization Architect: Define and execute memory characterization plans for semiconductor devices, including DRAM, SRAM, and non-volatile memory technologies. Design and develop test methodologies, tools, and automation scripts for memory characterization and validation. Analyze memory device specifications, performance metrics, and reliability parameters to ensure compliance with industry standards and customer requirements. Collaborate with design teams, foundries, and third-party vendors to characterize memory cells, arrays, and circuits. Conduct statistical analysis, yield optimization, and root cause analysis to identify and resolve memory-related issues. Document characterization procedures, results, and findings, and communicate them to stakeholders",141000000000.0,14-05-2024,12-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Hardware Architect,Recruitment / Staffing,"Memory Characterization, foundry, semiconductor, performance metrics, test methodologies, root cause analysis",-,9am-6pm,"Full Time, Permanent",Net2Source LLP,Organization,Net2Source LLP,-,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Memory Characterization Architect,"Memory Characterization Architect: Define and execute memory characterization plans for semiconductor devices, including DRAM, SRAM, and non-volatile memory technologies. Design and develop test methodologies, tools, and automation scripts for memory characterization and validation. Analyze memory device specifications, performance metrics, and reliability parameters to ensure compliance with industry standards and customer requirements. Collaborate with design teams, foundries, and third-party vendors to characterize memory cells, arrays, and circuits. Conduct statistical analysis, yield optimization, and root cause analysis to identify and resolve memory-related issues. Document characterization procedures, results, and findings, and communicate them to stakeholders",141000000000.0,14-05-2024,12-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Hardware Architect,Recruitment / Staffing,"Memory Characterization, foundry, semiconductor, performance metrics, test methodologies, root cause analysis",-,9am-6pm,"Full Time, Permanent",Net2Source LLP,Organization,Net2Source LLP,-,Mumbai,Mumbai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
NOC Design Implementation -Staff/Sr Staff,"   The roles and responsibilities for this position includes but not limited to:-             Design implementation for Next-gen Qualcomm coherent and non-coherent interconnect fabric             Responsible for Floor planning, design optimization for synthesis and PD for all the Qualcomm interconnects              Partner with NoC design team to improve micro architecture to ensure the design meets all implementation requirements.             Actively work with SoC Architecture, physical design team, Soc Floorplan, core teams and various other interconnect teams in various other sites             Will be part of BDC infrastructure (NoC/Interconnect) core team                 Working with design and DFT teams on understanding design in context of physical design timing closure and power optimization             Working across teams to align on important areas of PPA improvement and ensure targets are met; ensures designs are innovative and compatible with highest standards.             Manage SoC dependencies, planning and tracking of all back-end design related tasks                   Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                     10+ years of solid experience in IP/SoC implementation              Expertise in digital flow design implementation RTL to GDS             Knowledge of ASIC back-end design flows and methods and tools (Design compiler,PrimeTime, ICC2, Innovus, )             understanding of STA and timing closure methodologies, including effect on congestion/routing/power.                 Knowledge of entire PD flow from netlist to GDS (Floorplanning, Power planning, Placement/CTS/Routing and corresponding optimization steps).             Have experience in driving timing convergence at Chip-level and Hard-Macro level                 Understanding of interconnect protocols like CHI/AHB/AXI/ACE/ACE-Lite/NoC concepts             knowledge of Digital Design and RTL development             Understanding of multi-core ARMv8/v9 CPU architecture, coherency protocols and virtualization.             Working knowledge of Lint, CDC, PLDRC, CLP etc             Good understanding of the design convergence cycle in terms of architecture, micro-architecture, synthesis, timing closure and verification             Experience in driving the project milestones across the design, verification and physical implementations             Should possess effective communication and leadership skills                 Experience in design automation using TCL/Perl/Python.           ",200000000000.0,20-02-2024,20-05-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Hardware Architect,Telecom / ISP,"Computer science, Automation, ASIC, Timing closure, DFT, Digital design, SOC, Perl, Physical design, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
PMTS - SOC Floorplan Architect,"   As a member of the Strategic Silicon Solution Group Full Chip Physical Design team, you will help bring to life cutting-edge designs. You will work on Full Chip/Subsystem Floorplan / Netlist, Tile/Block/Partition level Physical Design, Full Chip Static Timing Analysis and Constraints teams, to achieve first pass silicon success.                    THE PERSON:               This person will be working on Full chip / Sub-system level Physical Design, Timing Analysis, Synthesis, Logical equivalence, Physical Verification, Power design/implementation/signoff, and will act as a mentor/coach/guide to Design Engineers     Will work very closely with Fellows, Principal Engineers, Architects, Technology/CAD teams and collaborate with cross functional worldwide teams     The candidate should be highly accurate and detail-oriented, possessing good communication and problem-solving skills     Should have hands on Physical Design experience and must have handled RTL to GDS II at Top level or Hierarchical top level for at least few tape outs     Must have led physical design team/s in the capacity of technical lead or as a go to person                                KEY RESPONSIBLITIES:             Full chip level Die size estimation, Floor-planning, Power planning, IO planning, package compatibility, IO ring creation and ESD analysis         Full chip Hierarchical planning, block planning , block level constraints, hierarchical clock tree implementation, block integration and chip finishing.          Low power design with power estimation/optimization including    clock gating, power gating, power switch implementation and other low power techniques to reduce total power consumption.            Full chip/Sub-system/Partition level Synthesis, Logic equivalence, implementation of low power UPF/CPF         Full chip / sub-system level constraints, MMMC & cross talk aware timing closure with latest OCV based analysis          RTL2GDSII design implementation and flow debug top down or bottoms up at chip level         PPA (Power, Performance, Area and Schedule) closure and flow development for key IPs like CPU, Graphics, Multimedia, Fabric cores and/or other critical sub-systems         Low Power signoff like Static and Dynamic power analysis at top level and/or sub-system level          Full chip / sub system level Clock tree synthesis and advanced clock tree implementation.          Top level ECO strategy for RTL, pre-physical and post-route implementation considering timing, congestion and logic equivalence         Physical design and timing methodology development on a particular node as well as for a specific SOC          Automation to improve design PPA (Power, Performance, Area) and ensure a high-quality design environment     for an SOC         Hands-on in reference flows, excellent debugging skills.          Experience in 5nm & below technologies.                      PREFERRED EXPERIENCE:             Minimum      15+ years of relevant    work experience.            Expertise in ICC2/ FC (Fusion Compiler) Physical Design flows/methodologies or equivalent tools.          Expertise in Signoff tools like Primetime for Timing, Calibre for DRC/LVS, Ansys Redhawk on EMIR, PT-PX for Power signoff         Should have worked as a go to person or technical lead for at least few full chip projects.          Strong technical leadership and ability to mentor/guide/coach design engineers to achieve and deliver project goals.          Strong inter-personal skills and ability to collaborate with teams spread across multiple geos.          Should have good scripting experience in Shell, Python, Perl, TCL, UNIX along with decode/debug old existing scripts.                      ACADEMIC CREDENTIALS:             Bachelors or Masters degree in Computer/Electronics/Electrical Engineering     ",70324502266.0,07-03-2024,05-06-2024,EducationalOccupationalCredential,180,Engineering - Hardware & Networks,Hardware Architect,Electronic Components / Semiconductors,"Unix, Automation, Physial design, Graphis, SOC, Debugging, CAD, Reruitment, Perl, Python",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Staff / Principal Engineer - FPGA,"     You will be engaged in end-to-end system development involving complex modules - related to carrier-grade optical transmission / Ethernet switch/aggregation/wireless product development.      You will work very closely with Product-Line Management team, Product Verification team to understand the customer requirement to incorporate innovativeness and value-additions to product development.      You will refer standards, plan and execute the module level design and verification.      You will also work closely with HW SW architects to understand and influence the module level design/architecture and implement the design changes in Verilog or SV.      You will validate the design and work closely with other teams / members still the product verification cycle.          Skills:          Strong digital design concepts and exposure to system design, with proficiency in high-speed FPGA designs      RTL front end design experience in Verilog and/or VHDL and/or SV is must      Experience in micro-architecture design/development is must      Good understanding of High performance FPGA architecture, FPGA Transceiver architecture, High Speed interfaces(PCIe, 1/10/100G Ethernet or OTU2/2e/4 or FC1-128) and High speed memories (DDR3/4, RLDRAM) is must      Experience in Static timing analysis, timing constrains, clock-domain crossing is must      Good understanding of FPGA clock architecture and hands-on experience on timing closure is must      Experience in verification/simulation tools is must      Experience in either OTN (ITU-T G.709) or Ethernet (802.3) or SONET/SDH is must      Knowledge of version control systems like svn/cvs is must      Strong Lab-skills and high-speed FPGA debug techniques is must      Knowledge of scripting languages Perl, Python, TCL is preferred      Experience with FPGA test automation / regression is preferred      Familiarity with encryption / authentication algorithms or protocols is preferred      Strong analytical and problem solving skills      Ability to take complete ownership of module from concept to product release      Good documentation, communication and process skills are must      Ability to work / interact with board-design / signal-integrity teams in development stages      Ability to interact with the software team to define and document software interfaces.      Evaluate and make decisions around the use of new or existing technologies and tools      Ability to manage, guide and mentor a small team      ",161000000000.0,16-11-2023,14-02-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Hardware Architect,Telecom / ISP,"CVS, VHDL, FPGA, Verilog, Ethernet, Perl, PCIE, Principal, Python",-,9am-6pm,"Full Time, Permanent",Tejas Networks,Organization,Tejas Networks,https://img.naukimg.com/logo_images/groups/v1/748558.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Memory Characterization Architect,"Memory Characterization Architect: Define and execute memory characterization plans for semiconductor devices, including DRAM, SRAM, and non-volatile memory technologies. Design and develop test methodologies, tools, and automation scripts for memory characterization and validation. Analyze memory device specifications, performance metrics, and reliability parameters to ensure compliance with industry standards and customer requirements. Collaborate with design teams, foundries, and third-party vendors to characterize memory cells, arrays, and circuits. Conduct statistical analysis, yield optimization, and root cause analysis to identify and resolve memory-related issues. Document characterization procedures, results, and findings, and communicate them to stakeholders",141000000000.0,14-05-2024,12-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Hardware Architect,Recruitment / Staffing,"Memory Characterization, foundry, semiconductor, performance metrics, test methodologies, root cause analysis",-,9am-6pm,"Full Time, Permanent",Net2Source LLP,Organization,Net2Source LLP,-,"Hyderabad, Bengaluru","Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Senior Staff Engineer,"       Develop and maintain verification environment in UVM (Universal Verification Methodology)         Define and review verification test plan with architecture team and design team         Verify the design with directed and constraint random functional parameters         Maintain regression and debug test failures with designers         Report and analyze verification coverage of design features and parameters         Drive the verification to reach coverage target         Take responsibility in the verification of blocks, sub-systems and top-level environment.               What Were Looking For           bachelors degree in Electrical Engineering or related fields and 10 years of design verification experience.         masters degree in Electrical Engineering or related fields with 8 years of design verification experience         Hands-on experience on using Verilog, System Verilog and UVM (Universal Verification Methodology)         Good scripting skills in languages such as Perl, Tcl, or Python.         Experience in PCIe and CXL is a plus         Good verbal and written communication skills in English       ",281000000000.0,28-05-2024,26-08-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Hardware Architect,Electronic Components / Semiconductors,"Electrical engineering, Design verification, Semiconductor, Test planning, Perl, System verilog, PCIE, UVM, Automotive, Python",-,9am-6pm,"Full Time, Permanent",Marvell Semiconductors,Organization,Marvell Semiconductors,https://img.naukimg.com/logo_images/groups/v1/4611321.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Engineer-Signal Integrity,"Brief Role :   Job Description    Signaling and interconnect technology selection,  definition and simulation of high speed interconnects  Generates accurate signal integrity analysis in PCB design Accurately model power distribution networks and noise propagation mechanisms Measure signal quality using high speed digital scopes Perform hardware validation testing and develop reports Provide feedback to package,  and board design team for improvement  Create design guides and routing rules for specific interfaces Analyze variation dependence and parametric optimization Validate design and correlate measurements with simulations using VNA,  TDR and Oscilloscope  Familiar with Signal Integrity,  eye diagram,  transmission line and EMI in reality and theory; Hands on experience with common interfaces,  e.g. PCIe,  ETH,  USB  Hands on experience with memory interfaces,  e.g. DDR2,  DDR3 Knowledge in using simulation tools,  e.g. Hyperlynx Power delivery network,  power supply,  silicon,  package or PCB design experience      Additional Information    Salary: Not Disclosed by Recruiter Industry:Aviation /  Aerospace Firms Functional Area:Engineering Design ,  R&D Role Category:Senior Management Role:Head/ VP/ GM- R&D    Desired Candidate Profile   10 years of experience in S.I. field   Education-    UG: B.Tech/ B.E. -  Electrical,  Electronics/ Telecommunication PG:M.",291000000000.0,29-06-2017,27-09-2017,EducationalOccupationalCredential,1,Engineering - Hardware & Networks,Hardware Architect,Recruitment / Staffing,"EMI, Simulation, USB, oscilloscope, Tools, Telecommunication, Power supply, PCIE, PCB designing, Signal integrity",-,9am-6pm,"Full Time, Permanent",Right Step Consulting,Organization,Right Step Consulting,-,Gurgaon,Gurgaon,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Hardware Engineers,AKS-HW-JUN14-1 BE /  BTech Electronics /  Electrical Design and development and verifications of FPGA VHDL designs.  Knowledge of Xilinx ISE and Modelsim workbench is required One to Four Years,301000000000.0,31-10-2018,29-01-2019,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,"VHDL, FPGA, Electronics, ModelSim, Hardware, Business Executive, Xilinx ISE, Electricals",-,9am-6pm,"Full Time, Permanent",AK Aerotek Software Centre,Organization,AK Aerotek Software Centre,-,"Bengaluru, other - other","Bengaluru, other - other",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Dtech DLP IP Design Engineer - Staff," - 7+ years RTL Design/Hardware Engineering experience or related work experience.             ?       Skills/Experience Required       - Strong Domain Knowledge on RTL Design , implementation, and integration.     - Experience with RTL coding using Verilog/VHDL/System Verilog.     - Experience in micro-architecture & designing cores and ASICs.     - Familiar with the Synthesis, Formal Verification, Linting, CDC, Low Power, UPFs, etc     - Exposure in scripting (Pearl/Python/TCL).     - Strong debugging capabilities at simulation, emulation, and Silicon environments.     - Collaborate closely with cross-function team to research, design and implement performance and power management strategy for product roadmap.     - Good team player. Need to interact with the other teams/verification engineers proactively.     - Ability to debug and solve issues independently.             ?       Responsibilities:       - Design Engineer/lead to take care of Front-end design activities.     - Design low power/power management controller IP blocks including AVS (adaptive voltage scaling), ACD (adaptive clock distribution), on-chip sensor controller.     - Perform RTL design, simulation, synthesis, timing analysis, lint check, clock domain crossing check, conformal low power check, and formal verification for IP blocks.     - Work closely with technology/circuit design team to close IP block specification/requirement.     - Work closely with verification/physical design team to complete the IP design implementation.     - Support SoC team to integrate low power / power management IP solution into wireless SoC chips and front-end design flows.     - Work closely with system/software/test team to enable the low power feature in wireless SoC product.     - Evaluate new low-power technologies and analyze their applications to address requirements.     - Provide feedback for low-power chip and system architecture.     - Understand and perform block & chip-level power analysis & create block-level power models.                         ?         Minimum Qualifications:           Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.        OR       Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.        OR       PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.   ",300000000000.0,30-04-2024,29-07-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Hardware Architect,Telecom / ISP,"VHDL, Simulation, Circuit designing, SOC, Debugging, System verilog, Physical design, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Principal Design Engineer,"     This position is in HSV (Hardware System Verification) group in the SVG (System Verification Group) of Cadence. The team is working on Protium - FPGA based prototyping platforms.      Team is responsible for developing FPGA IPs for Protium platform, including architecture, design, verification, integration, timing closure, documentation and releasing the IPs to end users.      The Principal Design Engineer is responsible for FPGA IP Design, Verification/Simulation, Timing closure, Validation of IP on the hardware.      Enhancements to current IPs as well as developing new IPs.          Required experience:          Master degree in Electrical Engineering with 6 + years of experience or bachelor degree with 8+ years      Experience with FPGA design and verification using Verilog      Experience with high end Xilinx(AMD) FPGAs including using Vivado tool for simulation, Place and route      Experience in debugging FPGAs in the lab using Vivado hardware manager      Experience using Linux servers, Script development using Shell/Perl/TCL      Experience using Cadence Simulators Incisive or Xcellium      Detailed knowledge about one or more industry standard interfaces such as PCI Express, DRAM/DDR4, SRAM, I2C, JTAG, AXI desired.      ",150000000000.0,15-03-2024,13-06-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Hardware Architect,Software Product,"Design verification, Timing closure, JTAG, Simulation, Linux, Verilog, Debugging, Perl, Xilinx, IPS",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,"Noida, Bengaluru","Noida, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Principal Design Engineer,"     At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.            Position Requirements        M.S. or BTech Electrical/Computer/Electronics Engineering (or similar degree)      Experience - 7+ years        sound knowledge of      DDR4/5, LPDDR4/5 IP.          Hands on design/verification experience on DDR protocol          Exposure to DDR Integration and Verification at SOC Level          Exposure to Silicon Bring-up/Testing for DDR.          Hands on design/verification experience on AMBA based protocols like AXI, AHB, APB        Experience on cadence tools      Exposure to Lint/CDC, Synthesis, Static Timing Analysis review      Exposure to all major IC implementation, design, and verification tools.      Willing to travel to customer sites worldwide.      Working with global (US, west coast, and east coast) teams, which work in different time-zones.                    Primary Responsibilities:          Responsible for supporting integration / customization / post silicon bring up of CDNS DDR IP subsystems.      Analyze and resolve complex subsystem application or implementation issues and provide professional guidance to customers.      Support DDR Controller and PHY SOC integration reviews, and integration questions.      Perform RTL and gate level simulations to verify functionality.      Assist customers with gate level simulations and timing closure.      Participate in development of CDNS documentations and checklists for customers.      Support post silicon bring-up and deployment activities by our customers.      Enhance customer experience by providing prompt updates to customers.        ",220000000000.0,22-03-2024,20-06-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Hardware Architect,Software Product,"Design verification, Timing closure, static timing analysis, SOC, Deployment, Silicon, Customer experience, RTL, Electronics engineering, Testing",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Embedded Hardware Engineer,"   An Embedded Hardware Engineer is responsible for designing, developing, and testing hardware components and systems for embedded devices and products     They collaborate with cross-functional teams, including software engineers, electrical engineers, and product managers, to create reliable and efficient hardware solutions     The Embedded Hardware Engineer should have a strong understanding of electronics, microcontrollers, digital and analog circuits, and signal processing     They are also expected to stay up-to-date with industry trends and emerging technologies to ensure the development of cutting-edge embedded systems       Responsibilities:       Hardware Design: Design and develop embedded hardware systems, including schematic design, component selection, and PCB layout, while considering factors like size, power consumption, and cost     Microcontroller/Microprocessor Selection: Choose appropriate microcontrollers or microprocessors based on project requirements and specifications, ensuring compatibility with the intended application     Circuit Design: Create digital and analog circuits for data acquisition, signal processing, power management, and communication interfaces (eg, UART, SPI, I2C)     Prototyping and Testing: Build and test prototypes to validate the hardware design, identify potential issues, and optimize performance     Firmware Integration: Collaborate with software engineers to integrate hardware and firmware, ensuring seamless communication between the hardware and software components     Signal Integrity and EMC: Address signal integrity and electromagnetic compatibility (EMC) issues to meet regulatory standards and ensure reliable operation     Documentation: Create comprehensive technical documentation, including design specifications, test procedures, and production guidelines     Manufacturing Support: Assist in the transition from prototype to mass production by working closely with the manufacturing team and resolving any hardware-related production issues     Troubleshooting: Investigate and resolve hardware-related issues that may arise during development, testing, or production phases     Hardware Optimization: Continuously improve and optimize hardware designs to enhance performance, reduce power consumption, and lower production costs     Compliance and Regulations: Ensure that the embedded hardware designs meet industry standards, safety regulations, and relevant certifications (eg, FCC, CE)     Research and Development: Stay updated with the latest advancements in embedded hardware technologies and actively participate in research and development activities     Requirements:Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field     Proven experience in embedded hardware design and development     Proficiency in schematic capture tools (eg, Altium, Eagle) and PCB layout design   ",311000000000.0,31-10-2023,29-01-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,"Prototype, Analog, Circuit designing, Hardware design, EMC, Firmware, Troubleshooting, SPI, Signal integrity, Technical documentation",-,9am-6pm,"Full Time, Permanent",Motionzen Services,Organization,Motionzen Services,https://img.naukri.com/logo_images/v3/4673312.gif,"Hyderabad, Chennai, Bengaluru","Hyderabad, Chennai, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Sr Staff Engineer - CPU Subsystem Firmware Engineer,"       ?       As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,        Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.       ?             Minimum Qualifications:             ?   Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.           As CPU Subsystem Firmware Engineer you will develop low level firmware for Pre-silicon verification of ARM architecture based CPU subsystem. You will exercise CPU subsystem using structured firmware in Design verification environment, debug issues arising out of the verification efforts with Design Engineers and Architects . You will support Emulation bringup and post silicon bringup. You will write Initialization routines for the subsystem components , develop validation tests to ensure subsystem functionality is as expected.     ?           Roles and Responsibilities:       ?         Deeply understand microarchitecture of active and idle power management .         Work with design team to understand design intent and bring up verification suite.         Modify Structured firmware for simulation use and align with emulation and post silicon teams for re-use of it in those environments.               Preferred qualifications           Expertise in the pre-silicon verification of ARM based CPUSS verification         Knowledge of FPGA and emulation platforms         Experience in verification of clock, reset , power management units and power gating controllers.         Low power verification experience         Strong fundamentals in digital ASIC verification         Experience in assembly, C, C++                 Minimum Qualifications:             Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.     ?     OR     ?     Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.     OR     ?     PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.                                                                                                             Qualcomm is not responsible for any fees related to unsolicited                                                                                                                          resumes/applications.                                                                                                                                   ",190000000000.0,19-04-2024,18-07-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Hardware Architect,Telecom / ISP,"Computer science, C++, Simulation, RF, FPGA, Power management, Analog, Packaging, Silicon, Firmware",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Interim Engineering Intern - HW,"     SOC Hard Macro Physical Design     SOC Validation Debug     RF Analog Layout     RF/Analog/Mixed Signal/Power IC Design     Low Power Design     Board and FPGA Design     Digital ASIC Design     Design/SOC Verification     CAD Solution Engineer     Design for Test (DFT)     CPU Design             Must have educational background in one or more of the following areas:           Verifying SoC with embedded RISC/DSP processors, communications/ networking ASICs.     Verilog or VHDL, C/C++, Tcl/Perl/shell-scripting. RTL design experience and/or strong OO programming knowledge     Knowledge of wireless/wired communications and protocols or graphics/video multi-media is a plus.     Knowledge in PLL, LNA, OpAmp, CMOS, ADC/DAC, Cadence, SpectreRF, or Layout is required in RF/Analog/Mixed Signal IC Design.     Excellent analytical and problem solving skills.     Ability to collaborate and work in teams.     Good verbal and written communication skill             Educational Background:     Masters, Bachelors: Electrical Engineering , VLSI , Embedded and VLSI , ECE  ",130000000000.0,13-02-2024,13-05-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Hardware Architect,Telecom / ISP,"C++, VHDL, RF, Analytical, Analog, CAD, Verilog, Automotive, Physical design",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Unpaid P.M ,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
STA / Timing Staff Engineer,"     STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs    Qualcomm Hexagon DSP IPs    .     Timing analysis, validation and debug across multiple PVT conditions using PT/Tempus.     Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation.     Evaluate multiple timing methodologies/tools on different designs and technology nodes.     Work on automation scripts within STA/PD tools for methodology development.     Good Technical writing and Communication skills, should be willing to work in cross-collaborative environment     Experience in design automation using TCL/Perl/Python.     Familiar with digital flow design implementation RTL to GDS : ICC, Innovous , PT/Tempus     Familiar with process technology enablement: Circuit simulations using Hspice/FineSim, Monte Carlo.                       Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.           ?       Education :    B.Tech or MTech/MS in    Electrical/ Electronics/ Microelectronics / VLSI.           ?       Preferred Qualification/Skills         Strong expertise in STA timing analysis basics, AOCV/POCV concepts, CTS, defining and managing timing constraints, Latch transparency handling, 0-cycle, multi-cycle path handling     Hands-on experience with STA tools - Prime-time, Tempus     Have experience in driving timing convergence at Chip-level and Hard-Macro level     In-depth knowledge cross-talk noise, Signal Integrity, Layout Parasitic Extraction, feed through handling,     Knowledge of ASIC back-end design flows and methods and tools (ICC2, Innovus)     Knowledge of Spice simulation Hspice/FineSim, Monte Carlo. Silicon to spice model correlation.     Proficient is scripting languages - TCL, Perl, Awk     Basic knowledge of device physics     ",100000000000.0,10-04-2024,09-07-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Hardware Architect,Telecom / ISP,"Automation, ASIC, Simulation, VLSI, Technical writing, Perl, Silicon, Signal integrity, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
"SOC Engineering, Sr Staff Engineer","               Understand Complete ASIC Design Verification Flow and Customize according to end Application.                         Build a Complete Verification flow using an existing design from RTL to GDS.                         Modify Methodology/Constraints to accommodate our Recommended Verification Flow                         Define data trends and build checkers to validate the flow.                         Automate Complete Solution, with self-monitoring trend analytics and Regression trends.                         Required Qualifications                           BS or MS degree in Computer Science, Electrical or Computer Engineering, or Related Field with 7+ years of experience                             Knowledge of Digital design verification(Dynamic/Static), Verilog/VHDL and associated verification tools.                             Experience in Complete Verification Methodology and understand what s needed from verification perspective to Signoff a design.                             Proven HDL experience in SystemVerilog/HDL/SVA and UVM methodology                             Software experience with Python/C++/TCL scripting knowledge                  ",171000000000.0,17-05-2024,15-08-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,"Design verification, C++, Digital design, SOC, System verilog, ASIC Design, Monitoring, Python, Scripting",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Digital Hardware Design Engineers,"The candidates will be directly involved in the design and debugging of hardware design platforms. Job Responsibilities:   Entry Level-  Design,  develop and debug hardware platform for wireless communications with stringent size,  power and cost constraints. Design,  develop and test Digital Control Logic. Work closely with software team to integrate and debug hardware platforms. Skills/ Requirements:   BSEE in Electrical Engineering Strong analytical and problem solving skills. Knowledge of Microprocessors,  DSPs,  Memory Management Systems. Knowledge of Basics of Communication Systems  (Communication Protocols Preferred) . Knowledge of Hardware Description Language  (Verilog,  VHDL)  Experience with Test Equipment. Knowledge of Orcad and PCB Layout. Excellent communication and teamwork skills.",2.90E+11,29-03-2016,27-06-2016,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,"Design, Control, test, Layout, Digital, develop, Logic, Orcad, PCB",-,9am-6pm,"Full Time, Permanent",Global Wireless Technologies,Organization,Global Wireless Technologies,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
PRINCIPAL DESIGN ENGINEER,"         We are looking for a          Principal     Design Engineer         to work on leading edge IP development as part of the SCIPS Semi-custom and Central IP Silicon team. The candidate should be a motivated self-starter who will thrive in this      cutting-edge     technical environment.                                     We re     committed to a diverse and inclusive workplace and strongly encourage applicants from all      background     and      walks of life     . Difference makes us better                       ?             Required                             Bachelor of Science in Electrical or Computer Engineering                     1     5     + years of experience in hardware design                     1     0     + years of experience in Synthesis, Timing constraints, Power Performance Area (PPA) trade-offs                     1     0     + years      expertise     in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/LINT     closure.                     Worked with leading-edge technologies      5     nm     and newer                     Experience with      leading     design teams                     Experience      in developing high speed CMOS designs                     Proficient in      System      Verilog, C/C++, and scripting languages such as Python,      Ruby     or Perl                             Preferred                             Knowledge of the ARM architecture and experience with high-speed IO protocols such as PCI Express or USB                      Strong design     knowledge of the industry standard     bus     interfaces such as AMBA AXI protocol                     Experienced in Basic floor planning, static timing analysis, closure and working with Physical design team.                     Experience in high-performance/power efficient floating-point design                     Experience      with chip design quality through design and checklist reviews                     Good communication     and self-motivated that can collaborate with larger teams within Microsoft                     Occasional travel                                     Ability     to meet Microsoft, customer and/or government security screening requirements      are     required     for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud        ",1.50E+11,15-03-2024,13-06-2024,EducationalOccupationalCredential,180,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,"C++, Digital design, USB, Chip design, Hardware design, Verilog, Perl, System verilog, Physical design, Python",-,9am-6pm,"Full Time, Permanent",Microsoft,Organization,Microsoft,https://img.naukimg.com/logo_images/groups/v1/614576.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Junior Hardware Engineer / Lab Technician (JHE / LT),"     Diploma (Electronis / Instrumentation)   2 yrs relevant experience OR          ITI   4 yrs relevant experience OR          BSc (Electronics)   3 yrs relevant experience          Experience of working with PCB design software tools. Should be good in schematic entry, library creation and layout design of multi-layer PCBs          Experienced in soldering SMT components          Good knowledge of PCB fabrication process          Good knowledge of circuit designing and testing          Should be able to operate lab equipments like power supplies, function generator, oscilloscopes etc. ",2.51E+11,25-07-2015,23-10-2015,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Hardware Architect,Consumer Electronics & Appliances,"pcb design, fpga, usb, fabrication, instrumentation, diploma, schematic, tools, spi, iti",-,9am-6pm,"Full Time, Permanent",GT Silicon,Organization,GT Silicon,https://img.naukimg.com/logo_images/groups/v1/4597343.gif,"Kanpur, Kanpur","Kanpur, Kanpur",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
RTL & Synthesis Professional,"       bachelors or masters degree in Electrical Engineering or related field (BE/BTech/M.E/M.Tech)     Excellent communication skills, both verbal and written         Experience:         5-8 years of experience in RTL Design with exposure to synthesis OR 8+ years of experience in RTL Design     Strong understanding of digital basics     Proficiency in RTL coding (Verilog), IP design, and RTL integration     Hands-on experience with LINT, CDC, and RDC     Experience in writing UPFs and CLP/VCLP checks     Familiarity with synthesis flow and validating design constraints     Specific domain knowledge in ARM protocols, PCIe, Ethernet, RISC V, DDR, etc     Strong scripting knowledge         Responsibilities:         Understand the overall ASIC flow and effectively collaborate with multiple teams such as DV, DFT, Synthesis/Implementation, and PD teams     Ability to take on the role of a Technical Manager while maintaining hands-on contributions       ",2.60E+11,26-03-2024,24-06-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Hardware Architect,Electronic Components / Semiconductors,"Electrical engineering, RTL design, ASIC, DFT, VLSI, RTL coding, Verilog, Ethernet, PCIE, Silicon",-,9am-6pm,"Full Time, Permanent",Smart Soc Solutions,Organization,Smart Soc Solutions,https://img.naukimg.com/logo_images/groups/v1/4629733.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Wireless HW Design Architect (FPGA/ASIC) - Staff/Sr Staff," BDC WRD (Wi-Fi R&D) is responsible for establishing Qualcomm as a leader in Wi-Fi technology. We are looking for a strong digital design architect, with some signal processing background.             As design architect, you will work on upcoming IEEE 802     11 (Wi-Fi) standards, architect and implement new features on FPGA     You will have opportunity to contribute to entire life cycle of technology from HW architecture, micro-architecture, RTL coding and targeting the design to FPGA     You will work closely with standards, algorithm and SW teams to implement and validate the features                   Skills & Experience           MTech/BTech in Electronics & Communication Engineering with 8-13 years in defining architecture from spec, design, micro-architecture, RTL coding and mapping the design into FPGAs     Proficient in Verilog, System-Verilog programming and VHDL (optional) languages     Good experience in leading a small team with good mentoring skills     Solid experience with FPGA design tools such as Xilinx Vivado is a must     Strong knowledge of Xilinx latest FPGA families architecture     Solid experience in HW infrastructure design and protocols like Ethernet and AMBA(APB/AHB/AXI/ACE) etc.     Knowledge of signal processing concepts/algorithms and Wi-Fi standards (802.11a/b/g/n/ac/ax) is good to have     Good experience in any scripting languages (Perl, Tcl, etc..)     Good experience with ILA/Logic analyzer usage     Strong debugging and problem-solving skills. Experience with pre & post-silicon bring-up and debug in lab is also a must.     Able to work with teams across the globe and possess good communication skills                           Minimum Qualifications:       Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.    OR   Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.                Responsibilities           Design, Micro-architecture design, RTL coding and development and its validation for linting, CDC rules.     Work with SoC architect to define SoC level interfaces & System architect to define IP micro architecture.     Work with functional verification team on test-plan development and debug.     Creatively overcome obstacles, Invent, and file patents on technical solutions to relevant problems.     Develop timing constraints, synthesize the RTL, perform Floor planning, Place & Route, Bit stream generation.     Provide debugging support to Testing team and platform level debug.   ",1.80E+11,18-01-2024,17-04-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Hardware Architect,Telecom / ISP,"Wireless, ASIC, VHDL, Design Architect, FPGA, Digital design, SOC, Perl, System verilog, IEEE",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
LPAI Systems Lead,"     Be part of the team developing next generation Audio and Always On / Edge AI subsystems and platforms     The ASIC Audio/Edge AI Systems Engineer is responsible for system architecture definition activities supporting a sophisticated multimedia Low Power Audio/Edge AI subsystem across a broad range of mobile, XR, compute, and automotive products                 Candidates will be responsible for all aspects of the ASIC hardware architecture definition/validation including the following:           Capturing technology requirements working closely with product, hardware and software engineering teams         Analyzing performance for various NOC topologies and enable modeling of different transaction level scenarios         Co-developing ASIC system architectures to support requirements and co-authoring subsystem hardware specifications         Optimization and debug via modelling, system simulation and testing across key criteria including power and performance.         Collaborating, reviewing and enabling design and system teams to execute on dependent specifications         Post-silicon commercialization support and customer engineering documentation               Job Function:           Model architecture design, and validation via system simulation.         Defines module interfaces/formats for simulation.         Evaluates all aspects of the HW architecture flow from high-level development to validation and review.         Analyzes equipment to establish operation data, conducts experimental tests, and evaluates results.         Uses System tools, such as, MathWorks MATLAB, SIMULINK, VISIO and other toolboxes.         Uses language such as HDL, C/C++, System C, Perl, Python.         Provides technical expertise for next generation initiatives.               Minimum Qualifications:           Bachelors degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, or related work experience.         OR         Masters degree in Science, Engineering, or related field and 1+ years of ASIC design, verification, or related work experience.         OR         PhD in Science, Engineering, or related field.               Principal Duties and Responsibilities:           Leverages experience in SoC hardware and computer architecture concepts to develop proposals to address system audio and edge-AI requirements using processor, memory, bus and low-power design techniques.         Leverages experience in digital system performance analysis and systems modelling to ensure performance goals met.         Uses expertise in low-power design methodology, optimization and validation using various CAD tools and design techniques to optimize system power.         Leverages Verilog/VHDL and digital hardware design tools such as Synopsys/Cadence/Mentor ASIC design and simulation tool sets, power analysis and simulation, scripting languages (Python, Perl, TCL, C, etc.) to optimize system.         Effectively utilizes advanced problem solving and ASIC engineering practices to resolve complex architecture, design, or verification problems.         Writes technical documentation and provides technical expertise for design or project reviews and project meetings.                 Preferred Qualifications             Bachelors/Master s or PhD degree in Electrical Engineering, Computer Engineering, or Computer Science.         2+ years ASIC design, verification, or related work experience.         2+ years experience with architecture and design tools.         2+ years experience with scripting tools and programming languages.         2+ years experience with design verification methods.                 Minimum Qualifications:         Bachelors degree in Engineering, Information Systems, Computer Science, or related field and 3+ years of Systems Engineering or related work experience.    OR   Masters degree in Engineering, Information Systems, Computer Science, or related field and 2+ years of Systems Engineering or related work experience.    OR   PhD in Engineering, Information Systems, Computer Science, or related field and 1+ year of Systems Engineering or related work experience.  ",2.70E+11,27-02-2024,27-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Hardware Architect,Telecom / ISP,"C++, VHDL, Simulation, CAD, Hardware design, Verilog, Simulink, MATLAB, Principal, Automotive",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Modem Hardware Modeling Specialist,"   QCTs Bangalore Wireless RD HW team is looking out for experienced Wireless Modem HW model developers to work on Qualcomm s best in class chipsets in modem WWAN Ips.         Experience: 2 - 10 Years           Roles and Responsibilities           You will be contributing to flagship modem core IP development covering 5G(NR) 4G (LTE) technologies.         You will be part of team defining and developing next generation multi-mode 5G modems.         You will be working on development and verification of HW models of modem core IP. The models are developed on C++/SystemC platform and used as golden reference for RTL verification and pre Silicon FW development ( virtual prototyping).         The candidate much be well versed with C++ and should have good exposure to SystemC and/or System Verilog and or Matlab.         The candidate must have ability to understand HW micro-architecture its modeling abstraction.         Working knowledge of physical layer of wireless technologies like NR,LTE , WLAN, Bluetooth is highly desired.         Expertise on digital signal processing and working experience on HW modeling and/or RTL design/ verification of IP are preferred.         Candidates with SW/FW background on wireless IP can also apply.         Candidates with strong technical knowhow on non-wireless DSP based HW IPs ( with Design / Verification/ Modeling skills) will also be considered.                 Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience. ",1.50E+11,15-02-2024,15-05-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Hardware Architect,Telecom / ISP,"C++, Bluetooth, Digital signal processing, rtl verification, System verilog, Silicon, MATLAB, IPS",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
High Speed Serdes Circuit Designer,"   The Analog Circuit designer will be responsible for designing various components of high speed serial link like USB3, USB4, DP etc The individual is responsible for design, verification and evaluation of those. The individual is accountable for designing according to specifications, quality and reliability needs. Participation in problem solving for Analog and system domain of the device. Author of the design-specific documentation for internal and external use.             ?       Responsibilities Includes:           Must have prior experience in design of few circuit blocks among CTLE, DFE, CDR, PLL, P2S, S2P, DCC, Phase-interpolator, TX Driver, LFPS/SQ, AUX etc         Need to have solid understanding of device physics         Need to have solid understanding of foundational analog circuits like LDO, BG, comparator, charge pump etc         Need to have good exposure in high speed custom digital design like latch, FF, clk divider, counter etc         Should have experience in defining layout constraint and reviewing layout         In this role, the candidate should provide innovative technical solutions to address design challenges leading to significant improvement of PPA         Need to work with the system, verification (AMS, DV) and RTL design team in defining A/D interfaces, adaptation flow and calibration schemes         End to end ownership of assigned design blocks         Guide junior designers         Documentation of design and presenting them to reviewers               Candidate Profile:           masters/bachelors Degree in Electrical/Electronic engineering from a reputed, university with an emphasis in VLSI/IC design.         10+ years of extensive experience in design and development of high speed SerDes PHY in few of these blocks: Tx, Rx, Clocking sub-systems in multi Gbps serial link USB3.x, USB4, DP or Thunderbolt, HDMI, PCIe, Ethernet etc         Experience in USB2 circuit design will be a plus point         Hands on experience with at least one of these blocks: CDR, Tx Driver, RX CTLE, DFE, VGA, PLL         Proficient in using analog circuit design EDA tools such as Cadence ADE, MATLAB, EMX, Momentum etc         Knowledge of System Verilog and VerilogA modelling would be appreciated         Good knowledge of analog building blocks design and their tradeoff for power, area and jitter optimization.         Good understanding of impedance matching, s-parameter, equalization, ISI, noise/jitter modelling and their simulations are desirable.         Strong skills in bandwidth enhancement techniques, noise suppression and linearity improvement techniques will be treated as plus point.         Excellent verbal and written communication skills are desired.         A creative and innovative mindset and ready to understand new concepts, result driven and a good team player attitude is needed.         Having technical publications and/or patents is a plus       ",2.11E+11,21-05-2024,19-08-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Hardware Architect,Electronic Components / Semiconductors,"VLSI, Digital design, EDA tools, Analog, Ethernet, IC design, System verilog, PCIE, analog circuit design, MATLAB",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Hardware Designer,"Hardware Designer  Qualification: BE/ B. Tech/  M. Tech Electrical/ Electronics Functional Area: Embedded,  EDA,  VLSI,  ASIC,  PCB,  Hardware Design,  Chip Design Experience: 2- 6 years Key Skills: Hardware Design,  Analog,  Digital,  Embedded Systems,  Microcontrollers,  EMI/ EMC,  RF Design Hardware design and development experience in Analog,  Digital and Embedded Systems. Exposure to 8,  16 and 32 bit microcontrollers. Exposure to Safety and EMI/ EMC standards,  testing and trouble shooting. Exposure to PCB Designing,  protocols like RS232,  485,  12C,  SPI. Exposure to RF design will be preferable. Solid understand of RF,  EMF,  power,  analog,  digital and re- chargeable battery fundamentals. Experience with Flash memories,  RF,  power,  analog design,  digital design,  rechargeable batteries,  LCDs,  touch panels,  cameras. Experience with power supplies (switching and linear regulators) Experience with troubleshooting systems level issues,  including analyzing vibrations,  noise and interference,  co- existence and regulatory compliance. Board design with extensive knowledge to troubleshoot EMI,  ESD,  Signal and power issues.",1.81E+11,18-10-2017,16-01-2018,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Hardware Architect,Film / Music / Entertainment,"EMI, ASIC, RF design, VLSI, Digital design, Layout, Hardware design, EMC, RS232, SPI",-,9am-6pm,"Full Time, Permanent",Iota Labs Llp,Organization,Iota Labs Llp,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Hardware Systems Design - Junior Engineer,BE/  ME in Electronics/  Telecommunication engineering 0 to 2 years of experience Good academic record Good communication skills Sound knowledge of basic electronics Basic knowledge of electronics test and measurements tools Schematic design and PCB development experienceat least 1 project Willing to work in a start- up culture,2.61E+11,26-07-2019,24-10-2019,EducationalOccupationalCredential,1,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,"Electronics, Telecommunication, Hardware, Testing",-,9am-6pm,"Full Time, Permanent",Linkedloops Technologies,Organization,Linkedloops Technologies,-,Pune,Pune,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Hardware Engineers,"   Qualification :    BE/ B.Tech, ME/M.Tech       Experience :    2 7 Years     Tasks Development of Motor simulation hardware for DC and EC motors Requirements engineering, concept design Hardware development and validation System Integration CE Testing Production and user support Product Maintenance Product Documentation       Mandatory Competencies       Expertise in Electronics product design Strong electronics basics Analog, Digital, Power electronics      Knowledge on Power dissipation concepts Knowledge of DC Motor technology      Knowledge of EC Motor technology Microcontroller circuit design HW/SW co-design EMI/EMC Concepts Schematics design, simulation PCB Design support CE Testing/validation       Desirable Skills       Involvement in complete product life cycle Passionate to solve in-depth electronics engineering tasks       Additional Skills       Good analytical communication skills (oral written)      Willingness to take up higher responsibility and mentoring juniors      Self learning with steep learning curve      Adaptive to challenging situations ",2.91E+11,29-05-2020,27-08-2020,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Hardware Architect,Recruitment / Staffing,"EMI, Concept design, Simulation, Analytical, Analog, Circuit designing, Product design, Power electronics, EMC, PCB designing",-,9am-6pm,"Full Time, Permanent",Inspiration Manpower Consultancy Pvt. Ltd.,Organization,Inspiration Manpower Consultancy Pvt. Ltd.,-,Coimbatore,Coimbatore,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Principal Engineer - Implementation,"   We are seeking a highly motivated Synthesis and STA Engineer to join our team.      The successful candidate will be responsible for performing Synthesis and STA timing closure for our cutting-edge microchip designs.      The ideal candidate will have a strong background in Synthesis STA and experience with industry-standard EDA tools.         Responsibilities:     -Perform Synthesis and STA timing closure for multi-million hierarchical complex microchip designs.         -Lead and drive team members to complete Implementation activities.         -Complete timing closure for blocks top level in advanced nodes.     -Develop constraints and perform post-layout timing closure.     -Perform CLP and LEC for both full chip and block level.     -Experience on UPF/CPF would be an added advantage.     -Collaborate with cross-functional teams to ensure timely delivery of high-quality designs.     -Optimize design performance through timing closure and power optimization.     -Develop and maintain design constraints and timing models.     -Analyze and debug timing issues.     -Inserting DFT logic for both block and top level.                 Requirements/Qualifications:                 -Bachelors or master s degree in electronics engineering or related field     -8+ years of experience in Synthesis STA     -Experience with industry-standard EDA tools such as Synopsys, Cadence, and Mentor Graphics like Genus, DC compiler, Tempus, Primetime.     -Strong understanding of timing closure and power optimization techniques     -Excellent analytical and problem-solving skills     -Strong communication and collaboration skills   ",3.10E+11,31-01-2024,30-04-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Hardware Architect,Electronic Components / Semiconductors,"STA, Timing closure, Employee development, DFT, EDA tools, Analytical, Manager Technology, Microchip, Mentor graphics, Electronics engineering",-,9am-6pm,"Full Time, Permanent",Microchip Technology,Organization,Microchip Technology,https://img.naukimg.com/logo_images/groups/v1/4656943.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Hardware Engineer (HE),"In this position you will be responsible for designing analog and digital circuits using discrete components ,  programming processors & FPGA ,  designing & assembling PCBs ,  testing and debugging circuits on bread boards and PCBs in lab.    B E  /  B Tech ( Electronics  /  Instrumentation ) 3 yr relevant experience OR    MSc (Electronics) 4 yr relevant experience    Freshers with very good academic record may also apply.    Very Good fundamentals of circuits and systems    Good knowledge of circuit designing with Opamps    Good knowledge of digital logic design    Experience of working with TI MSP  /  AVR ATMEGA  /  ARM Cortex or any other microcontroller  /  microprocessor    Working knowledge of C  /  C    Exposure of FPGA programming    Knowledge of GSM ,  ZigBee ,  Bluetooth ,  UART ,  I2C ,  SPI ,  USB would be an added advantage    PCB design and assembly skills would be an added advantage    Should feel comfortable working in lab ,  testing and debugging circuits    Must be enterprising personality with quick grasping power and inquisitiveness",3.01E+11,30-11-2018,28-02-2019,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Hardware Architect,Consumer Electronics & Appliances,"GSM, Bluetooth, FPGA, USB, Analog, Debugging, Instrumentation, MSP, PCB designing, SPI",-,9am-6pm,"Full Time, Permanent",GT Silicon,Organization,GT Silicon,https://img.naukimg.com/logo_images/groups/v1/4597343.gif,Kanpur,Kanpur,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Hardware Engineer (HE),"    B E / B Tech ( Electronics / Instrumentation )   3 yr relevant experience OR           MSc (Electronics)   4 yr relevant experience       Freshers with very good academic record may also apply.           Very Good fundamentals of circuits and systems           Good knowledge of circuit designing with Opamps           Good knowledge of digital logic design           Experience of working with TI MSP / AVR ATMEGA / ARM Cortex or any other microcontroller / microprocessor           Working knowledge of C / C             Exposure of FPGA programming           Knowledge of GSM, ZigBee, Bluetooth, UART, I2C, SPI, USB would be an added advantage            PCB design and assembly skills would be an added advantage           Should feel comfortable working in lab, testing and debugging circuits           Must be enterprising personality with quick grasping power and inquisitiveness  ",2.81E+11,28-07-2015,26-10-2015,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Hardware Architect,Consumer Electronics & Appliances,"gsm, fundamentals, fpga, usb, academic, msp, instrumentation, msc, spi, knowledge",-,9am-6pm,"Full Time, Permanent",GT Silicon,Organization,GT Silicon,https://img.naukimg.com/logo_images/groups/v1/4597343.gif,"Kanpur, Kanpur","Kanpur, Kanpur",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Hardware Engineer,"B E  /  B Tech ( Electronics  /  Instrumentation ) 3 yr relevant experience OR   MSc (Electronics) 4 yr relevant experience    Freshers with very good academic record may also apply.   Very Good fundamentals of circuits and systems   Good knowledge of circuit designing with Opamps   Good knowledge of digital logic design   Experience of working with TI MSP  /  AVR ATMEGA  /  ARM Cortex or any other microcontroller  /  microprocessor   Working knowledge of C  /  C    Exposure of FPGA programming   Knowledge of GSM ,  ZigBee ,  Bluetooth ,  UART ,  I2C ,  SPI ,  USB would be an added advantage    PCB design and assembly skills would be an added advantage   Should feel comfortable working in lab ,  testing and debugging circuits   Must be enterprising personality with quick grasping power and inquisitiveness",2.50E+11,25-04-2017,24-07-2017,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Hardware Architect,Consumer Electronics & Appliances,"microprocessor, gsm, microcontroller, pcb design, fpga, usb, debugging, instrumentation, msc, spi",-,9am-6pm,"Full Time, Permanent",GT Silicon,Organization,GT Silicon,https://img.naukimg.com/logo_images/groups/v1/4597343.gif,Kanpur,Kanpur,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Hardware Engineer,"    you will be responsible for designing analog and digital circuits using discrete components , programming processors & FPGA , designing & assembling PCBs , testing and debugging circuits on bread boards and PCBs in lab.            Very Good fundamentals of circuits and systems           Good knowledge of circuit designing with Opamps           Good knowledge of digital logic design           Experience of working with TI MSP / AVR ATMEGA / ARM Cortex or any other microcontroller / microprocessor           Working knowledge of C / C             Exposure of FPGA programming           Knowledge of GSM , ZigBee , Bluetooth , UART , I2C , SPI , USB would be an added advantage            PCB design and assembly skills would be an added advantage           Should feel comfortable working in lab , testing and debugging circuits           Must be enterprising personality with quick grasping power and inquisitiveness  ",2.11E+11,21-08-2015,19-11-2015,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Hardware Architect,Consumer Electronics & Appliances,"microprocessor, gsm, analog, microcontroller, pcb design, fpga, usb, assembling, debugging, spi",-,9am-6pm,"Full Time, Permanent",GT Silicon,Organization,GT Silicon,https://img.naukimg.com/logo_images/groups/v1/4597343.gif,"Kanpur, Kanpur","Kanpur, Kanpur",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Junior Hardware Engineer,"    Experience of working with PCB design software tools.  Should be good in schematic entry,  library creation and layout design of multi-layer PCBs           Experienced in soldering SMT components           Good knowledge of PCB fabrication process           Good knowledge of circuit designing and testing           Should be able to operate lab equipments like power supplies,  function generator,  oscilloscopes etc.     ",3.01E+11,30-10-2015,28-01-2016,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Hardware Architect,Consumer Electronics & Appliances,"pcb design, layout design, fabrication, testing, smt, soldering, design software, schematic, tools, knowledge",-,9am-6pm,"Full Time, Permanent",GT Silicon,Organization,GT Silicon,https://img.naukimg.com/logo_images/groups/v1/4597343.gif,"Kanpur, Kanpur","Kanpur, Kanpur",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Hardware Engineer HE,"Very Good fundamentals of circuits and systems   Good knowledge of circuit designing with Opamps   Good knowledge of digital logic design   Experience of working with TI MSP / AVR ATMEGA / ARM Cortex or any other microcontroller / microprocessor   Working knowledge of C / C    Exposure of FPGA programming   Knowledge of GSM, ZigBee, Bluetooth, UART, I2C, SPI, USB would be an added advantage    PCB design and assembly skills would be an added advantage   Should feel comfortable working in lab, testing and debugging circuits   Must be enterprising personality with quick grasping power and inquisitiveness",2.21E+11,22-05-2017,20-08-2017,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Hardware Architect,Consumer Electronics & Appliances,"GSM, cortex, Bluetooth, FPGA, USB, Analog, Debugging, MSP, PCB designing, SPI",-,9am-6pm,"Full Time, Permanent",GT Silicon,Organization,GT Silicon,https://img.naukimg.com/logo_images/groups/v1/4597343.gif,Kanpur,Kanpur,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
"Principal Engineer, ASIC Development Engineering"," The FPGA design team,  part of the (VHS) group is responsible for developing a wide range of FPGA solutions for post-silicon validation of memory devices across Western Digital.      Your main responsibilities as part of a winning group:      Complex logic blocks & IPs design    Work in a multi-disciplinary environment with a variety of complex interfaces.   ",2.51E+11,25-05-2024,23-08-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Hardware Architect,Electronic Components / Semiconductors,"ASIC, Simulation, FPGA, USB, Perl, System verilog, PCIE, IPS, silicon validation, Python",-,9am-6pm,"Full Time, Permanent",Western Digital,Organization,Western Digital,https://img.naukimg.com/logo_images/groups/v1/4627297.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Principal Embedded Solutions Engineer,"     Microchip Technology Inc. is a leading provider of embedded control applications. Our product portfolio comprises general purpose and specialized 8-bit, 16-bit, and 32-bit microcontrollers, 32-bit microprocessors, field-programmable gate array (FPGA) products, a broad spectrum of high-performance linear, mixed-signal, power management, thermal management, radio frequency (RF), timing, safety, security, wired connectivity and wireless connectivity devices, as well as serial Electrically Erasable Programmable Read Only Memory (EEPROM), Serial Flash memories, Parallel Flash memories, and serial Static Random Access Memory (SRAM). We also license Flash-IP solutions that are incorporated in a broad range of products.         -         As an Embedded Solutions Engineer (ESE/FAE) focused on FPGAs, you will engage with clients to create technical solutions while identifying and building new business using your engineering expertise. You will be expected to reframe their thinking and build consensus for Microchip s solutions, co-creating value by delivering the freedom to innovate. We embrace change and continuous improvement, driving both to the mutual benefit of ourselves and our clients. We are looking for like-minded people who can share our passion for success.         Job Responsibilities:         Engage with Sales and Marketing teams to provide pre- and post-sales technical support for all product lines with a primary focus on FPGAs, including relevant new technologies.         Engage in client architectural discussions and reviews driving best in class support with Microchip s FPGA solutions.                     Conduct architectural and board-level schematic reviews, design-in and product training for customers.         Be an authority on all phases of programmable logic design, including requirements analysis, HDL code development and simulation, embedded hard and soft processor system design, synthesis optimizations, place and route constraints, timing closure, FPGA hardware development, and debug tools.         Support the company s technical and business relationships with assigned clients.         Deliver/ease technical training to fellow ESEs, Sales team, clients, and channel partners.         Support Client engagement team in new opportunity identifications, hold discussions with Customers System Architects and RD Teams, understand their needs and propose solutions based on Microchip product offerings that can solve their challenges and help differentiate them from their competitors.         Willingness to travel to any part of India for client engagement activities.                   Requirements/Qualifications:                   Qualifications/Requirements         Job Requirements         Masters / Bachelor s degree in an engineering discipline ( ECE, EEE) with a strong academic track record.         Ten to Fifteen years of relevant work experience on FPGA s product development in applications/sales.         Skills: -         1. In-depth experience with Microsemi/Microchip, Xilinx or Altera FPGA devices architecture and a deep knowledge of HLS/Verilog/VHDL languages.         2. Experience with Libero, Vivado or Quartus Design Software, as well as EDA tools for FPGA design.         3. Good knowledge across        Hardware/software/firmware       within embedded system environments         4. Embedded processor experience with knowledge of C, and software debug tools such as Keil, IAR or Eclipse             Travel Time:         0% - 25% ",1.50E+11,15-01-2024,14-04-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Hardware Architect,Electronic Components / Semiconductors,"VHDL, Simulation, Architecture, RF, Verilog, thermal, System design, Firmware, Technical support",-,9am-6pm,"Full Time, Permanent",Microchip Technology,Organization,Microchip Technology,https://img.naukimg.com/logo_images/groups/v1/4656943.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
DFX with DFt Verification Engineer,"Role & responsibilities     DFX verification, this is verification of DFT structures  MBIST, Scan, LBISt etc. One senior lead, strong enough to manage the team of 2-3 engineers working with him.   Preferred candidate profile   5+ Perks and benefits   Mediacl Insurance ,Flexibilty",50624010012,05-06-2024,03-09-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Hardware Architect,Electronic Components / Semiconductors,"DFT, Atpg, Verilog, Rtl Verification, Scan, RTL Coding, ASIC Design, System Verilog",-,9am-6pm,"Full Time, Permanent",Scaledge,Organization,Scaledge,-,Bangalore Rural,Bangalore Rural,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Robotics Engineer  -  Hardware / Maker  -  Hardware," Engineer with background in Electronics, having experience of coding.    The Maker position is only an internship and as such is flexible on the following requirements. An Electronics lover stuck in Computer Science, a Coder stuck in Mechanical, and other engineering misfits are welcome to .    Must Have:    1. Experience with Arduino hardware and IDE.    2. Working knowledge of CC++, andor Python.    3. Willingness to get hands dirty with glue, wood, acrylic, tape, paint etc.    4. Must have an interest in multiple fields.    Additional Skills:    1. Experience of working with Raspberry Pi, andor other Single Board Computers, is a plus.    2. Experience of working on Linux is a plus.    3. Skills in PCB designing and manufacturing with working knowledge of designing tools such as Eagle (preferred), EasyEDA (preferred), Proteus, ExpressPCB, OrCAD, MultiSim, Altium, Design Spark, andor other similar design tools. Knowledge of creating Schematics, BOM, and Gerber files is necessary.    What to Expect:    1. Will get to work with products from    RoboRium   .    2. Will be required to create test codes for working with the sensorsmotorskits.    3. Will be required to create projects with various sensorsmotorskits.    4. Interns will be required to write detailed manuals of the experiments.    5. Will get to work on the most innovative, multi - disciplinary, awesome projects available.    6. Will create PCB designs of new systems, circuits and devices and systematically improve the designs, ensuring that a product will work with given devices developed by others, will perform consistently in specified operating environments and is ready for manufacturing.    Well - performing Maker interns, when offered a job, will be shifted to the job position suiting their skill - set.   ",2.41E+11,05-09-2023,04-12-2023,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,"Computer science, C++, Linux, Coding, Operating environments, Sensors, ORCAD, Internship, Robotics, Python",-,9am-6pm,"Full Time, Permanent",Jmoon Technologies,Organization,Jmoon Technologies,-,New Delhi,New Delhi,-,-,-,Unpaid P.M ,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
"Engineer , Hardware Validation"," INVIXIUM is seeking a Hardware Validation Engineer to join our Engineering team. In this role, you will be part of the product development team, designing and developing Hardware Design. A Hardware Validation Engineer is involved in all areas of development of embedded hardware systems from design to development to testing.     Invixium provides an end-to-end access control, workforce management and health screening solution using touchless biometrics. Our devices capture accurate data which is used to perform intelligent analytics and generate meaningful, user-friendly dashboards to help businesses of all sizes become more healthy, productive and secure. We??e looking for someone curious, driven and passionate to join our team and help us continue innovating in the biometric security space.     Responsibilities:         Detailed analog and digital design including schematic capture and board layout.     Analog & digital circuit design and verification. Prototype testing and analysis.     Guide PCB layout in Schematic and PCB/PWB in Altium, Simulation in Altium and OrCAD Pspice and LTSpice     Ability to source components and work with component vendors for prototype reliability tests in labs.     Development of production test specifications and procedures along with jigs for calibration & fitting purposes.     Preparation of bill of materials and co-work with procurement team to source on time.     Study the latest compliance in CE safety tests, EMI-EMC compliance tests & conduct tests in-house or through accredited laboratories     Will co-work with other hardware & software team members to make sure the product developed is reliable and upto industry standards for market launch.       Qualifications and Experience:         BE/BTech in Electronics & Communications and a strong desire to learn     Minimum 2 to 5 years of experience in Hardware schematic design and PCB Layout     Good understanding of Microcontroller & Microprocessor architecture and its peripherals     Good knowledge of C, Linux     Knowledge of Hardware design     Conversant with lab equipment like Oscilloscope, Logic Analyzer, Spectrum Analyzer, etc.     Knowledge of any schematics capture tool is an advantage   ",2.40E+11,24-02-2022,25-05-2022,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,Hardware,-,9am-6pm,"Full Time, Permanent",Invixium,Organization,Invixium,-,Ahmedabad,Ahmedabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Robotics Engineer - Hardware / Maker - Hardware," Coder with background in Computer Science, having experience working with hardware.     The Maker position is only an internship and as such is flexible on the following requirements.      An Electronics lover stuck in Computer Science, a Coder stuck in Mechanical, and other engineering misfits are welcome to apply.     Must Have:     1. Expertise with Python in Linux.     2. Experience of creating C/C++ libraries.     3. Experience of working with Arduino and/or Raspberry Pi.     4. Must have an interest in multiple fields.     Additional Skills:     1. Experience of working with Dynamixel motors.     2. Experience with image and video processing in OpenCV.     3. Experience of working with Intel RealSense Depth cameras.     4. Experience of working with ROS.     5. Working knowledge of SLAM and navigation algorithms.     What to Expect:     1. Will get to work on robotic research and development projects.     2. Will be required to create codes for working with the sensors and motors using Arduino, Raspberry Pi and/or other SBCs.     3. Will be required to write optimized codes for new algorithms.     4. Will get to work on innovative, multi-disciplinary projects.     5. Well-performing Maker interns, when offered a job, will be shifted to the job position suiting their skill-set. ",2.31E+11,23-12-2020,23-03-2021,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,"Computer science, C++, Bluetooth, Linux, Coding, Power distribution, Sensors, Internship, Robotics, Python",-,9am-6pm,"Full Time, Permanent",Jmoon Technologies,Organization,Jmoon Technologies,-,Delhi,Delhi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Firmware Lead,"     Review Understand System level emulation plan and execute those plans seamlessly for SoC under development.     Automate build and functional emulation tests suites wherever feasible.     Use FPGA platform for system level emulation.     Troubleshoot and resolve complex problems encountered while executing the system emulation test plan.     Architect and implement protocol transactors to support FPGA stimulus.     Qualifications      MSEE/MTECH(EE, EC, Embedded System) or BSEE/BTECH/BE(EE, EC, Embedded System) with required industry experience.     Hands-on experience on Embedded software development with a view of system level applications of general purpose 32bit MCUs.     Proficient in Embedded C programming.     Able to extract high level requirements from product definition document and execute System Level Emulation.     Has hands-on experience in using version control tool, knowledge on Git will be added advantage.     Able to understand hardware schematic.     Able to use Hardware tools such as logic analyzer, oscilloscope, programmer, debuggers etc.     Knowledge on Python will be added advantage.     Desire to learn with an aim of continuous learning.     Competencies      Strong hands-on knowledge in Embedded C.     Strong understanding of system level applications of general purpose 32bit MCU.     Strong understanding of basic peripherals such as I2C, UART, SPI, Timers, ADC, DAC etc.      Familiarization with MPLAB X IDE and Programming/Debugging Tools based on SWD/JTAG.     Hands on experience in working on 32bit MCU, preferably with Cortex M0+/M3/M4/M7/M23/M33.      Good understanding of Cortex M DAP and SWD interface.     Knowledge and hands-on experience in security peripherals such as PUF, AES, ECC will be added advantage.     Good analytical and problem-solving skills.     Perl/python scripting languages for control of data and database environment.     Able to communicate fluently in English language.     ",1.50E+11,15-04-2024,14-07-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,"Embedded C, JTAG, FPGA, SOC, Debugging, oscilloscope, Perl, Firmware, SPI, Python",-,9am-6pm,"Full Time, Permanent",Uandwe Technologies,Organization,Uandwe Technologies,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Hardware Engineer,"   Design, develop, test, and debug hardware components and products      Analyze and interpret data from test and simulation to identify opportunities to improve the performance and functionality of hardware products      Collaborate with cross-functional teams to develop product specifications, schematics, and other documentation      Lead the hardware integration and verification process      Work closely with suppliers and vendors to evaluate and select materials and components for use in hardware products      Develop and maintain documentation related to product design, testing, and production      Troubleshoot issues related to hardware products and develop solutions to ensure optimal product performance      Strong knowledge of hardware design principles and practices      Strong communication and problem-solving skills    ",1.50E+11,15-03-2023,13-06-2023,EducationalOccupationalCredential,1,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,"Network configuration, Hardware support, Hardware maintenance",-,9am-6pm,"Full Time, Permanent",Dev Infotech,Organization,Dev Infotech,-,Kolkata,Kolkata,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Embedded Hardware Engineer,"                         We are seeking an accomplished full-time Embedded Hardware Engineer, who has 0 to 4 years of prior experience in developing embedded hardware products.     Responsibilities       Being responsible for system integration, test development and execution, design reviews, SMD soldering, quality control, PCB designing and documentation.     Designing and Developing embedded hardware systems.       Requirements       Digital and Analog Circuit (Schematics) Design     PCB Layout Design (multilayer boards)                           ",1.01E+11,10-07-2020,08-10-2020,EducationalOccupationalCredential,1,Engineering - Hardware & Networks,Hardware Architect,Industrial Equipment / Machinery,"Layout design, Analog, System integration, Hardware, Manager Quality Control, SMD, PCB designing, Testing",-,9am-6pm,"Full Time, Permanent",Robotronicx Systems,Organization,Robotronicx Systems,-,Kolkata,Kolkata,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
Hardware Engineer,"   A Network Engineer is responsible for installing, maintaining and repairing ofnetwork infrastructure and application components. Responding to inquiries from staff, administrators, service providers, site personnel and outsidevendors and etc. to provide technical assistance and supportSupervising the administration of systems and servers related network to ensure availability of servicesto authorized users.     Understanding of IP networking and other associated protocolsCandidate must have a working knowledge of DNS, SMTP and server technologiesUnderstanding of WAN / LAN protocolsTroubleshooting malfunctions of network hardware applications, telephones and securitysystems to resolve operational issues and restore services.Knowledge of VoIP implementation and supportEnsuring that the network has been customised to Satisfy a Client's requirment.Documenting network problems and resolutions for Furute Reference.Any other duties as assigned by management ",40121500866,04-01-2021,04-04-2021,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,"SMTP, WAN, Infrastructure management, LAN, DNS, VOIP, IP networking, Infrastructure, Management, Operations",-,9am-6pm,"Full Time, Permanent",Itmantra Techintellect,Organization,Itmantra Techintellect,https://img.naukimg.com/logo_images/groups/v1/4602007.gif,"Jaipur, jaipur","Jaipur, jaipur",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
"Urgent Opening  -  Hardware Engineer  -  Jaipur ,  Jaipur","A Network Engineer is responsible for installing ,  maintaining and repairing of network infrastructure and application components. Responding to inquiries from staff ,  administrators ,  service providers ,  site personnel and outside vendors and etc. to provide technical assistance and support Supervising the administration of systems and servers related network to ensure availability of services to authorized users. Understanding of IP networking and other associated protocols Candidate must have a working knowledge of DNS ,  SMTP and server technologies Understanding of WAN  /  LAN protocols Troubleshooting malfunctions of network hardware applications ,  telephones and security systems to resolve operational issues and restore services. Knowledge of VoIP implementation and support Ensuring that the network has been customised to Satisfy a Client's requirment. Documenting network problems and resolutions for Furute Reference. Any other duties as assigned by management ",10218500429,01-02-2018,02-05-2018,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Hardware Architect,IT Services & Consulting,"Installation, Networking, Support, Network infrastructure, Security systems, Service, Hardware, Management, Operations, Application",-,9am-6pm,"Full Time, Permanent",Itmantra Techintellect,Organization,Itmantra Techintellect,https://img.naukimg.com/logo_images/groups/v1/4602007.gif,"Jaipur, other - other","Jaipur, other - other",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Hardware Architect
