// Seed: 3708388127
module module_0;
  wire id_1, id_2;
  logic id_3;
  module_2 modCall_1 ();
  wire id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd75
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  output logic [7:0] id_3;
  input wire _id_2;
  output wire id_1;
  assign id_3[id_2] = {id_2{id_2}};
  module_0 modCall_1 ();
endmodule
module module_2;
endmodule
module module_3 (
    input uwire id_0
    , id_5,
    input wand id_1,
    input supply1 id_2
    , id_6,
    input uwire id_3
);
  assign id_5 = id_3;
  module_2 modCall_1 ();
  logic id_7 = id_7;
  assign id_6 = -1;
endmodule
