Model {
  Name			  "Vagolap"
  Version		  8.1
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.2"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1250"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  UserBdParams		  "PhysicalModelingChecksum;PhysicalModelingParameterChecksum;PhysicalModelingProducts"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [243.0, 134.0, 816.0, 538.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[1]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[766.0, 364.0]
	ZoomFactor		[1.0]
	Offset			[0.0, 0.0]
      }
    }
  }
  PhysicalModelingChecksum "119828686"
  PhysicalModelingParameterChecksum "3217805626"
  PhysicalModelingProducts "Power_System_Blocks"
  Created		  "Sat Oct 11 13:47:10 2014"
  Creator		  "Templomos"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Neukirchner László"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Oct 14 11:29:06 2014"
  RTWModifiedTimeStamp	  335185771
  ModelVersionFormat	  "1.%<AutoIncrement:2>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    6
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "Vagolap"
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "Vagolap"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      7
      Version		      "1.13.0"
      Array {
	Type			"Handle"
	Dimension		10
	Simulink.SolverCC {
	  $ObjectID		  8
	  Version		  "1.13.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  9
	  Version		  "1.13.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  10
	  Version		  "1.13.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  128
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  11
	  Version		  "1.13.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Simplified"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "EnableAllAsError"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "none"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  12
	  Version		  "1.13.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  13
	  Version		  "1.13.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  14
	  Version		  "1.13.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  15
	  Version		  "1.13.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    15
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      16
	      Version		      "1.13.0"
	      Array {
		Type			"Cell"
		Dimension		23
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"CustomSymbolStrUtil"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      17
	      Version		      "1.13.0"
	      Array {
		Type			"Cell"
		Dimension		14
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"GenerateAllocFcn"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      GRTInterface	      off
	      GenerateAllocFcn	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  18
	  Version		  "1.13.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    " "
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	SSC.SimscapeCC {
	  $ObjectID		  19
	  Version		  "1.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "Name"
	    PropName		    "DisabledProps"
	  }
	  Name			  "Simscape"
	  EditingMode		  "Full"
	  ExplicitSolverDiagnosticOptions "warning"
	  GlobalZcOffDiagnosticOptions "warning"
	  SimscapeLogType	  "none"
	  SimscapeLogSimulationStatistics off
	  SimscapeLogName	  "simlog"
	  SimscapeLogDecimation	  1
	  SimscapeLogLimitData	  on
	  SimscapeLogDataHistory  5000
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 143, 64, 1223, 704 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    7
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    20
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      PMIOPort
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
  }
  System {
    Name		    "Vagolap"
    Location		    [768, 118, 1584, 656]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "175"
    Block {
      BlockType		      SubSystem
      Name		      "Capacitive_Load_R"
      SID		      "44"
      Ports		      [0, 0, 0, 0, 0, 2]
      Position		      [315, 77, 405, 113]
      ZOrder		      327
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Capacitive_Load_R"
	Location		[148, 83, 964, 621]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_R_1"
	  SID			  "45"
	  Ports			  [0, 0, 0, 0, 0, 0, 2]
	  Position		  [300, 19, 395, 86]
	  ZOrder		  225
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Capacitive_Load_R_1"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker5"
	      SID		      "46"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [145, 195, 200, 235]
	      ZOrder		      168
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      BreakerResistance	      "0.01"
	      InitialState	      "0"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "48"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [424, 225, 476, 280]
	      ZOrder		      173
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_R_RC(1,1)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_R_RC(2,1)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron3"
	      SID		      "49"
	      Ports		      [0, 1]
	      Position		      [85, 196, 115, 214]
	      ZOrder		      178
	      ShowName		      off
	      LibraryVersion	      "1.274"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      OutValues		      "Capacitive_Load_R_Switching_Sequence(:,1)"
	      tsamp		      "Capacitive_Load_R_Switching_Speed(1)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge"
	      SID		      "50"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [315, 177, 405, 333]
	      ZOrder		      105
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "51"
	      Position		      [10, 210, 25, 240]
	      ZOrder		      174
	      Port		      "1"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N"
	      SID		      "113"
	      Position		      [10, 280, 25, 310]
	      ZOrder		      179
	      Port		      "2"
	      Side		      "Right"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      RConn2
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      DstBlock		      "Breaker5"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      RConn1
	      Points		      [30, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Breaker5"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      LConn2
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	    Line {
	      SrcBlock		      "Ron3"
	      SrcPort		      1
	      DstBlock		      "Breaker5"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_R_2"
	  SID			  "52"
	  Ports			  [0, 0, 0, 0, 0, 2]
	  Position		  [300, 104, 395, 171]
	  ZOrder		  224
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Capacitive_Load_R_2"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker2"
	      SID		      "53"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [245, 40, 300, 80]
	      ZOrder		      171
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      BreakerResistance	      "0.01"
	      InitialState	      "0"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "55"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [454, 75, 506, 130]
	      ZOrder		      180
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_R_RC(1,2)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_R_RC(2,2)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron1"
	      SID		      "56"
	      Ports		      [0, 1]
	      Position		      [165, 41, 195, 59]
	      ZOrder		      178
	      ShowName		      off
	      LibraryVersion	      "1.274"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      OutValues		      "Capacitive_Load_R_Switching_Sequence(:,2)"
	      tsamp		      "Capacitive_Load_R_Switching_Speed(2)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge1"
	      SID		      "57"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [345, 22, 435, 178]
	      ZOrder		      104
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "58"
	      Position		      [15, 63, 45, 77]
	      ZOrder		      175
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N"
	      SID		      "114"
	      Position		      [15, 133, 45, 147]
	      ZOrder		      181
	      Port		      "2"
	      Side		      "Left"
	    }
	    Line {
	      SrcBlock		      "Ron1"
	      SrcPort		      1
	      DstBlock		      "Breaker2"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      DstBlock		      "Breaker2"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Parallel RLC Branch"
	      SrcPort		      LConn1
	      DstBlock		      "Universal Bridge1"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Breaker2"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge1"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge1"
	      SrcPort		      LConn2
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge1"
	      SrcPort		      RConn2
	      Points		      [30, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_R_3"
	  SID			  "59"
	  Ports			  [0, 0, 0, 0, 0, 2]
	  Position		  [300, 189, 395, 256]
	  ZOrder		  223
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Capacitive_Load_R_3"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker3"
	      SID		      "60"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [215, 35, 270, 75]
	      ZOrder		      170
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      BreakerResistance	      "0.01"
	      InitialState	      "0"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "62"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [434, 65, 486, 120]
	      ZOrder		      182
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_R_RC(1,3)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_R_RC(2,3)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron4"
	      SID		      "63"
	      Ports		      [0, 1]
	      Position		      [135, 36, 165, 54]
	      ZOrder		      180
	      ShowName		      off
	      LibraryVersion	      "1.274"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      OutValues		      "Capacitive_Load_R_Switching_Sequence(:,3)"
	      tsamp		      "Capacitive_Load_R_Switching_Speed(3)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge2"
	      SID		      "64"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [315, 17, 405, 173]
	      ZOrder		      103
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "65"
	      Position		      [35, 45, 50, 75]
	      ZOrder		      176
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N "
	      SID		      "115"
	      Position		      [35, 120, 50, 150]
	      ZOrder		      183
	      Port		      "2"
	      Side		      "Left"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      Points		      [135, 0]
	      DstBlock		      "Breaker3"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      LConn2
	      DstBlock		      "N "
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Breaker3"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge2"
	      DstPort		      LConn1
	    }
	    Line {
	      SrcBlock		      "Ron4"
	      SrcPort		      1
	      DstBlock		      "Breaker3"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      RConn1
	      Points		      [40, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      RConn2
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	  }
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "AC"
	  SID			  "66"
	  Position		  [25, 198, 55, 212]
	  ZOrder		  226
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "N"
	  SID			  "116"
	  Position		  [25, 233, 55, 247]
	  ZOrder		  227
	  Port			  "2"
	  Side			  "Left"
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Capacitive_Load_R_1"
	  SrcPort		  RConn1
	  Points		  [-100, 0; 0, 85]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 85]
	    Branch {
	      ConnectType	      "DEST_SRC"
	      DstBlock		      "AC"
	      DstPort		      RConn1
	    }
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "Capacitive_Load_R_3"
	      SrcPort		      LConn1
	      Points		      [-100, 0]
	    }
	  }
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Capacitive_Load_R_2"
	    SrcPort		    LConn1
	    Points		    [-100, 0]
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Capacitive_Load_R_1"
	  SrcPort		  RConn2
	  Points		  [-50, 0; 0, 85]
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Capacitive_Load_R_2"
	    SrcPort		    LConn2
	    Points		    [-50, 0]
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 85]
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "Capacitive_Load_R_3"
	      SrcPort		      LConn2
	      Points		      [-50, 0]
	    }
	    Branch {
	      ConnectType	      "DEST_SRC"
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Capacitive_Load_S"
      SID		      "117"
      Ports		      [0, 0, 0, 0, 0, 2]
      Position		      [315, 142, 405, 178]
      ZOrder		      330
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Capacitive_Load_S"
	Location		[148, 83, 964, 621]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_S_1"
	  SID			  "118"
	  Ports			  [0, 0, 0, 0, 0, 0, 2]
	  Position		  [300, 19, 395, 86]
	  ZOrder		  225
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Capacitive_Load_S_1"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker5"
	      SID		      "119"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [145, 195, 200, 235]
	      ZOrder		      168
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      BreakerResistance	      "0.01"
	      InitialState	      "0"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "120"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [424, 225, 476, 280]
	      ZOrder		      173
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_S_RC(1,1)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_S_RC(2,1)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron3"
	      SID		      "121"
	      Ports		      [0, 1]
	      Position		      [85, 196, 115, 214]
	      ZOrder		      178
	      ShowName		      off
	      LibraryVersion	      "1.274"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      OutValues		      "Capacitive_Load_S_Switching_Sequence(:,1)"
	      tsamp		      "Capacitive_Load_S_Switching_Speed(1)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge"
	      SID		      "122"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [315, 177, 405, 333]
	      ZOrder		      105
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "123"
	      Position		      [10, 210, 25, 240]
	      ZOrder		      174
	      Port		      "1"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N"
	      SID		      "124"
	      Position		      [10, 280, 25, 310]
	      ZOrder		      179
	      Port		      "2"
	      Side		      "Right"
	    }
	    Line {
	      SrcBlock		      "Ron3"
	      SrcPort		      1
	      DstBlock		      "Breaker5"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      LConn2
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Breaker5"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      RConn1
	      Points		      [30, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      DstBlock		      "Breaker5"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      RConn2
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_S_2"
	  SID			  "125"
	  Ports			  [0, 0, 0, 0, 0, 2]
	  Position		  [300, 104, 395, 171]
	  ZOrder		  224
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Capacitive_Load_S_2"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker2"
	      SID		      "126"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [245, 40, 300, 80]
	      ZOrder		      171
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      BreakerResistance	      "0.01"
	      InitialState	      "0"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "127"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [454, 75, 506, 130]
	      ZOrder		      180
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_S_RC(1,2)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_S_RC(2,2)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron1"
	      SID		      "128"
	      Ports		      [0, 1]
	      Position		      [165, 41, 195, 59]
	      ZOrder		      178
	      ShowName		      off
	      LibraryVersion	      "1.274"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      OutValues		      "Capacitive_Load_S_Switching_Sequence(:,2)"
	      tsamp		      "Capacitive_Load_S_Switching_Speed(2)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge1"
	      SID		      "129"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [345, 22, 435, 178]
	      ZOrder		      104
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "130"
	      Position		      [15, 63, 45, 77]
	      ZOrder		      175
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N"
	      SID		      "131"
	      Position		      [15, 133, 45, 147]
	      ZOrder		      181
	      Port		      "2"
	      Side		      "Left"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge1"
	      SrcPort		      RConn2
	      Points		      [30, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge1"
	      SrcPort		      LConn2
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Breaker2"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge1"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Parallel RLC Branch"
	      SrcPort		      LConn1
	      DstBlock		      "Universal Bridge1"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      DstBlock		      "Breaker2"
	      DstPort		      LConn1
	    }
	    Line {
	      SrcBlock		      "Ron1"
	      SrcPort		      1
	      DstBlock		      "Breaker2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_S_3"
	  SID			  "132"
	  Ports			  [0, 0, 0, 0, 0, 2]
	  Position		  [300, 189, 395, 256]
	  ZOrder		  223
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Capacitive_Load_S_3"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker3"
	      SID		      "133"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [215, 35, 270, 75]
	      ZOrder		      170
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      BreakerResistance	      "0.01"
	      InitialState	      "0"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "134"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [434, 65, 486, 120]
	      ZOrder		      182
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_S_RC(1,3)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_S_RC(2,3)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron4"
	      SID		      "135"
	      Ports		      [0, 1]
	      Position		      [135, 36, 165, 54]
	      ZOrder		      180
	      ShowName		      off
	      LibraryVersion	      "1.274"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      OutValues		      "Capacitive_Load_S_Switching_Sequence(:,3)"
	      tsamp		      "Capacitive_Load_S_Switching_Speed(3)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge2"
	      SID		      "136"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [315, 17, 405, 173]
	      ZOrder		      103
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "137"
	      Position		      [35, 45, 50, 75]
	      ZOrder		      176
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N "
	      SID		      "138"
	      Position		      [35, 120, 50, 150]
	      ZOrder		      183
	      Port		      "2"
	      Side		      "Left"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      RConn2
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      RConn1
	      Points		      [40, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      LConn1
	    }
	    Line {
	      SrcBlock		      "Ron4"
	      SrcPort		      1
	      DstBlock		      "Breaker3"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Breaker3"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge2"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      LConn2
	      DstBlock		      "N "
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      Points		      [135, 0]
	      DstBlock		      "Breaker3"
	      DstPort		      LConn1
	    }
	  }
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "AC"
	  SID			  "139"
	  Position		  [25, 198, 55, 212]
	  ZOrder		  226
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "N"
	  SID			  "140"
	  Position		  [25, 233, 55, 247]
	  ZOrder		  227
	  Port			  "2"
	  Side			  "Left"
	}
	Line {
	  LineType		  "Connection"
	  Points		  [235, 240; -165, 0]
	  DstBlock		  "N"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Capacitive_Load_S_3"
	    SrcPort		    LConn2
	    Points		    [-50, 0]
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    Points		    [235, 155; 0, 85]
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Capacitive_Load_S_2"
	      SrcPort		      LConn2
	      Points		      [-50, 0]
	    }
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Capacitive_Load_S_1"
	      SrcPort		      RConn2
	      Points		      [-50, 0; 0, 85]
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  Points		  [185, 120; 0, 85]
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Capacitive_Load_S_2"
	    SrcPort		    LConn1
	    Points		    [-100, 0]
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Capacitive_Load_S_1"
	    SrcPort		    RConn1
	    Points		    [-100, 0; 0, 85]
	  }
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Capacitive_Load_S_3"
	    SrcPort		    LConn1
	    Points		    [-100, 0]
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "AC"
	    DstPort		    RConn1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Capacitive_Load_T"
      SID		      "141"
      Ports		      [0, 0, 0, 0, 0, 2]
      Position		      [315, 212, 405, 248]
      ZOrder		      331
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Capacitive_Load_T"
	Location		[148, 83, 964, 621]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_R_1"
	  SID			  "142"
	  Ports			  [0, 0, 0, 0, 0, 0, 2]
	  Position		  [300, 19, 395, 86]
	  ZOrder		  225
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Capacitive_Load_R_1"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker5"
	      SID		      "143"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [145, 195, 200, 235]
	      ZOrder		      168
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      BreakerResistance	      "0.01"
	      InitialState	      "0"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "144"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [424, 225, 476, 280]
	      ZOrder		      173
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_T_RC(1,1)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_T_RC(2,1)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron3"
	      SID		      "145"
	      Ports		      [0, 1]
	      Position		      [85, 196, 115, 214]
	      ZOrder		      178
	      ShowName		      off
	      LibraryVersion	      "1.274"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      OutValues		      "Capacitive_Load_T_Switching_Sequence(:,1)"
	      tsamp		      "Capacitive_Load_T_Switching_Speed(1)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge"
	      SID		      "146"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [315, 177, 405, 333]
	      ZOrder		      105
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "147"
	      Position		      [10, 210, 25, 240]
	      ZOrder		      174
	      Port		      "1"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N"
	      SID		      "148"
	      Position		      [10, 280, 25, 310]
	      ZOrder		      179
	      Port		      "2"
	      Side		      "Right"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      RConn2
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      DstBlock		      "Breaker5"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      RConn1
	      Points		      [30, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Breaker5"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      LConn2
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	    Line {
	      SrcBlock		      "Ron3"
	      SrcPort		      1
	      DstBlock		      "Breaker5"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_R_2"
	  SID			  "149"
	  Ports			  [0, 0, 0, 0, 0, 2]
	  Position		  [300, 104, 395, 171]
	  ZOrder		  224
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Capacitive_Load_R_2"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker2"
	      SID		      "150"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [245, 40, 300, 80]
	      ZOrder		      171
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      BreakerResistance	      "0.01"
	      InitialState	      "0"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "151"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [454, 75, 506, 130]
	      ZOrder		      180
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_T_RC(1,2)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_T_RC(2,2)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron1"
	      SID		      "152"
	      Ports		      [0, 1]
	      Position		      [165, 41, 195, 59]
	      ZOrder		      178
	      ShowName		      off
	      LibraryVersion	      "1.274"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      OutValues		      "Capacitive_Load_T_Switching_Sequence(:,2)"
	      tsamp		      "Capacitive_Load_T_Switching_Speed(2)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge1"
	      SID		      "153"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [345, 22, 435, 178]
	      ZOrder		      104
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "154"
	      Position		      [15, 63, 45, 77]
	      ZOrder		      175
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N"
	      SID		      "155"
	      Position		      [15, 133, 45, 147]
	      ZOrder		      181
	      Port		      "2"
	      Side		      "Left"
	    }
	    Line {
	      SrcBlock		      "Ron1"
	      SrcPort		      1
	      DstBlock		      "Breaker2"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      DstBlock		      "Breaker2"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Parallel RLC Branch"
	      SrcPort		      LConn1
	      DstBlock		      "Universal Bridge1"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Breaker2"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge1"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge1"
	      SrcPort		      LConn2
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge1"
	      SrcPort		      RConn2
	      Points		      [30, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_R_3"
	  SID			  "156"
	  Ports			  [0, 0, 0, 0, 0, 2]
	  Position		  [300, 189, 395, 256]
	  ZOrder		  223
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Capacitive_Load_R_3"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker3"
	      SID		      "157"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [215, 35, 270, 75]
	      ZOrder		      170
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      BreakerResistance	      "0.01"
	      InitialState	      "0"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "158"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [434, 65, 486, 120]
	      ZOrder		      182
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_T_RC(1,3)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_T_RC(2,3)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron4"
	      SID		      "159"
	      Ports		      [0, 1]
	      Position		      [135, 36, 165, 54]
	      ZOrder		      180
	      ShowName		      off
	      LibraryVersion	      "1.274"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      OutValues		      "Capacitive_Load_T_Switching_Sequence(:,3)"
	      tsamp		      "Capacitive_Load_T_Switching_Speed(3)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge2"
	      SID		      "160"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [315, 17, 405, 173]
	      ZOrder		      103
	      ShowName		      off
	      LibraryVersion	      "1.2191"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "161"
	      Position		      [35, 45, 50, 75]
	      ZOrder		      176
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N "
	      SID		      "162"
	      Position		      [35, 120, 50, 150]
	      ZOrder		      183
	      Port		      "2"
	      Side		      "Left"
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      Points		      [135, 0]
	      DstBlock		      "Breaker3"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      LConn2
	      DstBlock		      "N "
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Breaker3"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge2"
	      DstPort		      LConn1
	    }
	    Line {
	      SrcBlock		      "Ron4"
	      SrcPort		      1
	      DstBlock		      "Breaker3"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      RConn1
	      Points		      [40, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      RConn2
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	  }
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "AC"
	  SID			  "163"
	  Position		  [25, 198, 55, 212]
	  ZOrder		  226
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "N"
	  SID			  "164"
	  Position		  [25, 233, 55, 247]
	  ZOrder		  227
	  Port			  "2"
	  Side			  "Left"
	}
	Line {
	  LineType		  "Connection"
	  Points		  [185, 205; -115, 0]
	  DstBlock		  "AC"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Capacitive_Load_R_3"
	    SrcPort		    LConn1
	    Points		    [-100, 0]
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    Points		    [185, 120; 0, 85]
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Capacitive_Load_R_1"
	      SrcPort		      RConn1
	      Points		      [-100, 0; 0, 85]
	    }
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Capacitive_Load_R_2"
	      SrcPort		      LConn1
	      Points		      [-100, 0]
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Capacitive_Load_R_1"
	  SrcPort		  RConn2
	  Points		  [-50, 0; 0, 85]
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Capacitive_Load_R_2"
	    SrcPort		    LConn2
	    Points		    [-50, 0]
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 85]
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "Capacitive_Load_R_3"
	      SrcPort		      LConn2
	      Points		      [-50, 0]
	    }
	    Branch {
	      ConnectType	      "DEST_SRC"
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Capacitive_load_experimaental"
      SID		      "165"
      Ports		      [0, 0, 0, 0, 0, 3, 1]
      Position		      [120, 42, 195, 258]
      ZOrder		      332
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Capacitive_load_experimaental"
	Location		[35, 6, 1417, 750]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Reference
	  Name			  "Parallel RLC Branch"
	  SID			  "166"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [419, 70, 471, 125]
	  ZOrder		  233
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2191"
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "RC"
	  Resistance		  "Capacitive_Load_R_RC(1,1)"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "Capacitive_Load_R_RC(2,1)"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Parallel RLC Branch1"
	  SID			  "167"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [419, 260, 471, 315]
	  ZOrder		  237
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2191"
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "RC"
	  Resistance		  "Capacitive_Load_R_RC(1,1)"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "Capacitive_Load_R_RC(2,1)"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Parallel RLC Branch2"
	  SID			  "168"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [419, 460, 471, 515]
	  ZOrder		  241
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2191"
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "RC"
	  Resistance		  "Capacitive_Load_R_RC(1,1)"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "Capacitive_Load_R_RC(2,1)"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Universal Bridge"
	  SID			  "169"
	  Ports			  [0, 0, 0, 0, 0, 2, 2]
	  Position		  [310, 22, 400, 178]
	  ZOrder		  231
	  ShowName		  off
	  LibraryVersion	  "1.2191"
	  SourceBlock		  "powerlib/Power\nElectronics/Universal Bridge"
	  SourceType		  "Universal Bridge"
	  Arms			  "2"
	  SnubberResistance	  "1e5"
	  SnubberCapacitance	  "inf"
	  Device		  "Diodes"
	  Ron			  "1e-3"
	  Lon			  "0"
	  ForwardVoltages	  "[  0  0  ]"
	  ForwardVoltage	  "0.8"
	  GTOparameters		  "[ 10e-6 , 20e-6 ]"
	  IGBTparameters	  "[ 1e-6 , 2e-6 ]"
	  Measurements		  "None"
	  Measurements_2	  "None"
	  converterType		  "Rectifier"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Universal Bridge1"
	  SID			  "170"
	  Ports			  [0, 0, 0, 0, 0, 2, 2]
	  Position		  [310, 212, 400, 368]
	  ZOrder		  235
	  ShowName		  off
	  LibraryVersion	  "1.2191"
	  SourceBlock		  "powerlib/Power\nElectronics/Universal Bridge"
	  SourceType		  "Universal Bridge"
	  Arms			  "2"
	  SnubberResistance	  "1e5"
	  SnubberCapacitance	  "inf"
	  Device		  "Diodes"
	  Ron			  "1e-3"
	  Lon			  "0"
	  ForwardVoltages	  "[  0  0  ]"
	  ForwardVoltage	  "0.8"
	  GTOparameters		  "[ 10e-6 , 20e-6 ]"
	  IGBTparameters	  "[ 1e-6 , 2e-6 ]"
	  Measurements		  "None"
	  Measurements_2	  "None"
	  converterType		  "Rectifier"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Universal Bridge2"
	  SID			  "171"
	  Ports			  [0, 0, 0, 0, 0, 2, 2]
	  Position		  [310, 412, 400, 568]
	  ZOrder		  239
	  ShowName		  off
	  LibraryVersion	  "1.2191"
	  SourceBlock		  "powerlib/Power\nElectronics/Universal Bridge"
	  SourceType		  "Universal Bridge"
	  Arms			  "2"
	  SnubberResistance	  "1e5"
	  SnubberCapacitance	  "inf"
	  Device		  "Diodes"
	  Ron			  "1e-3"
	  Lon			  "0"
	  ForwardVoltages	  "[  0  0  ]"
	  ForwardVoltage	  "0.8"
	  GTOparameters		  "[ 10e-6 , 20e-6 ]"
	  IGBTparameters	  "[ 1e-6 , 2e-6 ]"
	  Measurements		  "None"
	  Measurements_2	  "None"
	  converterType		  "Rectifier"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "R"
	  SID			  "172"
	  Position		  [15, 53, 45, 67]
	  ZOrder		  242
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "S"
	  SID			  "173"
	  Position		  [20, 243, 50, 257]
	  ZOrder		  243
	  Port			  "2"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "T"
	  SID			  "174"
	  Position		  [20, 443, 50, 457]
	  ZOrder		  244
	  Port			  "3"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "T1"
	  SID			  "175"
	  Position		  [20, 658, 50, 672]
	  ZOrder		  245
	  Port			  "4"
	  Side			  "Right"
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Universal Bridge"
	  SrcPort		  LConn1
	  DstBlock		  "R"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Universal Bridge"
	  SrcPort		  RConn1
	  Points		  [30, 0]
	  DstBlock		  "Parallel RLC Branch"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Universal Bridge"
	  SrcPort		  RConn2
	  DstBlock		  "Parallel RLC Branch"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Universal Bridge1"
	  SrcPort		  LConn1
	  DstBlock		  "S"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Universal Bridge"
	  SrcPort		  LConn2
	  Points		  [-115, 0; 0, 190]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 200]
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      LConn2
	      Points		      [-115, 0]
	    }
	    Branch {
	      ConnectType	      "DEST_SRC"
	      Points		      [0, 135]
	      DstBlock		      "T1"
	      DstPort		      RConn1
	    }
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "Universal Bridge1"
	    DstPort		    LConn2
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Universal Bridge2"
	  SrcPort		  RConn2
	  DstBlock		  "Parallel RLC Branch2"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Universal Bridge1"
	  SrcPort		  RConn1
	  Points		  [30, 0]
	  DstBlock		  "Parallel RLC Branch1"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Universal Bridge2"
	  SrcPort		  RConn1
	  Points		  [30, 0]
	  DstBlock		  "Parallel RLC Branch2"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Universal Bridge2"
	  SrcPort		  LConn1
	  DstBlock		  "T"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Universal Bridge1"
	  SrcPort		  RConn2
	  DstBlock		  "Parallel RLC Branch1"
	  DstPort		  RConn1
	}
      }
    }
  }
}
