# Day - 03


RISC-V Core implementation on Xilinx Vivado

Simulation 
![riscv core in vivado simu](https://user-images.githubusercontent.com/67407412/172050529-97c4cc45-c959-4316-b8b7-dec841134753.jpg)

Constraints 
![Constraints](https://user-images.githubusercontent.com/67407412/172051006-071186ee-075e-44b3-b541-8dcff1a0b912.png)

Schematic
![schematic vivado](https://user-images.githubusercontent.com/67407412/172050568-3706be21-9b91-4a65-84e6-b1ccbe7c275c.jpg)

#### Timing, Power and Area analysis

Timing Summary
![timing summary](https://user-images.githubusercontent.com/67407412/172050637-7e84ad02-4999-4b14-b963-d0b333c66125.jpg)

Power Analysis
![power used](https://user-images.githubusercontent.com/67407412/172050642-7b656827-de53-4184-9cda-6aca4b89e166.jpg)

Utilization
![resource utilized](https://user-images.githubusercontent.com/67407412/172050647-45106480-98e4-47c5-9e04-61027aa2aed0.jpg)

Bitstream Generated

![bitstream generation](https://user-images.githubusercontent.com/67407412/172051034-2a961132-5cc6-4576-b0ed-836ef5397a03.jpg)
