INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/project_B/project_B.srcs/sim_1/new/PWB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full_tb'
