 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : bit4_vedic
Version: O-2018.06-SP3
Date   : Fri Sep 22 09:28:48 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32lvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: a[2] (input port)
  Endpoint: s[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  bit4_vedic         8000                  saed32lvt_ss0p95v125c
  bit2_vedic_2       ForQA                 saed32lvt_ss0p95v125c
  fastadder_16       ForQA                 saed32lvt_ss0p95v125c
  fastadder_11       ForQA                 saed32lvt_ss0p95v125c
  rca_0              ForQA                 saed32lvt_ss0p95v125c
  fastadder_10       ForQA                 saed32lvt_ss0p95v125c
  fastadder_9        ForQA                 saed32lvt_ss0p95v125c
  fastadder_5        ForQA                 saed32lvt_ss0p95v125c
  rca_1              ForQA                 saed32lvt_ss0p95v125c
  fastadder_1        ForQA                 saed32lvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[2] (in)                                0.00       0.00 f
  v3/a[0] (bit2_vedic_2)                   0.00       0.00 f
  v3/U4/Y (AND2X1_HVT)                     0.06       0.06 f
  v3/h1/b (fastadder_16)                   0.00       0.06 f
  v3/h1/U3/Y (XOR2X1_HVT)                  0.12       0.18 f
  v3/h1/U1/Y (XOR2X1_HVT)                  0.19       0.37 r
  v3/h1/sum (fastadder_16)                 0.00       0.37 r
  v3/p[1] (bit2_vedic_2)                   0.00       0.37 r
  r1/b[1] (rca_0)                          0.00       0.37 r
  r1/f2/b (fastadder_11)                   0.00       0.37 r
  r1/f2/U3/Y (XOR2X1_HVT)                  0.18       0.56 f
  r1/f2/U2/Y (AO22X1_HVT)                  0.10       0.65 f
  r1/f2/c_out (fastadder_11)               0.00       0.65 f
  r1/f3/c_in (fastadder_10)                0.00       0.65 f
  r1/f3/U3/Y (XOR2X1_HVT)                  0.19       0.84 r
  r1/f3/U2/Y (AO22X1_HVT)                  0.13       0.97 r
  r1/f3/c_out (fastadder_10)               0.00       0.97 r
  r1/f4/c_in (fastadder_9)                 0.00       0.97 r
  r1/f4/U3/Y (XOR2X1_HVT)                  0.19       1.16 f
  r1/f4/U1/Y (XOR2X1_HVT)                  0.19       1.35 r
  r1/f4/sum (fastadder_9)                  0.00       1.35 r
  r1/sum[3] (rca_0)                        0.00       1.35 r
  r2/b[3] (rca_2)                          0.00       1.35 r
  r2/f4/b (fastadder_5)                    0.00       1.35 r
  r2/f4/U3/Y (XOR2X1_HVT)                  0.18       1.53 f
  r2/f4/U1/Y (XOR2X1_HVT)                  0.19       1.72 r
  r2/f4/sum (fastadder_5)                  0.00       1.72 r
  r2/sum[3] (rca_2)                        0.00       1.72 r
  r3/a[2] (rca_1)                          0.00       1.72 r
  r3/f3/a (fastadder_2)                    0.00       1.72 r
  r3/f3/U2/Y (AO22X1_HVT)                  0.11       1.84 r
  r3/f3/c_out (fastadder_2)                0.00       1.84 r
  r3/f4/c_in (fastadder_1)                 0.00       1.84 r
  r3/f4/U3/Y (XOR2X1_HVT)                  0.19       2.03 f
  r3/f4/U1/Y (XOR2X1_HVT)                  0.17       2.20 r
  r3/f4/sum (fastadder_1)                  0.00       2.20 r
  r3/sum[3] (rca_1)                        0.00       2.20 r
  s[7] (out)                               0.00       2.20 r
  data arrival time                                   2.20
  -----------------------------------------------------------
  (Path is unconstrained)


1
