Total Citation,No Citations,paper file name,author,subject,createdDate,url,error message
"30","2.3077","DAC-2004-10(06)-0484.PDF","Sanghamitra Roy, Prith Banerjee","An Algorithm for Converting Floating-Point Computations to Fixed-Point in MATLAB based FPGA design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Algorithm+for+Converting+Floating-Point+Computations+to+Fixed-Point+in+MATLAB+based+FPGA+design%22+author%3D%22Sanghamitra+Roy%2C+Prith+Banerjee%22&btnG=",""
"11","0.8462","DAC-2004-10(06)-0510.PDF","Sungju Park, Sangwook Cho, Seiyang Yang, Maciej Ciesielski","A New State Assignment Technique for Testing and Low Power","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+New+State+Assignment+Technique+for+Testing+and+Low+Power%22+author%3D%22Sungju+Park%2C+Sangwook+Cho%2C+Seiyang+Yang%2C+Maciej+Ciesielski%22&btnG=",""
"30","2.3077","DAC-2004-10(06)-0504.PDF","Wei Li, Sudhakar M. Reddy, Irith Pomeranz","On Test Generation for Transition Faults with Minimized Peak Power Dissipation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=On+Test+Generation+for+Transition+Faults+with+Minimized+Peak+Power+Dissipation%22+author%3D%22Wei+Li%2C+Sudhakar+M.+Reddy%2C+Irith+Pomeranz%22&btnG=",""
"26","2.0000","DAC-2004-10(06)-0488.PDF","Marghoob Mohiyuddin, Amit Prakash, Adnan Aziz, Wayne Wolf","Synthesizing Interconnect-Efficient Low Density Parity Check Codes","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Synthesizing+Interconnect-Efficient+Low+Density+Parity+Check+Codes%22+author%3D%22Marghoob+Mohiyuddin%2C+Amit+Prakash%2C+Adnan+Aziz%2C+Wayne+Wolf%22&btnG=",""
"161","12.3846","DAC-2004-10(06)-0530.PDF","Paul T. Darga, Mark H. Liffiton, Karem A. Sakallah, and Igor L. Markov","Exploiting Structure in Symmetry Detection for CNF","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Exploiting+Structure+in+Symmetry+Detection+for+CNF%22+author%3D%22Paul+T.+Darga%2C+Mark+H.+Liffiton%2C+Karem+A.+Sakallah%2C+and+Igor+L.+Markov%22&btnG=",""
"25","1.9231","DAC-2004-10(06)-0535.PDF","Chao Wang, HoonSang Jin, Gary D. Hachtel, Fabio Somenzi","Refining the SAT Decision Ordering for Bounded Model Checking","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Refining+the+SAT+Decision+Ordering+for+Bounded+Model+Checking%22+author%3D%22Chao+Wang%2C+HoonSang+Jin%2C+Gary+D.+Hachtel%2C+Fabio+Somenzi%22&btnG=",""
"30","2.3077","DAC-2004-10(06)-0550.PDF","Ying Zhang, Robert Dick, Krishnendu Chakrabarty","Energy-Aware Deterministic Fault Tolerance in Distributed Real-Time Embedded Systems","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Energy-Aware+Deterministic+Fault+Tolerance+in+Distributed+Real-Time+Embedded+Systems%22+author%3D%22Ying+Zhang%2C+Robert+Dick%2C+Krishnendu+Chakrabarty%22&btnG=",""
"7","0.5385","DAC-2004-10(06)-0539.PDF","Demosthenes Anastasakis, Lisa McIlwain, Slawomir Pilarski","Efficient Equivalence Checking with Partitions and Hierarchical Cut-points","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Efficient+Equivalence+Checking+with+Partitions+and+Hierarchical+Cut-points%22+author%3D%22Demosthenes+Anastasakis%2C+Lisa+McIlwain%2C+Slawomir+Pilarski%22&btnG=",""
"140","10.7692","DAC-2004-10(09)-0834.PDF","Pawel Kerntopf","A New Heuristic Algorithm for Reversible Logic Synthesis","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+New+Heuristic+Algorithm+for+Reversible+Logic+Synthesis%22+author%3D%22Pawel+Kerntopf%22&btnG=",""
"7","0.5385","DAC-2004-10(09)-0820.PDF","Aiqun Cao and Cheng-Kok Koh","Post-Layout Logic Optimization of Domino Circuits","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Post-Layout+Logic+Optimization+of+Domino+Circuits%22+author%3D%22Aiqun+Cao+and+Cheng-Kok+Koh%22&btnG=",""
"91","7.0000","DAC-2004-10(06)-0478.PDF","Changchun Shi, Robert W. Brodersen","Automated Fixed-point Data-type Optimization Tool for Signal Processing and Communication Systems","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Automated+Fixed-point+Data-type+Optimization+Tool+for+Signal+Processing+and+Communication+Systems%22+author%3D%22Changchun+Shi%2C+Robert+W.+Brodersen%22&btnG=",""
"13","1.0000","DAC-2004-10(08)-0705.PDF","Bernd Obermeier, Frank M. Johannes","Quadratic Placement Using an Improved Timing Model","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Quadratic+Placement+Using+an+Improved+Timing+Model%22+author%3D%22Bernd+Obermeier%2C+Frank+M.+Johannes%22&btnG=",""
"31","2.3846","DAC-2004-10(06)-0524.PDF","Pankaj Chauhan, Edmund M. Clarke, Daniel Kroening","A SAT-Based Algorithm for Reparameterization in Symbolic Simulation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+SAT-Based+Algorithm+for+Reparameterization+in+Symbolic+Simulation%22+author%3D%22Pankaj+Chauhan%2C+Edmund+M.+Clarke%2C+Daniel+Kroening%22&btnG=",""
"10","0.7692","DAC-2004-10(07)-0592.PDF","Cheoljoo Jeong, Steven M. Nowick","Fast Hazard Detection in Combinational Circuits","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Fast+Hazard+Detection+in+Combinational+Circuits%22+author%3D%22Cheoljoo+Jeong%2C+Steven+M.+Nowick%22&btnG=",""
"18","1.3846","DAC-2004-10(08)-0699.PDF","Prashant Saxena, Bill Halpin","Modeling Repeaters Explicitly Within Analytical Placement","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Modeling+Repeaters+Explicitly+Within+Analytical+Placement%22+author%3D%22Prashant+Saxena%2C+Bill+Halpin%22&btnG=",""
"7","0.5385","DAC-2004-10(09)-0826.PDF","Peter Tummeltshammer, James C. Hoe and Markus Puschel","Multiple Constant Multiplication By Time-Multiplexed Mapping of Addition Chains","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multiple+Constant+Multiplication+By+Time-Multiplexed+Mapping+of+Addition+Chains%22+author%3D%22Peter+Tummeltshammer%2C+James+C.+Hoe+and+Markus+Puschel%22&btnG=",""
"29","2.2308","DAC-2004-10(07)-0582.PDF","Qinghua Liu, Malgorzata Marek-Sadowska","Pre-layout Wire Length and Congestion Estimation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Pre-layout+Wire+Length+and+Congestion+Estimation%22+author%3D%22Qinghua+Liu%2C+Malgorzata+Marek-Sadowska%22&btnG=",""
"25","1.9231","DAC-2004-10(09)-0788.PDF","Shu Yan, Vivek Sarin, Weiping Shi","Sparse Transformations and Preconditioners for Hierarchical 3-D Capacitance Extraction with Multiple Dielectrics","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Sparse+Transformations+and+Preconditioners+for+Hierarchical+3-D+Capacitance+Extraction+with+Multiple+Dielectrics%22+author%3D%22Shu+Yan%2C+Vivek+Sarin%2C+Weiping+Shi%22&btnG=",""
"5","0.3846","DAC-2004-10(09)-0830.PDF","Hemangee K. Kapoor, Mark B. Josephs","Decomposing Specifications with Concurrent Outputs to Resolve State Coding Conflicts in Asynchronous Logic Synthesis","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Decomposing+Specifications+with+Concurrent+Outputs+to+Resolve+State+Coding+Conflicts+in+Asynchronous+Logic+Synthesis%22+author%3D%22Hemangee+K.+Kapoor%2C+Mark+B.+Josephs%22&btnG=",""
"11","0.8462","DAC-2004-10(07)-0608.PDF","Samar Abdi, Daniel Gajski","Automatic Generation of Equivalent Architecture Model from Functional Specification","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Automatic+Generation+of+Equivalent+Architecture+Model+from+Functional+Specification%22+author%3D%22Samar+Abdi%2C+Daniel+Gajski%22&btnG=",""
"41","3.1538","DAC-2004-10(08)-0767.PDF","Kaviraj Chopra, Sarma B. K. Vrudhula","Implicit Pseudo Boolean Enumeration Algorithms for Input Vector Control","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Implicit+Pseudo+Boolean+Enumeration+Algorithms+for+Input+Vector+Control%22+author%3D%22Kaviraj+Chopra%2C+Sarma+B.+K.+Vrudhula%22&btnG=",""
"16","1.2308","DAC-2004-10(10)-0920.PDF","Allen Cheng, Gary Tyson, Trevor Mudge","Framework-based Instruction-set Tuning Synthesis for Embedded Application Specific Processors","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Framework-based+Instruction-set+Tuning+Synthesis+for+Embedded+Application+Specific+Processors%22+author%3D%22Allen+Cheng%2C+Gary+Tyson%2C+Trevor+Mudge%22&btnG=",""
"17","1.3077","DAC-2004-10(07)-0652.PDF","Dionysios Kouroussis, Rubil Ahmadi, Farid N. Najm","Worst-Case Circuit Delay Taking into Account Power Supply Variations","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Worst-Case+Circuit+Delay+Taking+into+Account+Power+Supply+Variations%22+author%3D%22Dionysios+Kouroussis%2C+Rubil+Ahmadi%2C+Farid+N.+Najm%22&btnG=",""
"18","1.3846","DAC-2004-10(07)-0646.PDF","Jing Li, Tan Yan, Bo Yang, Juebang Yu, Chunhui Li","A Packing Algorithm for Non-Manhattan Hexagon/Triangle Placement Design by Using an Adaptive O-tree Representation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Packing+Algorithm+for+Non-Manhattan+Hexagon%2FTriangle+Placement+Design+by+Using+an+Adaptive+O-tree+Representation%22+author%3D%22Jing+Li%2C+Tan+Yan%2C+Bo+Yang%2C+Juebang+Yu%2C+Chunhui+Li%22&btnG=",""
"19","1.4615","DAC-2004-10(09)-0854.PDF","G. Van der Plas, M. Badaroglu, G. Vandersteen, P. Dobrovolny, P. Wambacq, S. Donnay, G. Gielen, and H. De Man","High-Level Simulation of Substrate Noise in High-Ohmic Substrates with Interconnect and Supply Effects","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=High-Level+Simulation+of+Substrate+Noise+in+High-Ohmic+Substrates+with+Interconnect+and+Supply+Effects%22+author%3D%22G.+Van+der+Plas%2C+M.+Badaroglu%2C+G.+Vandersteen%2C+P.+Dobrovolny%2C+P.+Wambacq%2C+S.+Donnay%2C+G.+Gielen%2C+and+H.+De+Man%22&btnG=",""
"93","7.1538","DAC-2004-10(10)-0894.PDF","Chong Zhao, Xiaoliang Bai, Sujit Dey","A Scalable Soft Spot Analysis Methodology for Compound Noise Effects in Nano-meter Circuits","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Scalable+Soft+Spot+Analysis+Methodology+for+Compound+Noise+Effects+in+Nano-meter+Circuits%22+author%3D%22Chong+Zhao%2C+Xiaoliang+Bai%2C+Sujit+Dey%22&btnG=",""
"57","4.3846","DAC-2004-10(06)-0544.PDF","Kihwan Choi, Ramakrishna Soma, and Massoud Pedram","Off-chip Latency-Driven Dynamic Voltage and Frequency Scaling for an MPEG Decoding","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Off-chip+Latency-Driven+Dynamic+Voltage+and+Frequency+Scaling+for+an+MPEG+Decoding%22+author%3D%22Kihwan+Choi%2C+Ramakrishna+Soma%2C+and+Massoud+Pedram%22&btnG=",""
"57","4.3846","DAC-2004-10(10)-0884.PDF","Anirban Basu, Sheng-Chih Lin, Vineet Wason, Amit Mehrotra, and Kaustav Banerjee","Simultaneous Optimization of Supply and Threshold Voltages for Low-Power and High-Performance Circuits in the Leakage Dominant Era","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Simultaneous+Optimization+of+Supply+and+Threshold+Voltages+for+Low-Power+and+High-Performance+Circuits+in+the+Leakage+Dominant+Era%22+author%3D%22Anirban+Basu%2C+Sheng-Chih+Lin%2C+Vineet+Wason%2C+Amit+Mehrotra%2C+and+Kaustav+Banerjee%22&btnG=",""
"433","33.3077","DAC-2004-10(08)-0753.PDF","Paul Kocher, Ruby Lee, Gary McGraw, Anand Raghunathan, and Srivaths Ravi","Security as a New Dimension in Embedded System Design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Security+as+a+New+Dimension+in+Embedded+System+Design%22+author%3D%22Paul+Kocher%2C+Ruby+Lee%2C+Gary+McGraw%2C+Anand+Raghunathan%2C+and+Srivaths+Ravi%22&btnG=",""
"13","1.0000","DAC-2004-10(06)-0566.PDF","Siddharth Choudhuri, Rabi N. Mahapatra","Energy Characterization of Filesystems for Diskless Embedded Systems","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Energy+Characterization+of+Filesystems+for+Diskless+Embedded+Systems%22+author%3D%22Siddharth+Choudhuri%2C+Rabi+N.+Mahapatra%22&btnG=",""
"4","0.3077","DAC-2004-10(10)-0888.PDF","Rouwaida Kanj, Timothy Lehner, Bhavna Agrawal and Elyse Rosenbaum","Noise Characterization of Static CMOS Gates","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Noise+Characterization+of+Static+CMOS+Gates%22+author%3D%22Rouwaida+Kanj%2C+Timothy+Lehner%2C+Bhavna+Agrawal+and+Elyse+Rosenbaum%22&btnG=",""
"37","2.8462","DAC-2004-10(09)-0848.PDF","Ting Mei, Jaijeet Roychowdhury, Todd S. Coffey, Scott A. Hutchinson, David M. Day","Robust, Stable Time­Domain Methods for Solving MPDEs of Fast/Slow Systems","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Robust%2C+Stable+Time%C2%ADDomain+Methods+for+Solving+MPDEs+of+Fast%2FSlow+Systems%22+author%3D%22Ting+Mei%2C+Jaijeet+Roychowdhury%2C+Todd+S.+Coffey%2C+Scott+A.+Hutchinson%2C+David+M.+Day%22&btnG=",""
"77","5.1333","DAC-2004-10(07)-0658.PDF","Aseem Agarwal, Florentin Dartu, David Blaauw","Statistical Gate Delay Model Considering Multiple Input Switching","2002","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Statistical+Gate+Delay+Model+Considering+Multiple+Input+Switching%22+author%3D%22Aseem+Agarwal%2C+Florentin+Dartu%2C+David+Blaauw%22&btnG=",""
"167","12.8462","DAC-2004-10(07)-0670.PDF","Joachim Clabes, Joshua Friedrich, Mark Sweet, Jack DiLullo, Sam Chu, Donald Plass, James Dawson, Paul Muench, Larry Powell, Michael Floyd, Balaram Sinharoy, Mike Lee, Michael Goulet, James Wagoner, Nicole Schwartz, Steve Runyon, Gary Gorman, Phillip ","Design and Implementation of the POWER5 TM Microprocessor","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Design+and+Implementation+of+the+POWER5+TM+Microprocessor%22+author%3D%22Joachim+Clabes%2C+Joshua+Friedrich%2C+Mark+Sweet%2C+Jack+DiLullo%2C+Sam+Chu%2C+Donald+Plass%2C+James+Dawson%2C+Paul+Muench%2C+Larry+Powell%2C+Michael+Floyd%2C+Balaram+Sinharoy%2C+Mike+Lee%2C+Michael+Goulet%2C+James+Wagoner%2C+Nicole+Schwartz%2C+Steve+Runyon%2C+Gary+Gorman%2C+Phillip+%22&btnG=",""
"22","1.6923","DAC-2004-10(08)-0692.PDF","Chris Rowen, Steve Leibson","Flexible Architectures for Engineering Successful SOCs","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Flexible+Architectures+for+Engineering+Successful+SOCs%22+author%3D%22Chris+Rowen%2C+Steve+Leibson%22&btnG=",""
"23","1.7692","DAC-2004-10(08)-0686.PDF","Tim Kogel, Heinrich Meyr","Heterogeneous MP-SoC – The Solution to Energy-Efficient Signal Processing","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Heterogeneous+MP-SoC+%E2%80%93+The+Solution+to+Energy-Efficient+Signal+Processing%22+author%3D%22Tim+Kogel%2C+Heinrich+Meyr%22&btnG=",""
"331","25.4615","DAC-2004-10(08)-0681.PDF","Wayne Wolf","The Future of Multiprocessor Systems-on-Chips","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=The+Future+of+Multiprocessor+Systems-on-Chips%22+author%3D%22Wayne+Wolf%22&btnG=",""
"3","0.2308","DAC-2004-10(09)-0794.PDF","Dipanjan Gope, Swagato Chakraborty, Vikram Jandhyala","A Fast Parasitic Extractor Based on Low-Rank Multilevel Matrix Compression for Conductor and Dielectric Modeling in Microelectronics and MEMS","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Fast+Parasitic+Extractor+Based+on+Low-Rank+Multilevel+Matrix+Compression+for+Conductor+and+Dielectric+Modeling+in+Microelectronics+and+MEMS%22+author%3D%22Dipanjan+Gope%2C+Swagato+Chakraborty%2C+Vikram+Jandhyala%22&btnG=",""
"87","6.6923","DAC-2004-10(07)-0576.PDF","Mario R. Casu, Luca Macchiarulo","A New Approach to Latency Insensitive Design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+New+Approach+to+Latency+Insensitive+Design%22+author%3D%22Mario+R.+Casu%2C+Luca+Macchiarulo%22&btnG=",""
"14","1.0769","DAC-2004-10(07)-0629.PDF","Jacob White","CAD Challenges in BioMEMS Design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=CAD+Challenges+in+BioMEMS+Design%22+author%3D%22Jacob+White%22&btnG=",""
"134","10.3077","DAC-2004-10(06)-0518.PDF","Yoonna Oh, Maher N. Mneimneh, Zaher S. Andraus, Karem A. Sakallah, Igor L. Markov","A Minimally-Unsatisfiable Subformula Extractor","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Minimally-Unsatisfiable+Subformula+Extractor%22+author%3D%22Yoonna+Oh%2C+Maher+N.+Mneimneh%2C+Zaher+S.+Andraus%2C+Karem+A.+Sakallah%2C+Igor+L.+Markov%22&btnG=",""
"2","0.1538","DAC-2004-10(07)-0633.PDF","","Will Moore’s Law Rule in the Land of Analog?","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=Will+Moore%E2%80%99s+Law+Rule+in+the+Land+of+Analog%3F%22&btnG=",""
"43","3.3077","DAC-2004-10(07)-0596.PDF","Margarida Jacome, Chen He, Gustavo de Veciana, and Stephen Bijansky","Defect Tolerant Probabilistic Design Paradigm for Nanotechnologies","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Defect+Tolerant+Probabilistic+Design+Paradigm+for+Nanotechnologies%22+author%3D%22Margarida+Jacome%2C+Chen+He%2C+Gustavo+de+Veciana%2C+and+Stephen+Bijansky%22&btnG=",""
"26","2.0000","DAC-2004-10(08)-0717.PDF","Gunnar Braun, Achim Nohl, Weihua Sheng, Jianjiang Ceng, Manuel Hohenauer, Hanno Scharwächter, Rainer Leupers, Heinrich Meyr","A Novel Approach for Flexible and Consistent ADL-driven ASIP Design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Novel+Approach+for+Flexible+and+Consistent+ADL-driven+ASIP+Design%22+author%3D%22Gunnar+Braun%2C+Achim+Nohl%2C+Weihua+Sheng%2C+Jianjiang+Ceng%2C+Manuel+Hohenauer%2C+Hanno+Scharw%C3%A4chter%2C+Rainer+Leupers%2C+Heinrich+Meyr%22&btnG=",""
"67","5.1538","DAC-2004-10(07)-0634.PDF","Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, Sung Kyu Lim","Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Profile-Guided+Microarchitectural+Floorplanning+for+Deep+Submicron+Processor+Design%22+author%3D%22Mongkol+Ekpanyapong%2C+Jacob+R.+Minz%2C+Thaisiri+Watewai%2C+Hsien-Hsin+S.+Lee%2C+Sung+Kyu+Lim%22&btnG=",""
"156","12.0000","DAC-2004-10(08)-0773.PDF","Ashish Srivastava, Dennis Sylvester, David Blaauw","Statistical Optimization of Leakage Power Considering Process Variations using Dual-Vth and Sizing","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Statistical+Optimization+of+Leakage+Power+Considering+Process+Variations+using+Dual-Vth+and+Sizing%22+author%3D%22Ashish+Srivastava%2C+Dennis+Sylvester%2C+David+Blaauw%22&btnG=",""
"46","3.5385","DAC-2004-10(10)-0908.PDF","Mohamed-Wassim Youssef, Sungjoo Yoo, Arif Sasongko, Yanick Paviot, Ahmed A. Jerraya","Video Encoder System Design Case Study","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Video+Encoder+System+Design+Case+Study%22+author%3D%22Mohamed-Wassim+Youssef%2C+Sungjoo+Yoo%2C+Arif+Sasongko%2C+Yanick+Paviot%2C+Ahmed+A.+Jerraya%22&btnG=",""
"365","28.0769","DAC-2004-10(09)-0878.PDF","Wei Huang, Mircea R. Stan, Kevin Skadron, Karthik Sankaranarayanan, Shougata Ghoshy, Sivakumar Velusam","Compact Thermal Modeling for Temperature-Aware Design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Compact+Thermal+Modeling+for+Temperature-Aware+Design%22+author%3D%22Wei+Huang%2C+Mircea+R.+Stan%2C+Kevin+Skadron%2C+Karthik+Sankaranarayanan%2C+Shougata+Ghoshy%2C+Sivakumar+Velusam%22&btnG=",""
"43","3.3077","DAC-2004-10(07)-0640.PDF","Changbo Long, Lucanus J. Simonson, Weiping Liao, Lei He","Floorplanning Optimization with Trajectory Piecewise-Linear Model for Pipelined Interconnects","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Floorplanning+Optimization+with+Trajectory+Piecewise-Linear+Model+for+Pipelined+Interconnects%22+author%3D%22Changbo+Long%2C+Lucanus+J.+Simonson%2C+Weiping+Liao%2C+Lei+He%22&btnG=",""
"360","27.6923","DAC-2004-10(10)-0914.PDF","Srinivasan Murali, Giovanni De Micheli","A Tool for Automatic Topology Selection and Generation for NoCs","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Tool+for+Automatic+Topology+Selection+and+Generation+for+NoCs%22+author%3D%22Srinivasan+Murali%2C+Giovanni+De+Micheli%22&btnG=",""
"26","2.0000","DAC-2004-10(08)-0779.PDF","Harmander S. Deogun, Rajeev R. Rao, Dennis Sylvester, David Blaauw","Leakage-and Crosstalk-Aware Bus Encoding for Total Power Reduction","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Leakage-and+Crosstalk-Aware+Bus+Encoding+for+Total+Power+Reduction%22+author%3D%22Harmander+S.+Deogun%2C+Rajeev+R.+Rao%2C+Dennis+Sylvester%2C+David+Blaauw%22&btnG=",""
"50","3.8462","DAC-2004-10(09)-0874.PDF","R. Reed Taylor, Herman Schmit","Enabling Energy Efficiency in Via-Patterned Gate Array Devices","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Enabling+Energy+Efficiency+in+Via-Patterned+Gate+Array+Devices%22+author%3D%22R.+Reed+Taylor%2C+Herman+Schmit%22&btnG=",""
"15","1.1538","DAC-2004-10(07)-0664.PDF","Dongwoo Lee, Vladimir Zolotov, David Blaauw","Static Timing Analysis using Backward Signal Propagation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Static+Timing+Analysis+using+Backward+Signal+Propagation%22+author%3D%22Dongwoo+Lee%2C+Vladimir+Zolotov%2C+David+Blaauw%22&btnG=",""
"43","3.3077","DAC-2004-10(08)-0711.PDF","Milo Hrkic, John Lillis, Giancarlo Beraudo","An Approach to Placement-Coupled Logic Replication","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Approach+to+Placement-Coupled+Logic+Replication%22+author%3D%22Milo+Hrkic%2C+John+Lillis%2C+Giancarlo+Beraudo%22&btnG=",""
"63","4.8462","DAC-2004-10(08)-0673.PDF","Toshinari Takayanagi, Jinuk Luke Shin, Bruce Petrick, Jeffrey Su and Ana Sonia Leon","A Dual-Core 64b UltraSPARC Microprocessor for Dense Server Applications","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Dual-Core+64b+UltraSPARC+Microprocessor+for+Dense+Server+Applications%22+author%3D%22Toshinari+Takayanagi%2C+Jinuk+Luke+Shin%2C+Bruce+Petrick%2C+Jeffrey+Su+and+Ana+Sonia+Leon%22&btnG=",""
"78","6.0000","DAC-2004-10(08)-0729.PDF","Partha Biswas, Vinay Choudhary, Kubilay Atasu, Laura Pozzi, Paolo Ienne, Nikil Dutt","Introduction of Local Memory Elements in Instruction Set Extensions","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Introduction+of+Local+Memory+Elements+in+Instruction+Set+Extensions%22+author%3D%22Partha+Biswas%2C+Vinay+Choudhary%2C+Kubilay+Atasu%2C+Laura+Pozzi%2C+Paolo+Ienne%2C+Nikil+Dutt%22&btnG=",""
"444","34.1538","DAC-2004-10(09)-0868.PDF","Bo Zhai, David Blaauw, Dennis Sylvester, Krisztian Flautner","Theoretical and Practical Limits of Dynamic Voltage Scaling","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Theoretical+and+Practical+Limits+of+Dynamic+Voltage+Scaling%22+author%3D%22Bo+Zhai%2C+David+Blaauw%2C+Dennis+Sylvester%2C+Krisztian+Flautner%22&btnG=",""
"6","0.4615","DAC-2004-10(06)-0556.PDF","Arun Kejariwal, Sumit Gupta, Alexandru Nicolau, Nikil Dutt, Rajesh Gupta","Proxy-based Task Partitioning of Watermarking Algorithms for Reducing Energy Consumption in Mobile Devices","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Proxy-based+Task+Partitioning+of+Watermarking+Algorithms+for+Reducing+Energy+Consumption+in+Mobile+Devices%22+author%3D%22Arun+Kejariwal%2C+Sumit+Gupta%2C+Alexandru+Nicolau%2C+Nikil+Dutt%2C+Rajesh+Gupta%22&btnG=",""
"16","1.2308","DAC-2004-10(09)-0864.PDF","Baolin Yang, Bruce McGaughy","An Essentially Non-Oscillatory (ENO) High-Order Accurate Adaptive Table Model for Device Modeling","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Essentially+Non-Oscillatory+%28ENO%29+High-Order+Accurate+Adaptive+Table+Model+for+Device+Modeling%22+author%3D%22Baolin+Yang%2C+Bruce+McGaughy%22&btnG=",""
"2","0.1538","DAC-2004-10(09)-0800.PDF","Satrajit Gupta, Lawrence T. Pileggi","Coupled Hierarchical Inductance Model Evaluation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Coupled+Hierarchical+Inductance+Model+Evaluation%22+author%3D%22Satrajit+Gupta%2C+Lawrence+T.+Pileggi%22&btnG=",""
"23","1.7692","DAC-2004-10(07)-0570.PDF","Vidyasagar Nookala, Sachin S. Sapatnekar","A Method for Correcting the Functionality of a Wire-Pipelined Circuit","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Method+for+Correcting+the+Functionality+of+a+Wire-Pipelined+Circuit%22+author%3D%22Vidyasagar+Nookala%2C+Sachin+S.+Sapatnekar%22&btnG=",""
"22","1.6923","DAC-2004-10(06)-0498.PDF","Vinay Verma, Shantanu Dutt and Vishal Suthar","Efficient On-Line Testing of FPGAs with Provable Diagnosabilities","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Efficient+On-Line+Testing+of+FPGAs+with+Provable+Diagnosabilities%22+author%3D%22Vinay+Verma%2C+Shantanu+Dutt+and+Vishal+Suthar%22&btnG=",""
"109","8.3846","DAC-2004-10(09)-0783.PDF","Ashish Srivastava, Dennis Sylvester, David Blaauw","Power Minimization using Simultaneous Gate Sizing, Dual-Vdd and Dual-Vth Assignment","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Power+Minimization+using+Simultaneous+Gate+Sizing%2C+Dual-Vdd+and+Dual-Vth+Assignment%22+author%3D%22Ashish+Srivastava%2C+Dennis+Sylvester%2C+David+Blaauw%22&btnG=",""
"18","1.3846","DAC-2004-10(09)-0810.PDF","Yuichi Tanji, Hideki Asai","Closed-Form Expressions of Distributed RLC Interconnects for Analysis of On-Chip Inductance Effects","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Closed-Form+Expressions+of+Distributed+RLC+Interconnects+for+Analysis+of+On-Chip+Inductance+Effects%22+author%3D%22Yuichi+Tanji%2C+Hideki+Asai%22&btnG=",""
"127","9.7692","DAC-2004-10(08)-0735.PDF","Fei Li, Yan Lin and Lei He","FPGA Power Reduction Using Configurable Dual-Vdd","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=FPGA+Power+Reduction+Using+Configurable+Dual-Vdd%22+author%3D%22Fei+Li%2C+Yan+Lin+and+Lei+He%22&btnG=",""
"71","6.4545","DAC-2006-12(08)-0717.PDF","Bipul C Paul","Modeling and Analysis of Circuit Performance of Ballistic CNFET","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Modeling+and+Analysis+of+Circuit+Performance+of+Ballistic+CNFET%22+author%3D%22Bipul+C+Paul%22&btnG=",""
"14","1.1667","DAC-2005-11(08)-0766.PDF","David Blaauw and Kaviraj Chopra","CAD Tools for Variation Tolerance","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=CAD+Tools+for+Variation+Tolerance%22+author%3D%22David+Blaauw+and+Kaviraj+Chopra%22&btnG=",""
"46","4.1818","DAC-2006-12(06)-0536.PDF","Björn Debaillie","Energy-Scalable OFDM Transmitter Design and Control","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Energy-Scalable+OFDM+Transmitter+Design+and+Control%22+author%3D%22Bj%C3%B6rn+Debaillie%22&btnG=",""
"5","0.4545","DAC-2006-12(06)-0522.PDF","Ashish Kumar Singh","Gain-Based Technology Mapping for Minimum Runtime Leakage under Input Vector Uncertainty","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Gain-Based+Technology+Mapping+for+Minimum+Runtime+Leakage+under+Input+Vector+Uncertainty%22+author%3D%22Ashish+Kumar+Singh%22&btnG=",""
"17","1.5455","DAC-2006-12(10)-0987.PDF","Avnish R. Brahmbhatt","Low-Power Bus Encoding Using an Adaptive Hybrid Algorithm","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Low-Power+Bus+Encoding+Using+an+Adaptive+Hybrid+Algorithm%22+author%3D%22Avnish+R.+Brahmbhatt%22&btnG=",""
"29","2.6364","DAC-2006-12(09)-0833.PDF","Lap-Fai Leung","Optimal Link Scheduling on Improving Best-Effort and Guaranteed Services Performance in Network-on-Chip Systems","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Optimal+Link+Scheduling+on+Improving+Best-Effort+and+Guaranteed+Services+Performance+in+Network-on-Chip+Systems%22+author%3D%22Lap-Fai+Leung%22&btnG=",""
"14","1.2727","DAC-2006-12(09)-0827.PDF","Ansuman Banerjee","Test Generation Games from Formal Specifications","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Test+Generation+Games+from+Formal+Specifications%22+author%3D%22Ansuman+Banerjee%22&btnG=",""
"31","2.5833","DAC-2005-11(01)-0047.PDF","Lin Yuan and Gang Qu","Enhanced Leakage Reduction Technique by Gate Replacement","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Enhanced+Leakage+Reduction+Technique+by+Gate+Replacement%22+author%3D%22Lin+Yuan+and+Gang+Qu%22&btnG=",""
"32","2.6667","DAC-2005-11(05)-0413.PDF","Jeffrey M. Gilbert","MIMO Technology for Advanced Wireless Local Area Networks","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=MIMO+Technology+for+Advanced+Wireless+Local+Area+Networks%22+author%3D%22Jeffrey+M.+Gilbert%22&btnG=",""
"196","17.8182","DAC-2006-12(02)-0176.PDF","J.W. McPherson","Reliability Challenges for 45nm and Beyond","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Reliability+Challenges+for+45nm+and+Beyond%22+author%3D%22J.W.+McPherson%22&btnG=",""
"9","0.8182","DAC-2006-12(03)-0288.PDF","Tsu-Ming Liu","Design of a 125μW, Fully-Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Design+of+a+125%CE%BCW%2C+Fully-Scalable+MPEG-2+and+H.264%2FAVC+Video+Decoder+for+Mobile+Applications%22+author%3D%22Tsu-Ming+Liu%22&btnG=",""
"16","1.4545","DAC-2006-12(10)-0945.PDF","Chuan Lin and Hai Zhou","An Efficient Retiming Algorithm Under Setup and Hold Constraints","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Efficient+Retiming+Algorithm+Under+Setup+and+Hold+Constraints%22+author%3D%22Chuan+Lin+and+Hai+Zhou%22&btnG=",""
"11","1.0000","DAC-2006-12(10)-0951.PDF","Kui Wang","an Approach to Make Front-end Tools Aware of Clock Skew Scheduling","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=an+Approach+to+Make+Front-end+Tools+Aware+of+Clock+Skew+Scheduling%22+author%3D%22Kui+Wang%22&btnG=",""
"47","3.9167","DAC-2005-11(06)-0591.PDF","Ulrich Brenner","Faster and Better Global Placement by a New Transportation Algorithm","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Faster+and+Better+Global+Placement+by+a+New+Transportation+Algorithm%22+author%3D%22Ulrich+Brenner%22&btnG=",""
"18","1.5000","DAC-2005-11(07)-0690.PDF","Guangyu Chen and Mahmut Kandemir","Improving Java Virtual Machine Reliability for Memory-Constrained Embedded Systems","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Improving+Java+Virtual+Machine+Reliability+for+Memory-Constrained+Embedded+Systems%22+author%3D%22Guangyu+Chen+and+Mahmut+Kandemir%22&btnG=",""
"2","0.1818","DAC-2006-12(07)-0636.PDF","Dean D. MacNeil and Edward H. Sargent","Solution-Processed Infrared Photovoltaic Devices","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Solution-Processed+Infrared+Photovoltaic+Devices%22+author%3D%22Dean+D.+MacNeil+and+Edward+H.+Sargent%22&btnG=",""
"30","2.5000","DAC-2005-11(04)-0303.PDF","Wolfgang Eberle","Cross-Layer Design for Energy-Efficient Wireless Communication","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Cross-Layer+Design+for+Energy-Efficient+Wireless+Communication%22+author%3D%22Wolfgang+Eberle%22&btnG=",""
"131","10.9167","DAC-2005-11(04)-0315.PDF","Jaskirat Singh","Robust Gate Sizing by Geometric Programming","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Robust+Gate+Sizing+by+Geometric+Programming%22+author%3D%22Jaskirat+Singh%22&btnG=",""
"8","0.6667","DAC-2005-11(08)-0767.PDF","Matt Nowak","Are There Economic Benefits in DFM ?","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Are+There+Economic+Benefits+in+DFM+%3F%22+author%3D%22Matt+Nowak%22&btnG=",""
"20","1.8182","DAC-2006-12(07)-0608.PDF","Wei-Chung Cheng","Minimization for LED-backlit TFT-LCDs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Minimization+for+LED-backlit+TFT-LCDs%22+author%3D%22Wei-Chung+Cheng%22&btnG=",""
"5","0.4167","DAC-2005-11(09)-0841.PDF","Bin Wu","A Non-Parametric Approach for Dynamic Range Estimation of Nonlinear Systems","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Non-Parametric+Approach+for+Dynamic+Range+Estimation+of+Nonlinear+Systems%22+author%3D%22Bin+Wu%22&btnG=",""
"28","2.3333","DAC-2005-11(09)-0869.PDF","Daniel Mueller","Deterministic Approaches to Analog Performance Space Exploration (PSE)","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Deterministic+Approaches+to+Analog+Performance+Space+Exploration+%28PSE%29%22+author%3D%22Daniel+Mueller%22&btnG=",""
"31","2.8182","DAC-2006-12(02)-0161.PDF","Wei-Shen Wang","Statistical Timing Based on Incomplete Probabilistic Descriptions of Parameter Uncertainty","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Statistical+Timing+Based+on+Incomplete+Probabilistic+Descriptions+of+Parameter+Uncertainty%22+author%3D%22Wei-Shen+Wang%22&btnG=",""
"182","15.1667","DAC-2005-11(02)-0111.PDF","Ravindra Jejurikar","Dynamic Slack Reclamation with Procrastination Scheduling in Real-Time Embedded Systems","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Dynamic+Slack+Reclamation+with+Procrastination+Scheduling+in+Real-Time+Embedded+Systems%22+author%3D%22Ravindra+Jejurikar%22&btnG=",""
"52","4.3333","DAC-2005-11(10)-0921.PDF","Aman Gayasen","Exploring Technology Alternatives for Nano-Scale FPGA Interconnects","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Exploring+Technology+Alternatives+for+Nano-Scale+FPGA+Interconnects%22+author%3D%22Aman+Gayasen%22&btnG=",""
"69","5.7500","DAC-2005-11(09)-0881.PDF","Georges Gielen","Performance Space Modeling for Hierarchical Synthesis of Analog Integrated Circuits","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Performance+Space+Modeling+for+Hierarchical+Synthesis+of+Analog+Integrated+Circuits%22+author%3D%22Georges+Gielen%22&btnG=",""
"1","0.0909","DAC-2006-12(01)-0037.PDF","Tadaaki Tanimoto","A Real Time Budgeting Method for Module-Level-Pipelined Bus Based System using Bus Scenarios","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Real+Time+Budgeting+Method+for+Module-Level-Pipelined+Bus+Based+System+using+Bus+Scenarios%22+author%3D%22Tadaaki+Tanimoto%22&btnG=",""
"21","1.0500","DAC-2005-11(06)-0585.PDF","Zhong Xiu","Timing-Driven Placement by Grid-Warping","1997","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Timing-Driven+Placement+by+Grid-Warping%22+author%3D%22Zhong+Xiu%22&btnG=",""
"71","5.9167","DAC-2005-11(07)-0684.PDF","Sergiu Nedevschi","Hardware Speech Recognition for User Interfaces in Low Cost, Low Power Devices","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Hardware+Speech+Recognition+for+User+Interfaces+in+Low+Cost%2C+Low+Power+Devices%22+author%3D%22Sergiu+Nedevschi%22&btnG=",""
"63","5.7273","DAC-2006-12(04)-0358.PDF","Vivy Suhendra","Efficient Detection and Exploitation of Infeasible Paths for Software Timing Analysis","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Efficient+Detection+and+Exploitation+of+Infeasible+Paths+for+Software+Timing+Analysis%22+author%3D%22Vivy+Suhendra%22&btnG=",""
"78","6.0000","DAC-2004-10(10)-0954.PDF","Roman Lysecky, Frank Vahid, Sheldon X.-D. Tan","Dynamic FPGA Routing for Just-in-Time FPGA Compilation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Dynamic+FPGA+Routing+for+Just-in-Time+FPGA+Compilation%22+author%3D%22Roman+Lysecky%2C+Frank+Vahid%2C+Sheldon+X.-D.+Tan%22&btnG=",""
"279","25.3636","DAC-2006-12(03)-0274.PDF","Grant Martin","Overview of the MPSoC Design Challenge","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Overview+of+the+MPSoC+Design+Challenge%22+author%3D%22Grant+Martin%22&btnG=",""
"12","1.0000","DAC-2005-11(02)-0105.PDF","Jungeun Kim","Memory Access Optimization Through Combined Code Scheduling, Memory Allocation, and Array Binding in Embedded System Design","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Memory+Access+Optimization+Through+Combined+Code+Scheduling%2C+Memory+Allocation%2C+and+Array+Binding+in+Embedded+System+Design%22+author%3D%22Jungeun+Kim%22&btnG=",""
"5","0.4545","DAC-2006-12(03)-0261.PDF","N. Wong","A Fast Passivity Test for Descriptor Systems Via Structure-Preserving Transformations of Skew-Hamiltonian/Hamiltonian Matrix Pencils","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Fast+Passivity+Test+for+Descriptor+Systems+Via+Structure-Preserving+Transformations+of+Skew-Hamiltonian%2FHamiltonian+Matrix+Pencils%22+author%3D%22N.+Wong%22&btnG=",""
"28","2.3333","DAC-2005-11(01)-0051.PDF","Ning Dong","Automated Nonlinear Macromodelling of Output Buffers for High-Speed","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Automated+Nonlinear+Macromodelling+of+Output+Buffers+for+High-Speed%22+author%3D%22Ning+Dong%22&btnG=",""
"224","20.3636","DAC-2006-12(10)-0991.PDF","Gian Luca Loi","A Thermally-Aware Performance Analysis of Vertically Integrated (3-D) Processor-Memory Hierarchy","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Thermally-Aware+Performance+Analysis+of+Vertically+Integrated+%283-D%29+Processor-Memory+Hierarchy%22+author%3D%22Gian+Luca+Loi%22&btnG=",""
"28","2.3333","DAC-2005-11(08)-0758.PDF","Nagaraj NS","BEOL Variability and Impact on RC Extraction","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=BEOL+Variability+and+Impact+on+RC+Extraction%22+author%3D%22Nagaraj+NS%22&btnG=",""
"8","0.6667","DAC-2005-11(07)-0644.PDF","Sambuddha Bhattacharya","Template-Driven Parasitic-Aware Optimization of Analog Integrated Circuit Layouts","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Template-Driven+Parasitic-Aware+Optimization+of+Analog+Integrated+Circuit+Layouts%22+author%3D%22Sambuddha+Bhattacharya%22&btnG=",""
"42","3.5000","DAC-2005-11(06)-0579.PDF","Vidyasagar Nookala","Microarchitecture-Aware Floorplanning Using a Statistical Design of Experiments Approach","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Microarchitecture-Aware+Floorplanning+Using+a+Statistical+Design+of+Experiments+Approach%22+author%3D%22Vidyasagar+Nookala%22&btnG=",""
"25","2.0833","DAC-2005-11(08)-0760.PDF","Carlo Guardiani","An Effective DFM Strategy Requires Accurate Process and IP Pre-Characterization","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Effective+DFM+Strategy+Requires+Accurate+Process+and+IP+Pre-Characterization%22+author%3D%22Carlo+Guardiani%22&btnG=",""
"87","7.2500","DAC-2005-11(10)-0933.PDF","Kin Cheong Sou","A Quasi-Convex Optimization Approach to Parameterized Model Order Reduction","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Quasi-Convex+Optimization+Approach+to+Parameterized+Model+Order+Reduction%22+author%3D%22Kin+Cheong+Sou%22&btnG=",""
"3","0.2727","DAC-2006-12(05)-0459.PDF","Bob","Design Challenges for Next-Generation Multimedia, Game and Entertainment Platforms","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Design+Challenges+for+Next-Generation+Multimedia%2C+Game+and+Entertainment+Platforms%22+author%3D%22Bob%22&btnG=",""
"39","3.5455","DAC-2006-12(01)-0019.PDF","Jun Zou","A CPPLL Hierarchical Optimization Methodology Considering Jitter, Power and Locking Time","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+CPPLL+Hierarchical+Optimization+Methodology+Considering+Jitter%2C+Power+and+Locking+Time%22+author%3D%22Jun+Zou%22&btnG=",""
"32","2.9091","DAC-2006-12(01)-0025.PDF","Tom Eeckelaert","Hierarchical Bottom–up Analog Optimization Methodology Validated by a Delta–Sigma A/D Converter Design for the 802.11a/b/g Standard","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Hierarchical+Bottom%E2%80%93up+Analog+Optimization+Methodology+Validated+by+a+Delta%E2%80%93Sigma+A%2FD+Converter+Design+for+the+802.11a%2Fb%2Fg+Standard%22+author%3D%22Tom+Eeckelaert%22&btnG=",""
"47","4.2727","DAC-2006-12(07)-0624.PDF","Georges Nabaa","An Adaptive FPGA Architecture with Process Variation Compensation and Reduced Leakage","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Adaptive+FPGA+Architecture+with+Process+Variation+Compensation+and+Reduced+Leakage%22+author%3D%22Georges+Nabaa%22&btnG=",""
"60","5.4545","DAC-2006-12(07)-0630.PDF","Suresh Srinivasan","FPGA Lifetime AWareness","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=FPGA+Lifetime+AWareness%22+author%3D%22Suresh+Srinivasan%22&btnG=",""
"65","5.9091","DAC-2006-12(07)-0618.PDF","David Atienza","A Fast HW/SW FPGA-Based Thermal Emulation Framework for Multi-Processor System-on-Chip","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Fast+HW%2FSW+FPGA-Based+Thermal+Emulation+Framework+for+Multi-Processor+System-on-Chip%22+author%3D%22David+Atienza%22&btnG=",""
"8","0.7273","DAC-2006-12(04)-0348.PDF","Amir Nahir","Scheduling-based Test-case Generation for Verification of Multimedia SoCs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Scheduling-based+Test-case+Generation+for+Verification+of+Multimedia+SoCs%22+author%3D%22Amir+Nahir%22&btnG=",""
"33","3.0000","DAC-2006-12(04)-0389.PDF","Charles J. Alpert","Timing-Driven Steiner Trees are (Practically) Free","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Timing-Driven+Steiner+Trees+are+%28Practically%29+Free%22+author%3D%22Charles+J.+Alpert%22&btnG=",""
"6","0.5455","DAC-2006-12(11)-1023.PDF","Ying Wei","Systematic Development of Nonlinear Analog Circuit Macromodels through Successive Operator Composition and Nonlinear Model Decoupling","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Systematic+Development+of+Nonlinear+Analog+Circuit+Macromodels+through+Successive+Operator+Composition+and+Nonlinear+Model+Decoupling%22+author%3D%22Ying+Wei%22&btnG=",""
"22","1.8333","DAC-2005-11(01)-0095.PDF","Feihui Li and Mahmut Kandemir","Locality-Conscious Workload Assignment for Array-Based Computations in MPSOC Architectures","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Locality-Conscious+Workload+Assignment+for+Array-Based+Computations+in+MPSOC+Architectures%22+author%3D%22Feihui+Li+and+Mahmut+Kandemir%22&btnG=",""
"48","4.0000","DAC-2005-11(05)-0416.PDF","Clark T.-C. Nguyen","RF MEMS in Wireless Architectures","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=RF+MEMS+in+Wireless+Architectures%22+author%3D%22Clark+T.-C.+Nguyen%22&btnG=",""
"36","3.2727","DAC-2006-12(03)-0267.PDF","Peng Li","Model Order Reduction of Linear Networks With Massive Ports via Frequency-Dependent Port Packing","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Model+Order+Reduction+of+Linear+Networks+With+Massive+Ports+via+Frequency-Dependent+Port+Packing%22+author%3D%22Peng+Li%22&btnG=",""
"36","2.7692","DAC-2004-10(07)-0618.PDF","Massimo Conti, Marco Caldari, Giovanni B. Vece, Simone Orcioni, Claudio Turchetti","Performance Analysis of Different Arbitration Algorithms of the AMBA AHB Bus","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Performance+Analysis+of+Different+Arbitration+Algorithms+of+the+AMBA+AHB+Bus%22+author%3D%22Massimo+Conti%2C+Marco+Caldari%2C+Giovanni+B.+Vece%2C+Simone+Orcioni%2C+Claudio+Turchetti%22&btnG=",""
"13","1.0833","DAC-2005-11(06)-0547.PDF","P. Urard","A 135Mbps DVB-S2 Compliant Codec based on 64800-bit LDPC and BCH Codes","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+135Mbps+DVB-S2+Compliant+Codec+based+on+64800-bit+LDPC+and+BCH+Codes%22+author%3D%22P.+Urard%22&btnG=",""
"106","9.6364","DAC-2006-12(04)-0373.PDF","Minsik Cho","A New Global Router Based on Box Expansion and Progressive ILP","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+New+Global+Router+Based+on+Box+Expansion+and+Progressive+ILP%22+author%3D%22Minsik+Cho%22&btnG=",""
"15","1.1538","DAC-2004-10(06)-0492.PDF","Li-C. Wang, T.M. Mak, Kwang-Ting Cheng, Magdy S. Abadir","On Path-Based Learning And Its Applications In Delay Test And Diagnosis","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=On+Path-Based+Learning+And+Its+Applications+In+Delay+Test+And+Diagnosis%22+author%3D%22Li-C.+Wang%2C+T.M.+Mak%2C+Kwang-Ting+Cheng%2C+Magdy+S.+Abadir%22&btnG=",""
"86","7.1667","DAC-2005-11(04)-0329.PDF","Kingshuk Karuri","Fine-grained Application Source Code Profiling for ASIP Design","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Fine-grained+Application+Source+Code+Profiling+for+ASIP+Design%22+author%3D%22Kingshuk+Karuri%22&btnG=",""
"36","3.2727","DAC-2006-12(05)-0460.PDF","Padmini Gopalakrishnan","Architecture-Aware FPGA Placement using Metric Embedding","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Architecture-Aware+FPGA+Placement+using+Metric+Embedding%22+author%3D%22Padmini+Gopalakrishnan%22&btnG=",""
"1","0.0833","DAC-2005-11(07)-0678.PDF","Seraj Ahmad","TCAM Enabled On-Chip Logic Minimization","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=TCAM+Enabled+On-Chip+Logic+Minimization%22+author%3D%22Seraj+Ahmad%22&btnG=",""
"48","4.0000","DAC-2005-11(06)-0541.PDF","Sarvesh Bhardwaj","Leakage Minimization of Nano-Scale Circuits in the Presence of Systematic and Random Variations","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Leakage+Minimization+of+Nano-Scale+Circuits+in+the+Presence+of+Systematic+and+Random+Variations%22+author%3D%22Sarvesh+Bhardwaj%22&btnG=",""
"70","5.8333","DAC-2005-11(03)-0228.PDF","Kris Tiri","Simulation Models for Side-Channel Information Leaks","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Simulation+Models+for+Side-Channel+Information+Leaks%22+author%3D%22Kris+Tiri%22&btnG=",""
"68","5.6667","DAC-2005-11(02)-0101.PDF","Stefan Valentin Gheorghita","Automatic Scenario Detection for Improved WCET Estimation","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Automatic+Scenario+Detection+for+Improved+WCET+Estimation%22+author%3D%22Stefan+Valentin+Gheorghita%22&btnG=",""
"1","0.0833","DAC-2005-11(02)-0129.PDF","Irith Pomeranz","N-Detection Under Transparent-Scan","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=N-Detection+Under+Transparent-Scan%22+author%3D%22Irith+Pomeranz%22&btnG=",""
"5","0.4167","DAC-2005-11(09)-0851.PDF","Rasit Onur Topaloglu and Alex Orailoglu","A DFT Approach for Diagnosis and Process Variation-Aware Structural Test of Thermometer Coded Current Steering DACs","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+DFT+Approach+for+Diagnosis+and+Process+Variation-Aware+Structural+Test+of+Thermometer+Coded+Current+Steering+DACs%22+author%3D%22Rasit+Onur+Topaloglu+and+Alex+Orailoglu%22&btnG=",""
"33","2.5385","DAC-2004-10(10)-0944.PDF","Xiaoyun Sun, Larry Kinney and Bapiraju Vinnakota","Combining Dictionary Coding And LFSR Reseeding For Test Data Compression","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Combining+Dictionary+Coding+And+LFSR+Reseeding+For+Test+Data+Compression%22+author%3D%22Xiaoyun+Sun%2C+Larry+Kinney+and+Bapiraju+Vinnakota%22&btnG=",""
"15","1.2500","DAC-2005-11(09)-0845.PDF","Seiji Kajihara","Path Delay Test Compaction with Process Variation Tolerance","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Path+Delay+Test+Compaction+with+Process+Variation+Tolerance%22+author%3D%22Seiji+Kajihara%22&btnG=",""
"102","9.2727","DAC-2006-12(01)-0031.PDF","Saurabh K Tiwary","Generation of Yield-Aware Pareto Surfaces for Hierarchical Circuit Design Space Exploration","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Generation+of+Yield-Aware+Pareto+Surfaces+for+Hierarchical+Circuit+Design+Space+Exploration%22+author%3D%22Saurabh+K+Tiwary%22&btnG=",""
"14","1.2727","DAC-2006-12(11)-1035.PDF","Guo Yu","Lookup Table Based Simulation and Statistical Modeling of Sigma-Delta ADCs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Lookup+Table+Based+Simulation+and+Statistical+Modeling+of+Sigma-Delta+ADCs%22+author%3D%22Guo+Yu%22&btnG=",""
"100","8.3333","DAC-2005-11(08)-0775.PDF","Sudheendra Hanga*","A Tool to Automatically Infer Dynamic Invariants for Hardware Designs","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Tool+to+Automatically+Infer+Dynamic+Invariants+for+Hardware+Designs%22+author%3D%22Sudheendra+Hanga*%22&btnG=",""
"44","3.6667","DAC-2005-11(06)-0597.PDF","Tsung-Yi Ho","Multilevel Full-Chip Routing for the X-Based Architecture","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multilevel+Full-Chip+Routing+for+the+X-Based+Architecture%22+author%3D%22Tsung-Yi+Ho%22&btnG=",""
"52","4.3333","DAC-2005-11(02)-0117.PDF","Erik H. Volkerink and Subhasish Mitra","Response Compaction with any Number of Unknowns using a new LFSR Architecture","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Response+Compaction+with+any+Number+of+Unknowns+using+a+new+LFSR+Architecture%22+author%3D%22Erik+H.+Volkerink+and+Subhasish+Mitra%22&btnG=",""
"40","3.6364","DAC-2006-12(05)-0472.PDF","Joey Y. Lin","Optimal Simultaneous Mapping and Clustering for FPGA Delay Optimization","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Optimal+Simultaneous+Mapping+and+Clustering+for+FPGA+Delay+Optimization%22+author%3D%22Joey+Y.+Lin%22&btnG=",""
"58","4.8333","DAC-2005-11(05)-0403.PDF","Saurabh K Tiwary","Scalable Trajectory Methods for On-Demand Analog Macromodel Extraction","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Scalable+Trajectory+Methods+for+On-Demand+Analog+Macromodel+Extraction%22+author%3D%22Saurabh+K+Tiwary%22&btnG=",""
"9","0.8182","DAC-2006-12(10)-0983.PDF","Saumil Shah","Standard Cell Library Optimization for Leakage Reduction","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Standard+Cell+Library+Optimization+for+Leakage+Reduction%22+author%3D%22Saumil+Shah%22&btnG=",""
"352","32.0000","DAC-2006-12(06)-0532.PDF","Alan Mishchenko","DAG-Aware AIG Rewriting A Fresh Look at Combinational Logic Synthesis","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=DAG-Aware+AIG+Rewriting+A+Fresh+Look+at+Combinational+Logic+Synthesis%22+author%3D%22Alan+Mishchenko%22&btnG=",""
"41","3.4167","DAC-2005-11(06)-0551.PDF","Arun Natarajan","A 24 GHz Phased-Array Transmitter in 0.18 mm CMOS","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+24+GHz+Phased-Array+Transmitter+in+0.18+mm+CMOS%22+author%3D%22Arun+Natarajan%22&btnG=",""
"6","0.5000","DAC-2005-11(03)-0214.PDF","M. Saneei","Sign Bit Reduction Encoding For Low Power Applications","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Sign+Bit+Reduction+Encoding+For+Low+Power+Applications%22+author%3D%22M.+Saneei%22&btnG=",""
"13","1.0833","DAC-2005-11(01)-0043.PDF","Nikhil Jayakumar","A Self-adjusting Scheme to Determine the Optimum RBB by","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Self-adjusting+Scheme+to+Determine+the+Optimum+RBB+by%22+author%3D%22Nikhil+Jayakumar%22&btnG=",""
"23","1.9167","DAC-2005-11(01)-0057.PDF","Ying Wei","Systematic Development of Analog Circuit Structural Macromodels through Behavioral Model Decoupling","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Systematic+Development+of+Analog+Circuit+Structural+Macromodels+through+Behavioral+Model+Decoupling%22+author%3D%22Ying+Wei%22&btnG=",""
"57","5.1818","DAC-2006-12(10)-0997.PDF","Hao Hua","Exploring Compromises among Timing, Power and Temperature in Three-Dimensional Integrated Circuits","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Exploring+Compromises+among+Timing%2C+Power+and+Temperature+in+Three-Dimensional+Integrated+Circuits%22+author%3D%22Hao+Hua%22&btnG=",""
"329","29.9091","DAC-2006-12(01)-0069.PDF","Rouwaida Kanj","Mixture Importance Sampling and Its Application to the Analysis of SRAM Designs in the Presence of Rare Failure Events","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Mixture+Importance+Sampling+and+Its+Application+to+the+Analysis+of+SRAM+Designs+in+the+Presence+of+Rare+Failure+Events%22+author%3D%22Rouwaida+Kanj%22&btnG=",""
"44","3.3846","DAC-2004-10(10)-0934.PDF","Peter Wohl, John A. Waicukauski, Sanjay Patel","Scalable Selector Architecture for X-Tolerant Deterministic BIST","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Scalable+Selector+Architecture+for+X-Tolerant+Deterministic+BIST%22+author%3D%22Peter+Wohl%2C+John+A.+Waicukauski%2C+Sanjay+Patel%22&btnG=",""
"30","2.7273","DAC-2006-12(09)-0893.PDF","Chia-Jui Hsu","Efficient Simulation of Critical Synchronous Dataflow Graphs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Efficient+Simulation+of+Critical+Synchronous+Dataflow+Graphs%22+author%3D%22Chia-Jui+Hsu%22&btnG=",""
"18","1.5000","DAC-2005-11(02)-0159.PDF","Dipanjan Gope","Multilevel Fast Direct Solver based on Multipole Expansions for Parasitic Extraction of Massively Coupled 3D Microelectronic Structures","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multilevel+Fast+Direct+Solver+based+on+Multipole+Expansions+for+Parasitic+Extraction+of+Massively+Coupled+3D+Microelectronic+Structures%22+author%3D%22Dipanjan+Gope%22&btnG=",""
"88","8.0000","DAC-2006-12(03)-0229.PDF","Qi Zhu","SAT Sweeping with Local Observability Don't­Cares","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=SAT+Sweeping+with+Local+Observability+Don%27t%C2%ADCares%22+author%3D%22Qi+Zhu%22&btnG=",""
"9","0.8182","DAC-2006-12(05)-0399.PDF","Gang Chen","A Test Pattern Ordering Algorithm for Diagnosis with Truncated Fail Data","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Test+Pattern+Ordering+Algorithm+for+Diagnosis+with+Truncated+Fail+Data%22+author%3D%22Gang+Chen%22&btnG=",""
"30","2.5000","DAC-2005-11(01)-0031.PDF","Feng Gao and John P. Hayes","Total Power Reduction in CMOS Circuits via Gate Sizing and Multiple Threshold Voltages","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Total+Power+Reduction+in+CMOS+Circuits+via+Gate+Sizing+and+Multiple+Threshold+Voltages%22+author%3D%22Feng+Gao+and+John+P.+Hayes%22&btnG=",""
"6","0.4615","DAC-2004-10(09)-0842.PDF","Xin Li, Yang Xu, Peng Li, Padmini Gopalakrishnan and Lawrence T. Pileggi","A Frequency Relaxation Approach for Analog/RF System-Level Simulation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Frequency+Relaxation+Approach+for+Analog%2FRF+System-Level+Simulation%22+author%3D%22Xin+Li%2C+Yang+Xu%2C+Peng+Li%2C+Padmini+Gopalakrishnan+and+Lawrence+T.+Pileggi%22&btnG=",""
"85","7.7273","DAC-2006-12(06)-0554.PDF","Wei Wu","A Systematic Method For Functional Unit Power Estimation in Microprocessors","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Systematic+Method+For+Functional+Unit+Power+Estimation+in+Microprocessors%22+author%3D%22Wei+Wu%22&btnG=",""
"26","2.3636","DAC-2006-12(06)-0568.PDF","Youngjin Cho","High-Level Power Management of Embedded Systems with Application-Specific Energy Cost Functions","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=High-Level+Power+Management+of+Embedded+Systems+with+Application-Specific+Energy+Cost+Functions%22+author%3D%22Youngjin+Cho%22&btnG=",""
"33","3.0000","DAC-2006-12(08)-0749.PDF","Jianfeng Luo","An IC Manufacturing Yield Model Considering Intra-Die Variations","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+IC+Manufacturing+Yield+Model+Considering+Intra-Die+Variations%22+author%3D%22Jianfeng+Luo%22&btnG=",""
"8","0.7273","DAC-2006-12(08)-0761.PDF","Jia Wang and Hai Zhou","Optimal Jumper Insertion for Antenna Avoidance under Ratio Upper-Bound","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Optimal+Jumper+Insertion+for+Antenna+Avoidance+under+Ratio+Upper-Bound%22+author%3D%22Jia+Wang+and+Hai+Zhou%22&btnG=",""
"38","3.1667","DAC-2005-11(07)-0624.PDF","Le Yan","User-perceived Latency Driven Voltage Scaling for Interactive Applications","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=User-perceived+Latency+Driven+Voltage+Scaling+for+Interactive+Applications%22+author%3D%22Le+Yan%22&btnG=",""
"152","13.8182","DAC-2006-12(07)-0657.PDF","Jordi Cortadella","Synthesis of Synchronous Elastic Architectures","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Synthesis+of+Synchronous+Elastic+Architectures%22+author%3D%22Jordi+Cortadella%22&btnG=",""
"87","7.9091","DAC-2006-12(06)-0542.PDF","Rajarshi Mukherjee and Seda Ogrenci Memik","Systematic Temperature Sensor Allocation and Placement for Microprocessors","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Systematic+Temperature+Sensor+Allocation+and+Placement+for+Microprocessors%22+author%3D%22Rajarshi+Mukherjee+and+Seda+Ogrenci+Memik%22&btnG=",""
"28","2.3333","DAC-2005-11(01)-0027.PDF","Patrick Schaumont","Cooperative Multithreading on Embedded Multiprocessor Architectures Enables","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Cooperative+Multithreading+on+Embedded+Multiprocessor+Architectures+Enables%22+author%3D%22Patrick+Schaumont%22&btnG=",""
"13","1.0833","DAC-2005-11(05)-0467.PDF","Debashis Sahoo","Multi-threaded Reachability","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multi-threaded+Reachability%22+author%3D%22Debashis+Sahoo%22&btnG=",""
"73","6.0833","DAC-2005-11(03)-0266.PDF","Sorin Manolache","Fault and Energy-Aware Communication Mapping with Guaranteed Latency for Applications Implemented on NoC","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Fault+and+Energy-Aware+Communication+Mapping+with+Guaranteed+Latency+for+Applications+Implemented+on+NoC%22+author%3D%22Sorin+Manolache%22&btnG=",""
"64","5.8182","DAC-2006-12(02)-0103.PDF","Xin Li","Projection-Based Statistical Analysis of Full-Chip Leakage Power with Non-Log-Normal Distributions","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Projection-Based+Statistical+Analysis+of+Full-Chip+Leakage+Power+with+Non-Log-Normal+Distributions%22+author%3D%22Xin+Li%22&btnG=",""
"52","4.7273","DAC-2006-12(10)-0931.PDF","Ping-Hung Yuh","Placement of Digital Microfluidic Biochips Using the T-tree Formulation","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Placement+of+Digital+Microfluidic+Biochips+Using+the+T-tree+Formulation%22+author%3D%22Ping-Hung+Yuh%22&btnG=",""
"153","13.9091","DAC-2006-12(01)-0057.PDF","Kanak Agarwal","Statistical Analysis of SRAM Cell Stability","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Statistical+Analysis+of+SRAM+Cell+Stability%22+author%3D%22Kanak+Agarwal%22&btnG=",""
"38","3.4545","DAC-2006-12(01)-0043.PDF","Ramkumar Jayaseelan","Exploiting Forwarding to Improve Data Bandwidth of Instruction-Set Extensions","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Exploiting+Forwarding+to+Improve+Data+Bandwidth+of+Instruction-Set+Extensions%22+author%3D%22Ramkumar+Jayaseelan%22&btnG=",""
"32","2.9091","DAC-2006-12(07)-0695.PDF","Pablo Viana","Configurable Cache Subsetting for Fast Cache Tuning","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Configurable+Cache+Subsetting+for+Fast+Cache+Tuning%22+author%3D%22Pablo+Viana%22&btnG=",""
"20","1.8182","DAC-2006-12(04)-0302.PDF","Yuantao Peng","Low-Power Repeater Insertion With Both Delay and Slew Rate Constraints","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Low-Power+Repeater+Insertion+With+Both+Delay+and+Slew+Rate+Constraints%22+author%3D%22Yuantao+Peng%22&btnG=",""
"17","1.5455","DAC-2006-12(01)-0053.PDF","Xinping Zhu","Prototyping a Fault-Tolerant Multiprocessor SoC with Run-time Fault Recovery","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Prototyping+a+Fault-Tolerant+Multiprocessor+SoC+with+Run-time+Fault+Recovery%22+author%3D%22Xinping+Zhu%22&btnG=",""
"27","2.4545","DAC-2006-12(05)-0413.PDF","Hari Ananthan and Kaushik Roy","A Fully Physical Model for Leakage Distribution under Process Variations in Nanoscale Double-Gate CMOS","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Fully+Physical+Model+for+Leakage+Distribution+under+Process+Variations+in+Nanoscale+Double-Gate+CMOS%22+author%3D%22Hari+Ananthan+and+Kaushik+Roy%22&btnG=",""
"9","0.7500","DAC-2005-11(02)-0163.PDF","Rong Jiang","A Linear Time Sparse Transformation and Reordering Algorithm for 3D BEM Capacitance Extraction","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Linear+Time+Sparse+Transformation+and+Reordering+Algorithm+for+3D+BEM+Capacitance+Extraction%22+author%3D%22Rong+Jiang%22&btnG=",""
"15","1.3636","DAC-2006-12(10)-1009.PDF","Rohan Mandrekar","System Level Signal and Power Integrity Analysis Methodology for System-In-Package Applications","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=System+Level+Signal+and+Power+Integrity+Analysis+Methodology+for+System-In-Package+Applications%22+author%3D%22Rohan+Mandrekar%22&btnG=",""
"24","2.1818","DAC-2006-12(09)-0857.PDF","Chirag S. Patel","Silicon Carrier for Computer Systems","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Silicon+Carrier+for+Computer+Systems%22+author%3D%22Chirag+S.+Patel%22&btnG=",""
"62","5.1667","DAC-2005-11(01)-0037.PDF","Afshin Abdollahi","An Effective Power Mode Transition Technique in MTCMOS Circuits","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Effective+Power+Mode+Transition+Technique+in+MTCMOS+Circuits%22+author%3D%22Afshin+Abdollahi%22&btnG=",""
"17","1.5455","DAC-2006-12(01)-0085.PDF","Alistair Bruce","Maintaining Consistency Between SystemC and RTL System Designs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Maintaining+Consistency+Between+SystemC+and+RTL+System+Designs%22+author%3D%22Alistair+Bruce%22&btnG=",""
"64","5.8182","DAC-2006-12(08)-0773.PDF","Rajesh Garg","A Design Approach for Radiation­hard Digital Electronics","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Design+Approach+for+Radiation%C2%ADhard+Digital+Electronics%22+author%3D%22Rajesh+Garg%22&btnG=",""
"267","22.2500","DAC-2005-11(06)-0523.PDF","Hongliang Chang","Full-Chip Analysis of Leakage Power Under Process Variations, Including Spatial Correlations","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Full-Chip+Analysis+of+Leakage+Power+Under+Process+Variations%2C+Including+Spatial+Correlations%22+author%3D%22Hongliang+Chang%22&btnG=",""
"121","10.0833","DAC-2005-11(06)-0535.PDF","Ashish Srivastava","Accurate and Efficient Gate-Level Parametric Yield Estimation Considering Correlated Variations in Leakage Power and Performance","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Accurate+and+Efficient+Gate-Level+Parametric+Yield+Estimation+Considering+Correlated+Variations+in+Leakage+Power+and+Performance%22+author%3D%22Ashish+Srivastava%22&btnG=",""
"8","0.7273","DAC-2006-12(07)-0679.PDF","Cristian Soviani","Synthesis of High-Performance Packet Processing Pipelines","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Synthesis+of+High-Performance+Packet+Processing+Pipelines%22+author%3D%22Cristian+Soviani%22&btnG=",""
"76","6.9091","DAC-2006-12(07)-0645.PDF","Joseph A. Paradiso","Systems for Human-Powered Mobile Computing","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Systems+for+Human-Powered+Mobile+Computing%22+author%3D%22Joseph+A.+Paradiso%22&btnG=",""
"11","1.0000","DAC-2006-12(01)-0093.PDF","Philippe Georgelin","Towards A C++-based Design Methodology Facilitating Sequential Equivalence Checking","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Towards+A+C%2B%2B-based+Design+Methodology+Facilitating+Sequential+Equivalence+Checking%22+author%3D%22Philippe+Georgelin%22&btnG=",""
"9","0.7500","DAC-2005-11(05)-0475.PDF","Shih-Hsu Huang","Race-Condition-Aware Clock Skew Scheduling","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Race-Condition-Aware+Clock+Skew+Scheduling%22+author%3D%22Shih-Hsu+Huang%22&btnG=",""
"24","2.1818","DAC-2006-12(03)-0205.PDF","Hao Yu","Fast Analysis of Structured Power Grid by Triangularization Based Structure Preserving Model Order Reduction","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Fast+Analysis+of+Structured+Power+Grid+by+Triangularization+Based+Structure+Preserving+Model+Order+Reduction%22+author%3D%22Hao+Yu%22&btnG=",""
"15","1.2500","DAC-2005-11(03)-0260.PDF","Xi Chen","Simulation Based Deadlock Analysis for System Level Designs","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Simulation+Based+Deadlock+Analysis+for+System+Level+Designs%22+author%3D%22Xi+Chen%22&btnG=",""
