{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "ir[0]",
					"strict" : false
				},
				{
					"name" : "ir[1]",
					"strict" : false
				},
				{
					"name" : "ir[2]",
					"strict" : false
				},
				{
					"name" : "ir[3]",
					"strict" : false
				},
				{
					"name" : "ir[4]",
					"strict" : false
				},
				{
					"name" : "ir[5]",
					"strict" : false
				},
				{
					"name" : "ir[6]",
					"strict" : false
				},
				{
					"name" : "ir[7]",
					"strict" : false
				},
				{
					"name" : "ir[8]",
					"strict" : false
				},
				{
					"name" : "ir[9]",
					"strict" : false
				},
				{
					"name" : "ir[10]",
					"strict" : false
				},
				{
					"name" : "ir[11]",
					"strict" : false
				},
				{
					"name" : "ir[12]",
					"strict" : false
				},
				{
					"name" : "ir[13]",
					"strict" : false
				},
				{
					"name" : "ir[14]",
					"strict" : false
				},
				{
					"name" : "ir[15]",
					"strict" : false
				},
				{
					"name" : "c",
					"strict" : false
				},
				{
					"name" : "z",
					"strict" : false
				},
				{
					"name" : "z_imm",
					"strict" : false
				},
				{
					"name" : "clk",
					"strict" : false
				},
				{
					"name" : "upd_ir",
					"strict" : false
				},
				{
					"name" : "upd_c",
					"strict" : false
				},
				{
					"name" : "alu_ext",
					"strict" : false
				},
				{
					"name" : "alu_sa",
					"strict" : false
				},
				{
					"name" : "alu_ac[1]",
					"strict" : false
				},
				{
					"name" : "alu_ac[0]",
					"strict" : false
				},
				{
					"name" : "alu_bc[1]",
					"strict" : false
				},
				{
					"name" : "alu_bc[0]",
					"strict" : false
				},
				{
					"name" : "alu_cin",
					"strict" : false
				},
				{
					"name" : "alu_op",
					"strict" : false
				},
				{
					"name" : "upd_z",
					"strict" : false
				},
				{
					"name" : "m_we",
					"strict" : false
				},
				{
					"name" : "m_re",
					"strict" : false
				},
				{
					"name" : "m_dc",
					"strict" : false
				},
				{
					"name" : "m_rac",
					"strict" : false
				},
				{
					"name" : "upd_tr",
					"strict" : false
				},
				{
					"name" : "upd_pc",
					"strict" : false
				},
				{
					"name" : "rf_r1ac[0]",
					"strict" : false
				},
				{
					"name" : "rf_r1c",
					"strict" : false
				},
				{
					"name" : "rf_r1ac[1]",
					"strict" : false
				},
				{
					"name" : "rf_r1ac[2]",
					"strict" : false
				},
				{
					"name" : "rf_re1",
					"strict" : false
				},
				{
					"name" : "rf_re2",
					"strict" : false
				},
				{
					"name" : "rf_dc[1]",
					"strict" : false
				},
				{
					"name" : "rf_dc[0]",
					"strict" : false
				},
				{
					"name" : "rf_wc[1]",
					"strict" : false
				},
				{
					"name" : "rf_wc[0]",
					"strict" : false
				},
				{
					"name" : "rf_wac[0]",
					"strict" : false
				},
				{
					"name" : "rf_we",
					"strict" : false
				},
				{
					"name" : "rf_wac[2]",
					"strict" : false
				},
				{
					"name" : "rf_wac[1]",
					"strict" : false
				}
			]
		}
	]
}