
*** Running vivado
    with args -log i2c_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_test.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source i2c_test.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.047 ; gain = 0.023 ; free physical = 20977 ; free virtual = 27797
Command: read_checkpoint -auto_incremental -incremental /home/jb/fpga/soundfx/soundfx.srcs/utils_1/imports/synth_1/i2c_master_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jb/fpga/soundfx/soundfx.srcs/utils_1/imports/synth_1/i2c_master_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top i2c_test -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 305931
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.191 ; gain = 374.801 ; free physical = 19967 ; free virtual = 26786
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2c_test' [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/new/i2c_test.vhd:20]
INFO: [Synth 8-638] synthesizing module 'audio_codec_config' [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/new/audio_codec_config.vhd:20]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/new/i2c_master.vhd:54]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (0#1) [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/new/i2c_master.vhd:54]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/new/counter.vhd:18]
	Parameter MAX_VALUE bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/new/counter.vhd:18]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/new/counter.vhd:18]
	Parameter MAX_VALUE bound to: 1250000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (0#1) [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/new/counter.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'audio_codec_config' (0#1) [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/new/audio_codec_config.vhd:20]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/jb/fpga/soundfx/soundfx.runs/synth_1/.Xil/Vivado-305887-macbuntu/realtime/clk_wiz_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'i2c_test' (0#1) [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/new/i2c_test.vhd:20]
WARNING: [Synth 8-3848] Net ac_pblrc in module/entity i2c_test does not have driver. [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/new/i2c_test.vhd:13]
WARNING: [Synth 8-3848] Net ac_reclrc in module/entity i2c_test does not have driver. [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/new/i2c_test.vhd:14]
WARNING: [Synth 8-3917] design i2c_test has port ac_muten driven by constant 1
WARNING: [Synth 8-7129] Port ac_pblrc in module i2c_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port ac_reclrc in module i2c_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module i2c_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2084.129 ; gain = 445.738 ; free physical = 19868 ; free virtual = 26689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2101.941 ; gain = 463.551 ; free physical = 19866 ; free virtual = 26686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2101.941 ; gain = 463.551 ; free physical = 19866 ; free virtual = 26686
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2101.941 ; gain = 0.000 ; free physical = 19866 ; free virtual = 26686
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jb/fpga/soundfx/soundfx.runs/synth_1/.Xil/Vivado-305887-macbuntu/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [/home/jb/fpga/soundfx/soundfx.runs/synth_1/.Xil/Vivado-305887-macbuntu/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Parsing XDC File [/home/jb/fpga/soundfx/soundfx.srcs/constrs_1/imports/fpga/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'ac_pbdat'. [/home/jb/fpga/soundfx/soundfx.srcs/constrs_1/imports/fpga/Zybo-Z7-Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'ac_recdat'. [/home/jb/fpga/soundfx/soundfx.srcs/constrs_1/imports/fpga/Zybo-Z7-Master.xdc:50]
Finished Parsing XDC File [/home/jb/fpga/soundfx/soundfx.srcs/constrs_1/imports/fpga/Zybo-Z7-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jb/fpga/soundfx/soundfx.srcs/constrs_1/imports/fpga/Zybo-Z7-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/i2c_test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jb/fpga/soundfx/soundfx.srcs/constrs_1/imports/fpga/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.691 ; gain = 0.000 ; free physical = 19855 ; free virtual = 26675
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.691 ; gain = 0.000 ; free physical = 19855 ; free virtual = 26675
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19848 ; free virtual = 26668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19848 ; free virtual = 26668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/jb/fpga/soundfx/soundfx.runs/synth_1/.Xil/Vivado-305887-macbuntu/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/jb/fpga/soundfx/soundfx.runs/synth_1/.Xil/Vivado-305887-macbuntu/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19848 ; free virtual = 26668
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'audio_codec_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
       wait_for_i2c_init |                              001 |                              001
               send_byte |                              010 |                              010
          tx_in_progress |                              011 |                              011
            wait_for_ack |                              100 |                              100
                finished |                              101 |                              110
      wait_for_capacitor |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'audio_codec_config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19847 ; free virtual = 26668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   11 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	  24 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design i2c_test has port ac_muten driven by constant 1
WARNING: [Synth 8-7129] Port ac_pblrc in module i2c_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port ac_reclrc in module i2c_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module i2c_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19845 ; free virtual = 26671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19835 ; free virtual = 26661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19835 ; free virtual = 26660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (audio_codec_config/i2c_master/FSM_onehot_state_reg[7]) is unused and will be removed from module i2c_test.
WARNING: [Synth 8-3332] Sequential element (audio_codec_config/i2c_master/FSM_onehot_state_reg[6]) is unused and will be removed from module i2c_test.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19835 ; free virtual = 26660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19830 ; free virtual = 26655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19830 ; free virtual = 26655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19830 ; free virtual = 26655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19830 ; free virtual = 26656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19830 ; free virtual = 26656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19830 ; free virtual = 26656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    11|
|3     |LUT1    |     3|
|4     |LUT2    |    18|
|5     |LUT3    |     7|
|6     |LUT4    |    15|
|7     |LUT5    |    25|
|8     |LUT6    |    31|
|9     |MUXF7   |     3|
|10    |MUXF8   |     1|
|11    |FDCE    |    20|
|12    |FDPE    |     6|
|13    |FDRE    |    51|
|14    |IBUF    |     1|
|15    |IOBUF   |     2|
|16    |OBUF    |     7|
|17    |OBUFT   |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19830 ; free virtual = 26655
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2245.691 ; gain = 463.551 ; free physical = 19830 ; free virtual = 26656
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2245.691 ; gain = 607.301 ; free physical = 19830 ; free virtual = 26656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.691 ; gain = 0.000 ; free physical = 20125 ; free virtual = 26951
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.691 ; gain = 0.000 ; free physical = 20136 ; free virtual = 26961
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete | Checksum: b971c1c6
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2245.691 ; gain = 951.832 ; free physical = 20136 ; free virtual = 26961
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1753.546; main = 1447.875; forked = 367.830
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3192.480; main = 2245.695; forked = 978.801
INFO: [Common 17-1381] The checkpoint '/home/jb/fpga/soundfx/soundfx.runs/synth_1/i2c_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_test_utilization_synth.rpt -pb i2c_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 13 17:53:04 2023...
