// Seed: 968705584
module module_0 (
    output wor id_0,
    input uwire id_1,
    output wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wand id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    input supply0 id_10,
    output tri0 id_11,
    input supply1 id_12,
    input uwire id_13,
    input tri1 id_14,
    input supply1 id_15,
    output tri1 id_16,
    input supply0 id_17,
    input tri0 id_18,
    output wor id_19,
    input tri id_20,
    output tri0 id_21,
    input tri id_22,
    input supply1 id_23,
    output uwire id_24,
    output tri0 id_25,
    input wor id_26,
    input tri1 id_27,
    output tri0 id_28,
    input wire id_29
);
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd57
) (
    input supply1 id_0,
    input wand id_1,
    output tri0 _id_2,
    output wire id_3,
    input tri id_4,
    output tri0 id_5,
    output tri id_6,
    input uwire id_7,
    output supply0 id_8,
    input uwire id_9,
    output wire id_10,
    output tri id_11,
    output uwire id_12,
    output wire id_13
);
  logic id_15;
  wire  id_16;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_11,
      id_4,
      id_9,
      id_4,
      id_13,
      id_5,
      id_1,
      id_9,
      id_9,
      id_10,
      id_7,
      id_1,
      id_4,
      id_1,
      id_10,
      id_0,
      id_4,
      id_5,
      id_9,
      id_8,
      id_7,
      id_0,
      id_8,
      id_6,
      id_9,
      id_4,
      id_5,
      id_4
  );
  logic ["" : -1  <->  id_2] id_17;
  ;
endmodule
