[INF:CM0023] Creating log file ../../build/tests/ModPortTest/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

PP PREPROCESS FILE: top.v
PP TOKENS: 
[@0,0:5='module',<53>,1:0]
[@1,6:6=' ',<71>,1:6]
[@2,7:15='dff0_test',<70>,1:7]
[@3,16:16='(',<83>,1:16]
[@4,17:18='n1',<70>,1:17]
[@5,19:19=')',<84>,1:19]
[@6,20:20=';',<93>,1:20]
[@7,21:21='\n',<79>,1:21]
[@8,22:23='  ',<71>,2:0]
[@9,24:24='(',<83>,2:2]
[@10,25:25='*',<93>,2:3]
[@11,26:26=' ',<71>,2:4]
[@12,27:30='init',<70>,2:5]
[@13,31:31=' ',<71>,2:9]
[@14,32:32='=',<86>,2:10]
[@15,33:33=' ',<71>,2:11]
[@16,34:39='32'd1 ',<75>,2:12]
[@17,40:40='*',<93>,2:18]
[@18,41:41=')',<84>,2:19]
[@19,42:42='\n',<79>,2:20]
[@20,43:44='  ',<71>,3:0]
[@21,45:50='output',<70>,3:2]
[@22,51:51=' ',<71>,3:8]
[@23,52:53='n1',<70>,3:9]
[@24,54:54=';',<93>,3:11]
[@25,55:55='\n',<79>,3:12]
[@26,56:57='  ',<71>,4:0]
[@27,58:60='reg',<70>,4:2]
[@28,61:61=' ',<71>,4:5]
[@29,62:63='n1',<70>,4:6]
[@30,64:64=' ',<71>,4:8]
[@31,65:65='=',<86>,4:9]
[@32,66:66=' ',<71>,4:10]
[@33,67:71='32'd0',<75>,4:11]
[@34,72:72=';',<93>,4:16]
[@35,73:73='\n',<79>,4:17]
[@36,74:82='endmodule',<54>,5:0]
[@37,83:83='\n',<79>,5:9]
[@38,84:84='\n',<79>,6:0]
[@39,85:85='\n',<79>,7:0]
[@40,86:94='interface',<55>,8:0]
[@41,95:95=' ',<71>,8:9]
[@42,96:102='AXI_BUS',<70>,8:10]
[@43,103:103=' ',<71>,8:17]
[@44,104:104='#',<93>,8:18]
[@45,105:105='(',<83>,8:19]
[@46,106:106='\n',<79>,8:20]
[@47,107:107=' ',<71>,9:0]
[@48,108:116='parameter',<70>,9:1]
[@49,117:117=' ',<71>,9:10]
[@50,118:129='AXI_ID_WIDTH',<70>,9:11]
[@51,130:132='   ',<71>,9:23]
[@52,133:133='=',<86>,9:26]
[@53,134:134=' ',<71>,9:27]
[@54,135:135='-',<93>,9:28]
[@55,136:136='1',<75>,9:29]
[@56,137:137='\n',<79>,9:30]
[@57,138:138=')',<84>,10:0]
[@58,139:139=';',<93>,10:1]
[@59,140:140='\n',<79>,10:2]
[@60,141:141='\n',<79>,11:0]
[@61,142:143='  ',<71>,12:0]
[@62,144:150='typedef',<70>,12:2]
[@63,151:151=' ',<71>,12:9]
[@64,152:156='logic',<70>,12:10]
[@65,157:157=' ',<71>,12:15]
[@66,158:158='[',<91>,12:16]
[@67,159:170='AXI_ID_WIDTH',<70>,12:17]
[@68,171:171='-',<93>,12:29]
[@69,172:172='1',<75>,12:30]
[@70,173:173=':',<93>,12:31]
[@71,174:174='0',<75>,12:32]
[@72,175:175=']',<92>,12:33]
[@73,176:178='   ',<71>,12:34]
[@74,179:182='id_t',<70>,12:37]
[@75,183:183=';',<93>,12:41]
[@76,184:184='\n',<79>,12:42]
[@77,185:186='  ',<71>,13:0]
[@78,187:187='\n',<79>,13:2]
[@79,188:189='  ',<71>,14:0]
[@80,190:194='id_t1',<70>,14:2]
[@81,195:201='       ',<71>,14:7]
[@82,202:206='aw_id',<70>,14:14]
[@83,207:207=';',<93>,14:19]
[@84,208:208='\n',<79>,14:20]
[@85,209:211='   ',<71>,15:0]
[@86,212:212='\n',<79>,15:3]
[@87,213:214='  ',<71>,16:0]
[@88,215:221='modport',<70>,16:2]
[@89,222:222=' ',<71>,16:9]
[@90,223:228='Master',<70>,16:10]
[@91,229:229=' ',<71>,16:16]
[@92,230:230='(',<83>,16:17]
[@93,231:231='\n',<79>,16:18]
[@94,232:235='    ',<71>,17:0]
[@95,236:241='output',<70>,17:4]
[@96,242:242=' ',<71>,17:10]
[@97,243:247='aw_id',<70>,17:11]
[@98,248:248='\n',<79>,17:16]
[@99,249:250='  ',<71>,18:0]
[@100,251:251=')',<84>,18:2]
[@101,252:252=';',<93>,18:3]
[@102,253:253='\n',<79>,18:4]
[@103,254:254='\n',<79>,19:0]
[@104,255:256='  ',<71>,20:0]
[@105,257:260='id_t',<70>,20:2]
[@106,261:267='       ',<71>,20:6]
[@107,268:272='rw_id',<70>,20:13]
[@108,273:273=';',<93>,20:18]
[@109,274:274='\n',<79>,20:19]
[@110,275:277='   ',<71>,21:0]
[@111,278:278='\n',<79>,21:3]
[@112,279:280='  ',<71>,22:0]
[@113,281:287='modport',<70>,22:2]
[@114,288:288=' ',<71>,22:9]
[@115,289:293='Slave',<70>,22:10]
[@116,294:294=' ',<71>,22:15]
[@117,295:295='(',<83>,22:16]
[@118,296:296='\n',<79>,22:17]
[@119,297:300='    ',<71>,23:0]
[@120,301:306='output',<70>,23:4]
[@121,307:307=' ',<71>,23:10]
[@122,308:312='ww_id',<70>,23:11]
[@123,313:313='\n',<79>,23:16]
[@124,314:315='  ',<71>,24:0]
[@125,316:316=')',<84>,24:2]
[@126,317:317=';',<93>,24:3]
[@127,318:318='\n',<79>,24:4]
[@128,319:319='\n',<79>,25:0]
[@129,320:331='endinterface',<56>,26:0]
[@130,332:332='\n',<79>,26:12]
[@131,333:333='\n',<79>,27:0]
[@132,334:334='\n',<79>,28:0]
[@133,335:343='interface',<55>,29:0]
[@134,344:344=' ',<71>,29:9]
[@135,345:350='mem_if',<70>,29:10]
[@136,351:351=' ',<71>,29:16]
[@137,352:352='(',<83>,29:17]
[@138,353:357='input',<70>,29:18]
[@139,358:358=' ',<71>,29:23]
[@140,359:362='wire',<70>,29:24]
[@141,363:363=' ',<71>,29:28]
[@142,364:366='clk',<70>,29:29]
[@143,367:367=')',<84>,29:32]
[@144,368:368=';',<93>,29:33]
[@145,369:369='\n',<79>,29:34]
[@146,370:370='\n',<79>,30:0]
[@147,371:372='  ',<71>,31:0]
[@148,373:379='modport',<70>,31:2]
[@149,380:381='  ',<71>,31:9]
[@150,382:387='system',<70>,31:11]
[@151,388:388=' ',<71>,31:17]
[@152,389:389='(',<83>,31:18]
[@153,390:394='input',<70>,31:19]
[@154,395:395=' ',<71>,31:24]
[@155,396:398='clk',<70>,31:25]
[@156,399:399=')',<84>,31:28]
[@157,400:400=';',<93>,31:29]
[@158,401:401='\n',<79>,31:30]
[@159,402:403='  ',<71>,32:0]
[@160,404:410='modport',<70>,32:2]
[@161,411:412='  ',<71>,32:9]
[@162,413:418='memory',<70>,32:11]
[@163,419:419=' ',<71>,32:17]
[@164,420:420='(',<83>,32:18]
[@165,421:426='output',<70>,32:19]
[@166,427:427=' ',<71>,32:25]
[@167,428:430='clk',<70>,32:26]
[@168,431:431=')',<84>,32:29]
[@169,432:432=';',<93>,32:30]
[@170,433:433='\n',<79>,32:31]
[@171,434:434=' ',<71>,33:0]
[@172,435:435='\n',<79>,33:1]
[@173,436:447='endinterface',<56>,34:0]
[@174,448:448='\n',<79>,34:12]
[@175,449:449='\n',<79>,35:0]
[@176,450:455='module',<53>,36:0]
[@177,456:456=' ',<71>,36:6]
[@178,457:468='memory_ctrl1',<70>,36:7]
[@179,469:469=' ',<71>,36:19]
[@180,470:470='(',<83>,36:20]
[@181,471:476='mem_if',<70>,36:21]
[@182,477:477='.',<93>,36:27]
[@183,478:484='system1',<70>,36:28]
[@184,485:485=' ',<71>,36:35]
[@185,486:488='sif',<70>,36:36]
[@186,489:489=')',<84>,36:39]
[@187,490:490=';',<93>,36:40]
[@188,491:491='\n',<79>,36:41]
[@189,492:492='\n',<79>,37:0]
[@190,493:499='typedef',<70>,38:0]
[@191,500:501='  ',<71>,38:7]
[@192,502:505='enum',<70>,38:9]
[@193,506:506=' ',<71>,38:13]
[@194,507:507='{',<89>,38:14]
[@195,508:511='IDLE',<70>,38:15]
[@196,512:512=',',<85>,38:19]
[@197,513:517='WRITE',<70>,38:20]
[@198,518:518=',',<85>,38:25]
[@199,519:522='READ',<70>,38:26]
[@200,523:523=',',<85>,38:30]
[@201,524:527='DONE',<70>,38:31]
[@202,528:528='}',<90>,38:35]
[@203,529:529=' ',<71>,38:36]
[@204,530:534='fsm_t',<70>,38:37]
[@205,535:535=';',<93>,38:42]
[@206,536:536='\n',<79>,38:43]
[@207,537:537='\n',<79>,39:0]
[@208,538:542='fsm_t',<70>,40:0]
[@209,543:543=' ',<71>,40:5]
[@210,544:548='state',<70>,40:6]
[@211,549:549=';',<93>,40:11]
[@212,550:550='\n',<79>,40:12]
[@213,551:551='\n',<79>,41:0]
[@214,552:552='\n',<79>,42:0]
[@215,553:561='endmodule',<54>,43:0]
[@216,562:562='\n',<79>,43:9]
[@217,563:563='\n',<79>,44:0]
[@218,564:569='module',<53>,45:0]
[@219,570:570=' ',<71>,45:6]
[@220,571:582='memory_ctrl2',<70>,45:7]
[@221,583:583=' ',<71>,45:19]
[@222,584:584='(',<83>,45:20]
[@223,585:590='mem_if',<70>,45:21]
[@224,591:591='.',<93>,45:27]
[@225,592:597='system',<70>,45:28]
[@226,598:598=' ',<71>,45:34]
[@227,599:601='sif',<70>,45:35]
[@228,602:602=')',<84>,45:38]
[@229,603:603=';',<93>,45:39]
[@230,604:604='\n',<79>,45:40]
[@231,605:605='\n',<79>,46:0]
[@232,606:612='typedef',<70>,47:0]
[@233,613:614='  ',<71>,47:7]
[@234,615:618='enum',<70>,47:9]
[@235,619:619=' ',<71>,47:13]
[@236,620:620='{',<89>,47:14]
[@237,621:624='IDLE',<70>,47:15]
[@238,625:625=',',<85>,47:19]
[@239,626:630='WRITE',<70>,47:20]
[@240,631:631=',',<85>,47:25]
[@241,632:635='READ',<70>,47:26]
[@242,636:636=',',<85>,47:30]
[@243,637:640='DONE',<70>,47:31]
[@244,641:641='}',<90>,47:35]
[@245,642:642=' ',<71>,47:36]
[@246,643:647='fsm_t',<70>,47:37]
[@247,648:648=';',<93>,47:42]
[@248,649:649='\n',<79>,47:43]
[@249,650:650='\n',<79>,48:0]
[@250,651:655='fsm_t',<70>,49:0]
[@251,656:656=' ',<71>,49:5]
[@252,657:661='state',<70>,49:6]
[@253,662:662=';',<93>,49:11]
[@254,663:663='\n',<79>,49:12]
[@255,664:664='\n',<79>,50:0]
[@256,665:666='DD',<70>,51:0]
[@257,667:667=' ',<71>,51:2]
[@258,668:668='t',<70>,51:3]
[@259,669:669=';',<93>,51:4]
[@260,670:670='\n',<79>,51:5]
[@261,671:671='\n',<79>,52:0]
[@262,672:680='endmodule',<54>,53:0]
[@263,681:681='\n',<79>,53:9]
[@264,682:682='\n',<79>,54:0]
[@265,683:683='\n',<79>,55:0]
[@266,684:683='<EOF>',<-1>,56:0]
PP TREE: (top_level_rule null_rule (source_text (description (module module)) (description (text_blob  )) (description (text_blob dff0_test)) (description (text_blob ()) (description (text_blob n1)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob ()) (description (text_blob *)) (description (text_blob  )) (description (text_blob init)) (description (text_blob  )) (description (text_blob =)) (description (text_blob  )) (description (number 32'd1 )) (description (text_blob *)) (description (text_blob ))) (description (text_blob \n)) (description (text_blob   )) (description (text_blob output)) (description (text_blob  )) (description (text_blob n1)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob reg)) (description (text_blob  )) (description (text_blob n1)) (description (text_blob  )) (description (text_blob =)) (description (text_blob  )) (description (number 32'd0)) (description (text_blob ;)) (description (text_blob \n)) (description (endmodule endmodule)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob \n)) (description (sv_interface interface)) (description (text_blob  )) (description (text_blob AXI_BUS)) (description (text_blob  )) (description (text_blob #)) (description (text_blob ()) (description (text_blob \n)) (description (text_blob  )) (description (text_blob parameter)) (description (text_blob  )) (description (text_blob AXI_ID_WIDTH)) (description (text_blob    )) (description (text_blob =)) (description (text_blob  )) (description (text_blob -)) (description (number 1)) (description (text_blob \n)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob typedef)) (description (text_blob  )) (description (text_blob logic)) (description (text_blob  )) (description (text_blob [)) (description (text_blob AXI_ID_WIDTH)) (description (text_blob -)) (description (number 1)) (description (text_blob :)) (description (number 0)) (description (text_blob ])) (description (text_blob    )) (description (text_blob id_t)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob \n)) (description (text_blob   )) (description (text_blob id_t1)) (description (text_blob        )) (description (text_blob aw_id)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob    )) (description (text_blob \n)) (description (text_blob   )) (description (text_blob modport)) (description (text_blob  )) (description (text_blob Master)) (description (text_blob  )) (description (text_blob ()) (description (text_blob \n)) (description (text_blob     )) (description (text_blob output)) (description (text_blob  )) (description (text_blob aw_id)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob id_t)) (description (text_blob        )) (description (text_blob rw_id)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob    )) (description (text_blob \n)) (description (text_blob   )) (description (text_blob modport)) (description (text_blob  )) (description (text_blob Slave)) (description (text_blob  )) (description (text_blob ()) (description (text_blob \n)) (description (text_blob     )) (description (text_blob output)) (description (text_blob  )) (description (text_blob ww_id)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (endinterface endinterface)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob \n)) (description (sv_interface interface)) (description (text_blob  )) (description (text_blob mem_if)) (description (text_blob  )) (description (text_blob ()) (description (text_blob input)) (description (text_blob  )) (description (text_blob wire)) (description (text_blob  )) (description (text_blob clk)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob modport)) (description (text_blob   )) (description (text_blob system)) (description (text_blob  )) (description (text_blob ()) (description (text_blob input)) (description (text_blob  )) (description (text_blob clk)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob modport)) (description (text_blob   )) (description (text_blob memory)) (description (text_blob  )) (description (text_blob ()) (description (text_blob output)) (description (text_blob  )) (description (text_blob clk)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob  )) (description (text_blob \n)) (description (endinterface endinterface)) (description (text_blob \n)) (description (text_blob \n)) (description (module module)) (description (text_blob  )) (description (text_blob memory_ctrl1)) (description (text_blob  )) (description (text_blob ()) (description (text_blob mem_if)) (description (text_blob .)) (description (text_blob system1)) (description (text_blob  )) (description (text_blob sif)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob typedef)) (description (text_blob   )) (description (text_blob enum)) (description (text_blob  )) (description (text_blob {)) (description (text_blob IDLE)) (description (text_blob ,)) (description (text_blob WRITE)) (description (text_blob ,)) (description (text_blob READ)) (description (text_blob ,)) (description (text_blob DONE)) (description (text_blob })) (description (text_blob  )) (description (text_blob fsm_t)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob fsm_t)) (description (text_blob  )) (description (text_blob state)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob \n)) (description (endmodule endmodule)) (description (text_blob \n)) (description (text_blob \n)) (description (module module)) (description (text_blob  )) (description (text_blob memory_ctrl2)) (description (text_blob  )) (description (text_blob ()) (description (text_blob mem_if)) (description (text_blob .)) (description (text_blob system)) (description (text_blob  )) (description (text_blob sif)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob typedef)) (description (text_blob   )) (description (text_blob enum)) (description (text_blob  )) (description (text_blob {)) (description (text_blob IDLE)) (description (text_blob ,)) (description (text_blob WRITE)) (description (text_blob ,)) (description (text_blob READ)) (description (text_blob ,)) (description (text_blob DONE)) (description (text_blob })) (description (text_blob  )) (description (text_blob fsm_t)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob fsm_t)) (description (text_blob  )) (description (text_blob state)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob DD)) (description (text_blob  )) (description (text_blob t)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (endmodule endmodule)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob \n))) <EOF>)

LIB:  work
FILE: top.v
n<> u<0> t<Null_rule> p<534> s<533> l<1>
n<> u<1> t<Module> p<2> l<1>
n<module> u<2> t<Description> p<533> c<1> s<4> l<1>
n<> u<3> t<Spaces> p<4> l<1>
n<> u<4> t<Text_blob> p<533> c<3> s<6> l<1>
n<dff0_test> u<5> t<Ps_identifier> p<6> l<1>
n<dff0_test> u<6> t<Text_blob> p<533> c<5> s<8> l<1>
n<(> u<7> t<Text_blob> p<8> l<1>
n<(> u<8> t<Text_blob> p<533> c<7> s<10> l<1>
n<n1> u<9> t<Ps_identifier> p<10> l<1>
n<n1> u<10> t<Text_blob> p<533> c<9> s<12> l<1>
n<)> u<11> t<Text_blob> p<12> l<1>
n<)> u<12> t<Text_blob> p<533> c<11> s<14> l<1>
n<;> u<13> t<Text_blob> p<14> l<1>
n<;> u<14> t<Text_blob> p<533> c<13> s<16> l<1>
n<> u<15> t<CR> p<16> l<1>
n<> u<16> t<Text_blob> p<533> c<15> s<18> l<1>
n<> u<17> t<Spaces> p<18> l<2>
n<> u<18> t<Text_blob> p<533> c<17> s<20> l<2>
n<(> u<19> t<Text_blob> p<20> l<2>
n<(> u<20> t<Text_blob> p<533> c<19> s<22> l<2>
n<*> u<21> t<Text_blob> p<22> l<2>
n<*> u<22> t<Text_blob> p<533> c<21> s<24> l<2>
n<> u<23> t<Spaces> p<24> l<2>
n<> u<24> t<Text_blob> p<533> c<23> s<26> l<2>
n<init> u<25> t<Ps_identifier> p<26> l<2>
n<init> u<26> t<Text_blob> p<533> c<25> s<28> l<2>
n<> u<27> t<Spaces> p<28> l<2>
n<> u<28> t<Text_blob> p<533> c<27> s<30> l<2>
n<=> u<29> t<Text_blob> p<30> l<2>
n<=> u<30> t<Text_blob> p<533> c<29> s<32> l<2>
n<> u<31> t<Spaces> p<32> l<2>
n<> u<32> t<Text_blob> p<533> c<31> s<34> l<2>
n<32'd1 > u<33> t<Number> p<34> l<2>
n<32'd1 > u<34> t<Description> p<533> c<33> s<36> l<2>
n<*> u<35> t<Text_blob> p<36> l<2>
n<*> u<36> t<Text_blob> p<533> c<35> s<38> l<2>
n<)> u<37> t<Text_blob> p<38> l<2>
n<)> u<38> t<Text_blob> p<533> c<37> s<40> l<2>
n<> u<39> t<CR> p<40> l<2>
n<> u<40> t<Text_blob> p<533> c<39> s<42> l<2>
n<> u<41> t<Spaces> p<42> l<3>
n<> u<42> t<Text_blob> p<533> c<41> s<44> l<3>
n<output> u<43> t<Ps_identifier> p<44> l<3>
n<output> u<44> t<Text_blob> p<533> c<43> s<46> l<3>
n<> u<45> t<Spaces> p<46> l<3>
n<> u<46> t<Text_blob> p<533> c<45> s<48> l<3>
n<n1> u<47> t<Ps_identifier> p<48> l<3>
n<n1> u<48> t<Text_blob> p<533> c<47> s<50> l<3>
n<;> u<49> t<Text_blob> p<50> l<3>
n<;> u<50> t<Text_blob> p<533> c<49> s<52> l<3>
n<> u<51> t<CR> p<52> l<3>
n<> u<52> t<Text_blob> p<533> c<51> s<54> l<3>
n<> u<53> t<Spaces> p<54> l<4>
n<> u<54> t<Text_blob> p<533> c<53> s<56> l<4>
n<reg> u<55> t<Ps_identifier> p<56> l<4>
n<reg> u<56> t<Text_blob> p<533> c<55> s<58> l<4>
n<> u<57> t<Spaces> p<58> l<4>
n<> u<58> t<Text_blob> p<533> c<57> s<60> l<4>
n<n1> u<59> t<Ps_identifier> p<60> l<4>
n<n1> u<60> t<Text_blob> p<533> c<59> s<62> l<4>
n<> u<61> t<Spaces> p<62> l<4>
n<> u<62> t<Text_blob> p<533> c<61> s<64> l<4>
n<=> u<63> t<Text_blob> p<64> l<4>
n<=> u<64> t<Text_blob> p<533> c<63> s<66> l<4>
n<> u<65> t<Spaces> p<66> l<4>
n<> u<66> t<Text_blob> p<533> c<65> s<68> l<4>
n<32'd0> u<67> t<Number> p<68> l<4>
n<32'd0> u<68> t<Description> p<533> c<67> s<70> l<4>
n<;> u<69> t<Text_blob> p<70> l<4>
n<;> u<70> t<Text_blob> p<533> c<69> s<72> l<4>
n<> u<71> t<CR> p<72> l<4>
n<> u<72> t<Text_blob> p<533> c<71> s<74> l<4>
n<> u<73> t<Endmodule> p<74> l<5>
n<endmodule> u<74> t<Description> p<533> c<73> s<76> l<5>
n<> u<75> t<CR> p<76> l<5>
n<> u<76> t<Text_blob> p<533> c<75> s<78> l<5>
n<> u<77> t<CR> p<78> l<6>
n<> u<78> t<Text_blob> p<533> c<77> s<80> l<6>
n<> u<79> t<CR> p<80> l<7>
n<> u<80> t<Text_blob> p<533> c<79> s<82> l<7>
n<> u<81> t<Sv_interface> p<82> l<8>
n<interface> u<82> t<Description> p<533> c<81> s<84> l<8>
n<> u<83> t<Spaces> p<84> l<8>
n<> u<84> t<Text_blob> p<533> c<83> s<86> l<8>
n<AXI_BUS> u<85> t<Ps_identifier> p<86> l<8>
n<AXI_BUS> u<86> t<Text_blob> p<533> c<85> s<88> l<8>
n<> u<87> t<Spaces> p<88> l<8>
n<> u<88> t<Text_blob> p<533> c<87> s<90> l<8>
n<#> u<89> t<Text_blob> p<90> l<8>
n<#> u<90> t<Text_blob> p<533> c<89> s<92> l<8>
n<(> u<91> t<Text_blob> p<92> l<8>
n<(> u<92> t<Text_blob> p<533> c<91> s<94> l<8>
n<> u<93> t<CR> p<94> l<8>
n<> u<94> t<Text_blob> p<533> c<93> s<96> l<8>
n<> u<95> t<Spaces> p<96> l<9>
n<> u<96> t<Text_blob> p<533> c<95> s<98> l<9>
n<parameter> u<97> t<Ps_identifier> p<98> l<9>
n<parameter> u<98> t<Text_blob> p<533> c<97> s<100> l<9>
n<> u<99> t<Spaces> p<100> l<9>
n<> u<100> t<Text_blob> p<533> c<99> s<102> l<9>
n<AXI_ID_WIDTH> u<101> t<Ps_identifier> p<102> l<9>
n<AXI_ID_WIDTH> u<102> t<Text_blob> p<533> c<101> s<104> l<9>
n<> u<103> t<Spaces> p<104> l<9>
n<> u<104> t<Text_blob> p<533> c<103> s<106> l<9>
n<=> u<105> t<Text_blob> p<106> l<9>
n<=> u<106> t<Text_blob> p<533> c<105> s<108> l<9>
n<> u<107> t<Spaces> p<108> l<9>
n<> u<108> t<Text_blob> p<533> c<107> s<110> l<9>
n<-> u<109> t<Text_blob> p<110> l<9>
n<-> u<110> t<Text_blob> p<533> c<109> s<112> l<9>
n<1> u<111> t<Number> p<112> l<9>
n<1> u<112> t<Description> p<533> c<111> s<114> l<9>
n<> u<113> t<CR> p<114> l<9>
n<> u<114> t<Text_blob> p<533> c<113> s<116> l<9>
n<)> u<115> t<Text_blob> p<116> l<10>
n<)> u<116> t<Text_blob> p<533> c<115> s<118> l<10>
n<;> u<117> t<Text_blob> p<118> l<10>
n<;> u<118> t<Text_blob> p<533> c<117> s<120> l<10>
n<> u<119> t<CR> p<120> l<10>
n<> u<120> t<Text_blob> p<533> c<119> s<122> l<10>
n<> u<121> t<CR> p<122> l<11>
n<> u<122> t<Text_blob> p<533> c<121> s<124> l<11>
n<> u<123> t<Spaces> p<124> l<12>
n<> u<124> t<Text_blob> p<533> c<123> s<126> l<12>
n<typedef> u<125> t<Ps_identifier> p<126> l<12>
n<typedef> u<126> t<Text_blob> p<533> c<125> s<128> l<12>
n<> u<127> t<Spaces> p<128> l<12>
n<> u<128> t<Text_blob> p<533> c<127> s<130> l<12>
n<logic> u<129> t<Ps_identifier> p<130> l<12>
n<logic> u<130> t<Text_blob> p<533> c<129> s<132> l<12>
n<> u<131> t<Spaces> p<132> l<12>
n<> u<132> t<Text_blob> p<533> c<131> s<134> l<12>
n<[> u<133> t<Text_blob> p<134> l<12>
n<[> u<134> t<Text_blob> p<533> c<133> s<136> l<12>
n<AXI_ID_WIDTH> u<135> t<Ps_identifier> p<136> l<12>
n<AXI_ID_WIDTH> u<136> t<Text_blob> p<533> c<135> s<138> l<12>
n<-> u<137> t<Text_blob> p<138> l<12>
n<-> u<138> t<Text_blob> p<533> c<137> s<140> l<12>
n<1> u<139> t<Number> p<140> l<12>
n<1> u<140> t<Description> p<533> c<139> s<142> l<12>
n<:> u<141> t<Text_blob> p<142> l<12>
n<:> u<142> t<Text_blob> p<533> c<141> s<144> l<12>
n<0> u<143> t<Number> p<144> l<12>
n<0> u<144> t<Description> p<533> c<143> s<146> l<12>
n<]> u<145> t<Text_blob> p<146> l<12>
n<]> u<146> t<Text_blob> p<533> c<145> s<148> l<12>
n<> u<147> t<Spaces> p<148> l<12>
n<> u<148> t<Text_blob> p<533> c<147> s<150> l<12>
n<id_t> u<149> t<Ps_identifier> p<150> l<12>
n<id_t> u<150> t<Text_blob> p<533> c<149> s<152> l<12>
n<;> u<151> t<Text_blob> p<152> l<12>
n<;> u<152> t<Text_blob> p<533> c<151> s<154> l<12>
n<> u<153> t<CR> p<154> l<12>
n<> u<154> t<Text_blob> p<533> c<153> s<156> l<12>
n<> u<155> t<Spaces> p<156> l<13>
n<> u<156> t<Text_blob> p<533> c<155> s<158> l<13>
n<> u<157> t<CR> p<158> l<13>
n<> u<158> t<Text_blob> p<533> c<157> s<160> l<13>
n<> u<159> t<Spaces> p<160> l<14>
n<> u<160> t<Text_blob> p<533> c<159> s<162> l<14>
n<id_t1> u<161> t<Ps_identifier> p<162> l<14>
n<id_t1> u<162> t<Text_blob> p<533> c<161> s<164> l<14>
n<> u<163> t<Spaces> p<164> l<14>
n<> u<164> t<Text_blob> p<533> c<163> s<166> l<14>
n<aw_id> u<165> t<Ps_identifier> p<166> l<14>
n<aw_id> u<166> t<Text_blob> p<533> c<165> s<168> l<14>
n<;> u<167> t<Text_blob> p<168> l<14>
n<;> u<168> t<Text_blob> p<533> c<167> s<170> l<14>
n<> u<169> t<CR> p<170> l<14>
n<> u<170> t<Text_blob> p<533> c<169> s<172> l<14>
n<> u<171> t<Spaces> p<172> l<15>
n<> u<172> t<Text_blob> p<533> c<171> s<174> l<15>
n<> u<173> t<CR> p<174> l<15>
n<> u<174> t<Text_blob> p<533> c<173> s<176> l<15>
n<> u<175> t<Spaces> p<176> l<16>
n<> u<176> t<Text_blob> p<533> c<175> s<178> l<16>
n<modport> u<177> t<Ps_identifier> p<178> l<16>
n<modport> u<178> t<Text_blob> p<533> c<177> s<180> l<16>
n<> u<179> t<Spaces> p<180> l<16>
n<> u<180> t<Text_blob> p<533> c<179> s<182> l<16>
n<Master> u<181> t<Ps_identifier> p<182> l<16>
n<Master> u<182> t<Text_blob> p<533> c<181> s<184> l<16>
n<> u<183> t<Spaces> p<184> l<16>
n<> u<184> t<Text_blob> p<533> c<183> s<186> l<16>
n<(> u<185> t<Text_blob> p<186> l<16>
n<(> u<186> t<Text_blob> p<533> c<185> s<188> l<16>
n<> u<187> t<CR> p<188> l<16>
n<> u<188> t<Text_blob> p<533> c<187> s<190> l<16>
n<> u<189> t<Spaces> p<190> l<17>
n<> u<190> t<Text_blob> p<533> c<189> s<192> l<17>
n<output> u<191> t<Ps_identifier> p<192> l<17>
n<output> u<192> t<Text_blob> p<533> c<191> s<194> l<17>
n<> u<193> t<Spaces> p<194> l<17>
n<> u<194> t<Text_blob> p<533> c<193> s<196> l<17>
n<aw_id> u<195> t<Ps_identifier> p<196> l<17>
n<aw_id> u<196> t<Text_blob> p<533> c<195> s<198> l<17>
n<> u<197> t<CR> p<198> l<17>
n<> u<198> t<Text_blob> p<533> c<197> s<200> l<17>
n<> u<199> t<Spaces> p<200> l<18>
n<> u<200> t<Text_blob> p<533> c<199> s<202> l<18>
n<)> u<201> t<Text_blob> p<202> l<18>
n<)> u<202> t<Text_blob> p<533> c<201> s<204> l<18>
n<;> u<203> t<Text_blob> p<204> l<18>
n<;> u<204> t<Text_blob> p<533> c<203> s<206> l<18>
n<> u<205> t<CR> p<206> l<18>
n<> u<206> t<Text_blob> p<533> c<205> s<208> l<18>
n<> u<207> t<CR> p<208> l<19>
n<> u<208> t<Text_blob> p<533> c<207> s<210> l<19>
n<> u<209> t<Spaces> p<210> l<20>
n<> u<210> t<Text_blob> p<533> c<209> s<212> l<20>
n<id_t> u<211> t<Ps_identifier> p<212> l<20>
n<id_t> u<212> t<Text_blob> p<533> c<211> s<214> l<20>
n<> u<213> t<Spaces> p<214> l<20>
n<> u<214> t<Text_blob> p<533> c<213> s<216> l<20>
n<rw_id> u<215> t<Ps_identifier> p<216> l<20>
n<rw_id> u<216> t<Text_blob> p<533> c<215> s<218> l<20>
n<;> u<217> t<Text_blob> p<218> l<20>
n<;> u<218> t<Text_blob> p<533> c<217> s<220> l<20>
n<> u<219> t<CR> p<220> l<20>
n<> u<220> t<Text_blob> p<533> c<219> s<222> l<20>
n<> u<221> t<Spaces> p<222> l<21>
n<> u<222> t<Text_blob> p<533> c<221> s<224> l<21>
n<> u<223> t<CR> p<224> l<21>
n<> u<224> t<Text_blob> p<533> c<223> s<226> l<21>
n<> u<225> t<Spaces> p<226> l<22>
n<> u<226> t<Text_blob> p<533> c<225> s<228> l<22>
n<modport> u<227> t<Ps_identifier> p<228> l<22>
n<modport> u<228> t<Text_blob> p<533> c<227> s<230> l<22>
n<> u<229> t<Spaces> p<230> l<22>
n<> u<230> t<Text_blob> p<533> c<229> s<232> l<22>
n<Slave> u<231> t<Ps_identifier> p<232> l<22>
n<Slave> u<232> t<Text_blob> p<533> c<231> s<234> l<22>
n<> u<233> t<Spaces> p<234> l<22>
n<> u<234> t<Text_blob> p<533> c<233> s<236> l<22>
n<(> u<235> t<Text_blob> p<236> l<22>
n<(> u<236> t<Text_blob> p<533> c<235> s<238> l<22>
n<> u<237> t<CR> p<238> l<22>
n<> u<238> t<Text_blob> p<533> c<237> s<240> l<22>
n<> u<239> t<Spaces> p<240> l<23>
n<> u<240> t<Text_blob> p<533> c<239> s<242> l<23>
n<output> u<241> t<Ps_identifier> p<242> l<23>
n<output> u<242> t<Text_blob> p<533> c<241> s<244> l<23>
n<> u<243> t<Spaces> p<244> l<23>
n<> u<244> t<Text_blob> p<533> c<243> s<246> l<23>
n<ww_id> u<245> t<Ps_identifier> p<246> l<23>
n<ww_id> u<246> t<Text_blob> p<533> c<245> s<248> l<23>
n<> u<247> t<CR> p<248> l<23>
n<> u<248> t<Text_blob> p<533> c<247> s<250> l<23>
n<> u<249> t<Spaces> p<250> l<24>
n<> u<250> t<Text_blob> p<533> c<249> s<252> l<24>
n<)> u<251> t<Text_blob> p<252> l<24>
n<)> u<252> t<Text_blob> p<533> c<251> s<254> l<24>
n<;> u<253> t<Text_blob> p<254> l<24>
n<;> u<254> t<Text_blob> p<533> c<253> s<256> l<24>
n<> u<255> t<CR> p<256> l<24>
n<> u<256> t<Text_blob> p<533> c<255> s<258> l<24>
n<> u<257> t<CR> p<258> l<25>
n<> u<258> t<Text_blob> p<533> c<257> s<260> l<25>
n<> u<259> t<Endinterface> p<260> l<26>
n<endinterface> u<260> t<Description> p<533> c<259> s<262> l<26>
n<> u<261> t<CR> p<262> l<26>
n<> u<262> t<Text_blob> p<533> c<261> s<264> l<26>
n<> u<263> t<CR> p<264> l<27>
n<> u<264> t<Text_blob> p<533> c<263> s<266> l<27>
n<> u<265> t<CR> p<266> l<28>
n<> u<266> t<Text_blob> p<533> c<265> s<268> l<28>
n<> u<267> t<Sv_interface> p<268> l<29>
n<interface> u<268> t<Description> p<533> c<267> s<270> l<29>
n<> u<269> t<Spaces> p<270> l<29>
n<> u<270> t<Text_blob> p<533> c<269> s<272> l<29>
n<mem_if> u<271> t<Ps_identifier> p<272> l<29>
n<mem_if> u<272> t<Text_blob> p<533> c<271> s<274> l<29>
n<> u<273> t<Spaces> p<274> l<29>
n<> u<274> t<Text_blob> p<533> c<273> s<276> l<29>
n<(> u<275> t<Text_blob> p<276> l<29>
n<(> u<276> t<Text_blob> p<533> c<275> s<278> l<29>
n<input> u<277> t<Ps_identifier> p<278> l<29>
n<input> u<278> t<Text_blob> p<533> c<277> s<280> l<29>
n<> u<279> t<Spaces> p<280> l<29>
n<> u<280> t<Text_blob> p<533> c<279> s<282> l<29>
n<wire> u<281> t<Ps_identifier> p<282> l<29>
n<wire> u<282> t<Text_blob> p<533> c<281> s<284> l<29>
n<> u<283> t<Spaces> p<284> l<29>
n<> u<284> t<Text_blob> p<533> c<283> s<286> l<29>
n<clk> u<285> t<Ps_identifier> p<286> l<29>
n<clk> u<286> t<Text_blob> p<533> c<285> s<288> l<29>
n<)> u<287> t<Text_blob> p<288> l<29>
n<)> u<288> t<Text_blob> p<533> c<287> s<290> l<29>
n<;> u<289> t<Text_blob> p<290> l<29>
n<;> u<290> t<Text_blob> p<533> c<289> s<292> l<29>
n<> u<291> t<CR> p<292> l<29>
n<> u<292> t<Text_blob> p<533> c<291> s<294> l<29>
n<> u<293> t<CR> p<294> l<30>
n<> u<294> t<Text_blob> p<533> c<293> s<296> l<30>
n<> u<295> t<Spaces> p<296> l<31>
n<> u<296> t<Text_blob> p<533> c<295> s<298> l<31>
n<modport> u<297> t<Ps_identifier> p<298> l<31>
n<modport> u<298> t<Text_blob> p<533> c<297> s<300> l<31>
n<> u<299> t<Spaces> p<300> l<31>
n<> u<300> t<Text_blob> p<533> c<299> s<302> l<31>
n<system> u<301> t<Ps_identifier> p<302> l<31>
n<system> u<302> t<Text_blob> p<533> c<301> s<304> l<31>
n<> u<303> t<Spaces> p<304> l<31>
n<> u<304> t<Text_blob> p<533> c<303> s<306> l<31>
n<(> u<305> t<Text_blob> p<306> l<31>
n<(> u<306> t<Text_blob> p<533> c<305> s<308> l<31>
n<input> u<307> t<Ps_identifier> p<308> l<31>
n<input> u<308> t<Text_blob> p<533> c<307> s<310> l<31>
n<> u<309> t<Spaces> p<310> l<31>
n<> u<310> t<Text_blob> p<533> c<309> s<312> l<31>
n<clk> u<311> t<Ps_identifier> p<312> l<31>
n<clk> u<312> t<Text_blob> p<533> c<311> s<314> l<31>
n<)> u<313> t<Text_blob> p<314> l<31>
n<)> u<314> t<Text_blob> p<533> c<313> s<316> l<31>
n<;> u<315> t<Text_blob> p<316> l<31>
n<;> u<316> t<Text_blob> p<533> c<315> s<318> l<31>
n<> u<317> t<CR> p<318> l<31>
n<> u<318> t<Text_blob> p<533> c<317> s<320> l<31>
n<> u<319> t<Spaces> p<320> l<32>
n<> u<320> t<Text_blob> p<533> c<319> s<322> l<32>
n<modport> u<321> t<Ps_identifier> p<322> l<32>
n<modport> u<322> t<Text_blob> p<533> c<321> s<324> l<32>
n<> u<323> t<Spaces> p<324> l<32>
n<> u<324> t<Text_blob> p<533> c<323> s<326> l<32>
n<memory> u<325> t<Ps_identifier> p<326> l<32>
n<memory> u<326> t<Text_blob> p<533> c<325> s<328> l<32>
n<> u<327> t<Spaces> p<328> l<32>
n<> u<328> t<Text_blob> p<533> c<327> s<330> l<32>
n<(> u<329> t<Text_blob> p<330> l<32>
n<(> u<330> t<Text_blob> p<533> c<329> s<332> l<32>
n<output> u<331> t<Ps_identifier> p<332> l<32>
n<output> u<332> t<Text_blob> p<533> c<331> s<334> l<32>
n<> u<333> t<Spaces> p<334> l<32>
n<> u<334> t<Text_blob> p<533> c<333> s<336> l<32>
n<clk> u<335> t<Ps_identifier> p<336> l<32>
n<clk> u<336> t<Text_blob> p<533> c<335> s<338> l<32>
n<)> u<337> t<Text_blob> p<338> l<32>
n<)> u<338> t<Text_blob> p<533> c<337> s<340> l<32>
n<;> u<339> t<Text_blob> p<340> l<32>
n<;> u<340> t<Text_blob> p<533> c<339> s<342> l<32>
n<> u<341> t<CR> p<342> l<32>
n<> u<342> t<Text_blob> p<533> c<341> s<344> l<32>
n<> u<343> t<Spaces> p<344> l<33>
n<> u<344> t<Text_blob> p<533> c<343> s<346> l<33>
n<> u<345> t<CR> p<346> l<33>
n<> u<346> t<Text_blob> p<533> c<345> s<348> l<33>
n<> u<347> t<Endinterface> p<348> l<34>
n<endinterface> u<348> t<Description> p<533> c<347> s<350> l<34>
n<> u<349> t<CR> p<350> l<34>
n<> u<350> t<Text_blob> p<533> c<349> s<352> l<34>
n<> u<351> t<CR> p<352> l<35>
n<> u<352> t<Text_blob> p<533> c<351> s<354> l<35>
n<> u<353> t<Module> p<354> l<36>
n<module> u<354> t<Description> p<533> c<353> s<356> l<36>
n<> u<355> t<Spaces> p<356> l<36>
n<> u<356> t<Text_blob> p<533> c<355> s<358> l<36>
n<memory_ctrl1> u<357> t<Ps_identifier> p<358> l<36>
n<memory_ctrl1> u<358> t<Text_blob> p<533> c<357> s<360> l<36>
n<> u<359> t<Spaces> p<360> l<36>
n<> u<360> t<Text_blob> p<533> c<359> s<362> l<36>
n<(> u<361> t<Text_blob> p<362> l<36>
n<(> u<362> t<Text_blob> p<533> c<361> s<364> l<36>
n<mem_if> u<363> t<Ps_identifier> p<364> l<36>
n<mem_if> u<364> t<Text_blob> p<533> c<363> s<366> l<36>
n<.> u<365> t<Text_blob> p<366> l<36>
n<.> u<366> t<Text_blob> p<533> c<365> s<368> l<36>
n<system1> u<367> t<Ps_identifier> p<368> l<36>
n<system1> u<368> t<Text_blob> p<533> c<367> s<370> l<36>
n<> u<369> t<Spaces> p<370> l<36>
n<> u<370> t<Text_blob> p<533> c<369> s<372> l<36>
n<sif> u<371> t<Ps_identifier> p<372> l<36>
n<sif> u<372> t<Text_blob> p<533> c<371> s<374> l<36>
n<)> u<373> t<Text_blob> p<374> l<36>
n<)> u<374> t<Text_blob> p<533> c<373> s<376> l<36>
n<;> u<375> t<Text_blob> p<376> l<36>
n<;> u<376> t<Text_blob> p<533> c<375> s<378> l<36>
n<> u<377> t<CR> p<378> l<36>
n<> u<378> t<Text_blob> p<533> c<377> s<380> l<36>
n<> u<379> t<CR> p<380> l<37>
n<> u<380> t<Text_blob> p<533> c<379> s<382> l<37>
n<typedef> u<381> t<Ps_identifier> p<382> l<38>
n<typedef> u<382> t<Text_blob> p<533> c<381> s<384> l<38>
n<> u<383> t<Spaces> p<384> l<38>
n<> u<384> t<Text_blob> p<533> c<383> s<386> l<38>
n<enum> u<385> t<Ps_identifier> p<386> l<38>
n<enum> u<386> t<Text_blob> p<533> c<385> s<388> l<38>
n<> u<387> t<Spaces> p<388> l<38>
n<> u<388> t<Text_blob> p<533> c<387> s<390> l<38>
n<{> u<389> t<Text_blob> p<390> l<38>
n<{> u<390> t<Text_blob> p<533> c<389> s<392> l<38>
n<IDLE> u<391> t<Ps_identifier> p<392> l<38>
n<IDLE> u<392> t<Text_blob> p<533> c<391> s<394> l<38>
n<,> u<393> t<Text_blob> p<394> l<38>
n<,> u<394> t<Text_blob> p<533> c<393> s<396> l<38>
n<WRITE> u<395> t<Ps_identifier> p<396> l<38>
n<WRITE> u<396> t<Text_blob> p<533> c<395> s<398> l<38>
n<,> u<397> t<Text_blob> p<398> l<38>
n<,> u<398> t<Text_blob> p<533> c<397> s<400> l<38>
n<READ> u<399> t<Ps_identifier> p<400> l<38>
n<READ> u<400> t<Text_blob> p<533> c<399> s<402> l<38>
n<,> u<401> t<Text_blob> p<402> l<38>
n<,> u<402> t<Text_blob> p<533> c<401> s<404> l<38>
n<DONE> u<403> t<Ps_identifier> p<404> l<38>
n<DONE> u<404> t<Text_blob> p<533> c<403> s<406> l<38>
n<}> u<405> t<Text_blob> p<406> l<38>
n<}> u<406> t<Text_blob> p<533> c<405> s<408> l<38>
n<> u<407> t<Spaces> p<408> l<38>
n<> u<408> t<Text_blob> p<533> c<407> s<410> l<38>
n<fsm_t> u<409> t<Ps_identifier> p<410> l<38>
n<fsm_t> u<410> t<Text_blob> p<533> c<409> s<412> l<38>
n<;> u<411> t<Text_blob> p<412> l<38>
n<;> u<412> t<Text_blob> p<533> c<411> s<414> l<38>
n<> u<413> t<CR> p<414> l<38>
n<> u<414> t<Text_blob> p<533> c<413> s<416> l<38>
n<> u<415> t<CR> p<416> l<39>
n<> u<416> t<Text_blob> p<533> c<415> s<418> l<39>
n<fsm_t> u<417> t<Ps_identifier> p<418> l<40>
n<fsm_t> u<418> t<Text_blob> p<533> c<417> s<420> l<40>
n<> u<419> t<Spaces> p<420> l<40>
n<> u<420> t<Text_blob> p<533> c<419> s<422> l<40>
n<state> u<421> t<Ps_identifier> p<422> l<40>
n<state> u<422> t<Text_blob> p<533> c<421> s<424> l<40>
n<;> u<423> t<Text_blob> p<424> l<40>
n<;> u<424> t<Text_blob> p<533> c<423> s<426> l<40>
n<> u<425> t<CR> p<426> l<40>
n<> u<426> t<Text_blob> p<533> c<425> s<428> l<40>
n<> u<427> t<CR> p<428> l<41>
n<> u<428> t<Text_blob> p<533> c<427> s<430> l<41>
n<> u<429> t<CR> p<430> l<42>
n<> u<430> t<Text_blob> p<533> c<429> s<432> l<42>
n<> u<431> t<Endmodule> p<432> l<43>
n<endmodule> u<432> t<Description> p<533> c<431> s<434> l<43>
n<> u<433> t<CR> p<434> l<43>
n<> u<434> t<Text_blob> p<533> c<433> s<436> l<43>
n<> u<435> t<CR> p<436> l<44>
n<> u<436> t<Text_blob> p<533> c<435> s<438> l<44>
n<> u<437> t<Module> p<438> l<45>
n<module> u<438> t<Description> p<533> c<437> s<440> l<45>
n<> u<439> t<Spaces> p<440> l<45>
n<> u<440> t<Text_blob> p<533> c<439> s<442> l<45>
n<memory_ctrl2> u<441> t<Ps_identifier> p<442> l<45>
n<memory_ctrl2> u<442> t<Text_blob> p<533> c<441> s<444> l<45>
n<> u<443> t<Spaces> p<444> l<45>
n<> u<444> t<Text_blob> p<533> c<443> s<446> l<45>
n<(> u<445> t<Text_blob> p<446> l<45>
n<(> u<446> t<Text_blob> p<533> c<445> s<448> l<45>
n<mem_if> u<447> t<Ps_identifier> p<448> l<45>
n<mem_if> u<448> t<Text_blob> p<533> c<447> s<450> l<45>
n<.> u<449> t<Text_blob> p<450> l<45>
n<.> u<450> t<Text_blob> p<533> c<449> s<452> l<45>
n<system> u<451> t<Ps_identifier> p<452> l<45>
n<system> u<452> t<Text_blob> p<533> c<451> s<454> l<45>
n<> u<453> t<Spaces> p<454> l<45>
n<> u<454> t<Text_blob> p<533> c<453> s<456> l<45>
n<sif> u<455> t<Ps_identifier> p<456> l<45>
n<sif> u<456> t<Text_blob> p<533> c<455> s<458> l<45>
n<)> u<457> t<Text_blob> p<458> l<45>
n<)> u<458> t<Text_blob> p<533> c<457> s<460> l<45>
n<;> u<459> t<Text_blob> p<460> l<45>
n<;> u<460> t<Text_blob> p<533> c<459> s<462> l<45>
n<> u<461> t<CR> p<462> l<45>
n<> u<462> t<Text_blob> p<533> c<461> s<464> l<45>
n<> u<463> t<CR> p<464> l<46>
n<> u<464> t<Text_blob> p<533> c<463> s<466> l<46>
n<typedef> u<465> t<Ps_identifier> p<466> l<47>
n<typedef> u<466> t<Text_blob> p<533> c<465> s<468> l<47>
n<> u<467> t<Spaces> p<468> l<47>
n<> u<468> t<Text_blob> p<533> c<467> s<470> l<47>
n<enum> u<469> t<Ps_identifier> p<470> l<47>
n<enum> u<470> t<Text_blob> p<533> c<469> s<472> l<47>
n<> u<471> t<Spaces> p<472> l<47>
n<> u<472> t<Text_blob> p<533> c<471> s<474> l<47>
n<{> u<473> t<Text_blob> p<474> l<47>
n<{> u<474> t<Text_blob> p<533> c<473> s<476> l<47>
n<IDLE> u<475> t<Ps_identifier> p<476> l<47>
n<IDLE> u<476> t<Text_blob> p<533> c<475> s<478> l<47>
n<,> u<477> t<Text_blob> p<478> l<47>
n<,> u<478> t<Text_blob> p<533> c<477> s<480> l<47>
n<WRITE> u<479> t<Ps_identifier> p<480> l<47>
n<WRITE> u<480> t<Text_blob> p<533> c<479> s<482> l<47>
n<,> u<481> t<Text_blob> p<482> l<47>
n<,> u<482> t<Text_blob> p<533> c<481> s<484> l<47>
n<READ> u<483> t<Ps_identifier> p<484> l<47>
n<READ> u<484> t<Text_blob> p<533> c<483> s<486> l<47>
n<,> u<485> t<Text_blob> p<486> l<47>
n<,> u<486> t<Text_blob> p<533> c<485> s<488> l<47>
n<DONE> u<487> t<Ps_identifier> p<488> l<47>
n<DONE> u<488> t<Text_blob> p<533> c<487> s<490> l<47>
n<}> u<489> t<Text_blob> p<490> l<47>
n<}> u<490> t<Text_blob> p<533> c<489> s<492> l<47>
n<> u<491> t<Spaces> p<492> l<47>
n<> u<492> t<Text_blob> p<533> c<491> s<494> l<47>
n<fsm_t> u<493> t<Ps_identifier> p<494> l<47>
n<fsm_t> u<494> t<Text_blob> p<533> c<493> s<496> l<47>
n<;> u<495> t<Text_blob> p<496> l<47>
n<;> u<496> t<Text_blob> p<533> c<495> s<498> l<47>
n<> u<497> t<CR> p<498> l<47>
n<> u<498> t<Text_blob> p<533> c<497> s<500> l<47>
n<> u<499> t<CR> p<500> l<48>
n<> u<500> t<Text_blob> p<533> c<499> s<502> l<48>
n<fsm_t> u<501> t<Ps_identifier> p<502> l<49>
n<fsm_t> u<502> t<Text_blob> p<533> c<501> s<504> l<49>
n<> u<503> t<Spaces> p<504> l<49>
n<> u<504> t<Text_blob> p<533> c<503> s<506> l<49>
n<state> u<505> t<Ps_identifier> p<506> l<49>
n<state> u<506> t<Text_blob> p<533> c<505> s<508> l<49>
n<;> u<507> t<Text_blob> p<508> l<49>
n<;> u<508> t<Text_blob> p<533> c<507> s<510> l<49>
n<> u<509> t<CR> p<510> l<49>
n<> u<510> t<Text_blob> p<533> c<509> s<512> l<49>
n<> u<511> t<CR> p<512> l<50>
n<> u<512> t<Text_blob> p<533> c<511> s<514> l<50>
n<DD> u<513> t<Ps_identifier> p<514> l<51>
n<DD> u<514> t<Text_blob> p<533> c<513> s<516> l<51>
n<> u<515> t<Spaces> p<516> l<51>
n<> u<516> t<Text_blob> p<533> c<515> s<518> l<51>
n<t> u<517> t<Ps_identifier> p<518> l<51>
n<t> u<518> t<Text_blob> p<533> c<517> s<520> l<51>
n<;> u<519> t<Text_blob> p<520> l<51>
n<;> u<520> t<Text_blob> p<533> c<519> s<522> l<51>
n<> u<521> t<CR> p<522> l<51>
n<> u<522> t<Text_blob> p<533> c<521> s<524> l<51>
n<> u<523> t<CR> p<524> l<52>
n<> u<524> t<Text_blob> p<533> c<523> s<526> l<52>
n<> u<525> t<Endmodule> p<526> l<53>
n<endmodule> u<526> t<Description> p<533> c<525> s<528> l<53>
n<> u<527> t<CR> p<528> l<53>
n<> u<528> t<Text_blob> p<533> c<527> s<530> l<53>
n<> u<529> t<CR> p<530> l<54>
n<> u<530> t<Text_blob> p<533> c<529> s<532> l<54>
n<> u<531> t<CR> p<532> l<55>
n<> u<532> t<Text_blob> p<533> c<531> l<55>
n<> u<533> t<Source_text> p<534> c<2> l<1>
n<> u<534> t<Top_level_rule> l<1>
[WRN:PA0205] top.v:1: No timescale set for "dff0_test".

[WRN:PA0205] top.v:8: No timescale set for "AXI_BUS".

[WRN:PA0205] top.v:29: No timescale set for "mem_if".

[WRN:PA0205] top.v:36: No timescale set for "memory_ctrl1".

[WRN:PA0205] top.v:45: No timescale set for "memory_ctrl2".

[INF:CP0300] Compilation...

[INF:CP0304] top.v:8: Compile interface "work@AXI_BUS".

[INF:CP0303] top.v:1: Compile module "work@dff0_test".

[INF:CP0304] top.v:29: Compile interface "work@mem_if".

[INF:CP0303] top.v:36: Compile module "work@memory_ctrl1".

[INF:CP0303] top.v:45: Compile module "work@memory_ctrl2".

[ERR:CP0311] top.v:23: Undefined net used in modport: "ww_id".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] top.v:1: Top level module "work@dff0_test".

[NTE:EL0503] top.v:36: Top level module "work@memory_ctrl1".

[NTE:EL0503] top.v:45: Top level module "work@memory_ctrl2".

[NTE:EL0504] Multiple top level modules in design.

[ERR:CP0317] top.v:14: Undefined type "id_t1".

[ERR:CP0317] top.v:36: Undefined type "mem_if.system1".

[ERR:CP0317] top.v:51: Undefined type "DD".

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 3.

UHDM HTML COVERAGE REPORT: ../../build/tests/ModPortTest/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@dff0_test)
|vpiName:work@dff0_test
|uhdmallInterfaces:
\_interface: work@AXI_BUS (work@AXI_BUS) top.v:8: , parent:work@dff0_test
  |vpiDefName:work@AXI_BUS
  |vpiFullName:work@AXI_BUS
  |vpiModport:
  \_modport: (Master), parent:work@AXI_BUS
    |vpiName:Master
    |vpiIODecl:
    \_io_decl: (aw_id)
      |vpiName:aw_id
      |vpiDirection:2
  |vpiModport:
  \_modport: (Slave), parent:work@AXI_BUS
    |vpiName:Slave
    |vpiIODecl:
    \_io_decl: (ww_id)
      |vpiName:ww_id
      |vpiDirection:2
  |vpiNet:
  \_logic_net: (work@AXI_BUS.aw_id), line:14, parent:work@AXI_BUS
    |vpiName:aw_id
    |vpiFullName:work@AXI_BUS.aw_id
  |vpiNet:
  \_logic_net: (work@AXI_BUS.rw_id), line:20, parent:work@AXI_BUS
    |vpiName:rw_id
    |vpiFullName:work@AXI_BUS.rw_id
  |vpiTypedef:
  \_void_typespec: (id_t), line:12
    |vpiName:id_t
|uhdmallInterfaces:
\_interface: work@mem_if (work@mem_if) top.v:29: , parent:work@dff0_test
  |vpiDefName:work@mem_if
  |vpiFullName:work@mem_if
  |vpiModport:
  \_modport: (memory), parent:work@mem_if
    |vpiName:memory
    |vpiIODecl:
    \_io_decl: (clk)
      |vpiName:clk
      |vpiDirection:2
  |vpiModport:
  \_modport: (system), parent:work@mem_if
    |vpiName:system
    |vpiIODecl:
    \_io_decl: (clk)
      |vpiName:clk
      |vpiDirection:1
  |vpiPort:
  \_port: (clk), line:29, parent:work@mem_if
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@mem_if.clk), line:29, parent:work@mem_if
        |vpiName:clk
        |vpiFullName:work@mem_if.clk
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@mem_if.clk), line:29, parent:work@mem_if
|uhdmallModules:
\_module: work@dff0_test (work@dff0_test) top.v:1: , parent:work@dff0_test
  |vpiDefName:work@dff0_test
  |vpiFullName:work@dff0_test
  |vpiPort:
  \_port: (n1), line:1, parent:work@dff0_test
    |vpiName:n1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff0_test.n1), line:4, parent:work@dff0_test
        |vpiName:n1
        |vpiFullName:work@dff0_test.n1
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dff0_test.n1), line:4, parent:work@dff0_test
|uhdmallModules:
\_module: work@memory_ctrl1 (work@memory_ctrl1) top.v:36: , parent:work@dff0_test
  |vpiDefName:work@memory_ctrl1
  |vpiFullName:work@memory_ctrl1
  |vpiPort:
  \_port: (sif), line:36, parent:work@memory_ctrl1
    |vpiName:sif
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_interface: work@mem_if (work@mem_if) top.v:29: , parent:work@dff0_test
        |vpiDefName:work@mem_if
        |vpiFullName:work@mem_if
        |vpiModport:
        \_modport: (memory), parent:work@mem_if
          |vpiName:memory
          |vpiIODecl:
          \_io_decl: (clk)
            |vpiName:clk
            |vpiDirection:2
        |vpiModport:
        \_modport: (system), parent:work@mem_if
          |vpiName:system
          |vpiIODecl:
          \_io_decl: (clk)
            |vpiName:clk
            |vpiDirection:1
        |vpiPort:
        \_port: (clk), line:29, parent:work@mem_if
          |vpiName:clk
          |vpiDirection:1
          |vpiLowConn:
          \_ref_obj: 
            |vpiActual:
            \_logic_net: (work@mem_if.clk), line:29, parent:work@mem_if
              |vpiName:clk
              |vpiFullName:work@mem_if.clk
              |vpiNetType:1
        |vpiNet:
        \_logic_net: (work@mem_if.clk), line:29, parent:work@mem_if
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.state), line:40, parent:work@memory_ctrl1
    |vpiName:state
    |vpiFullName:work@memory_ctrl1.state
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.sif), line:36, parent:work@memory_ctrl1
    |vpiName:sif
    |vpiFullName:work@memory_ctrl1.sif
  |vpiTypedef:
  \_enum_typespec: (fsm_t), line:38
    |vpiName:fsm_t
    |vpiEnumConst:
    \_enum_const: (DONE), line:38
      |vpiName:DONE
      |INT:3
    |vpiEnumConst:
    \_enum_const: (IDLE), line:38
      |vpiName:IDLE
      |INT:0
    |vpiEnumConst:
    \_enum_const: (READ), line:38
      |vpiName:READ
      |INT:2
    |vpiEnumConst:
    \_enum_const: (WRITE), line:38
      |vpiName:WRITE
      |INT:1
|uhdmallModules:
\_module: work@memory_ctrl2 (work@memory_ctrl2) top.v:45: , parent:work@dff0_test
  |vpiDefName:work@memory_ctrl2
  |vpiFullName:work@memory_ctrl2
  |vpiPort:
  \_port: (sif), line:45, parent:work@memory_ctrl2
    |vpiName:sif
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_modport: (system), parent:work@mem_if
  |vpiNet:
  \_logic_net: (work@memory_ctrl2.state), line:49, parent:work@memory_ctrl2
    |vpiName:state
    |vpiFullName:work@memory_ctrl2.state
  |vpiNet:
  \_logic_net: (work@memory_ctrl2.t), line:51, parent:work@memory_ctrl2
    |vpiName:t
    |vpiFullName:work@memory_ctrl2.t
  |vpiNet:
  \_logic_net: (work@memory_ctrl2.sif), line:45, parent:work@memory_ctrl2
    |vpiName:sif
    |vpiFullName:work@memory_ctrl2.sif
  |vpiTypedef:
  \_enum_typespec: (fsm_t), line:47
    |vpiName:fsm_t
    |vpiEnumConst:
    \_enum_const: (DONE), line:47
      |vpiName:DONE
      |INT:3
    |vpiEnumConst:
    \_enum_const: (IDLE), line:47
      |vpiName:IDLE
      |INT:0
    |vpiEnumConst:
    \_enum_const: (READ), line:47
      |vpiName:READ
      |INT:2
    |vpiEnumConst:
    \_enum_const: (WRITE), line:47
      |vpiName:WRITE
      |INT:1
|uhdmtopModules:
\_module: work@dff0_test (work@dff0_test) top.v:1: 
  |vpiDefName:work@dff0_test
  |vpiName:work@dff0_test
  |vpiPort:
  \_port: (n1), line:1, parent:work@dff0_test
    |vpiName:n1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff0_test.n1), line:4, parent:work@dff0_test
        |vpiName:n1
        |vpiFullName:work@dff0_test.n1
        |vpiNetType:48
  |vpiContAssign:
  \_cont_assign: , line:4, parent:work@dff0_test
    |vpiRhs:
    \_constant: , line:4
      |vpiConstType:7
      |vpiDecompile:32'd0
      |vpiSize:32
      |INT:0
    |vpiLhs:
    \_logic_net: (work@dff0_test.n1), line:4, parent:work@dff0_test
  |vpiNet:
  \_logic_net: (work@dff0_test.n1), line:4, parent:work@dff0_test
|uhdmtopModules:
\_module: work@memory_ctrl1 (work@memory_ctrl1) top.v:36: 
  |vpiDefName:work@memory_ctrl1
  |vpiName:work@memory_ctrl1
  |vpiPort:
  \_port: (sif), line:36, parent:work@memory_ctrl1
    |vpiName:sif
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_interface: work@mem_if (sif) top.v:36: 
        |vpiDefName:work@mem_if
        |vpiName:sif
        |vpiModport:
        \_modport: (memory)
          |vpiName:memory
          |vpiIODecl:
          \_io_decl: (clk)
            |vpiName:clk
            |vpiDirection:2
        |vpiModport:
        \_modport: (system)
          |vpiName:system
          |vpiIODecl:
          \_io_decl: (clk)
            |vpiName:clk
            |vpiDirection:1
  |vpiVariables:
  \_enum_var: (work@memory_ctrl1.state), line:40, parent:work@memory_ctrl1
    |vpiName:state
    |vpiFullName:work@memory_ctrl1.state
    |vpiAutomatic:1
    |vpiVisibility:1
    |vpiTypespec:
    \_enum_typespec: (fsm_t), line:38
      |vpiName:fsm_t
      |vpiEnumConst:
      \_enum_const: (DONE), line:38
        |vpiName:DONE
        |INT:3
      |vpiEnumConst:
      \_enum_const: (IDLE), line:38
        |vpiName:IDLE
        |INT:0
      |vpiEnumConst:
      \_enum_const: (READ), line:38
        |vpiName:READ
        |INT:2
      |vpiEnumConst:
      \_enum_const: (WRITE), line:38
        |vpiName:WRITE
        |INT:1
  |vpiTypedef:
  \_enum_typespec: (fsm_t), line:38
|uhdmtopModules:
\_module: work@memory_ctrl2 (work@memory_ctrl2) top.v:45: 
  |vpiDefName:work@memory_ctrl2
  |vpiName:work@memory_ctrl2
  |vpiPort:
  \_port: (sif), line:45, parent:work@memory_ctrl2
    |vpiName:sif
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_modport: (system)
        |vpiName:system
        |vpiIODecl:
        \_io_decl: (clk)
          |vpiName:clk
          |vpiDirection:1
          |vpiExpr:
          \_logic_net: (work@memory_ctrl2.clk), line:29, parent:work@memory_ctrl2
            |vpiName:clk
            |vpiFullName:work@memory_ctrl2.clk
            |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:29, parent:work@memory_ctrl2
    |vpiName:clk
    |vpiDirection:1
  |vpiNet:
  \_logic_net: (work@memory_ctrl2.clk), line:29, parent:work@memory_ctrl2
  |vpiNet:
  \_logic_net: (work@memory_ctrl2.t), line:51, parent:work@memory_ctrl2
    |vpiName:t
    |vpiFullName:work@memory_ctrl2.t
  |vpiVariables:
  \_enum_var: (work@memory_ctrl2.state), line:49, parent:work@memory_ctrl2
    |vpiName:state
    |vpiFullName:work@memory_ctrl2.state
    |vpiAutomatic:1
    |vpiVisibility:1
    |vpiTypespec:
    \_enum_typespec: (fsm_t), line:47
      |vpiName:fsm_t
      |vpiEnumConst:
      \_enum_const: (DONE), line:47
        |vpiName:DONE
        |INT:3
      |vpiEnumConst:
      \_enum_const: (IDLE), line:47
        |vpiName:IDLE
        |INT:0
      |vpiEnumConst:
      \_enum_const: (READ), line:47
        |vpiName:READ
        |INT:2
      |vpiEnumConst:
      \_enum_const: (WRITE), line:47
        |vpiName:WRITE
        |INT:1
  |vpiTypedef:
  \_enum_typespec: (fsm_t), line:47
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 5
[   NOTE] : 8

