 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.54	  vpr	  58.78 MiB	  	  -1	  -1	  0.08	  20472	  1	  0.05	  -1	  -1	  33400	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  60192	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  20.3 MiB	  0.00	  6	  9	  6	  3	  0	  58.8 MiB	  0.00	  0.00	  0.55447	  -0.91031	  -0.55447	  0.55447	  0.00	  1.6356e-05	  1.084e-05	  0.000113702	  8.3971e-05	  -1	  -1	  -1	  -1	  -1	  2	  4	  18000	  18000	  14049.7	  1561.07	  0.00	  0.00162589	  0.00152284	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.46	  vpr	  58.70 MiB	  	  -1	  -1	  0.09	  20340	  1	  0.02	  -1	  -1	  33672	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  60104	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  20.5 MiB	  0.01	  9	  9	  5	  2	  2	  58.7 MiB	  0.00	  0.00	  0.48631	  -0.91031	  -0.48631	  0.48631	  0.00	  1.431e-05	  8.68e-06	  0.000104091	  7.551e-05	  -1	  -1	  -1	  -1	  -1	  4	  1	  18000	  18000	  15707.9	  1745.32	  0.00	  0.00155052	  0.00147388	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_ideal_--route_chan_width_60	  47.45	  parmys	  210.10 MiB	  	  -1	  -1	  27.48	  215140	  2	  2.13	  -1	  -1	  60472	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  62048	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  21.1 MiB	  0.07	  31	  86316	  62145	  3320	  20851	  60.6 MiB	  0.17	  0.00	  1.49664	  -15.0848	  -1.49664	  1.49664	  0.00	  0.000400212	  0.000372276	  0.0302738	  0.0280649	  -1	  -1	  -1	  -1	  -1	  50	  5	  3.042e+06	  2.79e+06	  863192.	  3836.41	  0.02	  0.04865	  0.0419087	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  154	  9	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_route_--route_chan_width_60	  46.21	  parmys	  210.51 MiB	  	  -1	  -1	  28.07	  215564	  2	  2.56	  -1	  -1	  60524	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  62180	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  21.2 MiB	  0.08	  33	  86316	  61936	  3548	  20832	  60.7 MiB	  0.23	  0.00	  1.51877	  -14.6769	  -1.51877	  1.51877	  0.00	  0.00033945	  0.000315434	  0.0337892	  0.0279865	  -1	  -1	  -1	  -1	  -1	  59	  7	  3.042e+06	  2.79e+06	  892591.	  3967.07	  0.01	  0.04244	  0.0360492	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  153	  10	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.55	  vpr	  64.53 MiB	  	  -1	  -1	  0.11	  20248	  1	  0.02	  -1	  -1	  33564	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  66080	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  26.1 MiB	  0.00	  6	  9	  6	  2	  1	  64.5 MiB	  0.00	  0.00	  0.55247	  -0.90831	  -0.55247	  0.55247	  0.00	  1.5878e-05	  1.0524e-05	  0.000108101	  7.8283e-05	  -1	  -1	  -1	  -1	  -1	  2	  2	  53894	  53894	  12370.0	  1374.45	  0.00	  0.00156425	  0.00147906	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.59	  vpr	  64.40 MiB	  	  -1	  -1	  0.13	  20116	  1	  0.02	  -1	  -1	  33444	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  65944	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  26.1 MiB	  0.00	  9	  9	  5	  2	  2	  64.4 MiB	  0.00	  0.00	  0.48631	  -0.90831	  -0.48631	  0.48631	  0.00	  1.7514e-05	  1.1134e-05	  0.000113744	  8.106e-05	  -1	  -1	  -1	  -1	  -1	  8	  1	  53894	  53894	  14028.3	  1558.70	  0.00	  0.00160897	  0.00152811	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_ideal_--route_chan_width_60	  6.65	  vpr	  72.15 MiB	  	  -1	  -1	  1.54	  29080	  2	  0.17	  -1	  -1	  38040	  -1	  -1	  43	  311	  15	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  73884	  311	  156	  972	  1128	  1	  953	  525	  28	  28	  784	  memory	  auto	  31.8 MiB	  0.58	  8529	  197406	  69222	  118282	  9902	  72.2 MiB	  1.17	  0.02	  3.97422	  -4459.52	  -3.97422	  3.97422	  0.00	  0.00471398	  0.00418691	  0.500591	  0.437574	  -1	  -1	  -1	  -1	  -1	  12287	  11	  4.25198e+07	  1.05374e+07	  2.96205e+06	  3778.13	  0.46	  0.702152	  0.62692	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  15	  938	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_route_--route_chan_width_60	  6.84	  vpr	  72.04 MiB	  	  -1	  -1	  1.47	  29072	  2	  0.15	  -1	  -1	  38128	  -1	  -1	  43	  311	  15	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  73768	  311	  156	  972	  1128	  1	  953	  525	  28	  28	  784	  memory	  auto	  31.6 MiB	  0.63	  8930	  193172	  64908	  117155	  11109	  72.0 MiB	  1.30	  0.02	  4.26741	  -3481.03	  -4.26741	  4.26741	  0.00	  0.00536489	  0.00420433	  0.52949	  0.452297	  -1	  -1	  -1	  -1	  -1	  12847	  14	  4.25198e+07	  1.05374e+07	  3.02951e+06	  3864.17	  0.40	  0.722624	  0.63024	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  14	  939	 
