
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002642                       # Number of seconds simulated
sim_ticks                                  2641667000                       # Number of ticks simulated
final_tick                                 2641667000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 201760                       # Simulator instruction rate (inst/s)
host_op_rate                                   235288                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              117445023                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653604                       # Number of bytes of host memory used
host_seconds                                    22.49                       # Real time elapsed on the host
sim_insts                                     4538148                       # Number of instructions simulated
sim_ops                                       5292292                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         1762752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           58944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1821696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1762752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1762752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        30592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            27543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           478                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                478                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          667287739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           22313183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             689600922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     667287739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        667287739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11580566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11580566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11580566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         667287739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          22313183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            701181489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       28464                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        478                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      478                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1820416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   27904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1821696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2641632500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28464                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  478                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    515.144612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   361.837619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.475584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          542     15.13%     15.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          464     12.95%     28.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          451     12.59%     40.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          419     11.70%     52.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          334      9.32%     61.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          196      5.47%     67.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          225      6.28%     73.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          253      7.06%     80.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          698     19.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           26                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1091.730769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    559.786198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    897.089898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             5     19.23%     19.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      3.85%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      3.85%     26.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      7.69%     34.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3     11.54%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      3.85%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      3.85%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      3.85%     57.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      3.85%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      3.85%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      3.85%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3     11.54%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            3     11.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            26                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           26                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.769231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.741487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16     61.54%     61.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10     38.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            26                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    135046000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               668371000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  142220000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      4747.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23497.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       689.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    689.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    24914                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     373                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.87                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      91273.32                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 20994120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 11455125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               169205400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 900720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            172401840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1738073070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             59266500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2172296775                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            822.895794                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     89511250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      88140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2462181750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6070680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3312375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                52158600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1820880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            172401840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1653389595                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            133538250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2022692220                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            766.229343                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    210129250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      88140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2341543500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 1390047                       # Number of BP lookups
system.cpu.branchPred.condPredicted            993567                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             74074                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               594741                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  550254                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.519937                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  177702                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4259                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   21                       # Number of system calls
system.cpu.numCycles                          5283335                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1888254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7794692                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1390047                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             727956                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1821694                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  161017                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           191                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1082536                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 36566                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3790740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.385448                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.225265                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2074174     54.72%     54.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   256602      6.77%     61.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   213313      5.63%     67.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   110708      2.92%     70.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   118163      3.12%     73.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    81366      2.15%     75.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    97373      2.57%     77.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   148788      3.93%     81.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   690253     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3790740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.263100                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.475336                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1533097                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                695168                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1357162                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                127023                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  78290                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               232944                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2291                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                8477534                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4521                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  78290                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1602682                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  300346                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         201045                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1412593                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                195784                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8246028                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 152531                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     78                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15923                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            11768469                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              38515614                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         11241887                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               374                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7421138                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4347331                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              17051                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6423                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    414371                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               584943                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              536655                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             27694                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           189231                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7783699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6461                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6241328                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5917                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2497868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7962765                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3790740                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.646467                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.907197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1493108     39.39%     39.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              739405     19.51%     58.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              576107     15.20%     74.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              293192      7.73%     81.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              297205      7.84%     89.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              177018      4.67%     94.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              140711      3.71%     98.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               39995      1.06%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               33999      0.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3790740                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   67889     80.63%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6045      7.18%     87.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10263     12.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5117981     82.00%     82.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               111370      1.78%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             154      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               4      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          14784      0.24%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               548126      8.78%     92.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              448909      7.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6241328                       # Type of FU issued
system.cpu.iq.rate                           1.181324                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       84197                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013490                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           16362472                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10287084                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6087497                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1038                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1056                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          508                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6325002                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     523                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            11499                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       184643                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       140697                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        38089                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  78290                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  283225                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   639                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7790174                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             27006                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                584943                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               536655                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6415                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    366                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   206                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            116                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          48921                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        38656                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                87577                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6164373                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                520744                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             76955                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            14                       # number of nop insts executed
system.cpu.iew.exec_refs                       958195                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   941832                       # Number of branches executed
system.cpu.iew.exec_stores                     437451                       # Number of stores executed
system.cpu.iew.exec_rate                     1.166758                       # Inst execution rate
system.cpu.iew.wb_sent                        6100232                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6088005                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4071055                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10877634                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.152303                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.374259                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2497898                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            6448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             71856                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3435902                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.540292                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.060951                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1423065     41.42%     41.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       897348     26.12%     67.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       361855     10.53%     78.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       245686      7.15%     85.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       154558      4.50%     89.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        97128      2.83%     92.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        92386      2.69%     95.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        35020      1.02%     96.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       128856      3.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3435902                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4538148                       # Number of instructions committed
system.cpu.commit.committedOps                5292292                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         796258                       # Number of memory references committed
system.cpu.commit.loads                        400300                       # Number of loads committed
system.cpu.commit.membars                          46                       # Number of memory barriers committed
system.cpu.commit.branches                     809992                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4765687                       # Number of committed integer instructions.
system.cpu.commit.function_calls               135110                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4371990     82.61%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109260      2.06%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        14784      0.28%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          400300      7.56%     92.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         395958      7.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5292292                       # Class of committed instruction
system.cpu.commit.bw_lim_events                128856                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11090640                       # The number of ROB reads
system.cpu.rob.rob_writes                    15929249                       # The number of ROB writes
system.cpu.timesIdled                           23935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1492595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4538148                       # Number of Instructions Simulated
system.cpu.committedOps                       5292292                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.164205                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.164205                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.858955                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.858955                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7643167                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4607162                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       348                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      476                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  19864748                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3898313                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  935502                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6427                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               665                       # number of replacements
system.cpu.dcache.tags.tagsinuse           252.134953                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              790097                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               921                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            857.868621                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1675886250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   252.134953                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.984902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          141                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1587607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1587607                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       397451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          397451                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       392556                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         392556                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           45                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        790007                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           790007                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       790007                       # number of overall hits
system.cpu.dcache.overall_hits::total          790007                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2412                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3243                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3243                       # number of overall misses
system.cpu.dcache.overall_misses::total          3243                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     43270750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     43270750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    102251998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102251998                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    145522748                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    145522748                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    145522748                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    145522748                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       398282                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       398282                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       793250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       793250                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       793250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       793250                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002086                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006107                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004088                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004088                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004088                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004088                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52070.697954                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52070.697954                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42393.033997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42393.033997                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44872.879433                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44872.879433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44872.879433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44872.879433                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          692                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          478                       # number of writebacks
system.cpu.dcache.writebacks::total               478                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          505                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          505                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1817                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1817                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2322                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2322                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2322                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2322                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          326                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          595                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          921                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          921                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     17092000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17092000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     35427500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35427500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     52519500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     52519500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     52519500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     52519500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001161                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001161                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001161                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001161                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52429.447853                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52429.447853                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59542.016807                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59542.016807                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57024.429967                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57024.429967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57024.429967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57024.429967                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             27414                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.787004                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1042759                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             27542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             37.860685                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          16735750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.787004                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2192614                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2192614                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1042759                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1042759                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1042759                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1042759                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1042759                       # number of overall hits
system.cpu.icache.overall_hits::total         1042759                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        39777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         39777                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        39777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          39777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        39777                       # number of overall misses
system.cpu.icache.overall_misses::total         39777                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1793600247                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1793600247                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1793600247                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1793600247                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1793600247                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1793600247                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1082536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1082536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1082536                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1082536                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1082536                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1082536                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.036744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.036744                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.036744                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.036744                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.036744                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.036744                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45091.390678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45091.390678                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45091.390678                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45091.390678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45091.390678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45091.390678                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1386                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.947368                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        12234                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        12234                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        12234                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        12234                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        12234                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        12234                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        27543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        27543                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        27543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        27543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        27543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        27543                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1313000748                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1313000748                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1313000748                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1313000748                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1313000748                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1313000748                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.025443                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025443                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.025443                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025443                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.025443                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025443                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47670.941727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47670.941727                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47670.941727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47670.941727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47670.941727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47670.941727                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               27869                       # Transaction distribution
system.membus.trans_dist::ReadResp              27868                       # Transaction distribution
system.membus.trans_dist::Writeback               478                       # Transaction distribution
system.membus.trans_dist::ReadExReq               595                       # Transaction distribution
system.membus.trans_dist::ReadExResp              595                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        55085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  57405                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      1762688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1852224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             28942                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   28942    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               28942                       # Request fanout histogram
system.membus.reqLayer0.occupancy            15427000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           75049750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2494500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
