


copy_ip -name rx_daphne2_daq_txonly [get_ips daphne2_daq_txonly]
set_property -dict [list CONFIG.identical_val_no_tx {true}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.identical_val_no_rx {false}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt0_val_rx_refclk {REFCLK0_Q0}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt1_val_rx_refclk {REFCLK0_Q0}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt2_val_rx_refclk {REFCLK0_Q0}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt3_val_rx_refclk {REFCLK0_Q0}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt4_val_rx_refclk {REFCLK1_Q1}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt5_val_rx_refclk {REFCLK1_Q1}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt6_val_rx_refclk {REFCLK1_Q1}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt7_val_rx_refclk {REFCLK1_Q1}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt8_val_rx_refclk {REFCLK1_Q2}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt9_val_rx_refclk {REFCLK1_Q2}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt10_val_rx_refclk {REFCLK1_Q2}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt11_val_rx_refclk {REFCLK1_Q2}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt12_val_rx_refclk {REFCLK1_Q3}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt13_val_rx_refclk {REFCLK1_Q3}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt14_val_rx_refclk {REFCLK1_Q3}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt15_val_rx_refclk {REFCLK1_Q3}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt16_val_rx_refclk {REFCLK1_Q4}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt17_val_rx_refclk {REFCLK1_Q4}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt18_val_rx_refclk {REFCLK1_Q4}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt19_val_rx_refclk {REFCLK1_Q4}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt20_val_rx_refclk {REFCLK1_Q5}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt21_val_rx_refclk {REFCLK1_Q5}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt22_val_rx_refclk {REFCLK1_Q5}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt23_val_rx_refclk {REFCLK1_Q5}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt24_val_rx_refclk {REFCLK1_Q6}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt25_val_rx_refclk {REFCLK1_Q6}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt26_val_rx_refclk {REFCLK1_Q6}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt27_val_rx_refclk {REFCLK1_Q6}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt28_val_rx_refclk {REFCLK1_Q7}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt29_val_rx_refclk {REFCLK1_Q7}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt30_val_rx_refclk {REFCLK1_Q7}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt31_val_rx_refclk {REFCLK1_Q7}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt32_val_rx_refclk {REFCLK1_Q8}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt33_val_rx_refclk {REFCLK1_Q8}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt34_val_rx_refclk {REFCLK1_Q8}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt35_val_rx_refclk {REFCLK1_Q8}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt36_val_rx_refclk {REFCLK1_Q9}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt37_val_rx_refclk {REFCLK1_Q9}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt38_val_rx_refclk {REFCLK1_Q9}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt39_val_rx_refclk {REFCLK1_Q9}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt40_val_rx_refclk {REFCLK1_Q10}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt41_val_rx_refclk {REFCLK1_Q10}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt42_val_rx_refclk {REFCLK1_Q10}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt43_val_rx_refclk {REFCLK1_Q10}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt44_val_rx_refclk {REFCLK1_Q11}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt45_val_rx_refclk {REFCLK1_Q11}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt46_val_rx_refclk {REFCLK1_Q11}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt47_val_rx_refclk {REFCLK1_Q11}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt0_val_rxusrclk {RXOUTCLK}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt0_val_rx_data_width {32}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt0_val_decoding {8B/10B}] [get_ips rx_daphne2_daq_txonly]
set_property -dict [list CONFIG.gt0_val_rx_int_datawidth {20}] [get_ips rx_daphne2_daq_txonly]

set_property -dict [list CONFIG.gt0_usesharedlogic {0}] [get_ips rx_daphne2_daq_txonly]

set_property generate_synth_checkpoint true [get_files rx_daphne2_daq_txonly.xci]
convert_ips -from_core_container [get_files  rx_daphne2_daq_txonly.xci]
generate_target synthesis [get_files rx_daphne2_daq_txonly.xci]
if { [get_property coreContainer.enable [current_project]] == 1} {
convert_ips [get_files  rx_daphne2_daq_txonly.xci]
}

set_property USED_IN {synthesis} [get_files rx_daphne2_daq_txonly.xci]
set_property USED_IN {simulation testbench synthesis implementation} [get_files rx_daphne2_daq_txonly.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] rx_daphne2_daq_txonly.xci]
launch_run  rx_daphne2_daq_txonly_synth_1
wait_on_run rx_daphne2_daq_txonly_synth_1
generate_target example [get_files rx_daphne2_daq_txonly.xci]


add_files -scan_for_includes -fileset [current_fileset -simset] \
  [get_files rx_daphne2_daq_txonly_clock_module.vhd] \
  [get_files rx_daphne2_daq_txonly_gt_usrclk_source.vhd] \
  [get_files *daphne2_daq_txonly*/*/*example_design*/gt_rom_init_rx.dat] \
  [get_files rx_daphne2_daq_txonly_gt_frame_check.vhd] \
  [get_files rx_daphne2_daq_txonly_exdes.vhd] \
  [get_files rx_daphne2_daq_txonly_support.vhd] \
  [get_files rx_daphne2_daq_txonly_cpll_railing.vhd] \
  [get_files rx_daphne2_daq_txonly_common.vhd] \
  [get_files rx_daphne2_daq_txonly_common_reset.vhd] \

set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse [get_files -all rx_daphne2_daq_txonly_sim_netlist.v]
remove_files -fileset rx_daphne2_daq_txonly [get_files rx_daphne2_daq_txonly.xci]
delete_fileset -quiet rx_daphne2_daq_txonly

set srcIpDir "./"

set_property top daphne2_daq_txonly_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
 
