{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 18:26:20 2019 " "Info: Processing started: Fri May 17 18:26:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PQP -c PQP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PQP -c PQP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "PQP EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design PQP" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 5074 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "287 287 " "Critical Warning: No exact pin location assignment(s) for 287 pins of 287 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[0\] " "Info: Pin stateout\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2025 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[1\] " "Info: Pin stateout\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2026 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[2\] " "Info: Pin stateout\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2027 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[3\] " "Info: Pin stateout\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2028 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[4\] " "Info: Pin stateout\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2029 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[5\] " "Info: Pin stateout\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2030 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[6\] " "Info: Pin stateout\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2031 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[0\] " "Info: Pin MuxMemToRegOut\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2032 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[1\] " "Info: Pin MuxMemToRegOut\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2033 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[2\] " "Info: Pin MuxMemToRegOut\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2034 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[3\] " "Info: Pin MuxMemToRegOut\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2035 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[4\] " "Info: Pin MuxMemToRegOut\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2036 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[5\] " "Info: Pin MuxMemToRegOut\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2037 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[6\] " "Info: Pin MuxMemToRegOut\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2038 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[7\] " "Info: Pin MuxMemToRegOut\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2039 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[8\] " "Info: Pin MuxMemToRegOut\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2040 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[9\] " "Info: Pin MuxMemToRegOut\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2041 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[10\] " "Info: Pin MuxMemToRegOut\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2042 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[11\] " "Info: Pin MuxMemToRegOut\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2043 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[12\] " "Info: Pin MuxMemToRegOut\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2044 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[13\] " "Info: Pin MuxMemToRegOut\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2045 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[14\] " "Info: Pin MuxMemToRegOut\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2046 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[15\] " "Info: Pin MuxMemToRegOut\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2047 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[16\] " "Info: Pin MuxMemToRegOut\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2048 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[17\] " "Info: Pin MuxMemToRegOut\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2049 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[18\] " "Info: Pin MuxMemToRegOut\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2050 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[19\] " "Info: Pin MuxMemToRegOut\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2051 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[20\] " "Info: Pin MuxMemToRegOut\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2052 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[21\] " "Info: Pin MuxMemToRegOut\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2053 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[22\] " "Info: Pin MuxMemToRegOut\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2054 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[23\] " "Info: Pin MuxMemToRegOut\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2055 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[24\] " "Info: Pin MuxMemToRegOut\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2056 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[25\] " "Info: Pin MuxMemToRegOut\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2057 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[26\] " "Info: Pin MuxMemToRegOut\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2058 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[27\] " "Info: Pin MuxMemToRegOut\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2059 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[28\] " "Info: Pin MuxMemToRegOut\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2060 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[29\] " "Info: Pin MuxMemToRegOut\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2061 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[30\] " "Info: Pin MuxMemToRegOut\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2062 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[31\] " "Info: Pin MuxMemToRegOut\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2063 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[0\] " "Info: Pin MuxRegDstOut\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxRegDstOut[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2064 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[1\] " "Info: Pin MuxRegDstOut\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxRegDstOut[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2065 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[2\] " "Info: Pin MuxRegDstOut\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxRegDstOut[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2066 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[3\] " "Info: Pin MuxRegDstOut\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxRegDstOut[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2067 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[4\] " "Info: Pin MuxRegDstOut\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxRegDstOut[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2068 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[0\] " "Info: Pin rd\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rd[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2069 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[1\] " "Info: Pin rd\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rd[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2070 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[2\] " "Info: Pin rd\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rd[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2071 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[3\] " "Info: Pin rd\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rd[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2072 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[4\] " "Info: Pin rd\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rd[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2073 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[0\] " "Info: Pin OpCode\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { OpCode[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { OpCode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2074 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[1\] " "Info: Pin OpCode\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { OpCode[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { OpCode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2075 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[2\] " "Info: Pin OpCode\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { OpCode[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { OpCode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2076 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[3\] " "Info: Pin OpCode\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { OpCode[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { OpCode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2077 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[4\] " "Info: Pin OpCode\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { OpCode[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { OpCode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2078 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[5\] " "Info: Pin OpCode\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { OpCode[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { OpCode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2079 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[0\] " "Info: Pin Funct\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { Funct[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2080 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[1\] " "Info: Pin Funct\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { Funct[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2081 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[2\] " "Info: Pin Funct\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { Funct[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2082 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[3\] " "Info: Pin Funct\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { Funct[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2083 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[4\] " "Info: Pin Funct\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { Funct[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2084 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[5\] " "Info: Pin Funct\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { Funct[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2085 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[0\] " "Info: Pin RegBOut\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2086 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[1\] " "Info: Pin RegBOut\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2087 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[2\] " "Info: Pin RegBOut\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2088 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[3\] " "Info: Pin RegBOut\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2089 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[4\] " "Info: Pin RegBOut\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2090 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[5\] " "Info: Pin RegBOut\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2091 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[6\] " "Info: Pin RegBOut\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2092 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[7\] " "Info: Pin RegBOut\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2093 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[8\] " "Info: Pin RegBOut\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2094 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[9\] " "Info: Pin RegBOut\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2095 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[10\] " "Info: Pin RegBOut\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2096 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[11\] " "Info: Pin RegBOut\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2097 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[12\] " "Info: Pin RegBOut\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2098 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[13\] " "Info: Pin RegBOut\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2099 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[14\] " "Info: Pin RegBOut\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[15\] " "Info: Pin RegBOut\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[16\] " "Info: Pin RegBOut\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[17\] " "Info: Pin RegBOut\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[18\] " "Info: Pin RegBOut\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[19\] " "Info: Pin RegBOut\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[20\] " "Info: Pin RegBOut\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[21\] " "Info: Pin RegBOut\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[22\] " "Info: Pin RegBOut\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[23\] " "Info: Pin RegBOut\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[24\] " "Info: Pin RegBOut\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[25\] " "Info: Pin RegBOut\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[26\] " "Info: Pin RegBOut\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[27\] " "Info: Pin RegBOut\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[28\] " "Info: Pin RegBOut\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[29\] " "Info: Pin RegBOut\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[30\] " "Info: Pin RegBOut\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[31\] " "Info: Pin RegBOut\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[0\] " "Info: Pin RegAOut\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[1\] " "Info: Pin RegAOut\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[2\] " "Info: Pin RegAOut\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[3\] " "Info: Pin RegAOut\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[4\] " "Info: Pin RegAOut\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[5\] " "Info: Pin RegAOut\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[6\] " "Info: Pin RegAOut\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[7\] " "Info: Pin RegAOut\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[8\] " "Info: Pin RegAOut\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[9\] " "Info: Pin RegAOut\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[10\] " "Info: Pin RegAOut\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[11\] " "Info: Pin RegAOut\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[12\] " "Info: Pin RegAOut\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[13\] " "Info: Pin RegAOut\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[14\] " "Info: Pin RegAOut\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[15\] " "Info: Pin RegAOut\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[16\] " "Info: Pin RegAOut\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[17\] " "Info: Pin RegAOut\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[18\] " "Info: Pin RegAOut\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[19\] " "Info: Pin RegAOut\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[20\] " "Info: Pin RegAOut\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[21\] " "Info: Pin RegAOut\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[22\] " "Info: Pin RegAOut\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[23\] " "Info: Pin RegAOut\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[24\] " "Info: Pin RegAOut\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[25\] " "Info: Pin RegAOut\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[26\] " "Info: Pin RegAOut\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[27\] " "Info: Pin RegAOut\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[28\] " "Info: Pin RegAOut\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[29\] " "Info: Pin RegAOut\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[30\] " "Info: Pin RegAOut\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[31\] " "Info: Pin RegAOut\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[0\] " "Info: Pin PCOut\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[1\] " "Info: Pin PCOut\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[2\] " "Info: Pin PCOut\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[3\] " "Info: Pin PCOut\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[4\] " "Info: Pin PCOut\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[5\] " "Info: Pin PCOut\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[6\] " "Info: Pin PCOut\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[7\] " "Info: Pin PCOut\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[8\] " "Info: Pin PCOut\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[9\] " "Info: Pin PCOut\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[10\] " "Info: Pin PCOut\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[11\] " "Info: Pin PCOut\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[12\] " "Info: Pin PCOut\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[13\] " "Info: Pin PCOut\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[14\] " "Info: Pin PCOut\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[15\] " "Info: Pin PCOut\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[16\] " "Info: Pin PCOut\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[17\] " "Info: Pin PCOut\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[18\] " "Info: Pin PCOut\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[19\] " "Info: Pin PCOut\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[20\] " "Info: Pin PCOut\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[21\] " "Info: Pin PCOut\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[22\] " "Info: Pin PCOut\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[23\] " "Info: Pin PCOut\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[24\] " "Info: Pin PCOut\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[25\] " "Info: Pin PCOut\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[26\] " "Info: Pin PCOut\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[27\] " "Info: Pin PCOut\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[28\] " "Info: Pin PCOut\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[29\] " "Info: Pin PCOut\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[30\] " "Info: Pin PCOut\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[31\] " "Info: Pin PCOut\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[0\] " "Info: Pin MultHi\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[1\] " "Info: Pin MultHi\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[2\] " "Info: Pin MultHi\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[3\] " "Info: Pin MultHi\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[4\] " "Info: Pin MultHi\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[5\] " "Info: Pin MultHi\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[6\] " "Info: Pin MultHi\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[7\] " "Info: Pin MultHi\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[8\] " "Info: Pin MultHi\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[9\] " "Info: Pin MultHi\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[10\] " "Info: Pin MultHi\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[11\] " "Info: Pin MultHi\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[12\] " "Info: Pin MultHi\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[13\] " "Info: Pin MultHi\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[14\] " "Info: Pin MultHi\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[15\] " "Info: Pin MultHi\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[16\] " "Info: Pin MultHi\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[17\] " "Info: Pin MultHi\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[18\] " "Info: Pin MultHi\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[19\] " "Info: Pin MultHi\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[20\] " "Info: Pin MultHi\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[21\] " "Info: Pin MultHi\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[22\] " "Info: Pin MultHi\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[23\] " "Info: Pin MultHi\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[24\] " "Info: Pin MultHi\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[25\] " "Info: Pin MultHi\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[26\] " "Info: Pin MultHi\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[27\] " "Info: Pin MultHi\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[28\] " "Info: Pin MultHi\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[29\] " "Info: Pin MultHi\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[30\] " "Info: Pin MultHi\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[31\] " "Info: Pin MultHi\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[0\] " "Info: Pin MultLo\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[1\] " "Info: Pin MultLo\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[2\] " "Info: Pin MultLo\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[3\] " "Info: Pin MultLo\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[4\] " "Info: Pin MultLo\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[5\] " "Info: Pin MultLo\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[6\] " "Info: Pin MultLo\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[7\] " "Info: Pin MultLo\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[8\] " "Info: Pin MultLo\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[9\] " "Info: Pin MultLo\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[10\] " "Info: Pin MultLo\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[11\] " "Info: Pin MultLo\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[12\] " "Info: Pin MultLo\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[13\] " "Info: Pin MultLo\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[14\] " "Info: Pin MultLo\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[15\] " "Info: Pin MultLo\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[16\] " "Info: Pin MultLo\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[17\] " "Info: Pin MultLo\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[18\] " "Info: Pin MultLo\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[19\] " "Info: Pin MultLo\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[20\] " "Info: Pin MultLo\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[21\] " "Info: Pin MultLo\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[22\] " "Info: Pin MultLo\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[23\] " "Info: Pin MultLo\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[24\] " "Info: Pin MultLo\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[25\] " "Info: Pin MultLo\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[26\] " "Info: Pin MultLo\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[27\] " "Info: Pin MultLo\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[28\] " "Info: Pin MultLo\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[29\] " "Info: Pin MultLo\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[30\] " "Info: Pin MultLo\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[31\] " "Info: Pin MultLo\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[0\] " "Info: Pin MultA\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[1\] " "Info: Pin MultA\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[2\] " "Info: Pin MultA\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[3\] " "Info: Pin MultA\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[4\] " "Info: Pin MultA\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[5\] " "Info: Pin MultA\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[6\] " "Info: Pin MultA\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[7\] " "Info: Pin MultA\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[8\] " "Info: Pin MultA\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[9\] " "Info: Pin MultA\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[10\] " "Info: Pin MultA\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[11\] " "Info: Pin MultA\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[12\] " "Info: Pin MultA\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[13\] " "Info: Pin MultA\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[14\] " "Info: Pin MultA\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[15\] " "Info: Pin MultA\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[16\] " "Info: Pin MultA\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[17\] " "Info: Pin MultA\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[18\] " "Info: Pin MultA\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[19\] " "Info: Pin MultA\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[20\] " "Info: Pin MultA\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[21\] " "Info: Pin MultA\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[22\] " "Info: Pin MultA\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[23\] " "Info: Pin MultA\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[24\] " "Info: Pin MultA\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[25\] " "Info: Pin MultA\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[26\] " "Info: Pin MultA\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[27\] " "Info: Pin MultA\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[28\] " "Info: Pin MultA\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[29\] " "Info: Pin MultA\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[30\] " "Info: Pin MultA\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[31\] " "Info: Pin MultA\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[0\] " "Info: Pin MultB\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[1\] " "Info: Pin MultB\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[2\] " "Info: Pin MultB\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[3\] " "Info: Pin MultB\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[4\] " "Info: Pin MultB\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[5\] " "Info: Pin MultB\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[6\] " "Info: Pin MultB\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[7\] " "Info: Pin MultB\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[8\] " "Info: Pin MultB\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[9\] " "Info: Pin MultB\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[10\] " "Info: Pin MultB\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[11\] " "Info: Pin MultB\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[12\] " "Info: Pin MultB\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[13\] " "Info: Pin MultB\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[14\] " "Info: Pin MultB\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[15\] " "Info: Pin MultB\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[16\] " "Info: Pin MultB\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[17\] " "Info: Pin MultB\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[18\] " "Info: Pin MultB\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[19\] " "Info: Pin MultB\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[20\] " "Info: Pin MultB\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[21\] " "Info: Pin MultB\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[22\] " "Info: Pin MultB\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[23\] " "Info: Pin MultB\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[24\] " "Info: Pin MultB\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[25\] " "Info: Pin MultB\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[26\] " "Info: Pin MultB\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[27\] " "Info: Pin MultB\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[28\] " "Info: Pin MultB\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[29\] " "Info: Pin MultB\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[30\] " "Info: Pin MultB\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[31\] " "Info: Pin MultB\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { clock } } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { reset } } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr15_0\[0\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr15_0\[0\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr15_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1582 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr15_0\[1\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr15_0\[1\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr15_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1581 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr15_0\[2\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr15_0\[2\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr15_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1580 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr15_0\[3\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr15_0\[3\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr15_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1579 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr15_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1578 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr15_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1577 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr31_26\[0\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr31_26\[0\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr31_26[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1556 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr31_26\[1\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr31_26\[1\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr31_26[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1555 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr31_26\[2\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr31_26\[2\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr31_26[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1554 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr31_26\[3\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr31_26\[3\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr31_26[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1553 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { clock } } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2310 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:ControlUnit\|Selector124~1  " "Info: Automatically promoted node ControlUnit:ControlUnit\|Selector124~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|Selector124~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 3939 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:ControlUnit\|Selector122~4  " "Info: Automatically promoted node ControlUnit:ControlUnit\|Selector122~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|Selector122~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 3937 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:ControlUnit\|Selector8~1  " "Info: Automatically promoted node ControlUnit:ControlUnit\|Selector8~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|Selector8~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 3934 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Multi:Multi\|result\[56\]~0 " "Info: Destination node Multi:Multi\|result\[56\]~0" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi:Multi|result[56]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 4119 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { reset } } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2311 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "285 unused 3.3V 0 285 0 " "Info: Number of I/O pins in group: 285 (unused VREF, 3.3V VCCIO, 0 input, 285 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.175 ns register register " "Info: Estimated most critical path is register to register delay of 13.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.Lui 1 REG LAB_X11_Y13 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X11_Y13; Fanout = 36; REG Node = 'ControlUnit:ControlUnit\|state.Lui'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.Lui } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.053 ns) 0.403 ns ControlUnit:ControlUnit\|WideOr29~0 2 COMB LAB_X11_Y13 5 " "Info: 2: + IC(0.350 ns) + CELL(0.053 ns) = 0.403 ns; Loc. = LAB_X11_Y13; Fanout = 5; COMB Node = 'ControlUnit:ControlUnit\|WideOr29~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ControlUnit:ControlUnit|state.Lui ControlUnit:ControlUnit|WideOr29~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.357 ns) 1.135 ns Ula32:ULA\|Mux47~0 3 COMB LAB_X9_Y13 49 " "Info: 3: + IC(0.375 ns) + CELL(0.357 ns) = 1.135 ns; Loc. = LAB_X9_Y13; Fanout = 49; COMB Node = 'Ula32:ULA\|Mux47~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { ControlUnit:ControlUnit|WideOr29~0 Ula32:ULA|Mux47~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.378 ns) 1.936 ns Ula32:ULA\|Mux60~0 4 COMB LAB_X9_Y15 3 " "Info: 4: + IC(0.423 ns) + CELL(0.378 ns) = 1.936 ns; Loc. = LAB_X9_Y15; Fanout = 3; COMB Node = 'Ula32:ULA\|Mux60~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { Ula32:ULA|Mux47~0 Ula32:ULA|Mux60~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.357 ns) 2.737 ns Ula32:ULA\|carry_temp\[3\]~3 5 COMB LAB_X9_Y13 5 " "Info: 5: + IC(0.444 ns) + CELL(0.357 ns) = 2.737 ns; Loc. = LAB_X9_Y13; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { Ula32:ULA|Mux60~0 Ula32:ULA|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.138 ns Ula32:ULA\|carry_temp\[5\]~4 6 COMB LAB_X9_Y13 5 " "Info: 6: + IC(0.129 ns) + CELL(0.272 ns) = 3.138 ns; Loc. = LAB_X9_Y13; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.539 ns Ula32:ULA\|carry_temp\[7\]~5 7 COMB LAB_X9_Y13 5 " "Info: 7: + IC(0.129 ns) + CELL(0.272 ns) = 3.539 ns; Loc. = LAB_X9_Y13; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.272 ns) 4.347 ns Ula32:ULA\|carry_temp\[9\]~6 8 COMB LAB_X10_Y16 5 " "Info: 8: + IC(0.536 ns) + CELL(0.272 ns) = 4.347 ns; Loc. = LAB_X10_Y16; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.378 ns) 5.121 ns Ula32:ULA\|Igual~5 9 COMB LAB_X9_Y15 1 " "Info: 9: + IC(0.396 ns) + CELL(0.378 ns) = 5.121 ns; Loc. = LAB_X9_Y15; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:ULA|carry_temp[9]~6 Ula32:ULA|Igual~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 5.522 ns Ula32:ULA\|Igual~6 10 COMB LAB_X9_Y15 1 " "Info: 10: + IC(0.247 ns) + CELL(0.154 ns) = 5.522 ns; Loc. = LAB_X9_Y15; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|Igual~5 Ula32:ULA|Igual~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.154 ns) 6.552 ns Ula32:ULA\|Igual~7 11 COMB LAB_X14_Y17 1 " "Info: 11: + IC(0.876 ns) + CELL(0.154 ns) = 6.552 ns; Loc. = LAB_X14_Y17; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { Ula32:ULA|Igual~6 Ula32:ULA|Igual~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 7.326 ns Ula32:ULA\|Igual~8 12 COMB LAB_X13_Y16 1 " "Info: 12: + IC(0.620 ns) + CELL(0.154 ns) = 7.326 ns; Loc. = LAB_X13_Y16; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:ULA|Igual~7 Ula32:ULA|Igual~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 7.727 ns Ula32:ULA\|Igual~9 13 COMB LAB_X13_Y16 1 " "Info: 13: + IC(0.247 ns) + CELL(0.154 ns) = 7.727 ns; Loc. = LAB_X13_Y16; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|Igual~8 Ula32:ULA|Igual~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 8.128 ns Ula32:ULA\|Igual~10 14 COMB LAB_X13_Y16 1 " "Info: 14: + IC(0.247 ns) + CELL(0.154 ns) = 8.128 ns; Loc. = LAB_X13_Y16; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|Igual~9 Ula32:ULA|Igual~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.154 ns) 9.101 ns Ula32:ULA\|Igual~11 15 COMB LAB_X11_Y15 1 " "Info: 15: + IC(0.819 ns) + CELL(0.154 ns) = 9.101 ns; Loc. = LAB_X11_Y15; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { Ula32:ULA|Igual~10 Ula32:ULA|Igual~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.154 ns) 9.884 ns Ula32:ULA\|Igual~12 16 COMB LAB_X11_Y14 1 " "Info: 16: + IC(0.629 ns) + CELL(0.154 ns) = 9.884 ns; Loc. = LAB_X11_Y14; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { Ula32:ULA|Igual~11 Ula32:ULA|Igual~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 10.285 ns Ula32:ULA\|Igual~13 17 COMB LAB_X11_Y14 1 " "Info: 17: + IC(0.247 ns) + CELL(0.154 ns) = 10.285 ns; Loc. = LAB_X11_Y14; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|Igual~12 Ula32:ULA|Igual~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 10.686 ns Ula32:ULA\|Igual~14 18 COMB LAB_X11_Y14 2 " "Info: 18: + IC(0.129 ns) + CELL(0.272 ns) = 10.686 ns; Loc. = LAB_X11_Y14; Fanout = 2; COMB Node = 'Ula32:ULA\|Igual~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|Igual~13 Ula32:ULA|Igual~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.154 ns) 11.191 ns ControlUnit:ControlUnit\|Selector48~1 19 COMB LAB_X10_Y14 1 " "Info: 19: + IC(0.351 ns) + CELL(0.154 ns) = 11.191 ns; Loc. = LAB_X10_Y14; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|Selector48~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Ula32:ULA|Igual~14 ControlUnit:ControlUnit|Selector48~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 11.592 ns ControlUnit:ControlUnit\|Selector48~2 20 COMB LAB_X10_Y14 32 " "Info: 20: + IC(0.348 ns) + CELL(0.053 ns) = 11.592 ns; Loc. = LAB_X10_Y14; Fanout = 32; COMB Node = 'ControlUnit:ControlUnit\|Selector48~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ControlUnit:ControlUnit|Selector48~1 ControlUnit:ControlUnit|Selector48~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.746 ns) 13.175 ns Registrador:PC\|Saida\[31\] 21 REG LAB_X15_Y17 3 " "Info: 21: + IC(0.837 ns) + CELL(0.746 ns) = 13.175 ns; Loc. = LAB_X15_Y17; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { ControlUnit:ControlUnit|Selector48~2 Registrador:PC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.796 ns ( 36.40 % ) " "Info: Total cell delay = 4.796 ns ( 36.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.379 ns ( 63.60 % ) " "Info: Total interconnect delay = 8.379 ns ( 63.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "13.175 ns" { ControlUnit:ControlUnit|state.Lui ControlUnit:ControlUnit|WideOr29~0 Ula32:ULA|Mux47~0 Ula32:ULA|Mux60~0 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 Ula32:ULA|Igual~5 Ula32:ULA|Igual~6 Ula32:ULA|Igual~7 Ula32:ULA|Igual~8 Ula32:ULA|Igual~9 Ula32:ULA|Igual~10 Ula32:ULA|Igual~11 Ula32:ULA|Igual~12 Ula32:ULA|Igual~13 Ula32:ULA|Igual~14 ControlUnit:ControlUnit|Selector48~1 ControlUnit:ControlUnit|Selector48~2 Registrador:PC|Saida[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 12% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "285 " "Warning: Found 285 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[0\] 0 " "Info: Pin \"stateout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[1\] 0 " "Info: Pin \"stateout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[2\] 0 " "Info: Pin \"stateout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[3\] 0 " "Info: Pin \"stateout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[4\] 0 " "Info: Pin \"stateout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[5\] 0 " "Info: Pin \"stateout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[6\] 0 " "Info: Pin \"stateout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[0\] 0 " "Info: Pin \"MuxMemToRegOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[1\] 0 " "Info: Pin \"MuxMemToRegOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[2\] 0 " "Info: Pin \"MuxMemToRegOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[3\] 0 " "Info: Pin \"MuxMemToRegOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[4\] 0 " "Info: Pin \"MuxMemToRegOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[5\] 0 " "Info: Pin \"MuxMemToRegOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[6\] 0 " "Info: Pin \"MuxMemToRegOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[7\] 0 " "Info: Pin \"MuxMemToRegOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[8\] 0 " "Info: Pin \"MuxMemToRegOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[9\] 0 " "Info: Pin \"MuxMemToRegOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[10\] 0 " "Info: Pin \"MuxMemToRegOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[11\] 0 " "Info: Pin \"MuxMemToRegOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[12\] 0 " "Info: Pin \"MuxMemToRegOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[13\] 0 " "Info: Pin \"MuxMemToRegOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[14\] 0 " "Info: Pin \"MuxMemToRegOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[15\] 0 " "Info: Pin \"MuxMemToRegOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[16\] 0 " "Info: Pin \"MuxMemToRegOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[17\] 0 " "Info: Pin \"MuxMemToRegOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[18\] 0 " "Info: Pin \"MuxMemToRegOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[19\] 0 " "Info: Pin \"MuxMemToRegOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[20\] 0 " "Info: Pin \"MuxMemToRegOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[21\] 0 " "Info: Pin \"MuxMemToRegOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[22\] 0 " "Info: Pin \"MuxMemToRegOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[23\] 0 " "Info: Pin \"MuxMemToRegOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[24\] 0 " "Info: Pin \"MuxMemToRegOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[25\] 0 " "Info: Pin \"MuxMemToRegOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[26\] 0 " "Info: Pin \"MuxMemToRegOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[27\] 0 " "Info: Pin \"MuxMemToRegOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[28\] 0 " "Info: Pin \"MuxMemToRegOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[29\] 0 " "Info: Pin \"MuxMemToRegOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[30\] 0 " "Info: Pin \"MuxMemToRegOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[31\] 0 " "Info: Pin \"MuxMemToRegOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[0\] 0 " "Info: Pin \"MuxRegDstOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[1\] 0 " "Info: Pin \"MuxRegDstOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[2\] 0 " "Info: Pin \"MuxRegDstOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[3\] 0 " "Info: Pin \"MuxRegDstOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[4\] 0 " "Info: Pin \"MuxRegDstOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[0\] 0 " "Info: Pin \"rd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[1\] 0 " "Info: Pin \"rd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[2\] 0 " "Info: Pin \"rd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[3\] 0 " "Info: Pin \"rd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[4\] 0 " "Info: Pin \"rd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpCode\[0\] 0 " "Info: Pin \"OpCode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpCode\[1\] 0 " "Info: Pin \"OpCode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpCode\[2\] 0 " "Info: Pin \"OpCode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpCode\[3\] 0 " "Info: Pin \"OpCode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpCode\[4\] 0 " "Info: Pin \"OpCode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpCode\[5\] 0 " "Info: Pin \"OpCode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Funct\[0\] 0 " "Info: Pin \"Funct\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Funct\[1\] 0 " "Info: Pin \"Funct\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Funct\[2\] 0 " "Info: Pin \"Funct\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Funct\[3\] 0 " "Info: Pin \"Funct\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Funct\[4\] 0 " "Info: Pin \"Funct\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Funct\[5\] 0 " "Info: Pin \"Funct\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[0\] 0 " "Info: Pin \"RegBOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[1\] 0 " "Info: Pin \"RegBOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[2\] 0 " "Info: Pin \"RegBOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[3\] 0 " "Info: Pin \"RegBOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[4\] 0 " "Info: Pin \"RegBOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[5\] 0 " "Info: Pin \"RegBOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[6\] 0 " "Info: Pin \"RegBOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[7\] 0 " "Info: Pin \"RegBOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[8\] 0 " "Info: Pin \"RegBOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[9\] 0 " "Info: Pin \"RegBOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[10\] 0 " "Info: Pin \"RegBOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[11\] 0 " "Info: Pin \"RegBOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[12\] 0 " "Info: Pin \"RegBOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[13\] 0 " "Info: Pin \"RegBOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[14\] 0 " "Info: Pin \"RegBOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[15\] 0 " "Info: Pin \"RegBOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[16\] 0 " "Info: Pin \"RegBOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[17\] 0 " "Info: Pin \"RegBOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[18\] 0 " "Info: Pin \"RegBOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[19\] 0 " "Info: Pin \"RegBOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[20\] 0 " "Info: Pin \"RegBOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[21\] 0 " "Info: Pin \"RegBOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[22\] 0 " "Info: Pin \"RegBOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[23\] 0 " "Info: Pin \"RegBOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[24\] 0 " "Info: Pin \"RegBOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[25\] 0 " "Info: Pin \"RegBOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[26\] 0 " "Info: Pin \"RegBOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[27\] 0 " "Info: Pin \"RegBOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[28\] 0 " "Info: Pin \"RegBOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[29\] 0 " "Info: Pin \"RegBOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[30\] 0 " "Info: Pin \"RegBOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[31\] 0 " "Info: Pin \"RegBOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[0\] 0 " "Info: Pin \"RegAOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[1\] 0 " "Info: Pin \"RegAOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[2\] 0 " "Info: Pin \"RegAOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[3\] 0 " "Info: Pin \"RegAOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[4\] 0 " "Info: Pin \"RegAOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[5\] 0 " "Info: Pin \"RegAOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[6\] 0 " "Info: Pin \"RegAOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[7\] 0 " "Info: Pin \"RegAOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[8\] 0 " "Info: Pin \"RegAOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[9\] 0 " "Info: Pin \"RegAOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[10\] 0 " "Info: Pin \"RegAOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[11\] 0 " "Info: Pin \"RegAOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[12\] 0 " "Info: Pin \"RegAOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[13\] 0 " "Info: Pin \"RegAOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[14\] 0 " "Info: Pin \"RegAOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[15\] 0 " "Info: Pin \"RegAOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[16\] 0 " "Info: Pin \"RegAOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[17\] 0 " "Info: Pin \"RegAOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[18\] 0 " "Info: Pin \"RegAOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[19\] 0 " "Info: Pin \"RegAOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[20\] 0 " "Info: Pin \"RegAOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[21\] 0 " "Info: Pin \"RegAOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[22\] 0 " "Info: Pin \"RegAOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[23\] 0 " "Info: Pin \"RegAOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[24\] 0 " "Info: Pin \"RegAOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[25\] 0 " "Info: Pin \"RegAOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[26\] 0 " "Info: Pin \"RegAOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[27\] 0 " "Info: Pin \"RegAOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[28\] 0 " "Info: Pin \"RegAOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[29\] 0 " "Info: Pin \"RegAOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[30\] 0 " "Info: Pin \"RegAOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[31\] 0 " "Info: Pin \"RegAOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[0\] 0 " "Info: Pin \"PCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[1\] 0 " "Info: Pin \"PCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[2\] 0 " "Info: Pin \"PCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[3\] 0 " "Info: Pin \"PCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[4\] 0 " "Info: Pin \"PCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[5\] 0 " "Info: Pin \"PCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[6\] 0 " "Info: Pin \"PCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[7\] 0 " "Info: Pin \"PCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[8\] 0 " "Info: Pin \"PCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[9\] 0 " "Info: Pin \"PCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[10\] 0 " "Info: Pin \"PCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[11\] 0 " "Info: Pin \"PCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[12\] 0 " "Info: Pin \"PCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[13\] 0 " "Info: Pin \"PCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[14\] 0 " "Info: Pin \"PCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[15\] 0 " "Info: Pin \"PCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[16\] 0 " "Info: Pin \"PCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[17\] 0 " "Info: Pin \"PCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[18\] 0 " "Info: Pin \"PCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[19\] 0 " "Info: Pin \"PCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[20\] 0 " "Info: Pin \"PCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[21\] 0 " "Info: Pin \"PCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[22\] 0 " "Info: Pin \"PCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[23\] 0 " "Info: Pin \"PCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[24\] 0 " "Info: Pin \"PCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[25\] 0 " "Info: Pin \"PCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[26\] 0 " "Info: Pin \"PCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[27\] 0 " "Info: Pin \"PCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[28\] 0 " "Info: Pin \"PCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[29\] 0 " "Info: Pin \"PCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[30\] 0 " "Info: Pin \"PCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[31\] 0 " "Info: Pin \"PCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[0\] 0 " "Info: Pin \"MultHi\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[1\] 0 " "Info: Pin \"MultHi\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[2\] 0 " "Info: Pin \"MultHi\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[3\] 0 " "Info: Pin \"MultHi\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[4\] 0 " "Info: Pin \"MultHi\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[5\] 0 " "Info: Pin \"MultHi\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[6\] 0 " "Info: Pin \"MultHi\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[7\] 0 " "Info: Pin \"MultHi\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[8\] 0 " "Info: Pin \"MultHi\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[9\] 0 " "Info: Pin \"MultHi\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[10\] 0 " "Info: Pin \"MultHi\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[11\] 0 " "Info: Pin \"MultHi\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[12\] 0 " "Info: Pin \"MultHi\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[13\] 0 " "Info: Pin \"MultHi\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[14\] 0 " "Info: Pin \"MultHi\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[15\] 0 " "Info: Pin \"MultHi\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[16\] 0 " "Info: Pin \"MultHi\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[17\] 0 " "Info: Pin \"MultHi\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[18\] 0 " "Info: Pin \"MultHi\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[19\] 0 " "Info: Pin \"MultHi\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[20\] 0 " "Info: Pin \"MultHi\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[21\] 0 " "Info: Pin \"MultHi\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[22\] 0 " "Info: Pin \"MultHi\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[23\] 0 " "Info: Pin \"MultHi\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[24\] 0 " "Info: Pin \"MultHi\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[25\] 0 " "Info: Pin \"MultHi\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[26\] 0 " "Info: Pin \"MultHi\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[27\] 0 " "Info: Pin \"MultHi\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[28\] 0 " "Info: Pin \"MultHi\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[29\] 0 " "Info: Pin \"MultHi\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[30\] 0 " "Info: Pin \"MultHi\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[31\] 0 " "Info: Pin \"MultHi\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[0\] 0 " "Info: Pin \"MultLo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[1\] 0 " "Info: Pin \"MultLo\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[2\] 0 " "Info: Pin \"MultLo\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[3\] 0 " "Info: Pin \"MultLo\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[4\] 0 " "Info: Pin \"MultLo\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[5\] 0 " "Info: Pin \"MultLo\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[6\] 0 " "Info: Pin \"MultLo\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[7\] 0 " "Info: Pin \"MultLo\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[8\] 0 " "Info: Pin \"MultLo\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[9\] 0 " "Info: Pin \"MultLo\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[10\] 0 " "Info: Pin \"MultLo\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[11\] 0 " "Info: Pin \"MultLo\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[12\] 0 " "Info: Pin \"MultLo\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[13\] 0 " "Info: Pin \"MultLo\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[14\] 0 " "Info: Pin \"MultLo\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[15\] 0 " "Info: Pin \"MultLo\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[16\] 0 " "Info: Pin \"MultLo\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[17\] 0 " "Info: Pin \"MultLo\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[18\] 0 " "Info: Pin \"MultLo\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[19\] 0 " "Info: Pin \"MultLo\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[20\] 0 " "Info: Pin \"MultLo\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[21\] 0 " "Info: Pin \"MultLo\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[22\] 0 " "Info: Pin \"MultLo\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[23\] 0 " "Info: Pin \"MultLo\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[24\] 0 " "Info: Pin \"MultLo\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[25\] 0 " "Info: Pin \"MultLo\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[26\] 0 " "Info: Pin \"MultLo\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[27\] 0 " "Info: Pin \"MultLo\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[28\] 0 " "Info: Pin \"MultLo\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[29\] 0 " "Info: Pin \"MultLo\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[30\] 0 " "Info: Pin \"MultLo\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[31\] 0 " "Info: Pin \"MultLo\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[0\] 0 " "Info: Pin \"MultA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[1\] 0 " "Info: Pin \"MultA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[2\] 0 " "Info: Pin \"MultA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[3\] 0 " "Info: Pin \"MultA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[4\] 0 " "Info: Pin \"MultA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[5\] 0 " "Info: Pin \"MultA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[6\] 0 " "Info: Pin \"MultA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[7\] 0 " "Info: Pin \"MultA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[8\] 0 " "Info: Pin \"MultA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[9\] 0 " "Info: Pin \"MultA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[10\] 0 " "Info: Pin \"MultA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[11\] 0 " "Info: Pin \"MultA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[12\] 0 " "Info: Pin \"MultA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[13\] 0 " "Info: Pin \"MultA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[14\] 0 " "Info: Pin \"MultA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[15\] 0 " "Info: Pin \"MultA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[16\] 0 " "Info: Pin \"MultA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[17\] 0 " "Info: Pin \"MultA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[18\] 0 " "Info: Pin \"MultA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[19\] 0 " "Info: Pin \"MultA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[20\] 0 " "Info: Pin \"MultA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[21\] 0 " "Info: Pin \"MultA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[22\] 0 " "Info: Pin \"MultA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[23\] 0 " "Info: Pin \"MultA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[24\] 0 " "Info: Pin \"MultA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[25\] 0 " "Info: Pin \"MultA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[26\] 0 " "Info: Pin \"MultA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[27\] 0 " "Info: Pin \"MultA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[28\] 0 " "Info: Pin \"MultA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[29\] 0 " "Info: Pin \"MultA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[30\] 0 " "Info: Pin \"MultA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[31\] 0 " "Info: Pin \"MultA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[0\] 0 " "Info: Pin \"MultB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[1\] 0 " "Info: Pin \"MultB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[2\] 0 " "Info: Pin \"MultB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[3\] 0 " "Info: Pin \"MultB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[4\] 0 " "Info: Pin \"MultB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[5\] 0 " "Info: Pin \"MultB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[6\] 0 " "Info: Pin \"MultB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[7\] 0 " "Info: Pin \"MultB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[8\] 0 " "Info: Pin \"MultB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[9\] 0 " "Info: Pin \"MultB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[10\] 0 " "Info: Pin \"MultB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[11\] 0 " "Info: Pin \"MultB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[12\] 0 " "Info: Pin \"MultB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[13\] 0 " "Info: Pin \"MultB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[14\] 0 " "Info: Pin \"MultB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[15\] 0 " "Info: Pin \"MultB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[16\] 0 " "Info: Pin \"MultB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[17\] 0 " "Info: Pin \"MultB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[18\] 0 " "Info: Pin \"MultB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[19\] 0 " "Info: Pin \"MultB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[20\] 0 " "Info: Pin \"MultB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[21\] 0 " "Info: Pin \"MultB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[22\] 0 " "Info: Pin \"MultB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[23\] 0 " "Info: Pin \"MultB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[24\] 0 " "Info: Pin \"MultB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[25\] 0 " "Info: Pin \"MultB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[26\] 0 " "Info: Pin \"MultB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[27\] 0 " "Info: Pin \"MultB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[28\] 0 " "Info: Pin \"MultB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[29\] 0 " "Info: Pin \"MultB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[30\] 0 " "Info: Pin \"MultB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[31\] 0 " "Info: Pin \"MultB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dmc5/Desktop/IHW/Teste/PQP.fit.smsg " "Info: Generated suppressed messages file C:/Users/dmc5/Desktop/IHW/Teste/PQP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Info: Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 18:26:35 2019 " "Info: Processing ended: Fri May 17 18:26:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
