From c881ffa6f8fe6ac2a4d55e9c62f00a382a608e0c Mon Sep 17 00:00:00 2001
From: Frank Hunleth <fhunleth@troodon-software.com>
Date: Mon, 22 Aug 2022 18:16:34 -0400
Subject: [PATCH] Sync dts with Linux dts

---
 arch/riscv/dts/Makefile                       |   3 -
 .../dts/sun20i-d1-common-regulators.dtsi      |  19 +-
 arch/riscv/dts/sun20i-d1-nezha.dts            | 218 ++----
 arch/riscv/dts/sun20i-d1.dtsi                 | 665 ++++++------------
 4 files changed, 296 insertions(+), 609 deletions(-)

diff --git a/arch/riscv/dts/Makefile b/arch/riscv/dts/Makefile
index 0558b8ca..1144acc6 100644
--- a/arch/riscv/dts/Makefile
+++ b/arch/riscv/dts/Makefile
@@ -8,9 +8,6 @@ dtb-$(CONFIG_TARGET_SIFIVE_UNLEASHED) += hifive-unleashed-a00.dtb
 dtb-$(CONFIG_TARGET_SIFIVE_UNMATCHED) += hifive-unmatched-a00.dtb
 dtb-$(CONFIG_TARGET_SIPEED_MAIX) += k210-maix-bit.dtb
 dtb-$(CONFIG_TARGET_SUNXI) += \
-	sun20i-d1-lichee-rv.dtb \
-	sun20i-d1-lichee-rv-86-panel.dtb \
-	sun20i-d1-lichee-rv-dock.dtb \
 	sun20i-d1-nezha.dtb
 
 include $(srctree)/scripts/Makefile.dts
diff --git a/arch/riscv/dts/sun20i-d1-common-regulators.dtsi b/arch/riscv/dts/sun20i-d1-common-regulators.dtsi
index a353d988..9cbc1725 100644
--- a/arch/riscv/dts/sun20i-d1-common-regulators.dtsi
+++ b/arch/riscv/dts/sun20i-d1-common-regulators.dtsi
@@ -21,16 +21,6 @@
 &codec {
 	avcc-supply = <&reg_aldo>;
 	hpvcc-supply = <&reg_hpldo>;
-	vdd33-supply = <&reg_vcc_3v3>;
-};
-
-&gpio {
-	vcc-pb-supply = <&reg_vcc_3v3>;
-	vcc-pc-supply = <&reg_vcc_3v3>;
-	vcc-pd-supply = <&reg_vcc_3v3>;
-	vcc-pe-supply = <&reg_vcc_3v3>;
-	vcc-pf-supply = <&reg_vcc_3v3>;
-	vcc-pg-supply = <&reg_vcc_3v3>;
 };
 
 &hdmi {
@@ -41,6 +31,15 @@
 	vref-supply = <&reg_aldo>;
 };
 
+&pio {
+	vcc-pb-supply = <&reg_vcc_3v3>;
+	vcc-pc-supply = <&reg_vcc_3v3>;
+	vcc-pd-supply = <&reg_vcc_3v3>;
+	vcc-pe-supply = <&reg_vcc_3v3>;
+	vcc-pf-supply = <&reg_vcc_3v3>;
+	vcc-pg-supply = <&reg_vcc_3v3>;
+};
+
 &reg_aldo {
 	regulator-min-microvolt = <1800000>;
 	regulator-max-microvolt = <1800000>;
diff --git a/arch/riscv/dts/sun20i-d1-nezha.dts b/arch/riscv/dts/sun20i-d1-nezha.dts
index 451e5df0..74fe6900 100644
--- a/arch/riscv/dts/sun20i-d1-nezha.dts
+++ b/arch/riscv/dts/sun20i-d1-nezha.dts
@@ -1,26 +1,22 @@
 // SPDX-License-Identifier: (GPL-2.0+ or MIT)
-// Copyright (C) 2021-2022 Samuel Holland <samuel@sholland.org>
+// Copyright (C) 2022 Samuel Holland <samuel@sholland.org>
 
 /dts-v1/;
 
 #include <dt-bindings/gpio/gpio.h>
-#include <dt-bindings/input/input.h>
 #include <dt-bindings/leds/common.h>
-#include <dt-bindings/pwm/pwm.h>
 
 #include "sun20i-d1.dtsi"
 #include "sun20i-d1-common-regulators.dtsi"
 
 / {
-	model = "Allwinner D1 Nezha";
-	compatible = "allwinner,d1-nezha", "allwinner,sun20i-d1";
+	model = "MangoPi MQ Pro";
+	compatible = "widora,mangopi-mq-pro", "allwinner,sun20i-d1";
 
 	aliases {
+		ethernet0 = &rtl8723ds;
 		mmc0 = &mmc0;
-		mmc1 = &mmc1;
-		mmc2 = &mmc2;
 		serial0 = &uart0;
-		spi0 = &spi0;
 	};
 
 	chosen {
@@ -29,55 +25,53 @@
 
 	hdmi_connector: connector {
 		compatible = "hdmi-connector";
-		type = "a";
+		type = "c";
 
 		port {
-			hdmi_con_in: endpoint {
-				remote-endpoint = <&hdmi_out_con>;
+			hdmi_connector_in: endpoint {
+				remote-endpoint = <&hdmi_out_connector>;
 			};
 		};
 	};
 
-	reg_vdd_cpu: vdd-cpu {
-		compatible = "pwm-regulator";
-		pwms = <&pwm 0 50000 0>;
-		pwm-supply = <&reg_vcc>;
-		regulator-name = "vdd-cpu";
-		regulator-min-microvolt = <810000>;
-		regulator-max-microvolt = <1160000>;
-	};
+	leds {
+		compatible = "pwm-leds";
 
-	wifi_pwrseq: wifi-pwrseq {
-		compatible = "mmc-pwrseq-simple";
-		reset-gpios = <&gpio 6 12 GPIO_ACTIVE_LOW>; /* PG12 */
+		led {
+			function = LED_FUNCTION_STATUS;
+			max-brightness = <255>;
+			pwms = <&pwm 2 50000 0>;
+		};
 	};
 
-	pwmleds {
-		compatible = "pwm-leds";
+	reg_avdd2v8: avdd2v8 {
+		compatible = "regulator-fixed";
+		regulator-name = "avdd2v8";
+		regulator-min-microvolt = <2800000>;
+		regulator-max-microvolt = <2800000>;
+		vin-supply = <&reg_vcc_3v3>;
+	};
 
-		#address-cells = <1>;
-		#size-cells = <0>;
+	reg_dvdd: dvdd {
+		compatible = "regulator-fixed";
+		regulator-name = "dvdd";
+		regulator-min-microvolt = <1200000>;
+		regulator-max-microvolt = <1200000>;
+		vin-supply = <&reg_vcc_3v3>;
+	};
 
-		led@2 {
-			reg = <0x2>;
-			color = <LED_COLOR_ID_BLUE>;
-			function = LED_FUNCTION_INDICATOR;
-			pwms = <&pwm 2 50000 0>;
-			max-brightness = <255>;
-		};
+	reg_vdd_cpu: vdd-cpu {
+		compatible = "regulator-fixed";
+		regulator-name = "vdd-cpu";
+		regulator-min-microvolt = <1100000>;
+		regulator-max-microvolt = <1100000>;
+		vin-supply = <&reg_vcc>;
 	};
-};
 
-&codec {
-	allwinner,routing = "Headphone Jack", "HPOUTL",
-			    "Headphone Jack", "HPOUTR",
-			    "LINEINL", "HPOUTL",
-			    "LINEINR", "HPOUTR",
-			    "MICIN3", "Headset Microphone",
-			    "Headset Microphone", "HBIAS";
-	allwinner,widgets = "Microphone", "Headset Microphone",
-			    "Headphone", "Headphone Jack";
-	status = "okay";
+	wifi_pwrseq: wifi-pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&pio 6 17 GPIO_ACTIVE_LOW>; /* PG17 */
+	};
 };
 
 &cpu0 {
@@ -88,61 +82,15 @@
 	status = "okay";
 };
 
-&ehci0 {
-	status = "okay";
-};
-
 &ehci1 {
 	status = "okay";
 };
 
-&gpio {
-	/omit-if-no-ref/
-	i2s2_pb_pins: i2s2-pb-pins {
-		pins = "PB5", "PB6", "PB7";
-		function = "i2s2";
-	};
-
-	/omit-if-no-ref/
-	i2s2_pb3_din_pin: i2s2-pb3-din-pin {
-		pins = "PB3";
-		function = "i2s2_din";
-	};
-
-	/omit-if-no-ref/
-	i2s2_pb4_dout_pin: i2s2-pb4-dout-pin {
-		pins = "PB4";
-		function = "i2s2_dout";
-	};
-
-	/omit-if-no-ref/
-	ledc_pc0_pin: ledc-pc0-pin {
-		pins = "PC0";
-		function = "ledc";
-	};
-
+&pio {
 	/omit-if-no-ref/
-	pwm0_pd16_pin: pwm0-pd16-pin {
-		pins = "PD16";
-		function = "pwm";
-	};
-
-	/omit-if-no-ref/
-	pwm2_pd18_pin: pwm2-pd18-pin {
-		pins = "PD18";
-		function = "pwm";
-	};
-
-	/omit-if-no-ref/
-	pwm7_pd22_pin: pwm7-pd22-pin {
-		pins = "PD22";
-		function = "pwm";
-	};
-
-	/omit-if-no-ref/
-	spdif_pd22_pin: spdif-pd22-pin {
-		pins = "PD22";
-		function = "spdif";
+	i2c0_pg12_pins: i2c0-pg12-pins {
+		pins = "PG12", "PG13";
+		function = "i2c0";
 	};
 
 	/omit-if-no-ref/
@@ -160,11 +108,11 @@
 
 &hdmi {
 	status = "okay";
+};
 
-	port {
-		hdmi_out_con: endpoint {
-			remote-endpoint = <&hdmi_con_in>;
-		};
+&hdmi_out {
+	hdmi_out_connector: endpoint {
+		remote-endpoint = <&hdmi_connector_in>;
 	};
 };
 
@@ -192,7 +140,7 @@
 
 &mmc0 {
 	bus-width = <4>;
-	cd-gpios = <&gpio 5 6 GPIO_ACTIVE_HIGH>; /* PF6 */
+	cd-gpios = <&pio 5 6 GPIO_ACTIVE_HIGH>; /* PF6 */
 	disable-wp;
 	vmmc-supply = <&reg_vcc_3v3>;
 	vqmmc-supply = <&reg_vcc_3v3>;
@@ -211,61 +159,20 @@
 	pinctrl-names = "default";
 	status = "okay";
 
-	xr829: wifi@1 {
+	rtl8723ds: wifi@1 {
 		reg = <1>;
-		host-wake-gpios = <&gpio 6 10 GPIO_ACTIVE_LOW>; /* PG10 */
+		interrupt-parent = <&pio>;
+		interrupts = <6 10 IRQ_TYPE_LEVEL_LOW>; /* PG10 */
+		interrupt-names = "host-wake";
 	};
 };
 
-&ohci0 {
-	status = "okay";
-};
-
 &ohci1 {
 	status = "okay";
 };
 
-&pwm {
-	pinctrl-0 = <&pwm0_pd16_pin>, <&pwm2_pd18_pin>;
-	pinctrl-names = "default";
-	status = "okay";
-};
-
-&spi0 {
-	pinctrl-0 = <&spi0_pins>;
-	pinctrl-names = "default";
-	status = "okay";
-
-	flash@0 {
-		compatible = "spi-nand";
-		reg = <0>;
-
-		partitions {
-			compatible = "fixed-partitions";
-			#address-cells = <1>;
-			#size-cells = <1>;
-
-			partition@0 {
-				label = "boot0";
-				reg = <0x00000000 0x00100000>;
-			};
-
-			partition@100000 {
-				label = "uboot";
-				reg = <0x00100000 0x00300000>;
-			};
-
-			partition@400000 {
-				label = "secure_storage";
-				reg = <0x00400000 0x00100000>;
-			};
-
-			partition@500000 {
-				label = "sys";
-				reg = <0x00500000 0x0fb00000>;
-			};
-		};
-	};
+&pio {
+	vcc-pe-supply = <&reg_avdd2v8>;
 };
 
 &spi1 {
@@ -285,7 +192,7 @@
 	pinctrl-names = "default";
 	status = "okay";
 	num-cs = <2>;
-	cs-gpios = <&gpio 3 10 0>, <&gpio 3 15 0>; /* PD10 and PD15 */
+	cs-gpios = <&pio 3 10 0>, <&pio 3 15 0>; /* PD10 and PD15 */
 
 	spidev0: spidev@0 {
 		compatible = "rohm,dh2228fv";
@@ -304,6 +211,12 @@
 	};
 };
 
+&pwm {
+	pinctrl-0 = <&pwm2_pd18_pin>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
 &uart0 {
 	pinctrl-0 = <&uart0_pb8_pins>;
 	pinctrl-names = "default";
@@ -311,16 +224,16 @@
 };
 
 &uart1 {
+	uart-has-rtscts;
 	pinctrl-0 = <&uart1_pg6_pins>, <&uart1_pg8_rts_cts_pins>;
 	pinctrl-names = "default";
 	status = "okay";
 
 	bluetooth {
-		compatible = "xradio,xr829-bt";
-		device-wakeup-gpios = <&gpio 6 16 GPIO_ACTIVE_LOW>; /* PG16 */
-		interrupts-extended = <&gpio 6 17 IRQ_TYPE_LEVEL_LOW>; /* PG17 */
-		interrupt-names = "wakeup";
-		reset-gpios = <&gpio 6 18 GPIO_ACTIVE_LOW>; /* PG18 */
+		compatible = "realtek,rtl8723ds-bt";
+		device-wake-gpios = <&pio 6 18 GPIO_ACTIVE_HIGH>; /* PG18 */
+		enable-gpios = <&pio 6 15 GPIO_ACTIVE_HIGH>; /* PG15 */
+		host-wake-gpios = <&pio 6 14 GPIO_ACTIVE_HIGH>; /* PG14 */
 	};
 };
 
@@ -331,6 +244,5 @@
 
 &usbphy {
 	usb0_vbus-supply = <&reg_vcc>;
-	usb1_vbus-supply = <&reg_vcc>;
 	status = "okay";
 };
diff --git a/arch/riscv/dts/sun20i-d1.dtsi b/arch/riscv/dts/sun20i-d1.dtsi
index 742bd5bf..dce3e38d 100644
--- a/arch/riscv/dts/sun20i-d1.dtsi
+++ b/arch/riscv/dts/sun20i-d1.dtsi
@@ -1,51 +1,32 @@
 // SPDX-License-Identifier: (GPL-2.0+ or MIT)
-// Copyright (C) 2021 Samuel Holland <samuel@sholland.org>
+// Copyright (C) 2021-2022 Samuel Holland <samuel@sholland.org>
 
-#include <dt-bindings/clock/sun20i-d1-ccu.h>
-#include <dt-bindings/clock/sun20i-d1-r-ccu.h>
 #include <dt-bindings/clock/sun6i-rtc.h>
 #include <dt-bindings/clock/sun8i-de2.h>
 #include <dt-bindings/clock/sun8i-tcon-top.h>
+#include <dt-bindings/clock/sun20i-d1-ccu.h>
+#include <dt-bindings/clock/sun20i-d1-r-ccu.h>
 #include <dt-bindings/interrupt-controller/irq.h>
-#include <dt-bindings/mailbox/sun20i-d1-msgbox.h>
+#include <dt-bindings/reset/sun8i-de2.h>
 #include <dt-bindings/reset/sun20i-d1-ccu.h>
 #include <dt-bindings/reset/sun20i-d1-r-ccu.h>
-#include <dt-bindings/reset/sun8i-de2.h>
 #include <dt-bindings/thermal/thermal.h>
 
 / {
 	#address-cells = <1>;
 	#size-cells = <1>;
 
-	// FIXME: no riscv architecture support for cpufreq
-	cpu_opp_table: cpu-opp-table {
-		compatible = "allwinner,sun20i-d1-operating-points",
-			     "allwinner,sun50i-h6-operating-points";
-		nvmem-cells = <&cpu_speed_grade>;
-
-		opp-1080000000 {
-			// FIXME: this is probably wrong now.
-			clock-latency-ns = <244144>; /* 8 32k periods */
-			opp-hz = /bits/ 64 <1008000000>;
-
-			// FIXME: derive a real voltage range.
-			opp-microvolt-speed0 = <1100000>;
-		};
-	};
-
 	cpus {
+		timebase-frequency = <24000000>;
 		#address-cells = <1>;
 		#size-cells = <0>;
-		timebase-frequency = <24000000>;
 
 		cpu0: cpu@0 {
-			// FIXME: is this the right compatible?
 			compatible = "thead,c906", "riscv";
 			device_type = "cpu";
 			reg = <0>;
 			clocks = <&ccu CLK_RISCV>;
 			clock-frequency = <24000000>;
-			#cooling-cells = <2>;
 			d-cache-block-size = <64>;
 			d-cache-sets = <256>;
 			d-cache-size = <32768>;
@@ -53,13 +34,13 @@
 			i-cache-sets = <128>;
 			i-cache-size = <32768>;
 			mmu-type = "riscv,sv39";
-			operating-points-v2 = <&cpu_opp_table>;
 			riscv,isa = "rv64imafdc";
+			#cooling-cells = <2>;
 
 			cpu0_intc: interrupt-controller {
 				compatible = "riscv,cpu-intc";
-				#address-cells = <0>;
 				interrupt-controller;
+				#address-cells = <0>;
 				#interrupt-cells = <1>;
 			};
 		};
@@ -67,30 +48,22 @@
 
 	de: display-engine {
 		compatible = "allwinner,sun20i-d1-display-engine";
-		// interrupts = <103 IRQ_TYPE_LEVEL_HIGH>;
-		interconnects = <&mbus 11>;
-		interconnect-names = "dma-mem";
 		allwinner,pipelines = <&mixer0>, <&mixer1>;
 		status = "disabled";
 	};
 
-	osc24M: osc24M_clk {
-		#clock-cells = <0>;
+	osc24M: osc24M-clk {
 		compatible = "fixed-clock";
 		clock-frequency = <24000000>;
 		clock-output-names = "osc24M";
-	};
-
-	// FIXME: depends on what T-HEAD tries to upstream.
-	pmu {
-		compatible = "thead,c900-pmu";
+		#clock-cells = <0>;
 	};
 
 	thermal-zones {
 		cpu-thermal {
 			polling-delay = <0>;
 			polling-delay-passive = <0>;
-			thermal-sensors = <&ths 0>;
+			thermal-sensors = <&ths>;
 
 			trips {
 				cpu_target: cpu-target {
@@ -117,97 +90,50 @@
 
 	soc {
 		compatible = "simple-bus";
+		ranges;
+		interrupt-parent = <&plic>;
+		dma-noncoherent;
 		#address-cells = <1>;
 		#size-cells = <1>;
-		ranges;
-		interrupt-parent = <&intc>;
-
-		// TODO: write a binding and driver.
-		dsp: dsp@1700000 {
-			compatible = "allwinner,sun20i-d1-dsp";
-			reg = <0x1700000 0x400>;
-			reg-names = "cfg";
-			clocks = <&ccu CLK_BUS_DSP_CFG>,
-				 <&ccu CLK_DSP>;
-			clock-names = "cfg", "dsp";
-			resets = <&ccu RST_BUS_DSP_CFG>,
-				 <&ccu RST_BUS_DSP_DBG>,
-				 <&ccu RST_DSP>;
-			allwinner,sram = <&dsp_sram 1>;
-			interrupts = <136 IRQ_TYPE_LEVEL_HIGH>,
-				     <137 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "dee", "pfe";
-			// FIXME: this will be different for R528 (CPUX).
-			mboxes = <&riscv_msgbox MBOX_USER_DSP MBOX_RX>,
-				 <&dsp_msgbox MBOX_USER_RISCV MBOX_TX>;
-			mbox-names = "rx", "tx";
-		};
 
 		dsp_wdt: watchdog@1700400 {
 			compatible = "allwinner,sun20i-d1-wdt";
 			reg = <0x1700400 0x20>;
-			clocks = <&osc24M>;
 			interrupts = <138 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&osc24M>, <&rtc CLK_OSC32K>;
+			clock-names = "hosc", "losc";
 			status = "reserved";
 		};
 
-		// TODO: write a binding and driver.
-		dsp_msgbox: mailbox@1701000 {
-			compatible = "allwinner,sun20i-d1-msgbox";
-			reg = <0x1701000 0x1000>;
-			clocks = <&ccu CLK_BUS_MSGBOX1>;
-			resets = <&ccu RST_BUS_MSGBOX1>;
-			interrupts = <139 IRQ_TYPE_LEVEL_HIGH>,
-				     <140 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "rx", "tx";
-			#mbox-cells = <2>;
-		};
-
-		ve: video-codec@1c0e000 {
-			compatible = "allwinner,sun20i-d1-video-engine";
-			reg = <0x1c0e000 0x2000>;
-			clocks = <&ccu CLK_BUS_VE>,
-				 <&ccu CLK_VE>,
-				 <&ccu CLK_MBUS_VE>;
-			clock-names = "ahb", "mod", "ram";
-			resets = <&ccu RST_BUS_VE>;
-			allwinner,sram = <&ve_sram 1>;
-			interconnects = <&mbus 4>;
-			interconnect-names = "dma-mem";
-			interrupts = <82 IRQ_TYPE_LEVEL_HIGH>;
-			iommus = <&iommu 0>;
-		};
-
-		gpio: pinctrl@2000000 {
+		pio: pinctrl@2000000 {
 			compatible = "allwinner,sun20i-d1-pinctrl";
-			#address-cells = <0>;
 			reg = <0x2000000 0x800>;
-			clocks = <&ccu CLK_APB0>,
-				 <&osc24M>,
-				 <&rtc CLK_OSC32K>;
-			clock-names = "apb", "hosc", "losc";
-			gpio-controller;
-			#gpio-cells = <3>;
 			interrupts = <85 IRQ_TYPE_LEVEL_HIGH>,
 				     <87 IRQ_TYPE_LEVEL_HIGH>,
 				     <89 IRQ_TYPE_LEVEL_HIGH>,
 				     <91 IRQ_TYPE_LEVEL_HIGH>,
 				     <93 IRQ_TYPE_LEVEL_HIGH>,
 				     <95 IRQ_TYPE_LEVEL_HIGH>;
-			// FIXME: not in binding, should we add these?
-			interrupt-names = "pb", "pc", "pd", "pe", "pf", "pg";
+			clocks = <&ccu CLK_APB0>,
+				 <&osc24M>,
+				 <&rtc CLK_OSC32K>;
+			clock-names = "apb", "hosc", "losc";
+			gpio-controller;
 			interrupt-controller;
+			#gpio-cells = <3>;
 			#interrupt-cells = <3>;
 
 			/omit-if-no-ref/
-			i2c0_pb10_pins: i2c0-pb10-pins {
-				pins = "PB10", "PB11";
-				function = "i2c0";
+			dsi_4lane_pins: dsi-4lane-pins {
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5",
+				       "PD6", "PD7", "PD8", "PD9";
+				drive-strength = <30>;
+				function = "dsi";
 			};
 
 			/omit-if-no-ref/
-			i2c0_pg12_pins: i2c0-pb12-pins {
-				pins = "PB12", "PB13";
+			i2c0_pb10_pins: i2c0-pb10-pins {
+				pins = "PB10", "PB11";
 				function = "i2c0";
 			};
 
@@ -217,12 +143,6 @@
 				function = "i2c2";
 			};
 
-			/omit-if-no-ref/
-			i2c3_pb6_pins: i2c3-pb6-pins {
-				pins = "PB6", "PB7";
-				function = "i2c3";
-			};
-
 			/omit-if-no-ref/
 			lcd_rgb666_pins: lcd-rgb666-pins {
 				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5",
@@ -232,6 +152,12 @@
 				function = "lcd0";
 			};
 
+			/omit-if-no-ref/
+			ledc_pc0_pin: ledc-pc0-pin {
+				pins = "PC0";
+				function = "ledc";
+			};
+
 			/omit-if-no-ref/
 			mmc0_pins: mmc0-pins {
 				pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5";
@@ -265,6 +191,30 @@
 				function = "emac";
 			};
 
+			/omit-if-no-ref/
+			pwm0_pd16_pin: pwm0-pd16-pin {
+				pins = "PD16";
+				function = "pwm0";
+			};
+
+			/omit-if-no-ref/
+			pwm2_pd18_pin: pwm2-pd18-pin {
+				pins = "PD18";
+				function = "pwm2";
+			};
+
+			/omit-if-no-ref/
+			pwm4_pd20_pin: pwm4-pd20-pin {
+				pins = "PD20";
+				function = "pwm4";
+			};
+
+			/omit-if-no-ref/
+			pwm7_pd22_pin: pwm7-pd22-pin {
+				pins = "PD22";
+				function = "pwm7";
+			};
+
 			/omit-if-no-ref/
 			spi0_pins: spi0-pins {
 				pins = "PC2", "PC3", "PC4", "PC5", "PC6", "PC7";
@@ -305,12 +255,12 @@
 		pwm: pwm@2000c00 {
 			compatible = "allwinner,sun20i-d1-pwm";
 			reg = <0x2000c00 0x400>;
+			interrupts = <34 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_PWM>, <&osc24M>;
 			clock-names = "bus", "mod";
 			resets = <&ccu RST_BUS_PWM>;
-			interrupts = <34 IRQ_TYPE_LEVEL_HIGH>;
-			#pwm-cells = <3>;
 			status = "disabled";
+			#pwm-cells = <3>;
 		};
 
 		ccu: clock-controller@2001000 {
@@ -324,55 +274,28 @@
 			#reset-cells = <1>;
 		};
 
-		// TODO: write a binding and driver.
-		ir_tx: irled@2003000 {
-			compatible = "allwinner,sun20i-d1-ir-tx";
-			reg = <0x2003000 0x400>;
-			clocks = <&ccu CLK_BUS_IR_TX>,
-				 <&osc24M>,
-				 <&ccu CLK_IR_TX>;
-			clock-names = "bus", "pclk", "mclk";
-			resets = <&ccu RST_BUS_IR_TX>;
-			dmas = <&dma 13>;
-			dma-names = "tx";
-			interrupts = <35 IRQ_TYPE_LEVEL_HIGH>;
-			status = "disabled";
-		};
-
 		ledc: led-controller@2008000 {
 			compatible = "allwinner,sun20i-d1-ledc",
 				     "allwinner,sun50i-r329-ledc";
 			reg = <0x2008000 0x400>;
-			#address-cells = <1>;
-			#size-cells = <0>;
+			interrupts = <36 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_LEDC>, <&ccu CLK_LEDC>;
 			clock-names = "bus", "mod";
 			resets = <&ccu RST_BUS_LEDC>;
 			dmas = <&dma 42>;
 			dma-names = "tx";
-			interrupts = <36 IRQ_TYPE_LEVEL_HIGH>;
-			status = "disabled";
-		};
-
-		// TODO: write a binding and driver.
-		gpadc: adc@2009000 {
-			compatible = "allwinner,sun20i-d1-gpadc";
-			reg = <0x2009000 0x400>;
-			clocks = <&ccu CLK_BUS_GPADC>;
-			resets = <&ccu RST_BUS_GPADC>;
-			dmas = <&dma 12>;
-			dma-names = "rx";
-			interrupts = <73 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
 		};
 
 		ths: temperature-sensor@2009400 {
 			compatible = "allwinner,sun20i-d1-ths";
 			reg = <0x2009400 0x400>;
+			interrupts = <74 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_THS>, <&osc24M>;
 			clock-names = "bus", "mod";
 			resets = <&ccu RST_BUS_THS>;
-			interrupts = <74 IRQ_TYPE_LEVEL_HIGH>;
 			nvmem-cells = <&ths_calib>;
 			nvmem-cell-names = "calibration";
 			#thermal-sensor-cells = <0>;
@@ -382,37 +305,24 @@
 			compatible = "allwinner,sun20i-d1-lradc",
 				     "allwinner,sun50i-r329-lradc";
 			reg = <0x2009800 0x400>;
+			interrupts = <77 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_LRADC>;
 			resets = <&ccu RST_BUS_LRADC>;
-			interrupts = <77 IRQ_TYPE_LEVEL_HIGH>;
-			status = "disabled";
-		};
-
-		// TODO: write a binding and driver.
-		tpadc: touchscreen@2009c00 {
-			compatible = "allwinner,sun20i-d1-ts";
-			reg = <0x2009c00 0x400>;
-			clocks = <&ccu CLK_BUS_TPADC>, <&ccu CLK_TPADC>;
-			clock-names = "bus", "mod";
-			resets = <&ccu RST_BUS_TPADC>;
-			dmas = <&dma 13>;
-			dma-names = "rx";
-			interrupts = <78 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
 		};
 
-		// FIXME: this driver probably needs updates.
 		iommu: iommu@2010000 {
 			compatible = "allwinner,sun20i-d1-iommu";
 			reg = <0x2010000 0x10000>;
-			clocks = <&ccu CLK_BUS_IOMMU>;
 			interrupts = <80 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_IOMMU>;
 			#iommu-cells = <1>;
 		};
 
 		codec: audio-codec@2030000 {
-			compatible = "allwinner,sun20i-d1-audio-codec";
+			compatible = "allwinner,sun20i-d1-codec", "simple-mfd", "syscon";
 			reg = <0x2030000 0x1000>;
+			interrupts = <41 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_AUDIO>,
 				 <&ccu CLK_AUDIO_ADC>,
 				 <&ccu CLK_AUDIO_DAC>,
@@ -422,84 +332,91 @@
 			resets = <&ccu RST_BUS_AUDIO>;
 			dmas = <&dma 7>, <&dma 7>;
 			dma-names = "rx", "tx";
-			interrupts = <41 IRQ_TYPE_LEVEL_HIGH>;
-			#sound-dai-cells = <0>;
 			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			#sound-dai-cells = <0>;
+
+			regulators@2030348 {
+				compatible = "allwinner,sun20i-d1-analog-ldos";
+				reg = <0x2030348 0x4>;
+				nvmem-cells = <&bg_trim>;
+				nvmem-cell-names = "bg_trim";
 
-			regulators {
 				reg_aldo: aldo {
-					regulator-name = "aldo";
 				};
 
 				reg_hpldo: hpldo {
-					regulator-name = "hpldo";
 				};
 			};
-
 		};
 
 		// TODO: try the posted driver.
 		dmic: dmic@2031000 {
 			compatible = "allwinner,sun20i-d1-dmic";
 			reg = <0x2031000 0x400>;
+			interrupts = <40 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_DMIC>,
 				 <&ccu CLK_DMIC>;
 			clock-names = "bus", "mod";
 			resets = <&ccu RST_BUS_DMIC>;
 			dmas = <&dma 8>;
 			dma-names = "rx";
-			interrupts = <40 IRQ_TYPE_LEVEL_HIGH>;
-			#sound-dai-cells = <0>;
 			status = "disabled";
+			#sound-dai-cells = <0>;
 		};
 
 		i2s0: i2s@2032000 {
-			compatible = "allwinner,sun20i-d1-i2s";
+			compatible = "allwinner,sun20i-d1-i2s",
+				     "allwinner,sun50i-r329-i2s";
 			reg = <0x2032000 0x1000>;
+			interrupts = <42 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_I2S0>,
 				 <&ccu CLK_I2S0>;
 			clock-names = "apb", "mod";
 			resets = <&ccu RST_BUS_I2S0>;
 			dmas = <&dma 3>, <&dma 3>;
 			dma-names = "rx", "tx";
-			interrupts = <42 IRQ_TYPE_LEVEL_HIGH>;
-			#sound-dai-cells = <0>;
 			status = "disabled";
+			#sound-dai-cells = <0>;
 		};
 
 		i2s1: i2s@2033000 {
-			compatible = "allwinner,sun20i-d1-i2s";
+			compatible = "allwinner,sun20i-d1-i2s",
+				     "allwinner,sun50i-r329-i2s";
 			reg = <0x2033000 0x1000>;
+			interrupts = <43 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_I2S1>,
 				 <&ccu CLK_I2S1>;
 			clock-names = "apb", "mod";
 			resets = <&ccu RST_BUS_I2S1>;
 			dmas = <&dma 4>, <&dma 4>;
 			dma-names = "rx", "tx";
-			interrupts = <43 IRQ_TYPE_LEVEL_HIGH>;
-			#sound-dai-cells = <0>;
 			status = "disabled";
+			#sound-dai-cells = <0>;
 		};
 
 		// TODO: how to integrate ASRC? same or separate node?
 		i2s2: i2s@2034000 {
-			compatible = "allwinner,sun20i-d1-i2s";
+			compatible = "allwinner,sun20i-d1-i2s",
+				     "allwinner,sun50i-r329-i2s";
 			reg = <0x2034000 0x1000>;
+			interrupts = <44 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_I2S2>,
 				 <&ccu CLK_I2S2>;
 			clock-names = "apb", "mod";
 			resets = <&ccu RST_BUS_I2S2>;
 			dmas = <&dma 5>, <&dma 5>;
 			dma-names = "rx", "tx";
-			interrupts = <44 IRQ_TYPE_LEVEL_HIGH>;
-			#sound-dai-cells = <0>;
 			status = "disabled";
+			#sound-dai-cells = <0>;
 		};
 
 		// TODO: add receive functionality
 		spdif: spdif@2036000 {
 			compatible = "allwinner,sun20i-d1-spdif";
 			reg = <0x2036000 0x400>;
+			interrupts = <39 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_SPDIF>,
 				 <&ccu CLK_SPDIF_RX>,
 				 <&ccu CLK_SPDIF_TX>;
@@ -507,229 +424,182 @@
 			resets = <&ccu RST_BUS_SPDIF>;
 			dmas = <&dma 2>, <&dma 2>;
 			dma-names = "rx", "tx";
-			interrupts = <39 IRQ_TYPE_LEVEL_HIGH>;
-			#sound-dai-cells = <0>;
 			status = "disabled";
+			#sound-dai-cells = <0>;
 		};
 
 		timer: timer@2050000 {
 			compatible = "allwinner,sun20i-d1-timer",
 				     "allwinner,sun8i-a23-timer";
 			reg = <0x2050000 0xa0>;
-			clocks = <&osc24M>;
 			interrupts = <75 IRQ_TYPE_LEVEL_HIGH>,
 				     <76 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&osc24M>;
 		};
 
 		wdt: watchdog@20500a0 {
 			compatible = "allwinner,sun20i-d1-wdt-reset",
 				     "allwinner,sun20i-d1-wdt";
 			reg = <0x20500a0 0x20>;
-			clocks = <&osc24M>;
 			interrupts = <79 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&osc24M>, <&rtc CLK_OSC32K>;
+			clock-names = "hosc", "losc";
 			status = "reserved";
 		};
 
-		// TODO: write a driver.
 		uart0: serial@2500000 {
-			compatible = "allwinner,sun20i-d1-uart",
-				     "snps,dw-apb-uart";
+			compatible = "snps,dw-apb-uart";
 			reg = <0x2500000 0x400>;
 			reg-io-width = <4>;
 			reg-shift = <2>;
+			interrupts = <18 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_UART0>;
 			resets = <&ccu RST_BUS_UART0>;
 			dmas = <&dma 14>, <&dma 14>;
 			dma-names = "rx", "tx";
-			fifo-size = <64>;
-			interrupts = <18 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
 		};
 
-		// TODO: write a driver, add IDMA?
 		uart1: serial@2500400 {
-			compatible = "allwinner,sun20i-d1-uart1",
-				     "allwinner,sun20i-d1-uart",
-				     "snps,dw-apb-uart";
+			compatible = "snps,dw-apb-uart";
 			reg = <0x2500400 0x400>;
 			reg-io-width = <4>;
 			reg-shift = <2>;
+			interrupts = <19 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_UART1>;
 			resets = <&ccu RST_BUS_UART1>;
 			dmas = <&dma 15>, <&dma 15>;
 			dma-names = "rx", "tx";
-			fifo-size = <256>;
-			interrupts = <19 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
 		};
 
-		// TODO: write a driver.
 		uart2: serial@2500800 {
-			compatible = "allwinner,sun20i-d1-uart",
-				     "snps,dw-apb-uart";
+			compatible = "snps,dw-apb-uart";
 			reg = <0x2500800 0x400>;
 			reg-io-width = <4>;
 			reg-shift = <2>;
+			interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_UART2>;
 			resets = <&ccu RST_BUS_UART2>;
 			dmas = <&dma 16>, <&dma 16>;
 			dma-names = "rx", "tx";
-			fifo-size = <256>;
-			interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
 		};
 
-		// TODO: write a driver.
 		uart3: serial@2500c00 {
-			compatible = "allwinner,sun20i-d1-uart",
-				     "snps,dw-apb-uart";
+			compatible = "snps,dw-apb-uart";
 			reg = <0x2500c00 0x400>;
 			reg-io-width = <4>;
 			reg-shift = <2>;
+			interrupts = <21 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_UART3>;
 			resets = <&ccu RST_BUS_UART3>;
 			dmas = <&dma 17>, <&dma 17>;
 			dma-names = "rx", "tx";
-			fifo-size = <256>;
-			interrupts = <21 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
 		};
 
-		// TODO: write a driver.
 		uart4: serial@2501000 {
-			compatible = "allwinner,sun20i-d1-uart",
-				     "snps,dw-apb-uart";
+			compatible = "snps,dw-apb-uart";
 			reg = <0x2501000 0x400>;
 			reg-io-width = <4>;
 			reg-shift = <2>;
+			interrupts = <22 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_UART4>;
 			resets = <&ccu RST_BUS_UART4>;
 			dmas = <&dma 18>, <&dma 18>;
 			dma-names = "rx", "tx";
-			fifo-size = <256>;
-			interrupts = <22 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
 		};
 
-		// TODO: write a driver.
 		uart5: serial@2501400 {
-			compatible = "allwinner,sun20i-d1-uart",
-				     "snps,dw-apb-uart";
+			compatible = "snps,dw-apb-uart";
 			reg = <0x2501400 0x400>;
 			reg-io-width = <4>;
 			reg-shift = <2>;
+			interrupts = <23 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_UART5>;
 			resets = <&ccu RST_BUS_UART5>;
 			dmas = <&dma 19>, <&dma 19>;
 			dma-names = "rx", "tx";
-			fifo-size = <256>;
-			interrupts = <23 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
 		};
 
 		i2c0: i2c@2502000 {
 			compatible = "allwinner,sun20i-d1-i2c",
+				     "allwinner,sun8i-v536-i2c",
 				     "allwinner,sun6i-a31-i2c";
 			reg = <0x2502000 0x400>;
-			#address-cells = <1>;
-			#size-cells = <0>;
+			interrupts = <25 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_I2C0>;
 			resets = <&ccu RST_BUS_I2C0>;
 			dmas = <&dma 43>, <&dma 43>;
 			dma-names = "rx", "tx";
-			interrupts = <25 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
 		};
 
 		i2c1: i2c@2502400 {
 			compatible = "allwinner,sun20i-d1-i2c",
+				     "allwinner,sun8i-v536-i2c",
 				     "allwinner,sun6i-a31-i2c";
 			reg = <0x2502400 0x400>;
-			#address-cells = <1>;
-			#size-cells = <0>;
+			interrupts = <26 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_I2C1>;
 			resets = <&ccu RST_BUS_I2C1>;
 			dmas = <&dma 44>, <&dma 44>;
 			dma-names = "rx", "tx";
-			interrupts = <26 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
 		};
 
 		i2c2: i2c@2502800 {
 			compatible = "allwinner,sun20i-d1-i2c",
+				     "allwinner,sun8i-v536-i2c",
 				     "allwinner,sun6i-a31-i2c";
 			reg = <0x2502800 0x400>;
-			#address-cells = <1>;
-			#size-cells = <0>;
+			interrupts = <27 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_I2C2>;
 			resets = <&ccu RST_BUS_I2C2>;
 			dmas = <&dma 45>, <&dma 45>;
 			dma-names = "rx", "tx";
-			interrupts = <27 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
 		};
 
 		i2c3: i2c@2502c00 {
 			compatible = "allwinner,sun20i-d1-i2c",
+				     "allwinner,sun8i-v536-i2c",
 				     "allwinner,sun6i-a31-i2c";
 			reg = <0x2502c00 0x400>;
-			#address-cells = <1>;
-			#size-cells = <0>;
+			interrupts = <28 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_I2C3>;
 			resets = <&ccu RST_BUS_I2C3>;
 			dmas = <&dma 46>, <&dma 46>;
 			dma-names = "rx", "tx";
-			interrupts = <28 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
 		};
 
 		syscon: syscon@3000000 {
 			compatible = "allwinner,sun20i-d1-system-control";
 			reg = <0x3000000 0x1000>;
+			ranges;
 			#address-cells = <1>;
 			#size-cells = <1>;
-			ranges;
 
-			regulators {
+			regulators@3000150 {
+				compatible = "allwinner,sun20i-d1-system-ldos";
+				reg = <0x3000150 0x4>;
+
 				reg_ldoa: ldoa {
-					regulator-name = "ldoa";
 				};
 
 				reg_ldob: ldob {
-					regulator-name = "ldob";
-				};
-			};
-
-			sram@400000 {
-				compatible = "mmio-sram";
-				reg = <0x400000 0x20000>;
-				#address-cells = <1>;
-				#size-cells = <1>;
-				ranges = <0 0x400000 0x20000>;
-
-				/*
-				 * This can be further divided into DSP IRAM,
-				 * DSP DRAM0, and DSP DRAM1, but the mapping
-				 * of all three is controlled by a single bit.
-				 */
-				dsp_sram: sram-section@0 {
-					compatible = "allwinner,sun20i-d1-dsp-sram";
-					reg = <0 0x20000>;
-				};
-			};
-
-			// FIXME: Address is not verified. It is copied from A64/H6.
-			sram@1d00000 {
-				compatible = "mmio-sram";
-				reg = <0x1d00000 0x40000>;
-				#address-cells = <1>;
-				#size-cells = <1>;
-				ranges = <0 0x1d00000 0x40000>;
-
-				ve_sram: sram-section@0 {
-					compatible = "allwinner,sun20i-d1-sram-c1",
-						     "allwinner,sun4i-a10-sram-c1";
-					reg = <0 0x40000>;
 				};
 			};
 		};
@@ -737,155 +607,125 @@
 		dma: dma-controller@3002000 {
 			compatible = "allwinner,sun20i-d1-dma";
 			reg = <0x3002000 0x1000>;
+			interrupts = <66 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_DMA>, <&ccu CLK_MBUS_DMA>;
 			clock-names = "bus", "mbus";
 			resets = <&ccu RST_BUS_DMA>;
-			#dma-cells = <1>;
 			dma-channels = <16>;
 			dma-requests = <48>;
-			interrupts = <66 IRQ_TYPE_LEVEL_HIGH>,
-				     <142 IRQ_TYPE_LEVEL_HIGH>;
-		};
-
-		msgbox: mailbox@3003000 {
-			compatible = "allwinner,sun20i-d1-msgbox";
-			reg = <0x3003000 0x1000>;
-			clocks = <&ccu CLK_BUS_MSGBOX0>;
-			resets = <&ccu RST_BUS_MSGBOX0>;
-			interrupts = <101 IRQ_TYPE_LEVEL_HIGH>,
-				     <102 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "rx", "tx";
-			#mbox-cells = <2>;
-		};
-
-		hwspinlock: hwlock@3005000 {
-			compatible = "allwinner,sun20i-d1-hwspinlock",
-				     "allwinner,sun6i-a31-hwspinlock";
-			reg = <0x3005000 0x1000>;
-			clocks = <&ccu CLK_BUS_SPINLOCK>;
-			resets = <&ccu RST_BUS_SPINLOCK>;
-			interrupts = <70 IRQ_TYPE_LEVEL_HIGH>;
+			#dma-cells = <1>;
 		};
 
 		sid: efuse@3006000 {
-			compatible = "allwinner,sun20i-d1-sid",
-				     "allwinner,sun50i-a64-sid";
+			compatible = "allwinner,sun20i-d1-sid";
 			reg = <0x3006000 0x1000>;
 			#address-cells = <1>;
 			#size-cells = <1>;
 
-			cpu_speed_grade: cpu-speed-grade@0 {
-				reg = <0x0 0x2>;
-			};
-
 			ths_calib: ths-calib@14 {
 				reg = <0x14 0x4>;
 			};
-		};
 
-		// TODO: write a binding and driver.
-		hstimer: timer@3008000 {
-			compatible = "allwinner,sun20i-d1-hstimer",
-				     "allwinner,sun50i-h6-hstimer";
-			reg = <0x3008000 0x1000>;
-			clocks = <&ccu CLK_BUS_HSTIMER>;
-			resets = <&ccu RST_BUS_HSTIMER>;
-			interrupts = <71 IRQ_TYPE_LEVEL_HIGH>,
-				     <72 IRQ_TYPE_LEVEL_HIGH>;
+			bg_trim: bg-trim@28 {
+				reg = <0x28 0x4>;
+				bits = <16 8>;
+			};
 		};
 
 		crypto: crypto@3040000 {
 			compatible = "allwinner,sun20i-d1-crypto";
 			reg = <0x3040000 0x800>;
+			interrupts = <68 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_CE>,
 				 <&ccu CLK_CE>,
 				 <&ccu CLK_MBUS_CE>,
 				 <&rtc CLK_IOSC>;
 			clock-names = "bus", "mod", "ram", "trng";
 			resets = <&ccu RST_BUS_CE>;
-			interrupts = <68 IRQ_TYPE_LEVEL_HIGH>;
 		};
 
-		// TODO: write a binding and driver.
 		mbus: dram-controller@3102000 {
 			compatible = "allwinner,sun20i-d1-mbus";
-			reg = <0x3102000 0x200000>;
-			#address-cells = <1>;
-			#size-cells = <1>;
-			clocks = <&ccu CLK_BUS_DRAM>,
+			reg = <0x3102000 0x1000>,
+			      <0x3103000 0x1000>;
+			reg-names = "mbus", "dram";
+			interrupts = <59 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_MBUS>,
 				 <&ccu CLK_DRAM>,
-				 <&ccu CLK_MBUS>;
-			clock-names = "bus", "dram", "mbus";
+				 <&ccu CLK_BUS_DRAM>;
+			clock-names = "mbus", "dram", "bus";
 			dma-ranges = <0 0x40000000 0x80000000>;
+			#address-cells = <1>;
+			#size-cells = <1>;
 			#interconnect-cells = <1>;
-			interrupts = <59 IRQ_TYPE_LEVEL_HIGH>;
 		};
 
 		mmc0: mmc@4020000 {
 			compatible = "allwinner,sun20i-d1-mmc";
 			reg = <0x4020000 0x1000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
+			interrupts = <56 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_MMC0>, <&ccu CLK_MMC0>;
 			clock-names = "ahb", "mmc";
 			resets = <&ccu RST_BUS_MMC0>;
 			reset-names = "ahb";
 			cap-sd-highspeed;
-			interrupts = <56 IRQ_TYPE_LEVEL_HIGH>;
 			max-frequency = <150000000>;
 			no-mmc;
 			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
 		};
 
 		mmc1: mmc@4021000 {
 			compatible = "allwinner,sun20i-d1-mmc";
 			reg = <0x4021000 0x1000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
+			interrupts = <57 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_MMC1>, <&ccu CLK_MMC1>;
 			clock-names = "ahb", "mmc";
 			resets = <&ccu RST_BUS_MMC1>;
 			reset-names = "ahb";
 			cap-sd-highspeed;
-			interrupts = <57 IRQ_TYPE_LEVEL_HIGH>;
 			max-frequency = <150000000>;
 			no-mmc;
 			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
 		};
 
 		mmc2: mmc@4022000 {
-			compatible = "allwinner,sun20i-d1-emmc";
+			compatible = "allwinner,sun20i-d1-emmc",
+				     "allwinner,sun50i-a100-emmc";
 			reg = <0x4022000 0x1000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
+			interrupts = <58 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_MMC2>, <&ccu CLK_MMC2>;
 			clock-names = "ahb", "mmc";
 			resets = <&ccu RST_BUS_MMC2>;
 			reset-names = "ahb";
 			cap-mmc-highspeed;
-			interrupts = <58 IRQ_TYPE_LEVEL_HIGH>;
 			max-frequency = <150000000>;
 			mmc-ddr-1_8v;
 			mmc-ddr-3_3v;
 			no-sd;
 			no-sdio;
 			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
 		};
 
 		spi0: spi@4025000 {
 			compatible = "allwinner,sun20i-d1-spi",
 				     "allwinner,sun50i-r329-spi";
 			reg = <0x4025000 0x1000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
+			interrupts = <31 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_SPI0>, <&ccu CLK_SPI0>;
 			clock-names = "ahb", "mod";
 			resets = <&ccu RST_BUS_SPI0>;
 			dmas = <&dma 22>, <&dma 22>;
 			dma-names = "rx", "tx";
-			interrupts = <31 IRQ_TYPE_LEVEL_HIGH>;
 			num-cs = <1>;
 			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
 		};
 
 		spi1: spi@4026000 {
@@ -893,37 +733,27 @@
 				     "allwinner,sun50i-r329-spi-dbi",
 				     "allwinner,sun50i-r329-spi";
 			reg = <0x4026000 0x1000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
+			interrupts = <32 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_SPI1>, <&ccu CLK_SPI1>;
 			clock-names = "ahb", "mod";
 			resets = <&ccu RST_BUS_SPI1>;
 			dmas = <&dma 23>, <&dma 23>;
 			dma-names = "rx", "tx";
-			interrupts = <32 IRQ_TYPE_LEVEL_HIGH>;
 			num-cs = <1>;
 			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
 		};
 
 		usb_otg: usb@4100000 {
 			compatible = "allwinner,sun20i-d1-musb",
 				     "allwinner,sun8i-a33-musb";
 			reg = <0x4100000 0x400>;
+			interrupts = <45 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "mc";
 			clocks = <&ccu CLK_BUS_OTG>;
 			resets = <&ccu RST_BUS_OTG>;
-			dmas = <&dma 30>, <&dma 30>,
-			       <&dma 31>, <&dma 31>,
-			       <&dma 32>, <&dma 32>,
-			       <&dma 33>, <&dma 33>,
-			       <&dma 34>, <&dma 34>;
-			dma-names = "ep1_rx", "ep1_tx",
-				    "ep2_rx", "ep2_tx",
-				    "ep3_rx", "ep3_tx",
-				    "ep4_rx", "ep4_tx",
-				    "ep5_rx", "ep5_tx";
 			extcon = <&usbphy 0>;
-			interrupts = <45 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "mc";
 			phys = <&usbphy 0>;
 			phy-names = "usb";
 			status = "disabled";
@@ -945,20 +775,20 @@
 				 <&ccu RST_USB_PHY1>;
 			reset-names = "usb0_reset",
 				      "usb1_reset";
-			#phy-cells = <1>;
 			status = "disabled";
+			#phy-cells = <1>;
 		};
 
 		ehci0: usb@4101000 {
 			compatible = "allwinner,sun20i-d1-ehci",
 				     "generic-ehci";
 			reg = <0x4101000 0x100>;
+			interrupts = <46 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_OHCI0>,
 				 <&ccu CLK_BUS_EHCI0>,
 				 <&ccu CLK_USB_OHCI0>;
 			resets = <&ccu RST_BUS_OHCI0>,
 				 <&ccu RST_BUS_EHCI0>;
-			interrupts = <46 IRQ_TYPE_LEVEL_HIGH>;
 			phys = <&usbphy 0>;
 			phy-names = "usb";
 			status = "disabled";
@@ -968,10 +798,10 @@
 			compatible = "allwinner,sun20i-d1-ohci",
 				     "generic-ohci";
 			reg = <0x4101400 0x100>;
+			interrupts = <47 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_OHCI0>,
 				 <&ccu CLK_USB_OHCI0>;
 			resets = <&ccu RST_BUS_OHCI0>;
-			interrupts = <47 IRQ_TYPE_LEVEL_HIGH>;
 			phys = <&usbphy 0>;
 			phy-names = "usb";
 			status = "disabled";
@@ -981,12 +811,12 @@
 			compatible = "allwinner,sun20i-d1-ehci",
 				     "generic-ehci";
 			reg = <0x4200000 0x100>;
+			interrupts = <49 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_OHCI1>,
 				 <&ccu CLK_BUS_EHCI1>,
 				 <&ccu CLK_USB_OHCI1>;
 			resets = <&ccu RST_BUS_OHCI1>,
 				 <&ccu RST_BUS_EHCI1>;
-			interrupts = <49 IRQ_TYPE_LEVEL_HIGH>;
 			phys = <&usbphy 1>;
 			phy-names = "usb";
 			status = "disabled";
@@ -996,10 +826,10 @@
 			compatible = "allwinner,sun20i-d1-ohci",
 				     "generic-ohci";
 			reg = <0x4200400 0x100>;
+			interrupts = <50 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_OHCI1>,
 				 <&ccu CLK_USB_OHCI1>;
 			resets = <&ccu RST_BUS_OHCI1>;
-			interrupts = <50 IRQ_TYPE_LEVEL_HIGH>;
 			phys = <&usbphy 1>;
 			phy-names = "usb";
 			status = "disabled";
@@ -1009,12 +839,12 @@
 			compatible = "allwinner,sun20i-d1-emac",
 				     "allwinner,sun50i-a64-emac";
 			reg = <0x4500000 0x10000>;
+			interrupts = <62 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
 			clocks = <&ccu CLK_BUS_EMAC>;
 			clock-names = "stmmaceth";
 			resets = <&ccu RST_BUS_EMAC>;
 			reset-names = "stmmaceth";
-			interrupts = <62 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "macirq";
 			syscon = <&syscon>;
 			status = "disabled";
 
@@ -1086,25 +916,38 @@
 			};
 		};
 
-		deinterlace: deinterlace@5400000 {
-			reg = <0x5400000 0x10000>;
-			interconnects = <&mbus 10>;
-			interconnect-names = "dma-mem";
-			interrupts = <104 IRQ_TYPE_LEVEL_HIGH>;
-			iommus = <&iommu 4>;
-		};
+		dsi: dsi@5450000 {
+			compatible = "allwinner,sun20i-d1-mipi-dsi",
+				     "allwinner,sun50i-a100-mipi-dsi";
+			reg = <0x5450000 0x1000>;
+			interrupts = <108 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_MIPI_DSI>,
+				 <&tcon_top CLK_TCON_TOP_DSI>;
+			clock-names = "bus", "mod";
+			resets = <&ccu RST_BUS_MIPI_DSI>;
+			phys = <&dphy>;
+			phy-names = "dphy";
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
 
-		g2d: g2d@5410000 {
-			reg = <0x5410000 0x40000>;
-			interconnects = <&mbus 9>;
-			interconnect-names = "dma-mem";
-			interrupts = <105 IRQ_TYPE_LEVEL_HIGH>;
-			iommus = <&iommu 3>;
+			port {
+				dsi_in_tcon_lcd0: endpoint {
+					remote-endpoint = <&tcon_lcd0_out_dsi>;
+				};
+			};
 		};
 
-		dsi: dsi@5450000 {
-			reg = <0x5450000 0x2000>;
+		dphy: phy@5451000 {
+			compatible = "allwinner,sun20i-d1-mipi-dphy",
+				     "allwinner,sun50i-a100-mipi-dphy";
+			reg = <0x5451000 0x1000>;
 			interrupts = <108 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_MIPI_DSI>,
+				 <&ccu CLK_MIPI_DSI>;
+			clock-names = "bus", "mod";
+			resets = <&ccu RST_BUS_MIPI_DSI>;
+			#phy-cells = <0>;
 		};
 
 		tcon_top: tcon-top@5460000 {
@@ -1113,7 +956,7 @@
 			clocks = <&ccu CLK_BUS_DPSS_TOP>,
 				 <&ccu CLK_TCON_TV>,
 				 <&ccu CLK_TVE>,
-				 <&ccu CLK_MIPI_DSI>;
+				 <&ccu CLK_TCON_LCD0>;
 			clock-names = "bus",
 				      "tcon-tv0",
 				      "tve0",
@@ -1202,6 +1045,7 @@
 		tcon_lcd0: lcd-controller@5461000 {
 			compatible = "allwinner,sun20i-d1-tcon-lcd";
 			reg = <0x5461000 0x1000>;
+			interrupts = <106 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_TCON_LCD0>,
 				 <&ccu CLK_TCON_LCD0>;
 			clock-names = "ahb", "tcon-ch0";
@@ -1209,14 +1053,15 @@
 			resets = <&ccu RST_BUS_TCON_LCD0>,
 				 <&ccu RST_BUS_LVDS0>;
 			reset-names = "lcd", "lvds";
-			interrupts = <106 IRQ_TYPE_LEVEL_HIGH>;
+			phys = <&dphy>;
+			phy-names = "lvds0";
 			#clock-cells = <0>;
 
 			ports {
 				#address-cells = <1>;
 				#size-cells = <0>;
 
-				port@0 {
+				tcon_lcd0_in: port@0 {
 					reg = <0>;
 					#address-cells = <1>;
 					#size-cells = <0>;
@@ -1234,6 +1079,13 @@
 
 				tcon_lcd0_out: port@1 {
 					reg = <1>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+
+					tcon_lcd0_out_dsi: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&dsi_in_tcon_lcd0>;
+					};
 				};
 			};
 		};
@@ -1241,18 +1093,18 @@
 		tcon_tv0: lcd-controller@5470000 {
 			compatible = "allwinner,sun20i-d1-tcon-tv";
 			reg = <0x5470000 0x1000>;
+			interrupts = <107 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_TCON_TV>,
 				 <&tcon_top CLK_TCON_TOP_TV0>;
 			clock-names = "ahb", "tcon-ch1";
 			resets = <&ccu RST_BUS_TCON_TV>;
 			reset-names = "lcd";
-			interrupts = <107 IRQ_TYPE_LEVEL_HIGH>;
 
 			ports {
 				#address-cells = <1>;
 				#size-cells = <0>;
 
-				port@0 {
+				tcon_tv0_in: port@0 {
 					reg = <0>;
 					#address-cells = <1>;
 					#size-cells = <0>;
@@ -1282,6 +1134,7 @@
 			compatible = "allwinner,sun20i-d1-dw-hdmi";
 			reg = <0x5500000 0x10000>;
 			reg-io-width = <1>;
+			interrupts = <109 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&ccu CLK_BUS_HDMI>,
 				 <&ccu CLK_HDMI_24M>,
 				 <&tcon_top CLK_TCON_TOP_TV0>,
@@ -1289,7 +1142,6 @@
 			clock-names = "iahb", "isfr", "tmds", "cec";
 			resets = <&ccu RST_BUS_HDMI_MAIN>, <&ccu RST_BUS_HDMI_SUB>;
 			reset-names = "ctrl", "sub";
-			interrupts = <109 IRQ_TYPE_LEVEL_HIGH>;
 			phys = <&hdmi_phy>;
 			phy-names = "phy";
 			status = "disabled";
@@ -1319,68 +1171,16 @@
 			clock-names = "bus", "mod";
 			resets = <&ccu RST_BUS_HDMI_MAIN>;
 			reset-names = "phy";
-			#phy-cells = <0>;
 			status = "disabled";
-		};
-
-		tve_top: video-codec@5600000 {
-			reg = <0x5600000 0x4000>;
-		};
-
-		tve0: video-codec@5604000 {
-			reg = <0x5604000 0x4000>;
-			interrupts = <110 IRQ_TYPE_LEVEL_HIGH>;
-		};
-
-		csi: csi@5800000 {
-			reg = <0x5800000 0x400000>;
-			interrupts = <111 IRQ_TYPE_LEVEL_HIGH>,
-				     <112 IRQ_TYPE_LEVEL_HIGH>,
-				     <116 IRQ_TYPE_LEVEL_HIGH>,
-				     <122 IRQ_TYPE_LEVEL_HIGH>;
-			interconnects = <&mbus 7>;
-			interconnect-names = "dma-mem";
-			iommus = <&iommu 1>;
-		};
-
-		tvd_top: video-codec@5c00000 {
-			reg = <0x5c00000 0x1000>;
-			interconnects = <&mbus 6>;
-			interconnect-names = "dma-mem";
-		};
-
-		tvd0: video-codec@5c01000 {
-			reg = <0x5c01000 0x1000>;
-			interrupts = <123 IRQ_TYPE_LEVEL_HIGH>;
-		};
-
-		intc: interrupt-controller@6010000 {
-			compatible = "allwinner,sun20i-d1-intc";
-			reg = <0x6010000 0x100>;
-			#address-cells = <0>;
-			clocks = <&ccu CLK_BUS_RISCV_CFG>;
-			resets = <&ccu RST_BUS_RISCV_CFG>;
-			interrupt-parent = <&plic>;
-			interrupt-controller;
-			#interrupt-cells = <2>;
+			#phy-cells = <0>;
 		};
 
 		riscv_wdt: watchdog@6011000 {
 			compatible = "allwinner,sun20i-d1-wdt";
 			reg = <0x6011000 0x20>;
-			clocks = <&osc24M>;
 			interrupts = <147 IRQ_TYPE_LEVEL_HIGH>;
-		};
-
-		riscv_msgbox: mailbox@601f000 {
-			compatible = "allwinner,sun20i-d1-msgbox";
-			reg = <0x601f000 0x1000>;
-			clocks = <&ccu CLK_BUS_MSGBOX2>;
-			resets = <&ccu RST_BUS_MSGBOX2>;
-			interrupts = <144 IRQ_TYPE_LEVEL_HIGH>,
-				     <145 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "rx", "tx";
-			#mbox-cells = <2>;
+			clocks = <&osc24M>, <&rtc CLK_OSC32K>;
+			clock-names = "hosc", "losc";
 		};
 
 		r_ccu: clock-controller@7010000 {
@@ -1393,51 +1193,30 @@
 			clock-names = "hosc", "losc", "iosc", "pll-periph";
 			#clock-cells = <1>;
 			#reset-cells = <1>;
-			interrupts = <64 IRQ_TYPE_LEVEL_HIGH>;
-		};
-
-		r_ir_rx: ir@7040000 {
-			compatible = "allwinner,sun20i-d1-ir",
-				     "allwinner,sun6i-a31-ir";
-			reg = <0x7040000 0x400>;
-			clocks = <&r_ccu CLK_BUS_R_IR_RX>, <&r_ccu CLK_R_IR_RX>;
-			clock-names = "apb", "ir";
-			resets = <&r_ccu RST_BUS_R_IR_RX>;
-			interrupts = <167 IRQ_TYPE_LEVEL_HIGH>;
 		};
 
-		// TODO: audit all blocks for hidden use of CLK_DCXO24M
 		rtc: rtc@7090000 {
 			compatible = "allwinner,sun20i-d1-rtc",
 				     "allwinner,sun50i-r329-rtc";
 			reg = <0x7090000 0x400>;
+			interrupts = <160 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&r_ccu CLK_BUS_R_RTC>,
 				 <&osc24M>,
 				 <&r_ccu CLK_R_AHB>;
 			clock-names = "bus", "hosc", "ahb";
 			#clock-cells = <1>;
-			interrupts = <160 IRQ_TYPE_LEVEL_HIGH>;
 		};
 
 		plic: interrupt-controller@10000000 {
 			compatible = "allwinner,sun20i-d1-plic",
 				     "thead,c900-plic";
 			reg = <0x10000000 0x4000000>;
-			#address-cells = <0>;
 			interrupts-extended = <&cpu0_intc 11>,
 					      <&cpu0_intc 9>;
 			interrupt-controller;
-			#interrupt-cells = <1>;
 			riscv,ndev = <176>;
-		};
-
-		clint: clint@14000000 {
-			compatible = "allwinner,sun20i-d1-clint",
-				     "thead,c900-clint";
-			reg = <0x14000000 0xc000>;
-			reg-io-width = <4>;
-			interrupts-extended = <&cpu0_intc 3>,
-					      <&cpu0_intc 7>;
+			#address-cells = <0>;
+			#interrupt-cells = <2>;
 		};
 	};
 };
-- 
2.25.1

