\hypertarget{struct_s_p_i___type_def}{\section{S\-P\-I\-\_\-\-Type\-Def Struct Reference}
\label{struct_s_p_i___type_def}\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}}
}


Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32l100xb.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_p_i___type_def_a6ecd5cb63b85c381bd67dc90dd4f573a}{C\-R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_p_i___type_def_a38cb89a872e456e6ecd29b6c71d85600}{C\-R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_p_i___type_def_a33f3dd6a505d06fe6c466b63be451891}{S\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_p_i___type_def_a02ef206dd5bb270e1f17fedd71284422}{D\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_p_i___type_def_a609d2a279b1927846a991deb9d0dc0b0}{C\-R\-C\-P\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_p_i___type_def_a60f1f0e77c52e89cfd738999bee5c9d0}{R\-X\-C\-R\-C\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_p_i___type_def_a0b5a7f6383eb478bbcc22a36c5e95ae6}{T\-X\-C\-R\-C\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_p_i___type_def_a4a1547c0ed26f31108910c35d2876b83}{I2\-S\-C\-F\-G\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_p_i___type_def_aff2f386a2566c722f7962377b495f1a2}{I2\-S\-P\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Serial Peripheral Interface. 

\subsection{Member Data Documentation}
\hypertarget{struct_s_p_i___type_def_a6ecd5cb63b85c381bd67dc90dd4f573a}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!C\-R1@{C\-R1}}
\index{C\-R1@{C\-R1}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-C\-R1}}\label{struct_s_p_i___type_def_a6ecd5cb63b85c381bd67dc90dd4f573a}
S\-P\-I Control register 1 Address offset\-: 0x00

S\-P\-I Control register 1 (not used in I2\-S mode), Address offset\-: 0x00 \hypertarget{struct_s_p_i___type_def_a38cb89a872e456e6ecd29b6c71d85600}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-C\-R2}}\label{struct_s_p_i___type_def_a38cb89a872e456e6ecd29b6c71d85600}
S\-P\-I Control register 2, Address offset\-: 0x04 \hypertarget{struct_s_p_i___type_def_a609d2a279b1927846a991deb9d0dc0b0}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!C\-R\-C\-P\-R@{C\-R\-C\-P\-R}}
\index{C\-R\-C\-P\-R@{C\-R\-C\-P\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-R\-C\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-C\-R\-C\-P\-R}}\label{struct_s_p_i___type_def_a609d2a279b1927846a991deb9d0dc0b0}
S\-P\-I C\-R\-C polynomial register Address offset\-: 0x10

S\-P\-I C\-R\-C polynomial register (not used in I2\-S mode), Address offset\-: 0x10 \hypertarget{struct_s_p_i___type_def_a02ef206dd5bb270e1f17fedd71284422}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-D\-R}}\label{struct_s_p_i___type_def_a02ef206dd5bb270e1f17fedd71284422}
S\-P\-I data register, Address offset\-: 0x0\-C \hypertarget{struct_s_p_i___type_def_a4a1547c0ed26f31108910c35d2876b83}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!I2\-S\-C\-F\-G\-R@{I2\-S\-C\-F\-G\-R}}
\index{I2\-S\-C\-F\-G\-R@{I2\-S\-C\-F\-G\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{I2\-S\-C\-F\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-I2\-S\-C\-F\-G\-R}}\label{struct_s_p_i___type_def_a4a1547c0ed26f31108910c35d2876b83}
S\-P\-I\-\_\-\-I2\-S configuration register, Address offset\-: 0x1\-C \hypertarget{struct_s_p_i___type_def_aff2f386a2566c722f7962377b495f1a2}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!I2\-S\-P\-R@{I2\-S\-P\-R}}
\index{I2\-S\-P\-R@{I2\-S\-P\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{I2\-S\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-I2\-S\-P\-R}}\label{struct_s_p_i___type_def_aff2f386a2566c722f7962377b495f1a2}
S\-P\-I\-\_\-\-I2\-S prescaler register, Address offset\-: 0x20 \hypertarget{struct_s_p_i___type_def_a60f1f0e77c52e89cfd738999bee5c9d0}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-X\-C\-R\-C\-R@{R\-X\-C\-R\-C\-R}}
\index{R\-X\-C\-R\-C\-R@{R\-X\-C\-R\-C\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-X\-C\-R\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-R\-X\-C\-R\-C\-R}}\label{struct_s_p_i___type_def_a60f1f0e77c52e89cfd738999bee5c9d0}
S\-P\-I Rx C\-R\-C register Address offset\-: 0x14

S\-P\-I Rx C\-R\-C register (not used in I2\-S mode), Address offset\-: 0x14 \hypertarget{struct_s_p_i___type_def_a33f3dd6a505d06fe6c466b63be451891}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_s_p_i___type_def_a33f3dd6a505d06fe6c466b63be451891}
S\-P\-I Status register, Address offset\-: 0x08 \hypertarget{struct_s_p_i___type_def_a0b5a7f6383eb478bbcc22a36c5e95ae6}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!T\-X\-C\-R\-C\-R@{T\-X\-C\-R\-C\-R}}
\index{T\-X\-C\-R\-C\-R@{T\-X\-C\-R\-C\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{T\-X\-C\-R\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-T\-X\-C\-R\-C\-R}}\label{struct_s_p_i___type_def_a0b5a7f6383eb478bbcc22a36c5e95ae6}
S\-P\-I Tx C\-R\-C register Address offset\-: 0x18

S\-P\-I Tx C\-R\-C register (not used in I2\-S mode), Address offset\-: 0x18 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xb_8h}{stm32l100xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xba_8h}{stm32l100xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xc_8h}{stm32l100xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xb_8h}{stm32l151xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xba_8h}{stm32l151xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xc_8h}{stm32l151xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xca_8h}{stm32l151xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xd_8h}{stm32l151xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xdx_8h}{stm32l151xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xe_8h}{stm32l151xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xb_8h}{stm32l152xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xba_8h}{stm32l152xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xc_8h}{stm32l152xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xca_8h}{stm32l152xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xd_8h}{stm32l152xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xdx_8h}{stm32l152xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xe_8h}{stm32l152xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xc_8h}{stm32l162xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xca_8h}{stm32l162xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xd_8h}{stm32l162xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xdx_8h}{stm32l162xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xe_8h}{stm32l162xe.\-h}\end{DoxyCompactItemize}
