// Seed: 4249048955
module module_0 ();
  logic [7:0] id_1;
  assign id_1[1] = id_1;
  generate
    assign id_1[1'b0] = 1;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  module_0();
endmodule
module module_0 (
    output tri1 module_2,
    input  tri0 id_1
);
  wire id_3, id_4, id_5;
  assign id_0 = id_1;
  module_0();
endmodule
