ARM GAS  /tmp/cceFDiYz.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"def.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.lwip_htons,"ax",%progbits
  20              		.align	1
  21              		.global	lwip_htons
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	lwip_htons:
  27              	.LVL0:
  28              	.LFB167:
  29              		.file 1 "Middlewares/Third_Party/LwIP/src/core/def.c"
   1:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Common functions used throughout the stack.
   4:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/def.c ****  * These are reference implementations of the byte swapping functions.
   6:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Again with the aim of being simple, correct and fully portable.
   7:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Byte swapping is the second thing you would want to optimize. You will
   8:Middlewares/Third_Party/LwIP/src/core/def.c ****  * need to port it to your architecture and in your cc.h:
   9:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  10:Middlewares/Third_Party/LwIP/src/core/def.c ****  * \#define lwip_htons(x) your_htons
  11:Middlewares/Third_Party/LwIP/src/core/def.c ****  * \#define lwip_htonl(x) your_htonl
  12:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  13:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Note lwip_ntohs() and lwip_ntohl() are merely references to the htonx counterparts.
  14:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  15:Middlewares/Third_Party/LwIP/src/core/def.c ****  * If you \#define them to htons() and htonl(), you should
  16:Middlewares/Third_Party/LwIP/src/core/def.c ****  * \#define LWIP_DONT_PROVIDE_BYTEORDER_FUNCTIONS to prevent lwIP from
  17:Middlewares/Third_Party/LwIP/src/core/def.c ****  * defining htonx/ntohx compatibility macros.
  18:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  19:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @defgroup sys_nonstandard Non-standard functions
  20:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_layer
  21:Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP provides default implementations for non-standard functions.
  22:Middlewares/Third_Party/LwIP/src/core/def.c ****  * These can be mapped to OS functions to reduce code footprint if desired.
  23:Middlewares/Third_Party/LwIP/src/core/def.c ****  * All defines related to this section must not be placed in lwipopts.h,
  24:Middlewares/Third_Party/LwIP/src/core/def.c ****  * but in arch/cc.h!
  25:Middlewares/Third_Party/LwIP/src/core/def.c ****  * These options cannot be \#defined in lwipopts.h since they are not options
  26:Middlewares/Third_Party/LwIP/src/core/def.c ****  * of lwIP itself, but options of the lwIP port to your system.
  27:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  28:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  29:Middlewares/Third_Party/LwIP/src/core/def.c **** /*
ARM GAS  /tmp/cceFDiYz.s 			page 2


  30:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  31:Middlewares/Third_Party/LwIP/src/core/def.c ****  * All rights reserved.
  32:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  33:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Redistribution and use in source and binary forms, with or without modification,
  34:Middlewares/Third_Party/LwIP/src/core/def.c ****  * are permitted provided that the following conditions are met:
  35:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  36:Middlewares/Third_Party/LwIP/src/core/def.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  37:Middlewares/Third_Party/LwIP/src/core/def.c ****  *    this list of conditions and the following disclaimer.
  38:Middlewares/Third_Party/LwIP/src/core/def.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  39:Middlewares/Third_Party/LwIP/src/core/def.c ****  *    this list of conditions and the following disclaimer in the documentation
  40:Middlewares/Third_Party/LwIP/src/core/def.c ****  *    and/or other materials provided with the distribution.
  41:Middlewares/Third_Party/LwIP/src/core/def.c ****  * 3. The name of the author may not be used to endorse or promote products
  42:Middlewares/Third_Party/LwIP/src/core/def.c ****  *    derived from this software without specific prior written permission.
  43:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  44:Middlewares/Third_Party/LwIP/src/core/def.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  45:Middlewares/Third_Party/LwIP/src/core/def.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  46:Middlewares/Third_Party/LwIP/src/core/def.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  47:Middlewares/Third_Party/LwIP/src/core/def.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  48:Middlewares/Third_Party/LwIP/src/core/def.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  49:Middlewares/Third_Party/LwIP/src/core/def.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  50:Middlewares/Third_Party/LwIP/src/core/def.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  51:Middlewares/Third_Party/LwIP/src/core/def.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  52:Middlewares/Third_Party/LwIP/src/core/def.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  53:Middlewares/Third_Party/LwIP/src/core/def.c ****  * OF SUCH DAMAGE.
  54:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  55:Middlewares/Third_Party/LwIP/src/core/def.c ****  * This file is part of the lwIP TCP/IP stack.
  56:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  57:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Author: Simon Goldschmidt
  58:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  59:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  60:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  61:Middlewares/Third_Party/LwIP/src/core/def.c **** #include "lwip/opt.h"
  62:Middlewares/Third_Party/LwIP/src/core/def.c **** #include "lwip/def.h"
  63:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  64:Middlewares/Third_Party/LwIP/src/core/def.c **** #include <string.h>
  65:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  66:Middlewares/Third_Party/LwIP/src/core/def.c **** #if BYTE_ORDER == LITTLE_ENDIAN
  67:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  68:Middlewares/Third_Party/LwIP/src/core/def.c **** #if !defined(lwip_htons)
  69:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
  70:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Convert an u16_t from host- to network byte order.
  71:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  72:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @param n u16_t in host byte order
  73:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @return n in network byte order
  74:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  75:Middlewares/Third_Party/LwIP/src/core/def.c **** u16_t
  76:Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_htons(u16_t n)
  77:Middlewares/Third_Party/LwIP/src/core/def.c **** {
  30              		.loc 1 77 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  78:Middlewares/Third_Party/LwIP/src/core/def.c ****   return PP_HTONS(n);
  35              		.loc 1 78 3 view .LVU1
  36              		.loc 1 78 10 is_stmt 0 view .LVU2
  37 0000 030A     		lsrs	r3, r0, #8
ARM GAS  /tmp/cceFDiYz.s 			page 3


  38 0002 43EA0020 		orr	r0, r3, r0, lsl #8
  39              	.LVL1:
  79:Middlewares/Third_Party/LwIP/src/core/def.c **** }
  40              		.loc 1 79 1 view .LVU3
  41 0006 80B2     		uxth	r0, r0
  42 0008 7047     		bx	lr
  43              		.cfi_endproc
  44              	.LFE167:
  46              		.section	.text.lwip_htonl,"ax",%progbits
  47              		.align	1
  48              		.global	lwip_htonl
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  53              	lwip_htonl:
  54              	.LVL2:
  55              	.LFB168:
  80:Middlewares/Third_Party/LwIP/src/core/def.c **** #endif /* lwip_htons */
  81:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  82:Middlewares/Third_Party/LwIP/src/core/def.c **** #if !defined(lwip_htonl)
  83:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
  84:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Convert an u32_t from host- to network byte order.
  85:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  86:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @param n u32_t in host byte order
  87:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @return n in network byte order
  88:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  89:Middlewares/Third_Party/LwIP/src/core/def.c **** u32_t
  90:Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_htonl(u32_t n)
  91:Middlewares/Third_Party/LwIP/src/core/def.c **** {
  56              		.loc 1 91 1 is_stmt 1 view -0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  92:Middlewares/Third_Party/LwIP/src/core/def.c ****   return PP_HTONL(n);
  61              		.loc 1 92 3 view .LVU5
  62              		.loc 1 92 10 is_stmt 0 view .LVU6
  63 0000 0302     		lsls	r3, r0, #8
  64 0002 03F47F03 		and	r3, r3, #16711680
  65 0006 43EA0063 		orr	r3, r3, r0, lsl #24
  66 000a 020A     		lsrs	r2, r0, #8
  67 000c 02F47F42 		and	r2, r2, #65280
  68 0010 1343     		orrs	r3, r3, r2
  93:Middlewares/Third_Party/LwIP/src/core/def.c **** }
  69              		.loc 1 93 1 view .LVU7
  70 0012 43EA1060 		orr	r0, r3, r0, lsr #24
  71              	.LVL3:
  72              		.loc 1 93 1 view .LVU8
  73 0016 7047     		bx	lr
  74              		.cfi_endproc
  75              	.LFE168:
  77              		.section	.text.lwip_strnstr,"ax",%progbits
  78              		.align	1
  79              		.global	lwip_strnstr
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
ARM GAS  /tmp/cceFDiYz.s 			page 4


  84              	lwip_strnstr:
  85              	.LVL4:
  86              	.LFB169:
  94:Middlewares/Third_Party/LwIP/src/core/def.c **** #endif /* lwip_htonl */
  95:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  96:Middlewares/Third_Party/LwIP/src/core/def.c **** #endif /* BYTE_ORDER == LITTLE_ENDIAN */
  97:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  98:Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_strnstr
  99:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 100:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 101:Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for strnstr() non-standard function.
 102:Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to strnstr() depending on your platform port.
 103:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 104:Middlewares/Third_Party/LwIP/src/core/def.c **** char *
 105:Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_strnstr(const char *buffer, const char *token, size_t n)
 106:Middlewares/Third_Party/LwIP/src/core/def.c **** {
  87              		.loc 1 106 1 is_stmt 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91              		.loc 1 106 1 is_stmt 0 view .LVU10
  92 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
  93              	.LCFI0:
  94              		.cfi_def_cfa_offset 32
  95              		.cfi_offset 3, -32
  96              		.cfi_offset 4, -28
  97              		.cfi_offset 5, -24
  98              		.cfi_offset 6, -20
  99              		.cfi_offset 7, -16
 100              		.cfi_offset 8, -12
 101              		.cfi_offset 9, -8
 102              		.cfi_offset 14, -4
 103 0004 0746     		mov	r7, r0
 104 0006 0E46     		mov	r6, r1
 105 0008 9146     		mov	r9, r2
 107:Middlewares/Third_Party/LwIP/src/core/def.c ****   const char *p;
 106              		.loc 1 107 3 is_stmt 1 view .LVU11
 108:Middlewares/Third_Party/LwIP/src/core/def.c ****   size_t tokenlen = strlen(token);
 107              		.loc 1 108 3 view .LVU12
 108              		.loc 1 108 21 is_stmt 0 view .LVU13
 109 000a 0846     		mov	r0, r1
 110              	.LVL5:
 111              		.loc 1 108 21 view .LVU14
 112 000c FFF7FEFF 		bl	strlen
 113              	.LVL6:
 109:Middlewares/Third_Party/LwIP/src/core/def.c ****   if (tokenlen == 0) {
 114              		.loc 1 109 3 is_stmt 1 view .LVU15
 115              		.loc 1 109 6 is_stmt 0 view .LVU16
 116 0010 C0B1     		cbz	r0, .L8
 117 0012 8046     		mov	r8, r0
 110:Middlewares/Third_Party/LwIP/src/core/def.c ****     return LWIP_CONST_CAST(char *, buffer);
 111:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 112:Middlewares/Third_Party/LwIP/src/core/def.c ****   for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 118              		.loc 1 112 10 view .LVU17
 119 0014 3C46     		mov	r4, r7
 120 0016 00E0     		b	.L5
 121              	.LVL7:
ARM GAS  /tmp/cceFDiYz.s 			page 5


 122              	.L6:
 123              		.loc 1 112 56 is_stmt 1 discriminator 2 view .LVU18
 124              		.loc 1 112 57 is_stmt 0 discriminator 2 view .LVU19
 125 0018 0134     		adds	r4, r4, #1
 126              	.LVL8:
 127              	.L5:
 128              		.loc 1 112 20 is_stmt 1 discriminator 1 view .LVU20
 129 001a 2578     		ldrb	r5, [r4]	@ zero_extendqisi2
 130              		.loc 1 112 3 is_stmt 0 discriminator 1 view .LVU21
 131 001c B5B1     		cbz	r5, .L9
 132              		.loc 1 112 29 discriminator 3 view .LVU22
 133 001e 04EB0803 		add	r3, r4, r8
 134              		.loc 1 112 50 discriminator 3 view .LVU23
 135 0022 07EB0902 		add	r2, r7, r9
 136              		.loc 1 112 23 discriminator 3 view .LVU24
 137 0026 9342     		cmp	r3, r2
 138 0028 0AD8     		bhi	.L11
 113:Middlewares/Third_Party/LwIP/src/core/def.c ****     if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 139              		.loc 1 113 5 is_stmt 1 view .LVU25
 140              		.loc 1 113 16 is_stmt 0 view .LVU26
 141 002a 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 142              		.loc 1 113 8 view .LVU27
 143 002c AB42     		cmp	r3, r5
 144 002e F3D1     		bne	.L6
 145              		.loc 1 113 28 discriminator 1 view .LVU28
 146 0030 4246     		mov	r2, r8
 147 0032 3146     		mov	r1, r6
 148 0034 2046     		mov	r0, r4
 149 0036 FFF7FEFF 		bl	strncmp
 150              	.LVL9:
 151              		.loc 1 113 24 discriminator 1 view .LVU29
 152 003a 0028     		cmp	r0, #0
 153 003c ECD1     		bne	.L6
 154 003e 02E0     		b	.L3
 155              	.L11:
 114:Middlewares/Third_Party/LwIP/src/core/def.c ****       return LWIP_CONST_CAST(char *, p);
 115:Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 116:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 117:Middlewares/Third_Party/LwIP/src/core/def.c ****   return NULL;
 156              		.loc 1 117 10 view .LVU30
 157 0040 0024     		movs	r4, #0
 158              	.LVL10:
 159              		.loc 1 117 10 view .LVU31
 160 0042 00E0     		b	.L3
 161              	.LVL11:
 162              	.L8:
 110:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 163              		.loc 1 110 12 view .LVU32
 164 0044 3C46     		mov	r4, r7
 165              	.LVL12:
 166              	.L3:
 118:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 167              		.loc 1 118 1 view .LVU33
 168 0046 2046     		mov	r0, r4
 169 0048 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 170              	.LVL13:
 171              	.L9:
ARM GAS  /tmp/cceFDiYz.s 			page 6


 117:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 172              		.loc 1 117 10 view .LVU34
 173 004c 0024     		movs	r4, #0
 174              	.LVL14:
 117:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 175              		.loc 1 117 10 view .LVU35
 176 004e FAE7     		b	.L3
 177              		.cfi_endproc
 178              	.LFE169:
 180              		.section	.text.lwip_stricmp,"ax",%progbits
 181              		.align	1
 182              		.global	lwip_stricmp
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 187              	lwip_stricmp:
 188              	.LFB170:
 119:Middlewares/Third_Party/LwIP/src/core/def.c **** #endif
 120:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 121:Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_stricmp
 122:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 123:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 124:Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for stricmp() non-standard function.
 125:Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to stricmp() depending on your platform port.
 126:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 127:Middlewares/Third_Party/LwIP/src/core/def.c **** int
 128:Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_stricmp(const char *str1, const char *str2)
 129:Middlewares/Third_Party/LwIP/src/core/def.c **** {
 189              		.loc 1 129 1 is_stmt 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              	.LVL15:
 194              		.loc 1 129 1 is_stmt 0 view .LVU37
 195 0000 00B5     		push	{lr}
 196              	.LCFI1:
 197              		.cfi_def_cfa_offset 4
 198              		.cfi_offset 14, -4
 199 0002 00E0     		b	.L15
 200              	.LVL16:
 201              	.L13:
 130:Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 131:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 132:Middlewares/Third_Party/LwIP/src/core/def.c ****   do {
 133:Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 134:Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 135:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 136:Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 137:Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 138:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 139:Middlewares/Third_Party/LwIP/src/core/def.c ****         downcase both chars and check again */
 140:Middlewares/Third_Party/LwIP/src/core/def.c ****         char c2_upc = c2 | 0x20;
 141:Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 142:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 143:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* don't care for < or > */
 144:Middlewares/Third_Party/LwIP/src/core/def.c ****           return 1;
 145:Middlewares/Third_Party/LwIP/src/core/def.c ****         }
ARM GAS  /tmp/cceFDiYz.s 			page 7


 146:Middlewares/Third_Party/LwIP/src/core/def.c ****       } else {
 147:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal but none is in the alphabet range */
 148:Middlewares/Third_Party/LwIP/src/core/def.c ****         return 1;
 149:Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 150:Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 151:Middlewares/Third_Party/LwIP/src/core/def.c ****   } while (c1 != 0);
 202              		.loc 1 151 11 is_stmt 1 view .LVU38
 203              		.loc 1 151 3 is_stmt 0 view .LVU39
 204 0004 A2B1     		cbz	r2, .L19
 205              	.LVL17:
 206              	.L15:
 130:Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 207              		.loc 1 130 3 is_stmt 1 view .LVU40
 132:Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 208              		.loc 1 132 3 view .LVU41
 133:Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 209              		.loc 1 133 5 view .LVU42
 133:Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 210              		.loc 1 133 8 is_stmt 0 view .LVU43
 211 0006 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 212 0008 0130     		adds	r0, r0, #1
 213              	.LVL18:
 134:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 214              		.loc 1 134 5 is_stmt 1 view .LVU44
 134:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 215              		.loc 1 134 8 is_stmt 0 view .LVU45
 216 000a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 217 000c 0131     		adds	r1, r1, #1
 218              	.LVL19:
 135:Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 219              		.loc 1 135 5 is_stmt 1 view .LVU46
 135:Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 220              		.loc 1 135 8 is_stmt 0 view .LVU47
 221 000e 9A42     		cmp	r2, r3
 222 0010 F8D0     		beq	.L13
 223              	.LBB2:
 136:Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 224              		.loc 1 136 7 is_stmt 1 view .LVU48
 136:Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 225              		.loc 1 136 12 is_stmt 0 view .LVU49
 226 0012 42F0200E 		orr	lr, r2, #32
 227              	.LVL20:
 137:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 228              		.loc 1 137 7 is_stmt 1 view .LVU50
 137:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 229              		.loc 1 137 27 is_stmt 0 view .LVU51
 230 0016 AEF1610C 		sub	ip, lr, #97
 231 001a 5FFA8CFC 		uxtb	ip, ip
 137:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 232              		.loc 1 137 10 view .LVU52
 233 001e BCF1190F 		cmp	ip, #25
 234 0022 08D8     		bhi	.L16
 235              	.LBB3:
 140:Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 236              		.loc 1 140 9 is_stmt 1 view .LVU53
 140:Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 237              		.loc 1 140 14 is_stmt 0 view .LVU54
ARM GAS  /tmp/cceFDiYz.s 			page 8


 238 0024 43F02003 		orr	r3, r3, #32
 239              	.LVL21:
 141:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 240              		.loc 1 141 9 is_stmt 1 view .LVU55
 141:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 241              		.loc 1 141 12 is_stmt 0 view .LVU56
 242 0028 9E45     		cmp	lr, r3
 243 002a EBD0     		beq	.L13
 144:Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 244              		.loc 1 144 18 view .LVU57
 245 002c 0120     		movs	r0, #1
 246              	.LVL22:
 144:Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 247              		.loc 1 144 18 view .LVU58
 248 002e 00E0     		b	.L12
 249              	.LVL23:
 250              	.L19:
 144:Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 251              		.loc 1 144 18 view .LVU59
 252              	.LBE3:
 253              	.LBE2:
 152:Middlewares/Third_Party/LwIP/src/core/def.c ****   return 0;
 254              		.loc 1 152 10 view .LVU60
 255 0030 0020     		movs	r0, #0
 256              	.LVL24:
 257              	.L12:
 153:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 258              		.loc 1 153 1 view .LVU61
 259 0032 5DF804FB 		ldr	pc, [sp], #4
 260              	.LVL25:
 261              	.L16:
 262              	.LBB4:
 148:Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 263              		.loc 1 148 16 view .LVU62
 264 0036 0120     		movs	r0, #1
 265              	.LVL26:
 148:Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 266              		.loc 1 148 16 view .LVU63
 267 0038 FBE7     		b	.L12
 268              	.LBE4:
 269              		.cfi_endproc
 270              	.LFE170:
 272              		.section	.text.lwip_strnicmp,"ax",%progbits
 273              		.align	1
 274              		.global	lwip_strnicmp
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	lwip_strnicmp:
 280              	.LFB171:
 154:Middlewares/Third_Party/LwIP/src/core/def.c **** #endif
 155:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 156:Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_strnicmp
 157:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 158:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 159:Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for strnicmp() non-standard function.
 160:Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to strnicmp() depending on your platform port.
ARM GAS  /tmp/cceFDiYz.s 			page 9


 161:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 162:Middlewares/Third_Party/LwIP/src/core/def.c **** int
 163:Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_strnicmp(const char *str1, const char *str2, size_t len)
 164:Middlewares/Third_Party/LwIP/src/core/def.c **** {
 281              		.loc 1 164 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 0
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285              	.LVL27:
 286              		.loc 1 164 1 is_stmt 0 view .LVU65
 287 0000 10B5     		push	{r4, lr}
 288              	.LCFI2:
 289              		.cfi_def_cfa_offset 8
 290              		.cfi_offset 4, -8
 291              		.cfi_offset 14, -4
 292 0002 0AE0     		b	.L23
 293              	.LVL28:
 294              	.L21:
 165:Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 166:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 167:Middlewares/Third_Party/LwIP/src/core/def.c ****   do {
 168:Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 169:Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 170:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 171:Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 172:Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 173:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 174:Middlewares/Third_Party/LwIP/src/core/def.c ****         downcase both chars and check again */
 175:Middlewares/Third_Party/LwIP/src/core/def.c ****         char c2_upc = c2 | 0x20;
 176:Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 177:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 178:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* don't care for < or > */
 179:Middlewares/Third_Party/LwIP/src/core/def.c ****           return 1;
 180:Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 181:Middlewares/Third_Party/LwIP/src/core/def.c ****       } else {
 182:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal but none is in the alphabet range */
 183:Middlewares/Third_Party/LwIP/src/core/def.c ****         return 1;
 184:Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 185:Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 186:Middlewares/Third_Party/LwIP/src/core/def.c ****     len--;
 295              		.loc 1 186 5 is_stmt 1 view .LVU66
 187:Middlewares/Third_Party/LwIP/src/core/def.c ****   } while ((len != 0) && (c1 != 0));
 296              		.loc 1 187 11 view .LVU67
 297              		.loc 1 187 17 is_stmt 0 view .LVU68
 298 0004 013A     		subs	r2, r2, #1
 299              	.LVL29:
 300              		.loc 1 187 17 view .LVU69
 301 0006 14BF     		ite	ne
 302 0008 0123     		movne	r3, #1
 303 000a 0023     		moveq	r3, #0
 304              		.loc 1 187 23 view .LVU70
 305 000c BCF1000F 		cmp	ip, #0
 306 0010 0CBF     		ite	eq
 307 0012 0023     		moveq	r3, #0
 308 0014 03F00103 		andne	r3, r3, #1
 309              		.loc 1 187 3 view .LVU71
 310 0018 ABB1     		cbz	r3, .L27
ARM GAS  /tmp/cceFDiYz.s 			page 10


 311              	.LVL30:
 312              	.L23:
 165:Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 313              		.loc 1 165 3 is_stmt 1 view .LVU72
 167:Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 314              		.loc 1 167 3 view .LVU73
 168:Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 315              		.loc 1 168 5 view .LVU74
 168:Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 316              		.loc 1 168 8 is_stmt 0 view .LVU75
 317 001a 90F800C0 		ldrb	ip, [r0]	@ zero_extendqisi2
 318 001e 0130     		adds	r0, r0, #1
 319              	.LVL31:
 169:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 320              		.loc 1 169 5 is_stmt 1 view .LVU76
 169:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 321              		.loc 1 169 8 is_stmt 0 view .LVU77
 322 0020 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 323 0022 0131     		adds	r1, r1, #1
 324              	.LVL32:
 170:Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 325              		.loc 1 170 5 is_stmt 1 view .LVU78
 170:Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 326              		.loc 1 170 8 is_stmt 0 view .LVU79
 327 0024 9C45     		cmp	ip, r3
 328 0026 EDD0     		beq	.L21
 329              	.LBB5:
 171:Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 330              		.loc 1 171 7 is_stmt 1 view .LVU80
 171:Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 331              		.loc 1 171 12 is_stmt 0 view .LVU81
 332 0028 4CF02004 		orr	r4, ip, #32
 333              	.LVL33:
 172:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 334              		.loc 1 172 7 is_stmt 1 view .LVU82
 172:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 335              		.loc 1 172 27 is_stmt 0 view .LVU83
 336 002c A4F1610E 		sub	lr, r4, #97
 337 0030 5FFA8EFE 		uxtb	lr, lr
 172:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 338              		.loc 1 172 10 view .LVU84
 339 0034 BEF1190F 		cmp	lr, #25
 340 0038 07D8     		bhi	.L24
 341              	.LBB6:
 175:Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 342              		.loc 1 175 9 is_stmt 1 view .LVU85
 175:Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 343              		.loc 1 175 14 is_stmt 0 view .LVU86
 344 003a 43F02003 		orr	r3, r3, #32
 345              	.LVL34:
 176:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 346              		.loc 1 176 9 is_stmt 1 view .LVU87
 176:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 347              		.loc 1 176 12 is_stmt 0 view .LVU88
 348 003e 9C42     		cmp	r4, r3
 349 0040 E0D0     		beq	.L21
 179:Middlewares/Third_Party/LwIP/src/core/def.c ****         }
ARM GAS  /tmp/cceFDiYz.s 			page 11


 350              		.loc 1 179 18 view .LVU89
 351 0042 0120     		movs	r0, #1
 352              	.LVL35:
 179:Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 353              		.loc 1 179 18 view .LVU90
 354 0044 00E0     		b	.L20
 355              	.LVL36:
 356              	.L27:
 179:Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 357              		.loc 1 179 18 view .LVU91
 358              	.LBE6:
 359              	.LBE5:
 188:Middlewares/Third_Party/LwIP/src/core/def.c ****   return 0;
 360              		.loc 1 188 10 view .LVU92
 361 0046 0020     		movs	r0, #0
 362              	.LVL37:
 363              	.L20:
 189:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 364              		.loc 1 189 1 view .LVU93
 365 0048 10BD     		pop	{r4, pc}
 366              	.LVL38:
 367              	.L24:
 368              	.LBB7:
 183:Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 369              		.loc 1 183 16 view .LVU94
 370 004a 0120     		movs	r0, #1
 371              	.LVL39:
 183:Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 372              		.loc 1 183 16 view .LVU95
 373 004c FCE7     		b	.L20
 374              	.LBE7:
 375              		.cfi_endproc
 376              	.LFE171:
 378              		.section	.text.lwip_itoa,"ax",%progbits
 379              		.align	1
 380              		.global	lwip_itoa
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 385              	lwip_itoa:
 386              	.LVL40:
 387              	.LFB172:
 190:Middlewares/Third_Party/LwIP/src/core/def.c **** #endif
 191:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 192:Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_itoa
 193:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 194:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 195:Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for itoa() non-standard function.
 196:Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to itoa() or snprintf(result, bufsize, "%d", number) depending on your pla
 197:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 198:Middlewares/Third_Party/LwIP/src/core/def.c **** void
 199:Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_itoa(char *result, size_t bufsize, int number)
 200:Middlewares/Third_Party/LwIP/src/core/def.c **** {
 388              		.loc 1 200 1 is_stmt 1 view -0
 389              		.cfi_startproc
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cceFDiYz.s 			page 12


 392              		.loc 1 200 1 is_stmt 0 view .LVU97
 393 0000 10B5     		push	{r4, lr}
 394              	.LCFI3:
 395              		.cfi_def_cfa_offset 8
 396              		.cfi_offset 4, -8
 397              		.cfi_offset 14, -4
 398 0002 8446     		mov	ip, r0
 399 0004 8E46     		mov	lr, r1
 201:Middlewares/Third_Party/LwIP/src/core/def.c ****   char *res = result;
 400              		.loc 1 201 3 is_stmt 1 view .LVU98
 401              	.LVL41:
 202:Middlewares/Third_Party/LwIP/src/core/def.c ****   char *tmp = result + bufsize - 1;
 402              		.loc 1 202 3 view .LVU99
 403              		.loc 1 202 32 is_stmt 0 view .LVU100
 404 0006 4B1E     		subs	r3, r1, #1
 405              		.loc 1 202 9 view .LVU101
 406 0008 C118     		adds	r1, r0, r3
 407              	.LVL42:
 203:Middlewares/Third_Party/LwIP/src/core/def.c ****   int n = (number >= 0) ? number : -number;
 408              		.loc 1 203 3 is_stmt 1 view .LVU102
 409              		.loc 1 203 7 is_stmt 0 view .LVU103
 410 000a 82EAE274 		eor	r4, r2, r2, asr #31
 411 000e A4EBE274 		sub	r4, r4, r2, asr #31
 412              	.LVL43:
 204:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 205:Middlewares/Third_Party/LwIP/src/core/def.c ****   /* handle invalid bufsize */
 206:Middlewares/Third_Party/LwIP/src/core/def.c ****   if (bufsize < 2) {
 413              		.loc 1 206 3 is_stmt 1 view .LVU104
 414              		.loc 1 206 6 is_stmt 0 view .LVU105
 415 0012 BEF1010F 		cmp	lr, #1
 416 0016 05D9     		bls	.L39
 207:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (bufsize == 1) {
 208:Middlewares/Third_Party/LwIP/src/core/def.c ****       *result = 0;
 209:Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 210:Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 211:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 212:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 213:Middlewares/Third_Party/LwIP/src/core/def.c ****   /* First, add sign */
 214:Middlewares/Third_Party/LwIP/src/core/def.c ****   if (number < 0) {
 417              		.loc 1 214 3 is_stmt 1 view .LVU106
 418              		.loc 1 214 6 is_stmt 0 view .LVU107
 419 0018 002A     		cmp	r2, #0
 420 001a 07DB     		blt	.L40
 421              	.LVL44:
 422              	.L32:
 215:Middlewares/Third_Party/LwIP/src/core/def.c ****     *res++ = '-';
 216:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 217:Middlewares/Third_Party/LwIP/src/core/def.c ****   /* Then create the string from the end and stop if buffer full,
 218:Middlewares/Third_Party/LwIP/src/core/def.c ****      and ensure output string is zero terminated */
 219:Middlewares/Third_Party/LwIP/src/core/def.c ****   *tmp = 0;
 423              		.loc 1 219 3 is_stmt 1 view .LVU108
 424              		.loc 1 219 8 is_stmt 0 view .LVU109
 425 001c 0022     		movs	r2, #0
 426 001e 0CF80320 		strb	r2, [ip, r3]
 220:Middlewares/Third_Party/LwIP/src/core/def.c ****   while ((n != 0) && (tmp > res)) {
 427              		.loc 1 220 3 is_stmt 1 view .LVU110
 428              		.loc 1 220 9 is_stmt 0 view .LVU111
ARM GAS  /tmp/cceFDiYz.s 			page 13


 429 0022 17E0     		b	.L33
 430              	.LVL45:
 431              	.L39:
 207:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (bufsize == 1) {
 432              		.loc 1 207 5 is_stmt 1 view .LVU112
 207:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (bufsize == 1) {
 433              		.loc 1 207 8 is_stmt 0 view .LVU113
 434 0024 25D1     		bne	.L28
 208:Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 435              		.loc 1 208 7 is_stmt 1 view .LVU114
 208:Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 436              		.loc 1 208 15 is_stmt 0 view .LVU115
 437 0026 0023     		movs	r3, #0
 438 0028 0370     		strb	r3, [r0]
 210:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 439              		.loc 1 210 5 is_stmt 1 view .LVU116
 440 002a 22E0     		b	.L28
 441              	.L40:
 215:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 442              		.loc 1 215 5 view .LVU117
 443              	.LVL46:
 215:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 444              		.loc 1 215 12 is_stmt 0 view .LVU118
 445 002c 2D22     		movs	r2, #45
 446              	.LVL47:
 215:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 447              		.loc 1 215 12 view .LVU119
 448 002e 00F8012B 		strb	r2, [r0], #1
 449              	.LVL48:
 215:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 450              		.loc 1 215 12 view .LVU120
 451 0032 F3E7     		b	.L32
 452              	.L34:
 453              	.LBB8:
 221:Middlewares/Third_Party/LwIP/src/core/def.c ****     char val = (char)('0' + (n % 10));
 454              		.loc 1 221 5 is_stmt 1 view .LVU121
 455              		.loc 1 221 32 is_stmt 0 view .LVU122
 456 0034 124A     		ldr	r2, .L42
 457 0036 82FB0432 		smull	r3, r2, r2, r4
 458 003a E317     		asrs	r3, r4, #31
 459 003c C3EBA203 		rsb	r3, r3, r2, asr #2
 460 0040 1A46     		mov	r2, r3
 461 0042 03EB8303 		add	r3, r3, r3, lsl #2
 462 0046 A4EB4303 		sub	r3, r4, r3, lsl #1
 463              		.loc 1 221 16 view .LVU123
 464 004a DBB2     		uxtb	r3, r3
 465              		.loc 1 221 10 view .LVU124
 466 004c 3033     		adds	r3, r3, #48
 467              	.LVL49:
 222:Middlewares/Third_Party/LwIP/src/core/def.c ****     tmp--;
 468              		.loc 1 222 5 is_stmt 1 view .LVU125
 223:Middlewares/Third_Party/LwIP/src/core/def.c ****     *tmp = val;
 469              		.loc 1 223 5 view .LVU126
 470              		.loc 1 223 10 is_stmt 0 view .LVU127
 471 004e 01F8013D 		strb	r3, [r1, #-1]!
 472              	.LVL50:
 224:Middlewares/Third_Party/LwIP/src/core/def.c ****     n = n / 10;
ARM GAS  /tmp/cceFDiYz.s 			page 14


 473              		.loc 1 224 5 is_stmt 1 view .LVU128
 474              		.loc 1 224 7 is_stmt 0 view .LVU129
 475 0052 1446     		mov	r4, r2
 476              	.LVL51:
 477              	.L33:
 478              		.loc 1 224 7 view .LVU130
 479              	.LBE8:
 220:Middlewares/Third_Party/LwIP/src/core/def.c ****     char val = (char)('0' + (n % 10));
 480              		.loc 1 220 9 is_stmt 1 view .LVU131
 481 0054 002C     		cmp	r4, #0
 482 0056 18BF     		it	ne
 483 0058 8842     		cmpne	r0, r1
 484 005a EBD3     		bcc	.L34
 225:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 226:Middlewares/Third_Party/LwIP/src/core/def.c ****   if (n) {
 485              		.loc 1 226 3 view .LVU132
 486              		.loc 1 226 6 is_stmt 0 view .LVU133
 487 005c 34B9     		cbnz	r4, .L41
 227:Middlewares/Third_Party/LwIP/src/core/def.c ****     /* buffer is too small */
 228:Middlewares/Third_Party/LwIP/src/core/def.c ****     *result = 0;
 229:Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 230:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 231:Middlewares/Third_Party/LwIP/src/core/def.c ****   if (*tmp == 0) {
 488              		.loc 1 231 3 is_stmt 1 view .LVU134
 489              		.loc 1 231 7 is_stmt 0 view .LVU135
 490 005e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 491              		.loc 1 231 6 view .LVU136
 492 0060 43B9     		cbnz	r3, .L36
 232:Middlewares/Third_Party/LwIP/src/core/def.c ****     /* Nothing added? */
 233:Middlewares/Third_Party/LwIP/src/core/def.c ****     *res++ = '0';
 493              		.loc 1 233 5 is_stmt 1 view .LVU137
 494              	.LVL52:
 495              		.loc 1 233 12 is_stmt 0 view .LVU138
 496 0062 3023     		movs	r3, #48
 497 0064 0370     		strb	r3, [r0]
 234:Middlewares/Third_Party/LwIP/src/core/def.c ****     *res++ = 0;
 498              		.loc 1 234 5 is_stmt 1 view .LVU139
 499              	.LVL53:
 500              		.loc 1 234 12 is_stmt 0 view .LVU140
 501 0066 0023     		movs	r3, #0
 502 0068 4370     		strb	r3, [r0, #1]
 235:Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 503              		.loc 1 235 5 is_stmt 1 view .LVU141
 504 006a 02E0     		b	.L28
 505              	.LVL54:
 506              	.L41:
 228:Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 507              		.loc 1 228 5 view .LVU142
 228:Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 508              		.loc 1 228 13 is_stmt 0 view .LVU143
 509 006c 0023     		movs	r3, #0
 510 006e 8CF80030 		strb	r3, [ip]
 229:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 511              		.loc 1 229 5 is_stmt 1 view .LVU144
 512              	.LVL55:
 513              	.L28:
 236:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
ARM GAS  /tmp/cceFDiYz.s 			page 15


 237:Middlewares/Third_Party/LwIP/src/core/def.c ****   /* move from temporary buffer to output buffer (sign is not moved) */
 238:Middlewares/Third_Party/LwIP/src/core/def.c ****   memmove(res, tmp, (size_t)((result + bufsize) - tmp));
 239:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 514              		.loc 1 239 1 is_stmt 0 view .LVU145
 515 0072 10BD     		pop	{r4, pc}
 516              	.LVL56:
 517              	.L36:
 238:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 518              		.loc 1 238 3 is_stmt 1 view .LVU146
 238:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 519              		.loc 1 238 38 is_stmt 0 view .LVU147
 520 0074 0CEB0E02 		add	r2, ip, lr
 238:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 521              		.loc 1 238 3 view .LVU148
 522 0078 521A     		subs	r2, r2, r1
 523 007a FFF7FEFF 		bl	memmove
 524              	.LVL57:
 238:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 525              		.loc 1 238 3 view .LVU149
 526 007e F8E7     		b	.L28
 527              	.L43:
 528              		.align	2
 529              	.L42:
 530 0080 67666666 		.word	1717986919
 531              		.cfi_endproc
 532              	.LFE172:
 534              		.text
 535              	.Letext0:
 536              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 537              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 538              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 539              		.file 5 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 540              		.file 6 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/string.h"
ARM GAS  /tmp/cceFDiYz.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 def.c
     /tmp/cceFDiYz.s:20     .text.lwip_htons:0000000000000000 $t
     /tmp/cceFDiYz.s:26     .text.lwip_htons:0000000000000000 lwip_htons
     /tmp/cceFDiYz.s:47     .text.lwip_htonl:0000000000000000 $t
     /tmp/cceFDiYz.s:53     .text.lwip_htonl:0000000000000000 lwip_htonl
     /tmp/cceFDiYz.s:78     .text.lwip_strnstr:0000000000000000 $t
     /tmp/cceFDiYz.s:84     .text.lwip_strnstr:0000000000000000 lwip_strnstr
     /tmp/cceFDiYz.s:181    .text.lwip_stricmp:0000000000000000 $t
     /tmp/cceFDiYz.s:187    .text.lwip_stricmp:0000000000000000 lwip_stricmp
     /tmp/cceFDiYz.s:273    .text.lwip_strnicmp:0000000000000000 $t
     /tmp/cceFDiYz.s:279    .text.lwip_strnicmp:0000000000000000 lwip_strnicmp
     /tmp/cceFDiYz.s:379    .text.lwip_itoa:0000000000000000 $t
     /tmp/cceFDiYz.s:385    .text.lwip_itoa:0000000000000000 lwip_itoa
     /tmp/cceFDiYz.s:530    .text.lwip_itoa:0000000000000080 $d

UNDEFINED SYMBOLS
strlen
strncmp
memmove
