;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Pin_1__0__MASK EQU 0x04
Pin_1__0__PC EQU CYREG_IO_PC_PRT15_PC2
Pin_1__0__PORT EQU 15
Pin_1__0__SHIFT EQU 2
Pin_1__AG EQU CYREG_PRT15_AG
Pin_1__AMUX EQU CYREG_PRT15_AMUX
Pin_1__BIE EQU CYREG_PRT15_BIE
Pin_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_1__BYP EQU CYREG_PRT15_BYP
Pin_1__CTL EQU CYREG_PRT15_CTL
Pin_1__DM0 EQU CYREG_PRT15_DM0
Pin_1__DM1 EQU CYREG_PRT15_DM1
Pin_1__DM2 EQU CYREG_PRT15_DM2
Pin_1__DR EQU CYREG_PRT15_DR
Pin_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_1__MASK EQU 0x04
Pin_1__PORT EQU 15
Pin_1__PRT EQU CYREG_PRT15_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_1__PS EQU CYREG_PRT15_PS
Pin_1__SHIFT EQU 2
Pin_1__SLW EQU CYREG_PRT15_SLW

/* RX_CAN */
RX_CAN__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
RX_CAN__0__MASK EQU 0x04
RX_CAN__0__PC EQU CYREG_PRT0_PC2
RX_CAN__0__PORT EQU 0
RX_CAN__0__SHIFT EQU 2
RX_CAN__AG EQU CYREG_PRT0_AG
RX_CAN__AMUX EQU CYREG_PRT0_AMUX
RX_CAN__BIE EQU CYREG_PRT0_BIE
RX_CAN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RX_CAN__BYP EQU CYREG_PRT0_BYP
RX_CAN__CTL EQU CYREG_PRT0_CTL
RX_CAN__DM0 EQU CYREG_PRT0_DM0
RX_CAN__DM1 EQU CYREG_PRT0_DM1
RX_CAN__DM2 EQU CYREG_PRT0_DM2
RX_CAN__DR EQU CYREG_PRT0_DR
RX_CAN__INP_DIS EQU CYREG_PRT0_INP_DIS
RX_CAN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RX_CAN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RX_CAN__LCD_EN EQU CYREG_PRT0_LCD_EN
RX_CAN__MASK EQU 0x04
RX_CAN__PORT EQU 0
RX_CAN__PRT EQU CYREG_PRT0_PRT
RX_CAN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RX_CAN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RX_CAN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RX_CAN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RX_CAN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RX_CAN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RX_CAN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RX_CAN__PS EQU CYREG_PRT0_PS
RX_CAN__SHIFT EQU 2
RX_CAN__SLW EQU CYREG_PRT0_SLW

/* RxUART */
RxUART__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
RxUART__0__MASK EQU 0x40
RxUART__0__PC EQU CYREG_PRT12_PC6
RxUART__0__PORT EQU 12
RxUART__0__SHIFT EQU 6
RxUART__AG EQU CYREG_PRT12_AG
RxUART__BIE EQU CYREG_PRT12_BIE
RxUART__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RxUART__BYP EQU CYREG_PRT12_BYP
RxUART__DM0 EQU CYREG_PRT12_DM0
RxUART__DM1 EQU CYREG_PRT12_DM1
RxUART__DM2 EQU CYREG_PRT12_DM2
RxUART__DR EQU CYREG_PRT12_DR
RxUART__INP_DIS EQU CYREG_PRT12_INP_DIS
RxUART__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RxUART__MASK EQU 0x40
RxUART__PORT EQU 12
RxUART__PRT EQU CYREG_PRT12_PRT
RxUART__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RxUART__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RxUART__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RxUART__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RxUART__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RxUART__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RxUART__PS EQU CYREG_PRT12_PS
RxUART__SHIFT EQU 6
RxUART__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RxUART__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RxUART__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RxUART__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RxUART__SLW EQU CYREG_PRT12_SLW

/* SPICAN */
SPICAN_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPICAN_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SPICAN_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SPICAN_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SPICAN_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SPICAN_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SPICAN_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SPICAN_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SPICAN_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SPICAN_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPICAN_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
SPICAN_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SPICAN_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
SPICAN_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SPICAN_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPICAN_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPICAN_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
SPICAN_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPICAN_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPICAN_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
SPICAN_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPICAN_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPICAN_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPICAN_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
SPICAN_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
SPICAN_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
SPICAN_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPICAN_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPICAN_BSPIM_RxStsReg__4__MASK EQU 0x10
SPICAN_BSPIM_RxStsReg__4__POS EQU 4
SPICAN_BSPIM_RxStsReg__5__MASK EQU 0x20
SPICAN_BSPIM_RxStsReg__5__POS EQU 5
SPICAN_BSPIM_RxStsReg__6__MASK EQU 0x40
SPICAN_BSPIM_RxStsReg__6__POS EQU 6
SPICAN_BSPIM_RxStsReg__MASK EQU 0x70
SPICAN_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPICAN_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPICAN_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
SPICAN_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
SPICAN_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
SPICAN_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
SPICAN_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
SPICAN_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPICAN_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
SPICAN_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
SPICAN_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
SPICAN_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB08_A0
SPICAN_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB08_A1
SPICAN_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
SPICAN_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB08_D0
SPICAN_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB08_D1
SPICAN_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPICAN_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
SPICAN_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB08_F0
SPICAN_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB08_F1
SPICAN_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPICAN_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPICAN_BSPIM_TxStsReg__0__MASK EQU 0x01
SPICAN_BSPIM_TxStsReg__0__POS EQU 0
SPICAN_BSPIM_TxStsReg__1__MASK EQU 0x02
SPICAN_BSPIM_TxStsReg__1__POS EQU 1
SPICAN_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPICAN_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPICAN_BSPIM_TxStsReg__2__MASK EQU 0x04
SPICAN_BSPIM_TxStsReg__2__POS EQU 2
SPICAN_BSPIM_TxStsReg__3__MASK EQU 0x08
SPICAN_BSPIM_TxStsReg__3__POS EQU 3
SPICAN_BSPIM_TxStsReg__4__MASK EQU 0x10
SPICAN_BSPIM_TxStsReg__4__POS EQU 4
SPICAN_BSPIM_TxStsReg__MASK EQU 0x1F
SPICAN_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPICAN_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPICAN_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* TX_CAN */
TX_CAN__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
TX_CAN__0__MASK EQU 0x01
TX_CAN__0__PC EQU CYREG_PRT2_PC0
TX_CAN__0__PORT EQU 2
TX_CAN__0__SHIFT EQU 0
TX_CAN__AG EQU CYREG_PRT2_AG
TX_CAN__AMUX EQU CYREG_PRT2_AMUX
TX_CAN__BIE EQU CYREG_PRT2_BIE
TX_CAN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TX_CAN__BYP EQU CYREG_PRT2_BYP
TX_CAN__CTL EQU CYREG_PRT2_CTL
TX_CAN__DM0 EQU CYREG_PRT2_DM0
TX_CAN__DM1 EQU CYREG_PRT2_DM1
TX_CAN__DM2 EQU CYREG_PRT2_DM2
TX_CAN__DR EQU CYREG_PRT2_DR
TX_CAN__INP_DIS EQU CYREG_PRT2_INP_DIS
TX_CAN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TX_CAN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TX_CAN__LCD_EN EQU CYREG_PRT2_LCD_EN
TX_CAN__MASK EQU 0x01
TX_CAN__PORT EQU 2
TX_CAN__PRT EQU CYREG_PRT2_PRT
TX_CAN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TX_CAN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TX_CAN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TX_CAN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TX_CAN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TX_CAN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TX_CAN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TX_CAN__PS EQU CYREG_PRT2_PS
TX_CAN__SHIFT EQU 0
TX_CAN__SLW EQU CYREG_PRT2_SLW

/* TxUART */
TxUART__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
TxUART__0__MASK EQU 0x80
TxUART__0__PC EQU CYREG_PRT12_PC7
TxUART__0__PORT EQU 12
TxUART__0__SHIFT EQU 7
TxUART__AG EQU CYREG_PRT12_AG
TxUART__BIE EQU CYREG_PRT12_BIE
TxUART__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TxUART__BYP EQU CYREG_PRT12_BYP
TxUART__DM0 EQU CYREG_PRT12_DM0
TxUART__DM1 EQU CYREG_PRT12_DM1
TxUART__DM2 EQU CYREG_PRT12_DM2
TxUART__DR EQU CYREG_PRT12_DR
TxUART__INP_DIS EQU CYREG_PRT12_INP_DIS
TxUART__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TxUART__MASK EQU 0x80
TxUART__PORT EQU 12
TxUART__PRT EQU CYREG_PRT12_PRT
TxUART__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TxUART__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TxUART__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TxUART__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TxUART__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TxUART__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TxUART__PS EQU CYREG_PRT12_PS
TxUART__SHIFT EQU 7
TxUART__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TxUART__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TxUART__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TxUART__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TxUART__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Timer_En */
Timer_En__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Timer_En__0__MASK EQU 0x08
Timer_En__0__PC EQU CYREG_PRT12_PC3
Timer_En__0__PORT EQU 12
Timer_En__0__SHIFT EQU 3
Timer_En__AG EQU CYREG_PRT12_AG
Timer_En__BIE EQU CYREG_PRT12_BIE
Timer_En__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Timer_En__BYP EQU CYREG_PRT12_BYP
Timer_En__DM0 EQU CYREG_PRT12_DM0
Timer_En__DM1 EQU CYREG_PRT12_DM1
Timer_En__DM2 EQU CYREG_PRT12_DM2
Timer_En__DR EQU CYREG_PRT12_DR
Timer_En__INP_DIS EQU CYREG_PRT12_INP_DIS
Timer_En__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Timer_En__MASK EQU 0x08
Timer_En__PORT EQU 12
Timer_En__PRT EQU CYREG_PRT12_PRT
Timer_En__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Timer_En__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Timer_En__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Timer_En__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Timer_En__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Timer_En__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Timer_En__PS EQU CYREG_PRT12_PS
Timer_En__SHIFT EQU 3
Timer_En__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Timer_En__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Timer_En__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Timer_En__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Timer_En__SLW EQU CYREG_PRT12_SLW

/* UART_DBG */
UART_DBG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_DBG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_DBG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_DBG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_DBG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_DBG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_DBG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_DBG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_DBG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_DBG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_DBG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_DBG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_DBG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_DBG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_DBG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_DBG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_DBG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_DBG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_DBG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_DBG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_DBG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_DBG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_DBG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_DBG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_DBG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_DBG_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_DBG_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_DBG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_DBG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_DBG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_DBG_BUART_sRX_RxSts__3__POS EQU 3
UART_DBG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_DBG_BUART_sRX_RxSts__4__POS EQU 4
UART_DBG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_DBG_BUART_sRX_RxSts__5__POS EQU 5
UART_DBG_BUART_sRX_RxSts__MASK EQU 0x38
UART_DBG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_DBG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_DBG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB10_A0
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB10_A1
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB10_D0
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB10_D1
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB10_F0
UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB10_F1
UART_DBG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_DBG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_DBG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_DBG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_DBG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_DBG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_DBG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_DBG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_DBG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_DBG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_DBG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_DBG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_DBG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_DBG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_DBG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_DBG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_DBG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_DBG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_DBG_BUART_sTX_TxSts__0__POS EQU 0
UART_DBG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_DBG_BUART_sTX_TxSts__1__POS EQU 1
UART_DBG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_DBG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_DBG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_DBG_BUART_sTX_TxSts__2__POS EQU 2
UART_DBG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_DBG_BUART_sTX_TxSts__3__POS EQU 3
UART_DBG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_DBG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_DBG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_DBG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_DBG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_DBG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_DBG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_DBG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_DBG_IntClock__INDEX EQU 0x01
UART_DBG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_DBG_IntClock__PM_ACT_MSK EQU 0x02
UART_DBG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_DBG_IntClock__PM_STBY_MSK EQU 0x02

/* isr_RxUart */
isr_RxUart__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_RxUart__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_RxUart__INTC_MASK EQU 0x01
isr_RxUart__INTC_NUMBER EQU 0
isr_RxUart__INTC_PRIOR_NUM EQU 7
isr_RxUart__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_RxUart__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_RxUart__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Vehicle_CAN */
Vehicle_CAN_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
Vehicle_CAN_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
Vehicle_CAN_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
Vehicle_CAN_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
Vehicle_CAN_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
Vehicle_CAN_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
Vehicle_CAN_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Vehicle_CAN_CanIP__PM_ACT_MSK EQU 0x01
Vehicle_CAN_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Vehicle_CAN_CanIP__PM_STBY_MSK EQU 0x01
Vehicle_CAN_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
Vehicle_CAN_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
Vehicle_CAN_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
Vehicle_CAN_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
Vehicle_CAN_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
Vehicle_CAN_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
Vehicle_CAN_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
Vehicle_CAN_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
Vehicle_CAN_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
Vehicle_CAN_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
Vehicle_CAN_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
Vehicle_CAN_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
Vehicle_CAN_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
Vehicle_CAN_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
Vehicle_CAN_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
Vehicle_CAN_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
Vehicle_CAN_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
Vehicle_CAN_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
Vehicle_CAN_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
Vehicle_CAN_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
Vehicle_CAN_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
Vehicle_CAN_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
Vehicle_CAN_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
Vehicle_CAN_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
Vehicle_CAN_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
Vehicle_CAN_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
Vehicle_CAN_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
Vehicle_CAN_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
Vehicle_CAN_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
Vehicle_CAN_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
Vehicle_CAN_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
Vehicle_CAN_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
Vehicle_CAN_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
Vehicle_CAN_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
Vehicle_CAN_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
Vehicle_CAN_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
Vehicle_CAN_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
Vehicle_CAN_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
Vehicle_CAN_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
Vehicle_CAN_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
Vehicle_CAN_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
Vehicle_CAN_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
Vehicle_CAN_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
Vehicle_CAN_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
Vehicle_CAN_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
Vehicle_CAN_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
Vehicle_CAN_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
Vehicle_CAN_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
Vehicle_CAN_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
Vehicle_CAN_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
Vehicle_CAN_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
Vehicle_CAN_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
Vehicle_CAN_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
Vehicle_CAN_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
Vehicle_CAN_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
Vehicle_CAN_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
Vehicle_CAN_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
Vehicle_CAN_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
Vehicle_CAN_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
Vehicle_CAN_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
Vehicle_CAN_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
Vehicle_CAN_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
Vehicle_CAN_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
Vehicle_CAN_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
Vehicle_CAN_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
Vehicle_CAN_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
Vehicle_CAN_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
Vehicle_CAN_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
Vehicle_CAN_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
Vehicle_CAN_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
Vehicle_CAN_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
Vehicle_CAN_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
Vehicle_CAN_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
Vehicle_CAN_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
Vehicle_CAN_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
Vehicle_CAN_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
Vehicle_CAN_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
Vehicle_CAN_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
Vehicle_CAN_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
Vehicle_CAN_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
Vehicle_CAN_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
Vehicle_CAN_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
Vehicle_CAN_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
Vehicle_CAN_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
Vehicle_CAN_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
Vehicle_CAN_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
Vehicle_CAN_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
Vehicle_CAN_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
Vehicle_CAN_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
Vehicle_CAN_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
Vehicle_CAN_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
Vehicle_CAN_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
Vehicle_CAN_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
Vehicle_CAN_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
Vehicle_CAN_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
Vehicle_CAN_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
Vehicle_CAN_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
Vehicle_CAN_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
Vehicle_CAN_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
Vehicle_CAN_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
Vehicle_CAN_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
Vehicle_CAN_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
Vehicle_CAN_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
Vehicle_CAN_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
Vehicle_CAN_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
Vehicle_CAN_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
Vehicle_CAN_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
Vehicle_CAN_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
Vehicle_CAN_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
Vehicle_CAN_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
Vehicle_CAN_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
Vehicle_CAN_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
Vehicle_CAN_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
Vehicle_CAN_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
Vehicle_CAN_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
Vehicle_CAN_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
Vehicle_CAN_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
Vehicle_CAN_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
Vehicle_CAN_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
Vehicle_CAN_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
Vehicle_CAN_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
Vehicle_CAN_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
Vehicle_CAN_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
Vehicle_CAN_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
Vehicle_CAN_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
Vehicle_CAN_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
Vehicle_CAN_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
Vehicle_CAN_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
Vehicle_CAN_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
Vehicle_CAN_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
Vehicle_CAN_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
Vehicle_CAN_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
Vehicle_CAN_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
Vehicle_CAN_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
Vehicle_CAN_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
Vehicle_CAN_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
Vehicle_CAN_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
Vehicle_CAN_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
Vehicle_CAN_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
Vehicle_CAN_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
Vehicle_CAN_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
Vehicle_CAN_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
Vehicle_CAN_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
Vehicle_CAN_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
Vehicle_CAN_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
Vehicle_CAN_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
Vehicle_CAN_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
Vehicle_CAN_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
Vehicle_CAN_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
Vehicle_CAN_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
Vehicle_CAN_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
Vehicle_CAN_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
Vehicle_CAN_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
Vehicle_CAN_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
Vehicle_CAN_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
Vehicle_CAN_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
Vehicle_CAN_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
Vehicle_CAN_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
Vehicle_CAN_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
Vehicle_CAN_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID
Vehicle_CAN_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Vehicle_CAN_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Vehicle_CAN_isr__INTC_MASK EQU 0x10000
Vehicle_CAN_isr__INTC_NUMBER EQU 16
Vehicle_CAN_isr__INTC_PRIOR_NUM EQU 7
Vehicle_CAN_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
Vehicle_CAN_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Vehicle_CAN_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* doTHM_FanEn */
doTHM_FanEn__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
doTHM_FanEn__0__MASK EQU 0x10
doTHM_FanEn__0__PC EQU CYREG_PRT1_PC4
doTHM_FanEn__0__PORT EQU 1
doTHM_FanEn__0__SHIFT EQU 4
doTHM_FanEn__AG EQU CYREG_PRT1_AG
doTHM_FanEn__AMUX EQU CYREG_PRT1_AMUX
doTHM_FanEn__BIE EQU CYREG_PRT1_BIE
doTHM_FanEn__BIT_MASK EQU CYREG_PRT1_BIT_MASK
doTHM_FanEn__BYP EQU CYREG_PRT1_BYP
doTHM_FanEn__CTL EQU CYREG_PRT1_CTL
doTHM_FanEn__DM0 EQU CYREG_PRT1_DM0
doTHM_FanEn__DM1 EQU CYREG_PRT1_DM1
doTHM_FanEn__DM2 EQU CYREG_PRT1_DM2
doTHM_FanEn__DR EQU CYREG_PRT1_DR
doTHM_FanEn__INP_DIS EQU CYREG_PRT1_INP_DIS
doTHM_FanEn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
doTHM_FanEn__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
doTHM_FanEn__LCD_EN EQU CYREG_PRT1_LCD_EN
doTHM_FanEn__MASK EQU 0x10
doTHM_FanEn__PORT EQU 1
doTHM_FanEn__PRT EQU CYREG_PRT1_PRT
doTHM_FanEn__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
doTHM_FanEn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
doTHM_FanEn__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
doTHM_FanEn__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
doTHM_FanEn__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
doTHM_FanEn__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
doTHM_FanEn__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
doTHM_FanEn__PS EQU CYREG_PRT1_PS
doTHM_FanEn__SHIFT EQU 4
doTHM_FanEn__SLW EQU CYREG_PRT1_SLW

/* Global_Timer */
Global_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Global_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Global_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Global_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Global_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Global_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Global_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Global_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Global_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Global_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
Global_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Global_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Global_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Global_Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Global_Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Global_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Global_Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Global_Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Global_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Global_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Global_Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Global_Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Global_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Global_Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Global_Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Global_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Global_Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Global_Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Global_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Global_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Global_Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Global_Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Global_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Global_Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
Global_Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
Global_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Global_Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
Global_Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
Global_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Global_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Global_Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
Global_Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB06_F1
Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Global_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Global_Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB07_A0
Global_Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB07_A1
Global_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Global_Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB07_D0
Global_Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB07_D1
Global_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Global_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Global_Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB07_F0
Global_Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB07_F1

/* doTHM_PumpEn */
doTHM_PumpEn__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
doTHM_PumpEn__0__MASK EQU 0x80
doTHM_PumpEn__0__PC EQU CYREG_PRT0_PC7
doTHM_PumpEn__0__PORT EQU 0
doTHM_PumpEn__0__SHIFT EQU 7
doTHM_PumpEn__AG EQU CYREG_PRT0_AG
doTHM_PumpEn__AMUX EQU CYREG_PRT0_AMUX
doTHM_PumpEn__BIE EQU CYREG_PRT0_BIE
doTHM_PumpEn__BIT_MASK EQU CYREG_PRT0_BIT_MASK
doTHM_PumpEn__BYP EQU CYREG_PRT0_BYP
doTHM_PumpEn__CTL EQU CYREG_PRT0_CTL
doTHM_PumpEn__DM0 EQU CYREG_PRT0_DM0
doTHM_PumpEn__DM1 EQU CYREG_PRT0_DM1
doTHM_PumpEn__DM2 EQU CYREG_PRT0_DM2
doTHM_PumpEn__DR EQU CYREG_PRT0_DR
doTHM_PumpEn__INP_DIS EQU CYREG_PRT0_INP_DIS
doTHM_PumpEn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
doTHM_PumpEn__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
doTHM_PumpEn__LCD_EN EQU CYREG_PRT0_LCD_EN
doTHM_PumpEn__MASK EQU 0x80
doTHM_PumpEn__PORT EQU 0
doTHM_PumpEn__PRT EQU CYREG_PRT0_PRT
doTHM_PumpEn__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
doTHM_PumpEn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
doTHM_PumpEn__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
doTHM_PumpEn__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
doTHM_PumpEn__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
doTHM_PumpEn__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
doTHM_PumpEn__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
doTHM_PumpEn__PS EQU CYREG_PRT0_PS
doTHM_PumpEn__SHIFT EQU 7
doTHM_PumpEn__SLW EQU CYREG_PRT0_SLW

/* aiECU_PyroRear */
aiECU_PyroRear__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
aiECU_PyroRear__0__MASK EQU 0x20
aiECU_PyroRear__0__PC EQU CYREG_PRT1_PC5
aiECU_PyroRear__0__PORT EQU 1
aiECU_PyroRear__0__SHIFT EQU 5
aiECU_PyroRear__AG EQU CYREG_PRT1_AG
aiECU_PyroRear__AMUX EQU CYREG_PRT1_AMUX
aiECU_PyroRear__BIE EQU CYREG_PRT1_BIE
aiECU_PyroRear__BIT_MASK EQU CYREG_PRT1_BIT_MASK
aiECU_PyroRear__BYP EQU CYREG_PRT1_BYP
aiECU_PyroRear__CTL EQU CYREG_PRT1_CTL
aiECU_PyroRear__DM0 EQU CYREG_PRT1_DM0
aiECU_PyroRear__DM1 EQU CYREG_PRT1_DM1
aiECU_PyroRear__DM2 EQU CYREG_PRT1_DM2
aiECU_PyroRear__DR EQU CYREG_PRT1_DR
aiECU_PyroRear__INP_DIS EQU CYREG_PRT1_INP_DIS
aiECU_PyroRear__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
aiECU_PyroRear__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
aiECU_PyroRear__LCD_EN EQU CYREG_PRT1_LCD_EN
aiECU_PyroRear__MASK EQU 0x20
aiECU_PyroRear__PORT EQU 1
aiECU_PyroRear__PRT EQU CYREG_PRT1_PRT
aiECU_PyroRear__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
aiECU_PyroRear__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
aiECU_PyroRear__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
aiECU_PyroRear__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
aiECU_PyroRear__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
aiECU_PyroRear__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
aiECU_PyroRear__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
aiECU_PyroRear__PS EQU CYREG_PRT1_PS
aiECU_PyroRear__SHIFT EQU 5
aiECU_PyroRear__SLW EQU CYREG_PRT1_SLW

/* aiECU_PyroFront */
aiECU_PyroFront__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
aiECU_PyroFront__0__MASK EQU 0x20
aiECU_PyroFront__0__PC EQU CYREG_IO_PC_PRT15_PC5
aiECU_PyroFront__0__PORT EQU 15
aiECU_PyroFront__0__SHIFT EQU 5
aiECU_PyroFront__AG EQU CYREG_PRT15_AG
aiECU_PyroFront__AMUX EQU CYREG_PRT15_AMUX
aiECU_PyroFront__BIE EQU CYREG_PRT15_BIE
aiECU_PyroFront__BIT_MASK EQU CYREG_PRT15_BIT_MASK
aiECU_PyroFront__BYP EQU CYREG_PRT15_BYP
aiECU_PyroFront__CTL EQU CYREG_PRT15_CTL
aiECU_PyroFront__DM0 EQU CYREG_PRT15_DM0
aiECU_PyroFront__DM1 EQU CYREG_PRT15_DM1
aiECU_PyroFront__DM2 EQU CYREG_PRT15_DM2
aiECU_PyroFront__DR EQU CYREG_PRT15_DR
aiECU_PyroFront__INP_DIS EQU CYREG_PRT15_INP_DIS
aiECU_PyroFront__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
aiECU_PyroFront__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
aiECU_PyroFront__LCD_EN EQU CYREG_PRT15_LCD_EN
aiECU_PyroFront__MASK EQU 0x20
aiECU_PyroFront__PORT EQU 15
aiECU_PyroFront__PRT EQU CYREG_PRT15_PRT
aiECU_PyroFront__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
aiECU_PyroFront__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
aiECU_PyroFront__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
aiECU_PyroFront__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
aiECU_PyroFront__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
aiECU_PyroFront__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
aiECU_PyroFront__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
aiECU_PyroFront__PS EQU CYREG_PRT15_PS
aiECU_PyroFront__SHIFT EQU 5
aiECU_PyroFront__SLW EQU CYREG_PRT15_SLW

/* aiBMS_PackVoltage */
aiBMS_PackVoltage__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
aiBMS_PackVoltage__0__MASK EQU 0x40
aiBMS_PackVoltage__0__PC EQU CYREG_PRT0_PC6
aiBMS_PackVoltage__0__PORT EQU 0
aiBMS_PackVoltage__0__SHIFT EQU 6
aiBMS_PackVoltage__AG EQU CYREG_PRT0_AG
aiBMS_PackVoltage__AMUX EQU CYREG_PRT0_AMUX
aiBMS_PackVoltage__BIE EQU CYREG_PRT0_BIE
aiBMS_PackVoltage__BIT_MASK EQU CYREG_PRT0_BIT_MASK
aiBMS_PackVoltage__BYP EQU CYREG_PRT0_BYP
aiBMS_PackVoltage__CTL EQU CYREG_PRT0_CTL
aiBMS_PackVoltage__DM0 EQU CYREG_PRT0_DM0
aiBMS_PackVoltage__DM1 EQU CYREG_PRT0_DM1
aiBMS_PackVoltage__DM2 EQU CYREG_PRT0_DM2
aiBMS_PackVoltage__DR EQU CYREG_PRT0_DR
aiBMS_PackVoltage__INP_DIS EQU CYREG_PRT0_INP_DIS
aiBMS_PackVoltage__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
aiBMS_PackVoltage__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
aiBMS_PackVoltage__LCD_EN EQU CYREG_PRT0_LCD_EN
aiBMS_PackVoltage__MASK EQU 0x40
aiBMS_PackVoltage__PORT EQU 0
aiBMS_PackVoltage__PRT EQU CYREG_PRT0_PRT
aiBMS_PackVoltage__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
aiBMS_PackVoltage__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
aiBMS_PackVoltage__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
aiBMS_PackVoltage__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
aiBMS_PackVoltage__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
aiBMS_PackVoltage__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
aiBMS_PackVoltage__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
aiBMS_PackVoltage__PS EQU CYREG_PRT0_PS
aiBMS_PackVoltage__SHIFT EQU 6
aiBMS_PackVoltage__SLW EQU CYREG_PRT0_SLW

/* aiBMS_VoltageSense */
aiBMS_VoltageSense__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
aiBMS_VoltageSense__0__MASK EQU 0x40
aiBMS_VoltageSense__0__PC EQU CYREG_PRT2_PC6
aiBMS_VoltageSense__0__PORT EQU 2
aiBMS_VoltageSense__0__SHIFT EQU 6
aiBMS_VoltageSense__AG EQU CYREG_PRT2_AG
aiBMS_VoltageSense__AMUX EQU CYREG_PRT2_AMUX
aiBMS_VoltageSense__BIE EQU CYREG_PRT2_BIE
aiBMS_VoltageSense__BIT_MASK EQU CYREG_PRT2_BIT_MASK
aiBMS_VoltageSense__BYP EQU CYREG_PRT2_BYP
aiBMS_VoltageSense__CTL EQU CYREG_PRT2_CTL
aiBMS_VoltageSense__DM0 EQU CYREG_PRT2_DM0
aiBMS_VoltageSense__DM1 EQU CYREG_PRT2_DM1
aiBMS_VoltageSense__DM2 EQU CYREG_PRT2_DM2
aiBMS_VoltageSense__DR EQU CYREG_PRT2_DR
aiBMS_VoltageSense__INP_DIS EQU CYREG_PRT2_INP_DIS
aiBMS_VoltageSense__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
aiBMS_VoltageSense__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
aiBMS_VoltageSense__LCD_EN EQU CYREG_PRT2_LCD_EN
aiBMS_VoltageSense__MASK EQU 0x40
aiBMS_VoltageSense__PORT EQU 2
aiBMS_VoltageSense__PRT EQU CYREG_PRT2_PRT
aiBMS_VoltageSense__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
aiBMS_VoltageSense__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
aiBMS_VoltageSense__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
aiBMS_VoltageSense__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
aiBMS_VoltageSense__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
aiBMS_VoltageSense__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
aiBMS_VoltageSense__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
aiBMS_VoltageSense__PS EQU CYREG_PRT2_PS
aiBMS_VoltageSense__SHIFT EQU 6
aiBMS_VoltageSense__SLW EQU CYREG_PRT2_SLW

/* aiTHM_CoolantInlet */
aiTHM_CoolantInlet__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
aiTHM_CoolantInlet__0__MASK EQU 0x01
aiTHM_CoolantInlet__0__PC EQU CYREG_IO_PC_PRT15_PC0
aiTHM_CoolantInlet__0__PORT EQU 15
aiTHM_CoolantInlet__0__SHIFT EQU 0
aiTHM_CoolantInlet__AG EQU CYREG_PRT15_AG
aiTHM_CoolantInlet__AMUX EQU CYREG_PRT15_AMUX
aiTHM_CoolantInlet__BIE EQU CYREG_PRT15_BIE
aiTHM_CoolantInlet__BIT_MASK EQU CYREG_PRT15_BIT_MASK
aiTHM_CoolantInlet__BYP EQU CYREG_PRT15_BYP
aiTHM_CoolantInlet__CTL EQU CYREG_PRT15_CTL
aiTHM_CoolantInlet__DM0 EQU CYREG_PRT15_DM0
aiTHM_CoolantInlet__DM1 EQU CYREG_PRT15_DM1
aiTHM_CoolantInlet__DM2 EQU CYREG_PRT15_DM2
aiTHM_CoolantInlet__DR EQU CYREG_PRT15_DR
aiTHM_CoolantInlet__INP_DIS EQU CYREG_PRT15_INP_DIS
aiTHM_CoolantInlet__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
aiTHM_CoolantInlet__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
aiTHM_CoolantInlet__LCD_EN EQU CYREG_PRT15_LCD_EN
aiTHM_CoolantInlet__MASK EQU 0x01
aiTHM_CoolantInlet__PORT EQU 15
aiTHM_CoolantInlet__PRT EQU CYREG_PRT15_PRT
aiTHM_CoolantInlet__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
aiTHM_CoolantInlet__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
aiTHM_CoolantInlet__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
aiTHM_CoolantInlet__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
aiTHM_CoolantInlet__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
aiTHM_CoolantInlet__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
aiTHM_CoolantInlet__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
aiTHM_CoolantInlet__PS EQU CYREG_PRT15_PS
aiTHM_CoolantInlet__SHIFT EQU 0
aiTHM_CoolantInlet__SLW EQU CYREG_PRT15_SLW

/* diBMS_RelayNegFdbk */
diBMS_RelayNegFdbk__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
diBMS_RelayNegFdbk__0__MASK EQU 0x08
diBMS_RelayNegFdbk__0__PC EQU CYREG_PRT0_PC3
diBMS_RelayNegFdbk__0__PORT EQU 0
diBMS_RelayNegFdbk__0__SHIFT EQU 3
diBMS_RelayNegFdbk__AG EQU CYREG_PRT0_AG
diBMS_RelayNegFdbk__AMUX EQU CYREG_PRT0_AMUX
diBMS_RelayNegFdbk__BIE EQU CYREG_PRT0_BIE
diBMS_RelayNegFdbk__BIT_MASK EQU CYREG_PRT0_BIT_MASK
diBMS_RelayNegFdbk__BYP EQU CYREG_PRT0_BYP
diBMS_RelayNegFdbk__CTL EQU CYREG_PRT0_CTL
diBMS_RelayNegFdbk__DM0 EQU CYREG_PRT0_DM0
diBMS_RelayNegFdbk__DM1 EQU CYREG_PRT0_DM1
diBMS_RelayNegFdbk__DM2 EQU CYREG_PRT0_DM2
diBMS_RelayNegFdbk__DR EQU CYREG_PRT0_DR
diBMS_RelayNegFdbk__INP_DIS EQU CYREG_PRT0_INP_DIS
diBMS_RelayNegFdbk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
diBMS_RelayNegFdbk__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
diBMS_RelayNegFdbk__LCD_EN EQU CYREG_PRT0_LCD_EN
diBMS_RelayNegFdbk__MASK EQU 0x08
diBMS_RelayNegFdbk__PORT EQU 0
diBMS_RelayNegFdbk__PRT EQU CYREG_PRT0_PRT
diBMS_RelayNegFdbk__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
diBMS_RelayNegFdbk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
diBMS_RelayNegFdbk__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
diBMS_RelayNegFdbk__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
diBMS_RelayNegFdbk__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
diBMS_RelayNegFdbk__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
diBMS_RelayNegFdbk__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
diBMS_RelayNegFdbk__PS EQU CYREG_PRT0_PS
diBMS_RelayNegFdbk__SHIFT EQU 3
diBMS_RelayNegFdbk__SLW EQU CYREG_PRT0_SLW

/* diBMS_RelayPosFdbk */
diBMS_RelayPosFdbk__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
diBMS_RelayPosFdbk__0__MASK EQU 0x10
diBMS_RelayPosFdbk__0__PC EQU CYREG_PRT0_PC4
diBMS_RelayPosFdbk__0__PORT EQU 0
diBMS_RelayPosFdbk__0__SHIFT EQU 4
diBMS_RelayPosFdbk__AG EQU CYREG_PRT0_AG
diBMS_RelayPosFdbk__AMUX EQU CYREG_PRT0_AMUX
diBMS_RelayPosFdbk__BIE EQU CYREG_PRT0_BIE
diBMS_RelayPosFdbk__BIT_MASK EQU CYREG_PRT0_BIT_MASK
diBMS_RelayPosFdbk__BYP EQU CYREG_PRT0_BYP
diBMS_RelayPosFdbk__CTL EQU CYREG_PRT0_CTL
diBMS_RelayPosFdbk__DM0 EQU CYREG_PRT0_DM0
diBMS_RelayPosFdbk__DM1 EQU CYREG_PRT0_DM1
diBMS_RelayPosFdbk__DM2 EQU CYREG_PRT0_DM2
diBMS_RelayPosFdbk__DR EQU CYREG_PRT0_DR
diBMS_RelayPosFdbk__INP_DIS EQU CYREG_PRT0_INP_DIS
diBMS_RelayPosFdbk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
diBMS_RelayPosFdbk__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
diBMS_RelayPosFdbk__LCD_EN EQU CYREG_PRT0_LCD_EN
diBMS_RelayPosFdbk__MASK EQU 0x10
diBMS_RelayPosFdbk__PORT EQU 0
diBMS_RelayPosFdbk__PRT EQU CYREG_PRT0_PRT
diBMS_RelayPosFdbk__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
diBMS_RelayPosFdbk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
diBMS_RelayPosFdbk__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
diBMS_RelayPosFdbk__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
diBMS_RelayPosFdbk__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
diBMS_RelayPosFdbk__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
diBMS_RelayPosFdbk__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
diBMS_RelayPosFdbk__PS EQU CYREG_PRT0_PS
diBMS_RelayPosFdbk__SHIFT EQU 4
diBMS_RelayPosFdbk__SLW EQU CYREG_PRT0_SLW

/* aiBMS_OutputVoltage */
aiBMS_OutputVoltage__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
aiBMS_OutputVoltage__0__MASK EQU 0x80
aiBMS_OutputVoltage__0__PC EQU CYREG_PRT2_PC7
aiBMS_OutputVoltage__0__PORT EQU 2
aiBMS_OutputVoltage__0__SHIFT EQU 7
aiBMS_OutputVoltage__AG EQU CYREG_PRT2_AG
aiBMS_OutputVoltage__AMUX EQU CYREG_PRT2_AMUX
aiBMS_OutputVoltage__BIE EQU CYREG_PRT2_BIE
aiBMS_OutputVoltage__BIT_MASK EQU CYREG_PRT2_BIT_MASK
aiBMS_OutputVoltage__BYP EQU CYREG_PRT2_BYP
aiBMS_OutputVoltage__CTL EQU CYREG_PRT2_CTL
aiBMS_OutputVoltage__DM0 EQU CYREG_PRT2_DM0
aiBMS_OutputVoltage__DM1 EQU CYREG_PRT2_DM1
aiBMS_OutputVoltage__DM2 EQU CYREG_PRT2_DM2
aiBMS_OutputVoltage__DR EQU CYREG_PRT2_DR
aiBMS_OutputVoltage__INP_DIS EQU CYREG_PRT2_INP_DIS
aiBMS_OutputVoltage__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
aiBMS_OutputVoltage__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
aiBMS_OutputVoltage__LCD_EN EQU CYREG_PRT2_LCD_EN
aiBMS_OutputVoltage__MASK EQU 0x80
aiBMS_OutputVoltage__PORT EQU 2
aiBMS_OutputVoltage__PRT EQU CYREG_PRT2_PRT
aiBMS_OutputVoltage__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
aiBMS_OutputVoltage__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
aiBMS_OutputVoltage__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
aiBMS_OutputVoltage__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
aiBMS_OutputVoltage__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
aiBMS_OutputVoltage__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
aiBMS_OutputVoltage__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
aiBMS_OutputVoltage__PS EQU CYREG_PRT2_PS
aiBMS_OutputVoltage__SHIFT EQU 7
aiBMS_OutputVoltage__SLW EQU CYREG_PRT2_SLW

/* aiTHM_CoolantOutlet */
aiTHM_CoolantOutlet__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
aiTHM_CoolantOutlet__0__MASK EQU 0x04
aiTHM_CoolantOutlet__0__PC EQU CYREG_PRT1_PC2
aiTHM_CoolantOutlet__0__PORT EQU 1
aiTHM_CoolantOutlet__0__SHIFT EQU 2
aiTHM_CoolantOutlet__AG EQU CYREG_PRT1_AG
aiTHM_CoolantOutlet__AMUX EQU CYREG_PRT1_AMUX
aiTHM_CoolantOutlet__BIE EQU CYREG_PRT1_BIE
aiTHM_CoolantOutlet__BIT_MASK EQU CYREG_PRT1_BIT_MASK
aiTHM_CoolantOutlet__BYP EQU CYREG_PRT1_BYP
aiTHM_CoolantOutlet__CTL EQU CYREG_PRT1_CTL
aiTHM_CoolantOutlet__DM0 EQU CYREG_PRT1_DM0
aiTHM_CoolantOutlet__DM1 EQU CYREG_PRT1_DM1
aiTHM_CoolantOutlet__DM2 EQU CYREG_PRT1_DM2
aiTHM_CoolantOutlet__DR EQU CYREG_PRT1_DR
aiTHM_CoolantOutlet__INP_DIS EQU CYREG_PRT1_INP_DIS
aiTHM_CoolantOutlet__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
aiTHM_CoolantOutlet__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
aiTHM_CoolantOutlet__LCD_EN EQU CYREG_PRT1_LCD_EN
aiTHM_CoolantOutlet__MASK EQU 0x04
aiTHM_CoolantOutlet__PORT EQU 1
aiTHM_CoolantOutlet__PRT EQU CYREG_PRT1_PRT
aiTHM_CoolantOutlet__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
aiTHM_CoolantOutlet__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
aiTHM_CoolantOutlet__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
aiTHM_CoolantOutlet__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
aiTHM_CoolantOutlet__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
aiTHM_CoolantOutlet__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
aiTHM_CoolantOutlet__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
aiTHM_CoolantOutlet__PS EQU CYREG_PRT1_PS
aiTHM_CoolantOutlet__SHIFT EQU 2
aiTHM_CoolantOutlet__SLW EQU CYREG_PRT1_SLW

/* doBMS_RelayNegDrive */
doBMS_RelayNegDrive__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
doBMS_RelayNegDrive__0__MASK EQU 0x80
doBMS_RelayNegDrive__0__PC EQU CYREG_PRT1_PC7
doBMS_RelayNegDrive__0__PORT EQU 1
doBMS_RelayNegDrive__0__SHIFT EQU 7
doBMS_RelayNegDrive__AG EQU CYREG_PRT1_AG
doBMS_RelayNegDrive__AMUX EQU CYREG_PRT1_AMUX
doBMS_RelayNegDrive__BIE EQU CYREG_PRT1_BIE
doBMS_RelayNegDrive__BIT_MASK EQU CYREG_PRT1_BIT_MASK
doBMS_RelayNegDrive__BYP EQU CYREG_PRT1_BYP
doBMS_RelayNegDrive__CTL EQU CYREG_PRT1_CTL
doBMS_RelayNegDrive__DM0 EQU CYREG_PRT1_DM0
doBMS_RelayNegDrive__DM1 EQU CYREG_PRT1_DM1
doBMS_RelayNegDrive__DM2 EQU CYREG_PRT1_DM2
doBMS_RelayNegDrive__DR EQU CYREG_PRT1_DR
doBMS_RelayNegDrive__INP_DIS EQU CYREG_PRT1_INP_DIS
doBMS_RelayNegDrive__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
doBMS_RelayNegDrive__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
doBMS_RelayNegDrive__LCD_EN EQU CYREG_PRT1_LCD_EN
doBMS_RelayNegDrive__MASK EQU 0x80
doBMS_RelayNegDrive__PORT EQU 1
doBMS_RelayNegDrive__PRT EQU CYREG_PRT1_PRT
doBMS_RelayNegDrive__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
doBMS_RelayNegDrive__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
doBMS_RelayNegDrive__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
doBMS_RelayNegDrive__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
doBMS_RelayNegDrive__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
doBMS_RelayNegDrive__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
doBMS_RelayNegDrive__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
doBMS_RelayNegDrive__PS EQU CYREG_PRT1_PS
doBMS_RelayNegDrive__SHIFT EQU 7
doBMS_RelayNegDrive__SLW EQU CYREG_PRT1_SLW

/* doBMS_RelayPosDrive */
doBMS_RelayPosDrive__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
doBMS_RelayPosDrive__0__MASK EQU 0x40
doBMS_RelayPosDrive__0__PC EQU CYREG_PRT1_PC6
doBMS_RelayPosDrive__0__PORT EQU 1
doBMS_RelayPosDrive__0__SHIFT EQU 6
doBMS_RelayPosDrive__AG EQU CYREG_PRT1_AG
doBMS_RelayPosDrive__AMUX EQU CYREG_PRT1_AMUX
doBMS_RelayPosDrive__BIE EQU CYREG_PRT1_BIE
doBMS_RelayPosDrive__BIT_MASK EQU CYREG_PRT1_BIT_MASK
doBMS_RelayPosDrive__BYP EQU CYREG_PRT1_BYP
doBMS_RelayPosDrive__CTL EQU CYREG_PRT1_CTL
doBMS_RelayPosDrive__DM0 EQU CYREG_PRT1_DM0
doBMS_RelayPosDrive__DM1 EQU CYREG_PRT1_DM1
doBMS_RelayPosDrive__DM2 EQU CYREG_PRT1_DM2
doBMS_RelayPosDrive__DR EQU CYREG_PRT1_DR
doBMS_RelayPosDrive__INP_DIS EQU CYREG_PRT1_INP_DIS
doBMS_RelayPosDrive__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
doBMS_RelayPosDrive__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
doBMS_RelayPosDrive__LCD_EN EQU CYREG_PRT1_LCD_EN
doBMS_RelayPosDrive__MASK EQU 0x40
doBMS_RelayPosDrive__PORT EQU 1
doBMS_RelayPosDrive__PRT EQU CYREG_PRT1_PRT
doBMS_RelayPosDrive__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
doBMS_RelayPosDrive__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
doBMS_RelayPosDrive__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
doBMS_RelayPosDrive__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
doBMS_RelayPosDrive__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
doBMS_RelayPosDrive__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
doBMS_RelayPosDrive__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
doBMS_RelayPosDrive__PS EQU CYREG_PRT1_PS
doBMS_RelayPosDrive__SHIFT EQU 6
doBMS_RelayPosDrive__SLW EQU CYREG_PRT1_SLW

/* doBMS_RelayPreCharge */
doBMS_RelayPreCharge__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
doBMS_RelayPreCharge__0__MASK EQU 0x02
doBMS_RelayPreCharge__0__PC EQU CYREG_PRT0_PC1
doBMS_RelayPreCharge__0__PORT EQU 0
doBMS_RelayPreCharge__0__SHIFT EQU 1
doBMS_RelayPreCharge__AG EQU CYREG_PRT0_AG
doBMS_RelayPreCharge__AMUX EQU CYREG_PRT0_AMUX
doBMS_RelayPreCharge__BIE EQU CYREG_PRT0_BIE
doBMS_RelayPreCharge__BIT_MASK EQU CYREG_PRT0_BIT_MASK
doBMS_RelayPreCharge__BYP EQU CYREG_PRT0_BYP
doBMS_RelayPreCharge__CTL EQU CYREG_PRT0_CTL
doBMS_RelayPreCharge__DM0 EQU CYREG_PRT0_DM0
doBMS_RelayPreCharge__DM1 EQU CYREG_PRT0_DM1
doBMS_RelayPreCharge__DM2 EQU CYREG_PRT0_DM2
doBMS_RelayPreCharge__DR EQU CYREG_PRT0_DR
doBMS_RelayPreCharge__INP_DIS EQU CYREG_PRT0_INP_DIS
doBMS_RelayPreCharge__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
doBMS_RelayPreCharge__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
doBMS_RelayPreCharge__LCD_EN EQU CYREG_PRT0_LCD_EN
doBMS_RelayPreCharge__MASK EQU 0x02
doBMS_RelayPreCharge__PORT EQU 0
doBMS_RelayPreCharge__PRT EQU CYREG_PRT0_PRT
doBMS_RelayPreCharge__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
doBMS_RelayPreCharge__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
doBMS_RelayPreCharge__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
doBMS_RelayPreCharge__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
doBMS_RelayPreCharge__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
doBMS_RelayPreCharge__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
doBMS_RelayPreCharge__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
doBMS_RelayPreCharge__PS EQU CYREG_PRT0_PS
doBMS_RelayPreCharge__SHIFT EQU 1
doBMS_RelayPreCharge__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
