INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.srcs/sources_1/new/Sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/IIR_Filter_Vivado/IIR_Filter.srcs/sources_1/new/simple_IIR_Filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_IIR_Filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
