Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,1105
design__instance__area,13481
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0011825530091300607
power__switching__total,0.0009078129660338163
power__leakage__total,0.0000010543503776716534
power__total,0.0020914203487336636
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26161532014558575
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26161532014558575
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10725726166369812
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.699206712319778
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107257
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2777771702390499
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2777771702390499
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5997977284614229
timing__setup__ws__corner:nom_slow_1p08V_125C,13.225475311470303
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.599798
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.330757
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2677700081901155
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2677700081901155
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29030623171532016
timing__setup__ws__corner:nom_typ_1p20V_25C,14.149344318916457
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.290306
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26161532014558575
clock__skew__worst_setup,0.26161532014558575
timing__hold__ws,0.10725726166369812
timing__setup__ws,13.225475311470303
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107257
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.330757
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1105
design__instance__area__stdcell,13481
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.465802
design__instance__utilization__stdcell,0.465802
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,18.144
design__instance__count__class:inverter,34
design__instance__area__class:inverter,190.512
design__instance__count__class:sequential_cell,46
design__instance__area__class:sequential_cell,2170.02
design__instance__count__class:multi_input_combinational_cell,899
design__instance__area__class:multi_input_combinational_cell,9540.12
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,113
design__instance__area__class:timing_repair_buffer,1469.66
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,20383.6
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,51
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1168
route__net__special,2
route__drc_errors__iter:0,485
route__wirelength__iter:0,22148
route__drc_errors__iter:1,234
route__wirelength__iter:1,22052
route__drc_errors__iter:2,268
route__wirelength__iter:2,21995
route__drc_errors__iter:3,19
route__wirelength__iter:3,21927
route__drc_errors__iter:4,4
route__wirelength__iter:4,21918
route__drc_errors__iter:5,0
route__wirelength__iter:5,21918
route__drc_errors,0
route__wirelength,21918
route__vias,6542
route__vias__singlecut,6542
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,323.025
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,30
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,30
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,30
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000100472
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000984829
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000202755
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000984829
design_powergrid__voltage__worst,0.0000984829
design_powergrid__voltage__worst__net:VPWR,1.1999
design_powergrid__drop__worst,0.000100472
design_powergrid__drop__worst__net:VPWR,0.000100472
design_powergrid__voltage__worst__net:VGND,0.0000984829
design_powergrid__drop__worst__net:VGND,0.0000984829
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000243000000000000011238406039115744761147652752697467803955078125
ir__drop__worst,0.000100000000000000004792173602385929598312941379845142364501953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
