# ALU-VLSI-I-Project
This repository contains the screenshots of the Project. The screenshots of the layouts from Cadence are in the repective folders.
The DRS and LVS checkings are also added for each layout.

![](Output-screenshots/4-bit-Binary-Adder(with-1bit-carry).png)

## ALU
![](18.%20FINAL%20ALU/1.png)
![](18.%20FINAL%20ALU/18.png)
![](18.%20FINAL%20ALU/19.png)

## Internal components
#### 1. Two Input XOR Gate
![](1.%20Two%20Input%20XOR%20Gate/2.png)
#### 2. Half Adder
![](2.%20Half%20Adder/3.png)
#### 3. Full Adder
![](3.%20Full%20Adder/4.png)
#### 4. Four Bit Adder
![](4.%20Four%20BIt%20Adder/6.png)
#### 5. 1s Complement circuit
![](5.%201s%20Complement%20circuit/7.png)
#### 6. 2s Complement circuit
![](6.%202s%20Complement%20circuit/8.png)
#### 7. Increment A
![](7.%20Increment%20A/9.png)
#### 8. Subtractor
![](8.%20Subtractor/10.png)
![](8.%20Subtractor/11.png)
#### 9. Decrement
![](9.%20Decrement/12.png)
#### 10. 3 input AND
![](10.%203%20input%20AND/13.png)
#### 11. 3 to 8 Decoder
![](11.%203%20to%208%20Decoder/14.png)
#### 12. 6 Bit AND
![](12.%206%20Bit%20AND/15.png)
#### 13. 4 Bit NOR
![](13.%204%20Bit%20NOR/16.png)
#### 14. 7 Bit OR
![](14.%207%20Bit%20OR/17.png)
