[submodule "hw/super6502_fpga/src/sub/rtl-common"]
	path = hw/super6502_fpga/src/sub/rtl-common
	url = ../rtl-common.git
[submodule "sw/toolchain/cc65"]
	path = sw/toolchain/cc65
	url = ../cc65.git
[submodule "hw/super6502_fpga/src/sim/sub/verilog-6502"]
	path = hw/super6502_fpga/src/sim/sub/verilog-6502
	url = ../verilog-6502.git
[submodule "hw/super6502_fpga/src/sim/sub/verilog-sd-emulator"]
	path = hw/super6502_fpga/src/sim/sub/verilog-sd-emulator
	url = ../verilog-sd-emulator.git
[submodule "hw/super6502_fpga/src/sub/wb2axip"]
	path = hw/super6502_fpga/src/sub/wb2axip
	url = ../wb2axip.git
[submodule "hw/super6502_fpga/src/sub/sdspi"]
	path = hw/super6502_fpga/src/sub/sdspi
	url = git@git.byronlathi.com:bslathi19/sdspi.git
