
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max 5.82

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count_cycle[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: count_cycle[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
     1    1.08    0.01    0.06    0.06 ^ count_cycle[0]$_SDFF_PN0_/QN (DFF_X1)
                                         _00070_ (net)
                  0.01    0.00    0.06 ^ _15471_/A2 (AND2_X1)
     1    1.38    0.01    0.03    0.09 ^ _15471_/ZN (AND2_X1)
                                         _00072_ (net)
                  0.01    0.00    0.09 ^ count_cycle[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: resetn (input port clocked by clk)
Endpoint: mem_la_read (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1   11.18    0.00    0.00    2.00 ^ resetn (in)
                                         resetn (net)
                  0.00    0.00    2.00 ^ _09526_/A (BUF_X8)
     7   32.66    0.01    0.02    2.03 ^ _09526_/Z (BUF_X8)
                                         _02702_ (net)
                  0.01    0.00    2.03 ^ _09584_/A (BUF_X8)
    10   31.63    0.01    0.03    2.05 ^ _09584_/Z (BUF_X8)
                                         _02759_ (net)
                  0.01    0.00    2.05 ^ _09616_/A (BUF_X8)
    10   35.47    0.01    0.03    2.08 ^ _09616_/Z (BUF_X8)
                                         _02789_ (net)
                  0.01    0.00    2.08 ^ _09617_/A (BUF_X4)
    10   23.74    0.02    0.03    2.12 ^ _09617_/Z (BUF_X4)
                                         _02790_ (net)
                  0.02    0.00    2.12 ^ _09621_/A2 (AND3_X2)
     1    4.02    0.01    0.04    2.16 ^ _09621_/ZN (AND3_X2)
                                         net64 (net)
                  0.01    0.00    2.16 ^ output64/A (BUF_X1)
     1    1.18    0.01    0.02    2.18 ^ output64/Z (BUF_X1)
                                         mem_la_read (net)
                  0.01    0.00    2.18 ^ mem_la_read (out)
                                  2.18   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: resetn (input port clocked by clk)
Endpoint: mem_la_read (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1   11.18    0.00    0.00    2.00 ^ resetn (in)
                                         resetn (net)
                  0.00    0.00    2.00 ^ _09526_/A (BUF_X8)
     7   32.66    0.01    0.02    2.03 ^ _09526_/Z (BUF_X8)
                                         _02702_ (net)
                  0.01    0.00    2.03 ^ _09584_/A (BUF_X8)
    10   31.63    0.01    0.03    2.05 ^ _09584_/Z (BUF_X8)
                                         _02759_ (net)
                  0.01    0.00    2.05 ^ _09616_/A (BUF_X8)
    10   35.47    0.01    0.03    2.08 ^ _09616_/Z (BUF_X8)
                                         _02789_ (net)
                  0.01    0.00    2.08 ^ _09617_/A (BUF_X4)
    10   23.74    0.02    0.03    2.12 ^ _09617_/Z (BUF_X4)
                                         _02790_ (net)
                  0.02    0.00    2.12 ^ _09621_/A2 (AND3_X2)
     1    4.02    0.01    0.04    2.16 ^ _09621_/ZN (AND3_X2)
                                         net64 (net)
                  0.01    0.00    2.16 ^ output64/A (BUF_X1)
     1    1.18    0.01    0.02    2.18 ^ output64/Z (BUF_X1)
                                         mem_la_read (net)
                  0.01    0.00    2.18 ^ mem_la_read (out)
                                  2.18   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.08793091028928757

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4429

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
3.5595052242279053

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3100

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: latched_stalu$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: reg_next_pc[30]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ latched_stalu$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ latched_stalu$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.12 ^ _09507_/Z (BUF_X4)
   0.03    0.16 ^ _09508_/Z (BUF_X8)
   0.08    0.24 v _09751_/Z (MUX2_X2)
   0.06    0.30 v _09752_/Z (MUX2_X1)
   0.03    0.33 v _09753_/Z (BUF_X4)
   0.05    0.38 v _17149_/S (HA_X1)
   0.03    0.41 v _16237_/Z (BUF_X2)
   0.05    0.47 ^ _16260_/ZN (AOI21_X2)
   0.03    0.50 v _16278_/ZN (OAI211_X2)
   0.07    0.57 ^ _16279_/ZN (AOI211_X2)
   0.04    0.60 v _16280_/ZN (OAI211_X2)
   0.09    0.69 ^ _16322_/ZN (AOI221_X2)
   0.04    0.73 v _16373_/ZN (OAI21_X1)
   0.08    0.81 ^ _16447_/ZN (AOI221_X1)
   0.02    0.84 v _16449_/ZN (OAI21_X1)
   0.06    0.90 v _16450_/Z (XOR2_X1)
   0.03    0.93 ^ _16451_/ZN (NOR2_X1)
   0.02    0.95 v _16452_/ZN (OAI21_X1)
   0.00    0.95 v reg_next_pc[30]$_SDFFE_PN0P_/D (DFF_X1)
           0.95   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ reg_next_pc[30]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -0.95   data arrival time
---------------------------------------------------------
           9.01   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count_cycle[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: count_cycle[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
   0.06    0.06 ^ count_cycle[0]$_SDFF_PN0_/QN (DFF_X1)
   0.03    0.09 ^ _15471_/ZN (AND2_X1)
   0.00    0.09 ^ count_cycle[0]$_SDFF_PN0_/D (DFF_X1)
           0.09   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.1828

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
5.8172

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
266.501741

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.25e-03   1.39e-04   1.22e-04   1.51e-03  40.6%
Combinational          8.77e-04   9.77e-04   3.56e-04   2.21e-03  59.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.13e-03   1.12e-03   4.78e-04   3.72e-03 100.0%
                          57.2%      30.0%      12.8%
