V 000052 55 3361 1711853933152 altera_mf_components
(_unit VHDL(altera_mf_components 0 23)
	(_version vef)
	(_time 1711853933153 2024.03.30 19:58:53)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf_components.vhd\))
	(_parameters dbg tan)
	(_code c2c7c597939492d4c7cdc9c7d39bc5c496c4c4c794c4c1)
	(_coverage d)
	(_object
		(_type(_int altera_mf_logic_2D 0 24(_array -1((_uto i 0 i 2147483647)(_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 155(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~15 0 330(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~15198 0 411(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 816(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~15524 0 1001(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~15758 0 1525(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 1531(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15760 0 1532(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~15 0 1749(_array -1((_dto i 0 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 1751(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~15 0 1757(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~15 0 1758(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15808 0 1780(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15 0 1786(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 1787(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 1790(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~15813 0 1805(_array -1((_dto i 0 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15815 0 1807(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~15817 0 1813(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~15819 0 1814(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15844 0 1854(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15846 0 1860(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~15848 0 1861(_array -1((_dto i 11 i 0)))))
		(_cnst(_int SLD_IR_BITS -2 0 1876(_ent((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{SLD_IR_BITS-1~downto~0}~15 0 1937(_array -1((_dto i 9 i 0)))))
		(_cnst(_int PFL_QUAD_IO_FLASH_IR_BITS -2 0 1992(_ent((i 8)))))
		(_cnst(_int PFL_CFI_FLASH_IR_BITS -2 0 1993(_ent((i 5)))))
		(_cnst(_int PFL_NAND_FLASH_IR_BITS -2 0 1994(_ent((i 4)))))
		(_cnst(_int N_FLASH_BITS -2 0 1995(_ent((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15891 0 2075(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~15895 0 2079(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15901 0 2095(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000049 55 681           1711853933966 BEHAVIOR
(_unit VHDL(lcell 0 28(behavior 0 33))
	(_version vef)
	(_time 1711853933967 2024.03.30 19:58:53)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code fefba4aea8a9afe8adaabda4fcf8fdf8fbf8adf8ad)
	(_coverage d)
	(_ent
		(_time 1711853933964)
	)
	(_object
		(_port(_int a_in -1 0 30(_ent(_in))))
		(_port(_int a_out -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((a_out)(a_in)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 1 -1)
)
V 000056 55 1795 1711853933974 altera_common_conversion
(_unit VHDL(altera_common_conversion 0 44(altera_common_conversion 0 56))
	(_version vef)
	(_time 1711853933991 2024.03.30 19:58:53)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 0e0b5e0808585e180b080d0c1f5709080d0858085a085a)
	(_coverage d)
	(_ent
		(_time 1711853933974)
	)
	(_object
		(_type(_int ~STRING{8~downto~1}~16 0 62(_array -4((_dto i 8 i 1)))))
		(_type(_int ~STRING{10~downto~1}~16 0 96(_array -4((_dto i 10 i 1)))))
		(_subprogram
			(_int INT_TO_STR_RAM 0 0 58(_ent(_func -1 -2)))
			(_int INT_TO_STR_ARITH 1 0 92(_ent(_func -1 -2)))
			(_int HEX_STR_TO_INT 2 0 132(_ent(_func -2 -1)))
			(_int BIN_STR_TO_INT 3 0 172(_ent(_func -2 -1)))
			(_int OCT_STR_TO_INT 4 0 192(_ent(_func -2 -1)))
			(_int INT_STR_TO_INT 5 0 218(_ent(_func -2 -1)))
			(_int ALPHA_TOLOWER 6 0 266(_ent(_func -1 -1)))
			(_int SHRINK_LINE 7 0 307(_ent(_proc)))
			(_ext READ(1 14))
		)
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard))(std(TEXTIO))(ieee(std_logic_1164)))
	(_static
		(538976288 538976288)
		(1701604425 543973735 1651340654 2191973)
		(808464432 808464432 12336)
		(8225)
		(1701604425 543973735 544761192 1918986339 1702126433 8306)
		(1701604425 543973735 544106850 1918986339 1702126433 8306)
		(1701604425 543973735 1635017583 1768121700 543973741 1918986339 1702126433 8306)
		(544088169 1769108595 1881171822 1835102817 1919251557 8225)
		(1701604425 543973735 1918986307 1702126433 8306)
		(1931505257 1852404340 1634738279 1701667186 561145204 32)
	)
	(_model . ALTERA_COMMON_CONVERSION 8 -1)
)
V 000056 55 768 1711853934002 altera_mf_hint_evaluation
(_unit VHDL(altera_mf_hint_evaluation 0 332(altera_mf_hint_evaluation 0 338))
	(_version vef)
	(_time 1711853934007 2024.03.30 19:58:53)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 1d184d1a1a4b4d0b1c480f474d184b1b491b1b184b)
	(_coverage d)
	(_ent
		(_time 1711853934002)
	)
	(_object
		(_subprogram
			(_int get_parameter_value 0 0 342(_ent(_func)))
		)
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(())
	)
	(_model . ALTERA_MF_HINT_EVALUATION 1 -1)
)
V 000055 55 31955 1711853934015 altera_device_families
(_unit VHDL(altera_device_families 0 419(altera_device_families 0 500))
	(_version vef)
	(_time 1711853934136 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 9a9fca9598ccca8c9f9ec9c88bc39d9c9e9c9f9d9c9c93)
	(_coverage d)
	(_ent
		(_time 1711853934015)
	)
	(_object
		(_subprogram
			(_int IS_FAMILY_ARRIA10 0 0 503(_ent(_func -1 -2)))
			(_int IS_FAMILY_ARRIAGX 1 0 513(_ent(_func -1 -2)))
			(_int IS_FAMILY_ARRIAIIGX 2 0 523(_ent(_func -1 -2)))
			(_int IS_FAMILY_ARRIAIIGZ 3 0 533(_ent(_func -1 -2)))
			(_int IS_FAMILY_ARRIAVGZ 4 0 543(_ent(_func -1 -2)))
			(_int IS_FAMILY_ARRIAV 5 0 553(_ent(_func -1 -2)))
			(_int IS_FAMILY_CYCLONE10LP 6 0 563(_ent(_func -1 -2)))
			(_int IS_FAMILY_CYCLONEII 7 0 573(_ent(_func -1 -2)))
			(_int IS_FAMILY_CYCLONEIIILS 8 0 583(_ent(_func -1 -2)))
			(_int IS_FAMILY_CYCLONEIII 9 0 593(_ent(_func -1 -2)))
			(_int IS_FAMILY_CYCLONEIVE 10 0 603(_ent(_func -1 -2)))
			(_int IS_FAMILY_CYCLONEIVGX 11 0 613(_ent(_func -1 -2)))
			(_int IS_FAMILY_CYCLONEV 12 0 623(_ent(_func -1 -2)))
			(_int IS_FAMILY_CYCLONE 13 0 633(_ent(_func -1 -2)))
			(_int IS_FAMILY_HARDCOPYII 14 0 643(_ent(_func -1 -2)))
			(_int IS_FAMILY_HARDCOPYIII 15 0 653(_ent(_func -1 -2)))
			(_int IS_FAMILY_HARDCOPYIV 16 0 663(_ent(_func -1 -2)))
			(_int IS_FAMILY_MAX10 17 0 673(_ent(_func -1 -2)))
			(_int IS_FAMILY_MAXII 18 0 683(_ent(_func -1 -2)))
			(_int IS_FAMILY_MAXV 19 0 693(_ent(_func -1 -2)))
			(_int IS_FAMILY_STRATIX10 20 0 703(_ent(_func -1 -2)))
			(_int IS_FAMILY_STRATIXGX 21 0 713(_ent(_func -1 -2)))
			(_int IS_FAMILY_STRATIXIIGX 22 0 723(_ent(_func -1 -2)))
			(_int IS_FAMILY_STRATIXII 23 0 733(_ent(_func -1 -2)))
			(_int IS_FAMILY_STRATIXIII 24 0 743(_ent(_func -1 -2)))
			(_int IS_FAMILY_STRATIXIV 25 0 753(_ent(_func -1 -2)))
			(_int IS_FAMILY_STRATIXV 26 0 763(_ent(_func -1 -2)))
			(_int IS_FAMILY_STRATIX 27 0 773(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_STRATIXGX 28 0 783(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_CYCLONE 29 0 794(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_STRATIXIIGX 30 0 805(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_STRATIXIII 31 0 816(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_ARRIAVGZ 32 0 827(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_STRATIXV 33 0 838(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_ARRIA10 34 0 849(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_CYCLONE10LP 35 0 860(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_STRATIXII 36 0 871(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_CYCLONEIVGX 37 0 882(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_CYCLONEIVE 38 0 893(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_CYCLONEIII 39 0 904(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_STRATIX_HC 40 0 915(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HARDCOPYII 41 0 926(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_STRATIX 42 0 937(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_MAXII 43 0 948(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_MAXV 44 0 959(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_CYCLONEII 45 0 970(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_STRATIXIV 46 0 981(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_ARRIAIIGZ 47 0 992(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_ARRIAIIGX 48 0 1003(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HARDCOPYIII 49 0 1014(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HARDCOPYIV 50 0 1025(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_CYCLONEV 51 0 1036(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_ARRIAV 52 0 1047(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_MAX10 53 0 1058(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_STRATIX10 54 0 1069(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_BASE_STRATIXII 55 0 1080(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_BASE_STRATIX 56 0 1091(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_BASE_CYCLONEII 57 0 1102(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_BASE_CYCLONE 58 0 1113(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_BASE_CYCLONEIII 59 0 1124(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_BASE_STRATIXIII 60 0 1135(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_STRATIX_NONGX 61 0 1146(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW 62 0 1157(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_IS_ALTMULT_ADD_EOL 63 0 1168(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HAS_STRATIXV_STYLE_RAM 64 0 1179(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HAS_MEGARAM 65 0 1190(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HAS_M512 66 0 1201(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HAS_LUTRAM 67 0 1212(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HAS_STRATIXI_STYLE_RAM 68 0 1223(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM 69 0 1234(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM 70 0 1245(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL 71 0 1256(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL 72 0 1267(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_USES_STRATIXIII_PLL 73 0 1278(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HAS_FLEXIBLE_LVDS 74 0 1289(_ent(_func -1 -2)))
			(_int FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO 75 0 1300(_ent(_func -1 -2)))
			(_int IS_VALID_FAMILY 76 0 1311(_ent(_func -1 -2)))
		)
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1769108033 808525921)
		(1230131777 808525889)
		(1769108065 808525921)
		(1769108033 3158369)
		(1230131777 3158337)
		(1769108065 3158369)
		(1769108033 1230381153)
		(1230131777 1230381121)
		(1769108065 1769349217)
		(1769108033 4806241)
		(1230131777 4806209)
		(1769108065 6911585)
		(1751607630 1967530100 31090)
		(1212631374 1430659156 22866)
		(1751607662 1969627252 31090)
		(1751607662 1920296564 121)
		(1212631374 1381320276 89)
		(1769108033 808525921 1481058336 794317615 2708551)
		(1230131777 808525889 1481058336 794317615 2708551)
		(1769108065 808525921 2020026400 796422959 2716775)
		(1769108033 674247009 1395611719 1413951320 41)
		(1230131777 674246977 1395611719 1413951320 41)
		(1769108065 674247009 1932490855 1952919416 41)
		(1769108033 808525921 1481058336 41)
		(1230131777 808525889 1481058336 41)
		(1769108065 808525921 2020026400 41)
		(1769108033 674247009 2709575)
		(1230131777 674246977 2709575)
		(1769108065 674247009 2717799)
		(1769108033 808525921 1481844768 41)
		(1230131777 808525889 1481844768 41)
		(1769108065 808525921 2020812832 41)
		(1769108033 674247009 2709587)
		(1230131777 674246977 2709587)
		(1769108065 674247009 2717811)
		(1769108033 808525921 1413949472 41)
		(1230131777 808525889 1413949472 41)
		(1769108065 808525921 1952917536 41)
		(1769108033 674247009 2708551)
		(1230131777 674246977 2708551)
		(1769108065 674247009 2716775)
		(1769108033 1481056353)
		(1230131777 1481056321)
		(1769108065 2020024417)
		(1769108033 5785441)
		(1230131777 5785409)
		(1769108065 7890785)
		(1634890835 544762228 1193298249 1766596696 25972)
		(1095914579 542656852 1193298249 1229725784 17748)
		(1634890867 544762228 1730177385 1768693880 25972)
		(1634890835 1232628084 1280853833 6648937)
		(1095914579 1230522708 1280853833 4543561)
		(1634890867 1769498996 1819830121 6648937)
		(1769108033 1229529185 5785376)
		(1230131777 1229529153 5785376)
		(1769108065 1768497249 7890720)
		(1769108033 1195985249 88)
		(1230131777 1195985217 88)
		(1769108065 1734961505 120)
		(1769108033 1229529185 22599)
		(1230131777 1229529153 22599)
		(1769108065 1768497249 30823)
		(1769108033 541673825 22599)
		(1230131777 541673793 22599)
		(1769108065 543779169 30823)
		(1769108033 1229529185)
		(1230131777 1229529153)
		(1769108065 1768497249)
		(1769108033 4802913)
		(1230131777 4802881)
		(1769108065 6908257)
		(1769108033 1229529185 1481058336 2704687)
		(1230131777 1229529153 1481058336 2704687)
		(1769108065 1768497249 2020026400 2712879)
		(1769108033 675891553 1160730695 41)
		(1230131777 675891521 1160730695 41)
		(1769108065 677996897 1697609831 41)
		(1095911760 4278350)
		(1634888048 6383726)
		(1769108033 1229529185 5916448)
		(1230131777 1229529153 5916448)
		(1769108065 1768497249 8021792)
		(1769108033 541673825 23111)
		(1230131777 541673793 23111)
		(1769108065 543779169 31335)
		(1769108033 1229529185 23111)
		(1230131777 1229529153 23111)
		(1769108065 1768497249 31335)
		(1769108033 1195985249 90)
		(1230131777 1195985217 90)
		(1769108065 1734961505 122)
		(1769108033 542515297 23111)
		(1230131777 542515265 23111)
		(1769108065 544612449 31335)
		(1769108033 1514624609)
		(1230131777 1514624577)
		(1769108065 2053600865)
		(1769108033 5644385)
		(1230131777 5644353)
		(1769108065 7741537)
		(1769108033 542515297 794052392 2709575)
		(1230131777 542515265 794052392 2709575)
		(1769108065 544612449 796157736 2717799)
		(1769108033 1193825889 1481060180 41)
		(1230131777 1193825857 1481060180 41)
		(1769108065 1730704993 2020028276 41)
		(1769108033 22113)
		(1230131777 22081)
		(1769108065 30305)
		(1769108033 542515297 794052392 1395611719 1481846612 41)
		(1230131777 542515265 794052392 1395611719 1481846612 41)
		(1769108065 544612449 796157736 1932490855 2020814708 41)
		(1769108033 1193825889 1481060180 794055471 2709587)
		(1230131777 1193825857 1481060180 794055471 2709587)
		(1769108065 1730704993 2020028276 796160815 2717811)
		(1769108033 542515297 693389096)
		(1230131777 542515265 693389096)
		(1769108065 544612449 695494440)
		(1769108033 1193825889 10580)
		(1230131777 1193825857 10580)
		(1769108065 1730704993 10612)
		(1769108033 542515297 693651240)
		(1230131777 542515265 693651240)
		(1769108065 544612449 695756584)
		(1769108033 1193825889 10584)
		(1230131777 1193825857 10584)
		(1769108065 1730704993 10616)
		(1769108033 542515297 693392168)
		(1230131777 542515265 693392168)
		(1769108065 544612449 695497512)
		(1769108033 1395152481 10580)
		(1230131777 1395152449 10580)
		(1769108065 1932031585 10612)
		(1769108033 542515297 693654312)
		(1230131777 542515265 693654312)
		(1769108065 544612449 695759656)
		(1769108033 1395152481 10584)
		(1230131777 1395152449 10584)
		(1769108065 1932031585 10616)
		(1818458435 543518319 1277177905 80)
		(1279482179 541412943 1277177905 80)
		(1818458467 543518319 1814048817 112)
		(1818458467 828730991 7367728)
		(1279482179 826625615 5262384)
		(1818458435 828730991 7367728)
		(1278226755 80)
		(1815097699 112)
		(1818458435 828730991 5262384)
		(1818458435 543518319 18761)
		(1279482179 541412943 18761)
		(1818458467 543518319 26985)
		(1818458435 1768255087 105)
		(1279482179 1229278799 73)
		(1818458467 1768255087 105)
		(1701273933 1851878508)
		(1162297677 1312902220)
		(1701273965 1851878508)
		(1818458435 1231384175 73)
		(1818458435 543518319 541673801 21324)
		(1279482179 541412943 541673801 21324)
		(1818458467 543518319 543779177 29548)
		(1818458435 1231384175 1397508425)
		(1279482179 1229278799 1397508425)
		(1818458467 1768255087 1936484713)
		(1818458435 543518319 541673801 5460044)
		(1279482179 541412943 541673801 5460044)
		(1818458467 543518319 543779177 7565420)
		(1818458435 543518319 5460044)
		(1279482179 541412943 5460044)
		(1818458467 543518319 7565420)
		(1818458435 1281715823 21328)
		(1279482179 1279610447 21328)
		(1818458467 1818586735 29552)
		(1886544212 28271)
		(1347567956 20047)
		(1886544244 28271)
		(1818458435 543518319 1162430793)
		(1279482179 541412943 1162430793)
		(1818458467 543518319 1701407081)
		(1818458435 543518319 4802889)
		(1279482179 541412943 4802889)
		(1818458467 543518319 6908265)
		(1818458435 1231384175 18761)
		(1279482179 1229278799 18761)
		(1818458467 1768255087 26985)
		(1920098626 1685414753 97)
		(1381122370 1146438465 65)
		(1920098658 1685414753 97)
		(1633973571)
		(1094997315)
		(1633973603)
		(1229539651)
		(1768515939)
		(1818458435 543518319 1159747145)
		(1279482179 541412943 1159747145)
		(1818458467 543518319 1696626281)
		(1818458435 1231384175 4530262)
		(1279482179 1229278799 4530262)
		(1818458467 1768255087 6627446)
		(1818458435 543518319 4544073)
		(1279482179 541412943 4544073)
		(1818458467 543518319 6649449)
		(1818458435 1231384175 17750)
		(1279482179 1229278799 17750)
		(1818458467 1768255087 25974)
		(1818458435 543518319 1193301577 88)
		(1279482179 541412943 1193301577 88)
		(1818458467 543518319 1730180713 120)
		(1818458435 543518319 1481070153)
		(1279482179 541412943 1481070153)
		(1818458467 543518319 2020046441)
		(1818458435 1231384175 1481056342)
		(1279482179 1229278799 1481056342)
		(1818458467 1768255087 2020024438)
		(1818458435 1231384175 5785430)
		(1279482179 1229278799 5785430)
		(1818458467 1768255087 7890806)
		(1818458435 543518319 22089)
		(1279482179 541412943 22089)
		(1818458467 543518319 30313)
		(1818458435 1231384175 86)
		(1279482179 1229278799 86)
		(1818458467 1768255087 118)
		(1818458435 543518319 673207881 2709575)
		(1279482179 541412943 673207881 2709575)
		(1818458467 543518319 673216105 2717799)
		(1818458435 1231384175 1481058390 41)
		(1279482179 1229278799 1481058390 41)
		(1818458467 1768255087 2020026486 41)
		(1818458435 543518319 541673801 22599)
		(1279482179 541412943 541673801 22599)
		(1818458467 543518319 543779177 30823)
		(1818458435 1231384175 1193298249 88)
		(1279482179 1229278799 1193298249 88)
		(1818458467 1768255087 1730177385 120)
		(1818458435 543518319 1195985225 88)
		(1279482179 541412943 1195985225 88)
		(1818458467 543518319 1734961513 120)
		(1818458435 1231384175 1481066825)
		(1279482179 1229278799 1481066825)
		(1818458467 1768255087 2020043113)
		(1818458435 543518319 541673801 19527)
		(1279482179 541412943 541673801 19527)
		(1818458467 543518319 543779177 27751)
		(1818458435 1231384175 1193298249 76)
		(1279482179 1229278799 1193298249 76)
		(1818458467 1768255087 1730177385 108)
		(1818458435 543518319 1195985225 76)
		(1279482179 541412943 1195985225 76)
		(1818458467 543518319 1734961513 108)
		(1818458435 1231384175 1279740233)
		(1279482179 1229278799 1279740233)
		(1818458467 1768255087 1818716521)
		(1852404819 2036429415)
		(1313428563 1497453127)
		(1852404851 2036429415)
		(1818458435 543518319 86)
		(1279482179 541412943 86)
		(1818458467 543518319 118)
		(1818458435 1449487983)
		(1279482179 1447382607)
		(1818458467 1986358895)
		(1818458435 543518319 1193812054 1481060180 1395606831 10584)
		(1279482179 541412943 1193812054 1481060180 1395606831 10584)
		(1818458467 543518319 1730682998 2020028276 1932485935 10616)
		(1818458435 1449487983 794052392 1160730695 693654319)
		(1279482179 1447382607 794052392 1160730695 693654319)
		(1818458467 1986358895 796157736 1697609831 695759663)
		(1818458435 543518319 1160257622 794314543 1395610695 1163079512 693392175)
		(1279482179 541412943 1160257622 794314543 1395610695 1163079512 693392175)
		(1818458467 543518319 1697128566 796419887 1932489831 1702047608 695497519)
		(1818458435 1449487983 1194280232 1413951320 794317615 1395606867 10580)
		(1279482179 1447382607 1194280232 1413951320 794317615 1395606867 10580)
		(1818458467 1986358895 1731159336 1952919416 796422959 1932486003 10612)
		(1818458435 543518319 1160257622 41)
		(1279482179 541412943 1160257622 41)
		(1818458467 543518319 1697128566 41)
		(1818458435 1449487983 2704680)
		(1279482179 1447382607 2704680)
		(1818458467 1986358895 2712872)
		(1818458435 543518319 1193812054 10584)
		(1279482179 541412943 1193812054 10584)
		(1818458467 543518319 1730682998 10616)
		(1818458435 1449487983 693651240)
		(1279482179 1447382607 693651240)
		(1818458467 1986358895 695756584)
		(1818458435 543518319 1193812054 10580)
		(1279482179 541412943 1193812054 10580)
		(1818458467 543518319 1730682998 10612)
		(1818458435 1449487983 693389096)
		(1279482179 1447382607 693389096)
		(1818458467 1986358895 695494440)
		(1818458435 543518319 1395138646 10584)
		(1279482179 541412943 1395138646 10584)
		(1818458467 543518319 1932009590 10616)
		(1818458435 1449487983 693654312)
		(1279482179 1447382607 693654312)
		(1818458467 1986358895 695759656)
		(1818458435 543518319 1395138646 10565)
		(1279482179 541412943 1395138646 10565)
		(1818458467 543518319 1932009590 10597)
		(1818458435 1449487983 692409128)
		(1279482179 1447382607 692409128)
		(1818458467 1986358895 694514472)
		(1818458435 543518319 1395138646 10580)
		(1279482179 541412943 1395138646 10580)
		(1818458467 543518319 1932009590 10612)
		(1818458435 1449487983 693392168)
		(1279482179 1447382607 693392168)
		(1818458467 1986358895 695497512)
		(1818458435 6647407)
		(1279482179 4542031)
		(1818458467 6647407)
		(1480934209 19250)
		(2019910497 27442)
		(1480934209 4928032)
		(2019910497 7025184)
		(1852993364 7300193)
		(1314017108 5194817)
		(1852993396 7300193)
		(1685217608 2037411651 4802848)
		(1146241352 1498435395 4802848)
		(1685217640 2037411683 6908192)
		(1685217608 2037411651 18761)
		(1146241352 1498435395 18761)
		(1685217640 2037411683 26985)
		(1769174342 28271)
		(1230198086 20047)
		(1769174374 28271)
		(1685217608 2037411651 1229539616)
		(1146241352 1498435395 1229539616)
		(1685217640 2037411683 1768515872)
		(1685217608 2037411651 4802889)
		(1146241352 1498435395 4802889)
		(1685217640 2037411683 6908265)
		(5784392)
		(7889768)
		(1685217608 2037411651 5654816)
		(1146241352 1498435395 5654816)
		(1685217640 2037411683 7760160)
		(1685217608 2037411651 22089)
		(1146241352 1498435395 22089)
		(1685217640 2037411683 30313)
		(1685217608 2037411651 542525728 693651240)
		(1146241352 1498435395 542525728 693651240)
		(1685217640 2037411683 544631072 695756584)
		(1685217608 2037411651 542525728 2704680)
		(1146241352 1498435395 542525728 2704680)
		(1685217640 2037411683 544631072 2712872)
		(1685217608 2037411651 1193825865 10584)
		(1146241352 1498435395 1193825865 10584)
		(1685217640 2037411683 1730705001 10616)
		(1685217608 2037411651 1160271433 41)
		(1146241352 1498435395 1160271433 41)
		(1685217640 2037411683 1697150569 41)
		(1230521160 86)
		(1769497448 118)
		(1685217608 2037411651 542525728 794314536 10565)
		(1146241352 1498435395 542525728 794314536 10565)
		(1685217640 2037411683 544631072 796419880 10597)
		(1685217608 2037411651 542525728 1194280232 10584)
		(1146241352 1498435395 542525728 1194280232 10584)
		(1685217640 2037411683 544631072 1731159336 10616)
		(1685217608 2037411651 1193825865 692399960)
		(1146241352 1498435395 1193825865 692399960)
		(1685217640 2037411683 1730705001 694497144)
		(1685217608 2037411651 1160271433 693651247)
		(1146241352 1498435395 1160271433 693651247)
		(1685217640 2037411683 1697150569 695756591)
		(542654797 12337)
		(544760173 12337)
		(542654797 1176514609 4278096)
		(544760173 1713385521 6383472)
		(1886415194 1633838444 27491)
		(1347438938 1094862156 19267)
		(1886415226 1633838444 27491)
		(827867469 48)
		(829972845 48)
		(542654797 673198129 1143947588 1178873668 792937519 1395605843 1280520003 41)
		(544760173 673198129 1680826724 1717841764 795042863 1932484979 1819488099 41)
		(827867469 1094985776 793003055 1143948868 1095970627 792941359 2706515)
		(829972845 1633953840 795108399 1680828004 1634938723 795046703 2714739)
		(542654797 673198129 2703684)
		(544760173 673198129 2711908)
		(827867469 1094985776 41)
		(829972845 1633953840 41)
		(542654797 673198129 2704452)
		(544760173 673198129 2712676)
		(827867469 1145317424 41)
		(829972845 1684285488 41)
		(542654797 673198129 2704964)
		(544760173 673198129 2713188)
		(827867469 1178871856 41)
		(829972845 1717839920 41)
		(542654797 673198129 2704196)
		(544760173 673198129 2712420)
		(827867469 1128540208 41)
		(829972845 1667508272 41)
		(542654797 673198129 2703699)
		(544760173 673198129 2711923)
		(827867469 1095968816 41)
		(829972845 1634936880 41)
		(542654797 673198129 2704211)
		(544760173 673198129 2712435)
		(827867469 1129523248 41)
		(829972845 1668491312 41)
		(542654797 673198129 2706515)
		(544760173 673198129 2714739)
		(827867469 1280518192 41)
		(829972845 1819486256 41)
		(542654797 18761)
		(544760173 26985)
		(1230520653 73)
		(1769496941 105)
		(1853190996 6909281)
		(1314214740 4803905)
		(1853191028 6909281)
		(542654797 86)
		(544760173 118)
		(1448624461)
		(1987600749)
		(1701077322)
		(1162101066)
		(1701077354)
		(1634890835 544762228 12337)
		(1095914579 542656852 12337)
		(1634890867 544762228 12337)
		(1634890835 829974900 48)
		(1095914579 827869524 48)
		(1634890867 829974900 48)
		(1684300142 29285)
		(1145323854 21061)
		(1634890835 544762228 673198129 1395611719 10584)
		(1095914579 542656852 673198129 1395611719 10584)
		(1634890867 544762228 673198129 1932490855 10616)
		(1634890835 829974900 1481058352 693654319)
		(1095914579 827869524 1481058352 693654319)
		(1634890867 829974900 2020026416 695759663)
		(1634890835 544762228 673198129 2709575)
		(1095914579 542656852 673198129 2709575)
		(1634890867 544762228 673198129 2717799)
		(1634890835 829974900 1481058352 41)
		(1095914579 827869524 1481058352 41)
		(1634890867 829974900 2020026416 41)
		(1634890835 544762228 673198129 2709587)
		(1095914579 542656852 673198129 2709587)
		(1634890867 544762228 673198129 2717811)
		(1634890835 829974900 1481844784 41)
		(1095914579 827869524 1481844784 41)
		(1634890867 829974900 2020812848 41)
		(1634890835 544762228 22599)
		(1095914579 542656852 22599)
		(1634890867 544762228 30823)
		(1634890835 762866036 22599)
		(1095914579 760760660 22599)
		(1634890867 762866036 30823)
		(1634890835 1199073652 88)
		(1095914579 1196968276 88)
		(1634890867 1735944564 120)
		(1869772097 24946)
		(1330795841 16722)
		(1869772129 24946)
		(1634890835 544762228 1193298249 88)
		(1095914579 542656852 1193298249 88)
		(1634890867 544762228 1730177385 120)
		(1634890835 1232628084 5785417)
		(1095914579 1230522708 5785417)
		(1634890867 1769498996 7890793)
		(1634890835 544762228 18761)
		(1095914579 542656852 18761)
		(1634890867 544762228 26985)
		(1634890835 1232628084 73)
		(1095914579 1230522708 73)
		(1634890867 1769498996 105)
		(1936552513 1852797556 103)
		(1397576257 1313821268 71)
		(1936552545 1852797556 103)
		(1634890835 544762228 4802889)
		(1095914579 542656852 4802889)
		(1634890867 544762228 6908265)
		(1634890835 1232628084 18761)
		(1095914579 1230522708 18761)
		(1634890867 1769498996 26985)
		(1635019092 110)
		(1096042836 78)
		(1635019124 110)
		(1229539667)
		(1768515955)
		(1634890835 544762228 22089)
		(1095914579 542656852 22089)
		(1634890867 544762228 30313)
		(5785428)
		(7890804)
		(1634890835 1232628084 86)
		(1095914579 1230522708 86)
		(1634890867 1769498996 118)
		(1634890835 544762228 673207881 2708551)
		(1095914579 542656852 673207881 2708551)
		(1634890867 544762228 673216105 2716775)
		(1634890835 544762228 673207881 2709575)
		(1095914579 542656852 673207881 2709575)
		(1634890867 544762228 673216105 2717799)
		(1634890835 544762228 673207881 10565)
		(1095914579 542656852 673207881 10565)
		(1634890867 544762228 673216105 10597)
		(1634890835 1232628084 1413949526 41)
		(1095914579 1230522708 1413949526 41)
		(1634890867 1769498996 1952917622 41)
		(1634890835 1232628084 1481058390 41)
		(1095914579 1230522708 1481058390 41)
		(1634890867 1769498996 2020026486 41)
		(1634890835 1232628084 692398166)
		(1095914579 1230522708 692398166)
		(1634890867 1769498996 694495350)
		(1634890835 1232628084 1481066825)
		(1095914579 1230522708 1481066825)
		(1634890867 1769498996 2020043113)
		(1634890835 544762228 673207881 1194284103 692399960)
		(1095914579 542656852 673207881 1194284103 692399960)
		(1634890867 544762228 673216105 1731163239 694497144)
		(1634890835 544762228 673207881 1160729671 693651247)
		(1095914579 542656852 673207881 1160729671 693651247)
		(1634890867 544762228 673216105 1697608807 695756591)
		(1634890835 544762228 673207881 1413951301 693651247)
		(1095914579 542656852 673207881 1413951301 693651247)
		(1634890867 544762228 673216105 1952919397 695756591)
		(1634890835 544762228 673207881 1481060165 693389103)
		(1095914579 542656852 673207881 1481060165 693389103)
		(1634890867 544762228 673216105 2020028261 695494447)
		(1634890835 1232628084 1413949526 794314543 10565)
		(1095914579 1230522708 1413949526 794314543 10565)
		(1634890867 1769498996 1952917622 796419887 10597)
		(1634890835 1232628084 1413949526 1194280239 10584)
		(1095914579 1230522708 1413949526 1194280239 10584)
		(1634890867 1769498996 1952917622 1731159343 10616)
		(1634890835 1232628084 793061462 1194285127 10580)
		(1095914579 1230522708 793061462 1194285127 10580)
		(1634890867 1769498996 795158646 1731164263 10612)
		(1634890835 1232628084 793061462 1194284103 10584)
		(1095914579 1230522708 793061462 1194284103 10584)
		(1634890867 1769498996 795158646 1731163239 10616)
		(1634890835 544762228 673207881 1160730695 41)
		(1095914579 542656852 673207881 1160730695 41)
		(1634890867 544762228 673216105 1697609831 41)
		(1634890835 1232628084 1481058390 2704687)
		(1095914579 1230522708 1481058390 2704687)
		(1634890867 1769498996 2020026486 2712879)
		(1634890835 544762228 86)
		(1095914579 542656852 86)
		(1634890867 544762228 118)
		(1634890835 1450731892)
		(1095914579 1448626516)
		(1634890867 1987602804)
		(1634890835 544762228 1193812054 10579)
		(1095914579 542656852 1193812054 10579)
		(1634890867 544762228 1730682998 10611)
		(1634890835 1450731892 693323560)
		(1095914579 1448626516 693323560)
		(1634890867 1987602804 695428904)
		(1634890835 544762228 1193812054 10580)
		(1095914579 542656852 1193812054 10580)
		(1634890867 544762228 1730682998 10612)
		(1634890835 1450731892 693389096)
		(1095914579 1448626516 693389096)
		(1634890867 1987602804 695494440)
		(1634890835 544762228 1193812054 10584)
		(1095914579 542656852 1193812054 10584)
		(1634890867 544762228 1730682998 10616)
		(1634890835 1450731892 693651240)
		(1095914579 1448626516 693651240)
		(1634890867 1987602804 695756584)
		(1634890835 544762228 1193812054 1481060179 41)
		(1095914579 542656852 1193812054 1481060179 41)
		(1634890867 544762228 1730682998 2020028275 41)
		(1634890835 1450731892 793986856 2709575)
		(1095914579 1448626516 793986856 2709575)
		(1634890867 1987602804 796092200 2717799)
		(1634890835 544762228 1193812054 1413951315 41)
		(1095914579 542656852 1193812054 1413951315 41)
		(1634890867 544762228 1730682998 1952919411 41)
		(1634890835 1450731892 793986856 2708551)
		(1095914579 1448626516 793986856 2708551)
		(1634890867 1987602804 796092200 2716775)
		(1634890835 544762228 1193812054 1481060180 41)
		(1095914579 542656852 1193812054 1481060180 41)
		(1634890867 544762228 1730682998 2020028276 41)
		(1634890835 1450731892 794052392 2709575)
		(1095914579 1448626516 794052392 2709575)
		(1634890867 1987602804 796157736 2717799)
		(1634890835 544762228 1193812054 1397174104 41)
		(1095914579 542656852 1193812054 1397174104 41)
		(1634890867 544762228 1730682998 1936142200 41)
		(1634890835 1450731892 794314536 2708295)
		(1095914579 1448626516 794314536 2708295)
		(1634890867 1987602804 796419880 2716519)
		(1634890835 544762228 1193812054 1397174100 41)
		(1095914579 542656852 1193812054 1397174100 41)
		(1634890867 544762228 1730682998 1936142196 41)
		(1634890835 1450731892 794052392 2708295)
		(1095914579 1448626516 794052392 2708295)
		(1634890867 1987602804 796157736 2716519)
		(1634890835 544762228 1193812054 1413951320 41)
		(1095914579 542656852 1193812054 1413951320 41)
		(1634890867 544762228 1730682998 1952919416 41)
		(1634890835 1450731892 794314536 2708551)
		(1095914579 1448626516 794314536 2708551)
		(1634890867 1987602804 796419880 2716775)
		(1634890835 544762228 1193812054 1413951315 693651247)
		(1095914579 542656852 1193812054 1413951315 693651247)
		(1634890867 544762228 1730682998 1952919411 695756591)
		(1634890835 544762228 1193812054 1481060179 693389103)
		(1095914579 542656852 1193812054 1481060179 693389103)
		(1634890867 544762228 1730682998 2020028275 695494447)
		(1634890835 544762228 1193812054 1397174100 693651247)
		(1095914579 542656852 1193812054 1397174100 693651247)
		(1634890867 544762228 1730682998 1936142196 695756591)
		(1634890835 544762228 1193812054 1481060180 693323567)
		(1095914579 542656852 1193812054 1481060180 693323567)
		(1634890867 544762228 1730682998 2020028276 695428911)
		(1634890835 544762228 1193812054 1397174104 693389103)
		(1095914579 542656852 1193812054 1397174104 693389103)
		(1634890867 544762228 1730682998 1936142200 695494447)
		(1634890835 544762228 1193812054 1413951320 693323567)
		(1095914579 542656852 1193812054 1413951320 693323567)
		(1634890867 544762228 1730682998 1952919416 695428911)
		(1634890835 1450731892 793986856 1194284103 10584)
		(1095914579 1448626516 793986856 1194284103 10584)
		(1634890867 1987602804 796092200 1731163239 10616)
		(1634890835 1450731892 793986856 1194285127 10580)
		(1095914579 1448626516 793986856 1194285127 10580)
		(1634890867 1987602804 796092200 1731164263 10612)
		(1634890835 1450731892 794052392 1194283847 10584)
		(1095914579 1448626516 794052392 1194283847 10584)
		(1634890867 1987602804 796157736 1731162983 10616)
		(1634890835 1450731892 794052392 1194285127 10579)
		(1095914579 1448626516 794052392 1194285127 10579)
		(1634890867 1987602804 796157736 1731164263 10611)
		(1634890835 1450731892 794314536 1194283847 10580)
		(1095914579 1448626516 794314536 1194283847 10580)
		(1634890867 1987602804 796419880 1731162983 10612)
		(1634890835 1450731892 794314536 1194284103 10579)
		(1095914579 1448626516 794314536 1194284103 10579)
		(1634890867 1987602804 796419880 1731163239 10611)
		(1634890835 544762228 1193812054 1413951315 794314543 10565)
		(1095914579 542656852 1193812054 1413951315 794314543 10565)
		(1634890867 544762228 1730682998 1952919411 796419887 10597)
		(1634890835 1450731892 793986856 1194284103 692399960)
		(1095914579 1448626516 793986856 1194284103 692399960)
		(1634890867 1987602804 796092200 1731163239 694497144)
		(1634890835 544762228 1160257622 41)
		(1095914579 542656852 1160257622 41)
		(1634890867 544762228 1697128566 41)
		(1634890835 1450731892 2704680)
		(1095914579 1448626516 2704680)
		(1634890867 1987602804 2712872)
		(1634890835 7891316)
		(1095914579 5785940)
		(1634890867 7891316)
		(1734436185 29285)
		(1195459929 21061)
		(1734436217 29285)
		(1634890835 1215850868 67)
		(21314)
		(29538)
		(861421901 1093677104)
		(863527277 1630548016)
		(542654797 808464435 65)
		(544760173 808464435 97)
		(928530765 1093677104)
		(930636141 1630548016)
		(542654797 808464439 65)
		(544760173 808464439 97)
		(928530765 1093677104 69)
		(930636141 1630548016 101)
		(542654797 808464439 17729)
		(544760173 808464439 25953)
		(928530765 1110454320)
		(930636141 1647325232)
		(542654797 808464439 66)
		(544760173 808464439 98)
		(928530765 1395666992)
		(930636141 1932537904)
		(542654797 808464439 83)
		(544760173 808464439 115)
		(1196443237 942809153 1297106976)
		(1196443205 942809153 1297106976)
		(1735419493 942809185 1836083232)
		(1196443237 1211642433 19792)
		(1196443205 1211642433 19792)
		(1735419493 1748513377 28016)
		(1919182146 7037807)
		(1380205890 4932431)
		(1919182178 7037807)
	)
	(_model . ALTERA_DEVICE_FAMILIES 77 -1)
)
V 000042 55 2493 1711853934145 mf_pllpack
(_unit VHDL(mf_pllpack 0 1373(mf_pllpack 0 1455))
	(_version vef)
	(_time 1711853934154 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code b9bcbcedb6edbbaeb9bdb9bafae2e8bfb8bfbabfebbfed)
	(_coverage d)
	(_ent
		(_time 1711853934145)
	)
	(_object
		(_type(_int ~STRING{10~downto~1}~16 0 1462(_array -4((_dto i 10 i 1)))))
		(_type(_int INT_ARRAY 0 1519(_array -2((_dto i 19 i 0)))))
		(_type(_int ~STRING{1~to~6}~16 0 1855(_array -4((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~163 0 2010(_array -4((_to i 1 i 6)))))
		(_subprogram
			(_int int2str 0 0 1458(_ent(_func -1 -2)))
			(_int alt_conv_integer 1 0 1499(_ent(_func -2 -3)))
			(_int find_simple_integer_fraction 2 0 1513(_ent(_proc)))
			(_int find_m_and_n_4_manual_phase 3 0 1605(_ent(_proc)))
			(_int gcd 4 0 1751(_ent(_func)))
			(_int count_digit 5 0 1779(_ent(_func -2 -2)))
			(_int scale_num 6 0 1793(_ent(_func)))
			(_int lcm 7 0 1810(_ent(_func)))
			(_int output_counter_value 8 0 1841(_ent(_func)))
			(_int counter_mode 9 0 1853(_ent(_func)))
			(_int counter_high 10 0 1871(_ent(_func)))
			(_int counter_low 11 0 1887(_ent(_func)))
			(_int mintimedelay 12 0 1909(_ent(_func)))
			(_int maxnegabs 13 0 1927(_ent(_func)))
			(_int counter_time_delay 14 0 1951(_ent(_func)))
			(_int get_phase_degree 15 0 1962(_ent(_func)))
			(_int counter_initial 16 0 1981(_ent(_func)))
			(_int counter_ph 17 0 1999(_ent(_func)))
			(_int ph_adjust 18 0 1945(_ent(_func)))
			(_int translate_string 19 0 2009(_ent(_func -1 -1)))
			(_int str2int 20 0 2023(_ent(_func -2 -1)))
		)
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(808464432 808464432 12336)
		(1701604425 543973735 1651340654 2191973)
		(1937075829 25701)
		(538976288 8224)
		(1634761058 29555)
		(1986338848 28261)
		(1864376352 25700)
		(1852143205)
		(6579311)
		(544088169 1769108595 1881171822 1835102817 1919251557 8225)
		(1701604425 543973735 1918986307 1702126433 8306)
		(1931505257 1852404340 1634738279 1701667186 561145204 32)
	)
	(_model . MF_pllpack 21 -1)
)
V 000047 55 858           1711853934161 behave
(_unit VHDL(dffp 0 2076(behave 0 2086))
	(_version vef)
	(_time 1711853934162 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code b9bcecedb6eeebaeb8ebade3eebfbfbeb9bfbdbfbf)
	(_coverage d)
	(_ent
		(_time 1711853934159)
	)
	(_object
		(_port(_int clk -1 0 2078(_ent(_in))))
		(_port(_int ena -1 0 2079(_ent(_in((i 3))))))
		(_port(_int d -1 0 2080(_ent(_in))))
		(_port(_int clrn -1 0 2081(_ent(_in((i 3))))))
		(_port(_int prn -1 0 2082(_ent(_in((i 3))))))
		(_port(_int q -1 0 2083(_ent(_out((i 2))))))
		(_prcs
			(line__2088(_arch 0 0 2088(_prcs(_simple)(_trgt(5))(_sens(0)(3)(4))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000049 55 745           1711853934167 BEHAVIOR
(_unit VHDL(pll_iobuf 0 2104(behavior 0 2111))
	(_version vef)
	(_time 1711853934168 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code b9bde8ede3eebeaceebaa0e3bebfbbbebcbfbfbeb9)
	(_coverage d)
	(_ent
		(_time 1711853934165)
	)
	(_object
		(_port(_int i -1 0 2106(_ent(_in))))
		(_port(_int oe -1 0 2107(_ent(_in))))
		(_port(_int io -1 0 2108(_ent(_inout))))
		(_port(_int o -1 0 2109(_ent(_out))))
		(_prcs
			(line__2113(_arch 0 0 2113(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAVIOR 1 -1)
)
V 000047 55 1165          1711853934173 behave
(_unit VHDL(mf_m_cntr 0 2137(behave 0 2147))
	(_version vef)
	(_time 1711853934174 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code b9bcbcedb6edbbafefb4ffe3ebbfecbebdbebbbfed)
	(_coverage d)
	(_ent
		(_time 1711853934171)
	)
	(_object
		(_port(_int clk -1 0 2138(_ent(_in)(_event))))
		(_port(_int reset -1 0 2139(_ent(_in))))
		(_port(_int cout -1 0 2140(_ent(_out))))
		(_port(_int initial_value -2 0 2141(_ent(_in))))
		(_port(_int modulus -2 0 2142(_ent(_in))))
		(_port(_int time_delay -2 0 2143(_ent(_in))))
		(_port(_int ph -2 0 2144(_ent(_in((i 0))))))
		(_var(_int count -2 0 2151(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -3 0 2152(_prcs 0((i 1)))))
		(_var(_int tmp_cout -1 0 2153(_prcs 0)))
		(_prcs
			(line__2150(_arch 0 0 2150(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000047 55 1380          1711853934179 behave
(_unit VHDL(mf_n_cntr 0 2188(behave 0 2196))
	(_version vef)
	(_time 1711853934180 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code b9bcbcedb6edbbafeeefffe3ebbfecbebdbebbbfed)
	(_coverage d)
	(_ent
		(_time 1711853934177)
	)
	(_object
		(_port(_int clk -1 0 2189(_ent(_in)(_event))))
		(_port(_int reset -1 0 2190(_ent(_in))))
		(_port(_int cout -1 0 2191(_ent(_out))))
		(_port(_int modulus -2 0 2192(_ent(_in))))
		(_port(_int time_delay -2 0 2193(_ent(_in))))
		(_var(_int count -2 0 2200(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -3 0 2201(_prcs 0((i 1)))))
		(_var(_int tmp_cout -1 0 2202(_prcs 0)))
		(_var(_int clk_last_valid_value -1 0 2203(_prcs 0)))
		(_prcs
			(line__2199(_arch 0 0 2199(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1635151433 543451500 1851880052 1769236851 1948282479 1478959215 1701060647 1952671092 1864393829 1951604846 1769234802 1280319608 1852383308 544503152 778792035 1768444960 1684349043 1998611815 543976553 1763730786 1919905383 25701)
	)
	(_model . behave 1 -1)
)
V 000047 55 1824          1711853934185 behave
(_unit VHDL(stx_scale_cntr 0 2244(behave 0 2256))
	(_version vef)
	(_time 1711853934186 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code b9bdebecb4efe5aceabfaae3ebbfb8bfeabfbcbcef)
	(_coverage d)
	(_ent
		(_time 1711853934183)
	)
	(_object
		(_port(_int clk -1 0 2245(_ent(_in)(_event))))
		(_port(_int reset -1 0 2246(_ent(_in))))
		(_port(_int initial -2 0 2247(_ent(_in))))
		(_port(_int high -2 0 2248(_ent(_in))))
		(_port(_int low -2 0 2249(_ent(_in))))
		(_type(_int ~STRING~12 0 2250(_array -3((_uto i 1 i 2147483647)))))
		(_port(_int mode 0 0 2250(_ent(_in(_string \"bypass"\)))))
		(_port(_int time_delay -2 0 2251(_ent(_in))))
		(_port(_int ph_tap -4 0 2252(_ent(_in))))
		(_port(_int cout -1 0 2253(_ent(_out))))
		(_var(_int tmp_cout -1 0 2259(_prcs 0((i 2)))))
		(_var(_int count -2 0 2260(_prcs 0((i 1)))))
		(_var(_int output_shift_count -2 0 2261(_prcs 0((i 0)))))
		(_var(_int first_rising_edge -5 0 2262(_prcs 0((i 0)))))
		(_var(_int high_reg -2 0 2263(_prcs 0((i 0)))))
		(_var(_int low_reg -2 0 2264(_prcs 0((i 0)))))
		(_var(_int init -5 0 2265(_prcs 0((i 1)))))
		(_var(_int high_cnt_xfer_done -5 0 2266(_prcs 0((i 0)))))
		(_prcs
			(line__2258(_arch 0 0 2258(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1864376352 26214)
		(1634761058 29555)
		(1986338848 28261)
		(1864376352 25700)
	)
	(_model . behave 1 -1)
)
V 000047 55 913           1711853934191 behave
(_unit VHDL(mf_pll_reg 0 2336(behave 0 2345))
	(_version vef)
	(_time 1711853934192 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code c9cccc9cc69dcbdec89d8a93cbcc9fcecbcfcccfce)
	(_coverage d)
	(_ent
		(_time 1711853934189)
	)
	(_object
		(_port(_int clk -1 0 2337(_ent(_in)(_event))))
		(_port(_int ena -1 0 2338(_ent(_in((i 3))))))
		(_port(_int d -1 0 2339(_ent(_in))))
		(_port(_int clrn -1 0 2340(_ent(_in((i 3))))))
		(_port(_int prn -1 0 2341(_ent(_in((i 3))))))
		(_port(_int q -1 0 2342(_ent(_out))))
		(_var(_int q_reg -1 0 2348(_prcs 0((i 2)))))
		(_prcs
			(line__2347(_arch 0 0 2347(_prcs(_simple)(_trgt(5))(_sens(0)(3)(4))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000050 55 85702         1711853934307 vital_pll
(_unit VHDL(mf_stratix_pll 0 2389(vital_pll 0 2644))
	(_version vef)
	(_time 1711853934308 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 464340444612445145124a45541c164142404f414e4310)
	(_coverage d)
	(_ent
		(_time 1711853934195)
	)
	(_comp
		(MF_m_cntr
			(_object
				(_port(_int clk -3 0 2934(_ent (_in))))
				(_port(_int reset -3 0 2935(_ent (_in))))
				(_port(_int cout -3 0 2936(_ent (_out))))
				(_port(_int initial_value -2 0 2937(_ent (_in((i 1))))))
				(_port(_int modulus -2 0 2938(_ent (_in))))
				(_port(_int time_delay -2 0 2939(_ent (_in))))
				(_port(_int ph -2 0 2940(_ent (_in((i 0))))))
			)
		)
		(MF_n_cntr
			(_object
				(_port(_int clk -3 0 2944(_ent (_in))))
				(_port(_int reset -3 0 2945(_ent (_in))))
				(_port(_int cout -3 0 2946(_ent (_out))))
				(_port(_int modulus -2 0 2947(_ent (_in))))
				(_port(_int time_delay -2 0 2948(_ent (_in))))
			)
		)
		(stx_scale_cntr
			(_object
				(_port(_int clk -3 0 2952(_ent (_in))))
				(_port(_int reset -3 0 2953(_ent (_in))))
				(_port(_int cout -3 0 2954(_ent (_out))))
				(_port(_int initial -2 0 2955(_ent (_in((i 1))))))
				(_port(_int high -2 0 2956(_ent (_in((i 1))))))
				(_port(_int low -2 0 2957(_ent (_in((i 1))))))
				(_type(_int ~STRING~13 0 2958(_array -1((_uto i 1 i 2147483647)))))
				(_port(_int mode 127 0 2958(_ent (_in(_string \"bypass"\)))))
				(_port(_int time_delay -2 0 2959(_ent (_in((i 0))))))
				(_port(_int ph_tap -4 0 2960(_ent (_in))))
			)
		)
		(DFFP
			(_object
				(_port(_int Q -3 0 2965(_ent (_out((i 2))))))
				(_port(_int D -3 0 2966(_ent (_in((i 3))))))
				(_port(_int CLRN -3 0 2967(_ent (_in((i 3))))))
				(_port(_int PRN -3 0 2968(_ent (_in((i 3))))))
				(_port(_int CLK -3 0 2969(_ent (_in((i 2))))))
				(_port(_int ENA -3 0 2970(_ent (_in((i 3))))))
			)
		)
	)
	(_block WireDelay 0 2987
		(_object
			(_prcs
				(line__2989(_arch 0 0 2989(_assignment(_alias((inclk0_ipd)(inclk(0))))(_simpleassign BUF)(_trgt(188))(_sens(0(0))))))
				(line__2990(_arch 1 0 2990(_assignment(_alias((inclk1_ipd)(inclk(1))))(_simpleassign BUF)(_trgt(189))(_sens(0(1))))))
				(line__2991(_arch 2 0 2991(_assignment(_alias((areset_ipd)(areset)))(_simpleassign BUF)(_trgt(193))(_sens(4)))))
				(line__2992(_arch 3 0 2992(_assignment(_alias((ena_ipd)(ena)))(_simpleassign BUF)(_trgt(190))(_sens(2)))))
				(line__2993(_arch 4 0 2993(_assignment(_alias((fbin_ipd)(fbin)))(_simpleassign BUF)(_trgt(194))(_sens(1)))))
				(line__2994(_arch 5 0 2994(_assignment(_alias((pfdena_ipd)(pfdena)))(_simpleassign BUF)(_trgt(191))(_sens(5)))))
				(line__2995(_arch 6 0 2995(_assignment(_alias((clkena0_ipd)(clkena(0))))(_simpleassign BUF)(_trgt(195))(_sens(6(0))))))
				(line__2996(_arch 7 0 2996(_assignment(_alias((clkena1_ipd)(clkena(1))))(_simpleassign BUF)(_trgt(196))(_sens(6(1))))))
				(line__2997(_arch 8 0 2997(_assignment(_alias((clkena2_ipd)(clkena(2))))(_simpleassign BUF)(_trgt(197))(_sens(6(2))))))
				(line__2998(_arch 9 0 2998(_assignment(_alias((clkena3_ipd)(clkena(3))))(_simpleassign BUF)(_trgt(198))(_sens(6(3))))))
				(line__2999(_arch 10 0 2999(_assignment(_alias((clkena4_ipd)(clkena(4))))(_simpleassign BUF)(_trgt(199))(_sens(6(4))))))
				(line__3000(_arch 11 0 3000(_assignment(_alias((clkena5_ipd)(clkena(5))))(_simpleassign BUF)(_trgt(200))(_sens(6(5))))))
				(line__3001(_arch 12 0 3001(_assignment(_alias((extclkena0_ipd)(extclkena(0))))(_simpleassign BUF)(_trgt(201))(_sens(7(0))))))
				(line__3002(_arch 13 0 3002(_assignment(_alias((extclkena1_ipd)(extclkena(1))))(_simpleassign BUF)(_trgt(202))(_sens(7(1))))))
				(line__3003(_arch 14 0 3003(_assignment(_alias((extclkena2_ipd)(extclkena(2))))(_simpleassign BUF)(_trgt(203))(_sens(7(2))))))
				(line__3004(_arch 15 0 3004(_assignment(_alias((extclkena3_ipd)(extclkena(3))))(_simpleassign BUF)(_trgt(204))(_sens(7(3))))))
				(line__3005(_arch 16 0 3005(_assignment(_alias((scanclk_ipd)(scanclk)))(_simpleassign BUF)(_trgt(205))(_sens(10)))))
				(line__3006(_arch 17 0 3006(_assignment(_alias((scanaclr_ipd)(scanaclr)))(_simpleassign BUF)(_trgt(206))(_sens(8)))))
				(line__3007(_arch 18 0 3007(_assignment(_alias((scandata_ipd)(scandata)))(_simpleassign BUF)(_trgt(207))(_sens(9)))))
				(line__3008(_arch 19 0 3008(_assignment(_alias((comparator_ipd)(comparator)))(_simpleassign BUF)(_trgt(192))(_sens(18)))))
				(line__3009(_arch 20 0 3009(_assignment(_alias((clkswitch_ipd)(clkswitch)))(_simpleassign BUF)(_trgt(208))(_sens(3)))))
			)
		)
	)
	(_inst m1 0 3075(_comp MF_m_cntr)
		(_port
			((clk)(inclk_m))
			((reset)(areset_ena_sig))
			((cout)(fbclk))
			((initial_value)(m_initial_val))
			((modulus)(m_val))
			((time_delay)(m_delay))
			((ph)(m_ph_val))
		)
		(_use(_ent . MF_m_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((cout)(cout))
				((initial_value)(initial_value))
				((modulus)(modulus))
				((time_delay)(time_delay))
				((ph)(ph))
			)
		)
	)
	(_inst n1 0 3087(_comp MF_n_cntr)
		(_port
			((clk)(clkin))
			((reset)(areset_ipd))
			((cout)(refclk))
			((modulus)(n_val))
			((time_delay)(n_time_delay_val))
		)
		(_use(_ent . MF_n_cntr)
		)
	)
	(_inst l0 0 3095(_comp stx_scale_cntr)
		(_port
			((clk)(inclk_l0))
			((reset)(areset_ena_sig))
			((cout)(l0_clk))
			((initial)(l0_initial_val))
			((high)(l0_high_val))
			((low)(l0_low_val))
			((mode)(l0_mode_val))
			((time_delay)(l0_time_delay_val))
			((ph_tap)(l0_ph_val))
		)
		(_use(_ent . stx_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((time_delay)(time_delay))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst l1 0 3107(_comp stx_scale_cntr)
		(_port
			((clk)(inclk_l1))
			((reset)(areset_ena_sig))
			((cout)(l1_clk))
			((initial)(l1_initial_val))
			((high)(l1_high_val))
			((low)(l1_low_val))
			((mode)(l1_mode_val))
			((time_delay)(l1_time_delay_val))
			((ph_tap)(l1_ph_val))
		)
		(_use(_ent . stx_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((time_delay)(time_delay))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst g0 0 3119(_comp stx_scale_cntr)
		(_port
			((clk)(inclk_g0))
			((reset)(areset_ena_sig))
			((cout)(g0_clk))
			((initial)(g0_initial_val))
			((high)(g0_high_val))
			((low)(g0_low_val))
			((mode)(g0_mode_val))
			((time_delay)(g0_time_delay_val))
			((ph_tap)(g0_ph_val))
		)
		(_use(_ent . stx_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((time_delay)(time_delay))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst g1 0 3154(_comp stx_scale_cntr)
		(_port
			((clk)(inclk_g1))
			((reset)(areset_ena_sig))
			((cout)(g1_clk))
			((initial)(g1_initial_val))
			((high)(g1_high_val))
			((low)(g1_low_val))
			((mode)(g1_mode_val))
			((time_delay)(g1_time_delay_val))
			((ph_tap)(g1_ph_val))
		)
		(_use(_ent . stx_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((time_delay)(time_delay))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst g2 0 3166(_comp stx_scale_cntr)
		(_port
			((clk)(inclk_g2))
			((reset)(areset_ena_sig))
			((cout)(g2_clk))
			((initial)(g2_initial_val))
			((high)(g2_high_val))
			((low)(g2_low_val))
			((mode)(g2_mode_val))
			((time_delay)(g2_time_delay_val))
			((ph_tap)(g2_ph_val))
		)
		(_use(_ent . stx_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((time_delay)(time_delay))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst g3 0 3178(_comp stx_scale_cntr)
		(_port
			((clk)(inclk_g3))
			((reset)(areset_ena_sig))
			((cout)(g3_clk))
			((initial)(g3_initial_val))
			((high)(g3_high_val))
			((low)(g3_low_val))
			((mode)(g3_mode_val))
			((time_delay)(g3_time_delay_val))
			((ph_tap)(g3_ph_val))
		)
		(_use(_ent . stx_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((time_delay)(time_delay))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst e0 0 3195(_comp stx_scale_cntr)
		(_port
			((clk)(inclk_e0))
			((reset)(areset_ena_sig))
			((cout)(e0_clk))
			((initial)(cntr_e0_initial))
			((high)(e0_high_val))
			((low)(e0_low_val))
			((mode)(e0_mode_val))
			((time_delay)(cntr_e0_delay))
			((ph_tap)(e0_ph_val))
		)
		(_use(_ent . stx_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((time_delay)(time_delay))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst e1 0 3212(_comp stx_scale_cntr)
		(_port
			((clk)(inclk_e1))
			((reset)(areset_ena_sig))
			((cout)(e1_clk))
			((initial)(cntr_e1_initial))
			((high)(e1_high_val))
			((low)(e1_low_val))
			((mode)(e1_mode_val))
			((time_delay)(cntr_e1_delay))
			((ph_tap)(e1_ph_val))
		)
		(_use(_ent . stx_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((time_delay)(time_delay))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst e2 0 3229(_comp stx_scale_cntr)
		(_port
			((clk)(inclk_e2))
			((reset)(areset_ena_sig))
			((cout)(e2_clk))
			((initial)(cntr_e2_initial))
			((high)(e2_high_val))
			((low)(e2_low_val))
			((mode)(e2_mode_val))
			((time_delay)(cntr_e2_delay))
			((ph_tap)(e2_ph_val))
		)
		(_use(_ent . stx_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((time_delay)(time_delay))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst e3 0 3246(_comp stx_scale_cntr)
		(_port
			((clk)(inclk_e3))
			((reset)(areset_ena_sig))
			((cout)(e3_clk))
			((initial)(cntr_e3_initial))
			((high)(e3_high_val))
			((low)(e3_low_val))
			((mode)(e3_mode_val))
			((time_delay)(cntr_e3_delay))
			((ph_tap)(e3_ph_val))
		)
		(_use(_ent . stx_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((time_delay)(time_delay))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst ena0_reg 0 5398(_comp DFFP)
		(_port
			((Q)(ena0))
			((D)(clkena(0)))
			((CLRN)(vcc))
			((PRN)(vcc))
			((CLK)(not_clk0_tmp))
			((ENA)(vcc))
		)
		(_use(_ent . DFFP)
			(_port
				((clk)(CLK))
				((ena)(ENA))
				((d)(D))
				((clrn)(CLRN))
				((prn)(PRN))
				((q)(Q))
			)
		)
	)
	(_inst ena1_reg 0 5417(_comp DFFP)
		(_port
			((Q)(ena1))
			((D)(clkena(1)))
			((CLRN)(vcc))
			((PRN)(vcc))
			((CLK)(not_clk1_tmp))
			((ENA)(vcc))
		)
		(_use(_ent . DFFP)
			(_port
				((clk)(CLK))
				((ena)(ENA))
				((d)(D))
				((clrn)(CLRN))
				((prn)(PRN))
				((q)(Q))
			)
		)
	)
	(_inst ena2_reg 0 5436(_comp DFFP)
		(_port
			((Q)(ena2))
			((D)(clkena(2)))
			((CLRN)(vcc))
			((PRN)(vcc))
			((CLK)(not_clk2_tmp))
			((ENA)(vcc))
		)
		(_use(_ent . DFFP)
			(_port
				((clk)(CLK))
				((ena)(ENA))
				((d)(D))
				((clrn)(CLRN))
				((prn)(PRN))
				((q)(Q))
			)
		)
	)
	(_inst ena3_reg 0 5455(_comp DFFP)
		(_port
			((Q)(ena3))
			((D)(clkena(3)))
			((CLRN)(vcc))
			((PRN)(vcc))
			((CLK)(not_clk3_tmp))
			((ENA)(vcc))
		)
		(_use(_ent . DFFP)
			(_port
				((clk)(CLK))
				((ena)(ENA))
				((d)(D))
				((clrn)(CLRN))
				((prn)(PRN))
				((q)(Q))
			)
		)
	)
	(_inst ena4_reg 0 5474(_comp DFFP)
		(_port
			((Q)(ena4))
			((D)(clkena(4)))
			((CLRN)(vcc))
			((PRN)(vcc))
			((CLK)(not_clk4_tmp))
			((ENA)(vcc))
		)
		(_use(_ent . DFFP)
			(_port
				((clk)(CLK))
				((ena)(ENA))
				((d)(D))
				((clrn)(CLRN))
				((prn)(PRN))
				((q)(Q))
			)
		)
	)
	(_inst ena5_reg 0 5493(_comp DFFP)
		(_port
			((Q)(ena5))
			((D)(clkena(5)))
			((CLRN)(vcc))
			((PRN)(vcc))
			((CLK)(not_clk5_tmp))
			((ENA)(vcc))
		)
		(_use(_ent . DFFP)
			(_port
				((clk)(CLK))
				((ena)(ENA))
				((d)(D))
				((clrn)(CLRN))
				((prn)(PRN))
				((q)(Q))
			)
		)
	)
	(_inst extena0_reg 0 5511(_comp DFFP)
		(_port
			((Q)(extena0))
			((D)(extclkena(0)))
			((CLRN)(vcc))
			((PRN)(vcc))
			((CLK)(not_extclk0_tmp))
			((ENA)(vcc))
		)
		(_use(_ent . DFFP)
			(_port
				((clk)(CLK))
				((ena)(ENA))
				((d)(D))
				((clrn)(CLRN))
				((prn)(PRN))
				((q)(Q))
			)
		)
	)
	(_inst extena1_reg 0 5529(_comp DFFP)
		(_port
			((Q)(extena1))
			((D)(extclkena(1)))
			((CLRN)(vcc))
			((PRN)(vcc))
			((CLK)(not_extclk1_tmp))
			((ENA)(vcc))
		)
		(_use(_ent . DFFP)
			(_port
				((clk)(CLK))
				((ena)(ENA))
				((d)(D))
				((clrn)(CLRN))
				((prn)(PRN))
				((q)(Q))
			)
		)
	)
	(_inst extena2_reg 0 5547(_comp DFFP)
		(_port
			((Q)(extena2))
			((D)(extclkena(2)))
			((CLRN)(vcc))
			((PRN)(vcc))
			((CLK)(not_extclk2_tmp))
			((ENA)(vcc))
		)
		(_use(_ent . DFFP)
			(_port
				((clk)(CLK))
				((ena)(ENA))
				((d)(D))
				((clrn)(CLRN))
				((prn)(PRN))
				((q)(Q))
			)
		)
	)
	(_inst extena3_reg 0 5565(_comp DFFP)
		(_port
			((Q)(extena3))
			((D)(extclkena(3)))
			((CLRN)(vcc))
			((PRN)(vcc))
			((CLK)(not_extclk3_tmp))
			((ENA)(vcc))
		)
		(_use(_ent . DFFP)
			(_port
				((clk)(CLK))
				((ena)(ENA))
				((d)(D))
				((clrn)(CLRN))
				((prn)(PRN))
				((q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 2390(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int operation_mode 0 0 2390(_ent gms(_string \"normal"\))))
		(_type(_int ~STRING~121 0 2391(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int qualify_conf_done 1 0 2391(_ent(_string \"off"\))))
		(_type(_int ~STRING~122 0 2392(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int compensate_clock 2 0 2392(_ent(_string \"clk0"\))))
		(_type(_int ~STRING~123 0 2393(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int pll_type 3 0 2393(_ent gms(_string \"auto"\))))
		(_type(_int ~STRING~124 0 2394(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int scan_chain 4 0 2394(_ent gms(_string \"long"\))))
		(_gen(_int clk0_multiply_by -2 0 2396 \1\ (_ent gms((i 1)))))
		(_gen(_int clk0_divide_by -2 0 2397 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~125 0 2398(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_phase_shift 5 0 2398(_ent gms(_string \"0"\))))
		(_type(_int ~STRING~126 0 2399(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_time_delay 6 0 2399(_ent gms(_string \"0"\))))
		(_gen(_int clk0_duty_cycle -2 0 2400 \50\ (_ent gms((i 50)))))
		(_gen(_int clk1_multiply_by -2 0 2402 \1\ (_ent((i 1)))))
		(_gen(_int clk1_divide_by -2 0 2403 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~127 0 2404(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_phase_shift 7 0 2404(_ent gms(_string \"0"\))))
		(_type(_int ~STRING~128 0 2405(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_time_delay 8 0 2405(_ent gms(_string \"0"\))))
		(_gen(_int clk1_duty_cycle -2 0 2406 \50\ (_ent gms((i 50)))))
		(_gen(_int clk2_multiply_by -2 0 2408 \1\ (_ent((i 1)))))
		(_gen(_int clk2_divide_by -2 0 2409 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~129 0 2410(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_phase_shift 9 0 2410(_ent gms(_string \"0"\))))
		(_type(_int ~STRING~1210 0 2411(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_time_delay 10 0 2411(_ent gms(_string \"0"\))))
		(_gen(_int clk2_duty_cycle -2 0 2412 \50\ (_ent gms((i 50)))))
		(_gen(_int clk3_multiply_by -2 0 2414 \1\ (_ent((i 1)))))
		(_gen(_int clk3_divide_by -2 0 2415 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1211 0 2416(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_phase_shift 11 0 2416(_ent gms(_string \"0"\))))
		(_type(_int ~STRING~1212 0 2417(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_time_delay 12 0 2417(_ent gms(_string \"0"\))))
		(_gen(_int clk3_duty_cycle -2 0 2418 \50\ (_ent gms((i 50)))))
		(_gen(_int clk4_multiply_by -2 0 2420 \1\ (_ent((i 1)))))
		(_gen(_int clk4_divide_by -2 0 2421 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1213 0 2422(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_phase_shift 13 0 2422(_ent gms(_string \"0"\))))
		(_type(_int ~STRING~1214 0 2423(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_time_delay 14 0 2423(_ent gms(_string \"0"\))))
		(_gen(_int clk4_duty_cycle -2 0 2424 \50\ (_ent gms((i 50)))))
		(_gen(_int clk5_multiply_by -2 0 2426 \1\ (_ent((i 1)))))
		(_gen(_int clk5_divide_by -2 0 2427 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1215 0 2428(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_phase_shift 15 0 2428(_ent gms(_string \"0"\))))
		(_type(_int ~STRING~1216 0 2429(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_time_delay 16 0 2429(_ent gms(_string \"0"\))))
		(_gen(_int clk5_duty_cycle -2 0 2430 \50\ (_ent gms((i 50)))))
		(_gen(_int extclk0_multiply_by -2 0 2432 \1\ (_ent((i 1)))))
		(_gen(_int extclk0_divide_by -2 0 2433 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1217 0 2434(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk0_phase_shift 17 0 2434(_ent gms(_string \"0"\))))
		(_type(_int ~STRING~1218 0 2435(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk0_time_delay 18 0 2435(_ent gms(_string \"0"\))))
		(_gen(_int extclk0_duty_cycle -2 0 2436 \50\ (_ent gms((i 50)))))
		(_gen(_int extclk1_multiply_by -2 0 2438 \1\ (_ent((i 1)))))
		(_gen(_int extclk1_divide_by -2 0 2439 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1219 0 2440(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk1_phase_shift 19 0 2440(_ent gms(_string \"0"\))))
		(_type(_int ~STRING~1220 0 2441(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk1_time_delay 20 0 2441(_ent gms(_string \"0"\))))
		(_gen(_int extclk1_duty_cycle -2 0 2442 \50\ (_ent gms((i 50)))))
		(_gen(_int extclk2_multiply_by -2 0 2444 \1\ (_ent((i 1)))))
		(_gen(_int extclk2_divide_by -2 0 2445 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1221 0 2446(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk2_phase_shift 21 0 2446(_ent gms(_string \"0"\))))
		(_type(_int ~STRING~1222 0 2447(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk2_time_delay 22 0 2447(_ent gms(_string \"0"\))))
		(_gen(_int extclk2_duty_cycle -2 0 2448 \50\ (_ent gms((i 50)))))
		(_gen(_int extclk3_multiply_by -2 0 2450 \1\ (_ent((i 1)))))
		(_gen(_int extclk3_divide_by -2 0 2451 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1223 0 2452(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk3_phase_shift 23 0 2452(_ent gms(_string \"0"\))))
		(_type(_int ~STRING~1224 0 2453(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk3_time_delay 24 0 2453(_ent gms(_string \"0"\))))
		(_gen(_int extclk3_duty_cycle -2 0 2454 \50\ (_ent gms((i 50)))))
		(_type(_int ~STRING~1225 0 2456(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int primary_clock 25 0 2456(_ent gms(_string \"inclk0"\))))
		(_gen(_int inclk0_input_frequency -2 0 2457 \10000\ (_ent gms((i 10000)))))
		(_gen(_int inclk1_input_frequency -2 0 2458 \10000\ (_ent gms((i 10000)))))
		(_type(_int ~STRING~1226 0 2459(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int gate_lock_signal 26 0 2459(_ent(_string \"no"\))))
		(_gen(_int gate_lock_counter -2 0 2460 \1\ (_ent((i 1)))))
		(_gen(_int valid_lock_multiplier -2 0 2461 \5\ (_ent gms((i 5)))))
		(_gen(_int invalid_lock_multiplier -2 0 2462 \5\ (_ent((i 5)))))
		(_type(_int ~STRING~1227 0 2464(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int switch_over_on_lossclk 27 0 2464(_ent gms(_string \"off"\))))
		(_type(_int ~STRING~1228 0 2465(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int switch_over_on_gated_lock 28 0 2465(_ent(_string \"off"\))))
		(_gen(_int switch_over_counter -2 0 2466 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1229 0 2467(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_switch_over_counter 29 0 2467(_ent gms(_string \"off"\))))
		(_type(_int ~STRING~1230 0 2468(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int feedback_source 30 0 2468(_ent gms(_string \"extclk0"\))))
		(_type(_int ~STRING~1231 0 2469(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int bandwidth_type 31 0 2469(_ent(_string \"auto"\))))
		(_gen(_int bandwidth -2 0 2470 \0\ (_ent((i 0)))))
		(_gen(_int spread_frequency -2 0 2471 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1232 0 2472(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int down_spread 32 0 2472(_ent(_string \"0.0"\))))
		(_gen(_int pfd_min -2 0 2474 \0\ (_ent((i 0)))))
		(_gen(_int pfd_max -2 0 2475 \0\ (_ent((i 0)))))
		(_gen(_int vco_min -2 0 2476 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_max -2 0 2477 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_center -2 0 2478 \0\ (_ent((i 0)))))
		(_gen(_int m_initial -2 0 2481 \1\ (_ent gms((i 1)))))
		(_gen(_int m -2 0 2482 \0\ (_ent gms((i 0)))))
		(_gen(_int n -2 0 2483 \1\ (_ent gms((i 1)))))
		(_gen(_int m2 -2 0 2484 \1\ (_ent gms((i 1)))))
		(_gen(_int n2 -2 0 2485 \1\ (_ent gms((i 1)))))
		(_gen(_int ss -2 0 2486 \0\ (_ent gms((i 0)))))
		(_gen(_int l0_high -2 0 2488 \1\ (_ent gms((i 1)))))
		(_gen(_int l0_low -2 0 2489 \1\ (_ent gms((i 1)))))
		(_gen(_int l0_initial -2 0 2490 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1233 0 2491(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int l0_mode 33 0 2491(_ent gms(_string \"bypass"\))))
		(_gen(_int l0_ph -2 0 2492 \0\ (_ent((i 0)))))
		(_gen(_int l0_time_delay -2 0 2493 \0\ (_ent gms((i 0)))))
		(_gen(_int l1_high -2 0 2495 \1\ (_ent gms((i 1)))))
		(_gen(_int l1_low -2 0 2496 \1\ (_ent gms((i 1)))))
		(_gen(_int l1_initial -2 0 2497 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1234 0 2498(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int l1_mode 34 0 2498(_ent gms(_string \"bypass"\))))
		(_gen(_int l1_ph -2 0 2499 \0\ (_ent((i 0)))))
		(_gen(_int l1_time_delay -2 0 2500 \0\ (_ent gms((i 0)))))
		(_gen(_int g0_high -2 0 2502 \1\ (_ent gms((i 1)))))
		(_gen(_int g0_low -2 0 2503 \1\ (_ent gms((i 1)))))
		(_gen(_int g0_initial -2 0 2504 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1235 0 2505(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int g0_mode 35 0 2505(_ent gms(_string \"bypass"\))))
		(_gen(_int g0_ph -2 0 2506 \0\ (_ent((i 0)))))
		(_gen(_int g0_time_delay -2 0 2507 \0\ (_ent gms((i 0)))))
		(_gen(_int g1_high -2 0 2509 \1\ (_ent gms((i 1)))))
		(_gen(_int g1_low -2 0 2510 \1\ (_ent gms((i 1)))))
		(_gen(_int g1_initial -2 0 2511 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1236 0 2512(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int g1_mode 36 0 2512(_ent gms(_string \"bypass"\))))
		(_gen(_int g1_ph -2 0 2513 \0\ (_ent((i 0)))))
		(_gen(_int g1_time_delay -2 0 2514 \0\ (_ent gms((i 0)))))
		(_gen(_int g2_high -2 0 2516 \1\ (_ent gms((i 1)))))
		(_gen(_int g2_low -2 0 2517 \1\ (_ent gms((i 1)))))
		(_gen(_int g2_initial -2 0 2518 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1237 0 2519(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int g2_mode 37 0 2519(_ent gms(_string \"bypass"\))))
		(_gen(_int g2_ph -2 0 2520 \0\ (_ent((i 0)))))
		(_gen(_int g2_time_delay -2 0 2521 \0\ (_ent gms((i 0)))))
		(_gen(_int g3_high -2 0 2523 \1\ (_ent gms((i 1)))))
		(_gen(_int g3_low -2 0 2524 \1\ (_ent gms((i 1)))))
		(_gen(_int g3_initial -2 0 2525 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1238 0 2526(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int g3_mode 38 0 2526(_ent gms(_string \"bypass"\))))
		(_gen(_int g3_ph -2 0 2527 \0\ (_ent((i 0)))))
		(_gen(_int g3_time_delay -2 0 2528 \0\ (_ent gms((i 0)))))
		(_gen(_int e0_high -2 0 2530 \1\ (_ent gms((i 1)))))
		(_gen(_int e0_low -2 0 2531 \1\ (_ent gms((i 1)))))
		(_gen(_int e0_initial -2 0 2532 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1239 0 2533(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int e0_mode 39 0 2533(_ent gms(_string \"bypass"\))))
		(_gen(_int e0_ph -2 0 2534 \0\ (_ent((i 0)))))
		(_gen(_int e0_time_delay -2 0 2535 \0\ (_ent gms((i 0)))))
		(_gen(_int e1_high -2 0 2537 \1\ (_ent gms((i 1)))))
		(_gen(_int e1_low -2 0 2538 \1\ (_ent gms((i 1)))))
		(_gen(_int e1_initial -2 0 2539 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1240 0 2540(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int e1_mode 40 0 2540(_ent gms(_string \"bypass"\))))
		(_gen(_int e1_ph -2 0 2541 \0\ (_ent((i 0)))))
		(_gen(_int e1_time_delay -2 0 2542 \0\ (_ent gms((i 0)))))
		(_gen(_int e2_high -2 0 2544 \1\ (_ent gms((i 1)))))
		(_gen(_int e2_low -2 0 2545 \1\ (_ent gms((i 1)))))
		(_gen(_int e2_initial -2 0 2546 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1241 0 2547(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int e2_mode 41 0 2547(_ent gms(_string \"bypass"\))))
		(_gen(_int e2_ph -2 0 2548 \0\ (_ent((i 0)))))
		(_gen(_int e2_time_delay -2 0 2549 \0\ (_ent gms((i 0)))))
		(_gen(_int e3_high -2 0 2551 \1\ (_ent gms((i 1)))))
		(_gen(_int e3_low -2 0 2552 \1\ (_ent gms((i 1)))))
		(_gen(_int e3_initial -2 0 2553 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1242 0 2554(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int e3_mode 42 0 2554(_ent gms(_string \"bypass"\))))
		(_gen(_int e3_ph -2 0 2555 \0\ (_ent((i 0)))))
		(_gen(_int e3_time_delay -2 0 2556 \0\ (_ent gms((i 0)))))
		(_gen(_int m_ph -2 0 2558 \0\ (_ent((i 0)))))
		(_gen(_int m_time_delay -2 0 2559 \0\ (_ent((i 0)))))
		(_gen(_int n_time_delay -2 0 2560 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1243 0 2562(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk0_counter 43 0 2562(_ent(_string \"e0"\))))
		(_type(_int ~STRING~1244 0 2563(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk1_counter 44 0 2563(_ent(_string \"e1"\))))
		(_type(_int ~STRING~1245 0 2564(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk2_counter 45 0 2564(_ent(_string \"e2"\))))
		(_type(_int ~STRING~1246 0 2565(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk3_counter 46 0 2565(_ent(_string \"e3"\))))
		(_type(_int ~STRING~1247 0 2567(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_counter 47 0 2567(_ent(_string \"g0"\))))
		(_type(_int ~STRING~1248 0 2568(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_counter 48 0 2568(_ent(_string \"g1"\))))
		(_type(_int ~STRING~1249 0 2569(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_counter 49 0 2569(_ent(_string \"g2"\))))
		(_type(_int ~STRING~1250 0 2570(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_counter 50 0 2570(_ent(_string \"g3"\))))
		(_type(_int ~STRING~1251 0 2571(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_counter 51 0 2571(_ent(_string \"l0"\))))
		(_type(_int ~STRING~1252 0 2572(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_counter 52 0 2572(_ent(_string \"l1"\))))
		(_type(_int ~STRING~1253 0 2575(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable0_counter 53 0 2575(_ent gms(_string \"l0"\))))
		(_type(_int ~STRING~1254 0 2576(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable1_counter 54 0 2576(_ent gms(_string \"l0"\))))
		(_gen(_int charge_pump_current -2 0 2578 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1255 0 2579(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int loop_filter_r 55 0 2579(_ent(_string \"1.0"\))))
		(_gen(_int loop_filter_c -2 0 2580 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1256 0 2581(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int common_rx_tx 56 0 2581(_ent(_string \"off"\))))
		(_type(_int ~STRING~1257 0 2582(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int rx_outclock_resource 57 0 2582(_ent(_string \"auto"\))))
		(_type(_int ~STRING~1258 0 2583(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int use_vco_bypass 58 0 2583(_ent(_string \"false"\))))
		(_type(_int ~STRING~1259 0 2584(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int use_dc_coupling 59 0 2584(_ent(_string \"false"\))))
		(_gen(_int pll_compensation_delay -2 0 2586 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~1260 0 2587(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int simulation_type 60 0 2587(_ent gms(_string \"timing"\))))
		(_type(_int ~STRING~1261 0 2589(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_mode 61 0 2589(_ent(_string \"off"\))))
		(_type(_int ~STRING~1262 0 2590(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_mode 62 0 2590(_ent(_string \"off"\))))
		(_type(_int ~STRING~1263 0 2591(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_mode 63 0 2591(_ent(_string \"off"\))))
		(_type(_int ~STRING~1264 0 2592(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_mode 64 0 2592(_ent(_string \"off"\))))
		(_type(_int ~STRING~1265 0 2593(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_mode 65 0 2593(_ent(_string \"off"\))))
		(_type(_int ~STRING~1266 0 2594(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_use_even_counter_mode 66 0 2594(_ent(_string \"off"\))))
		(_type(_int ~STRING~1267 0 2595(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk0_use_even_counter_mode 67 0 2595(_ent(_string \"off"\))))
		(_type(_int ~STRING~1268 0 2596(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk1_use_even_counter_mode 68 0 2596(_ent(_string \"off"\))))
		(_type(_int ~STRING~1269 0 2597(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk2_use_even_counter_mode 69 0 2597(_ent(_string \"off"\))))
		(_type(_int ~STRING~1270 0 2598(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk3_use_even_counter_mode 70 0 2598(_ent(_string \"off"\))))
		(_type(_int ~STRING~1271 0 2600(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_value 71 0 2600(_ent(_string \"off"\))))
		(_type(_int ~STRING~1272 0 2601(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_value 72 0 2601(_ent(_string \"off"\))))
		(_type(_int ~STRING~1273 0 2602(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_value 73 0 2602(_ent(_string \"off"\))))
		(_type(_int ~STRING~1274 0 2603(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_value 74 0 2603(_ent(_string \"off"\))))
		(_type(_int ~STRING~1275 0 2604(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_value 75 0 2604(_ent(_string \"off"\))))
		(_type(_int ~STRING~1276 0 2605(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_use_even_counter_value 76 0 2605(_ent(_string \"off"\))))
		(_type(_int ~STRING~1277 0 2606(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk0_use_even_counter_value 77 0 2606(_ent(_string \"off"\))))
		(_type(_int ~STRING~1278 0 2607(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk1_use_even_counter_value 78 0 2607(_ent(_string \"off"\))))
		(_type(_int ~STRING~1279 0 2608(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk2_use_even_counter_value 79 0 2608(_ent(_string \"off"\))))
		(_type(_int ~STRING~1280 0 2609(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk3_use_even_counter_value 80 0 2609(_ent(_string \"off"\))))
		(_type(_int ~STRING~1281 0 2610(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int scan_chain_mif_file 81 0 2610(_ent(_string \""\))))
		(_type(_int ~STRING~1282 0 2613(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int family_name 82 0 2613(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~1283 0 2615(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int skip_vco 83 0 2615(_ent gms(_string \"off"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2619(_array -3((_dto i 1 i 0)))))
		(_port(_int inclk 84 0 2619(_ent(_in))))
		(_port(_int fbin -3 0 2620(_ent(_in((i 2))))))
		(_port(_int ena -3 0 2621(_ent(_in((i 3))))))
		(_port(_int clkswitch -3 0 2622(_ent(_in((i 2))))))
		(_port(_int areset -3 0 2623(_ent(_in((i 2))))))
		(_port(_int pfdena -3 0 2624(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 2625(_array -3((_dto i 5 i 0)))))
		(_port(_int clkena 85 0 2625(_ent(_in(_string \"111111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 2626(_array -3((_dto i 3 i 0)))))
		(_port(_int extclkena 86 0 2626(_ent(_in(_string \"1111"\)))))
		(_port(_int scanaclr -3 0 2627(_ent(_in((i 2))))))
		(_port(_int scandata -3 0 2628(_ent(_in((i 2))))))
		(_port(_int scanclk -3 0 2629(_ent(_in((i 2))))))
		(_port(_int clk 85 0 2630(_ent(_out))))
		(_port(_int extclk 86 0 2631(_ent(_out))))
		(_port(_int clkbad 84 0 2632(_ent(_out))))
		(_port(_int activeclock -3 0 2633(_ent(_out))))
		(_port(_int locked -3 0 2634(_ent(_out))))
		(_port(_int clkloss -3 0 2635(_ent(_out))))
		(_port(_int scandataout -3 0 2636(_ent(_out))))
		(_port(_int comparator -3 0 2638(_ent(_in((i 2))))))
		(_port(_int enable0 -3 0 2639(_ent(_out))))
		(_port(_int enable1 -3 0 2640(_ent(_out))))
		(_sig(_int i_vco_min -4 0 2647(_arch(_uni))))
		(_sig(_int i_vco_max -4 0 2648(_arch(_uni))))
		(_sig(_int i_vco_center -4 0 2649(_arch(_uni))))
		(_sig(_int i_pfd_min -4 0 2650(_arch(_uni))))
		(_sig(_int i_pfd_max -4 0 2651(_arch(_uni))))
		(_sig(_int l0_ph_val -4 0 2652(_arch(_uni))))
		(_sig(_int l1_ph_val -4 0 2653(_arch(_uni))))
		(_sig(_int g0_ph_val -4 0 2654(_arch(_uni))))
		(_sig(_int g1_ph_val -4 0 2655(_arch(_uni))))
		(_sig(_int g2_ph_val -4 0 2656(_arch(_uni))))
		(_sig(_int g3_ph_val -4 0 2657(_arch(_uni))))
		(_sig(_int e0_ph_val -4 0 2658(_arch(_uni))))
		(_sig(_int e1_ph_val -4 0 2659(_arch(_uni))))
		(_sig(_int e2_ph_val -4 0 2660(_arch(_uni))))
		(_sig(_int e3_ph_val -4 0 2661(_arch(_uni))))
		(_type(_int ~STRING{1~to~2}~13 0 2662(_array -1((_to i 1 i 2)))))
		(_sig(_int i_extclk3_counter 87 0 2662(_arch(_uni(_string \"e3"\)))))
		(_sig(_int i_extclk2_counter 87 0 2663(_arch(_uni(_string \"e2"\)))))
		(_sig(_int i_extclk1_counter 87 0 2664(_arch(_uni(_string \"e1"\)))))
		(_sig(_int i_extclk0_counter 87 0 2665(_arch(_uni(_string \"e0"\)))))
		(_sig(_int i_clk5_counter 87 0 2666(_arch(_uni(_string \"l1"\)))))
		(_sig(_int i_clk4_counter 87 0 2667(_arch(_uni(_string \"l0"\)))))
		(_sig(_int i_clk3_counter 87 0 2668(_arch(_uni(_string \"g3"\)))))
		(_sig(_int i_clk2_counter 87 0 2669(_arch(_uni(_string \"g2"\)))))
		(_sig(_int i_clk1_counter 87 0 2670(_arch(_uni(_string \"g1"\)))))
		(_sig(_int i_clk0_counter 87 0 2671(_arch(_uni(_string \"g0"\)))))
		(_sig(_int i_charge_pump_current -4 0 2672(_arch(_uni))))
		(_sig(_int i_loop_filter_r -4 0 2673(_arch(_uni))))
		(_cnst(_int EGPP_SCAN_CHAIN -2 0 2678(_arch((i 289)))))
		(_cnst(_int GPP_SCAN_CHAIN -2 0 2679(_arch((i 193)))))
		(_cnst(_int TRST -5 0 2680(_arch((ps 4662219572839972864)))))
		(_cnst(_int TRSTCLK -5 0 2681(_arch((ps 4662219572839972864)))))
		(_sig(_int vcc -3 0 2685(_arch(_uni((i 3))))))
		(_sig(_int fbclk -3 0 2687(_arch(_uni)(_event))))
		(_sig(_int refclk -3 0 2688(_arch(_uni)(_event))))
		(_sig(_int l0_clk -3 0 2690(_arch(_uni)(_event))))
		(_sig(_int l1_clk -3 0 2691(_arch(_uni)(_event))))
		(_sig(_int g0_clk -3 0 2692(_arch(_uni)(_event))))
		(_sig(_int g1_clk -3 0 2693(_arch(_uni))))
		(_sig(_int g2_clk -3 0 2694(_arch(_uni))))
		(_sig(_int g3_clk -3 0 2695(_arch(_uni))))
		(_sig(_int e0_clk -3 0 2696(_arch(_uni))))
		(_sig(_int e1_clk -3 0 2697(_arch(_uni))))
		(_sig(_int e2_clk -3 0 2698(_arch(_uni))))
		(_sig(_int e3_clk -3 0 2699(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 2701(_array -3((_dto i 7 i 0)))))
		(_sig(_int vco_out 88 0 2701(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_val -2 0 2704(_arch(_uni((i 1))))))
		(_sig(_int m_val_tmp -2 0 2705(_arch(_uni((i 1))))))
		(_sig(_int m2_val -2 0 2706(_arch(_uni((i 1))))))
		(_sig(_int n_val -2 0 2707(_arch(_uni((i 1))))))
		(_sig(_int n_val_tmp -2 0 2708(_arch(_uni((i 1))))))
		(_sig(_int n2_val -2 0 2709(_arch(_uni((i 1))))))
		(_sig(_int m_time_delay_val -2 0 2710(_arch(_uni((i 0))))))
		(_sig(_int n_time_delay_val -2 0 2710(_arch(_uni((i 0))))))
		(_sig(_int m_ph_val -2 0 2711(_arch(_uni((i 0))))))
		(_sig(_int m_initial_val -2 0 2712(_arch(_uni(_code 114)))))
		(_sig(_int l0_initial_val -2 0 2714(_arch(_uni(_code 115)))))
		(_sig(_int l1_initial_val -2 0 2715(_arch(_uni(_code 116)))))
		(_sig(_int l0_high_val -2 0 2716(_arch(_uni(_code 117)))))
		(_sig(_int l1_high_val -2 0 2717(_arch(_uni(_code 118)))))
		(_sig(_int l0_low_val -2 0 2718(_arch(_uni(_code 119)))))
		(_sig(_int l1_low_val -2 0 2719(_arch(_uni(_code 120)))))
		(_type(_int ~STRING{1~to~6}~13 0 2720(_array -1((_to i 1 i 6)))))
		(_sig(_int l0_mode_val 89 0 2720(_arch(_uni(_string \"bypass"\)))))
		(_sig(_int l1_mode_val 89 0 2721(_arch(_uni(_string \"bypass"\)))))
		(_sig(_int l0_time_delay_val -2 0 2722(_arch(_uni(_code 121)))))
		(_sig(_int l1_time_delay_val -2 0 2723(_arch(_uni(_code 122)))))
		(_sig(_int g0_initial_val -2 0 2725(_arch(_uni(_code 123)))))
		(_sig(_int g1_initial_val -2 0 2726(_arch(_uni(_code 124)))))
		(_sig(_int g2_initial_val -2 0 2727(_arch(_uni(_code 125)))))
		(_sig(_int g3_initial_val -2 0 2728(_arch(_uni(_code 126)))))
		(_sig(_int g0_high_val -2 0 2729(_arch(_uni(_code 127)))))
		(_sig(_int g1_high_val -2 0 2730(_arch(_uni(_code 128)))))
		(_sig(_int g2_high_val -2 0 2731(_arch(_uni(_code 129)))))
		(_sig(_int g3_high_val -2 0 2732(_arch(_uni(_code 130)))))
		(_sig(_int g0_mode_val 89 0 2733(_arch(_uni(_string \"bypass"\)))))
		(_sig(_int g1_mode_val 89 0 2734(_arch(_uni(_string \"bypass"\)))))
		(_sig(_int g2_mode_val 89 0 2735(_arch(_uni(_string \"bypass"\)))))
		(_sig(_int g3_mode_val 89 0 2736(_arch(_uni(_string \"bypass"\)))))
		(_sig(_int g0_low_val -2 0 2737(_arch(_uni(_code 131)))))
		(_sig(_int g1_low_val -2 0 2738(_arch(_uni(_code 132)))))
		(_sig(_int g2_low_val -2 0 2739(_arch(_uni(_code 133)))))
		(_sig(_int g3_low_val -2 0 2740(_arch(_uni(_code 134)))))
		(_sig(_int g0_time_delay_val -2 0 2741(_arch(_uni(_code 135)))))
		(_sig(_int g1_time_delay_val -2 0 2742(_arch(_uni(_code 136)))))
		(_sig(_int g2_time_delay_val -2 0 2743(_arch(_uni(_code 137)))))
		(_sig(_int g3_time_delay_val -2 0 2744(_arch(_uni(_code 138)))))
		(_sig(_int e0_initial_val -2 0 2746(_arch(_uni(_code 139)))))
		(_sig(_int e1_initial_val -2 0 2747(_arch(_uni(_code 140)))))
		(_sig(_int e2_initial_val -2 0 2748(_arch(_uni(_code 141)))))
		(_sig(_int e3_initial_val -2 0 2749(_arch(_uni(_code 142)))))
		(_sig(_int e0_high_val -2 0 2750(_arch(_uni(_code 143)))))
		(_sig(_int e1_high_val -2 0 2751(_arch(_uni(_code 144)))))
		(_sig(_int e2_high_val -2 0 2752(_arch(_uni(_code 145)))))
		(_sig(_int e3_high_val -2 0 2753(_arch(_uni(_code 146)))))
		(_sig(_int e0_low_val -2 0 2754(_arch(_uni(_code 147)))))
		(_sig(_int e1_low_val -2 0 2755(_arch(_uni(_code 148)))))
		(_sig(_int e2_low_val -2 0 2756(_arch(_uni(_code 149)))))
		(_sig(_int e3_low_val -2 0 2757(_arch(_uni(_code 150)))))
		(_sig(_int e0_time_delay_val -2 0 2758(_arch(_uni(_code 151)))))
		(_sig(_int e1_time_delay_val -2 0 2759(_arch(_uni(_code 152)))))
		(_sig(_int e2_time_delay_val -2 0 2760(_arch(_uni(_code 153)))))
		(_sig(_int e3_time_delay_val -2 0 2761(_arch(_uni(_code 154)))))
		(_sig(_int e0_mode_val 89 0 2762(_arch(_uni(_string \"bypass"\)))))
		(_sig(_int e1_mode_val 89 0 2763(_arch(_uni(_string \"bypass"\)))))
		(_sig(_int e2_mode_val 89 0 2764(_arch(_uni(_string \"bypass"\)))))
		(_sig(_int e3_mode_val 89 0 2765(_arch(_uni(_string \"bypass"\)))))
		(_sig(_int m_mode_val 89 0 2767(_arch(_uni(_string \"      "\)))))
		(_sig(_int m2_mode_val 89 0 2768(_arch(_uni(_string \"      "\)))))
		(_sig(_int n_mode_val 89 0 2769(_arch(_uni(_string \"      "\)))))
		(_sig(_int n2_mode_val 89 0 2770(_arch(_uni(_string \"      "\)))))
		(_sig(_int cntr_e0_initial -2 0 2772(_arch(_uni((i 1))))))
		(_sig(_int cntr_e1_initial -2 0 2773(_arch(_uni((i 1))))))
		(_sig(_int cntr_e2_initial -2 0 2774(_arch(_uni((i 1))))))
		(_sig(_int cntr_e3_initial -2 0 2775(_arch(_uni((i 1))))))
		(_sig(_int ext_fbk_delay -2 0 2776(_arch(_uni((i 0))))))
		(_sig(_int cntr_e0_delay -2 0 2777(_arch(_uni((i 0))))))
		(_sig(_int cntr_e1_delay -2 0 2778(_arch(_uni((i 0))))))
		(_sig(_int cntr_e2_delay -2 0 2779(_arch(_uni((i 0))))))
		(_sig(_int cntr_e3_delay -2 0 2780(_arch(_uni((i 0))))))
		(_sig(_int transfer -3 0 2782(_arch(_uni((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{288~downto~0}~13 0 2784(_array -3((_dto i 288 i 0)))))
		(_sig(_int scan_data 90 0 2784(_arch(_uni((_others(i 2)))))))
		(_sig(_int ena0 -3 0 2785(_arch(_uni))))
		(_sig(_int ena1 -3 0 2786(_arch(_uni))))
		(_sig(_int ena2 -3 0 2787(_arch(_uni))))
		(_sig(_int ena3 -3 0 2788(_arch(_uni))))
		(_sig(_int ena4 -3 0 2789(_arch(_uni))))
		(_sig(_int ena5 -3 0 2790(_arch(_uni))))
		(_sig(_int extena0 -3 0 2791(_arch(_uni))))
		(_sig(_int extena1 -3 0 2792(_arch(_uni))))
		(_sig(_int extena2 -3 0 2793(_arch(_uni))))
		(_sig(_int extena3 -3 0 2794(_arch(_uni))))
		(_sig(_int clk0_tmp -3 0 2796(_arch(_uni))))
		(_sig(_int clk1_tmp -3 0 2797(_arch(_uni))))
		(_sig(_int clk2_tmp -3 0 2798(_arch(_uni))))
		(_sig(_int clk3_tmp -3 0 2799(_arch(_uni))))
		(_sig(_int clk4_tmp -3 0 2800(_arch(_uni))))
		(_sig(_int clk5_tmp -3 0 2801(_arch(_uni))))
		(_sig(_int extclk0_tmp -3 0 2802(_arch(_uni))))
		(_sig(_int extclk1_tmp -3 0 2803(_arch(_uni))))
		(_sig(_int extclk2_tmp -3 0 2804(_arch(_uni))))
		(_sig(_int extclk3_tmp -3 0 2805(_arch(_uni))))
		(_sig(_int not_clk0_tmp -3 0 2807(_arch(_uni))))
		(_sig(_int not_clk1_tmp -3 0 2808(_arch(_uni))))
		(_sig(_int not_clk2_tmp -3 0 2809(_arch(_uni))))
		(_sig(_int not_clk3_tmp -3 0 2810(_arch(_uni))))
		(_sig(_int not_clk4_tmp -3 0 2811(_arch(_uni))))
		(_sig(_int not_clk5_tmp -3 0 2812(_arch(_uni))))
		(_sig(_int not_extclk0_tmp -3 0 2814(_arch(_uni))))
		(_sig(_int not_extclk1_tmp -3 0 2815(_arch(_uni))))
		(_sig(_int not_extclk2_tmp -3 0 2816(_arch(_uni))))
		(_sig(_int not_extclk3_tmp -3 0 2817(_arch(_uni))))
		(_sig(_int clkin -3 0 2819(_arch(_uni((i 2)))(_event))))
		(_sig(_int gate_locked -3 0 2820(_arch(_uni((i 2))))))
		(_sig(_int lock -3 0 2821(_arch(_uni((i 2))))))
		(_sig(_int about_to_lock -6 0 2822(_arch(_uni((i 0))))))
		(_sig(_int quiet_period_violation -6 0 2823(_arch(_uni((i 0))))))
		(_sig(_int reconfig_err -6 0 2824(_arch(_uni((i 0))))))
		(_sig(_int scanclr_violation -6 0 2825(_arch(_uni((i 0))))))
		(_sig(_int scanclr_clk_violation -6 0 2826(_arch(_uni((i 0))))))
		(_sig(_int inclk_l0 -3 0 2828(_arch(_uni))))
		(_sig(_int inclk_l1 -3 0 2829(_arch(_uni))))
		(_sig(_int inclk_g0 -3 0 2830(_arch(_uni))))
		(_sig(_int inclk_g1 -3 0 2831(_arch(_uni))))
		(_sig(_int inclk_g2 -3 0 2832(_arch(_uni))))
		(_sig(_int inclk_g3 -3 0 2833(_arch(_uni))))
		(_sig(_int inclk_e0 -3 0 2834(_arch(_uni))))
		(_sig(_int inclk_e1 -3 0 2835(_arch(_uni))))
		(_sig(_int inclk_e2 -3 0 2836(_arch(_uni))))
		(_sig(_int inclk_e3 -3 0 2837(_arch(_uni))))
		(_sig(_int inclk_m -3 0 2838(_arch(_uni))))
		(_sig(_int devpor -3 0 2839(_arch(_uni))))
		(_sig(_int devclrn -3 0 2840(_arch(_uni))))
		(_sig(_int inclk0_ipd -3 0 2842(_arch(_uni)(_event))))
		(_sig(_int inclk1_ipd -3 0 2843(_arch(_uni)(_event))))
		(_sig(_int ena_ipd -3 0 2844(_arch(_uni)(_event))))
		(_sig(_int pfdena_ipd -3 0 2845(_arch(_uni)(_event))))
		(_sig(_int comparator_ipd -3 0 2846(_arch(_uni))))
		(_sig(_int areset_ipd -3 0 2847(_arch(_uni)(_event))))
		(_sig(_int fbin_ipd -3 0 2848(_arch(_uni))))
		(_sig(_int clkena0_ipd -3 0 2849(_arch(_uni))))
		(_sig(_int clkena1_ipd -3 0 2850(_arch(_uni))))
		(_sig(_int clkena2_ipd -3 0 2851(_arch(_uni))))
		(_sig(_int clkena3_ipd -3 0 2852(_arch(_uni))))
		(_sig(_int clkena4_ipd -3 0 2853(_arch(_uni))))
		(_sig(_int clkena5_ipd -3 0 2854(_arch(_uni))))
		(_sig(_int extclkena0_ipd -3 0 2855(_arch(_uni))))
		(_sig(_int extclkena1_ipd -3 0 2856(_arch(_uni))))
		(_sig(_int extclkena2_ipd -3 0 2857(_arch(_uni))))
		(_sig(_int extclkena3_ipd -3 0 2858(_arch(_uni))))
		(_sig(_int scanclk_ipd -3 0 2859(_arch(_uni)(_event))))
		(_sig(_int scanaclr_ipd -3 0 2860(_arch(_uni)(_event))))
		(_sig(_int scandata_ipd -3 0 2861(_arch(_uni))))
		(_sig(_int clkswitch_ipd -3 0 2862(_arch(_uni)(_event))))
		(_sig(_int lvds_dffa_clk -3 0 2864(_arch(_uni))))
		(_sig(_int lvds_dffb_clk -3 0 2865(_arch(_uni))))
		(_sig(_int lvds_dffc_clk -3 0 2866(_arch(_uni))))
		(_sig(_int lvds_dffd_clk -3 0 2867(_arch(_uni))))
		(_sig(_int dffa_out -3 0 2868(_arch(_uni((i 2))))))
		(_sig(_int dffb_out -3 0 2869(_arch(_uni((i 2))))))
		(_sig(_int dffc_out -3 0 2870(_arch(_uni((i 2))))))
		(_sig(_int dffd_out -3 0 2871(_arch(_uni((i 2))))))
		(_sig(_int nce_temp -3 0 2872(_arch(_uni((i 2))))))
		(_sig(_int nce_l0 -3 0 2873(_arch(_uni((i 2))))))
		(_sig(_int nce_l1 -3 0 2874(_arch(_uni((i 2))))))
		(_sig(_int inclk_l0_dly1 -3 0 2876(_arch(_uni((i 2))))))
		(_sig(_int inclk_l0_dly2 -3 0 2877(_arch(_uni((i 2))))))
		(_sig(_int inclk_l0_dly3 -3 0 2878(_arch(_uni((i 2))))))
		(_sig(_int inclk_l0_dly4 -3 0 2879(_arch(_uni((i 2))))))
		(_sig(_int inclk_l0_dly5 -3 0 2880(_arch(_uni((i 2))))))
		(_sig(_int inclk_l0_dly6 -3 0 2881(_arch(_uni((i 2)))(_event))))
		(_sig(_int inclk_l1_dly1 -3 0 2882(_arch(_uni((i 2))))))
		(_sig(_int inclk_l1_dly2 -3 0 2883(_arch(_uni((i 2))))))
		(_sig(_int inclk_l1_dly3 -3 0 2884(_arch(_uni((i 2))))))
		(_sig(_int inclk_l1_dly4 -3 0 2885(_arch(_uni((i 2))))))
		(_sig(_int inclk_l1_dly5 -3 0 2886(_arch(_uni((i 2))))))
		(_sig(_int inclk_l1_dly6 -3 0 2887(_arch(_uni((i 2)))(_event))))
		(_sig(_int sig_offset -5 0 2890(_arch(_uni((ps 0))))))
		(_sig(_int sig_refclk_time -5 0 2891(_arch(_uni((ps 0))))))
		(_sig(_int sig_fbclk_time -5 0 2892(_arch(_uni((ps 0))))))
		(_sig(_int sig_fbclk_period -5 0 2893(_arch(_uni((ps 0))))))
		(_sig(_int sig_vco_period_was_phase_adjusted -6 0 2894(_arch(_uni((i 0))))))
		(_sig(_int sig_phase_adjust_was_scheduled -6 0 2895(_arch(_uni((i 0))))))
		(_sig(_int sig_stop_vco -3 0 2896(_arch(_uni((i 2))))))
		(_sig(_int sig_m_times_vco_period -5 0 2897(_arch(_uni((ps 0))))))
		(_sig(_int sig_new_m_times_vco_period -5 0 2898(_arch(_uni((ps 0))))))
		(_sig(_int sig_got_refclk_posedge -6 0 2899(_arch(_uni((i 0))))))
		(_sig(_int sig_got_fbclk_posedge -6 0 2900(_arch(_uni((i 0))))))
		(_sig(_int sig_got_second_refclk -6 0 2901(_arch(_uni((i 0))))))
		(_sig(_int sig_current_clock 89 0 2902(_arch(_uni))))
		(_sig(_int m_delay -2 0 2904(_arch(_uni((i 0))))))
		(_sig(_int n_delay -2 0 2905(_arch(_uni((i 0))))))
		(_sig(_int sig_curr_clock 89 0 2907(_arch(_uni(_code 155)))))
		(_sig(_int scan_chain_length -2 0 2908(_arch(_uni((i 193))))))
		(_sig(_int ext_fbk_cntr_high -2 0 2910(_arch(_uni((i 0))))))
		(_sig(_int ext_fbk_cntr_low -2 0 2911(_arch(_uni((i 0))))))
		(_sig(_int ext_fbk_cntr_delay -2 0 2912(_arch(_uni((i 0))))))
		(_sig(_int ext_fbk_cntr_ph -2 0 2913(_arch(_uni((i 0))))))
		(_sig(_int ext_fbk_cntr_initial -2 0 2914(_arch(_uni((i 1))))))
		(_sig(_int ext_fbk_cntr 87 0 2915(_arch(_uni(_string \"e0"\)))))
		(_sig(_int ext_fbk_cntr_mode 89 0 2916(_arch(_uni(_string \"bypass"\)))))
		(_sig(_int enable0_tmp -3 0 2918(_arch(_uni((i 2))))))
		(_sig(_int enable1_tmp -3 0 2919(_arch(_uni((i 2))))))
		(_sig(_int reset_low -3 0 2920(_arch(_uni((i 2))))))
		(_sig(_int scandataout_tmp -3 0 2922(_arch(_uni((i 2))))))
		(_sig(_int sdataout_trig -3 0 2923(_arch(_uni((i 2)))(_event))))
		(_sig(_int sdataout_rst_trig -3 0 2924(_arch(_uni((i 2)))(_event))))
		(_sig(_int sig_refclk_period -5 0 2926(_arch(_uni(_code 156)))))
		(_sig(_int schedule_vco -3 0 2928(_arch(_uni((i 2)))(_event))))
		(_sig(_int areset_ena_sig -3 0 2930(_arch(_uni((i 2))))))
		(_sig(_int done_with_param_calc -6 0 2931(_arch(_uni((i 0))))))
		(_var(_int l0_got_first_rising_edge -6 0 3272(_prcs 53((i 0)))))
		(_var(_int l0_count -2 0 3273(_prcs 53((i 1)))))
		(_var(_int l0_tmp -3 0 3274(_prcs 53((i 2)))))
		(_var(_int l1_tmp -3 0 3274(_prcs 53((i 2)))))
		(_var(_int l1_got_first_rising_edge -6 0 3275(_prcs 53((i 0)))))
		(_var(_int l1_count -2 0 3276(_prcs 53((i 1)))))
		(_var(_int count -2 0 3346(_prcs 54((i 0)))))
		(_var(_int output -3 0 3347(_prcs 54((i 2)))))
		(_var(_int init -6 0 3367(_prcs 56((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 3368(_array -3((_dto i 8 i 0)))))
		(_var(_int low 91 0 3368(_prcs 56)))
		(_var(_int high 91 0 3368(_prcs 56)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 3369(_array -3((_dto i 3 i 0)))))
		(_var(_int delay_chain 92 0 3369(_prcs 56)))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 3370(_array -3((_to i 0 i 3)))))
		(_var(_int mn_delay_chain 93 0 3370(_prcs 56)))
		(_type(_int ~STRING{1~to~6}~132 0 3371(_array -1((_to i 1 i 6)))))
		(_var(_int mode 94 0 3371(_prcs 56(_string \"bypass"\))))
		(_var(_int delay_val -2 0 3372(_prcs 56((i 0)))))
		(_var(_int is_error -6 0 3373(_prcs 56((i 0)))))
		(_var(_int buf -7 0 3374(_prcs 56)))
		(_var(_int i_m_initial -4 0 3378(_prcs 56)))
		(_var(_int i_m -2 0 3379(_prcs 56((i 1)))))
		(_var(_int i_n -4 0 3380(_prcs 56((i 1)))))
		(_var(_int i_m2 -4 0 3381(_prcs 56)))
		(_var(_int i_n2 -4 0 3382(_prcs 56)))
		(_var(_int i_ss -4 0 3383(_prcs 56)))
		(_var(_int i_l0_high -4 0 3384(_prcs 56)))
		(_var(_int i_l1_high -4 0 3385(_prcs 56)))
		(_var(_int i_g0_high -4 0 3386(_prcs 56)))
		(_var(_int i_g1_high -4 0 3387(_prcs 56)))
		(_var(_int i_g2_high -4 0 3388(_prcs 56)))
		(_var(_int i_g3_high -4 0 3389(_prcs 56)))
		(_var(_int i_e0_high -4 0 3390(_prcs 56)))
		(_var(_int i_e1_high -4 0 3391(_prcs 56)))
		(_var(_int i_e2_high -4 0 3392(_prcs 56)))
		(_var(_int i_e3_high -4 0 3393(_prcs 56)))
		(_var(_int i_l0_low -4 0 3394(_prcs 56)))
		(_var(_int i_l1_low -4 0 3395(_prcs 56)))
		(_var(_int i_g0_low -4 0 3396(_prcs 56)))
		(_var(_int i_g1_low -4 0 3397(_prcs 56)))
		(_var(_int i_g2_low -4 0 3398(_prcs 56)))
		(_var(_int i_g3_low -4 0 3399(_prcs 56)))
		(_var(_int i_e0_low -4 0 3400(_prcs 56)))
		(_var(_int i_e1_low -4 0 3401(_prcs 56)))
		(_var(_int i_e2_low -4 0 3402(_prcs 56)))
		(_var(_int i_e3_low -4 0 3403(_prcs 56)))
		(_var(_int i_l0_initial -4 0 3404(_prcs 56)))
		(_var(_int i_l1_initial -4 0 3405(_prcs 56)))
		(_var(_int i_g0_initial -4 0 3406(_prcs 56)))
		(_var(_int i_g1_initial -4 0 3407(_prcs 56)))
		(_var(_int i_g2_initial -4 0 3408(_prcs 56)))
		(_var(_int i_g3_initial -4 0 3409(_prcs 56)))
		(_var(_int i_e0_initial -4 0 3410(_prcs 56)))
		(_var(_int i_e1_initial -4 0 3411(_prcs 56)))
		(_var(_int i_e2_initial -4 0 3412(_prcs 56)))
		(_var(_int i_e3_initial -4 0 3413(_prcs 56)))
		(_type(_int ~STRING{1~to~6}~134 0 3414(_array -1((_to i 1 i 6)))))
		(_var(_int i_l0_mode 95 0 3414(_prcs 56)))
		(_type(_int ~STRING{1~to~6}~136 0 3415(_array -1((_to i 1 i 6)))))
		(_var(_int i_l1_mode 96 0 3415(_prcs 56)))
		(_type(_int ~STRING{1~to~6}~138 0 3416(_array -1((_to i 1 i 6)))))
		(_var(_int i_g0_mode 97 0 3416(_prcs 56)))
		(_type(_int ~STRING{1~to~6}~1310 0 3417(_array -1((_to i 1 i 6)))))
		(_var(_int i_g1_mode 98 0 3417(_prcs 56)))
		(_type(_int ~STRING{1~to~6}~1312 0 3418(_array -1((_to i 1 i 6)))))
		(_var(_int i_g2_mode 99 0 3418(_prcs 56)))
		(_type(_int ~STRING{1~to~6}~1314 0 3419(_array -1((_to i 1 i 6)))))
		(_var(_int i_g3_mode 100 0 3419(_prcs 56)))
		(_type(_int ~STRING{1~to~6}~1316 0 3420(_array -1((_to i 1 i 6)))))
		(_var(_int i_e0_mode 101 0 3420(_prcs 56)))
		(_type(_int ~STRING{1~to~6}~1318 0 3421(_array -1((_to i 1 i 6)))))
		(_var(_int i_e1_mode 102 0 3421(_prcs 56)))
		(_type(_int ~STRING{1~to~6}~1320 0 3422(_array -1((_to i 1 i 6)))))
		(_var(_int i_e2_mode 103 0 3422(_prcs 56)))
		(_type(_int ~STRING{1~to~6}~1322 0 3423(_array -1((_to i 1 i 6)))))
		(_var(_int i_e3_mode 104 0 3423(_prcs 56)))
		(_var(_int max_neg_abs -2 0 3424(_prcs 56((i 0)))))
		(_var(_int i_l0_time_delay -4 0 3425(_prcs 56)))
		(_var(_int i_l1_time_delay -4 0 3426(_prcs 56)))
		(_var(_int i_g0_time_delay -4 0 3427(_prcs 56)))
		(_var(_int i_g1_time_delay -4 0 3428(_prcs 56)))
		(_var(_int i_g2_time_delay -4 0 3429(_prcs 56)))
		(_var(_int i_g3_time_delay -4 0 3430(_prcs 56)))
		(_var(_int i_e0_time_delay -4 0 3431(_prcs 56)))
		(_var(_int i_e1_time_delay -4 0 3432(_prcs 56)))
		(_var(_int i_e2_time_delay -4 0 3433(_prcs 56)))
		(_var(_int i_e3_time_delay -4 0 3434(_prcs 56)))
		(_var(_int i_m_time_delay -4 0 3435(_prcs 56)))
		(_var(_int i_n_time_delay -4 0 3436(_prcs 56)))
		(_var(_int i_l0_ph -4 0 3437(_prcs 56)))
		(_var(_int i_l1_ph -4 0 3438(_prcs 56)))
		(_var(_int i_g0_ph -4 0 3439(_prcs 56)))
		(_var(_int i_g1_ph -4 0 3440(_prcs 56)))
		(_var(_int i_g2_ph -4 0 3441(_prcs 56)))
		(_var(_int i_g3_ph -4 0 3442(_prcs 56)))
		(_var(_int i_e0_ph -4 0 3443(_prcs 56)))
		(_var(_int i_e1_ph -4 0 3444(_prcs 56)))
		(_var(_int i_e2_ph -4 0 3445(_prcs 56)))
		(_var(_int i_e3_ph -4 0 3446(_prcs 56)))
		(_var(_int i_m_ph -4 0 3447(_prcs 56)))
		(_var(_int output_count -4 0 3448(_prcs 56)))
		(_var(_int new_divisor -4 0 3449(_prcs 56)))
		(_var(_int i_clk0_mult_by -2 0 3452(_prcs 56((i 1)))))
		(_var(_int i_clk0_div_by -2 0 3453(_prcs 56((i 1)))))
		(_var(_int i_clk1_mult_by -2 0 3454(_prcs 56((i 1)))))
		(_var(_int i_clk1_div_by -2 0 3455(_prcs 56((i 1)))))
		(_var(_int i_clk2_mult_by -2 0 3456(_prcs 56((i 1)))))
		(_var(_int i_clk2_div_by -2 0 3457(_prcs 56((i 1)))))
		(_var(_int i_clk3_mult_by -2 0 3458(_prcs 56((i 1)))))
		(_var(_int i_clk3_div_by -2 0 3459(_prcs 56((i 1)))))
		(_var(_int i_clk4_mult_by -2 0 3460(_prcs 56((i 1)))))
		(_var(_int i_clk4_div_by -2 0 3461(_prcs 56((i 1)))))
		(_var(_int i_clk5_mult_by -2 0 3462(_prcs 56((i 1)))))
		(_var(_int i_clk5_div_by -2 0 3463(_prcs 56((i 1)))))
		(_var(_int i_extclk0_mult_by -2 0 3464(_prcs 56((i 1)))))
		(_var(_int i_extclk0_div_by -2 0 3465(_prcs 56((i 1)))))
		(_var(_int i_extclk1_mult_by -2 0 3466(_prcs 56((i 1)))))
		(_var(_int i_extclk1_div_by -2 0 3467(_prcs 56((i 1)))))
		(_var(_int i_extclk2_mult_by -2 0 3468(_prcs 56((i 1)))))
		(_var(_int i_extclk2_div_by -2 0 3469(_prcs 56((i 1)))))
		(_var(_int i_extclk3_mult_by -2 0 3470(_prcs 56((i 1)))))
		(_var(_int i_extclk3_div_by -2 0 3471(_prcs 56((i 1)))))
		(_var(_int max_d_value -2 0 3472(_prcs 56((i 1)))))
		(_var(_int new_multiplier -2 0 3473(_prcs 56((i 1)))))
		(_var(_int i_clk0_phase_shift -2 0 3476(_prcs 56((i 1)))))
		(_var(_int i_clk1_phase_shift -2 0 3477(_prcs 56((i 1)))))
		(_var(_int i_clk2_phase_shift -2 0 3478(_prcs 56((i 1)))))
		(_var(_int sched_time -5 0 4570(_prcs 57((ps 0)))))
		(_type(_int time_array 0 4572(_array -5((_to i 0 i 7)))))
		(_var(_int init -6 0 4573(_prcs 57((i 1)))))
		(_var(_int refclk_period -5 0 4574(_prcs 57)))
		(_var(_int primary_clock_frequency -5 0 4575(_prcs 57)))
		(_var(_int m_times_vco_period -5 0 4576(_prcs 57)))
		(_var(_int new_m_times_vco_period -5 0 4577(_prcs 57)))
		(_var(_int phase_shift 105 0 4579(_prcs 57((_others(ps 0))))))
		(_var(_int last_phase_shift 105 0 4580(_prcs 57((_others(ps 0))))))
		(_var(_int l_index -2 0 4582(_prcs 57((i 1)))))
		(_var(_int cycle_to_adjust -2 0 4583(_prcs 57((i 0)))))
		(_var(_int stop_vco -6 0 4585(_prcs 57((i 0)))))
		(_var(_int locked_tmp -3 0 4587(_prcs 57((i 2)))))
		(_var(_int pll_is_locked -6 0 4588(_prcs 57((i 0)))))
		(_var(_int pll_about_to_lock -6 0 4589(_prcs 57((i 0)))))
		(_var(_int cycles_to_lock -2 0 4590(_prcs 57((i 0)))))
		(_var(_int cycles_to_unlock -2 0 4591(_prcs 57((i 0)))))
		(_var(_int got_first_refclk -6 0 4593(_prcs 57((i 0)))))
		(_var(_int got_second_refclk -6 0 4594(_prcs 57((i 0)))))
		(_var(_int got_first_fbclk -6 0 4595(_prcs 57((i 0)))))
		(_var(_int refclk_time -5 0 4597(_prcs 57((ps 0)))))
		(_var(_int fbclk_time -5 0 4598(_prcs 57((ps 0)))))
		(_var(_int first_fbclk_time -5 0 4599(_prcs 57((ps 0)))))
		(_var(_int fbclk_period -5 0 4601(_prcs 57((ps 0)))))
		(_var(_int first_schedule -6 0 4603(_prcs 57((i 1)))))
		(_var(_int schedule_offset -6 0 4604(_prcs 57((i 1)))))
		(_var(_int vco_val -3 0 4606(_prcs 57((i 2)))))
		(_var(_int vco_period_was_phase_adjusted -6 0 4607(_prcs 57((i 0)))))
		(_var(_int phase_adjust_was_scheduled -6 0 4608(_prcs 57((i 0)))))
		(_var(_int loop_xplier -2 0 4610(_prcs 57)))
		(_var(_int loop_initial -2 0 4611(_prcs 57((i 0)))))
		(_var(_int loop_ph -2 0 4612(_prcs 57((i 0)))))
		(_var(_int loop_time_delay -2 0 4613(_prcs 57((i 0)))))
		(_var(_int initial_delay -5 0 4615(_prcs 57((ps 0)))))
		(_var(_int vco_per -5 0 4616(_prcs 57)))
		(_var(_int tmp_rem -2 0 4617(_prcs 57)))
		(_var(_int my_rem -2 0 4618(_prcs 57)))
		(_var(_int fbk_phase -2 0 4619(_prcs 57((i 0)))))
		(_var(_int pull_back_ext_fbk_cntr -2 0 4621(_prcs 57((i 0)))))
		(_var(_int pull_back_M -2 0 4622(_prcs 57((i 0)))))
		(_var(_int total_pull_back -2 0 4623(_prcs 57((i 0)))))
		(_var(_int fbk_delay -2 0 4624(_prcs 57((i 0)))))
		(_var(_int offset -5 0 4626(_prcs 57((ps 0)))))
		(_var(_int tmp_vco_per -2 0 4628(_prcs 57((i 0)))))
		(_var(_int high_time -5 0 4629(_prcs 57)))
		(_var(_int low_time -5 0 4630(_prcs 57)))
		(_var(_int got_refclk_posedge -6 0 4632(_prcs 57((i 0)))))
		(_var(_int got_fbclk_posedge -6 0 4633(_prcs 57((i 0)))))
		(_var(_int inclk_out_of_range -6 0 4634(_prcs 57((i 0)))))
		(_var(_int no_warn -6 0 4635(_prcs 57((i 0)))))
		(_var(_int init_clks -6 0 4636(_prcs 57((i 1)))))
		(_var(_int ext_fbk_cntr_modulus -2 0 4637(_prcs 57((i 1)))))
		(_var(_int pll_is_in_reset -6 0 4638(_prcs 57((i 0)))))
		(_var(_int other_clock_value -3 0 4641(_prcs 57((i 2)))))
		(_var(_int other_clock_last_value -3 0 4642(_prcs 57)))
		(_type(_int ~STRING{1~to~6}~1325 0 4643(_array -1((_to i 1 i 6)))))
		(_var(_int current_clock 106 0 4643(_prcs 57(_code 157))))
		(_var(_int clk0_count -2 0 4644(_prcs 57((i 0)))))
		(_var(_int clk1_count -2 0 4644(_prcs 57((i 0)))))
		(_var(_int clk0_is_bad -3 0 4645(_prcs 57((i 2)))))
		(_var(_int clk1_is_bad -3 0 4645(_prcs 57((i 2)))))
		(_var(_int primary_clk_is_bad -6 0 4646(_prcs 57((i 0)))))
		(_var(_int current_clk_is_bad -6 0 4647(_prcs 57((i 0)))))
		(_var(_int got_curr_clk_falling_edge_after_clkswitch -6 0 4648(_prcs 57((i 0)))))
		(_var(_int switch_over_count -2 0 4649(_prcs 57((i 0)))))
		(_var(_int active_clock -3 0 4650(_prcs 57((i 2)))))
		(_var(_int external_switch -6 0 4651(_prcs 57((i 0)))))
		(_var(_int j -2 0 5244(_prcs 58((i 0)))))
		(_var(_int pll_in_quiet_period -6 0 5245(_prcs 58((i 0)))))
		(_var(_int start_quiet_time -5 0 5246(_prcs 58((ps 0)))))
		(_var(_int quiet_time -5 0 5247(_prcs 58((ps 0)))))
		(_var(_int scanclr_rising_time -5 0 5248(_prcs 58((ps 0)))))
		(_var(_int scanclr_falling_time -5 0 5249(_prcs 58((ps 0)))))
		(_var(_int got_first_scanclk_after_scanclr_inactive_edge -6 0 5250(_prcs 58((i 0)))))
		(_var(_int scan_chain_being_reset -6 0 5251(_prcs 58((i 0)))))
		(_type(_int ~STRING{1~to~6}~1332 0 5253(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1334 0 5254(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1336 0 5255(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1338 0 5256(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1340 0 5257(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1342 0 5258(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1344 0 5259(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1346 0 5260(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1348 0 5261(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1350 0 5262(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1352 0 5253(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1354 0 5254(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1356 0 5255(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1358 0 5256(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1360 0 5257(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1362 0 5258(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1364 0 5259(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1366 0 5260(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1368 0 5261(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1370 0 5262(_array -1((_to i 1 i 6)))))
		(_prcs
			(line__3014(_arch 21 0 3014(_assignment(_trgt(36)))))
			(line__3015(_arch 22 0 3015(_assignment(_trgt(37)))))
			(line__3016(_arch 23 0 3016(_assignment(_trgt(38)))))
			(line__3017(_arch 24 0 3017(_assignment(_trgt(39)))))
			(line__3018(_arch 25 0 3018(_assignment(_trgt(40)))))
			(line__3019(_arch 26 0 3019(_assignment(_trgt(41)))))
			(line__3020(_arch 27 0 3020(_assignment(_trgt(42)))))
			(line__3021(_arch 28 0 3021(_assignment(_trgt(43)))))
			(line__3022(_arch 29 0 3022(_assignment(_trgt(44)))))
			(line__3023(_arch 30 0 3023(_assignment(_trgt(45)))))
			(line__3028(_arch 31 0 3028(_assignment(_trgt(185))(_sens(61)(70)(153)(154)(155)(156)))))
			(line__3034(_arch 32 0 3034(_assignment(_trgt(254)))))
			(line__3040(_arch 33 0 3040(_assignment(_trgt(249))(_sens(106)(107)(108)(109)(254)))))
			(line__3045(_arch 34 0 3045(_assignment(_trgt(250))(_sens(110)(111)(112)(113)(254)))))
			(line__3050(_arch 35 0 3050(_assignment(_trgt(251))(_sens(114)(115)(116)(117)(254)))))
			(line__3056(_arch 36 0 3056(_assignment(_trgt(252))(_sens(32)(33)(34)(35)(254)))))
			(line__3062(_arch 37 0 3062(_assignment(_trgt(253))(_sens(102)(103)(104)(105)(254)))))
			(line__3067(_arch 38 0 3067(_assignment(_trgt(255))(_sens(118)(119)(120)(121)(254)))))
			(line__3073(_arch 39 0 3073(_assignment(_trgt(264))(_sens(190)(193)(238)))))
			(line__3094(_arch 40 0 3094(_assignment(_trgt(175))(_sens(26)(61)))))
			(line__3106(_arch 41 0 3106(_assignment(_trgt(176))(_sens(27)(61)))))
			(line__3118(_arch 42 0 3118(_assignment(_trgt(177))(_sens(28)(61)))))
			(line__3131(_arch 43 0 3131(_prcs(_simple)(_trgt(213)(214)(215)(216))(_sens(51)(52)(53))(_read(192)(213)(214)(217)))))
			(line__3148(_arch 44 0 3148(_assignment(_trgt(217))(_sens(214)(215)))))
			(line__3150(_arch 45 0 3150(_assignment(_trgt(218))(_sens(216)))))
			(line__3151(_arch 46 0 3151(_assignment(_trgt(219))(_sens(216)))))
			(line__3153(_arch 47 0 3153(_assignment(_trgt(178))(_sens(29)(61)))))
			(line__3165(_arch 48 0 3165(_assignment(_trgt(179))(_sens(30)(61)))))
			(line__3177(_arch 49 0 3177(_assignment(_trgt(180))(_sens(31)(61)))))
			(line__3189(_arch 50 0 3189(_assignment(_trgt(181))(_sens(32)(61)))))
			(line__3190(_arch 51 0 3190(_assignment(_trgt(126))(_sens(102)(254)))))
			(line__3192(_arch 52 0 3192(_assignment(_trgt(131))(_sens(114)(130)(254)))))
			(line__3206(_arch 53 0 3206(_assignment(_trgt(182))(_sens(33)(61)))))
			(line__3207(_arch 54 0 3207(_assignment(_trgt(127))(_sens(103)(254)))))
			(line__3209(_arch 55 0 3209(_assignment(_trgt(132))(_sens(115)(130)(254)))))
			(line__3223(_arch 56 0 3223(_assignment(_trgt(183))(_sens(34)(61)))))
			(line__3224(_arch 57 0 3224(_assignment(_trgt(128))(_sens(104)(254)))))
			(line__3226(_arch 58 0 3226(_assignment(_trgt(133))(_sens(116)(130)(254)))))
			(line__3240(_arch 59 0 3240(_assignment(_trgt(184))(_sens(35)(61)))))
			(line__3241(_arch 60 0 3241(_assignment(_trgt(129))(_sens(105)(254)))))
			(line__3243(_arch 61 0 3243(_assignment(_trgt(134))(_sens(117)(130)(254)))))
			(line__3257(_arch 62 0 3257(_assignment(_alias((inclk_l0_dly1)(inclk_l0)))(_simpleassign BUF)(_trgt(220))(_sens(175)))))
			(line__3258(_arch 63 0 3258(_assignment(_alias((inclk_l0_dly2)(inclk_l0_dly1)))(_simpleassign BUF)(_trgt(221))(_sens(220)))))
			(line__3259(_arch 64 0 3259(_assignment(_alias((inclk_l0_dly3)(inclk_l0_dly2)))(_simpleassign BUF)(_trgt(222))(_sens(221)))))
			(line__3260(_arch 65 0 3260(_assignment(_alias((inclk_l0_dly4)(inclk_l0_dly3)))(_simpleassign BUF)(_trgt(223))(_sens(222)))))
			(line__3261(_arch 66 0 3261(_assignment(_alias((inclk_l0_dly5)(inclk_l0_dly4)))(_simpleassign BUF)(_trgt(224))(_sens(223)))))
			(line__3262(_arch 67 0 3262(_assignment(_alias((inclk_l0_dly6)(inclk_l0_dly5)))(_simpleassign BUF)(_trgt(225))(_sens(224)))))
			(line__3264(_arch 68 0 3264(_assignment(_alias((inclk_l1_dly1)(inclk_l1)))(_simpleassign BUF)(_trgt(226))(_sens(176)))))
			(line__3265(_arch 69 0 3265(_assignment(_alias((inclk_l1_dly2)(inclk_l1_dly1)))(_simpleassign BUF)(_trgt(227))(_sens(226)))))
			(line__3266(_arch 70 0 3266(_assignment(_alias((inclk_l1_dly3)(inclk_l1_dly2)))(_simpleassign BUF)(_trgt(228))(_sens(227)))))
			(line__3267(_arch 71 0 3267(_assignment(_alias((inclk_l1_dly4)(inclk_l1_dly3)))(_simpleassign BUF)(_trgt(229))(_sens(228)))))
			(line__3268(_arch 72 0 3268(_assignment(_alias((inclk_l1_dly5)(inclk_l1_dly4)))(_simpleassign BUF)(_trgt(230))(_sens(229)))))
			(line__3269(_arch 73 0 3269(_assignment(_alias((inclk_l1_dly6)(inclk_l1_dly5)))(_simpleassign BUF)(_trgt(231))(_sens(230)))))
			(line__3271(_arch 74 0 3271(_prcs(_simple)(_trgt(256)(257))(_sens(190)(193)(225)(231)(238))(_read(74)(75)(76)(77)(218)(219)))))
			(glocked_cntr(_arch 75 0 3345(_prcs(_simple)(_trgt(168))(_sens(167)(190)(193)))))
			(line__3363(_arch 76 0 3363(_assignment(_trgt(15))(_sens(168)(169)))))
			(line__3366(_arch 77 0 3366(_prcs(_simple)(_trgt(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(63)(64)(66)(67)(68)(69)(70)(71)(72)(73)(74)(75)(76)(77)(78)(79)(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114)(115)(116)(117)(118)(119)(120)(121)(122)(123)(124)(125)(172)(248)(265))(_sens(135))(_mon)(_read(74)(75)(76)(77)(78)(79)(80)(81)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(106)(107)(108)(109)(110)(111)(112)(113)(114)(115)(116)(117)(118)(119)(120)(121)(122)(123)(124)(125)(136(d_23_20))(136(10))(136(19))(136(d_18_10))(136(0))(136(9))(136(d_8_0))(136(d_47_44))(136(34))(136(43))(136(d_42_34))(136(24))(136(33))(136(d_32_24))(136(d_66_58))(136(d_56_48))(136(67))(136(57))(136(d_71_68))(136(d_90_82))(136(d_80_72))(136(91))(136(81))(136(d_95_92))(136(d_114_106))(136(d_104_96))(136(115))(136(105))(136(d_119_116))(136(d_138_130))(136(d_128_120))(136(139))(136(129))(136(d_143_140))(136(d_162_154))(136(d_152_144))(136(163))(136(153))(136(d_167_164))(136(d_186_178))(136(d_176_168))(136(187))(136(177))(136(d_191_188))(136(d_210_202))(136(d_200_192))(136(211))(136(201))(136(d_215_212))(136(d_234_226))(136(d_224_216))(136(235))(136(225))(136(d_239_236))(136(d_258_250))(136(d_248_240))(136(259))(136(249))(136(d_263_260))(136(d_282_274))(136(d_272_264))(136(283))(136(273))(136(d_287_284))))))
			(line__4569(_arch 78 0 4569(_prcs(_simple)(_trgt(13(1))(13(0))(14)(16)(61)(62)(65)(130)(167)(169)(170)(232)(233)(234)(235)(236)(237)(238)(239)(240)(241)(242)(243)(244)(245)(261)(262)(263))(_sens(49)(50)(188)(189)(190)(191)(193)(208)(263)(265))(_mon)(_read(62)(63)(65)(66)(68)(70)(71)(171)(172)(173)(174)(249)(250)(251)(252)(253)(255)(259)(261)))))
			(line__5243(_arch 79 0 5243(_prcs(_simple)(_trgt(135)(136(0))(136)(171)(173)(174)(259)(260))(_sens(135)(136)(205)(206)(260)(261))(_mon)(_read(62)(74)(75)(76)(77)(78)(79)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(106)(107)(108)(109)(110)(111)(112)(113)(118)(119)(120)(121)(193)(207)(248)(262)))))
			(line__5390(_arch 80 0 5390(_assignment(_trgt(147))(_sens(45)(51)(52)(53)(54)(55)(56)))))
			(line__5397(_arch 81 0 5397(_assignment(_alias((not_clk0_tmp)(clk0_tmp)))(_simpleassign "not")(_trgt(157))(_sens(147)))))
			(line__5406(_arch 82 0 5406(_assignment(_trgt(11(0)))(_sens(137)(147)(170)(171)(172)(173)(174)(190)(193)))))
			(line__5409(_arch 83 0 5409(_assignment(_trgt(148))(_sens(44)(51)(52)(53)(54)(55)(56)))))
			(line__5416(_arch 84 0 5416(_assignment(_alias((not_clk1_tmp)(clk1_tmp)))(_simpleassign "not")(_trgt(158))(_sens(148)))))
			(line__5425(_arch 85 0 5425(_assignment(_trgt(11(1)))(_sens(138)(148)(170)(171)(172)(173)(174)(190)(193)))))
			(line__5428(_arch 86 0 5428(_assignment(_trgt(149))(_sens(43)(51)(52)(53)(54)(55)(56)))))
			(line__5435(_arch 87 0 5435(_assignment(_alias((not_clk2_tmp)(clk2_tmp)))(_simpleassign "not")(_trgt(159))(_sens(149)))))
			(line__5444(_arch 88 0 5444(_assignment(_trgt(11(2)))(_sens(139)(149)(170)(171)(172)(173)(174)(190)(193)))))
			(line__5447(_arch 89 0 5447(_assignment(_trgt(150))(_sens(42)(51)(52)(53)(54)(55)(56)))))
			(line__5454(_arch 90 0 5454(_assignment(_alias((not_clk3_tmp)(clk3_tmp)))(_simpleassign "not")(_trgt(160))(_sens(150)))))
			(line__5463(_arch 91 0 5463(_assignment(_trgt(11(3)))(_sens(140)(150)(170)(171)(172)(173)(174)(190)(193)))))
			(line__5466(_arch 92 0 5466(_assignment(_trgt(151))(_sens(41)(51)(52)(53)(54)(55)(56)))))
			(line__5473(_arch 93 0 5473(_assignment(_alias((not_clk4_tmp)(clk4_tmp)))(_simpleassign "not")(_trgt(161))(_sens(151)))))
			(line__5482(_arch 94 0 5482(_assignment(_trgt(11(4)))(_sens(141)(151)(170)(171)(172)(173)(174)(190)(193)))))
			(line__5485(_arch 95 0 5485(_assignment(_trgt(152))(_sens(40)(51)(52)(53)(54)(55)(56)))))
			(line__5492(_arch 96 0 5492(_assignment(_alias((not_clk5_tmp)(clk5_tmp)))(_simpleassign "not")(_trgt(162))(_sens(152)))))
			(line__5501(_arch 97 0 5501(_assignment(_trgt(11(5)))(_sens(142)(152)(170)(171)(172)(173)(174)(190)(193)))))
			(line__5504(_arch 98 0 5504(_assignment(_trgt(153))(_sens(39)(53)(57)(58)(59)(60)))))
			(line__5510(_arch 99 0 5510(_assignment(_alias((not_extclk0_tmp)(extclk0_tmp)))(_simpleassign "not")(_trgt(163))(_sens(153)))))
			(line__5519(_arch 100 0 5519(_assignment(_trgt(12(0)))(_sens(143)(153)(170)(171)(172)(173)(174)(190)(193)))))
			(line__5522(_arch 101 0 5522(_assignment(_trgt(154))(_sens(38)(53)(57)(58)(59)(60)))))
			(line__5528(_arch 102 0 5528(_assignment(_alias((not_extclk1_tmp)(extclk1_tmp)))(_simpleassign "not")(_trgt(164))(_sens(154)))))
			(line__5537(_arch 103 0 5537(_assignment(_trgt(12(1)))(_sens(144)(154)(170)(171)(172)(173)(174)(190)(193)))))
			(line__5540(_arch 104 0 5540(_assignment(_trgt(155))(_sens(37)(53)(57)(58)(59)(60)))))
			(line__5546(_arch 105 0 5546(_assignment(_alias((not_extclk2_tmp)(extclk2_tmp)))(_simpleassign "not")(_trgt(165))(_sens(155)))))
			(line__5555(_arch 106 0 5555(_assignment(_trgt(12(2)))(_sens(145)(155)(170)(171)(172)(173)(174)(190)(193)))))
			(line__5558(_arch 107 0 5558(_assignment(_trgt(156))(_sens(36)(53)(57)(58)(59)(60)))))
			(line__5564(_arch 108 0 5564(_assignment(_alias((not_extclk3_tmp)(extclk3_tmp)))(_simpleassign "not")(_trgt(166))(_sens(156)))))
			(line__5573(_arch 109 0 5573(_assignment(_trgt(12(3)))(_sens(146)(156)(170)(171)(172)(173)(174)(190)(193)))))
			(line__5576(_arch 110 0 5576(_assignment(_trgt(19))(_sens(170)(171)(172)(173)(174)(190)(193)(256)))))
			(line__5578(_arch 111 0 5578(_assignment(_trgt(20))(_sens(170)(171)(172)(173)(174)(190)(193)(257)))))
			(line__5581(_arch 112 0 5581(_assignment(_alias((scandataout)(scandataout_tmp)))(_simpleassign BUF)(_trgt(17))(_sens(259)))))
		)
		(_subprogram
			(_int slowest_clk 113 0 5253(_arch(_func)))
			(_ext find_simple_integer_fraction(3 2))
			(_ext WRITE(2 24))
			(_ext WRITE(2 22))
			(_ext WRITELINE(2 17))
			(_ext lcm(3 7))
			(_ext str2int(3 20))
			(_ext maxnegabs(3 13))
			(_ext mintimedelay(3 12))
			(_ext counter_time_delay(3 14))
			(_ext get_phase_degree(3 15))
			(_ext counter_ph(3 17))
			(_ext ph_adjust(3 18))
			(_ext output_counter_value(3 8))
			(_ext counter_high(3 10))
			(_ext counter_low(3 11))
			(_ext counter_initial(3 16))
			(_ext counter_mode(3 9))
			(_ext gcd(3 4))
			(_ext translate_string(3 19))
			(_ext alt_conv_integer(3 1))
			(_ext int2str(3 0))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
	)
	(_split (61)(136)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(.(MF_pllpack)))
	(_static
		(13157)
		(12901)
		(12645)
		(12389)
		(12652)
		(12396)
		(13159)
		(12903)
		(12647)
		(1935963756)
		(12391)
		(1702131813 1818324594 1701144159 1667326564 107)
		(1668577381 3173228)
		(1668577381 3238764)
		(1668577381 3304300)
		(1668577381 3369836)
		(7562617)
		(1685482598 115)
		(1634761058 29555)
		(28271)
		(1735290732)
		(1868784978 1734960750 1852404341 1280319591 76)
		(1864376352 26214)
		(543516756 1667592307 1701406313 1768038500 1702043764 1852404852 1998615399 543976553 1852994932 1179012896 1701344288 540230944 1853189987 779249012 544491808 1852727651 1646294127 1970544741 1684369010 544108320 1701604981 1948283763 1881171304 544502369 1914729321 1852386661 1634301033 1702521196 11876)
		(1864376352 25700)
		(1986338848 28261)
		(543516756 1667592307 1701406313 1768038500 1702043764 1852404852 1998615399 543976553 1852994932 1179012896 1701344288 540165408 1853189987 779249012 544491808 1852727651 1646294127 1970544741 1684369010 544108320 1701604981 1948283763 1881171304 544502369 1914729321 1852386661 1634301033 1702521196 11876)
		(543516756 1667592307 1701406313 1768038500 1702043764 1852404852 1998615399 543976553 1852994932 1179012896 1701344288 540099872 1853189987 779249012 544491808 1852727651 1646294127 1970544741 1684369010 544108320 1701604981 1948283763 1881171304 544502369 1914729321 1852386661 1634301033 1702521196 11876)
		(543516756 1667592307 1701406313 1768038500 1702043764 1852404852 1998615399 543976553 1852994932 1179012896 1701344288 540034336 1853189987 779249012 544491808 1852727651 1646294127 1970544741 1684369010 544108320 1701604981 1948283763 1881171304 544502369 1914729321 1852386661 1634301033 1702521196 11876)
		(543516756 1667592307 1701406313 1768038500 1702043764 1852404852 1998615399 543976553 1852994932 1179012896 1701344288 540101664 1853189987 779249012 544491808 1852727651 1646294127 1970544741 1684369010 544108320 1701604981 1948283763 1881171304 544502369 1914729321 1852386661 1634301033 1702521196 11876)
		(543516756 1667592307 1701406313 1768038500 1702043764 1852404852 1998615399 543976553 1852994932 1179012896 1701344288 540036128 1853189987 779249012 544491808 1852727651 1646294127 1970544741 1684369010 544108320 1701604981 1948283763 1881171304 544502369 1914729321 1852386661 1634301033 1702521196 11876)
		(543516756 1667592307 1701406313 1768038500 1702043764 1852404852 1998615399 543976553 1852994932 1179012896 1701344288 540231456 1853189987 779249012 544491808 1852727651 1646294127 1970544741 1684369010 544108320 1701604981 1948283763 1881171304 544502369 1914729321 1852386661 1634301033 1702521196 11876)
		(543516756 1667592307 1701406313 1768038500 1702043764 1852404852 1998615399 543976553 1852994932 1179012896 1701344288 540165920 1853189987 779249012 544491808 1852727651 1646294127 1970544741 1684369010 544108320 1701604981 1948283763 1881171304 544502369 1914729321 1852386661 1634301033 1702521196 11876)
		(543516756 1667592307 1701406313 1768038500 1702043764 1852404852 1998615399 543976553 1852994932 1179012896 1701344288 540100384 1853189987 779249012 544491808 1852727651 1646294127 1970544741 1684369010 544108320 1701604981 1948283763 1881171304 544502369 1914729321 1852386661 1634301033 1702521196 11876)
		(543516756 1667592307 1701406313 1768038500 1702043764 1852404852 1998615399 543976553 1852994932 1179012896 1701344288 540034848 1853189987 779249012 544491808 1852727651 1646294127 1970544741 1684369010 544108320 1701604981 1948283763 1881171304 544502369 1914729321 1852386661 1634301033 1702521196 11876)
		(1701604425 543973735 1635131441 543520108 544370534 1868767309 1702129269 1226845810 1702130542 539780193 1868767309 1702129269 1752375410 1684829551 543515168 1095784770 1145394003 1699881006 1718513507 1920296809 1869182049 1634541678 1869488249 1870078068 3042162)
		(1344286249 1830833228 1814067553 543519599 1801678700 46)
		(1868767309 1702129269 2004033650 1751348329 1713398885 544042866 1095784770 1830835027 543515759 1696624500 1818386798 673211493 1869422669 1970042212 540876915)
		(1293951008 1685024032 1937075317 2112800)
		(538976288 8224)
		(1701604425 543973735 1970037110 1868963941 541925490 1853189987 544367988 1109421673 1396789337 1869422675 539911524 543516756 541217612 1948280431 1663067496 1953396079 1931506277 1819635560 1700929636 1952805664 544175136 1852383280 1685221152 1948283493 1886330991 1952543333 1752440933 1868767333 1702129269 1852383346 1348026912 542331713 1701080941 1699881006 1718513507 1920296809 1869182049 1634541678 1869488249 1870078068 3042162)
		(1868767309 1702129269 2004033650 1751348329 1713398885 544042866 1650552421 543450476 1109421940 1396789337 1869422675 539911524 541871184 544825709 1702063980 1668246560 11883)
		(542065494 1646293865 1935765625 744777075 1952805664 1735289204 1830833440 1819632751 1025536885 539767072 1769218125 1679844717 2036427877 807419168)
		(1701604425 543973735 1635131441 543520108 544370534 1663054413 1953396079 539914853 1953721929 744776037 1663061280 1953396079 1931506277 1819635560 1700929636 1348026912 1163088705 1377840708 1852793701 1969711462 1769234802 1830841967 1847621985 1998615663 778793583)
		(1663054413 1953396079 1931506277 1668573559 543450472 1836020326 1348026912 542331713 1701080941 544175136 1650552421 543450476 540167464 1969516397 544437612 8253)
		(1293951008 1869422642 1970042212 540876915)
		(1701604425 543973735 1970037110 1868963941 843915378 1970234144 1919251566 544106784 1095784770 1830835027 778396783 1701336096 1112755232 543584032 543516788 1853189987 544367988 1970235507 1646290028 1702043749 1869881460 1763717152 1919885422 544367972 1864396660 1634887024 1948280180 1663067496 1953396079 1763734117 1497505902 1397965136 1685024032 1377840741 1852793701 1969711462 1769234802 1830841967 1847621985 1998615663 778793583)
		(1663054413 1953396079 1931506277 1668573559 543450472 1836020326 1634624800 1684368482 544175136 1095784770 1830835027 778396783 1280069664 2036428064 1936682016 1869357157 3042147)
		(1868787273 1952542829 1701601897 1685024032 1713402725 1293972079 843919153 1970234144 1919251566 1159736947 1701344361 1868701810 1931503732 1819635560 1700929636 1348026912 1163088705 1919885380 1953456672 1330520168 1497509198 1397965136 539903045 1868784978 1734960750 1952543349 544108393 544825709 544501614 1802661751 46)
		(1293951008 1835627552 1701060709 544825708 8253)
		(1701604425 543973735 1635131441 543520108 544370534 1868767310 1702129269 1226845810 1702130542 539780193 1868767310 1702129269 1752375410 1684829551 543515168 1095784770 1145394003 1699881006 1718513507 1920296809 1869182049 1634541678 1869488249 1870078068 3042162)
		(1310728224 1685024032 1937075317 2112800)
		(1866670158 1702129269 2004033650 1751348329 1713398885 544042866 1095784770 1830835027 543515759 1696624500 1818386798 673211493 1869422670 1970042212 540876915)
		(1701604425 543973735 1970037110 1868963941 541991026 1853189987 544367988 1109421673 1396789337 1869422675 539911524 543516756 541217612 1948280431 1663067496 1953396079 1931506277 1819635560 1700929636 1952805664 544175136 1852383280 1685221152 1948283493 1886330991 1952543333 1752440933 1868767333 1702129269 1852383346 1348026912 542331713 1701080941 1699881006 1718513507 1920296809 1869182049 1634541678 1869488249 1870078068 3042162)
		(1868767310 1702129269 2004033650 1751348329 1713398885 544042866 1650552421 543450476 1109421940 1396789337 1869422675 539911524 541871184 544825709 1702063980 1668246560 11883)
		(1701604425 543973735 1635131441 543520108 544370534 1663054414 1953396079 539914853 1953721929 744776037 1663061536 1953396079 1931506277 1819635560 1700929636 1348026912 1163088705 1377840708 1852793701 1969711462 1769234802 1830841967 1847621985 1998615663 778793583)
		(1663054414 1953396079 1931506277 1668573559 543450472 1836020326 1348026912 542331713 1701080941 544175136 1650552421 543450476 540167720 1969516397 544437612 8253)
		(1310728224 1869422642 1970042212 540876915)
		(1701604425 543973735 1970037110 1868963941 843980914 1970234144 1919251566 544106784 1095784770 1830835027 778396783 1701336096 1112755232 543584032 543516788 1853189987 544367988 1970235507 1646290028 1702043749 1869881460 1763717152 1919885422 544367972 1864396660 1634887024 1948280180 1663067496 1953396079 1763734117 1497505902 1397965136 1685024032 1377840741 1852793701 1969711462 1769234802 1830841967 1847621985 1998615663 778793583)
		(1663054414 1953396079 1931506277 1668573559 543450472 1836020326 1634624800 1684368482 544175136 1095784770 1830835027 778396783 1280069664 2036428064 1936682016 1869357157 3042147)
		(1868787273 1952542829 1701601897 1685024032 1713402725 1310749295 843984689 1970234144 1919251566 1159736947 1701344361 1868701810 1931503732 1819635560 1700929636 1348026912 1163088705 1919885380 1953456672 1330520168 1497509198 1397965136 539903045 1868784978 1734960750 1952543349 544108393 544825709 544501614 1802661751 46)
		(1310728224 1835627552 1701060709 544825708 8253)
		(1159733280 1768431667 1025534055 32)
		(538979360 1814049605 1025537903 32)
		(538979360 1830826821 543515759 8253)
		(538979360 1948267333 543518057 1634493796 540876921)
		(1159733280 1768431666 1025534055 32)
		(538979360 1814049349 1025537903 32)
		(538979360 1830826565 543515759 8253)
		(538979360 1948267077 543518057 1634493796 540876921)
		(1159733280 1768431665 1025534055 32)
		(538979360 1814049093 1025537903 32)
		(538979360 1830826309 543515759 8253)
		(538979360 1948266821 543518057 1634493796 540876921)
		(1159733280 1768431664 1025534055 32)
		(538979360 1814048837 1025537903 32)
		(538979360 1830826053 543515759 8253)
		(538979360 1948266565 543518057 1634493796 540876921)
		(1277173792 1768431665 1025534055 32)
		(538979360 1814049100 1025537903 32)
		(538979360 1830826316 543515759 8253)
		(538979360 1948266828 543518057 1634493796 540876921)
		(1277173792 1768431664 1025534055 32)
		(538979360 1814048844 1025537903 32)
		(538979360 1830826060 543515759 8253)
		(538979360 1948266572 543518057 1634493796 540876921)
		(1193287712 1768431667 1025534055 32)
		(538979360 1814049607 1025537903 32)
		(538979360 1830826823 543515759 8253)
		(538979360 1948267335 543518057 1634493796 540876921)
		(1193287712 1768431666 1025534055 32)
		(538979360 1814049351 1025537903 32)
		(538979360 1830826567 543515759 8253)
		(538979360 1948267079 543518057 1634493796 540876921)
		(1193287712 1768431665 1025534055 32)
		(538979360 1814049095 1025537903 32)
		(538979360 1830826311 543515759 8253)
		(538979360 1948266823 543518057 1634493796 540876921)
		(1193287712 1768431664 1025534055 32)
		(538979360 1814048839 1025537903 32)
		(538979360 1830826055 543515759 8253)
		(538979360 1948266567 543518057 1634493796 540876921)
		(1953718630)
		(1818455657 12651)
		(1818455657 12395)
		(6710895)
		(1280069664 1935767328 1936028192 29797)
		(1280069664 1935767328 1936286752 1701601889 100)
		(1768778100 26478)
		(1280069664 2036428064 1936682016 1869357157 27491)
		(1886275872 1663071349 1801678700 1701996064 1763716721 1869488243 1769414772 1852401780 1329813024 1851879968 975201639 32)
		(1280069664 1936682016 1869357172 27491)
		(1280069664 2036428064 1953459744 1668246560 11883)
		(1280069664 1936682016 1869357172 1679846243 1948280181 1869357167 1864397683 1852383334 544503152 1668246627 107)
		(1280069664 1668246560 543450475 1763733364 1836016494 543649385 1668246627 107)
		(1162102352 1679835470 1936941413 1702130277 11876)
		(1702126916 1684370531 1094931232 1279476046 1128341586 1163282772 1819635744 1998611827 1752458345 1869182496 1769234796 539913839 1970365778 1684370025 544434464 808464437 745762848 1952669984 543973749 2126697)
		(1750343726 1280319589 1634541644 1869488249 1969627252 1769235310 1663069807 1701999215 2037150819 46)
		(1702126916 1684370531 1094931232 1279476046 1313415250 1230259009 1948271958 543518057 1819240822 1869182049 1700929646 1701998438 1936290336 543649385 1701274725 543584032 1312899923 776686659 1902465568 1701996917 1936269412 808465696 1936728112 1667309612 1818326388 544434464)
		(1699881006 1718513507 1920296809 1869182049 1634541678 1869488249 1870078068 3042162)
		(1702126916 1684370531 1634890784 1953067886 544108393 1394634351 1129201987 1679838028 1852404341 1970348135 544499049 1769104752 539911279 543516756 541871184 544825709 544501614 1668183398 1852795252 1919902496 1952671090 3045740)
	)
	(_model . vital_pll 158 -1)
)
V 000047 55 1146          1711853934343 behave
(_unit VHDL(arm_m_cntr 0 5598(behave 0 5608))
	(_version vef)
	(_time 1711853934344 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 7570267572227560217b312c727376732072717277)
	(_coverage d)
	(_ent
		(_time 1711853934340)
	)
	(_object
		(_port(_int clk -1 0 5599(_ent(_in)(_event))))
		(_port(_int reset -1 0 5600(_ent(_in((i 2))))))
		(_port(_int cout -1 0 5601(_ent(_out))))
		(_port(_int initial_value -2 0 5602(_ent(_in((i 1))))))
		(_port(_int modulus -2 0 5603(_ent(_in((i 1))))))
		(_port(_int time_delay -2 0 5604(_ent(_in((i 0))))))
		(_var(_int count -2 0 5612(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -3 0 5613(_prcs 0((i 1)))))
		(_var(_int tmp_cout -1 0 5614(_prcs 0)))
		(_prcs
			(line__5611(_arch 0 0 5611(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000047 55 1441          1711853934352 behave
(_unit VHDL(arm_n_cntr 0 5649(behave 0 5659))
	(_version vef)
	(_time 1711853934353 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 75702675722275602126302c727376732072717277)
	(_coverage d)
	(_ent
		(_time 1711853934350)
	)
	(_object
		(_port(_int clk -1 0 5650(_ent(_in)(_event))))
		(_port(_int reset -1 0 5651(_ent(_in((i 2))))))
		(_port(_int cout -1 0 5652(_ent(_out))))
		(_port(_int initial_value -2 0 5653(_ent(_in((i 1))))))
		(_port(_int modulus -2 0 5654(_ent(_in((i 1))))))
		(_port(_int time_delay -2 0 5655(_ent(_in((i 0))))))
		(_var(_int count -2 0 5663(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -3 0 5664(_prcs 0((i 1)))))
		(_var(_int tmp_cout -1 0 5665(_prcs 0)))
		(_var(_int clk_last_valid_value -1 0 5666(_prcs 0)))
		(_prcs
			(line__5662(_arch 0 0 5662(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon)(_read(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1635151433 543451500 1851880052 1769236851 1948282479 1478959215 1701060647 1952671092 1864393829 1280319598 1852383308 544503152 778792035 1768444960 1684349043 1998611815 543976553 1763730786 1919905383 3040357)
	)
	(_model . behave 1 -1)
)
V 000047 55 1549          1711853934360 behave
(_unit VHDL(arm_scale_cntr 0 5707(behave 0 5719))
	(_version vef)
	(_time 1711853934361 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 8580d68a82d28590d0d796dfd7838483d6838080d3)
	(_coverage d)
	(_ent
		(_time 1711853934357)
	)
	(_object
		(_port(_int clk -1 0 5708(_ent(_in)(_event))))
		(_port(_int reset -1 0 5709(_ent(_in((i 2))))))
		(_port(_int initial -2 0 5710(_ent(_in((i 1))))))
		(_port(_int high -2 0 5711(_ent(_in((i 1))))))
		(_port(_int low -2 0 5712(_ent(_in((i 1))))))
		(_type(_int ~STRING~12 0 5713(_array -3((_uto i 1 i 2147483647)))))
		(_port(_int mode 0 0 5713(_ent(_in(_string \"bypass"\)))))
		(_port(_int ph_tap -2 0 5714(_ent(_in((i 0))))))
		(_port(_int cout -1 0 5715(_ent(_out))))
		(_var(_int tmp_cout -1 0 5722(_prcs 0((i 2)))))
		(_var(_int count -2 0 5723(_prcs 0((i 1)))))
		(_var(_int output_shift_count -2 0 5724(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -4 0 5725(_prcs 0((i 0)))))
		(_prcs
			(line__5721(_arch 0 0 5721(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1864376352 26214)
		(1634761058 29555)
		(1986338848 28261)
		(1864376352 25700)
	)
	(_model . behave 1 -1)
)
V 000050 55 61665         1711853934499 vital_pll
(_unit VHDL(mf_stratixii_pll 0 5797(vital_pll 0 6007))
	(_version vef)
	(_time 1711853934500 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 111416161645130612471c11034b411615171816191718)
	(_coverage d)
	(_ent
		(_time 1711853934370)
	)
	(_comp
		(arm_m_cntr
			(_object
				(_port(_int clk -3 0 6222(_ent (_in))))
				(_port(_int reset -3 0 6223(_ent (_in((i 2))))))
				(_port(_int cout -3 0 6224(_ent (_out))))
				(_port(_int initial_value -2 0 6225(_ent (_in((i 1))))))
				(_port(_int modulus -2 0 6226(_ent (_in((i 1))))))
				(_port(_int time_delay -2 0 6227(_ent (_in((i 0))))))
			)
		)
		(arm_n_cntr
			(_object
				(_port(_int clk -3 0 6233(_ent (_in))))
				(_port(_int reset -3 0 6234(_ent (_in((i 2))))))
				(_port(_int cout -3 0 6235(_ent (_out))))
				(_port(_int initial_value -2 0 6236(_ent (_in((i 1))))))
				(_port(_int modulus -2 0 6237(_ent (_in((i 1))))))
				(_port(_int time_delay -2 0 6238(_ent (_in((i 0))))))
			)
		)
		(arm_scale_cntr
			(_object
				(_port(_int clk -3 0 6244(_ent (_in))))
				(_port(_int reset -3 0 6245(_ent (_in((i 2))))))
				(_port(_int cout -3 0 6246(_ent (_out))))
				(_port(_int initial -2 0 6247(_ent (_in((i 1))))))
				(_port(_int high -2 0 6248(_ent (_in((i 1))))))
				(_port(_int low -2 0 6249(_ent (_in((i 1))))))
				(_type(_int ~STRING~13 0 6250(_array -1((_uto i 1 i 2147483647)))))
				(_port(_int mode 125 0 6250(_ent (_in(_string \"bypass"\)))))
				(_port(_int ph_tap -2 0 6251(_ent (_in((i 0))))))
			)
		)
	)
	(_block WireDelay 0 6281
		(_object
			(_prcs
				(line__6283(_arch 0 0 6283(_assignment(_alias((inclk0_ipd)(inclk(0))))(_simpleassign BUF)(_trgt(102))(_sens(0(0))))))
				(line__6284(_arch 1 0 6284(_assignment(_alias((inclk1_ipd)(inclk(1))))(_simpleassign BUF)(_trgt(103))(_sens(0(1))))))
				(line__6285(_arch 2 0 6285(_assignment(_alias((areset_ipd)(areset)))(_simpleassign BUF)(_trgt(106))(_sens(4)))))
				(line__6286(_arch 3 0 6286(_assignment(_alias((ena_ipd)(ena)))(_simpleassign BUF)(_trgt(104))(_sens(2)))))
				(line__6287(_arch 4 0 6287(_assignment(_alias((fbin_ipd)(fbin)))(_simpleassign BUF)(_trgt(107))(_sens(1)))))
				(line__6288(_arch 5 0 6288(_assignment(_alias((pfdena_ipd)(pfdena)))(_simpleassign BUF)(_trgt(105))(_sens(5)))))
				(line__6289(_arch 6 0 6289(_assignment(_alias((scanclk_ipd)(scanclk)))(_simpleassign BUF)(_trgt(108))(_sens(9)))))
				(line__6290(_arch 7 0 6290(_assignment(_alias((scanread_ipd)(scanread)))(_simpleassign BUF)(_trgt(109))(_sens(6)))))
				(line__6291(_arch 8 0 6291(_assignment(_alias((scandata_ipd)(scandata)))(_simpleassign BUF)(_trgt(111))(_sens(8)))))
				(line__6292(_arch 9 0 6292(_assignment(_alias((scanwrite_ipd)(scanwrite)))(_simpleassign BUF)(_trgt(110))(_sens(7)))))
				(line__6293(_arch 10 0 6293(_assignment(_alias((clkswitch_ipd)(clkswitch)))(_simpleassign BUF)(_trgt(112))(_sens(3)))))
			)
		)
	)
	(_inst m1 0 6321(_comp arm_m_cntr)
		(_port
			((clk)(inclk_m))
			((reset)(areset_ena_sig))
			((cout)(fbclk))
			((initial_value)(m_initial_val))
			((modulus)(m_val(0)))
			((time_delay)(m_delay))
		)
		(_use(_ent . arm_m_cntr)
		)
	)
	(_inst n1 0 6476(_comp arm_n_cntr)
		(_port
			((clk)(clkin))
			((reset)(areset_ipd))
			((cout)(refclk))
			((initial_value)(n_val(0)))
			((modulus)(n_val(0)))
		)
		(_use(_ent . arm_n_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((cout)(cout))
				((initial_value)(initial_value))
				((modulus)(modulus))
				((time_delay)(time_delay))
			)
		)
	)
	(_inst c0 0 6488(_comp arm_scale_cntr)
		(_port
			((clk)(inclk_c0))
			((reset)(areset_ena_sig))
			((cout)(c_clk(0)))
			((initial)(c_initial_val(0)))
			((high)(c_high_val(0)))
			((low)(c_low_val(0)))
			((mode)(c_mode_val(0)))
			((ph_tap)(c_ph_val(0)))
		)
		(_use(_ent . arm_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c1 0 6504(_comp arm_scale_cntr)
		(_port
			((clk)(inclk_c1))
			((reset)(areset_ena_sig))
			((cout)(c_clk(1)))
			((initial)(c_initial_val(1)))
			((high)(c_high_val(1)))
			((low)(c_low_val(1)))
			((mode)(c_mode_val(1)))
			((ph_tap)(c_ph_val(1)))
		)
		(_use(_ent . arm_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c2 0 6519(_comp arm_scale_cntr)
		(_port
			((clk)(inclk_c2))
			((reset)(areset_ena_sig))
			((cout)(c_clk(2)))
			((initial)(c_initial_val(2)))
			((high)(c_high_val(2)))
			((low)(c_low_val(2)))
			((mode)(c_mode_val(2)))
			((ph_tap)(c_ph_val(2)))
		)
		(_use(_ent . arm_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c3 0 6534(_comp arm_scale_cntr)
		(_port
			((clk)(inclk_c3))
			((reset)(areset_ena_sig))
			((cout)(c_clk(3)))
			((initial)(c_initial_val(3)))
			((high)(c_high_val(3)))
			((low)(c_low_val(3)))
			((mode)(c_mode_val(3)))
			((ph_tap)(c_ph_val(3)))
		)
		(_use(_ent . arm_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c4 0 6549(_comp arm_scale_cntr)
		(_port
			((clk)(inclk_c4))
			((reset)(areset_ena_sig))
			((cout)(c_clk(4)))
			((initial)(c_initial_val(4)))
			((high)(c_high_val(4)))
			((low)(c_low_val(4)))
			((mode)(c_mode_val(4)))
			((ph_tap)(c_ph_val(4)))
		)
		(_use(_ent . arm_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c5 0 6564(_comp arm_scale_cntr)
		(_port
			((clk)(inclk_c5))
			((reset)(areset_ena_sig))
			((cout)(c_clk(5)))
			((initial)(c_initial_val(5)))
			((high)(c_high_val(5)))
			((low)(c_low_val(5)))
			((mode)(c_mode_val(5)))
			((ph_tap)(c_ph_val(5)))
		)
		(_use(_ent . arm_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 5799(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int operation_mode 0 0 5799(_ent gms(_string \"normal"\))))
		(_type(_int ~STRING~121 0 5800(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int pll_type 1 0 5800(_ent gms(_string \"auto"\))))
		(_type(_int ~STRING~122 0 5801(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int compensate_clock 2 0 5801(_ent(_string \"clk0"\))))
		(_type(_int ~STRING~123 0 5802(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int feedback_source 3 0 5802(_ent gms(_string \"clk0"\))))
		(_type(_int ~STRING~124 0 5803(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int qualify_conf_done 4 0 5803(_ent(_string \"off"\))))
		(_gen(_int test_input_comp_delay -2 0 5805 \0\ (_ent((i 0)))))
		(_gen(_int test_feedback_comp_delay -2 0 5806 \0\ (_ent((i 0)))))
		(_gen(_int inclk0_input_frequency -2 0 5808 \10000\ (_ent gms((i 10000)))))
		(_gen(_int inclk1_input_frequency -2 0 5809 \10000\ (_ent((i 10000)))))
		(_type(_int ~STRING~125 0 5811(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int gate_lock_signal 5 0 5811(_ent(_string \"no"\))))
		(_gen(_int gate_lock_counter -2 0 5812 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~126 0 5813(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int self_reset_on_gated_loss_lock 6 0 5813(_ent(_string \"off"\))))
		(_gen(_int valid_lock_multiplier -2 0 5814 \1\ (_ent gms((i 1)))))
		(_gen(_int invalid_lock_multiplier -2 0 5815 \5\ (_ent((i 5)))))
		(_type(_int ~STRING~127 0 5816(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sim_gate_lock_device_behavior 7 0 5816(_ent(_string \"off"\))))
		(_type(_int ~STRING~128 0 5818(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int switch_over_type 8 0 5818(_ent gms(_string \"auto"\))))
		(_type(_int ~STRING~129 0 5819(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int switch_over_on_lossclk 9 0 5819(_ent gms(_string \"off"\))))
		(_type(_int ~STRING~1210 0 5820(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int switch_over_on_gated_lock 10 0 5820(_ent(_string \"off"\))))
		(_gen(_int switch_over_counter -2 0 5821 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1211 0 5822(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_switch_over_counter 11 0 5822(_ent gms(_string \"on"\))))
		(_gen(_int bandwidth -2 0 5824 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1212 0 5825(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int bandwidth_type 12 0 5825(_ent(_string \"auto"\))))
		(_type(_int ~STRING~1213 0 5826(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int down_spread 13 0 5826(_ent(_string \"0.0"\))))
		(_gen(_int spread_frequency -2 0 5827 \0\ (_ent((i 0)))))
		(_gen(_int clk0_output_frequency -2 0 5829 \0\ (_ent((i 0)))))
		(_gen(_int clk0_multiply_by -2 0 5830 \1\ (_ent gms((i 1)))))
		(_gen(_int clk0_divide_by -2 0 5831 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1214 0 5832(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_phase_shift 14 0 5832(_ent gms(_string \"0"\))))
		(_gen(_int clk0_duty_cycle -2 0 5833 \50\ (_ent gms((i 50)))))
		(_gen(_int clk1_output_frequency -2 0 5835 \0\ (_ent((i 0)))))
		(_gen(_int clk1_multiply_by -2 0 5836 \1\ (_ent((i 1)))))
		(_gen(_int clk1_divide_by -2 0 5837 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1215 0 5838(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_phase_shift 15 0 5838(_ent gms(_string \"0"\))))
		(_gen(_int clk1_duty_cycle -2 0 5839 \50\ (_ent gms((i 50)))))
		(_gen(_int clk2_output_frequency -2 0 5841 \0\ (_ent((i 0)))))
		(_gen(_int clk2_multiply_by -2 0 5842 \1\ (_ent((i 1)))))
		(_gen(_int clk2_divide_by -2 0 5843 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1216 0 5844(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_phase_shift 16 0 5844(_ent gms(_string \"0"\))))
		(_gen(_int clk2_duty_cycle -2 0 5845 \50\ (_ent gms((i 50)))))
		(_gen(_int clk3_output_frequency -2 0 5847 \0\ (_ent((i 0)))))
		(_gen(_int clk3_multiply_by -2 0 5848 \1\ (_ent((i 1)))))
		(_gen(_int clk3_divide_by -2 0 5849 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1217 0 5850(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_phase_shift 17 0 5850(_ent gms(_string \"0"\))))
		(_gen(_int clk3_duty_cycle -2 0 5851 \50\ (_ent gms((i 50)))))
		(_gen(_int clk4_output_frequency -2 0 5853 \0\ (_ent((i 0)))))
		(_gen(_int clk4_multiply_by -2 0 5854 \1\ (_ent((i 1)))))
		(_gen(_int clk4_divide_by -2 0 5855 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1218 0 5856(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_phase_shift 18 0 5856(_ent gms(_string \"0"\))))
		(_gen(_int clk4_duty_cycle -2 0 5857 \50\ (_ent gms((i 50)))))
		(_gen(_int clk5_output_frequency -2 0 5859 \0\ (_ent((i 0)))))
		(_gen(_int clk5_multiply_by -2 0 5860 \1\ (_ent((i 1)))))
		(_gen(_int clk5_divide_by -2 0 5861 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1219 0 5862(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_phase_shift 19 0 5862(_ent gms(_string \"0"\))))
		(_gen(_int clk5_duty_cycle -2 0 5863 \50\ (_ent gms((i 50)))))
		(_gen(_int pfd_min -2 0 5865 \0\ (_ent((i 0)))))
		(_gen(_int pfd_max -2 0 5866 \0\ (_ent((i 0)))))
		(_gen(_int vco_min -2 0 5867 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_max -2 0 5868 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_center -2 0 5869 \0\ (_ent((i 0)))))
		(_gen(_int m_initial -2 0 5872 \1\ (_ent gms((i 1)))))
		(_gen(_int m -2 0 5873 \0\ (_ent gms((i 0)))))
		(_gen(_int n -2 0 5874 \1\ (_ent gms((i 1)))))
		(_gen(_int m2 -2 0 5875 \1\ (_ent gms((i 1)))))
		(_gen(_int n2 -2 0 5876 \1\ (_ent gms((i 1)))))
		(_gen(_int ss -2 0 5877 \0\ (_ent gms((i 0)))))
		(_gen(_int c0_high -2 0 5879 \1\ (_ent((i 1)))))
		(_gen(_int c0_low -2 0 5880 \1\ (_ent((i 1)))))
		(_gen(_int c0_initial -2 0 5881 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1220 0 5882(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c0_mode 20 0 5882(_ent gms(_string \"bypass"\))))
		(_gen(_int c0_ph -2 0 5883 \0\ (_ent((i 0)))))
		(_gen(_int c1_high -2 0 5885 \1\ (_ent((i 1)))))
		(_gen(_int c1_low -2 0 5886 \1\ (_ent((i 1)))))
		(_gen(_int c1_initial -2 0 5887 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1221 0 5888(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c1_mode 21 0 5888(_ent gms(_string \"bypass"\))))
		(_gen(_int c1_ph -2 0 5889 \0\ (_ent((i 0)))))
		(_gen(_int c2_high -2 0 5891 \1\ (_ent((i 1)))))
		(_gen(_int c2_low -2 0 5892 \1\ (_ent((i 1)))))
		(_gen(_int c2_initial -2 0 5893 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1222 0 5894(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c2_mode 22 0 5894(_ent gms(_string \"bypass"\))))
		(_gen(_int c2_ph -2 0 5895 \0\ (_ent((i 0)))))
		(_gen(_int c3_high -2 0 5897 \1\ (_ent((i 1)))))
		(_gen(_int c3_low -2 0 5898 \1\ (_ent((i 1)))))
		(_gen(_int c3_initial -2 0 5899 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1223 0 5900(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c3_mode 23 0 5900(_ent gms(_string \"bypass"\))))
		(_gen(_int c3_ph -2 0 5901 \0\ (_ent((i 0)))))
		(_gen(_int c4_high -2 0 5903 \1\ (_ent((i 1)))))
		(_gen(_int c4_low -2 0 5904 \1\ (_ent((i 1)))))
		(_gen(_int c4_initial -2 0 5905 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1224 0 5906(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c4_mode 24 0 5906(_ent gms(_string \"bypass"\))))
		(_gen(_int c4_ph -2 0 5907 \0\ (_ent((i 0)))))
		(_gen(_int c5_high -2 0 5909 \1\ (_ent((i 1)))))
		(_gen(_int c5_low -2 0 5910 \1\ (_ent((i 1)))))
		(_gen(_int c5_initial -2 0 5911 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1225 0 5912(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c5_mode 25 0 5912(_ent gms(_string \"bypass"\))))
		(_gen(_int c5_ph -2 0 5913 \0\ (_ent((i 0)))))
		(_gen(_int m_ph -2 0 5915 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1226 0 5917(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_counter 26 0 5917(_ent(_string \"c0"\))))
		(_type(_int ~STRING~1227 0 5918(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_counter 27 0 5918(_ent(_string \"c1"\))))
		(_type(_int ~STRING~1228 0 5919(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_counter 28 0 5919(_ent(_string \"c2"\))))
		(_type(_int ~STRING~1229 0 5920(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_counter 29 0 5920(_ent(_string \"c3"\))))
		(_type(_int ~STRING~1230 0 5921(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_counter 30 0 5921(_ent(_string \"c4"\))))
		(_type(_int ~STRING~1231 0 5922(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_counter 31 0 5922(_ent(_string \"c5"\))))
		(_type(_int ~STRING~1232 0 5924(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c1_use_casc_in 32 0 5924(_ent(_string \"off"\))))
		(_type(_int ~STRING~1233 0 5925(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c2_use_casc_in 33 0 5925(_ent(_string \"off"\))))
		(_type(_int ~STRING~1234 0 5926(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c3_use_casc_in 34 0 5926(_ent(_string \"off"\))))
		(_type(_int ~STRING~1235 0 5927(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c4_use_casc_in 35 0 5927(_ent(_string \"off"\))))
		(_type(_int ~STRING~1236 0 5928(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c5_use_casc_in 36 0 5928(_ent(_string \"off"\))))
		(_gen(_int m_test_source -2 0 5930 \5\ (_ent((i 5)))))
		(_gen(_int c0_test_source -2 0 5931 \5\ (_ent((i 5)))))
		(_gen(_int c1_test_source -2 0 5932 \5\ (_ent((i 5)))))
		(_gen(_int c2_test_source -2 0 5933 \5\ (_ent((i 5)))))
		(_gen(_int c3_test_source -2 0 5934 \5\ (_ent((i 5)))))
		(_gen(_int c4_test_source -2 0 5935 \5\ (_ent((i 5)))))
		(_gen(_int c5_test_source -2 0 5936 \5\ (_ent((i 5)))))
		(_type(_int ~STRING~1237 0 5939(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable0_counter 37 0 5939(_ent gms(_string \"c0"\))))
		(_type(_int ~STRING~1238 0 5940(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable1_counter 38 0 5940(_ent gms(_string \"c1"\))))
		(_type(_int ~STRING~1239 0 5941(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sclkout0_phase_shift 39 0 5941(_ent(_string \"0"\))))
		(_type(_int ~STRING~1240 0 5942(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sclkout1_phase_shift 40 0 5942(_ent(_string \"0"\))))
		(_gen(_int charge_pump_current -2 0 5944 \52\ (_ent gms((i 52)))))
		(_type(_int ~STRING~1241 0 5945(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int loop_filter_r 41 0 5945(_ent gms(_string \" 1.000000"\))))
		(_gen(_int loop_filter_c -2 0 5946 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~1242 0 5947(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int common_rx_tx 42 0 5947(_ent(_string \"off"\))))
		(_type(_int ~STRING~1243 0 5948(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int use_vco_bypass 43 0 5948(_ent(_string \"false"\))))
		(_type(_int ~STRING~1244 0 5949(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int use_dc_coupling 44 0 5949(_ent(_string \"false"\))))
		(_gen(_int pll_compensation_delay -2 0 5951 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~1245 0 5952(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int simulation_type 45 0 5952(_ent gms(_string \"functional"\))))
		(_type(_int ~STRING~1246 0 5955(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int family_name 46 0 5955(_ent gms(_string \"StratixII"\))))
		(_type(_int ~STRING~1247 0 5957(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_mode 47 0 5957(_ent(_string \"off"\))))
		(_type(_int ~STRING~1248 0 5958(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_mode 48 0 5958(_ent(_string \"off"\))))
		(_type(_int ~STRING~1249 0 5959(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_mode 49 0 5959(_ent(_string \"off"\))))
		(_type(_int ~STRING~1250 0 5960(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_mode 50 0 5960(_ent(_string \"off"\))))
		(_type(_int ~STRING~1251 0 5961(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_mode 51 0 5961(_ent(_string \"off"\))))
		(_type(_int ~STRING~1252 0 5962(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_use_even_counter_mode 52 0 5962(_ent(_string \"off"\))))
		(_type(_int ~STRING~1253 0 5964(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_value 53 0 5964(_ent(_string \"off"\))))
		(_type(_int ~STRING~1254 0 5965(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_value 54 0 5965(_ent(_string \"off"\))))
		(_type(_int ~STRING~1255 0 5966(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_value 55 0 5966(_ent(_string \"off"\))))
		(_type(_int ~STRING~1256 0 5967(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_value 56 0 5967(_ent(_string \"off"\))))
		(_type(_int ~STRING~1257 0 5968(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_value 57 0 5968(_ent(_string \"off"\))))
		(_type(_int ~STRING~1258 0 5969(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_use_even_counter_value 58 0 5969(_ent(_string \"off"\))))
		(_gen(_int vco_multiply_by -2 0 5971 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_divide_by -2 0 5972 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~1259 0 5973(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int scan_chain_mif_file 59 0 5973(_ent(_string \""\))))
		(_gen(_int vco_post_scale -2 0 5974 \1\ (_ent((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5980(_array -3((_dto i 1 i 0)))))
		(_port(_int inclk 60 0 5980(_ent(_in))))
		(_port(_int fbin -3 0 5981(_ent(_in((i 2))))))
		(_port(_int ena -3 0 5982(_ent(_in((i 3))))))
		(_port(_int clkswitch -3 0 5983(_ent(_in((i 2))))))
		(_port(_int areset -3 0 5984(_ent(_in((i 2))))))
		(_port(_int pfdena -3 0 5985(_ent(_in((i 3))))))
		(_port(_int scanread -3 0 5986(_ent(_in((i 2))))))
		(_port(_int scanwrite -3 0 5987(_ent(_in((i 2))))))
		(_port(_int scandata -3 0 5988(_ent(_in((i 2))))))
		(_port(_int scanclk -3 0 5989(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5990(_array -3((_dto i 3 i 0)))))
		(_port(_int testin 61 0 5990(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5991(_array -3((_dto i 5 i 0)))))
		(_port(_int clk 62 0 5991(_ent(_out))))
		(_port(_int clkbad 60 0 5992(_ent(_out))))
		(_port(_int activeclock -3 0 5993(_ent(_out))))
		(_port(_int locked -3 0 5994(_ent(_out))))
		(_port(_int clkloss -3 0 5995(_ent(_out))))
		(_port(_int scandataout -3 0 5996(_ent(_out))))
		(_port(_int scandone -3 0 5997(_ent(_out))))
		(_port(_int testupout -3 0 5998(_ent(_out))))
		(_port(_int testdownout -3 0 5999(_ent(_out))))
		(_port(_int enable0 -3 0 6001(_ent(_out))))
		(_port(_int enable1 -3 0 6002(_ent(_out))))
		(_port(_int sclkout 60 0 6003(_ent(_out))))
		(_type(_int int_array 0 6009(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STRING{1~to~6}~13 0 6010(_array -1((_to i 1 i 6)))))
		(_type(_int str_array 0 6010(_array 64((_uto i 0 i 2147483647)))))
		(_type(_int ~STRING{1~to~9}~13 0 6011(_array -1((_to i 1 i 9)))))
		(_type(_int str_array1 0 6011(_array 66((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 6012(_array -3((_uto i 0 i 2147483647)))))
		(_sig(_int i_vco_min -2 0 6015(_arch(_uni))))
		(_sig(_int i_vco_max -2 0 6016(_arch(_uni))))
		(_sig(_int i_vco_center -2 0 6017(_arch(_uni))))
		(_sig(_int i_pfd_min -2 0 6018(_arch(_uni))))
		(_sig(_int i_pfd_max -2 0 6019(_arch(_uni))))
		(_type(_int ~int_array{0~to~5}~13 0 6020(_array -2((_to i 0 i 5)))))
		(_sig(_int c_ph_val 69 0 6020(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_high_val 69 0 6021(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val 69 0 6022(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_initial_val 69 0 6023(_arch(_uni((_others(i 1)))))))
		(_type(_int ~str_array{0~to~5}~13 0 6024(_array 64((_to i 0 i 5)))))
		(_sig(_int c_mode_val 70 0 6024(_arch(_uni))))
		(_sig(_int c_high_val_old 69 0 6027(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val_old 69 0 6028(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_ph_val_old 69 0 6029(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_mode_val_old 70 0 6030(_arch(_uni))))
		(_sig(_int c_high_val_hold 69 0 6033(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val_hold 69 0 6034(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_ph_val_hold 69 0 6035(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_mode_val_hold 70 0 6036(_arch(_uni))))
		(_sig(_int sig_c_ph_val_tmp 69 0 6039(_arch(_uni((_others(i 0)))))))
		(_sig(_int sig_c_low_val_tmp 69 0 6040(_arch(_uni((_others(i 1)))))))
		(_sig(_int sig_c_hi_val_tmp 69 0 6041(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_ph_val_orig 69 0 6042(_arch(_uni((_others(i 0)))))))
		(_sig(_int i_clk5_counter -2 0 6051(_arch(_uni((i 5))))))
		(_sig(_int i_clk4_counter -2 0 6052(_arch(_uni((i 4))))))
		(_sig(_int i_clk3_counter -2 0 6053(_arch(_uni((i 3))))))
		(_sig(_int i_clk2_counter -2 0 6054(_arch(_uni((i 2))))))
		(_sig(_int i_clk1_counter -2 0 6055(_arch(_uni((i 1))))))
		(_sig(_int i_clk0_counter -2 0 6056(_arch(_uni((i 0))))))
		(_sig(_int i_charge_pump_current -2 0 6057(_arch(_uni))))
		(_sig(_int i_loop_filter_r -2 0 6058(_arch(_uni))))
		(_cnst(_int GPP_SCAN_CHAIN -2 0 6063(_arch((i 174)))))
		(_cnst(_int FAST_SCAN_CHAIN -2 0 6064(_arch((i 75)))))
		(_cnst(_int GATE_LOCK_CYCLES -2 0 6065(_arch((i 7)))))
		(_type(_int ~str_array{5~downto~0}~13 0 6067(_array 64((_dto i 5 i 0)))))
		(_cnst(_int cntrs 71 0 6067(_arch(((_string \"    C5"\))((_string \"    C4"\))((_string \"    C3"\))((_string \"    C2"\))((_string \"    C1"\))((_string \"    C0"\))))))
		(_type(_int ~str_array{0~to~3}~13 0 6068(_array 64((_to i 0 i 3)))))
		(_cnst(_int ss_cntrs 72 0 6068(_arch(((_string \"     M"\))((_string \"    M2"\))((_string \"     N"\))((_string \"    N2"\))))))
		(_type(_int ~int_array{0~to~3}~13 0 6070(_array -2((_to i 0 i 3)))))
		(_cnst(_int loop_filter_c_arr 73 0 6070(_arch(((i 57))((i 16))((i 36))((i 5))))))
		(_type(_int ~int_array{0~to~3}~134 0 6071(_array -2((_to i 0 i 3)))))
		(_cnst(_int fpll_loop_filter_c_arr 74 0 6071(_arch(((i 18))((i 13))((i 8))((i 2))))))
		(_type(_int ~int_array{0~to~15}~13 0 6072(_array -2((_to i 0 i 15)))))
		(_cnst(_int charge_pump_curr_arr 75 0 6072(_arch(((i 6))((i 12))((i 30))((i 36))((i 52))((i 57))((i 72))((i 77))((i 92))((i 96))((i 110))((i 114))((i 127))((i 131))((i 144))((i 148))))))
		(_type(_int ~str_array1{0~to~39}~13 0 6073(_array 66((_to i 0 i 39)))))
		(_cnst(_int loop_filter_r_arr 76 0 6073(_arch(((_string \" 1.000000"\))((_string \" 1.500000"\))((_string \" 2.000000"\))((_string \" 2.500000"\))((_string \" 3.000000"\))((_string \" 3.500000"\))((_string \" 4.000000"\))((_string \" 4.500000"\))((_string \" 5.000000"\))((_string \" 5.500000"\))((_string \" 6.000000"\))((_string \" 6.500000"\))((_string \" 7.000000"\))((_string \" 7.500000"\))((_string \" 8.000000"\))((_string \" 8.500000"\))((_string \" 9.000000"\))((_string \" 9.500000"\))((_string \"10.000000"\))((_string \"10.500000"\))((_string \"11.000000"\))((_string \"11.500000"\))((_string \"12.000000"\))((_string \"12.500000"\))((_string \"13.000000"\))((_string \"13.500000"\))((_string \"14.000000"\))((_string \"14.500000"\))((_string \"15.000000"\))((_string \"15.500000"\))((_string \"16.000000"\))((_string \"16.500000"\))((_string \"17.000000"\))((_string \"17.500000"\))((_string \"18.000000"\))((_string \"18.500000"\))((_string \"19.000000"\))((_string \"19.500000"\))((_string \"20.000000"\))((_string \"20.500000"\))))))
		(_sig(_int vcc -3 0 6077(_arch(_uni((i 3))))))
		(_sig(_int fbclk -3 0 6079(_arch(_uni)(_event))))
		(_sig(_int refclk -3 0 6080(_arch(_uni)(_event))))
		(_type(_int ~std_logic_array{0~to~5}~13 0 6082(_array -3((_to i 0 i 5)))))
		(_sig(_int c_clk 77 0 6082(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 6083(_array -3((_dto i 7 i 0)))))
		(_sig(_int vco_out 78 0 6083(_arch(_uni((_others(i 2))))(_event))))
		(_sig(_int vco_tap 78 0 6084(_arch(_uni((_others(i 2)))))))
		(_sig(_int vco_out_last_value 78 0 6085(_arch(_uni))))
		(_sig(_int vco_tap_last_value 78 0 6086(_arch(_uni))))
		(_type(_int ~int_array{0~to~1}~13 0 6089(_array -2((_to i 0 i 1)))))
		(_sig(_int m_val 79 0 6089(_arch(_uni((_others(i 1)))))))
		(_sig(_int n_val 79 0 6090(_arch(_uni((_others(i 1)))))))
		(_sig(_int m_ph_val -2 0 6091(_arch(_uni((i 0))))))
		(_sig(_int m_initial_val -2 0 6092(_arch(_uni(_code 69)))))
		(_type(_int ~str_array{0~to~1}~13 0 6094(_array 64((_to i 0 i 1)))))
		(_sig(_int m_mode_val 80 0 6094(_arch(_uni((_others(_string \"      "\)))))))
		(_sig(_int n_mode_val 80 0 6095(_arch(_uni((_others(_string \"      "\)))))))
		(_sig(_int lfc_val -2 0 6096(_arch(_uni((i 0))))))
		(_sig(_int cp_curr_val -2 0 6097(_arch(_uni((i 0))))))
		(_type(_int ~STRING{1~to~9}~138 0 6098(_array -1((_to i 1 i 9)))))
		(_sig(_int lfr_val 81 0 6098(_arch(_uni(_string \"         "\)))))
		(_sig(_int m_val_old 79 0 6101(_arch(_uni((_others(i 1)))))))
		(_sig(_int n_val_old 79 0 6102(_arch(_uni((_others(i 1)))))))
		(_sig(_int m_mode_val_old 80 0 6103(_arch(_uni((_others(_string \"      "\)))))))
		(_sig(_int n_mode_val_old 80 0 6104(_arch(_uni((_others(_string \"      "\)))))))
		(_sig(_int m_ph_val_old -2 0 6105(_arch(_uni((i 0))))))
		(_sig(_int lfc_old -2 0 6106(_arch(_uni((i 0))))))
		(_sig(_int cp_curr_old -2 0 6107(_arch(_uni((i 0))))))
		(_sig(_int lfr_old 81 0 6108(_arch(_uni(_string \"         "\)))))
		(_sig(_int num_output_cntrs -2 0 6109(_arch(_uni((i 6))))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 6111(_array -3((_dto i 173 i 0)))))
		(_sig(_int scan_data 82 0 6111(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk0_tmp -3 0 6113(_arch(_uni))))
		(_sig(_int clk1_tmp -3 0 6114(_arch(_uni))))
		(_sig(_int clk2_tmp -3 0 6115(_arch(_uni))))
		(_sig(_int clk3_tmp -3 0 6116(_arch(_uni))))
		(_sig(_int clk4_tmp -3 0 6117(_arch(_uni))))
		(_sig(_int clk5_tmp -3 0 6118(_arch(_uni))))
		(_sig(_int sclkout0_tmp -3 0 6119(_arch(_uni))))
		(_sig(_int sclkout1_tmp -3 0 6120(_arch(_uni))))
		(_sig(_int clkin -3 0 6122(_arch(_uni((i 2)))(_event))))
		(_sig(_int gate_locked -3 0 6123(_arch(_uni((i 2))))))
		(_sig(_int lock -3 0 6124(_arch(_uni((i 2))))))
		(_sig(_int about_to_lock -4 0 6125(_arch(_uni((i 0))))))
		(_sig(_int reconfig_err -4 0 6126(_arch(_uni((i 0))))))
		(_sig(_int inclk_c0 -3 0 6128(_arch(_uni))))
		(_sig(_int inclk_c1 -3 0 6129(_arch(_uni))))
		(_sig(_int inclk_c2 -3 0 6130(_arch(_uni))))
		(_sig(_int inclk_c3 -3 0 6131(_arch(_uni))))
		(_sig(_int inclk_c4 -3 0 6132(_arch(_uni))))
		(_sig(_int inclk_c5 -3 0 6133(_arch(_uni))))
		(_sig(_int inclk_m -3 0 6134(_arch(_uni))))
		(_sig(_int devpor -3 0 6135(_arch(_uni))))
		(_sig(_int devclrn -3 0 6136(_arch(_uni))))
		(_sig(_int inclk0_ipd -3 0 6138(_arch(_uni)(_event))))
		(_sig(_int inclk1_ipd -3 0 6139(_arch(_uni))))
		(_sig(_int ena_ipd -3 0 6140(_arch(_uni)(_event))))
		(_sig(_int pfdena_ipd -3 0 6141(_arch(_uni)(_event))))
		(_sig(_int areset_ipd -3 0 6142(_arch(_uni)(_event))))
		(_sig(_int fbin_ipd -3 0 6143(_arch(_uni))))
		(_sig(_int scanclk_ipd -3 0 6144(_arch(_uni)(_event))))
		(_sig(_int scanread_ipd -3 0 6145(_arch(_uni))))
		(_sig(_int scanwrite_ipd -3 0 6146(_arch(_uni))))
		(_sig(_int scandata_ipd -3 0 6147(_arch(_uni))))
		(_sig(_int clkswitch_ipd -3 0 6148(_arch(_uni)(_event))))
		(_sig(_int scanread_reg -3 0 6150(_arch(_uni((i 2))))))
		(_sig(_int scanwrite_reg -3 0 6151(_arch(_uni((i 2))))))
		(_sig(_int scanwrite_enabled -3 0 6152(_arch(_uni((i 2)))(_event))))
		(_sig(_int gated_scanclk -3 0 6153(_arch(_uni((i 3)))(_event))))
		(_sig(_int inclk_c0_dly1 -3 0 6155(_arch(_uni((i 2))))))
		(_sig(_int inclk_c0_dly2 -3 0 6156(_arch(_uni((i 2))))))
		(_sig(_int inclk_c0_dly3 -3 0 6157(_arch(_uni((i 2))))))
		(_sig(_int inclk_c0_dly4 -3 0 6158(_arch(_uni((i 2))))))
		(_sig(_int inclk_c0_dly5 -3 0 6159(_arch(_uni((i 2))))))
		(_sig(_int inclk_c0_dly6 -3 0 6160(_arch(_uni((i 2)))(_event))))
		(_sig(_int inclk_c1_dly1 -3 0 6161(_arch(_uni((i 2))))))
		(_sig(_int inclk_c1_dly2 -3 0 6162(_arch(_uni((i 2))))))
		(_sig(_int inclk_c1_dly3 -3 0 6163(_arch(_uni((i 2))))))
		(_sig(_int inclk_c1_dly4 -3 0 6164(_arch(_uni((i 2))))))
		(_sig(_int inclk_c1_dly5 -3 0 6165(_arch(_uni((i 2))))))
		(_sig(_int inclk_c1_dly6 -3 0 6166(_arch(_uni((i 2)))(_event))))
		(_sig(_int sig_offset -5 0 6169(_arch(_uni((ps 0))))))
		(_sig(_int sig_refclk_time -5 0 6170(_arch(_uni((ps 0))))))
		(_sig(_int sig_fbclk_period -5 0 6171(_arch(_uni((ps 0))))))
		(_sig(_int sig_vco_period_was_phase_adjusted -4 0 6172(_arch(_uni((i 0))))))
		(_sig(_int sig_phase_adjust_was_scheduled -4 0 6173(_arch(_uni((i 0))))))
		(_sig(_int sig_stop_vco -3 0 6174(_arch(_uni((i 2))))))
		(_sig(_int sig_m_times_vco_period -5 0 6175(_arch(_uni((ps 0))))))
		(_sig(_int sig_new_m_times_vco_period -5 0 6176(_arch(_uni((ps 0))))))
		(_sig(_int sig_got_refclk_posedge -4 0 6177(_arch(_uni((i 0))))))
		(_sig(_int sig_got_fbclk_posedge -4 0 6178(_arch(_uni((i 0))))))
		(_sig(_int sig_got_second_refclk -4 0 6179(_arch(_uni((i 0))))))
		(_sig(_int m_delay -2 0 6181(_arch(_uni((i 0))))))
		(_sig(_int n_delay -2 0 6182(_arch(_uni((i 0))))))
		(_sig(_int inclk1_tmp -3 0 6184(_arch(_uni((i 2)))(_event))))
		(_sig(_int ext_fbk_cntr_high -2 0 6186(_arch(_uni((i 0))))))
		(_sig(_int ext_fbk_cntr_low -2 0 6187(_arch(_uni((i 0))))))
		(_sig(_int ext_fbk_cntr_ph -2 0 6188(_arch(_uni((i 0))))))
		(_sig(_int ext_fbk_cntr_initial -2 0 6189(_arch(_uni((i 1))))))
		(_type(_int ~STRING{1~to~2}~13 0 6190(_array -1((_to i 1 i 2)))))
		(_sig(_int ext_fbk_cntr 83 0 6190(_arch(_uni(_string \"c0"\)))))
		(_type(_int ~STRING{1~to~6}~1310 0 6191(_array -1((_to i 1 i 6)))))
		(_sig(_int ext_fbk_cntr_mode 84 0 6191(_arch(_uni(_string \"bypass"\)))))
		(_sig(_int ext_fbk_cntr_index -2 0 6192(_arch(_uni((i 0))))))
		(_sig(_int enable0_tmp -3 0 6194(_arch(_uni((i 2))))))
		(_sig(_int enable1_tmp -3 0 6195(_arch(_uni((i 2))))))
		(_sig(_int reset_low -3 0 6196(_arch(_uni((i 2))))))
		(_sig(_int scandataout_tmp -3 0 6198(_arch(_uni((i 2))))))
		(_sig(_int scandone_tmp -3 0 6199(_arch(_uni((i 2)))(_event))))
		(_sig(_int sig_refclk_period -5 0 6201(_arch(_uni(_code 70)))))
		(_sig(_int schedule_vco -3 0 6203(_arch(_uni((i 2)))(_event))))
		(_sig(_int areset_ena_sig -3 0 6205(_arch(_uni((i 2))))))
		(_sig(_int pll_in_test_mode -4 0 6206(_arch(_uni((i 0))))))
		(_sig(_int inclk_c_from_vco 77 0 6208(_arch(_uni))))
		(_sig(_int inclk_m_from_vco -3 0 6210(_arch(_uni))))
		(_sig(_int inclk_sclkout0_from_vco -3 0 6211(_arch(_uni))))
		(_sig(_int inclk_sclkout1_from_vco -3 0 6212(_arch(_uni))))
		(_sig(_int sig_quiet_time -5 0 6215(_arch(_uni((ps 0))))))
		(_sig(_int sig_slowest_clk_old -5 0 6216(_arch(_uni((ps 0))))))
		(_sig(_int sig_slowest_clk_new -5 0 6217(_arch(_uni((ps 0))))))
		(_sig(_int sig_m_val_tmp 79 0 6218(_arch(_uni((_others(i 1)))))))
		(_var(_int input_value -3 0 6335(_prcs 9((i 2)))))
		(_var(_int current_clock -2 0 6336(_prcs 9((i 0)))))
		(_var(_int clk0_count -2 0 6337(_prcs 9((i 0)))))
		(_var(_int clk1_count -2 0 6337(_prcs 9((i 0)))))
		(_var(_int clk0_is_bad -3 0 6338(_prcs 9((i 2)))))
		(_var(_int clk1_is_bad -3 0 6338(_prcs 9((i 2)))))
		(_var(_int primary_clk_is_bad -4 0 6339(_prcs 9((i 0)))))
		(_var(_int current_clk_is_bad -4 0 6340(_prcs 9((i 0)))))
		(_var(_int got_curr_clk_falling_edge_after_clkswitch -4 0 6341(_prcs 9((i 0)))))
		(_var(_int switch_over_count -2 0 6342(_prcs 9((i 0)))))
		(_var(_int active_clock -3 0 6343(_prcs 9((i 2)))))
		(_var(_int external_switch -4 0 6344(_prcs 9((i 0)))))
		(_var(_int c0_got_first_rising_edge -4 0 6592(_prcs 30((i 0)))))
		(_var(_int c0_count -2 0 6593(_prcs 30((i 2)))))
		(_var(_int c0_initial_count -2 0 6594(_prcs 30((i 1)))))
		(_var(_int c0_tmp -3 0 6595(_prcs 30((i 2)))))
		(_var(_int c1_tmp -3 0 6595(_prcs 30((i 2)))))
		(_var(_int c1_got_first_rising_edge -4 0 6596(_prcs 30((i 0)))))
		(_var(_int c1_count -2 0 6597(_prcs 30((i 2)))))
		(_var(_int c1_initial_count -2 0 6598(_prcs 30((i 1)))))
		(_var(_int count -2 0 6674(_prcs 31((i 0)))))
		(_var(_int output -3 0 6675(_prcs 31((i 2)))))
		(_var(_int buf -6 0 6700(_prcs 33)))
		(_var(_int init -4 0 6794(_prcs 34((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 6795(_array -3((_dto i 7 i 0)))))
		(_var(_int low 85 0 6795(_prcs 34)))
		(_var(_int high 85 0 6795(_prcs 34)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 6796(_array -3((_dto i 3 i 0)))))
		(_var(_int low_fast 86 0 6796(_prcs 34)))
		(_var(_int high_fast 86 0 6796(_prcs 34)))
		(_type(_int ~STRING{1~to~6}~1314 0 6797(_array -1((_to i 1 i 6)))))
		(_var(_int mode 87 0 6797(_prcs 34(_string \"bypass"\))))
		(_var(_int is_error -4 0 6798(_prcs 34((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 6799(_array -3((_dto i 8 i 0)))))
		(_var(_int m_tmp 88 0 6799(_prcs 34)))
		(_var(_int n_tmp 88 0 6799(_prcs 34)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 6800(_array -3((_dto i 1 i 0)))))
		(_var(_int n_fast 89 0 6800(_prcs 34)))
		(_type(_int ~int_array{0~to~5}~1316 0 6801(_array -2((_to i 0 i 5)))))
		(_var(_int c_high_val_tmp 90 0 6801(_prcs 34((_others(i 1))))))
		(_type(_int ~int_array{0~to~5}~1318 0 6802(_array -2((_to i 0 i 5)))))
		(_var(_int c_low_val_tmp 91 0 6802(_prcs 34((_others(i 1))))))
		(_type(_int ~int_array{0~to~5}~1320 0 6803(_array -2((_to i 0 i 5)))))
		(_var(_int c_ph_val_tmp 92 0 6803(_prcs 34((_others(i 0))))))
		(_type(_int ~str_array{0~to~5}~1322 0 6804(_array 64((_to i 0 i 5)))))
		(_var(_int c_mode_val_tmp 93 0 6804(_prcs 34)))
		(_var(_int m_ph_val_tmp -2 0 6805(_prcs 34((i 0)))))
		(_type(_int ~int_array{0~to~1}~1324 0 6806(_array -2((_to i 0 i 1)))))
		(_var(_int m_val_tmp 94 0 6806(_prcs 34((_others(i 1))))))
		(_var(_int c0_rising_edge_transfer_done -4 0 6807(_prcs 34((i 0)))))
		(_var(_int c1_rising_edge_transfer_done -4 0 6808(_prcs 34((i 0)))))
		(_var(_int c2_rising_edge_transfer_done -4 0 6809(_prcs 34((i 0)))))
		(_var(_int c3_rising_edge_transfer_done -4 0 6810(_prcs 34((i 0)))))
		(_var(_int c4_rising_edge_transfer_done -4 0 6811(_prcs 34((i 0)))))
		(_var(_int c5_rising_edge_transfer_done -4 0 6812(_prcs 34((i 0)))))
		(_var(_int i_clk0_mult_by -2 0 6815(_prcs 34((i 1)))))
		(_var(_int i_clk0_div_by -2 0 6816(_prcs 34((i 1)))))
		(_var(_int i_clk1_mult_by -2 0 6817(_prcs 34((i 1)))))
		(_var(_int i_clk1_div_by -2 0 6818(_prcs 34((i 1)))))
		(_var(_int i_clk2_mult_by -2 0 6819(_prcs 34((i 1)))))
		(_var(_int i_clk2_div_by -2 0 6820(_prcs 34((i 1)))))
		(_var(_int i_clk3_mult_by -2 0 6821(_prcs 34((i 1)))))
		(_var(_int i_clk3_div_by -2 0 6822(_prcs 34((i 1)))))
		(_var(_int i_clk4_mult_by -2 0 6823(_prcs 34((i 1)))))
		(_var(_int i_clk4_div_by -2 0 6824(_prcs 34((i 1)))))
		(_var(_int i_clk5_mult_by -2 0 6825(_prcs 34((i 1)))))
		(_var(_int i_clk5_div_by -2 0 6826(_prcs 34((i 1)))))
		(_var(_int max_d_value -2 0 6827(_prcs 34((i 1)))))
		(_var(_int new_multiplier -2 0 6828(_prcs 34((i 1)))))
		(_var(_int i_clk0_phase_shift -2 0 6831(_prcs 34((i 1)))))
		(_var(_int i_clk1_phase_shift -2 0 6832(_prcs 34((i 1)))))
		(_var(_int i_clk2_phase_shift -2 0 6833(_prcs 34((i 1)))))
		(_var(_int max_neg_abs -2 0 6837(_prcs 34((i 0)))))
		(_var(_int i_m_initial -2 0 6838(_prcs 34)))
		(_var(_int i_m -2 0 6839(_prcs 34((i 1)))))
		(_var(_int i_n -2 0 6840(_prcs 34((i 1)))))
		(_var(_int i_m2 -2 0 6841(_prcs 34)))
		(_var(_int i_n2 -2 0 6842(_prcs 34)))
		(_var(_int i_ss -2 0 6843(_prcs 34)))
		(_type(_int ~int_array{0~to~5}~1326 0 6844(_array -2((_to i 0 i 5)))))
		(_var(_int i_c_high 95 0 6844(_prcs 34)))
		(_type(_int ~int_array{0~to~5}~1328 0 6845(_array -2((_to i 0 i 5)))))
		(_var(_int i_c_low 96 0 6845(_prcs 34)))
		(_type(_int ~int_array{0~to~5}~1330 0 6846(_array -2((_to i 0 i 5)))))
		(_var(_int i_c_initial 97 0 6846(_prcs 34)))
		(_type(_int ~int_array{0~to~5}~1332 0 6847(_array -2((_to i 0 i 5)))))
		(_var(_int i_c_ph 98 0 6847(_prcs 34)))
		(_type(_int ~str_array{0~to~5}~1334 0 6848(_array 64((_to i 0 i 5)))))
		(_var(_int i_c_mode 99 0 6848(_prcs 34)))
		(_var(_int i_m_ph -2 0 6849(_prcs 34)))
		(_var(_int output_count -2 0 6850(_prcs 34)))
		(_var(_int new_divisor -2 0 6851(_prcs 34)))
		(_type(_int ~STRING{1~to~2}~1336 0 6853(_array -1((_to i 1 i 2)))))
		(_var(_int clk0_cntr 100 0 6853(_prcs 34(_string \"c0"\))))
		(_type(_int ~STRING{1~to~2}~1338 0 6854(_array -1((_to i 1 i 2)))))
		(_var(_int clk1_cntr 101 0 6854(_prcs 34(_string \"c1"\))))
		(_type(_int ~STRING{1~to~2}~1340 0 6855(_array -1((_to i 1 i 2)))))
		(_var(_int clk2_cntr 102 0 6855(_prcs 34(_string \"c2"\))))
		(_type(_int ~STRING{1~to~2}~1342 0 6856(_array -1((_to i 1 i 2)))))
		(_var(_int clk3_cntr 103 0 6856(_prcs 34(_string \"c3"\))))
		(_type(_int ~STRING{1~to~2}~1344 0 6857(_array -1((_to i 1 i 2)))))
		(_var(_int clk4_cntr 104 0 6857(_prcs 34(_string \"c4"\))))
		(_type(_int ~STRING{1~to~2}~1346 0 6858(_array -1((_to i 1 i 2)))))
		(_var(_int clk5_cntr 105 0 6858(_prcs 34(_string \"c5"\))))
		(_type(_int ~STRING{1~to~2}~1348 0 6860(_array -1((_to i 1 i 2)))))
		(_var(_int fbk_cntr 106 0 6860(_prcs 34)))
		(_var(_int fbk_cntr_index -2 0 6861(_prcs 34)))
		(_var(_int start_bit -2 0 6862(_prcs 34)))
		(_var(_int quiet_time -5 0 6863(_prcs 34((ps 0)))))
		(_var(_int slowest_clk_old -5 0 6864(_prcs 34((ps 0)))))
		(_var(_int slowest_clk_new -5 0 6865(_prcs 34((ps 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1350 0 6866(_array -3((_dto i 173 i 0)))))
		(_var(_int tmp_scan_data 107 0 6866(_prcs 34((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 6867(_array -3((_dto i 4 i 0)))))
		(_var(_int m_lo 108 0 6867(_prcs 34)))
		(_var(_int m_hi 108 0 6867(_prcs 34)))
		(_var(_int j -2 0 6869(_prcs 34((i 0)))))
		(_var(_int scanread_active_edge -5 0 6870(_prcs 34((ps 0)))))
		(_var(_int got_first_scanclk -4 0 6871(_prcs 34((i 0)))))
		(_var(_int got_first_gated_scanclk -4 0 6872(_prcs 34((i 0)))))
		(_var(_int scanclk_last_rising_edge -5 0 6873(_prcs 34((ps 0)))))
		(_var(_int scanclk_period -5 0 6874(_prcs 34((ps 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1352 0 6875(_array -3((_dto i 173 i 0)))))
		(_var(_int current_scan_data 109 0 6875(_prcs 34((_others(i 2))))))
		(_var(_int index -2 0 6876(_prcs 34((i 0)))))
		(_var(_int scan_chain_length -2 0 6877(_prcs 34((i 174)))))
		(_var(_int tmp_rem -2 0 6878(_prcs 34((i 0)))))
		(_var(_int scanclk_cycles -2 0 6879(_prcs 34((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1354 0 6880(_array -3((_dto i 1 i 0)))))
		(_var(_int lfc_tmp 110 0 6880(_prcs 34)))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 6881(_array -3((_dto i 5 i 0)))))
		(_var(_int lfr_tmp 111 0 6881(_prcs 34)))
		(_var(_int lfr_int -2 0 6882(_prcs 34((i 0)))))
		(_type(_int ~STRING{1~to~6}~1357 0 6885(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1359 0 6886(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1361 0 6887(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1363 0 6888(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1365 0 6889(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1367 0 6890(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1369 0 6885(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1371 0 6886(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1373 0 6887(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1375 0 6888(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1377 0 6889(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1379 0 6890(_array -1((_to i 1 i 6)))))
		(_var(_int sched_time -5 0 7944(_prcs 36((ps 0)))))
		(_type(_int time_array 0 7946(_array -5((_to i 0 i 7)))))
		(_var(_int init -4 0 7947(_prcs 36((i 1)))))
		(_var(_int refclk_period -5 0 7948(_prcs 36)))
		(_var(_int m_times_vco_period -5 0 7949(_prcs 36)))
		(_var(_int new_m_times_vco_period -5 0 7950(_prcs 36)))
		(_var(_int phase_shift 124 0 7952(_prcs 36((_others(ps 0))))))
		(_var(_int last_phase_shift 124 0 7953(_prcs 36((_others(ps 0))))))
		(_var(_int l_index -2 0 7955(_prcs 36((i 1)))))
		(_var(_int cycle_to_adjust -2 0 7956(_prcs 36((i 0)))))
		(_var(_int stop_vco -4 0 7958(_prcs 36((i 0)))))
		(_var(_int locked_tmp -3 0 7960(_prcs 36((i 2)))))
		(_var(_int pll_is_locked -4 0 7961(_prcs 36((i 0)))))
		(_var(_int pll_about_to_lock -4 0 7962(_prcs 36((i 0)))))
		(_var(_int cycles_to_lock -2 0 7963(_prcs 36((i 0)))))
		(_var(_int cycles_to_unlock -2 0 7964(_prcs 36((i 0)))))
		(_var(_int got_first_refclk -4 0 7966(_prcs 36((i 0)))))
		(_var(_int got_second_refclk -4 0 7967(_prcs 36((i 0)))))
		(_var(_int got_first_fbclk -4 0 7968(_prcs 36((i 0)))))
		(_var(_int refclk_time -5 0 7970(_prcs 36((ps 0)))))
		(_var(_int fbclk_time -5 0 7971(_prcs 36((ps 0)))))
		(_var(_int first_fbclk_time -5 0 7972(_prcs 36((ps 0)))))
		(_var(_int fbclk_period -5 0 7974(_prcs 36((ps 0)))))
		(_var(_int first_schedule -4 0 7976(_prcs 36((i 1)))))
		(_var(_int vco_val -3 0 7978(_prcs 36((i 2)))))
		(_var(_int vco_period_was_phase_adjusted -4 0 7979(_prcs 36((i 0)))))
		(_var(_int phase_adjust_was_scheduled -4 0 7980(_prcs 36((i 0)))))
		(_var(_int loop_xplier -2 0 7982(_prcs 36)))
		(_var(_int loop_initial -2 0 7983(_prcs 36((i 0)))))
		(_var(_int loop_ph -2 0 7984(_prcs 36((i 0)))))
		(_var(_int loop_time_delay -2 0 7985(_prcs 36((i 0)))))
		(_var(_int initial_delay -5 0 7987(_prcs 36((ps 0)))))
		(_var(_int vco_per -5 0 7988(_prcs 36)))
		(_var(_int tmp_rem -2 0 7989(_prcs 36)))
		(_var(_int my_rem -2 0 7990(_prcs 36)))
		(_var(_int fbk_phase -2 0 7991(_prcs 36((i 0)))))
		(_var(_int pull_back_M -2 0 7993(_prcs 36((i 0)))))
		(_var(_int total_pull_back -2 0 7994(_prcs 36((i 0)))))
		(_var(_int fbk_delay -2 0 7995(_prcs 36((i 0)))))
		(_var(_int offset -5 0 7997(_prcs 36((ps 0)))))
		(_var(_int tmp_vco_per -2 0 7999(_prcs 36((i 0)))))
		(_var(_int high_time -5 0 8000(_prcs 36)))
		(_var(_int low_time -5 0 8001(_prcs 36)))
		(_var(_int got_refclk_posedge -4 0 8003(_prcs 36((i 0)))))
		(_var(_int got_fbclk_posedge -4 0 8004(_prcs 36((i 0)))))
		(_var(_int inclk_out_of_range -4 0 8005(_prcs 36((i 0)))))
		(_var(_int no_warn -4 0 8006(_prcs 36((i 0)))))
		(_var(_int ext_fbk_cntr_modulus -2 0 8008(_prcs 36((i 1)))))
		(_var(_int init_clks -4 0 8009(_prcs 36((i 1)))))
		(_var(_int pll_is_in_reset -4 0 8010(_prcs 36((i 0)))))
		(_var(_int pll_is_disabled -4 0 8011(_prcs 36((i 0)))))
		(_var(_int next_vco_sched_time -5 0 8012(_prcs 36((ps 0)))))
		(_var(_int tap0_is_active -4 0 8013(_prcs 36((i 1)))))
		(_prcs
			(line__6296(_arch 11 0 6296(_assignment(_trgt(99))(_sens(80)(81)(82)(83)(84)(85)(88)(160)))))
			(line__6306(_arch 12 0 6306(_assignment(_trgt(143))(_sens(29)(149)))))
			(line__6307(_arch 13 0 6307(_assignment(_trgt(144))(_sens(30)(149)))))
			(line__6308(_arch 14 0 6308(_assignment(_trgt(145))(_sens(28)(149)))))
			(line__6309(_arch 15 0 6309(_assignment(_trgt(146))(_sens(31)(149)))))
			(line__6310(_arch 16 0 6310(_assignment(_trgt(148))(_sens(32)(149)))))
			(line__6312(_arch 17 0 6312(_assignment(_trgt(157))(_sens(104)(106)(134)))))
			(line__6314(_arch 18 0 6314(_assignment(_trgt(158)))))
			(line__6332(_arch 19 0 6332(_assignment(_alias((inclk1_tmp)(inclk1_ipd)))(_simpleassign BUF)(_trgt(142))(_sens(103)))))
			(line__6334(_arch 20 0 6334(_prcs(_simple)(_trgt(88)(12(1))(12(0))(13)(15))(_sens(102)(112)(142)))))
			(line__6466(_arch 21 0 6466(_prcs(_simple)(_trgt(86))(_sens(161)))))
			(line__6471(_arch 22 0 6471(_prcs(_simple)(_trgt(87))(_sens(162)))))
			(line__6485(_arch 23 0 6485(_assignment(_trgt(93))(_sens(55)(88)(159(0))))))
			(line__6500(_arch 24 0 6500(_assignment(_trgt(94))(_sens(54)(56(0))(88)(159(1))))))
			(line__6516(_arch 25 0 6516(_assignment(_trgt(95))(_sens(56(1))(88)(159(2))))))
			(line__6531(_arch 26 0 6531(_assignment(_trgt(96))(_sens(56(2))(88)(159(3))))))
			(line__6545(_arch 27 0 6545(_assignment(_trgt(97))(_sens(56(3))(88)(159(4))))))
			(line__6560(_arch 28 0 6560(_assignment(_trgt(98))(_sens(56(4))(88)(159(5))))))
			(line__6575(_arch 29 0 6575(_assignment(_trgt(117))(_sens(93)))))
			(line__6577(_arch 30 0 6577(_assignment(_alias((inclk_c0_dly2)(inclk_c0_dly1)))(_simpleassign BUF)(_trgt(118))(_sens(117)))))
			(line__6578(_arch 31 0 6578(_assignment(_alias((inclk_c0_dly3)(inclk_c0_dly2)))(_simpleassign BUF)(_trgt(119))(_sens(118)))))
			(line__6579(_arch 32 0 6579(_assignment(_alias((inclk_c0_dly4)(inclk_c0_dly3)))(_simpleassign BUF)(_trgt(120))(_sens(119)))))
			(line__6580(_arch 33 0 6580(_assignment(_alias((inclk_c0_dly5)(inclk_c0_dly4)))(_simpleassign BUF)(_trgt(121))(_sens(120)))))
			(line__6581(_arch 34 0 6581(_assignment(_alias((inclk_c0_dly6)(inclk_c0_dly5)))(_simpleassign BUF)(_trgt(122))(_sens(121)))))
			(line__6583(_arch 35 0 6583(_assignment(_trgt(123))(_sens(94)))))
			(line__6585(_arch 36 0 6585(_assignment(_alias((inclk_c1_dly2)(inclk_c1_dly1)))(_simpleassign BUF)(_trgt(124))(_sens(123)))))
			(line__6586(_arch 37 0 6586(_assignment(_alias((inclk_c1_dly3)(inclk_c1_dly2)))(_simpleassign BUF)(_trgt(125))(_sens(124)))))
			(line__6587(_arch 38 0 6587(_assignment(_alias((inclk_c1_dly4)(inclk_c1_dly3)))(_simpleassign BUF)(_trgt(126))(_sens(125)))))
			(line__6588(_arch 39 0 6588(_assignment(_alias((inclk_c1_dly5)(inclk_c1_dly4)))(_simpleassign BUF)(_trgt(127))(_sens(126)))))
			(line__6589(_arch 40 0 6589(_assignment(_alias((inclk_c1_dly6)(inclk_c1_dly5)))(_simpleassign BUF)(_trgt(128))(_sens(127)))))
			(line__6591(_arch 41 0 6591(_prcs(_simple)(_trgt(150)(151))(_sens(104)(106)(122)(128)(134))(_read(29(1))(29(0))(30(1))(30(0))(31(1))(31(0))))))
			(glocked_cntr(_arch 42 0 6673(_prcs(_simple)(_trgt(89))(_sens(88)(104)(106)))))
			(line__6695(_arch 43 0 6695(_assignment(_trgt(14))(_sens(89)(90)))))
			(line__6699(_arch 44 0 6699(_prcs(_simple)(_sens(154))(_mon)(_read(28)(29)(32)(33)(34)(35)(36)(42)(61(1))(61(0))(62(1))(62(0))(63)(67)(68)(69)(70(1))(70(0))(71(1))(71(0))(74)(75)(76)(77)(78)(92)))))
			(line__6793(_arch 45 0 6793(_prcs(_simple)(_trgt(28)(29(5))(29(4))(29(3))(29(2))(29(1))(29(0))(29)(30(5))(30(4))(30(3))(30(2))(30(1))(30(0))(30)(31)(32(5))(32(4))(32(3))(32(2))(32(1))(32(0))(32)(33)(34)(35)(36)(37)(38)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(60)(61)(61(1))(61(0))(62)(62(1))(62(0))(63)(64)(65)(65(1))(65(0))(66)(66(1))(66(0))(67)(68)(69)(70)(71)(72)(73)(74)(75)(76)(77)(78)(79(0))(79(173))(79(163))(79(d_172_164))(79(d_162_154))(79(153))(79(d_152_144))(79(143))(79(d_142_134))(79(d_42_35))(79(d_60_53))(79(d_78_71))(79(d_96_89))(79(d_114_107))(79(d_132_125))(79(d_33_26))(79(d_51_44))(79(d_69_62))(79(d_87_80))(79(d_105_98))(79(d_123_116))(79(d_25_12))(79(74))(79(d_73_72))(79(d_70_67))(79(d_65_62))(79(71))(79(66))(79)(79(d_60_57))(79(d_50_47))(79(d_40_37))(79(d_30_27))(79(d_55_52))(79(d_45_42))(79(d_35_32))(79(d_25_22))(79(d_21_12))(79(d_9_4))(79(d_3_0))(79(d_11_10))(79(d_11_0))(92)(113)(114)(115)(116)(147)(149)(154)(159)(160)(161)(162)(163)(164)(165)(166))(_sens(54)(56(5))(56(4))(56(3))(56(2))(56(1))(56(0))(58)(108)(115)(116))(_mon)(_read(28)(29)(30)(32)(60)(61)(62)(63)(65)(66)(67)(68)(69)(79)(106)(109)(110)(111)(113)(114)(155)))))
			(line__7940(_arch 46 0 7940(_assignment(_trgt(153))(_sens(79(173))(79(74))))))
			(SCHEDULE(_arch 47 0 7943(_prcs(_simple)(_trgt(57)(57(0))(58(0))(58)(59)(90)(91)(134)(140)(155)(156))(_sens(54)(55)(57)(104)(105)(106)(156))(_mon)(_read(59)(61(0))(62(0))(63)(64)(92)(134)(143)(144)(145)(146)(148)))))
			(line__8460(_arch 48 0 8460(_assignment(_trgt(80))(_sens(50)(56)))))
			(line__8461(_arch 49 0 8461(_assignment(_trgt(11(0)))(_sens(80)(91)(92)(104)(106)(158)))))
			(line__8464(_arch 50 0 8464(_assignment(_trgt(81))(_sens(49)(56)))))
			(line__8465(_arch 51 0 8465(_assignment(_trgt(11(1)))(_sens(81)(91)(92)(104)(106)(158)))))
			(line__8468(_arch 52 0 8468(_assignment(_trgt(82))(_sens(48)(56)))))
			(line__8469(_arch 53 0 8469(_assignment(_trgt(11(2)))(_sens(82)(91)(92)(104)(106)(158)))))
			(line__8472(_arch 54 0 8472(_assignment(_trgt(83))(_sens(47)(56)))))
			(line__8473(_arch 55 0 8473(_assignment(_trgt(11(3)))(_sens(83)(91)(92)(104)(106)(158)))))
			(line__8476(_arch 56 0 8476(_assignment(_trgt(84))(_sens(46)(56)))))
			(line__8477(_arch 57 0 8477(_assignment(_trgt(11(4)))(_sens(84)(91)(92)(104)(106)(158)))))
			(line__8480(_arch 58 0 8480(_assignment(_trgt(85))(_sens(45)(56)))))
			(line__8481(_arch 59 0 8481(_assignment(_trgt(11(5)))(_sens(85)(91)(92)(104)(106)(158)))))
			(line__8484(_arch 60 0 8484(_assignment(_trgt(22(0)))(_sens(86)(91)(92)(104)(106)(158)))))
			(line__8487(_arch 61 0 8487(_assignment(_trgt(22(1)))(_sens(87)(91)(92)(104)(106)(158)))))
			(line__8490(_arch 62 0 8490(_assignment(_trgt(20))(_sens(91)(92)(104)(106)(150)(158)))))
			(line__8492(_arch 63 0 8492(_assignment(_trgt(21))(_sens(91)(92)(104)(106)(151)(158)))))
			(line__8495(_arch 64 0 8495(_assignment(_alias((scandataout)(scandataout_tmp)))(_simpleassign BUF)(_trgt(16))(_sens(153)))))
			(line__8496(_arch 65 0 8496(_assignment(_alias((scandone)(scandone_tmp)))(_simpleassign BUF)(_trgt(17))(_sens(154)))))
		)
		(_subprogram
			(_int slowest_clk 66 0 6884(_arch(_func)))
			(_int int2bin 67 0 6926(_arch(_func)))
			(_int extract_cntr_index 68 0 6941(_arch(_func -2 -7)))
			(_ext WRITE(2 24))
			(_ext WRITE(2 22))
			(_ext WRITELINE(2 17))
			(_ext find_simple_integer_fraction(3 2))
			(_ext lcm(3 7))
			(_ext str2int(3 20))
			(_ext maxnegabs(3 13))
			(_ext get_phase_degree(3 15))
			(_ext counter_ph(3 17))
			(_ext ph_adjust(3 18))
			(_ext output_counter_value(3 8))
			(_ext counter_high(3 10))
			(_ext counter_low(3 11))
			(_ext counter_initial(3 16))
			(_ext counter_mode(3 9))
			(_ext gcd(3 4))
			(_ext translate_string(3 19))
			(_ext alt_conv_integer(3 1))
			(_ext int2str(3 0))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_part (56(0))(56(1))(56(2))(56(3))(56(4))(56(5))(57(0))
	)
	(_split (28)(31)(29)(30)(32)(44)(37)(38)(40)(79)(65)(62)(66)(159)(60)(58)(57)(59)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(.(MF_pllpack)))
	(_static
		(1702131813 1818324594 1701144159 1667326564 107)
		(812346467)
		(829123683)
		(845900899)
		(862678115)
		(879455331)
		(896232547)
		(1970168173 27745)
		(1869903201)
		(28271)
		(6710895)
		(1953718630)
		(1935963756)
		(12387)
		(12643)
		(7562617)
		(1280069664 1885688352 1919381362 1768779105 1663068014 1819307375 1684370533 1953068832 1752440936 1868963941 2003790956 543649385 1970037110 673215333 1970037078 1763734373 1634738286 1953390962 1702061416 1852383347 1633904996 1981834612 1702194273 1700929651 1701998438 1885696544 1919381362 1768779105 539584366 58)
		(538976288 1869422670 1970042212 540876915)
		(2107424)
		(10528)
		(538976288 1869422669 1970042212 540876915)
		(538976288 1752178765 1885434975 2112800)
		(538976288 1830826573 1819632751 1025536885 32)
		(538976288 1830826574 1819632751 1025536885 32)
		(538982944 1734961184 540876904)
		(10272)
		(8233)
		(538979360 2003790880 2112800)
		(538979360 1685024032 540876901)
		(538979360 1634234400 1948280179 1025536097 32)
		(538976288 1918986307 1344300391 544238965 1920103747 544501349 692155688 2112800)
		(2107680)
		(538976288 1886351180 1818838560 544367988 1634754883 1869900131 1881677938 1025517894 32)
		(538976288 1886351180 1818838560 544367988 1769170258 1919906931 1867196448 539585896 8253)
		(1869771333 1998615410 543519333 1868787301 1702129269 543450482 1769108836 1344300910 1914719308 1869770853 1835102823 1735289197 1817190446 1702060389 1717924384 1948283493 1919230063 796028786 1852989815 543649385 1936942445 1936025441 1868718368 3040630)
		(13667)
		(13411)
		(13155)
		(12899)
		(1685482598 115)
		(1634761058 29555)
		(538976288 8224)
		(33686018 33686018 33686018)
		(33686018 33686018 514)
		(1864376352 26214)
		(1864376352 25700)
		(33686018)
		(514)
		(33686018 33686018 33686018 514)
		(33686018 33686018 2)
		(541871184 1919968594 1634887535 1852403053 1850286183 1634301033 6579572)
		(1701604425 543973735 544500066 1953785203 1936158313 1919903264 1869564960 1766203504 1919251564 1936020000 1635021673 778396526 1734691872 1646292065 1981838441 1702194273 1634869363 543516526 1836020326 808464416 758132784 825307184 539767089 808530224 808267824 825307441 824192049 808464688 808529200 825307441 1684955424 825307424 758132784 825307441 539898161 1868784978 1734960750 1952543349 544108393 544825709 544501614 1802661751 46)
		(1701604425 543973735 1970037110 1713402725 1293972079 1970234144 1919251566 1634234400 1948280179 539914337 1868784978 1734960750 1952543349 544108393 544825709 544501614 1802661751 46)
		(1853189987 779249012 544491808 1852727651 1646294127 1970544741 1684369010 544108320 1701604981 1948283763 1881171304 544502369 1914729321 1852386661 1634301033 1702521196 11876)
		(543516756 1667592307 1701406313 1768038500 1702043764 1852404852 1998615399 543976553 1852994932 1179012896 1701344288 32)
		(1986338848 28261)
		(33686019 2)
		(2)
		(543516756 1667592307 1701406313 1768038500 1702043764 1852404852 1998615399 543976553 1852994932 1179012896 1701344288 1663061280 1953396079 539914853 1936287828 544434464 1701604457 778854759 1667584544 1768320623 1634891111 1852795252 2036428064 1953459744 1919907616 11883)
		(1868767309 1702129269 2004033650 1751348329 1713398885 544042866 1650552421 543450476 1109421940 1396789337 1869422675 539911524 541871184 544825709 1702063980 1668246560 11883)
		(1868767309 1702129269 2004033650 1751348329 1109419109 1396789337 1869422675 1948280164 1852121199 1701601889 1344286308 1830833228 1814067553 543519599 1801678700 46)
		(1396786720 1280319572 1633886284 1700929646 1852793632 1969711462 543450482 544370534 539308085 2037675364 1668899616 1864394092 779709550 544098592 1936287860 1935762208 1948265573 1210082664 541607753 543452769 542592844 1969516397 1881172332 1919381362 1701670241 1769414756 1914727532 1819636581 1852383348 1679843616 544830581 1818458467 1953439845 544367976 1851877492 623916320 1752637484 543712105 1763734377 1734700140 539913313 1868784978 1734960750 1952543349 544108393 544825709 544501614 1802661751 46)
		(543516756 1868767309 1702129269 1718558834 1701344288 32)
		(1701604425 543973735 1635131441 543520108 544370534 1868767310 1702129269 1226845810 1702130542 1948279905 1663067496 1953396079 1931506277 1819635560 1700929636 1348026912 1163088705 1377840708 1852793701 1969711462 1769234802 1830841967 1847621985 1998615663 778793583)
		(32)
		(1867325518 1970042212 540876915)
		(1344286249 1830833228 1814067553 543519599 1801678700 46)
		(1866670158 1702129269 2004033650 1751348329 1713398885 544042866 1095784770 1830835027 543515759 1696624500 1818386798 673211493 1869422670 1970042212 540876915)
		(1869422670 1970042212 540876915)
		(1701604425 543973735 1970037110 1868963941 541991026 1853189987 544367988 1109421673 1396789337 1869422675 539911524 543516756 541217612 1948280431 1663067496 1953396079 1931506277 1819635560 1700929636 1952805664 544175136 1852383280 1685221152 1948283493 1886330991 1952543333 1752440933 1868767333 1702129269 1852383346 1348026912 542331713 1701080941 1699881006 1718513507 1920296809 1869182049 1634541678 1869488249 1870078068 3042162)
		(1866670158 1702129269 2004033650 1751348329 1713398885 544042866 1650552421 543450476 1109421940 1396789337 1869422675 539911524 541871184 544825709 1702063980 1668246560 11883)
		(33686018 33686018)
		(1970235507 1646290028 1497505893 1397965136 539903045 1868784978 1734960750 1952543349 544108393 544825709 544501614 1802661751 46)
		(1853189987 779249012 1936607520 1684104564 32)
		(1701604425 543973735 1635131441 543520108 544370534)
		(1866670157 1702129269 2004033650 1751348329 1713398885 544042866 1095784770 1830835027 543515759 1696624500 1818386798 673211493 1869422669 1970042212 540876915)
		(1109421673 1396789337 1869422675 539911524 543516756 541217612 1948280431 1663067496 1953396079 1931506277 1819635560 1700929636 1952805664 544175136 1852383280 1685221152 1948283493 1886330991 1952543333 1752440933 1868767333 1702129269 1852383346 1348026912 542331713 1701080941 1699881006 1718513507 1920296809 1869182049 1634541678 1869488249 1870078068 3042162)
		(1701604425 543973735 1970037110 1868963941 1868767346 1702129269 8306)
		(1866670157 1702129269 2004033650 1751348329 1713398885 544042866 1650552421 543450476 1109421940 1396789337 1869422675 539911524 541871184 544825709 1702063980 1668246560 11883)
		(1868787273 1952542829 1701601897 1685024032 1713402725 1293972079 540167471 1853189987 1936876916 1766137902 1919248500 1953456672 1752375400 1684829551 543515168 1095784770 1145394003 544370464 1752461154 1313820192 1348026925 1163088705 1377840708 1852793701 1969711462 1769234802 1830841967 1847621985 1998615663 778793583)
		(1868787273 1952542829 1701601897 1685024032 1713402725 1310749295 540167727 1853189987 1936876916 1766137902 1919248500 1953456672 1752375400 1684829551 543515168 1095784770 1145394003 544370464 1752461154 1313820192 1348026925 1163088705 1377840708 1852793701 1969711462 1769234802 1830841967 1847621985 1998615663 778793583)
		(1280069664 1935767328 1936028192 29797)
		(1280069664 1935767328 1936286752 1701601889 100)
		(1280069664 544434464 1650552421 6579564)
		(1701604425 543973735 1970037110 1478959205 1701060647 1952671092 1864393829 1379999854 1413829445 1886284064 29813)
		(1768778100 26478)
		(1280069664 2036428064 1936682016 1869357157 27491)
		(1886275872 1663071349 1801678700 1701996064 1763716721 1869488243 1769414772 1852401780 1329813024 1851879968 975201639 32)
		(1280069664 1936682016 1869357172 3042147)
		(1280069664 2036428064 1953459744 1668246560 1344286315 1935762796 1937055845 1752440933 1868767333 1667592818 1919295604 1702195557 779707246)
		(1280069664 1936682016 1869357172 1679846243 1948280181 1869357167 1864397683 1852383334 544503152 1668246627 107)
		(1280069664 1668246560 543450475 1763733364 1836016494 543649385 1668246627 107)
		(1162102352 1679835470 1936941413 1702130277 11876)
	)
	(_model . vital_pll 71 -1)
)
V 000047 55 1199          1711853934535 behave
(_unit VHDL(mf_ttn_mn_cntr 0 8516(behave 0 8526))
	(_version vef)
	(_time 1711853934536 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 30353735366432273666246a343566366436653566)
	(_coverage d)
	(_ent
		(_time 1711853934533)
	)
	(_object
		(_port(_int clk -1 0 8517(_ent(_in)(_event))))
		(_port(_int reset -1 0 8518(_ent(_in((i 2))))))
		(_port(_int cout -1 0 8519(_ent(_out))))
		(_port(_int initial_value -2 0 8520(_ent(_in((i 1))))))
		(_port(_int modulus -2 0 8521(_ent(_in((i 1))))))
		(_port(_int time_delay -2 0 8522(_ent(_in((i 0))))))
		(_var(_int count -2 0 8530(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -3 0 8531(_prcs 0((i 1)))))
		(_var(_int tmp_cout -1 0 8532(_prcs 0)))
		(_prcs
			(line__8529(_arch 0 0 8529(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000047 55 1552          1711853934545 behave
(_unit VHDL(mf_ttn_scale_cntr 0 8568(behave 0 8580))
	(_version vef)
	(_time 1711853934546 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 40454742461442574712541a444516474346434641)
	(_coverage d)
	(_ent
		(_time 1711853934542)
	)
	(_object
		(_port(_int clk -1 0 8569(_ent(_in)(_event))))
		(_port(_int reset -1 0 8570(_ent(_in((i 2))))))
		(_port(_int initial -2 0 8571(_ent(_in((i 1))))))
		(_port(_int high -2 0 8572(_ent(_in((i 1))))))
		(_port(_int low -2 0 8573(_ent(_in((i 1))))))
		(_type(_int ~STRING~12 0 8574(_array -3((_uto i 1 i 2147483647)))))
		(_port(_int mode 0 0 8574(_ent(_in(_string \"bypass"\)))))
		(_port(_int ph_tap -2 0 8575(_ent(_in((i 0))))))
		(_port(_int cout -1 0 8576(_ent(_out))))
		(_var(_int tmp_cout -1 0 8583(_prcs 0((i 2)))))
		(_var(_int count -2 0 8584(_prcs 0((i 1)))))
		(_var(_int output_shift_count -2 0 8585(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -4 0 8586(_prcs 0((i 0)))))
		(_prcs
			(line__8582(_arch 0 0 8582(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1864376352 26214)
		(1634761058 29555)
		(1986338848 28261)
		(1864376352 25700)
	)
	(_model . behave 1 -1)
)
V 000050 55 71706         1711853934687 vital_pll
(_unit VHDL(mf_stratixiii_pll 0 8662(vital_pll 0 8966))
	(_version vef)
	(_time 1711853934688 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code cdc8ca989f99cfdace98c09edf979dcac9cbc4cac5cbc4)
	(_coverage d)
	(_ent
		(_time 1711853934556)
	)
	(_comp
		(MF_ttn_mn_cntr
			(_object
				(_port(_int clk -4 0 9215(_ent (_in))))
				(_port(_int reset -4 0 9216(_ent (_in((i 2))))))
				(_port(_int cout -4 0 9217(_ent (_out))))
				(_port(_int initial_value -2 0 9218(_ent (_in((i 1))))))
				(_port(_int modulus -2 0 9219(_ent (_in((i 1))))))
				(_port(_int time_delay -2 0 9220(_ent (_in((i 0))))))
			)
		)
		(MF_ttn_scale_cntr
			(_object
				(_port(_int clk -4 0 9226(_ent (_in))))
				(_port(_int reset -4 0 9227(_ent (_in((i 2))))))
				(_port(_int cout -4 0 9228(_ent (_out))))
				(_port(_int initial -2 0 9229(_ent (_in((i 1))))))
				(_port(_int high -2 0 9230(_ent (_in((i 1))))))
				(_port(_int low -2 0 9231(_ent (_in((i 1))))))
				(_type(_int ~STRING~13 0 9232(_array -1((_uto i 1 i 2147483647)))))
				(_port(_int mode 157 0 9232(_ent (_in(_string \"bypass"\)))))
				(_port(_int ph_tap -2 0 9233(_ent (_in((i 0))))))
			)
		)
	)
	(_block WireDelay 0 9263
		(_object
			(_prcs
				(line__9265(_arch 0 0 9265(_assignment(_alias((inclk0_ipd)(inclk(0))))(_simpleassign BUF)(_trgt(128))(_sens(0(0))))))
				(line__9266(_arch 1 0 9266(_assignment(_alias((inclk1_ipd)(inclk(1))))(_simpleassign BUF)(_trgt(129))(_sens(0(1))))))
				(line__9267(_arch 2 0 9267(_assignment(_alias((areset_ipd)(areset)))(_simpleassign BUF)(_trgt(131))(_sens(4)))))
				(line__9268(_arch 3 0 9268(_assignment(_alias((fbin_ipd)(fbin)))(_simpleassign BUF)(_trgt(132))(_sens(1)))))
				(line__9269(_arch 4 0 9269(_assignment(_alias((pfdena_ipd)(pfdena)))(_simpleassign BUF)(_trgt(130))(_sens(5)))))
				(line__9270(_arch 5 0 9270(_assignment(_alias((scanclk_ipd)(scanclk)))(_simpleassign BUF)(_trgt(133))(_sens(7)))))
				(line__9271(_arch 6 0 9271(_assignment(_alias((scanclkena_ipd)(scanclkena)))(_simpleassign BUF)(_trgt(134))(_sens(8)))))
				(line__9272(_arch 7 0 9272(_assignment(_alias((scandata_ipd)(scandata)))(_simpleassign BUF)(_trgt(136))(_sens(6)))))
				(line__9273(_arch 8 0 9273(_assignment(_alias((configupdate_ipd)(configupdate)))(_simpleassign BUF)(_trgt(141))(_sens(9)))))
				(line__9274(_arch 9 0 9274(_assignment(_alias((clkswitch_ipd)(clkswitch)))(_simpleassign BUF)(_trgt(137))(_sens(3)))))
				(line__9275(_arch 10 0 9275(_assignment(_alias((phaseupdown_ipd)(phaseupdown)))(_simpleassign BUF)(_trgt(139))(_sens(12)))))
				(line__9276(_arch 11 0 9276(_assignment(_alias((phasestep_ipd)(phasestep)))(_simpleassign BUF)(_trgt(140))(_sens(13)))))
				(line__9277(_arch 12 0 9277(_assignment(_alias((phasecounterselect_ipd(0))(phasecounterselect(0))))(_trgt(138(0)))(_sens(11(0))))))
				(line__9278(_arch 13 0 9278(_assignment(_alias((phasecounterselect_ipd(1))(phasecounterselect(1))))(_trgt(138(1)))(_sens(11(1))))))
				(line__9279(_arch 14 0 9279(_assignment(_alias((phasecounterselect_ipd(2))(phasecounterselect(2))))(_trgt(138(2)))(_sens(11(2))))))
				(line__9280(_arch 15 0 9280(_assignment(_alias((phasecounterselect_ipd(3))(phasecounterselect(3))))(_trgt(138(3)))(_sens(11(3))))))
			)
		)
	)
	(_inst m1 0 9301(_comp MF_ttn_mn_cntr)
		(_port
			((clk)(inclk_m))
			((reset)(areset_ena_sig))
			((cout)(fbclk))
			((initial_value)(m_initial_val))
			((modulus)(m_val))
			((time_delay)(m_delay))
		)
		(_use(_ent . MF_ttn_mn_cntr)
		)
	)
	(_inst n1 0 9510(_comp MF_ttn_mn_cntr)
		(_port
			((clk)(clkin))
			((reset)(areset_ipd))
			((cout)(refclk))
			((initial_value)(n_val))
			((modulus)(n_val))
		)
		(_use(_ent . MF_ttn_mn_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((cout)(cout))
				((initial_value)(initial_value))
				((modulus)(modulus))
				((time_delay)(time_delay))
			)
		)
	)
	(_inst c0 0 9523(_comp MF_ttn_scale_cntr)
		(_port
			((clk)(inclk_c0))
			((reset)(areset_ena_sig))
			((cout)(c_clk(0)))
			((initial)(c_initial_val(0)))
			((high)(c_high_val(0)))
			((low)(c_low_val(0)))
			((mode)(c_mode_val(0)))
			((ph_tap)(c_ph_val(0)))
		)
		(_use(_ent . MF_ttn_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c1 0 9540(_comp MF_ttn_scale_cntr)
		(_port
			((clk)(inclk_c1))
			((reset)(areset_ena_sig))
			((cout)(c_clk(1)))
			((initial)(c_initial_val(1)))
			((high)(c_high_val(1)))
			((low)(c_low_val(1)))
			((mode)(c_mode_val(1)))
			((ph_tap)(c_ph_val(1)))
		)
		(_use(_ent . MF_ttn_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c2 0 9556(_comp MF_ttn_scale_cntr)
		(_port
			((clk)(inclk_c2))
			((reset)(areset_ena_sig))
			((cout)(c_clk(2)))
			((initial)(c_initial_val(2)))
			((high)(c_high_val(2)))
			((low)(c_low_val(2)))
			((mode)(c_mode_val(2)))
			((ph_tap)(c_ph_val(2)))
		)
		(_use(_ent . MF_ttn_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c3 0 9573(_comp MF_ttn_scale_cntr)
		(_port
			((clk)(inclk_c3))
			((reset)(areset_ena_sig))
			((cout)(c_clk(3)))
			((initial)(c_initial_val(3)))
			((high)(c_high_val(3)))
			((low)(c_low_val(3)))
			((mode)(c_mode_val(3)))
			((ph_tap)(c_ph_val(3)))
		)
		(_use(_ent . MF_ttn_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c4 0 9589(_comp MF_ttn_scale_cntr)
		(_port
			((clk)(inclk_c4))
			((reset)(areset_ena_sig))
			((cout)(c_clk(4)))
			((initial)(c_initial_val(4)))
			((high)(c_high_val(4)))
			((low)(c_low_val(4)))
			((mode)(c_mode_val(4)))
			((ph_tap)(c_ph_val(4)))
		)
		(_use(_ent . MF_ttn_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c5 0 9605(_comp MF_ttn_scale_cntr)
		(_port
			((clk)(inclk_c5))
			((reset)(areset_ena_sig))
			((cout)(c_clk(5)))
			((initial)(c_initial_val(5)))
			((high)(c_high_val(5)))
			((low)(c_low_val(5)))
			((mode)(c_mode_val(5)))
			((ph_tap)(c_ph_val(5)))
		)
		(_use(_ent . MF_ttn_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c6 0 9621(_comp MF_ttn_scale_cntr)
		(_port
			((clk)(inclk_c6))
			((reset)(areset_ena_sig))
			((cout)(c_clk(6)))
			((initial)(c_initial_val(6)))
			((high)(c_high_val(6)))
			((low)(c_low_val(6)))
			((mode)(c_mode_val(6)))
			((ph_tap)(c_ph_val(6)))
		)
		(_use(_ent . MF_ttn_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c7 0 9637(_comp MF_ttn_scale_cntr)
		(_port
			((clk)(inclk_c7))
			((reset)(areset_ena_sig))
			((cout)(c_clk(7)))
			((initial)(c_initial_val(7)))
			((high)(c_high_val(7)))
			((low)(c_low_val(7)))
			((mode)(c_mode_val(7)))
			((ph_tap)(c_ph_val(7)))
		)
		(_use(_ent . MF_ttn_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c8 0 9653(_comp MF_ttn_scale_cntr)
		(_port
			((clk)(inclk_c8))
			((reset)(areset_ena_sig))
			((cout)(c_clk(8)))
			((initial)(c_initial_val(8)))
			((high)(c_high_val(8)))
			((low)(c_low_val(8)))
			((mode)(c_mode_val(8)))
			((ph_tap)(c_ph_val(8)))
		)
		(_use(_ent . MF_ttn_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c9 0 9669(_comp MF_ttn_scale_cntr)
		(_port
			((clk)(inclk_c9))
			((reset)(areset_ena_sig))
			((cout)(c_clk(9)))
			((initial)(c_initial_val(9)))
			((high)(c_high_val(9)))
			((low)(c_low_val(9)))
			((mode)(c_mode_val(9)))
			((ph_tap)(c_ph_val(9)))
		)
		(_use(_ent . MF_ttn_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 8664(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int operation_mode 0 0 8664(_ent(_string \"normal"\))))
		(_type(_int ~STRING~121 0 8665(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int pll_type 1 0 8665(_ent gms(_string \"auto"\))))
		(_type(_int ~STRING~122 0 8666(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int compensate_clock 2 0 8666(_ent(_string \"clock0"\))))
		(_gen(_int inclk0_input_frequency -2 0 8668 \0\ (_ent gms((i 0)))))
		(_gen(_int inclk1_input_frequency -2 0 8669 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~123 0 8671(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int self_reset_on_loss_lock 3 0 8671(_ent(_string \"off"\))))
		(_type(_int ~STRING~124 0 8672(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int switch_over_type 4 0 8672(_ent gms(_string \"auto"\))))
		(_gen(_int switch_over_counter -2 0 8673 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~125 0 8674(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_switch_over_counter 5 0 8674(_ent gms(_string \"off"\))))
		(_gen(_int dpa_multiply_by -2 0 8676 \0\ (_ent((i 0)))))
		(_gen(_int dpa_divide_by -2 0 8677 \0\ (_ent((i 0)))))
		(_gen(_int dpa_divider -2 0 8678 \0\ (_ent((i 0)))))
		(_gen(_int bandwidth -2 0 8680 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~126 0 8681(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int bandwidth_type 6 0 8681(_ent(_string \"auto"\))))
		(_type(_int ~STRING~127 0 8682(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int use_dc_coupling 7 0 8682(_ent(_string \"false"\))))
		(_gen(_int lock_c -2 0 8686 \4\ (_ent((i 4)))))
		(_type(_int ~STRING~128 0 8687(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sim_gate_lock_device_behavior 8 0 8687(_ent(_string \"off"\))))
		(_gen(_int lock_high -2 0 8688 \0\ (_ent gms((i 0)))))
		(_gen(_int lock_low -2 0 8689 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~129 0 8690(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lock_window_ui 9 0 8690(_ent(_string \"0.05"\))))
		(_gen(_int lock_window -3 0 8691 \5 ps\ (_ent((ps 4617315517961601024)))))
		(_type(_int ~STRING~1210 0 8692(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int test_bypass_lock_detect 10 0 8692(_ent gms(_string \"off"\))))
		(_gen(_int clk0_output_frequency -2 0 8695 \0\ (_ent((i 0)))))
		(_gen(_int clk0_multiply_by -2 0 8696 \0\ (_ent gms((i 0)))))
		(_gen(_int clk0_divide_by -2 0 8697 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1211 0 8698(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_phase_shift 11 0 8698(_ent gms(_string \"0"\))))
		(_gen(_int clk0_duty_cycle -2 0 8699 \50\ (_ent gms((i 50)))))
		(_gen(_int clk1_output_frequency -2 0 8701 \0\ (_ent((i 0)))))
		(_gen(_int clk1_multiply_by -2 0 8702 \0\ (_ent((i 0)))))
		(_gen(_int clk1_divide_by -2 0 8703 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1212 0 8704(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_phase_shift 12 0 8704(_ent gms(_string \"0"\))))
		(_gen(_int clk1_duty_cycle -2 0 8705 \50\ (_ent gms((i 50)))))
		(_gen(_int clk2_output_frequency -2 0 8707 \0\ (_ent((i 0)))))
		(_gen(_int clk2_multiply_by -2 0 8708 \0\ (_ent((i 0)))))
		(_gen(_int clk2_divide_by -2 0 8709 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1213 0 8710(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_phase_shift 13 0 8710(_ent gms(_string \"0"\))))
		(_gen(_int clk2_duty_cycle -2 0 8711 \50\ (_ent gms((i 50)))))
		(_gen(_int clk3_output_frequency -2 0 8713 \0\ (_ent((i 0)))))
		(_gen(_int clk3_multiply_by -2 0 8714 \0\ (_ent((i 0)))))
		(_gen(_int clk3_divide_by -2 0 8715 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1214 0 8716(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_phase_shift 14 0 8716(_ent gms(_string \"0"\))))
		(_gen(_int clk3_duty_cycle -2 0 8717 \50\ (_ent gms((i 50)))))
		(_gen(_int clk4_output_frequency -2 0 8719 \0\ (_ent((i 0)))))
		(_gen(_int clk4_multiply_by -2 0 8720 \0\ (_ent((i 0)))))
		(_gen(_int clk4_divide_by -2 0 8721 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1215 0 8722(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_phase_shift 15 0 8722(_ent gms(_string \"0"\))))
		(_gen(_int clk4_duty_cycle -2 0 8723 \50\ (_ent gms((i 50)))))
		(_gen(_int clk5_output_frequency -2 0 8725 \0\ (_ent((i 0)))))
		(_gen(_int clk5_multiply_by -2 0 8726 \0\ (_ent((i 0)))))
		(_gen(_int clk5_divide_by -2 0 8727 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1216 0 8728(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_phase_shift 16 0 8728(_ent gms(_string \"0"\))))
		(_gen(_int clk5_duty_cycle -2 0 8729 \50\ (_ent gms((i 50)))))
		(_gen(_int clk6_output_frequency -2 0 8731 \0\ (_ent((i 0)))))
		(_gen(_int clk6_multiply_by -2 0 8732 \0\ (_ent((i 0)))))
		(_gen(_int clk6_divide_by -2 0 8733 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1217 0 8734(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk6_phase_shift 17 0 8734(_ent gms(_string \"0"\))))
		(_gen(_int clk6_duty_cycle -2 0 8735 \50\ (_ent gms((i 50)))))
		(_gen(_int clk7_output_frequency -2 0 8737 \0\ (_ent((i 0)))))
		(_gen(_int clk7_multiply_by -2 0 8738 \0\ (_ent((i 0)))))
		(_gen(_int clk7_divide_by -2 0 8739 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1218 0 8740(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk7_phase_shift 18 0 8740(_ent gms(_string \"0"\))))
		(_gen(_int clk7_duty_cycle -2 0 8741 \50\ (_ent gms((i 50)))))
		(_gen(_int clk8_output_frequency -2 0 8743 \0\ (_ent((i 0)))))
		(_gen(_int clk8_multiply_by -2 0 8744 \0\ (_ent((i 0)))))
		(_gen(_int clk8_divide_by -2 0 8745 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1219 0 8746(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk8_phase_shift 19 0 8746(_ent gms(_string \"0"\))))
		(_gen(_int clk8_duty_cycle -2 0 8747 \50\ (_ent gms((i 50)))))
		(_gen(_int clk9_output_frequency -2 0 8749 \0\ (_ent((i 0)))))
		(_gen(_int clk9_multiply_by -2 0 8750 \0\ (_ent((i 0)))))
		(_gen(_int clk9_divide_by -2 0 8751 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1220 0 8752(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk9_phase_shift 20 0 8752(_ent gms(_string \"0"\))))
		(_gen(_int clk9_duty_cycle -2 0 8753 \50\ (_ent gms((i 50)))))
		(_gen(_int pfd_min -2 0 8756 \0\ (_ent((i 0)))))
		(_gen(_int pfd_max -2 0 8757 \0\ (_ent((i 0)))))
		(_gen(_int vco_min -2 0 8758 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_max -2 0 8759 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_center -2 0 8760 \0\ (_ent((i 0)))))
		(_gen(_int m_initial -2 0 8763 \1\ (_ent gms((i 1)))))
		(_gen(_int m -2 0 8764 \0\ (_ent gms((i 0)))))
		(_gen(_int n -2 0 8765 \1\ (_ent gms((i 1)))))
		(_gen(_int c0_high -2 0 8767 \1\ (_ent((i 1)))))
		(_gen(_int c0_low -2 0 8768 \1\ (_ent((i 1)))))
		(_gen(_int c0_initial -2 0 8769 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1221 0 8770(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c0_mode 21 0 8770(_ent gms(_string \"bypass"\))))
		(_gen(_int c0_ph -2 0 8771 \0\ (_ent((i 0)))))
		(_gen(_int c1_high -2 0 8773 \1\ (_ent((i 1)))))
		(_gen(_int c1_low -2 0 8774 \1\ (_ent((i 1)))))
		(_gen(_int c1_initial -2 0 8775 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1222 0 8776(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c1_mode 22 0 8776(_ent gms(_string \"bypass"\))))
		(_gen(_int c1_ph -2 0 8777 \0\ (_ent((i 0)))))
		(_gen(_int c2_high -2 0 8779 \1\ (_ent((i 1)))))
		(_gen(_int c2_low -2 0 8780 \1\ (_ent((i 1)))))
		(_gen(_int c2_initial -2 0 8781 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1223 0 8782(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c2_mode 23 0 8782(_ent gms(_string \"bypass"\))))
		(_gen(_int c2_ph -2 0 8783 \0\ (_ent((i 0)))))
		(_gen(_int c3_high -2 0 8785 \1\ (_ent((i 1)))))
		(_gen(_int c3_low -2 0 8786 \1\ (_ent((i 1)))))
		(_gen(_int c3_initial -2 0 8787 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1224 0 8788(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c3_mode 24 0 8788(_ent gms(_string \"bypass"\))))
		(_gen(_int c3_ph -2 0 8789 \0\ (_ent((i 0)))))
		(_gen(_int c4_high -2 0 8791 \1\ (_ent((i 1)))))
		(_gen(_int c4_low -2 0 8792 \1\ (_ent((i 1)))))
		(_gen(_int c4_initial -2 0 8793 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1225 0 8794(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c4_mode 25 0 8794(_ent gms(_string \"bypass"\))))
		(_gen(_int c4_ph -2 0 8795 \0\ (_ent((i 0)))))
		(_gen(_int c5_high -2 0 8797 \1\ (_ent((i 1)))))
		(_gen(_int c5_low -2 0 8798 \1\ (_ent((i 1)))))
		(_gen(_int c5_initial -2 0 8799 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1226 0 8800(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c5_mode 26 0 8800(_ent gms(_string \"bypass"\))))
		(_gen(_int c5_ph -2 0 8801 \0\ (_ent((i 0)))))
		(_gen(_int c6_high -2 0 8803 \1\ (_ent((i 1)))))
		(_gen(_int c6_low -2 0 8804 \1\ (_ent((i 1)))))
		(_gen(_int c6_initial -2 0 8805 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1227 0 8806(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c6_mode 27 0 8806(_ent gms(_string \"bypass"\))))
		(_gen(_int c6_ph -2 0 8807 \0\ (_ent((i 0)))))
		(_gen(_int c7_high -2 0 8809 \1\ (_ent((i 1)))))
		(_gen(_int c7_low -2 0 8810 \1\ (_ent((i 1)))))
		(_gen(_int c7_initial -2 0 8811 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1228 0 8812(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c7_mode 28 0 8812(_ent gms(_string \"bypass"\))))
		(_gen(_int c7_ph -2 0 8813 \0\ (_ent((i 0)))))
		(_gen(_int c8_high -2 0 8815 \1\ (_ent((i 1)))))
		(_gen(_int c8_low -2 0 8816 \1\ (_ent((i 1)))))
		(_gen(_int c8_initial -2 0 8817 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1229 0 8818(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c8_mode 29 0 8818(_ent gms(_string \"bypass"\))))
		(_gen(_int c8_ph -2 0 8819 \0\ (_ent((i 0)))))
		(_gen(_int c9_high -2 0 8821 \1\ (_ent((i 1)))))
		(_gen(_int c9_low -2 0 8822 \1\ (_ent((i 1)))))
		(_gen(_int c9_initial -2 0 8823 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1230 0 8824(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c9_mode 30 0 8824(_ent gms(_string \"bypass"\))))
		(_gen(_int c9_ph -2 0 8825 \0\ (_ent((i 0)))))
		(_gen(_int m_ph -2 0 8827 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1231 0 8829(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_counter 31 0 8829(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1232 0 8830(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_counter 32 0 8830(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1233 0 8831(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_counter 33 0 8831(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1234 0 8832(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_counter 34 0 8832(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1235 0 8833(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_counter 35 0 8833(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1236 0 8834(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_counter 36 0 8834(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1237 0 8835(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk6_counter 37 0 8835(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1238 0 8836(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk7_counter 38 0 8836(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1239 0 8837(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk8_counter 39 0 8837(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1240 0 8838(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk9_counter 40 0 8838(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1241 0 8840(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c1_use_casc_in 41 0 8840(_ent(_string \"off"\))))
		(_type(_int ~STRING~1242 0 8841(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c2_use_casc_in 42 0 8841(_ent(_string \"off"\))))
		(_type(_int ~STRING~1243 0 8842(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c3_use_casc_in 43 0 8842(_ent(_string \"off"\))))
		(_type(_int ~STRING~1244 0 8843(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c4_use_casc_in 44 0 8843(_ent(_string \"off"\))))
		(_type(_int ~STRING~1245 0 8844(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c5_use_casc_in 45 0 8844(_ent(_string \"off"\))))
		(_type(_int ~STRING~1246 0 8845(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c6_use_casc_in 46 0 8845(_ent(_string \"off"\))))
		(_type(_int ~STRING~1247 0 8846(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c7_use_casc_in 47 0 8846(_ent(_string \"off"\))))
		(_type(_int ~STRING~1248 0 8847(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c8_use_casc_in 48 0 8847(_ent(_string \"off"\))))
		(_type(_int ~STRING~1249 0 8848(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c9_use_casc_in 49 0 8848(_ent(_string \"off"\))))
		(_gen(_int m_test_source -2 0 8850 \-1\ (_ent((i -1)))))
		(_gen(_int c0_test_source -2 0 8851 \-1\ (_ent((i -1)))))
		(_gen(_int c1_test_source -2 0 8852 \-1\ (_ent((i -1)))))
		(_gen(_int c2_test_source -2 0 8853 \-1\ (_ent((i -1)))))
		(_gen(_int c3_test_source -2 0 8854 \-1\ (_ent((i -1)))))
		(_gen(_int c4_test_source -2 0 8855 \-1\ (_ent((i -1)))))
		(_gen(_int c5_test_source -2 0 8856 \-1\ (_ent((i -1)))))
		(_gen(_int c6_test_source -2 0 8857 \-1\ (_ent((i -1)))))
		(_gen(_int c7_test_source -2 0 8858 \-1\ (_ent((i -1)))))
		(_gen(_int c8_test_source -2 0 8859 \-1\ (_ent((i -1)))))
		(_gen(_int c9_test_source -2 0 8860 \-1\ (_ent((i -1)))))
		(_gen(_int vco_multiply_by -2 0 8862 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_divide_by -2 0 8863 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_post_scale -2 0 8864 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1250 0 8865(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int vco_frequency_control 50 0 8865(_ent(_string \"auto"\))))
		(_gen(_int vco_phase_shift_step -2 0 8866 \0\ (_ent((i 0)))))
		(_gen(_int charge_pump_current -2 0 8868 \10\ (_ent((i 10)))))
		(_type(_int ~STRING~1251 0 8869(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int loop_filter_r 51 0 8869(_ent(_string \" 1.0"\))))
		(_gen(_int loop_filter_c -2 0 8870 \0\ (_ent((i 0)))))
		(_gen(_int pll_compensation_delay -2 0 8873 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1252 0 8874(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int simulation_type 52 0 8874(_ent(_string \"functional"\))))
		(_type(_int ~STRING~1253 0 8876(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_mode 53 0 8876(_ent(_string \"off"\))))
		(_type(_int ~STRING~1254 0 8877(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_mode 54 0 8877(_ent(_string \"off"\))))
		(_type(_int ~STRING~1255 0 8878(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_mode 55 0 8878(_ent(_string \"off"\))))
		(_type(_int ~STRING~1256 0 8879(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_mode 56 0 8879(_ent(_string \"off"\))))
		(_type(_int ~STRING~1257 0 8880(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_mode 57 0 8880(_ent(_string \"off"\))))
		(_type(_int ~STRING~1258 0 8881(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_use_even_counter_mode 58 0 8881(_ent(_string \"off"\))))
		(_type(_int ~STRING~1259 0 8882(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk6_use_even_counter_mode 59 0 8882(_ent(_string \"off"\))))
		(_type(_int ~STRING~1260 0 8883(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk7_use_even_counter_mode 60 0 8883(_ent(_string \"off"\))))
		(_type(_int ~STRING~1261 0 8884(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk8_use_even_counter_mode 61 0 8884(_ent(_string \"off"\))))
		(_type(_int ~STRING~1262 0 8885(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk9_use_even_counter_mode 62 0 8885(_ent(_string \"off"\))))
		(_type(_int ~STRING~1263 0 8887(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_value 63 0 8887(_ent(_string \"off"\))))
		(_type(_int ~STRING~1264 0 8888(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_value 64 0 8888(_ent(_string \"off"\))))
		(_type(_int ~STRING~1265 0 8889(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_value 65 0 8889(_ent(_string \"off"\))))
		(_type(_int ~STRING~1266 0 8890(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_value 66 0 8890(_ent(_string \"off"\))))
		(_type(_int ~STRING~1267 0 8891(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_value 67 0 8891(_ent(_string \"off"\))))
		(_type(_int ~STRING~1268 0 8892(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_use_even_counter_value 68 0 8892(_ent(_string \"off"\))))
		(_type(_int ~STRING~1269 0 8893(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk6_use_even_counter_value 69 0 8893(_ent(_string \"off"\))))
		(_type(_int ~STRING~1270 0 8894(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk7_use_even_counter_value 70 0 8894(_ent(_string \"off"\))))
		(_type(_int ~STRING~1271 0 8895(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk8_use_even_counter_value 71 0 8895(_ent(_string \"off"\))))
		(_type(_int ~STRING~1272 0 8896(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk9_use_even_counter_value 72 0 8896(_ent(_string \"off"\))))
		(_gen(_int init_block_reset_a_count -2 0 8899 \1\ (_ent((i 1)))))
		(_gen(_int init_block_reset_b_count -2 0 8900 \1\ (_ent((i 1)))))
		(_gen(_int charge_pump_current_bits -2 0 8901 \0\ (_ent((i 0)))))
		(_gen(_int lock_window_ui_bits -2 0 8902 \0\ (_ent((i 0)))))
		(_gen(_int loop_filter_c_bits -2 0 8903 \0\ (_ent((i 0)))))
		(_gen(_int loop_filter_r_bits -2 0 8904 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c0_delay_chain_bits -2 0 8905 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c1_delay_chain_bits -2 0 8906 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c2_delay_chain_bits -2 0 8907 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c3_delay_chain_bits -2 0 8908 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c4_delay_chain_bits -2 0 8909 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c5_delay_chain_bits -2 0 8910 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c6_delay_chain_bits -2 0 8911 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c7_delay_chain_bits -2 0 8912 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c8_delay_chain_bits -2 0 8913 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c9_delay_chain_bits -2 0 8914 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_m_delay_chain_bits -2 0 8915 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_n_delay_chain_bits -2 0 8916 \0\ (_ent((i 0)))))
		(_gen(_int test_feedback_comp_delay_chain_bits -2 0 8917 \0\ (_ent((i 0)))))
		(_gen(_int test_input_comp_delay_chain_bits -2 0 8918 \0\ (_ent((i 0)))))
		(_gen(_int test_volt_reg_output_mode_bits -2 0 8919 \0\ (_ent((i 0)))))
		(_gen(_int test_volt_reg_output_voltage_bits -2 0 8920 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1273 0 8921(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int test_volt_reg_test_mode 73 0 8921(_ent(_string \"false"\))))
		(_gen(_int vco_range_detector_high_bits -2 0 8922 \-1\ (_ent((i -1)))))
		(_gen(_int vco_range_detector_low_bits -2 0 8923 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~1274 0 8924(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int scan_chain_mif_file 74 0 8924(_ent(_string \""\))))
		(_gen(_int dpa_output_clock_phase_shift -2 0 8925 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c3_sclk_delay_chain_bits -2 0 8926 \-1\ (_ent((i -1)))))
		(_gen(_int test_counter_c4_sclk_delay_chain_bits -2 0 8927 \-1\ (_ent((i -1)))))
		(_gen(_int test_counter_c5_lden_delay_chain_bits -2 0 8928 \-1\ (_ent((i -1)))))
		(_gen(_int test_counter_c6_lden_delay_chain_bits -2 0 8929 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~1275 0 8931(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int auto_settings 75 0 8931(_ent(_string \"true"\))))
		(_type(_int ~STRING~1276 0 8933(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int family_name 76 0 8933(_ent gms(_string \"StratixIII"\))))
		(_type(_int ~STRING~1277 0 8935(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int use_vco_bypass 77 0 8935(_ent(_string \"false"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8940(_array -4((_dto i 1 i 0)))))
		(_port(_int inclk 78 0 8940(_ent(_in))))
		(_port(_int fbin -4 0 8941(_ent(_in((i 2))))))
		(_port(_int fbout -4 0 8942(_ent(_out))))
		(_port(_int clkswitch -4 0 8943(_ent(_in((i 2))))))
		(_port(_int areset -4 0 8944(_ent(_in((i 2))))))
		(_port(_int pfdena -4 0 8945(_ent(_in((i 3))))))
		(_port(_int scandata -4 0 8946(_ent(_in((i 2))))))
		(_port(_int scanclk -4 0 8947(_ent(_in((i 2))))))
		(_port(_int scanclkena -4 0 8948(_ent(_in((i 3))))))
		(_port(_int configupdate -4 0 8949(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8950(_array -4((_dto i 9 i 0)))))
		(_port(_int clk 79 0 8950(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8951(_array -4((_dto i 3 i 0)))))
		(_port(_int phasecounterselect 80 0 8951(_ent(_in(_string \"0000"\)))))
		(_port(_int phaseupdown -4 0 8952(_ent(_in((i 2))))))
		(_port(_int phasestep -4 0 8953(_ent(_in((i 2))))))
		(_port(_int clkbad 78 0 8954(_ent(_out))))
		(_port(_int activeclock -4 0 8955(_ent(_out))))
		(_port(_int locked -4 0 8956(_ent(_out))))
		(_port(_int scandataout -4 0 8957(_ent(_out))))
		(_port(_int scandone -4 0 8958(_ent(_out))))
		(_port(_int phasedone -4 0 8959(_ent(_out))))
		(_port(_int vcooverrange -4 0 8960(_ent(_out))))
		(_port(_int vcounderrange -4 0 8961(_ent(_out))))
		(_type(_int int_array 0 8986(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STRING{1~to~6}~13 0 8987(_array -1((_to i 1 i 6)))))
		(_type(_int str_array 0 8987(_array 82((_uto i 0 i 2147483647)))))
		(_type(_int ~STRING{1~to~9}~13 0 8988(_array -1((_to i 1 i 9)))))
		(_type(_int str_array1 0 8988(_array 84((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 8989(_array -4((_uto i 0 i 2147483647)))))
		(_cnst(_int VCO_MIN_NO_DIVISION -2 0 8991(_arch gms(_code 86))))
		(_cnst(_int VCO_MAX_NO_DIVISION -2 0 8992(_arch gms(_code 87))))
		(_sig(_int i_vco_min -2 0 8995(_arch(_uni(_code 88)))))
		(_sig(_int i_vco_max -2 0 8996(_arch(_uni(_code 89)))))
		(_sig(_int i_vco_center -2 0 8997(_arch(_uni))))
		(_sig(_int i_pfd_min -2 0 8998(_arch(_uni))))
		(_sig(_int i_pfd_max -2 0 8999(_arch(_uni))))
		(_type(_int ~int_array{0~to~9}~13 0 9000(_array -2((_to i 0 i 9)))))
		(_sig(_int c_ph_val 87 0 9000(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_ph_val_tmp 87 0 9001(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_high_val 87 0 9002(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val 87 0 9003(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_initial_val 87 0 9004(_arch(_uni((_others(i 1)))))))
		(_type(_int ~str_array{0~to~9}~13 0 9005(_array 82((_to i 0 i 9)))))
		(_sig(_int c_mode_val 88 0 9005(_arch(_uni))))
		(_sig(_int clk_num 88 0 9006(_arch(_uni))))
		(_sig(_int c_high_val_old 87 0 9009(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val_old 87 0 9010(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_ph_val_old 87 0 9011(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_mode_val_old 88 0 9012(_arch(_uni))))
		(_sig(_int c_high_val_hold 87 0 9014(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val_hold 87 0 9015(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_ph_val_hold 87 0 9016(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_mode_val_hold 88 0 9017(_arch(_uni))))
		(_sig(_int sig_c_ph_val_tmp 87 0 9020(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_ph_val_orig 87 0 9021(_arch(_uni((_others(i 0)))))))
		(_sig(_int i_clk9_counter -2 0 9023(_arch(_uni((i 9))))))
		(_sig(_int i_clk8_counter -2 0 9024(_arch(_uni((i 8))))))
		(_sig(_int i_clk7_counter -2 0 9025(_arch(_uni((i 7))))))
		(_sig(_int i_clk6_counter -2 0 9026(_arch(_uni((i 6))))))
		(_sig(_int i_clk5_counter -2 0 9027(_arch(_uni((i 5))))))
		(_sig(_int real_lock_high -2 0 9028(_arch(_uni((i 0))))))
		(_sig(_int i_clk4_counter -2 0 9029(_arch(_uni((i 4))))))
		(_sig(_int i_clk3_counter -2 0 9030(_arch(_uni((i 3))))))
		(_sig(_int i_clk2_counter -2 0 9031(_arch(_uni((i 2))))))
		(_sig(_int i_clk1_counter -2 0 9032(_arch(_uni((i 1))))))
		(_sig(_int i_clk0_counter -2 0 9033(_arch(_uni((i 0))))))
		(_sig(_int i_charge_pump_current -2 0 9034(_arch(_uni))))
		(_sig(_int i_loop_filter_r -2 0 9035(_arch(_uni))))
		(_cnst(_int SCAN_CHAIN -2 0 9040(_arch((i 144)))))
		(_cnst(_int GPP_SCAN_CHAIN -2 0 9041(_arch((i 234)))))
		(_cnst(_int FAST_SCAN_CHAIN -2 0 9042(_arch((i 180)))))
		(_type(_int ~str_array{9~downto~0}~13 0 9043(_array 82((_dto i 9 i 0)))))
		(_cnst(_int cntrs 89 0 9043(_arch(((_string \"    C9"\))((_string \"    C8"\))((_string \"    C7"\))((_string \"    C6"\))((_string \"    C5"\))((_string \"    C4"\))((_string \"    C3"\))((_string \"    C2"\))((_string \"    C1"\))((_string \"    C0"\))))))
		(_type(_int ~str_array{0~to~3}~13 0 9044(_array 82((_to i 0 i 3)))))
		(_cnst(_int ss_cntrs 90 0 9044(_arch(((_string \"     M"\))((_string \"    M2"\))((_string \"     N"\))((_string \"    N2"\))))))
		(_type(_int ~int_array{0~to~3}~13 0 9046(_array -2((_to i 0 i 3)))))
		(_cnst(_int loop_filter_c_arr 91 0 9046(_arch(((i 0))((i 0))((i 0))((i 0))))))
		(_type(_int ~int_array{0~to~3}~134 0 9047(_array -2((_to i 0 i 3)))))
		(_cnst(_int fpll_loop_filter_c_arr 92 0 9047(_arch(((i 0))((i 0))((i 0))((i 0))))))
		(_type(_int ~int_array{0~to~15}~13 0 9048(_array -2((_to i 0 i 15)))))
		(_cnst(_int charge_pump_curr_arr 93 0 9048(_arch(((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))))))
		(_cnst(_int num_phase_taps -2 0 9050(_arch((i 8)))))
		(_sig(_int vcc -4 0 9053(_arch(_uni((i 3))))))
		(_sig(_int fbclk -4 0 9055(_arch(_uni)(_event))))
		(_sig(_int refclk -4 0 9056(_arch(_uni)(_event))))
		(_sig(_int vco_over -4 0 9057(_arch(_uni((i 2))))))
		(_sig(_int vco_under -4 0 9058(_arch(_uni((i 3))))))
		(_sig(_int pll_locked -5 0 9060(_arch(_uni((i 0))))))
		(_type(_int ~std_logic_array{0~to~9}~13 0 9063(_array -4((_to i 0 i 9)))))
		(_sig(_int c_clk 94 0 9063(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 9064(_array -4((_dto i 7 i 0)))))
		(_sig(_int vco_out 95 0 9064(_arch(_uni((_others(i 2))))(_event))))
		(_sig(_int m_val -2 0 9067(_arch(_uni((i 1))))))
		(_sig(_int n_val -2 0 9068(_arch(_uni((i 1))))))
		(_sig(_int m_ph_val -2 0 9069(_arch(_uni((i 0))))))
		(_sig(_int m_ph_initial -2 0 9070(_arch(_uni((i 0))))))
		(_sig(_int m_ph_val_tmp -2 0 9071(_arch(_uni((i 0))))))
		(_sig(_int m_initial_val -2 0 9072(_arch(_uni(_code 90)))))
		(_type(_int ~STRING{1~to~6}~137 0 9074(_array -1((_to i 1 i 6)))))
		(_sig(_int m_mode_val 96 0 9074(_arch(_uni(_string \"      "\)))))
		(_sig(_int n_mode_val 96 0 9075(_arch(_uni(_string \"      "\)))))
		(_sig(_int lfc_val -2 0 9076(_arch(_uni((i 0))))))
		(_sig(_int vco_cur -2 0 9077(_arch(_uni(_code 91)))))
		(_sig(_int cp_curr_val -2 0 9078(_arch(_uni((i 0))))))
		(_type(_int ~STRING{1~to~2}~13 0 9079(_array -1((_to i 1 i 2)))))
		(_sig(_int lfr_val 97 0 9079(_arch(_uni(_string \"  "\)))))
		(_sig(_int cp_curr_old_bit_setting -2 0 9081(_arch(_uni(_code 92)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 9082(_array -4((_dto i 2 i 0)))))
		(_sig(_int cp_curr_val_bit_setting 98 0 9082(_arch(_uni((_others(i 2)))))))
		(_sig(_int lfr_old_bit_setting -2 0 9083(_arch(_uni(_code 93)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9084(_array -4((_dto i 4 i 0)))))
		(_sig(_int lfr_val_bit_setting 99 0 9084(_arch(_uni((_others(i 2)))))))
		(_sig(_int lfc_old_bit_setting -2 0 9085(_arch(_uni(_code 94)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9086(_array -4((_dto i 1 i 0)))))
		(_sig(_int lfc_val_bit_setting 100 0 9086(_arch(_uni((_others(i 2)))))))
		(_sig(_int pll_reconfig_display_full_setting -5 0 9088(_arch(_uni((i 0))))))
		(_sig(_int m_val_old -2 0 9090(_arch(_uni((i 1))))))
		(_sig(_int n_val_old -2 0 9091(_arch(_uni((i 1))))))
		(_sig(_int m_mode_val_old 96 0 9092(_arch(_uni(_string \"      "\)))))
		(_sig(_int n_mode_val_old 96 0 9093(_arch(_uni(_string \"      "\)))))
		(_sig(_int m_ph_val_old -2 0 9094(_arch(_uni((i 0))))))
		(_sig(_int lfc_old -2 0 9095(_arch(_uni((i 0))))))
		(_sig(_int vco_old -2 0 9096(_arch(_uni((i 0))))))
		(_sig(_int cp_curr_old -2 0 9097(_arch(_uni((i 0))))))
		(_sig(_int lfr_old 97 0 9098(_arch(_uni(_string \"  "\)))))
		(_sig(_int num_output_cntrs -2 0 9099(_arch(_uni((i 10))))))
		(_sig(_int scanclk_period -3 0 9100(_arch(_uni((ps 4607182418800017408))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~233}~13 0 9101(_array -4((_to i 0 i 233)))))
		(_sig(_int scan_data 101 0 9101(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~9}~13 0 9104(_array -4((_to i 0 i 9)))))
		(_sig(_int clk_pfd 102 0 9104(_arch(_uni))))
		(_sig(_int clk0_tmp -4 0 9105(_arch(_uni))))
		(_sig(_int clk1_tmp -4 0 9106(_arch(_uni))))
		(_sig(_int clk2_tmp -4 0 9107(_arch(_uni))))
		(_sig(_int clk3_tmp -4 0 9108(_arch(_uni))))
		(_sig(_int clk4_tmp -4 0 9109(_arch(_uni))))
		(_sig(_int clk5_tmp -4 0 9110(_arch(_uni))))
		(_sig(_int clk6_tmp -4 0 9111(_arch(_uni))))
		(_sig(_int clk7_tmp -4 0 9112(_arch(_uni))))
		(_sig(_int clk8_tmp -4 0 9113(_arch(_uni))))
		(_sig(_int clk9_tmp -4 0 9114(_arch(_uni))))
		(_sig(_int update_conf_latches -4 0 9116(_arch(_uni((i 2)))(_event))))
		(_sig(_int update_conf_latches_reg -4 0 9117(_arch(_uni((i 2))))))
		(_sig(_int clkin -4 0 9119(_arch(_uni((i 2))))))
		(_sig(_int gate_locked -4 0 9120(_arch(_uni((i 2))))))
		(_sig(_int pfd_locked -4 0 9121(_arch(_uni((i 2))))))
		(_sig(_int lock -4 0 9122(_arch(_uni((i 2)))(_event))))
		(_sig(_int about_to_lock -5 0 9123(_arch(_uni((i 0))))))
		(_sig(_int reconfig_err -5 0 9124(_arch(_uni((i 0))))))
		(_sig(_int inclk_c0 -4 0 9126(_arch(_uni)(_event))))
		(_sig(_int inclk_c1 -4 0 9127(_arch(_uni)(_event))))
		(_sig(_int inclk_c2 -4 0 9128(_arch(_uni))))
		(_sig(_int inclk_c3 -4 0 9129(_arch(_uni))))
		(_sig(_int inclk_c4 -4 0 9130(_arch(_uni))))
		(_sig(_int inclk_c5 -4 0 9131(_arch(_uni))))
		(_sig(_int inclk_c6 -4 0 9132(_arch(_uni))))
		(_sig(_int inclk_c7 -4 0 9133(_arch(_uni))))
		(_sig(_int inclk_c8 -4 0 9134(_arch(_uni))))
		(_sig(_int inclk_c9 -4 0 9135(_arch(_uni))))
		(_sig(_int inclk_m -4 0 9136(_arch(_uni))))
		(_sig(_int devpor -4 0 9137(_arch(_uni))))
		(_sig(_int devclrn -4 0 9138(_arch(_uni))))
		(_sig(_int inclk0_ipd -4 0 9140(_arch(_uni)(_event))))
		(_sig(_int inclk1_ipd -4 0 9141(_arch(_uni)(_event))))
		(_sig(_int pfdena_ipd -4 0 9142(_arch(_uni)(_event))))
		(_sig(_int areset_ipd -4 0 9143(_arch(_uni)(_event))))
		(_sig(_int fbin_ipd -4 0 9144(_arch(_uni))))
		(_sig(_int scanclk_ipd -4 0 9145(_arch(_uni)(_event))))
		(_sig(_int scanclkena_ipd -4 0 9146(_arch(_uni))))
		(_sig(_int scanclkena_reg -4 0 9146(_arch(_uni))))
		(_sig(_int scandata_ipd -4 0 9147(_arch(_uni))))
		(_sig(_int clkswitch_ipd -4 0 9148(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9149(_array -4((_dto i 3 i 0)))))
		(_sig(_int phasecounterselect_ipd 103 0 9149(_arch(_uni))))
		(_sig(_int phaseupdown_ipd -4 0 9150(_arch(_uni))))
		(_sig(_int phasestep_ipd -4 0 9151(_arch(_uni)(_event))))
		(_sig(_int configupdate_ipd -4 0 9152(_arch(_uni))))
		(_sig(_int sig_offset -3 0 9155(_arch(_uni((ps 0))))))
		(_sig(_int sig_refclk_time -3 0 9156(_arch(_uni((ps 0))))))
		(_sig(_int sig_fbclk_period -3 0 9157(_arch(_uni((ps 0))))))
		(_sig(_int sig_vco_period_was_phase_adjusted -5 0 9158(_arch(_uni((i 0))))))
		(_sig(_int sig_phase_adjust_was_scheduled -5 0 9159(_arch(_uni((i 0))))))
		(_sig(_int sig_stop_vco -4 0 9160(_arch(_uni((i 2))))))
		(_sig(_int sig_m_times_vco_period -3 0 9161(_arch(_uni((ps 0))))))
		(_sig(_int sig_new_m_times_vco_period -3 0 9162(_arch(_uni((ps 0))))))
		(_sig(_int sig_got_refclk_posedge -5 0 9163(_arch(_uni((i 0))))))
		(_sig(_int sig_got_fbclk_posedge -5 0 9164(_arch(_uni((i 0))))))
		(_sig(_int sig_got_second_refclk -5 0 9165(_arch(_uni((i 0))))))
		(_sig(_int m_delay -2 0 9167(_arch(_uni((i 0))))))
		(_sig(_int n_delay -2 0 9168(_arch(_uni((i 0))))))
		(_sig(_int inclk1_tmp -4 0 9170(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset_low -4 0 9173(_arch(_uni((i 2))))))
		(_sig(_int phasecounterselect_reg 103 0 9177(_arch(_uni))))
		(_sig(_int phaseupdown_reg -4 0 9179(_arch(_uni((i 2))))))
		(_sig(_int phasestep_reg -4 0 9180(_arch(_uni((i 2))))))
		(_sig(_int phasestep_high_count -2 0 9181(_arch(_uni((i 0))))))
		(_sig(_int update_phase -4 0 9182(_arch(_uni((i 2))))))
		(_sig(_int scandataout_tmp -4 0 9184(_arch(_uni((i 2))))))
		(_sig(_int scandata_in -4 0 9185(_arch(_uni((i 2))))))
		(_sig(_int scandata_out -4 0 9186(_arch(_uni((i 2))))))
		(_sig(_int scandone_tmp -4 0 9187(_arch(_uni((i 3)))(_event))))
		(_sig(_int initiate_reconfig -4 0 9188(_arch(_uni((i 2))))))
		(_sig(_int sig_refclk_period -3 0 9190(_arch(_uni(_code 95)))))
		(_sig(_int schedule_vco -4 0 9192(_arch(_uni((i 2)))(_event))))
		(_sig(_int areset_ena_sig -4 0 9194(_arch(_uni((i 2))))))
		(_sig(_int pll_in_test_mode -5 0 9195(_arch(_uni((i 0))))))
		(_sig(_int pll_has_just_been_reconfigured -5 0 9196(_arch(_uni((i 0))))))
		(_sig(_int inclk_c_from_vco 94 0 9198(_arch(_uni))))
		(_sig(_int inclk_m_from_vco -4 0 9200(_arch(_uni))))
		(_sig(_int inclk0_period -3 0 9202(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk0_period -3 0 9203(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk0_edge -3 0 9204(_arch(_uni((ps 0))))))
		(_sig(_int first_inclk0_edge_detect -4 0 9205(_arch(_uni((i 2))))))
		(_sig(_int inclk1_period -3 0 9206(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk1_period -3 0 9207(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk1_edge -3 0 9208(_arch(_uni((ps 0))))))
		(_sig(_int first_inclk1_edge_detect -4 0 9209(_arch(_uni((i 2))))))
		(_var(_int inclk0_period_tmp -3 0 9316(_prcs 5((ps 0)))))
		(_var(_int inclk1_period_tmp -3 0 9332(_prcs 6((ps 0)))))
		(_var(_int input_value -4 0 9346(_prcs 7((i 2)))))
		(_var(_int current_clock -2 0 9347(_prcs 7((i 0)))))
		(_var(_int clk0_count -2 0 9348(_prcs 7((i 0)))))
		(_var(_int clk1_count -2 0 9348(_prcs 7((i 0)))))
		(_var(_int clk0_is_bad -4 0 9349(_prcs 7((i 2)))))
		(_var(_int clk1_is_bad -4 0 9349(_prcs 7((i 2)))))
		(_var(_int primary_clk_is_bad -5 0 9350(_prcs 7((i 0)))))
		(_var(_int current_clk_is_bad -5 0 9351(_prcs 7((i 0)))))
		(_var(_int got_curr_clk_falling_edge_after_clkswitch -5 0 9352(_prcs 7((i 0)))))
		(_var(_int switch_over_count -2 0 9353(_prcs 7((i 0)))))
		(_var(_int active_clock -4 0 9354(_prcs 7((i 2)))))
		(_var(_int external_switch -5 0 9355(_prcs 7((i 0)))))
		(_var(_int diff_percent_period -2 0 9356(_prcs 7((i 0)))))
		(_var(_int buf -6 0 9357(_prcs 7)))
		(_var(_int switch_clock -5 0 9358(_prcs 7((i 0)))))
		(_var(_int c0_got_first_rising_edge -5 0 9690(_prcs 19((i 0)))))
		(_var(_int c0_count -2 0 9691(_prcs 19((i 2)))))
		(_var(_int c0_initial_count -2 0 9692(_prcs 19((i 1)))))
		(_var(_int c0_tmp -4 0 9693(_prcs 19((i 2)))))
		(_var(_int c1_tmp -4 0 9693(_prcs 19((i 2)))))
		(_var(_int c1_got_first_rising_edge -5 0 9694(_prcs 19((i 0)))))
		(_var(_int c1_count -2 0 9695(_prcs 19((i 2)))))
		(_var(_int c1_initial_count -2 0 9696(_prcs 19((i 1)))))
		(_var(_int buf -6 0 9761(_prcs 21)))
		(_var(_int init -5 0 9887(_prcs 23((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 9888(_array -4((_dto i 7 i 0)))))
		(_var(_int low 104 0 9888(_prcs 23)))
		(_var(_int high 104 0 9888(_prcs 23)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 9889(_array -4((_dto i 3 i 0)))))
		(_var(_int low_fast 105 0 9889(_prcs 23)))
		(_var(_int high_fast 105 0 9889(_prcs 23)))
		(_type(_int ~STRING{1~to~6}~1314 0 9890(_array -1((_to i 1 i 6)))))
		(_var(_int mode 106 0 9890(_prcs 23(_string \"bypass"\))))
		(_var(_int is_error -5 0 9891(_prcs 23((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 9892(_array -4((_dto i 8 i 0)))))
		(_var(_int m_tmp 107 0 9892(_prcs 23)))
		(_var(_int n_tmp 107 0 9892(_prcs 23)))
		(_type(_int ~STRING{1~to~2}~1316 0 9893(_array -1((_to i 1 i 2)))))
		(_var(_int lfr_val_tmp 108 0 9893(_prcs 23(_string \"  "\))))
		(_type(_int ~int_array{0~to~9}~1318 0 9895(_array -2((_to i 0 i 9)))))
		(_var(_int c_high_val_tmp 109 0 9895(_prcs 23((_others(i 1))))))
		(_var(_int c_hval 109 0 9895(_prcs 23((_others(i 1))))))
		(_type(_int ~int_array{0~to~9}~1320 0 9896(_array -2((_to i 0 i 9)))))
		(_var(_int c_low_val_tmp 110 0 9896(_prcs 23((_others(i 1))))))
		(_var(_int c_lval 110 0 9896(_prcs 23((_others(i 1))))))
		(_type(_int ~str_array{0~to~9}~1322 0 9897(_array 82((_to i 0 i 9)))))
		(_var(_int c_mode_val_tmp 111 0 9897(_prcs 23)))
		(_var(_int m_val_tmp -2 0 9898(_prcs 23((i 0)))))
		(_var(_int c0_rising_edge_transfer_done -5 0 9899(_prcs 23((i 0)))))
		(_var(_int c1_rising_edge_transfer_done -5 0 9900(_prcs 23((i 0)))))
		(_var(_int c2_rising_edge_transfer_done -5 0 9901(_prcs 23((i 0)))))
		(_var(_int c3_rising_edge_transfer_done -5 0 9902(_prcs 23((i 0)))))
		(_var(_int c4_rising_edge_transfer_done -5 0 9903(_prcs 23((i 0)))))
		(_var(_int c5_rising_edge_transfer_done -5 0 9904(_prcs 23((i 0)))))
		(_var(_int c6_rising_edge_transfer_done -5 0 9905(_prcs 23((i 0)))))
		(_var(_int c7_rising_edge_transfer_done -5 0 9906(_prcs 23((i 0)))))
		(_var(_int c8_rising_edge_transfer_done -5 0 9907(_prcs 23((i 0)))))
		(_var(_int c9_rising_edge_transfer_done -5 0 9908(_prcs 23((i 0)))))
		(_var(_int i_clk0_mult_by -2 0 9911(_prcs 23((i 1)))))
		(_var(_int i_clk0_div_by -2 0 9912(_prcs 23((i 1)))))
		(_var(_int i_clk1_mult_by -2 0 9913(_prcs 23((i 1)))))
		(_var(_int i_clk1_div_by -2 0 9914(_prcs 23((i 1)))))
		(_var(_int i_clk2_mult_by -2 0 9915(_prcs 23((i 1)))))
		(_var(_int i_clk2_div_by -2 0 9916(_prcs 23((i 1)))))
		(_var(_int i_clk3_mult_by -2 0 9917(_prcs 23((i 1)))))
		(_var(_int i_clk3_div_by -2 0 9918(_prcs 23((i 1)))))
		(_var(_int i_clk4_mult_by -2 0 9919(_prcs 23((i 1)))))
		(_var(_int i_clk4_div_by -2 0 9920(_prcs 23((i 1)))))
		(_var(_int i_clk5_mult_by -2 0 9921(_prcs 23((i 1)))))
		(_var(_int i_clk5_div_by -2 0 9922(_prcs 23((i 1)))))
		(_var(_int i_clk6_mult_by -2 0 9923(_prcs 23((i 1)))))
		(_var(_int i_clk6_div_by -2 0 9924(_prcs 23((i 1)))))
		(_var(_int i_clk7_mult_by -2 0 9925(_prcs 23((i 1)))))
		(_var(_int i_clk7_div_by -2 0 9926(_prcs 23((i 1)))))
		(_var(_int i_clk8_mult_by -2 0 9927(_prcs 23((i 1)))))
		(_var(_int i_clk8_div_by -2 0 9928(_prcs 23((i 1)))))
		(_var(_int i_clk9_mult_by -2 0 9929(_prcs 23((i 1)))))
		(_var(_int i_clk9_div_by -2 0 9930(_prcs 23((i 1)))))
		(_var(_int max_d_value -2 0 9931(_prcs 23((i 1)))))
		(_var(_int new_multiplier -2 0 9932(_prcs 23((i 1)))))
		(_var(_int i_clk0_phase_shift -2 0 9935(_prcs 23((i 1)))))
		(_var(_int i_clk1_phase_shift -2 0 9936(_prcs 23((i 1)))))
		(_var(_int i_clk2_phase_shift -2 0 9937(_prcs 23((i 1)))))
		(_var(_int max_neg_abs -2 0 9941(_prcs 23((i 0)))))
		(_var(_int i_m_initial -2 0 9942(_prcs 23)))
		(_var(_int i_m -2 0 9943(_prcs 23((i 1)))))
		(_var(_int i_n -2 0 9944(_prcs 23((i 1)))))
		(_type(_int ~int_array{0~to~9}~1324 0 9945(_array -2((_to i 0 i 9)))))
		(_var(_int i_c_high 112 0 9945(_prcs 23)))
		(_type(_int ~int_array{0~to~9}~1326 0 9946(_array -2((_to i 0 i 9)))))
		(_var(_int i_c_low 113 0 9946(_prcs 23)))
		(_type(_int ~int_array{0~to~9}~1328 0 9947(_array -2((_to i 0 i 9)))))
		(_var(_int i_c_initial 114 0 9947(_prcs 23)))
		(_type(_int ~int_array{0~to~9}~1330 0 9948(_array -2((_to i 0 i 9)))))
		(_var(_int i_c_ph 115 0 9948(_prcs 23)))
		(_type(_int ~str_array{0~to~9}~1332 0 9949(_array 82((_to i 0 i 9)))))
		(_var(_int i_c_mode 116 0 9949(_prcs 23)))
		(_var(_int i_m_ph -2 0 9950(_prcs 23)))
		(_var(_int output_count -2 0 9951(_prcs 23)))
		(_var(_int new_divisor -2 0 9952(_prcs 23)))
		(_type(_int ~STRING{1~to~6}~1334 0 9954(_array -1((_to i 1 i 6)))))
		(_var(_int clk0_cntr 117 0 9954(_prcs 23(_string \"    c0"\))))
		(_type(_int ~STRING{1~to~6}~1336 0 9955(_array -1((_to i 1 i 6)))))
		(_var(_int clk1_cntr 118 0 9955(_prcs 23(_string \"    c1"\))))
		(_type(_int ~STRING{1~to~6}~1338 0 9956(_array -1((_to i 1 i 6)))))
		(_var(_int clk2_cntr 119 0 9956(_prcs 23(_string \"    c2"\))))
		(_type(_int ~STRING{1~to~6}~1340 0 9957(_array -1((_to i 1 i 6)))))
		(_var(_int clk3_cntr 120 0 9957(_prcs 23(_string \"    c3"\))))
		(_type(_int ~STRING{1~to~6}~1342 0 9958(_array -1((_to i 1 i 6)))))
		(_var(_int clk4_cntr 121 0 9958(_prcs 23(_string \"    c4"\))))
		(_type(_int ~STRING{1~to~6}~1344 0 9959(_array -1((_to i 1 i 6)))))
		(_var(_int clk5_cntr 122 0 9959(_prcs 23(_string \"    c5"\))))
		(_type(_int ~STRING{1~to~6}~1346 0 9960(_array -1((_to i 1 i 6)))))
		(_var(_int clk6_cntr 123 0 9960(_prcs 23(_string \"    c6"\))))
		(_type(_int ~STRING{1~to~6}~1348 0 9961(_array -1((_to i 1 i 6)))))
		(_var(_int clk7_cntr 124 0 9961(_prcs 23(_string \"    c7"\))))
		(_type(_int ~STRING{1~to~6}~1350 0 9962(_array -1((_to i 1 i 6)))))
		(_var(_int clk8_cntr 125 0 9962(_prcs 23(_string \"    c8"\))))
		(_type(_int ~STRING{1~to~6}~1352 0 9963(_array -1((_to i 1 i 6)))))
		(_var(_int clk9_cntr 126 0 9963(_prcs 23(_string \"    c9"\))))
		(_type(_int ~STRING{1~to~2}~1354 0 9965(_array -1((_to i 1 i 2)))))
		(_var(_int fbk_cntr 127 0 9965(_prcs 23)))
		(_var(_int fbk_cntr_index -2 0 9966(_prcs 23)))
		(_var(_int start_bit -2 0 9967(_prcs 23)))
		(_var(_int quiet_time -3 0 9968(_prcs 23((ps 0)))))
		(_var(_int slowest_clk_old -3 0 9969(_prcs 23((ps 0)))))
		(_var(_int slowest_clk_new -3 0 9970(_prcs 23((ps 0)))))
		(_var(_int i -2 0 9972(_prcs 23((i 0)))))
		(_var(_int j -2 0 9973(_prcs 23((i 0)))))
		(_var(_int scanread_active_edge -3 0 9974(_prcs 23((ps 0)))))
		(_var(_int got_first_scanclk -5 0 9975(_prcs 23((i 0)))))
		(_var(_int scanclk_last_rising_edge -3 0 9976(_prcs 23((ps 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~233}~1356 0 9977(_array -4((_to i 0 i 233)))))
		(_var(_int current_scan_data 128 0 9977(_prcs 23((_others(i 2))))))
		(_var(_int index -2 0 9979(_prcs 23((i 0)))))
		(_var(_int scan_chain_length -2 0 9980(_prcs 23((i 234)))))
		(_var(_int tmp_rem -2 0 9981(_prcs 23((i 0)))))
		(_var(_int scanclk_cycles -2 0 9982(_prcs 23((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 9983(_array -4((_dto i 1 i 0)))))
		(_var(_int lfc_tmp 129 0 9983(_prcs 23)))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9984(_array -4((_dto i 5 i 0)))))
		(_var(_int lfr_tmp 130 0 9984(_prcs 23)))
		(_var(_int lfr_int -2 0 9985(_prcs 23((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1360 0 9987(_array -4((_dto i 7 i 0)))))
		(_var(_int n_hi 131 0 9987(_prcs 23)))
		(_var(_int n_lo 131 0 9987(_prcs 23)))
		(_var(_int m_hi 131 0 9987(_prcs 23)))
		(_var(_int m_lo 131 0 9987(_prcs 23)))
		(_var(_int buf -6 0 9988(_prcs 23)))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 9989(_array -4((_to i 0 i 1)))))
		(_var(_int buf_scan_data 132 0 9989(_prcs 23((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 9990(_array -4((_to i 0 i 2)))))
		(_var(_int buf_scan_data_2 133 0 9990(_prcs 23((_others(i 2))))))
		(_type(_int ~STRING{1~to~6}~1362 0 9993(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1364 0 9994(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1366 0 9995(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1368 0 9996(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1370 0 9997(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1372 0 9998(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1374 0 9999(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1376 0 10000(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1378 0 10001(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1380 0 10002(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1382 0 9993(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1384 0 9994(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1386 0 9995(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1388 0 9996(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1390 0 9997(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1392 0 9998(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1394 0 9999(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1396 0 10000(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1398 0 10001(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~13100 0 10002(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~13102 0 10062(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~13104 0 10120(_array -1((_to i 1 i 6)))))
		(_var(_int i -2 0 10982(_prcs 24((i 0)))))
		(_var(_int c_ph -2 0 10983(_prcs 24((i 0)))))
		(_var(_int m_ph -2 0 10984(_prcs 24((i 0)))))
		(_var(_int select_counter -2 0 10985(_prcs 24((i 0)))))
		(_var(_int sched_time -3 0 11065(_prcs 26((ps 0)))))
		(_type(_int time_array 0 11067(_array -3((_to i 0 i 7)))))
		(_var(_int init -5 0 11068(_prcs 26((i 1)))))
		(_var(_int refclk_period -3 0 11069(_prcs 26)))
		(_var(_int m_times_vco_period -3 0 11070(_prcs 26)))
		(_var(_int new_m_times_vco_period -3 0 11071(_prcs 26)))
		(_var(_int phase_shift 156 0 11073(_prcs 26((_others(ps 0))))))
		(_var(_int last_phase_shift 156 0 11074(_prcs 26((_others(ps 0))))))
		(_var(_int l_index -2 0 11076(_prcs 26((i 1)))))
		(_var(_int cycle_to_adjust -2 0 11077(_prcs 26((i 0)))))
		(_var(_int stop_vco -5 0 11079(_prcs 26((i 0)))))
		(_var(_int locked_tmp -4 0 11081(_prcs 26((i 2)))))
		(_var(_int pll_is_locked -5 0 11082(_prcs 26((i 0)))))
		(_var(_int cycles_pfd_low -2 0 11083(_prcs 26((i 0)))))
		(_var(_int cycles_pfd_high -2 0 11084(_prcs 26((i 0)))))
		(_var(_int cycles_to_lock -2 0 11085(_prcs 26((i 0)))))
		(_var(_int cycles_to_unlock -2 0 11086(_prcs 26((i 0)))))
		(_var(_int got_first_refclk -5 0 11088(_prcs 26((i 0)))))
		(_var(_int got_second_refclk -5 0 11089(_prcs 26((i 0)))))
		(_var(_int got_first_fbclk -5 0 11090(_prcs 26((i 0)))))
		(_var(_int refclk_time -3 0 11092(_prcs 26((ps 0)))))
		(_var(_int fbclk_time -3 0 11093(_prcs 26((ps 0)))))
		(_var(_int first_fbclk_time -3 0 11094(_prcs 26((ps 0)))))
		(_var(_int fbclk_period -3 0 11096(_prcs 26((ps 0)))))
		(_var(_int first_schedule -5 0 11098(_prcs 26((i 1)))))
		(_var(_int vco_val -4 0 11100(_prcs 26((i 2)))))
		(_var(_int vco_period_was_phase_adjusted -5 0 11101(_prcs 26((i 0)))))
		(_var(_int phase_adjust_was_scheduled -5 0 11102(_prcs 26((i 0)))))
		(_var(_int loop_xplier -2 0 11104(_prcs 26)))
		(_var(_int loop_initial -2 0 11105(_prcs 26((i 0)))))
		(_var(_int loop_ph -2 0 11106(_prcs 26((i 0)))))
		(_var(_int loop_time_delay -2 0 11107(_prcs 26((i 0)))))
		(_var(_int initial_delay -3 0 11109(_prcs 26((ps 0)))))
		(_var(_int vco_per -3 0 11110(_prcs 26)))
		(_var(_int tmp_rem -2 0 11111(_prcs 26)))
		(_var(_int my_rem -2 0 11112(_prcs 26)))
		(_var(_int fbk_phase -2 0 11113(_prcs 26((i 0)))))
		(_var(_int pull_back_M -2 0 11115(_prcs 26((i 0)))))
		(_var(_int total_pull_back -2 0 11116(_prcs 26((i 0)))))
		(_var(_int fbk_delay -2 0 11117(_prcs 26((i 0)))))
		(_var(_int offset -3 0 11119(_prcs 26((ps 0)))))
		(_var(_int tmp_vco_per -2 0 11121(_prcs 26((i 0)))))
		(_var(_int high_time -3 0 11122(_prcs 26)))
		(_var(_int low_time -3 0 11123(_prcs 26)))
		(_var(_int got_refclk_posedge -5 0 11125(_prcs 26((i 0)))))
		(_var(_int got_fbclk_posedge -5 0 11126(_prcs 26((i 0)))))
		(_var(_int inclk_out_of_range -5 0 11127(_prcs 26((i 0)))))
		(_var(_int no_warn -5 0 11128(_prcs 26((i 0)))))
		(_var(_int ext_fbk_cntr_modulus -2 0 11130(_prcs 26((i 1)))))
		(_var(_int init_clks -5 0 11131(_prcs 26((i 1)))))
		(_var(_int pll_is_in_reset -5 0 11132(_prcs 26((i 0)))))
		(_var(_int buf -6 0 11133(_prcs 26)))
		(_prcs
			(line__9284(_arch 16 0 9284(_assignment(_trgt(125))(_sens(58)(59)(173)))))
			(line__9288(_arch 17 0 9288(_assignment(_trgt(169))(_sens(131)(147)))))
			(line__9290(_arch 18 0 9290(_assignment(_trgt(170)))))
			(line__9300(_arch 19 0 9300(_assignment(_trgt(49)))))
			(line__9312(_arch 20 0 9312(_assignment(_alias((inclk1_tmp)(inclk1_ipd)))(_simpleassign BUF)(_trgt(155))(_sens(129)))))
			(line__9315(_arch 21 0 9315(_prcs(_trgt(174)(175)(176)(177))(_sens(128))(_read(174)(176)(177)))))
			(line__9331(_arch 22 0 9331(_prcs(_trgt(178)(179)(180)(181))(_sens(129))(_read(178)(180)(181)))))
			(line__9345(_arch 23 0 9345(_prcs(_simple)(_trgt(109)(14(1))(14(0))(15))(_sens(128)(137)(155))(_mon)(_read(131)(174)(178)))))
			(line__9518(_arch 24 0 9518(_assignment(_trgt(115))(_sens(58)(59)(172(0))))))
			(line__9534(_arch 25 0 9534(_assignment(_trgt(116))(_sens(58)(59)(63(0))(172(1))))))
			(line__9551(_arch 26 0 9551(_assignment(_trgt(117))(_sens(58)(59)(63(1))(172(2))))))
			(line__9568(_arch 27 0 9568(_assignment(_trgt(118))(_sens(58)(59)(63(2))(172(3))))))
			(line__9584(_arch 28 0 9584(_assignment(_trgt(119))(_sens(58)(59)(63(3))(172(4))))))
			(line__9600(_arch 29 0 9600(_assignment(_trgt(120))(_sens(58)(59)(63(4))(172(5))))))
			(line__9616(_arch 30 0 9616(_assignment(_trgt(121))(_sens(58)(59)(63(5))(172(6))))))
			(line__9632(_arch 31 0 9632(_assignment(_trgt(122))(_sens(58)(59)(63(6))(172(7))))))
			(line__9648(_arch 32 0 9648(_assignment(_trgt(123))(_sens(58)(59)(63(7))(172(8))))))
			(line__9664(_arch 33 0 9664(_assignment(_trgt(124))(_sens(58)(59)(63(8))(172(9))))))
			(line__9680(_arch 34 0 9680(_prcs(_simple)(_trgt(171))(_sens(112)(165)))))
			(line__9689(_arch 35 0 9689(_prcs(_simple)(_sens(115)(116)(131)(147))(_read(29(1))(29(0))(30(1))(30(0))(31(1))(31(0))))))
			(line__9756(_arch 36 0 9756(_assignment(_trgt(16))(_sens(111)(112)))))
			(line__9760(_arch 37 0 9760(_prcs(_simple)(_trgt(77)(79)(81))(_sens(165))(_mon)(_read(27)(29)(30)(32)(33)(34)(35)(36)(37)(65)(66)(67)(73)(74)(75)(76)(77)(78)(79)(80)(81)(82)(83)(84)(85)(88)(89)(90)(91)(92)(93)(114)))))
			(line__9883(_arch 38 0 9883(_assignment(_alias((update_conf_latches)(configupdate_ipd)))(_simpleassign BUF)(_trgt(107))(_sens(141)))))
			(line__9886(_arch 39 0 9886(_prcs(_simple)(_trgt(22)(23)(27)(29(9))(29(8))(29(7))(29(6))(29(5))(29(4))(29(3))(29(2))(29(1))(29(0))(29)(30(9))(30(8))(30(7))(30(6))(30(5))(30(4))(30(3))(30(2))(30(1))(30(0))(30)(31)(32(9))(32(8))(32(7))(32(6))(32(5))(32(4))(32(3))(32(2))(32(1))(32(0))(32)(33(0))(33(1))(33(2))(33(3))(33(4))(33(5))(33(6))(33(7))(33(8))(33(9))(34)(35)(37)(38)(39)(41)(43)(44)(45)(46)(47)(48)(50)(51)(52)(53)(54)(65)(66)(67)(68)(70)(71)(72)(73)(74)(75)(76)(78)(80)(82)(84)(85)(86)(87)(89)(90)(91)(92)(93)(94)(95(0))(95)(108)(114)(135)(163)(164)(165)(166)(172)(173))(_sens(58)(63(9))(63(8))(63(7))(63(6))(63(5))(63(4))(63(3))(63(2))(63(1))(63(0))(64)(107)(131)(133)(165))(_mon)(_read(27)(28)(29)(30)(32)(65)(66)(67)(69)(71)(72)(73)(74)(75)(76)(93)(94)(95)(108)(134)(135)(136)(161)(162)(163)(166)))))
			(line__10981(_arch 40 0 10981(_prcs(_simple)(_trgt(28)(69)(157)(158)(159)(160)(161))(_sens(131)(133)(140))(_read(27)(43)(67)(68)(93)(94)(138)(139)(159)(160)(161)))))
			(line__11062(_arch 41 0 11062(_assignment(_trgt(162))(_sens(95(232))(95(178))))))
			(line__11064(_arch 42 0 11064(_prcs(_simple)(_trgt(60)(61)(62)(64)(111)(112)(147)(153)(167)(168))(_sens(58)(59)(130)(131)(168))(_mon)(_read(22)(23)(49)(65)(66)(67)(70)(111)(114)(171)))))
			(line__11558(_arch 43 0 11558(_assignment(_trgt(97))(_sens(54)(63)))))
			(line__11559(_arch 44 0 11559(_assignment(_trgt(96(0)))(_sens(97)(111)))))
			(line__11560(_arch 45 0 11560(_assignment(_trgt(10(0)))(_sens(62)(96(0))(97)(114)(131)(170)))))
			(line__11564(_arch 46 0 11564(_assignment(_trgt(98))(_sens(53)(63)))))
			(line__11565(_arch 47 0 11565(_assignment(_trgt(96(1)))(_sens(98)(111)))))
			(line__11566(_arch 48 0 11566(_assignment(_trgt(10(1)))(_sens(62)(96(1))(98)(114)(131)(170)))))
			(line__11569(_arch 49 0 11569(_assignment(_trgt(99))(_sens(52)(63)))))
			(line__11570(_arch 50 0 11570(_assignment(_trgt(96(2)))(_sens(99)(111)))))
			(line__11571(_arch 51 0 11571(_assignment(_trgt(10(2)))(_sens(62)(96(2))(99)(114)(131)(170)))))
			(line__11574(_arch 52 0 11574(_assignment(_trgt(100))(_sens(51)(63)))))
			(line__11575(_arch 53 0 11575(_assignment(_trgt(96(3)))(_sens(100)(111)))))
			(line__11576(_arch 54 0 11576(_assignment(_trgt(10(3)))(_sens(62)(96(3))(100)(114)(131)(170)))))
			(line__11579(_arch 55 0 11579(_assignment(_trgt(101))(_sens(50)(63)))))
			(line__11580(_arch 56 0 11580(_assignment(_trgt(96(4)))(_sens(101)(111)))))
			(line__11581(_arch 57 0 11581(_assignment(_trgt(10(4)))(_sens(62)(96(4))(101)(114)(131)(170)))))
			(line__11584(_arch 58 0 11584(_assignment(_trgt(102))(_sens(48)(63)))))
			(line__11585(_arch 59 0 11585(_assignment(_trgt(96(5)))(_sens(102)(111)))))
			(line__11586(_arch 60 0 11586(_assignment(_trgt(10(5)))(_sens(62)(96(5))(102)(114)(131)(170)))))
			(line__11590(_arch 61 0 11590(_assignment(_trgt(103))(_sens(47)(63)))))
			(line__11591(_arch 62 0 11591(_assignment(_trgt(96(6)))(_sens(103)(111)))))
			(line__11592(_arch 63 0 11592(_assignment(_trgt(10(6)))(_sens(62)(96(6))(103)(114)(131)(170)))))
			(line__11596(_arch 64 0 11596(_assignment(_trgt(104))(_sens(46)(63)))))
			(line__11597(_arch 65 0 11597(_assignment(_trgt(96(7)))(_sens(104)(111)))))
			(line__11598(_arch 66 0 11598(_assignment(_trgt(10(7)))(_sens(62)(96(7))(104)(114)(131)(170)))))
			(line__11602(_arch 67 0 11602(_assignment(_trgt(105))(_sens(45)(63)))))
			(line__11603(_arch 68 0 11603(_assignment(_trgt(96(8)))(_sens(105)(111)))))
			(line__11604(_arch 69 0 11604(_assignment(_trgt(10(8)))(_sens(62)(96(8))(105)(114)(131)(170)))))
			(line__11608(_arch 70 0 11608(_assignment(_trgt(106))(_sens(44)(63)))))
			(line__11609(_arch 71 0 11609(_assignment(_trgt(96(9)))(_sens(106)(111)))))
			(line__11610(_arch 72 0 11610(_assignment(_trgt(10(9)))(_sens(62)(96(9))(106)(114)(131)(170)))))
			(line__11615(_arch 73 0 11615(_assignment(_alias((scandataout)(scandata_out)))(_simpleassign BUF)(_trgt(17))(_sens(164)))))
			(line__11616(_arch 74 0 11616(_assignment(_alias((scandone)(scandone_tmp)))(_simpleassign "not")(_trgt(18))(_sens(165)))))
			(line__11617(_arch 75 0 11617(_assignment(_alias((phasedone)(update_phase)))(_simpleassign "not")(_trgt(19))(_sens(161)))))
			(line__11618(_arch 76 0 11618(_assignment(_trgt(20))(_sens(60)))))
			(line__11619(_arch 77 0 11619(_assignment(_trgt(21))(_sens(61)))))
			(line__11620(_arch 78 0 11620(_assignment(_alias((fbout)(fbclk)))(_simpleassign BUF)(_trgt(2))(_sens(58)))))
		)
		(_subprogram
			(_int get_vco_min_no_division 79 0 8968(_arch(_func -2 -2)))
			(_int get_vco_max_no_division 80 0 8977(_arch(_func -2 -2)))
			(_int slowest_clk 81 0 9992(_arch(_func)))
			(_int int2bin 82 0 10046(_arch(_func)))
			(_int extract_cntr_string 83 0 10061(_arch(_func -7 -7)))
			(_int extract_cntr_index 84 0 10092(_arch(_func -2 -7)))
			(_int output_cntr_num 85 0 10119(_arch(_func -7 -7)))
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
			(_ext WRITE(2 22))
			(_ext find_simple_integer_fraction(3 2))
			(_ext find_m_and_n_4_manual_phase(3 3))
			(_ext alt_conv_integer(3 1))
			(_ext lcm(3 7))
			(_ext str2int(3 20))
			(_ext maxnegabs(3 13))
			(_ext get_phase_degree(3 15))
			(_ext counter_ph(3 17))
			(_ext ph_adjust(3 18))
			(_ext output_counter_value(3 8))
			(_ext counter_high(3 10))
			(_ext counter_low(3 11))
			(_ext counter_initial(3 16))
			(_ext counter_mode(3 9))
			(_ext translate_string(3 19))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_part (64(0))(64(1))(64(2))(64(3))(64(4))(64(5))(64(6))(64(7))
	)
	(_split (27)(31)(29)(30)(32)(43)(38)(39)(41)(34)(35)(37)(172)(95)(28)(64)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(.(MF_pllpack)))
	(_static
		(28271)
		(1970168173 27745)
		(1869903201)
		(6710895)
		(1852989783 543649385 1750343738 1852383333 544503152 1668246627 1919295595 1702195557 1701405550 1886593139 1718182757 543450473 544370534 543516788 1667592307 1701406313 1280319588 1918967884 1869881445 1634082927 1885413490 544502369 544370534 1869903201 1769435949 761815924 1919252079 1634035232 1701999988 544175136 1802661751 1869770784 1819436400 1344286329 1935762796 1634541669 1931502955 543519349 1952540788 1701344288 1869374240 1713400675 1970365810 1768124005 1629516645 840983922 1701847088 1852138354 1885413492 544502369 544370534 1920102243 544498533 1668183398 1852795252 1953066081 11897)
		(541871184 1919968594 1634887535 1852403053 1868767335 1701605485 543450484 1752459639 1701344288 1819239968 1769434988 1981835118 1702194273 1445470323 1702194273 1852383347 1918988320 1752460897 1936028517 1684957472 1952539497 1635131493 1936029036 1717920288 543519343 1919968626 1634887535 1852403053 975186279)
		(538976288 1869422670 1970042212 540876915)
		(2107424)
		(10528)
		(538976288 1869422669 1970042212 540876915)
		(538976288 1752178765 1885434975 2112800)
		(2112032)
		(538982944 1734961184 540876904)
		(10272)
		(8233)
		(538979360 2003790880 2112800)
		(538979360 1685024032 540876901)
		(538979360 1634234400 1948280179 1025536097 32)
		(538976288 1918986307 1344300391 544238965 1920103747 544501349 692155688 2112800)
		(2107680)
		(538976288 1886351180 1818838560 544367988 1634754883 1869900131 1881677938 1025517894 32)
		(538976288 1886351180 1818838560 544367988 1769170258 1919906931 1867196448 539585896 8253)
		(538976288 1599030102 1953722192 1633899359 1025533292 32)
		(538976288 1918986307 1344300391 544238965 1920103747 544501349 1768040480 1702043764 1852404852 1025517927 32)
		(538976288 1886351180 1818838560 544367988 1634754883 1869900131 1646796914 1931506793 1769239653 539584366 2112800)
		(538976288 1886351180 1818838560 544367988 1769170258 1919906931 1768040480 1702043764 1852404852 538978663 8253)
		(1869771333 1998615410 543519333 1868787301 1702129269 543450482 1769108836 1344300910 1914719308 1869770853 1835102823 1735289197 1817190446 1702060389 1717924384 1948283493 1919230063 796028786 1852989815 543649385 1936942445 1936025441 1868718368 3040630)
		(538976288 14691)
		(538976288 14435)
		(538976288 14179)
		(538976288 13923)
		(538976288 13667)
		(538976288 13411)
		(538976288 13155)
		(538976288 12899)
		(538976288 12643)
		(538976288 12387)
		(1970168173 1885301857 1702060392)
		(1953718630)
		(1935963756)
		(1952867692 1734963807 29800)
		(1935963756 7040099)
		(1685482598 115)
		(1634761058 29555)
		(538976288 8224)
		(541871184 1919968594 1634887535 1852403053 1850286183 1634301033 6579572)
		(33686018 2)
		(12338)
		(33751554 2)
		(13873)
		(33686019 2)
		(12849)
		(33751555 2)
		(14384)
		(33686275 2)
		(13872)
		(50463491 3)
		(13360)
		(33751811 2)
		(12848)
		(12592)
		(1864376352 25700)
		(1986338848 28261)
		(33686018 33686018 3)
		(1935754784 1280319604 1752375372 1684829551 543515168 1718513507 1920296809 1713398885 891318895 539305264 2037675364 1668899616 1864394092 779709550 544098592 1936287860 1935762208 1752440933 1229463653 1629505607 1277191278 1830836047 1819632751 1919950953 1634887535 1684368749 1818851104 1701978220 1953265011 544106784 1969496161 1663072628 1701602169 1752461088 1948283493 544104808 623194165 1752637484 543712105 1763734377 1734700140 539913313 1868784978 1734960750 1952543349 544108393 544825709 544501614 1802661751)
		(1852989783 543649385 1750343738 541925477 1853189987 544367988 1948280431 2123112)
		(33686018 33686018)
		(33686019 33686018)
		(1852989783 543649385 1750343738 541991013 1853189987 544367988 1948280431 2123112)
		(33686275)
		(33686018)
		(50463234)
		(1280069664 1935767328 1936028192 29797)
		(1768778100 26478)
		(1280069664 1668246560 543450475 1948282473 544502629 1701080941 544108320 541345360 1650552421 1629513068 1919251315 1852795252 46)
		(1280069664 1936682016 1869357172 1763732323 1702109294 1830843507 543515759 1344302703 1696613446 1818386798 1701060709 1936941357 1769239141 3042927)
		(1280069664 2036428064 1936682016 1869357157 27491)
		(1970302537 1818435700 543908719 1902473830 1936269358 1702260512 1129717874 1634869327 778397550 32)
		(1970302537 1818435700 543908719 1902473830 1936269358 1684960544 1444967013 1914720067 1701277281 8238)
		(1280069664 1936682016 1869357172 3042147)
		(1280069664 2036428064 1953459744 1668246560 1344286315 1935762796 1937055845 1752440933 1868767333 1667592818 1919295604 1702195557 779707246)
		(1886275872 1663071349 1801678700 1701996064 1763716721 1869488243 1769414772 1852401780 1329813024 1851879968 975201639 32)
		(1280069664 1936682016 1869357172 1679846243 1948280181 1869357167 1864397683 1852383334 544503152 1668246627 1919885419 1701344288 1886284064 1663071349 1801678700 544434464 544501614 1702126948 1684370531 1953068832 544106856 543516788 1869376609 543450487 1701669236 1634887200 3040621)
		(1634036816 1914725747 1948282485 1852403049 1769152615 1634497901 1852795252 544175136 1667590243 1752637547 1701344357 1752440946 1852383333 544503152 1668246627 1936269419 1701867296 1769234802 1998612334 1768453225 1752440942 1970479205 1919905904 543450484 542065494 1735287154 1919885413 1953459744 46)
		(1280069664 1668246560 543450475 1763733364 1836016494 543649385 1668246627 107)
		(1162102352 1679835470 1936941413 1702130277 11876)
		(1864376352 26214)
		(12387)
		(12643)
		(12899)
		(13155)
		(13411)
		(13667)
		(13923)
		(14179)
		(14435)
		(14691)
		(1937075829 25701)
		(1818435616 12395)
		(1818435616 12651)
		(1818435616 12907)
		(1818435616 13163)
		(1818435616 13419)
		(1818435616 13675)
		(1818435616 13931)
		(1818435616 14187)
		(1818435616 14443)
		(1818435616 14699)
	)
	(_model . vital_pll 96 -1)
)
V 000047 55 1212          1711853934721 behave
(_unit VHDL(mf_cda_mn_cntr 0 11640(behave 0 11650))
	(_version vef)
	(_time 1711853934722 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code ece9ebbfb9b8eefaedbbf8b6bce9baeab8eab9e9ba)
	(_coverage d)
	(_ent
		(_time 1711853934719)
	)
	(_object
		(_port(_int clk -1 0 11641(_ent(_in)(_event))))
		(_port(_int reset -1 0 11642(_ent(_in((i 2))))))
		(_port(_int cout -1 0 11643(_ent(_out))))
		(_port(_int initial_value -2 0 11644(_ent(_in((i 1))))))
		(_port(_int modulus -2 0 11645(_ent(_in((i 1))))))
		(_port(_int time_delay -2 0 11646(_ent(_in((i 0))))))
		(_var(_int count -2 0 11654(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -3 0 11655(_prcs 0((i 1)))))
		(_var(_int tmp_cout -1 0 11656(_prcs 0)))
		(_prcs
			(line__11653(_arch 0 0 11653(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000047 55 1569          1711853934733 behave
(_unit VHDL(mf_cda_scale_cntr 0 11692(behave 0 11704))
	(_version vef)
	(_time 1711853934734 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code fcf9fbaca9a8feeafcafe8a6acf9aafbfffafffafd)
	(_coverage d)
	(_ent
		(_time 1711853934729)
	)
	(_object
		(_port(_int clk -1 0 11693(_ent(_in)(_event))))
		(_port(_int reset -1 0 11694(_ent(_in((i 2))))))
		(_port(_int initial -2 0 11695(_ent(_in((i 1))))))
		(_port(_int high -2 0 11696(_ent(_in((i 1))))))
		(_port(_int low -2 0 11697(_ent(_in((i 1))))))
		(_type(_int ~STRING~12 0 11698(_array -3((_uto i 1 i 2147483647)))))
		(_port(_int mode 0 0 11698(_ent(_in(_string \"bypass"\)))))
		(_port(_int ph_tap -2 0 11699(_ent(_in((i 0))))))
		(_port(_int cout -1 0 11700(_ent(_out))))
		(_var(_int tmp_cout -1 0 11707(_prcs 0((i 2)))))
		(_var(_int count -2 0 11708(_prcs 0((i 1)))))
		(_var(_int output_shift_count -2 0 11709(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -4 0 11710(_prcs 0((i 0)))))
		(_prcs
			(line__11706(_arch 0 0 11706(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1864376352 26214)
		(1634761058 29555)
		(1986338848 28261)
		(1864376352 25700)
	)
	(_model . behave 1 -1)
)
V 000050 55 57232         1711853934878 vital_pll
(_unit VHDL(mf_cycloneiii_pll 0 11786(vital_pll 0 12003))
	(_version vef)
	(_time 1711853934879 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 888d888686dc8a9e8bde828e9bd28a8ede8edd8e8d8e81)
	(_coverage d)
	(_ent
		(_time 1711853934744)
	)
	(_comp
		(MF_cda_mn_cntr
			(_object
				(_port(_int clk -4 0 12237(_ent (_in))))
				(_port(_int reset -4 0 12238(_ent (_in((i 2))))))
				(_port(_int cout -4 0 12239(_ent (_out))))
				(_port(_int initial_value -2 0 12240(_ent (_in((i 1))))))
				(_port(_int modulus -2 0 12241(_ent (_in((i 1))))))
				(_port(_int time_delay -2 0 12242(_ent (_in((i 0))))))
			)
		)
		(MF_cda_scale_cntr
			(_object
				(_port(_int clk -4 0 12248(_ent (_in))))
				(_port(_int reset -4 0 12249(_ent (_in((i 2))))))
				(_port(_int cout -4 0 12250(_ent (_out))))
				(_port(_int initial -2 0 12251(_ent (_in((i 1))))))
				(_port(_int high -2 0 12252(_ent (_in((i 1))))))
				(_port(_int low -2 0 12253(_ent (_in((i 1))))))
				(_type(_int ~STRING~13 0 12254(_array -1((_uto i 1 i 2147483647)))))
				(_port(_int mode 121 0 12254(_ent (_in(_string \"bypass"\)))))
				(_port(_int ph_tap -2 0 12255(_ent (_in((i 0))))))
			)
		)
	)
	(_block WireDelay 0 12285
		(_object
			(_prcs
				(line__12287(_arch 0 0 12287(_assignment(_alias((inclk0_ipd)(inclk(0))))(_simpleassign BUF)(_trgt(113))(_sens(0(0))))))
				(line__12288(_arch 1 0 12288(_assignment(_alias((inclk1_ipd)(inclk(1))))(_simpleassign BUF)(_trgt(114))(_sens(0(1))))))
				(line__12289(_arch 2 0 12289(_assignment(_alias((areset_ipd)(areset)))(_simpleassign BUF)(_trgt(116))(_sens(4)))))
				(line__12290(_arch 3 0 12290(_assignment(_alias((pfdena_ipd)(pfdena)))(_simpleassign BUF)(_trgt(115))(_sens(5)))))
				(line__12291(_arch 4 0 12291(_assignment(_alias((scanclk_ipd)(scanclk)))(_simpleassign BUF)(_trgt(118))(_sens(7)))))
				(line__12292(_arch 5 0 12292(_assignment(_alias((scanclkena_ipd)(scanclkena)))(_simpleassign BUF)(_trgt(119))(_sens(8)))))
				(line__12293(_arch 6 0 12293(_assignment(_alias((scandata_ipd)(scandata)))(_simpleassign BUF)(_trgt(121))(_sens(6)))))
				(line__12294(_arch 7 0 12294(_assignment(_alias((configupdate_ipd)(configupdate)))(_simpleassign BUF)(_trgt(126))(_sens(9)))))
				(line__12295(_arch 8 0 12295(_assignment(_alias((clkswitch_ipd)(clkswitch)))(_simpleassign BUF)(_trgt(122))(_sens(3)))))
				(line__12296(_arch 9 0 12296(_assignment(_alias((phaseupdown_ipd)(phaseupdown)))(_simpleassign BUF)(_trgt(124))(_sens(12)))))
				(line__12297(_arch 10 0 12297(_assignment(_alias((phasestep_ipd)(phasestep)))(_simpleassign BUF)(_trgt(125))(_sens(13)))))
				(line__12298(_arch 11 0 12298(_assignment(_alias((phasecounterselect_ipd(0))(phasecounterselect(0))))(_trgt(123(0)))(_sens(11(0))))))
				(line__12299(_arch 12 0 12299(_assignment(_alias((phasecounterselect_ipd(1))(phasecounterselect(1))))(_trgt(123(1)))(_sens(11(1))))))
				(line__12300(_arch 13 0 12300(_assignment(_alias((phasecounterselect_ipd(2))(phasecounterselect(2))))(_trgt(123(2)))(_sens(11(2))))))
			)
		)
	)
	(_inst m1 0 12317(_comp MF_cda_mn_cntr)
		(_port
			((clk)(inclk_m))
			((reset)(areset_ena_sig))
			((cout)(fbclk))
			((initial_value)(m_initial_val))
			((modulus)(m_val))
			((time_delay)(m_delay))
		)
		(_use(_ent . MF_cda_mn_cntr)
		)
	)
	(_inst n1 0 12526(_comp MF_cda_mn_cntr)
		(_port
			((clk)(clkin))
			((reset)(areset_ipd))
			((cout)(refclk))
			((initial_value)(n_val))
			((modulus)(n_val))
		)
		(_use(_ent . MF_cda_mn_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((cout)(cout))
				((initial_value)(initial_value))
				((modulus)(modulus))
				((time_delay)(time_delay))
			)
		)
	)
	(_inst c0 0 12539(_comp MF_cda_scale_cntr)
		(_port
			((clk)(inclk_c0))
			((reset)(areset_ena_sig))
			((cout)(c_clk(0)))
			((initial)(c_initial_val(0)))
			((high)(c_high_val(0)))
			((low)(c_low_val(0)))
			((mode)(c_mode_val(0)))
			((ph_tap)(c_ph_val(0)))
		)
		(_use(_ent . MF_cda_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c1 0 12556(_comp MF_cda_scale_cntr)
		(_port
			((clk)(inclk_c1))
			((reset)(areset_ena_sig))
			((cout)(c_clk(1)))
			((initial)(c_initial_val(1)))
			((high)(c_high_val(1)))
			((low)(c_low_val(1)))
			((mode)(c_mode_val(1)))
			((ph_tap)(c_ph_val(1)))
		)
		(_use(_ent . MF_cda_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c2 0 12572(_comp MF_cda_scale_cntr)
		(_port
			((clk)(inclk_c2))
			((reset)(areset_ena_sig))
			((cout)(c_clk(2)))
			((initial)(c_initial_val(2)))
			((high)(c_high_val(2)))
			((low)(c_low_val(2)))
			((mode)(c_mode_val(2)))
			((ph_tap)(c_ph_val(2)))
		)
		(_use(_ent . MF_cda_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c3 0 12589(_comp MF_cda_scale_cntr)
		(_port
			((clk)(inclk_c3))
			((reset)(areset_ena_sig))
			((cout)(c_clk(3)))
			((initial)(c_initial_val(3)))
			((high)(c_high_val(3)))
			((low)(c_low_val(3)))
			((mode)(c_mode_val(3)))
			((ph_tap)(c_ph_val(3)))
		)
		(_use(_ent . MF_cda_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c4 0 12605(_comp MF_cda_scale_cntr)
		(_port
			((clk)(inclk_c4))
			((reset)(areset_ena_sig))
			((cout)(c_clk(4)))
			((initial)(c_initial_val(4)))
			((high)(c_high_val(4)))
			((low)(c_low_val(4)))
			((mode)(c_mode_val(4)))
			((ph_tap)(c_ph_val(4)))
		)
		(_use(_ent . MF_cda_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 11788(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int operation_mode 0 0 11788(_ent(_string \"normal"\))))
		(_type(_int ~STRING~121 0 11789(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int pll_type 1 0 11789(_ent gms(_string \"auto"\))))
		(_type(_int ~STRING~122 0 11790(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int compensate_clock 2 0 11790(_ent(_string \"clock0"\))))
		(_gen(_int inclk0_input_frequency -2 0 11792 \0\ (_ent gms((i 0)))))
		(_gen(_int inclk1_input_frequency -2 0 11793 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~123 0 11795(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int self_reset_on_loss_lock 3 0 11795(_ent(_string \"off"\))))
		(_type(_int ~STRING~124 0 11796(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int switch_over_type 4 0 11796(_ent gms(_string \"auto"\))))
		(_gen(_int switch_over_counter -2 0 11797 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~125 0 11798(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_switch_over_counter 5 0 11798(_ent gms(_string \"off"\))))
		(_gen(_int bandwidth -2 0 11801 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~126 0 11802(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int bandwidth_type 6 0 11802(_ent(_string \"auto"\))))
		(_type(_int ~STRING~127 0 11803(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int use_dc_coupling 7 0 11803(_ent(_string \"false"\))))
		(_gen(_int lock_c -2 0 11807 \4\ (_ent((i 4)))))
		(_type(_int ~STRING~128 0 11808(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sim_gate_lock_device_behavior 8 0 11808(_ent(_string \"off"\))))
		(_gen(_int lock_high -2 0 11809 \0\ (_ent gms((i 0)))))
		(_gen(_int lock_low -2 0 11810 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~129 0 11811(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lock_window_ui 9 0 11811(_ent(_string \"0.05"\))))
		(_gen(_int lock_window -3 0 11812 \5 ps\ (_ent((ps 4617315517961601024)))))
		(_type(_int ~STRING~1210 0 11813(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int test_bypass_lock_detect 10 0 11813(_ent gms(_string \"off"\))))
		(_gen(_int clk0_output_frequency -2 0 11816 \0\ (_ent((i 0)))))
		(_gen(_int clk0_multiply_by -2 0 11817 \0\ (_ent gms((i 0)))))
		(_gen(_int clk0_divide_by -2 0 11818 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1211 0 11819(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_phase_shift 11 0 11819(_ent gms(_string \"0"\))))
		(_gen(_int clk0_duty_cycle -2 0 11820 \50\ (_ent gms((i 50)))))
		(_gen(_int clk1_output_frequency -2 0 11822 \0\ (_ent((i 0)))))
		(_gen(_int clk1_multiply_by -2 0 11823 \0\ (_ent((i 0)))))
		(_gen(_int clk1_divide_by -2 0 11824 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1212 0 11825(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_phase_shift 12 0 11825(_ent gms(_string \"0"\))))
		(_gen(_int clk1_duty_cycle -2 0 11826 \50\ (_ent gms((i 50)))))
		(_gen(_int clk2_output_frequency -2 0 11828 \0\ (_ent((i 0)))))
		(_gen(_int clk2_multiply_by -2 0 11829 \0\ (_ent((i 0)))))
		(_gen(_int clk2_divide_by -2 0 11830 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1213 0 11831(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_phase_shift 13 0 11831(_ent gms(_string \"0"\))))
		(_gen(_int clk2_duty_cycle -2 0 11832 \50\ (_ent gms((i 50)))))
		(_gen(_int clk3_output_frequency -2 0 11834 \0\ (_ent((i 0)))))
		(_gen(_int clk3_multiply_by -2 0 11835 \0\ (_ent((i 0)))))
		(_gen(_int clk3_divide_by -2 0 11836 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1214 0 11837(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_phase_shift 14 0 11837(_ent gms(_string \"0"\))))
		(_gen(_int clk3_duty_cycle -2 0 11838 \50\ (_ent gms((i 50)))))
		(_gen(_int clk4_output_frequency -2 0 11840 \0\ (_ent((i 0)))))
		(_gen(_int clk4_multiply_by -2 0 11841 \0\ (_ent((i 0)))))
		(_gen(_int clk4_divide_by -2 0 11842 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1215 0 11843(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_phase_shift 15 0 11843(_ent gms(_string \"0"\))))
		(_gen(_int clk4_duty_cycle -2 0 11844 \50\ (_ent gms((i 50)))))
		(_gen(_int pfd_min -2 0 11852 \0\ (_ent((i 0)))))
		(_gen(_int pfd_max -2 0 11853 \0\ (_ent((i 0)))))
		(_gen(_int vco_min -2 0 11854 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_max -2 0 11855 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_center -2 0 11856 \0\ (_ent((i 0)))))
		(_gen(_int m_initial -2 0 11859 \1\ (_ent gms((i 1)))))
		(_gen(_int m -2 0 11860 \0\ (_ent gms((i 0)))))
		(_gen(_int n -2 0 11861 \1\ (_ent gms((i 1)))))
		(_gen(_int c0_high -2 0 11863 \1\ (_ent((i 1)))))
		(_gen(_int c0_low -2 0 11864 \1\ (_ent((i 1)))))
		(_gen(_int c0_initial -2 0 11865 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1216 0 11866(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c0_mode 16 0 11866(_ent gms(_string \"bypass"\))))
		(_gen(_int c0_ph -2 0 11867 \0\ (_ent((i 0)))))
		(_gen(_int c1_high -2 0 11869 \1\ (_ent((i 1)))))
		(_gen(_int c1_low -2 0 11870 \1\ (_ent((i 1)))))
		(_gen(_int c1_initial -2 0 11871 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1217 0 11872(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c1_mode 17 0 11872(_ent gms(_string \"bypass"\))))
		(_gen(_int c1_ph -2 0 11873 \0\ (_ent((i 0)))))
		(_gen(_int c2_high -2 0 11875 \1\ (_ent((i 1)))))
		(_gen(_int c2_low -2 0 11876 \1\ (_ent((i 1)))))
		(_gen(_int c2_initial -2 0 11877 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1218 0 11878(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c2_mode 18 0 11878(_ent gms(_string \"bypass"\))))
		(_gen(_int c2_ph -2 0 11879 \0\ (_ent((i 0)))))
		(_gen(_int c3_high -2 0 11881 \1\ (_ent((i 1)))))
		(_gen(_int c3_low -2 0 11882 \1\ (_ent((i 1)))))
		(_gen(_int c3_initial -2 0 11883 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1219 0 11884(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c3_mode 19 0 11884(_ent gms(_string \"bypass"\))))
		(_gen(_int c3_ph -2 0 11885 \0\ (_ent((i 0)))))
		(_gen(_int c4_high -2 0 11887 \1\ (_ent((i 1)))))
		(_gen(_int c4_low -2 0 11888 \1\ (_ent((i 1)))))
		(_gen(_int c4_initial -2 0 11889 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1220 0 11890(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c4_mode 20 0 11890(_ent gms(_string \"bypass"\))))
		(_gen(_int c4_ph -2 0 11891 \0\ (_ent((i 0)))))
		(_gen(_int m_ph -2 0 11898 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1221 0 11900(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_counter 21 0 11900(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1222 0 11901(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_counter 22 0 11901(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1223 0 11902(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_counter 23 0 11902(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1224 0 11903(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_counter 24 0 11903(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1225 0 11904(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_counter 25 0 11904(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1226 0 11906(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c1_use_casc_in 26 0 11906(_ent(_string \"off"\))))
		(_type(_int ~STRING~1227 0 11907(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c2_use_casc_in 27 0 11907(_ent(_string \"off"\))))
		(_type(_int ~STRING~1228 0 11908(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c3_use_casc_in 28 0 11908(_ent(_string \"off"\))))
		(_type(_int ~STRING~1229 0 11909(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c4_use_casc_in 29 0 11909(_ent(_string \"off"\))))
		(_gen(_int m_test_source -2 0 11911 \-1\ (_ent((i -1)))))
		(_gen(_int c0_test_source -2 0 11912 \-1\ (_ent((i -1)))))
		(_gen(_int c1_test_source -2 0 11913 \-1\ (_ent((i -1)))))
		(_gen(_int c2_test_source -2 0 11914 \-1\ (_ent((i -1)))))
		(_gen(_int c3_test_source -2 0 11915 \-1\ (_ent((i -1)))))
		(_gen(_int c4_test_source -2 0 11916 \-1\ (_ent((i -1)))))
		(_gen(_int vco_multiply_by -2 0 11918 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_divide_by -2 0 11919 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_post_scale -2 0 11920 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1230 0 11921(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int vco_frequency_control 30 0 11921(_ent(_string \"auto"\))))
		(_gen(_int vco_phase_shift_step -2 0 11922 \0\ (_ent((i 0)))))
		(_gen(_int charge_pump_current -2 0 11924 \10\ (_ent((i 10)))))
		(_type(_int ~STRING~1231 0 11925(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int loop_filter_r 31 0 11925(_ent(_string \" 1.0"\))))
		(_gen(_int loop_filter_c -2 0 11926 \0\ (_ent((i 0)))))
		(_gen(_int pll_compensation_delay -2 0 11929 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1232 0 11930(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int simulation_type 32 0 11930(_ent(_string \"functional"\))))
		(_type(_int ~STRING~1233 0 11932(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_mode 33 0 11932(_ent(_string \"off"\))))
		(_type(_int ~STRING~1234 0 11933(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_mode 34 0 11933(_ent(_string \"off"\))))
		(_type(_int ~STRING~1235 0 11934(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_mode 35 0 11934(_ent(_string \"off"\))))
		(_type(_int ~STRING~1236 0 11935(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_mode 36 0 11935(_ent(_string \"off"\))))
		(_type(_int ~STRING~1237 0 11936(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_mode 37 0 11936(_ent(_string \"off"\))))
		(_type(_int ~STRING~1238 0 11938(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_value 38 0 11938(_ent(_string \"off"\))))
		(_type(_int ~STRING~1239 0 11939(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_value 39 0 11939(_ent(_string \"off"\))))
		(_type(_int ~STRING~1240 0 11940(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_value 40 0 11940(_ent(_string \"off"\))))
		(_type(_int ~STRING~1241 0 11941(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_value 41 0 11941(_ent(_string \"off"\))))
		(_type(_int ~STRING~1242 0 11942(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_value 42 0 11942(_ent(_string \"off"\))))
		(_gen(_int init_block_reset_a_count -2 0 11945 \1\ (_ent((i 1)))))
		(_gen(_int init_block_reset_b_count -2 0 11946 \1\ (_ent((i 1)))))
		(_gen(_int charge_pump_current_bits -2 0 11947 \0\ (_ent((i 0)))))
		(_gen(_int lock_window_ui_bits -2 0 11948 \0\ (_ent((i 0)))))
		(_gen(_int loop_filter_c_bits -2 0 11949 \0\ (_ent((i 0)))))
		(_gen(_int loop_filter_r_bits -2 0 11950 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c0_delay_chain_bits -2 0 11951 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c1_delay_chain_bits -2 0 11952 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c2_delay_chain_bits -2 0 11953 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c3_delay_chain_bits -2 0 11954 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c4_delay_chain_bits -2 0 11955 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c5_delay_chain_bits -2 0 11956 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_m_delay_chain_bits -2 0 11957 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_n_delay_chain_bits -2 0 11958 \0\ (_ent((i 0)))))
		(_gen(_int test_feedback_comp_delay_chain_bits -2 0 11959 \0\ (_ent((i 0)))))
		(_gen(_int test_input_comp_delay_chain_bits -2 0 11960 \0\ (_ent((i 0)))))
		(_gen(_int test_volt_reg_output_mode_bits -2 0 11961 \0\ (_ent((i 0)))))
		(_gen(_int test_volt_reg_output_voltage_bits -2 0 11962 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1243 0 11963(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int test_volt_reg_test_mode 43 0 11963(_ent(_string \"false"\))))
		(_gen(_int vco_range_detector_high_bits -2 0 11964 \-1\ (_ent((i -1)))))
		(_gen(_int vco_range_detector_low_bits -2 0 11965 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~1244 0 11966(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int scan_chain_mif_file 44 0 11966(_ent(_string \""\))))
		(_type(_int ~STRING~1245 0 11968(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int auto_settings 45 0 11968(_ent(_string \"true"\))))
		(_type(_int ~STRING~1246 0 11970(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int family_name 46 0 11970(_ent gms(_string \"StratixIII"\))))
		(_type(_int ~STRING~1247 0 11972(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int use_vco_bypass 47 0 11972(_ent(_string \"false"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11977(_array -4((_dto i 1 i 0)))))
		(_port(_int inclk 48 0 11977(_ent(_in))))
		(_port(_int fbin -4 0 11978(_ent(_in((i 2))))))
		(_port(_int fbout -4 0 11979(_ent(_out))))
		(_port(_int clkswitch -4 0 11980(_ent(_in((i 2))))))
		(_port(_int areset -4 0 11981(_ent(_in((i 2))))))
		(_port(_int pfdena -4 0 11982(_ent(_in((i 3))))))
		(_port(_int scandata -4 0 11983(_ent(_in((i 2))))))
		(_port(_int scanclk -4 0 11984(_ent(_in((i 2))))))
		(_port(_int scanclkena -4 0 11985(_ent(_in((i 3))))))
		(_port(_int configupdate -4 0 11986(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11987(_array -4((_dto i 4 i 0)))))
		(_port(_int clk 49 0 11987(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11988(_array -4((_dto i 2 i 0)))))
		(_port(_int phasecounterselect 50 0 11988(_ent(_in(_string \"000"\)))))
		(_port(_int phaseupdown -4 0 11989(_ent(_in((i 2))))))
		(_port(_int phasestep -4 0 11990(_ent(_in((i 2))))))
		(_port(_int clkbad 48 0 11991(_ent(_out))))
		(_port(_int activeclock -4 0 11992(_ent(_out))))
		(_port(_int locked -4 0 11993(_ent(_out))))
		(_port(_int scandataout -4 0 11994(_ent(_out))))
		(_port(_int scandone -4 0 11995(_ent(_out))))
		(_port(_int phasedone -4 0 11996(_ent(_out))))
		(_port(_int vcooverrange -4 0 11997(_ent(_out))))
		(_port(_int vcounderrange -4 0 11998(_ent(_out))))
		(_type(_int int_array 0 12023(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STRING{1~to~6}~13 0 12024(_array -1((_to i 1 i 6)))))
		(_type(_int str_array 0 12024(_array 52((_uto i 0 i 2147483647)))))
		(_type(_int ~STRING{1~to~9}~13 0 12025(_array -1((_to i 1 i 9)))))
		(_type(_int str_array1 0 12025(_array 54((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 12026(_array -4((_uto i 0 i 2147483647)))))
		(_cnst(_int VCO_MIN_NO_DIVISION -2 0 12028(_arch gms(_code 64))))
		(_cnst(_int VCO_MAX_NO_DIVISION -2 0 12029(_arch gms(_code 65))))
		(_sig(_int i_vco_min -2 0 12032(_arch(_uni(_code 66)))))
		(_sig(_int i_vco_max -2 0 12033(_arch(_uni(_code 67)))))
		(_sig(_int i_vco_center -2 0 12034(_arch(_uni))))
		(_sig(_int i_pfd_min -2 0 12035(_arch(_uni))))
		(_sig(_int i_pfd_max -2 0 12036(_arch(_uni))))
		(_type(_int ~int_array{0~to~4}~13 0 12037(_array -2((_to i 0 i 4)))))
		(_sig(_int c_ph_val 57 0 12037(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_ph_val_tmp 57 0 12038(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_high_val 57 0 12039(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val 57 0 12040(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_initial_val 57 0 12041(_arch(_uni((_others(i 1)))))))
		(_type(_int ~str_array{0~to~4}~13 0 12042(_array 52((_to i 0 i 4)))))
		(_sig(_int c_mode_val 58 0 12042(_arch(_uni))))
		(_sig(_int clk_num 58 0 12043(_arch(_uni))))
		(_sig(_int c_high_val_old 57 0 12046(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val_old 57 0 12047(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_ph_val_old 57 0 12048(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_mode_val_old 58 0 12049(_arch(_uni))))
		(_sig(_int c_high_val_hold 57 0 12051(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val_hold 57 0 12052(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_ph_val_hold 57 0 12053(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_mode_val_hold 58 0 12054(_arch(_uni))))
		(_sig(_int sig_c_ph_val_tmp 57 0 12057(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_ph_val_orig 57 0 12058(_arch(_uni((_others(i 0)))))))
		(_sig(_int real_lock_high -2 0 12060(_arch(_uni((i 0))))))
		(_sig(_int i_clk4_counter -2 0 12061(_arch(_uni((i 4))))))
		(_sig(_int i_clk3_counter -2 0 12062(_arch(_uni((i 3))))))
		(_sig(_int i_clk2_counter -2 0 12063(_arch(_uni((i 2))))))
		(_sig(_int i_clk1_counter -2 0 12064(_arch(_uni((i 1))))))
		(_sig(_int i_clk0_counter -2 0 12065(_arch(_uni((i 0))))))
		(_sig(_int i_charge_pump_current -2 0 12066(_arch(_uni))))
		(_sig(_int i_loop_filter_r -2 0 12067(_arch(_uni))))
		(_cnst(_int SCAN_CHAIN -2 0 12072(_arch((i 144)))))
		(_cnst(_int GPP_SCAN_CHAIN -2 0 12073(_arch((i 234)))))
		(_cnst(_int FAST_SCAN_CHAIN -2 0 12074(_arch((i 180)))))
		(_type(_int ~str_array{4~downto~0}~13 0 12075(_array 52((_dto i 4 i 0)))))
		(_cnst(_int cntrs 59 0 12075(_arch(((_string \"    C4"\))((_string \"    C3"\))((_string \"    C2"\))((_string \"    C1"\))((_string \"    C0"\))))))
		(_type(_int ~str_array{0~to~3}~13 0 12076(_array 52((_to i 0 i 3)))))
		(_cnst(_int ss_cntrs 60 0 12076(_arch(((_string \"     M"\))((_string \"    M2"\))((_string \"     N"\))((_string \"    N2"\))))))
		(_type(_int ~int_array{0~to~3}~13 0 12078(_array -2((_to i 0 i 3)))))
		(_cnst(_int loop_filter_c_arr 61 0 12078(_arch(((i 0))((i 0))((i 0))((i 0))))))
		(_type(_int ~int_array{0~to~3}~134 0 12079(_array -2((_to i 0 i 3)))))
		(_cnst(_int fpll_loop_filter_c_arr 62 0 12079(_arch(((i 0))((i 0))((i 0))((i 0))))))
		(_type(_int ~int_array{0~to~15}~13 0 12080(_array -2((_to i 0 i 15)))))
		(_cnst(_int charge_pump_curr_arr 63 0 12080(_arch(((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))))))
		(_cnst(_int num_phase_taps -2 0 12082(_arch((i 8)))))
		(_sig(_int vcc -4 0 12085(_arch(_uni((i 3))))))
		(_sig(_int fbclk -4 0 12087(_arch(_uni)(_event))))
		(_sig(_int refclk -4 0 12088(_arch(_uni)(_event))))
		(_sig(_int vco_over -4 0 12089(_arch(_uni((i 2))))))
		(_sig(_int vco_under -4 0 12090(_arch(_uni((i 3))))))
		(_sig(_int pll_locked -5 0 12092(_arch(_uni((i 0))))))
		(_type(_int ~std_logic_array{0~to~4}~13 0 12095(_array -4((_to i 0 i 4)))))
		(_sig(_int c_clk 64 0 12095(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12096(_array -4((_dto i 7 i 0)))))
		(_sig(_int vco_out 65 0 12096(_arch(_uni((_others(i 2))))(_event))))
		(_sig(_int m_val -2 0 12099(_arch(_uni((i 1))))))
		(_sig(_int n_val -2 0 12100(_arch(_uni((i 1))))))
		(_sig(_int m_ph_val -2 0 12101(_arch(_uni((i 0))))))
		(_sig(_int m_ph_initial -2 0 12102(_arch(_uni((i 0))))))
		(_sig(_int m_ph_val_tmp -2 0 12103(_arch(_uni((i 0))))))
		(_sig(_int m_initial_val -2 0 12104(_arch(_uni(_code 68)))))
		(_type(_int ~STRING{1~to~6}~137 0 12106(_array -1((_to i 1 i 6)))))
		(_sig(_int m_mode_val 66 0 12106(_arch(_uni(_string \"      "\)))))
		(_sig(_int n_mode_val 66 0 12107(_arch(_uni(_string \"      "\)))))
		(_sig(_int lfc_val -2 0 12108(_arch(_uni((i 0))))))
		(_sig(_int vco_cur -2 0 12109(_arch(_uni(_code 69)))))
		(_sig(_int cp_curr_val -2 0 12110(_arch(_uni((i 0))))))
		(_type(_int ~STRING{1~to~2}~13 0 12111(_array -1((_to i 1 i 2)))))
		(_sig(_int lfr_val 67 0 12111(_arch(_uni(_string \"  "\)))))
		(_sig(_int cp_curr_old_bit_setting -2 0 12113(_arch(_uni(_code 70)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12114(_array -4((_dto i 2 i 0)))))
		(_sig(_int cp_curr_val_bit_setting 68 0 12114(_arch(_uni((_others(i 2)))))))
		(_sig(_int lfr_old_bit_setting -2 0 12115(_arch(_uni(_code 71)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12116(_array -4((_dto i 4 i 0)))))
		(_sig(_int lfr_val_bit_setting 69 0 12116(_arch(_uni((_others(i 2)))))))
		(_sig(_int lfc_old_bit_setting -2 0 12117(_arch(_uni(_code 72)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 12118(_array -4((_dto i 1 i 0)))))
		(_sig(_int lfc_val_bit_setting 70 0 12118(_arch(_uni((_others(i 2)))))))
		(_sig(_int pll_reconfig_display_full_setting -5 0 12120(_arch(_uni((i 0))))))
		(_sig(_int m_val_old -2 0 12122(_arch(_uni((i 1))))))
		(_sig(_int n_val_old -2 0 12123(_arch(_uni((i 1))))))
		(_sig(_int m_mode_val_old 66 0 12124(_arch(_uni(_string \"      "\)))))
		(_sig(_int n_mode_val_old 66 0 12125(_arch(_uni(_string \"      "\)))))
		(_sig(_int m_ph_val_old -2 0 12126(_arch(_uni((i 0))))))
		(_sig(_int lfc_old -2 0 12127(_arch(_uni((i 0))))))
		(_sig(_int vco_old -2 0 12128(_arch(_uni((i 0))))))
		(_sig(_int cp_curr_old -2 0 12129(_arch(_uni((i 0))))))
		(_sig(_int lfr_old 67 0 12130(_arch(_uni(_string \"  "\)))))
		(_sig(_int num_output_cntrs -2 0 12131(_arch(_uni((i 5))))))
		(_sig(_int scanclk_period -3 0 12132(_arch(_uni((ps 4607182418800017408))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~143}~13 0 12133(_array -4((_to i 0 i 143)))))
		(_sig(_int scan_data 71 0 12133(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 12136(_array -4((_to i 0 i 4)))))
		(_sig(_int clk_pfd 72 0 12136(_arch(_uni))))
		(_sig(_int clk0_tmp -4 0 12137(_arch(_uni))))
		(_sig(_int clk1_tmp -4 0 12138(_arch(_uni))))
		(_sig(_int clk2_tmp -4 0 12139(_arch(_uni))))
		(_sig(_int clk3_tmp -4 0 12140(_arch(_uni))))
		(_sig(_int clk4_tmp -4 0 12141(_arch(_uni))))
		(_sig(_int update_conf_latches -4 0 12143(_arch(_uni((i 2)))(_event))))
		(_sig(_int update_conf_latches_reg -4 0 12144(_arch(_uni((i 2))))))
		(_sig(_int clkin -4 0 12146(_arch(_uni((i 2))))))
		(_sig(_int gate_locked -4 0 12147(_arch(_uni((i 2))))))
		(_sig(_int pfd_locked -4 0 12148(_arch(_uni((i 2))))))
		(_sig(_int lock -4 0 12149(_arch(_uni((i 2)))(_event))))
		(_sig(_int about_to_lock -5 0 12150(_arch(_uni((i 0))))))
		(_sig(_int reconfig_err -5 0 12151(_arch(_uni((i 0))))))
		(_sig(_int inclk_c0 -4 0 12153(_arch(_uni)(_event))))
		(_sig(_int inclk_c1 -4 0 12154(_arch(_uni)(_event))))
		(_sig(_int inclk_c2 -4 0 12155(_arch(_uni))))
		(_sig(_int inclk_c3 -4 0 12156(_arch(_uni))))
		(_sig(_int inclk_c4 -4 0 12157(_arch(_uni))))
		(_sig(_int inclk_m -4 0 12158(_arch(_uni))))
		(_sig(_int devpor -4 0 12159(_arch(_uni))))
		(_sig(_int devclrn -4 0 12160(_arch(_uni))))
		(_sig(_int inclk0_ipd -4 0 12162(_arch(_uni)(_event))))
		(_sig(_int inclk1_ipd -4 0 12163(_arch(_uni)(_event))))
		(_sig(_int pfdena_ipd -4 0 12164(_arch(_uni)(_event))))
		(_sig(_int areset_ipd -4 0 12165(_arch(_uni)(_event))))
		(_sig(_int fbin_ipd -4 0 12166(_arch(_uni))))
		(_sig(_int scanclk_ipd -4 0 12167(_arch(_uni)(_event))))
		(_sig(_int scanclkena_ipd -4 0 12168(_arch(_uni))))
		(_sig(_int scanclkena_reg -4 0 12168(_arch(_uni))))
		(_sig(_int scandata_ipd -4 0 12169(_arch(_uni))))
		(_sig(_int clkswitch_ipd -4 0 12170(_arch(_uni)(_event))))
		(_sig(_int phasecounterselect_ipd 68 0 12171(_arch(_uni))))
		(_sig(_int phaseupdown_ipd -4 0 12172(_arch(_uni))))
		(_sig(_int phasestep_ipd -4 0 12173(_arch(_uni)(_event))))
		(_sig(_int configupdate_ipd -4 0 12174(_arch(_uni))))
		(_sig(_int sig_offset -3 0 12177(_arch(_uni((ps 0))))))
		(_sig(_int sig_refclk_time -3 0 12178(_arch(_uni((ps 0))))))
		(_sig(_int sig_fbclk_period -3 0 12179(_arch(_uni((ps 0))))))
		(_sig(_int sig_vco_period_was_phase_adjusted -5 0 12180(_arch(_uni((i 0))))))
		(_sig(_int sig_phase_adjust_was_scheduled -5 0 12181(_arch(_uni((i 0))))))
		(_sig(_int sig_stop_vco -4 0 12182(_arch(_uni((i 2))))))
		(_sig(_int sig_m_times_vco_period -3 0 12183(_arch(_uni((ps 0))))))
		(_sig(_int sig_new_m_times_vco_period -3 0 12184(_arch(_uni((ps 0))))))
		(_sig(_int sig_got_refclk_posedge -5 0 12185(_arch(_uni((i 0))))))
		(_sig(_int sig_got_fbclk_posedge -5 0 12186(_arch(_uni((i 0))))))
		(_sig(_int sig_got_second_refclk -5 0 12187(_arch(_uni((i 0))))))
		(_sig(_int m_delay -2 0 12189(_arch(_uni((i 0))))))
		(_sig(_int n_delay -2 0 12190(_arch(_uni((i 0))))))
		(_sig(_int inclk1_tmp -4 0 12192(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset_low -4 0 12195(_arch(_uni((i 2))))))
		(_sig(_int phasecounterselect_reg 68 0 12199(_arch(_uni))))
		(_sig(_int phaseupdown_reg -4 0 12201(_arch(_uni((i 2))))))
		(_sig(_int phasestep_reg -4 0 12202(_arch(_uni((i 2))))))
		(_sig(_int phasestep_high_count -2 0 12203(_arch(_uni((i 0))))))
		(_sig(_int update_phase -4 0 12204(_arch(_uni((i 2))))))
		(_sig(_int scandataout_tmp -4 0 12206(_arch(_uni((i 2))))))
		(_sig(_int scandata_in -4 0 12207(_arch(_uni((i 2))))))
		(_sig(_int scandata_out -4 0 12208(_arch(_uni((i 2))))))
		(_sig(_int scandone_tmp -4 0 12209(_arch(_uni((i 3)))(_event))))
		(_sig(_int initiate_reconfig -4 0 12210(_arch(_uni((i 2))))))
		(_sig(_int sig_refclk_period -3 0 12212(_arch(_uni(_code 73)))))
		(_sig(_int schedule_vco -4 0 12214(_arch(_uni((i 2)))(_event))))
		(_sig(_int areset_ena_sig -4 0 12216(_arch(_uni((i 2))))))
		(_sig(_int pll_in_test_mode -5 0 12217(_arch(_uni((i 0))))))
		(_sig(_int pll_has_just_been_reconfigured -5 0 12218(_arch(_uni((i 0))))))
		(_sig(_int inclk_c_from_vco 64 0 12220(_arch(_uni))))
		(_sig(_int inclk_m_from_vco -4 0 12222(_arch(_uni))))
		(_sig(_int inclk0_period -3 0 12224(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk0_period -3 0 12225(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk0_edge -3 0 12226(_arch(_uni((ps 0))))))
		(_sig(_int first_inclk0_edge_detect -4 0 12227(_arch(_uni((i 2))))))
		(_sig(_int inclk1_period -3 0 12228(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk1_period -3 0 12229(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk1_edge -3 0 12230(_arch(_uni((ps 0))))))
		(_sig(_int first_inclk1_edge_detect -4 0 12231(_arch(_uni((i 2))))))
		(_var(_int inclk0_period_tmp -3 0 12332(_prcs 5((ps 0)))))
		(_var(_int inclk1_period_tmp -3 0 12348(_prcs 6((ps 0)))))
		(_var(_int input_value -4 0 12362(_prcs 7((i 2)))))
		(_var(_int current_clock -2 0 12363(_prcs 7((i 0)))))
		(_var(_int clk0_count -2 0 12364(_prcs 7((i 0)))))
		(_var(_int clk1_count -2 0 12364(_prcs 7((i 0)))))
		(_var(_int clk0_is_bad -4 0 12365(_prcs 7((i 2)))))
		(_var(_int clk1_is_bad -4 0 12365(_prcs 7((i 2)))))
		(_var(_int primary_clk_is_bad -5 0 12366(_prcs 7((i 0)))))
		(_var(_int current_clk_is_bad -5 0 12367(_prcs 7((i 0)))))
		(_var(_int got_curr_clk_falling_edge_after_clkswitch -5 0 12368(_prcs 7((i 0)))))
		(_var(_int switch_over_count -2 0 12369(_prcs 7((i 0)))))
		(_var(_int active_clock -4 0 12370(_prcs 7((i 2)))))
		(_var(_int external_switch -5 0 12371(_prcs 7((i 0)))))
		(_var(_int diff_percent_period -2 0 12372(_prcs 7((i 0)))))
		(_var(_int buf -6 0 12373(_prcs 7)))
		(_var(_int switch_clock -5 0 12374(_prcs 7((i 0)))))
		(_var(_int c0_got_first_rising_edge -5 0 12636(_prcs 14((i 0)))))
		(_var(_int c0_count -2 0 12637(_prcs 14((i 2)))))
		(_var(_int c0_initial_count -2 0 12638(_prcs 14((i 1)))))
		(_var(_int c0_tmp -4 0 12639(_prcs 14((i 2)))))
		(_var(_int c1_tmp -4 0 12639(_prcs 14((i 2)))))
		(_var(_int c1_got_first_rising_edge -5 0 12640(_prcs 14((i 0)))))
		(_var(_int c1_count -2 0 12641(_prcs 14((i 2)))))
		(_var(_int c1_initial_count -2 0 12642(_prcs 14((i 1)))))
		(_var(_int buf -6 0 12707(_prcs 16)))
		(_var(_int init -5 0 12833(_prcs 18((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 12834(_array -4((_dto i 7 i 0)))))
		(_var(_int low 73 0 12834(_prcs 18)))
		(_var(_int high 73 0 12834(_prcs 18)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 12835(_array -4((_dto i 3 i 0)))))
		(_var(_int low_fast 74 0 12835(_prcs 18)))
		(_var(_int high_fast 74 0 12835(_prcs 18)))
		(_type(_int ~STRING{1~to~6}~1313 0 12836(_array -1((_to i 1 i 6)))))
		(_var(_int mode 75 0 12836(_prcs 18(_string \"bypass"\))))
		(_var(_int is_error -5 0 12837(_prcs 18((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 12838(_array -4((_dto i 8 i 0)))))
		(_var(_int m_tmp 76 0 12838(_prcs 18)))
		(_var(_int n_tmp 76 0 12838(_prcs 18)))
		(_type(_int ~STRING{1~to~2}~1315 0 12839(_array -1((_to i 1 i 2)))))
		(_var(_int lfr_val_tmp 77 0 12839(_prcs 18(_string \"  "\))))
		(_type(_int ~int_array{0~to~4}~1317 0 12841(_array -2((_to i 0 i 4)))))
		(_var(_int c_high_val_tmp 78 0 12841(_prcs 18((_others(i 1))))))
		(_var(_int c_hval 78 0 12841(_prcs 18((_others(i 1))))))
		(_type(_int ~int_array{0~to~4}~1319 0 12842(_array -2((_to i 0 i 4)))))
		(_var(_int c_low_val_tmp 79 0 12842(_prcs 18((_others(i 1))))))
		(_var(_int c_lval 79 0 12842(_prcs 18((_others(i 1))))))
		(_type(_int ~str_array{0~to~4}~1321 0 12843(_array 52((_to i 0 i 4)))))
		(_var(_int c_mode_val_tmp 80 0 12843(_prcs 18)))
		(_var(_int m_val_tmp -2 0 12844(_prcs 18((i 0)))))
		(_var(_int c0_rising_edge_transfer_done -5 0 12845(_prcs 18((i 0)))))
		(_var(_int c1_rising_edge_transfer_done -5 0 12846(_prcs 18((i 0)))))
		(_var(_int c2_rising_edge_transfer_done -5 0 12847(_prcs 18((i 0)))))
		(_var(_int c3_rising_edge_transfer_done -5 0 12848(_prcs 18((i 0)))))
		(_var(_int c4_rising_edge_transfer_done -5 0 12849(_prcs 18((i 0)))))
		(_var(_int i_clk0_mult_by -2 0 12852(_prcs 18((i 1)))))
		(_var(_int i_clk0_div_by -2 0 12853(_prcs 18((i 1)))))
		(_var(_int i_clk1_mult_by -2 0 12854(_prcs 18((i 1)))))
		(_var(_int i_clk1_div_by -2 0 12855(_prcs 18((i 1)))))
		(_var(_int i_clk2_mult_by -2 0 12856(_prcs 18((i 1)))))
		(_var(_int i_clk2_div_by -2 0 12857(_prcs 18((i 1)))))
		(_var(_int i_clk3_mult_by -2 0 12858(_prcs 18((i 1)))))
		(_var(_int i_clk3_div_by -2 0 12859(_prcs 18((i 1)))))
		(_var(_int i_clk4_mult_by -2 0 12860(_prcs 18((i 1)))))
		(_var(_int i_clk4_div_by -2 0 12861(_prcs 18((i 1)))))
		(_var(_int max_d_value -2 0 12862(_prcs 18((i 1)))))
		(_var(_int new_multiplier -2 0 12863(_prcs 18((i 1)))))
		(_var(_int i_clk0_phase_shift -2 0 12866(_prcs 18((i 1)))))
		(_var(_int i_clk1_phase_shift -2 0 12867(_prcs 18((i 1)))))
		(_var(_int i_clk2_phase_shift -2 0 12868(_prcs 18((i 1)))))
		(_var(_int max_neg_abs -2 0 12872(_prcs 18((i 0)))))
		(_var(_int i_m_initial -2 0 12873(_prcs 18)))
		(_var(_int i_m -2 0 12874(_prcs 18((i 1)))))
		(_var(_int i_n -2 0 12875(_prcs 18((i 1)))))
		(_type(_int ~int_array{0~to~4}~1323 0 12876(_array -2((_to i 0 i 4)))))
		(_var(_int i_c_high 81 0 12876(_prcs 18)))
		(_type(_int ~int_array{0~to~4}~1325 0 12877(_array -2((_to i 0 i 4)))))
		(_var(_int i_c_low 82 0 12877(_prcs 18)))
		(_type(_int ~int_array{0~to~4}~1327 0 12878(_array -2((_to i 0 i 4)))))
		(_var(_int i_c_initial 83 0 12878(_prcs 18)))
		(_type(_int ~int_array{0~to~4}~1329 0 12879(_array -2((_to i 0 i 4)))))
		(_var(_int i_c_ph 84 0 12879(_prcs 18)))
		(_type(_int ~str_array{0~to~4}~1331 0 12880(_array 52((_to i 0 i 4)))))
		(_var(_int i_c_mode 85 0 12880(_prcs 18)))
		(_var(_int i_m_ph -2 0 12881(_prcs 18)))
		(_var(_int output_count -2 0 12882(_prcs 18)))
		(_var(_int new_divisor -2 0 12883(_prcs 18)))
		(_type(_int ~STRING{1~to~6}~1333 0 12885(_array -1((_to i 1 i 6)))))
		(_var(_int clk0_cntr 86 0 12885(_prcs 18(_string \"    c0"\))))
		(_type(_int ~STRING{1~to~6}~1335 0 12886(_array -1((_to i 1 i 6)))))
		(_var(_int clk1_cntr 87 0 12886(_prcs 18(_string \"    c1"\))))
		(_type(_int ~STRING{1~to~6}~1337 0 12887(_array -1((_to i 1 i 6)))))
		(_var(_int clk2_cntr 88 0 12887(_prcs 18(_string \"    c2"\))))
		(_type(_int ~STRING{1~to~6}~1339 0 12888(_array -1((_to i 1 i 6)))))
		(_var(_int clk3_cntr 89 0 12888(_prcs 18(_string \"    c3"\))))
		(_type(_int ~STRING{1~to~6}~1341 0 12889(_array -1((_to i 1 i 6)))))
		(_var(_int clk4_cntr 90 0 12889(_prcs 18(_string \"    c4"\))))
		(_type(_int ~STRING{1~to~2}~1343 0 12891(_array -1((_to i 1 i 2)))))
		(_var(_int fbk_cntr 91 0 12891(_prcs 18)))
		(_var(_int fbk_cntr_index -2 0 12892(_prcs 18)))
		(_var(_int start_bit -2 0 12893(_prcs 18)))
		(_var(_int quiet_time -3 0 12894(_prcs 18((ps 0)))))
		(_var(_int slowest_clk_old -3 0 12895(_prcs 18((ps 0)))))
		(_var(_int slowest_clk_new -3 0 12896(_prcs 18((ps 0)))))
		(_var(_int i -2 0 12898(_prcs 18((i 0)))))
		(_var(_int j -2 0 12899(_prcs 18((i 0)))))
		(_var(_int scanread_active_edge -3 0 12900(_prcs 18((ps 0)))))
		(_var(_int got_first_scanclk -5 0 12901(_prcs 18((i 0)))))
		(_var(_int scanclk_last_rising_edge -3 0 12902(_prcs 18((ps 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~143}~1345 0 12903(_array -4((_to i 0 i 143)))))
		(_var(_int current_scan_data 92 0 12903(_prcs 18((_others(i 2))))))
		(_var(_int index -2 0 12905(_prcs 18((i 0)))))
		(_var(_int scan_chain_length -2 0 12906(_prcs 18((i 234)))))
		(_var(_int tmp_rem -2 0 12907(_prcs 18((i 0)))))
		(_var(_int scanclk_cycles -2 0 12908(_prcs 18((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1347 0 12909(_array -4((_dto i 1 i 0)))))
		(_var(_int lfc_tmp 93 0 12909(_prcs 18)))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12910(_array -4((_dto i 5 i 0)))))
		(_var(_int lfr_tmp 94 0 12910(_prcs 18)))
		(_var(_int lfr_int -2 0 12911(_prcs 18((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1349 0 12913(_array -4((_dto i 7 i 0)))))
		(_var(_int n_hi 95 0 12913(_prcs 18)))
		(_var(_int n_lo 95 0 12913(_prcs 18)))
		(_var(_int m_hi 95 0 12913(_prcs 18)))
		(_var(_int m_lo 95 0 12913(_prcs 18)))
		(_var(_int buf -6 0 12914(_prcs 18)))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 12915(_array -4((_to i 0 i 1)))))
		(_var(_int buf_scan_data 96 0 12915(_prcs 18((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 12916(_array -4((_to i 0 i 2)))))
		(_var(_int buf_scan_data_2 97 0 12916(_prcs 18((_others(i 2))))))
		(_type(_int ~STRING{1~to~6}~1351 0 12919(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1353 0 12920(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1355 0 12921(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1357 0 12922(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1359 0 12923(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1361 0 12924(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1363 0 12925(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1365 0 12926(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1367 0 12927(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1369 0 12928(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1371 0 12919(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1373 0 12920(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1375 0 12921(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1377 0 12922(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1379 0 12923(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1381 0 12924(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1383 0 12925(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1385 0 12926(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1387 0 12927(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1389 0 12928(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1391 0 12988(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1393 0 13046(_array -1((_to i 1 i 6)))))
		(_var(_int i -2 0 13761(_prcs 19((i 0)))))
		(_var(_int c_ph -2 0 13762(_prcs 19((i 0)))))
		(_var(_int m_ph -2 0 13763(_prcs 19((i 0)))))
		(_var(_int select_counter -2 0 13764(_prcs 19((i 0)))))
		(_var(_int sched_time -3 0 13844(_prcs 21((ps 0)))))
		(_type(_int time_array 0 13846(_array -3((_to i 0 i 7)))))
		(_var(_int init -5 0 13847(_prcs 21((i 1)))))
		(_var(_int refclk_period -3 0 13848(_prcs 21)))
		(_var(_int m_times_vco_period -3 0 13849(_prcs 21)))
		(_var(_int new_m_times_vco_period -3 0 13850(_prcs 21)))
		(_var(_int phase_shift 120 0 13852(_prcs 21((_others(ps 0))))))
		(_var(_int last_phase_shift 120 0 13853(_prcs 21((_others(ps 0))))))
		(_var(_int l_index -2 0 13855(_prcs 21((i 1)))))
		(_var(_int cycle_to_adjust -2 0 13856(_prcs 21((i 0)))))
		(_var(_int stop_vco -5 0 13858(_prcs 21((i 0)))))
		(_var(_int locked_tmp -4 0 13860(_prcs 21((i 2)))))
		(_var(_int pll_is_locked -5 0 13861(_prcs 21((i 0)))))
		(_var(_int cycles_pfd_low -2 0 13862(_prcs 21((i 0)))))
		(_var(_int cycles_pfd_high -2 0 13863(_prcs 21((i 0)))))
		(_var(_int cycles_to_lock -2 0 13864(_prcs 21((i 0)))))
		(_var(_int cycles_to_unlock -2 0 13865(_prcs 21((i 0)))))
		(_var(_int got_first_refclk -5 0 13867(_prcs 21((i 0)))))
		(_var(_int got_second_refclk -5 0 13868(_prcs 21((i 0)))))
		(_var(_int got_first_fbclk -5 0 13869(_prcs 21((i 0)))))
		(_var(_int refclk_time -3 0 13871(_prcs 21((ps 0)))))
		(_var(_int fbclk_time -3 0 13872(_prcs 21((ps 0)))))
		(_var(_int first_fbclk_time -3 0 13873(_prcs 21((ps 0)))))
		(_var(_int fbclk_period -3 0 13875(_prcs 21((ps 0)))))
		(_var(_int first_schedule -5 0 13877(_prcs 21((i 1)))))
		(_var(_int vco_val -4 0 13879(_prcs 21((i 2)))))
		(_var(_int vco_period_was_phase_adjusted -5 0 13880(_prcs 21((i 0)))))
		(_var(_int phase_adjust_was_scheduled -5 0 13881(_prcs 21((i 0)))))
		(_var(_int loop_xplier -2 0 13883(_prcs 21)))
		(_var(_int loop_initial -2 0 13884(_prcs 21((i 0)))))
		(_var(_int loop_ph -2 0 13885(_prcs 21((i 0)))))
		(_var(_int loop_time_delay -2 0 13886(_prcs 21((i 0)))))
		(_var(_int initial_delay -3 0 13888(_prcs 21((ps 0)))))
		(_var(_int vco_per -3 0 13889(_prcs 21)))
		(_var(_int tmp_rem -2 0 13890(_prcs 21)))
		(_var(_int my_rem -2 0 13891(_prcs 21)))
		(_var(_int fbk_phase -2 0 13892(_prcs 21((i 0)))))
		(_var(_int pull_back_M -2 0 13894(_prcs 21((i 0)))))
		(_var(_int total_pull_back -2 0 13895(_prcs 21((i 0)))))
		(_var(_int fbk_delay -2 0 13896(_prcs 21((i 0)))))
		(_var(_int offset -3 0 13898(_prcs 21((ps 0)))))
		(_var(_int tmp_vco_per -2 0 13900(_prcs 21((i 0)))))
		(_var(_int high_time -3 0 13901(_prcs 21)))
		(_var(_int low_time -3 0 13902(_prcs 21)))
		(_var(_int got_refclk_posedge -5 0 13904(_prcs 21((i 0)))))
		(_var(_int got_fbclk_posedge -5 0 13905(_prcs 21((i 0)))))
		(_var(_int inclk_out_of_range -5 0 13906(_prcs 21((i 0)))))
		(_var(_int no_warn -5 0 13907(_prcs 21((i 0)))))
		(_var(_int ext_fbk_cntr_modulus -2 0 13909(_prcs 21((i 1)))))
		(_var(_int init_clks -5 0 13910(_prcs 21((i 1)))))
		(_var(_int pll_is_in_reset -5 0 13911(_prcs 21((i 0)))))
		(_var(_int buf -6 0 13912(_prcs 21)))
		(_prcs
			(line__12304(_arch 14 0 12304(_assignment(_trgt(110))(_sens(53)(54)(158)))))
			(line__12308(_arch 15 0 12308(_assignment(_trgt(154))(_sens(116)(132)))))
			(line__12311(_arch 16 0 12311(_assignment(_trgt(155)))))
			(line__12316(_arch 17 0 12316(_assignment(_trgt(44)))))
			(line__12328(_arch 18 0 12328(_assignment(_alias((inclk1_tmp)(inclk1_ipd)))(_simpleassign BUF)(_trgt(140))(_sens(114)))))
			(line__12331(_arch 19 0 12331(_prcs(_trgt(159)(160)(161)(162))(_sens(113))(_read(159)(161)(162)))))
			(line__12347(_arch 20 0 12347(_prcs(_trgt(163)(164)(165)(166))(_sens(114))(_read(163)(165)(166)))))
			(line__12361(_arch 21 0 12361(_prcs(_simple)(_trgt(14(1))(14(0))(15)(99))(_sens(113)(122)(140))(_mon)(_read(116)(159)(163)))))
			(line__12534(_arch 22 0 12534(_assignment(_trgt(105))(_sens(53)(54)(157(0))))))
			(line__12550(_arch 23 0 12550(_assignment(_trgt(106))(_sens(53)(54)(58(0))(157(1))))))
			(line__12567(_arch 24 0 12567(_assignment(_trgt(107))(_sens(53)(54)(58(1))(157(2))))))
			(line__12584(_arch 25 0 12584(_assignment(_trgt(108))(_sens(53)(54)(58(2))(157(3))))))
			(line__12600(_arch 26 0 12600(_assignment(_trgt(109))(_sens(53)(54)(58(3))(157(4))))))
			(line__12626(_arch 27 0 12626(_prcs(_simple)(_trgt(156))(_sens(102)(150)))))
			(line__12635(_arch 28 0 12635(_prcs(_simple)(_sens(105)(106)(116)(132))(_read(29(1))(29(0))(30(1))(30(0))(31(1))(31(0))))))
			(line__12702(_arch 29 0 12702(_assignment(_trgt(16))(_sens(101)(102)))))
			(line__12706(_arch 30 0 12706(_prcs(_simple)(_trgt(72)(74)(76))(_sens(150))(_mon)(_read(27)(29)(30)(32)(33)(34)(35)(36)(37)(60)(61)(62)(68)(69)(70)(71)(72)(73)(74)(75)(76)(77)(78)(79)(80)(83)(84)(85)(86)(87)(88)(104)))))
			(line__12829(_arch 31 0 12829(_assignment(_alias((update_conf_latches)(configupdate_ipd)))(_simpleassign BUF)(_trgt(97))(_sens(126)))))
			(line__12832(_arch 32 0 12832(_prcs(_simple)(_trgt(22)(23)(27)(29(4))(29(3))(29(2))(29(1))(29(0))(29)(30(4))(30(3))(30(2))(30(1))(30(0))(30)(31)(32(4))(32(3))(32(2))(32(1))(32(0))(32)(33(0))(33(1))(33(2))(33(3))(33(4))(34)(35)(37)(38)(39)(41)(43)(45)(46)(47)(48)(49)(60)(61)(62)(63)(65)(66)(67)(68)(69)(70)(71)(73)(75)(77)(79)(80)(81)(82)(84)(85)(86)(87)(88)(89)(90(0))(90)(98)(104)(120)(148)(149)(150)(151)(157)(158))(_sens(53)(58(4))(58(3))(58(2))(58(1))(58(0))(59)(97)(116)(118)(150))(_mon)(_read(27)(28)(29)(30)(32)(60)(61)(62)(64)(66)(67)(68)(69)(70)(71)(88)(89)(90)(98)(119)(120)(121)(146)(147)(148)(151)))))
			(line__13760(_arch 33 0 13760(_prcs(_simple)(_trgt(28)(64)(142)(143)(144)(145)(146))(_sens(116)(118)(125))(_read(27)(43)(62)(63)(88)(89)(123)(124)(144)(145)(146)))))
			(line__13841(_arch 34 0 13841(_assignment(_alias((scandataout_tmp)(scan_data(142))))(_simpleassign BUF)(_trgt(147))(_sens(90(142))))))
			(line__13843(_arch 35 0 13843(_prcs(_simple)(_trgt(55)(56)(57)(59)(101)(102)(132)(138)(152)(153))(_sens(53)(54)(115)(116)(153))(_mon)(_read(22)(23)(44)(60)(61)(62)(65)(101)(104)(156)))))
			(line__14337(_arch 36 0 14337(_assignment(_trgt(92))(_sens(49)(58)))))
			(line__14338(_arch 37 0 14338(_assignment(_trgt(91(0)))(_sens(92)(101)))))
			(line__14339(_arch 38 0 14339(_assignment(_trgt(10(0)))(_sens(57)(91(0))(92)(104)(116)(155)))))
			(line__14343(_arch 39 0 14343(_assignment(_trgt(93))(_sens(48)(58)))))
			(line__14344(_arch 40 0 14344(_assignment(_trgt(91(1)))(_sens(93)(101)))))
			(line__14345(_arch 41 0 14345(_assignment(_trgt(10(1)))(_sens(57)(91(1))(93)(104)(116)(155)))))
			(line__14348(_arch 42 0 14348(_assignment(_trgt(94))(_sens(47)(58)))))
			(line__14349(_arch 43 0 14349(_assignment(_trgt(91(2)))(_sens(94)(101)))))
			(line__14350(_arch 44 0 14350(_assignment(_trgt(10(2)))(_sens(57)(91(2))(94)(104)(116)(155)))))
			(line__14353(_arch 45 0 14353(_assignment(_trgt(95))(_sens(46)(58)))))
			(line__14354(_arch 46 0 14354(_assignment(_trgt(91(3)))(_sens(95)(101)))))
			(line__14355(_arch 47 0 14355(_assignment(_trgt(10(3)))(_sens(57)(91(3))(95)(104)(116)(155)))))
			(line__14358(_arch 48 0 14358(_assignment(_trgt(96))(_sens(45)(58)))))
			(line__14359(_arch 49 0 14359(_assignment(_trgt(91(4)))(_sens(96)(101)))))
			(line__14360(_arch 50 0 14360(_assignment(_trgt(10(4)))(_sens(57)(91(4))(96)(104)(116)(155)))))
			(line__14374(_arch 51 0 14374(_assignment(_alias((scandataout)(scandata_out)))(_simpleassign BUF)(_trgt(17))(_sens(149)))))
			(line__14375(_arch 52 0 14375(_assignment(_alias((scandone)(scandone_tmp)))(_simpleassign "not")(_trgt(18))(_sens(150)))))
			(line__14376(_arch 53 0 14376(_assignment(_alias((phasedone)(update_phase)))(_simpleassign "not")(_trgt(19))(_sens(146)))))
			(line__14377(_arch 54 0 14377(_assignment(_trgt(20))(_sens(55)))))
			(line__14378(_arch 55 0 14378(_assignment(_trgt(21))(_sens(56)))))
			(line__14379(_arch 56 0 14379(_assignment(_alias((fbout)(fbclk)))(_simpleassign BUF)(_trgt(2))(_sens(53)))))
		)
		(_subprogram
			(_int get_vco_min_no_division 57 0 12005(_arch(_func -2 -2)))
			(_int get_vco_max_no_division 58 0 12014(_arch(_func -2 -2)))
			(_int slowest_clk 59 0 12918(_arch(_func)))
			(_int int2bin 60 0 12972(_arch(_func)))
			(_int extract_cntr_string 61 0 12987(_arch(_func -7 -7)))
			(_int extract_cntr_index 62 0 13018(_arch(_func -2 -7)))
			(_int output_cntr_num 63 0 13045(_arch(_func -7 -7)))
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
			(_ext WRITE(2 22))
			(_ext find_simple_integer_fraction(3 2))
			(_ext find_m_and_n_4_manual_phase(3 3))
			(_ext alt_conv_integer(3 1))
			(_ext lcm(3 7))
			(_ext str2int(3 20))
			(_ext maxnegabs(3 13))
			(_ext get_phase_degree(3 15))
			(_ext counter_ph(3 17))
			(_ext ph_adjust(3 18))
			(_ext output_counter_value(3 8))
			(_ext counter_high(3 10))
			(_ext counter_low(3 11))
			(_ext counter_initial(3 16))
			(_ext counter_mode(3 9))
			(_ext translate_string(3 19))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_part (59(0))(59(1))(59(2))(59(3))(59(4))(59(5))(59(6))(59(7))
	)
	(_split (27)(31)(29)(30)(32)(43)(38)(39)(41)(34)(35)(37)(157)(90)(28)(59)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(.(MF_pllpack)))
	(_static
		(28271)
		(1970168173 27745)
		(1869903201)
		(6710895)
		(1852989783 543649385 1750343738 1852383333 544503152 1668246627 1919295595 1702195557 1701405550 1886593139 1718182757 543450473 544370534 543516788 1667592307 1701406313 1280319588 1918967884 1869881445 1634082927 1885413490 544502369 544370534 1869903201 1769435949 761815924 1919252079 1634035232 1701999988 544175136 1802661751 1869770784 1819436400 1344286329 1935762796 1634541669 1931502955 543519349 1952540788 1701344288 1869374240 1713400675 1970365810 1768124005 1629516645 840983922 1701847088 1852138354 1885413492 544502369 544370534 1920102243 544498533 1668183398 1852795252 1953066081 11897)
		(541871184 1919968594 1634887535 1852403053 1868767335 1701605485 543450484 1752459639 1701344288 1819239968 1769434988 1981835118 1702194273 1445470323 1702194273 1852383347 1918988320 1752460897 1936028517 1684957472 1952539497 1635131493 1936029036 1717920288 543519343 1919968626 1634887535 1852403053 975186279)
		(538976288 1869422670 1970042212 540876915)
		(2107424)
		(10528)
		(538976288 1869422669 1970042212 540876915)
		(538976288 1752178765 1885434975 2112800)
		(2112032)
		(538982944 1734961184 540876904)
		(10272)
		(8233)
		(538979360 2003790880 2112800)
		(538979360 1685024032 540876901)
		(538979360 1634234400 1948280179 1025536097 32)
		(538976288 1918986307 1344300391 544238965 1920103747 544501349 692155688 2112800)
		(2107680)
		(538976288 1886351180 1818838560 544367988 1634754883 1869900131 1881677938 1025517894 32)
		(538976288 1886351180 1818838560 544367988 1769170258 1919906931 1867196448 539585896 8253)
		(538976288 1599030102 1953722192 1633899359 1025533292 32)
		(538976288 1918986307 1344300391 544238965 1920103747 544501349 1768040480 1702043764 1852404852 1025517927 32)
		(538976288 1886351180 1818838560 544367988 1634754883 1869900131 1646796914 1931506793 1769239653 539584366 2112800)
		(538976288 1886351180 1818838560 544367988 1769170258 1919906931 1768040480 1702043764 1852404852 538978663 8253)
		(1869771333 1998615410 543519333 1868787301 1702129269 543450482 1769108836 1344300910 1914719308 1869770853 1835102823 1735289197 1817190446 1702060389 1717924384 1948283493 1919230063 796028786 1852989815 543649385 1936942445 1936025441 1868718368 3040630)
		(538976288 13411)
		(538976288 13155)
		(538976288 12899)
		(538976288 12643)
		(538976288 12387)
		(1970168173 1885301857 1702060392)
		(1937075829 25701)
		(1953718630)
		(1935963756)
		(1952867692 1734963807 29800)
		(1935963756 7040099)
		(1685482598 115)
		(1634761058 29555)
		(538976288 8224)
		(541871184 1919968594 1634887535 1852403053 1850286183 1634301033 6579572)
		(33686018 2)
		(12338)
		(33751554 2)
		(13873)
		(33686019 2)
		(12849)
		(33751555 2)
		(14384)
		(33686275 2)
		(13872)
		(50463491 3)
		(13360)
		(33751811 2)
		(12848)
		(12592)
		(1864376352 25700)
		(1986338848 28261)
		(33686018 33686018 3)
		(1935754784 1280319604 1752375372 1684829551 543515168 1718513507 1920296809 1713398885 891318895 539305264 2037675364 1668899616 1864394092 779709550 544098592 1936287860 1935762208 1752440933 1229463653 1629505607 1277191278 1830836047 1819632751 1919950953 1634887535 1684368749 1818851104 1701978220 1953265011 544106784 1969496161 1663072628 1701602169 1752461088 1948283493 544104808 623194165 1752637484 543712105 1763734377 1734700140 539913313 1868784978 1734960750 1952543349 544108393 544825709 544501614 1802661751)
		(1852989783 543649385 1750343738 541925477 1853189987 544367988 1948280431 2123112)
		(33686018 33686018)
		(33686019 33686018)
		(1852989783 543649385 1750343738 541991013 1853189987 544367988 1948280431 2123112)
		(197379)
		(131586)
		(197122)
		(1280069664 1935767328 1936028192 29797)
		(1768778100 26478)
		(1280069664 1668246560 543450475 1948282473 544502629 1701080941 544108320 541345360 1650552421 1629513068 1919251315 1852795252 46)
		(1280069664 1936682016 1869357172 1763732323 1702109294 1830843507 543515759 1344302703 1696613446 1818386798 1701060709 1936941357 1769239141 3042927)
		(1280069664 2036428064 1936682016 1869357157 27491)
		(1970302537 1818435700 543908719 1902473830 1936269358 1702260512 1129717874 1634869327 778397550 32)
		(1970302537 1818435700 543908719 1902473830 1936269358 1684960544 1444967013 1914720067 1701277281 8238)
		(1280069664 1936682016 1869357172 3042147)
		(1280069664 2036428064 1953459744 1668246560 1344286315 1935762796 1937055845 1752440933 1868767333 1667592818 1919295604 1702195557 779707246)
		(1886275872 1663071349 1801678700 1701996064 1763716721 1869488243 1769414772 1852401780 1329813024 1851879968 975201639 32)
		(1280069664 1936682016 1869357172 1679846243 1948280181 1869357167 1864397683 1852383334 544503152 1668246627 1919885419 1701344288 1886284064 1663071349 1801678700 544434464 544501614 1702126948 1684370531 1953068832 544106856 543516788 1869376609 543450487 1701669236 1634887200 3040621)
		(1634036816 1914725747 1948282485 1852403049 1769152615 1634497901 1852795252 544175136 1667590243 1752637547 1701344357 1752440946 1852383333 544503152 1668246627 1936269419 1701867296 1769234802 1998612334 1768453225 1752440942 1970479205 1919905904 543450484 542065494 1735287154 1919885413 1953459744 46)
		(1280069664 1668246560 543450475 1763733364 1836016494 543649385 1668246627 107)
		(1162102352 1679835470 1936941413 1702130277 11876)
		(1864376352 26214)
		(12387)
		(12643)
		(12899)
		(13155)
		(13411)
		(13667)
		(538976288 13667)
		(13923)
		(538976288 13923)
		(14179)
		(538976288 14179)
		(14435)
		(538976288 14435)
		(14691)
		(538976288 14691)
		(1818435616 12395)
		(1818435616 12651)
		(1818435616 12907)
		(1818435616 13163)
		(1818435616 13419)
		(1818435616 13675)
		(1818435616 13931)
		(1818435616 14187)
		(1818435616 14443)
		(1818435616 14699)
	)
	(_model . vital_pll 74 -1)
)
V 000047 55 1217          1711853934923 behave
(_unit VHDL(mf_stingray_mn_cntr 0 14400(behave 0 14410))
	(_version vef)
	(_time 1711853934924 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code b7b2b7e3b6e3b5a0b6e1a3edefb1e2b1b0b0b5b1b6)
	(_coverage d)
	(_ent
		(_time 1711853934919)
	)
	(_object
		(_port(_int clk -1 0 14401(_ent(_in)(_event))))
		(_port(_int reset -1 0 14402(_ent(_in((i 2))))))
		(_port(_int cout -1 0 14403(_ent(_out))))
		(_port(_int initial_value -2 0 14404(_ent(_in((i 1))))))
		(_port(_int modulus -2 0 14405(_ent(_in((i 1))))))
		(_port(_int time_delay -2 0 14406(_ent(_in((i 0))))))
		(_var(_int count -2 0 14414(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -3 0 14415(_prcs 0((i 1)))))
		(_var(_int tmp_cout -1 0 14416(_prcs 0)))
		(_prcs
			(line__14413(_arch 0 0 14413(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000047 55 1198          1711853934932 behave
(_unit VHDL(mf_stingray_post_divider 0 14452(behave 0 14461))
	(_version vef)
	(_time 1711853934933 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code c7c2c792c693c5d0c7c4d39d9fc192c1c0c0c5c1c6)
	(_coverage d)
	(_ent
		(_time 1711853934930)
	)
	(_object
		(_gen(_int dpa_divider -1 0 14453 \1\ (_ent gms((i 1)))))
		(_port(_int clk -2 0 14455(_ent(_in)(_event))))
		(_port(_int reset -2 0 14456(_ent(_in((i 2))))))
		(_port(_int cout -2 0 14457(_ent(_out))))
		(_var(_int count -1 0 14465(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -3 0 14466(_prcs 0((i 1)))))
		(_var(_int tmp_cout -2 0 14467(_prcs 0)))
		(_var(_int modules -1 0 14468(_prcs 0((i 0)))))
		(_var(_int init -3 0 14469(_prcs 0((i 1)))))
		(_prcs
			(line__14464(_arch 0 0 14464(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000047 55 1574          1711853934941 behave
(_unit VHDL(mf_stingray_scale_cntr 0 14514(behave 0 14526))
	(_version vef)
	(_time 1711853934942 2024.03.30 19:58:54)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code c7c2c792c693c5d0c795d39d9fc192c1c0c0c5c1c6)
	(_coverage d)
	(_ent
		(_time 1711853934938)
	)
	(_object
		(_port(_int clk -1 0 14515(_ent(_in)(_event))))
		(_port(_int reset -1 0 14516(_ent(_in((i 2))))))
		(_port(_int initial -2 0 14517(_ent(_in((i 1))))))
		(_port(_int high -2 0 14518(_ent(_in((i 1))))))
		(_port(_int low -2 0 14519(_ent(_in((i 1))))))
		(_type(_int ~STRING~12 0 14520(_array -3((_uto i 1 i 2147483647)))))
		(_port(_int mode 0 0 14520(_ent(_in(_string \"bypass"\)))))
		(_port(_int ph_tap -2 0 14521(_ent(_in((i 0))))))
		(_port(_int cout -1 0 14522(_ent(_out))))
		(_var(_int tmp_cout -1 0 14529(_prcs 0((i 2)))))
		(_var(_int count -2 0 14530(_prcs 0((i 1)))))
		(_var(_int output_shift_count -2 0 14531(_prcs 0((i 1)))))
		(_var(_int first_rising_edge -4 0 14532(_prcs 0((i 0)))))
		(_prcs
			(line__14528(_arch 0 0 14528(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1864376352 26214)
		(1634761058 29555)
		(1986338848 28261)
		(1864376352 25700)
	)
	(_model . behave 1 -1)
)
V 000050 55 59174         1711853935085 vital_pll
(_unit VHDL(mf_cycloneiiigl_pll 0 14604(vital_pll 0 14815))
	(_version vef)
	(_time 1711853935086 2024.03.30 19:58:55)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 535652505607514550055f54400951550555065556555a)
	(_coverage d)
	(_ent
		(_time 1711853934951)
	)
	(_comp
		(MF_stingray_mn_cntr
			(_object
				(_port(_int clk -4 0 15031(_ent (_in))))
				(_port(_int reset -4 0 15032(_ent (_in((i 2))))))
				(_port(_int cout -4 0 15033(_ent (_out))))
				(_port(_int initial_value -2 0 15034(_ent (_in((i 1))))))
				(_port(_int modulus -2 0 15035(_ent (_in((i 1))))))
				(_port(_int time_delay -2 0 15036(_ent (_in((i 0))))))
			)
		)
		(MF_stingray_post_divider
			(_object
				(_gen(_int dpa_divider -2 0 15041(_ent((i 0)))))
				(_port(_int clk -4 0 15044(_ent (_in))))
				(_port(_int reset -4 0 15045(_ent (_in((i 2))))))
				(_port(_int cout -4 0 15046(_ent (_out))))
			)
		)
		(MF_stingray_scale_cntr
			(_object
				(_port(_int clk -4 0 15053(_ent (_in))))
				(_port(_int reset -4 0 15054(_ent (_in((i 2))))))
				(_port(_int cout -4 0 15055(_ent (_out))))
				(_port(_int initial -2 0 15056(_ent (_in((i 1))))))
				(_port(_int high -2 0 15057(_ent (_in((i 1))))))
				(_port(_int low -2 0 15058(_ent (_in((i 1))))))
				(_type(_int ~STRING~13 0 15059(_array -1((_uto i 1 i 2147483647)))))
				(_port(_int mode 123 0 15059(_ent (_in(_string \"bypass"\)))))
				(_port(_int ph_tap -2 0 15060(_ent (_in((i 0))))))
			)
		)
	)
	(_block WireDelay 0 15090
		(_object
			(_prcs
				(line__15092(_arch 0 0 15092(_assignment(_alias((inclk0_ipd)(inclk(0))))(_simpleassign BUF)(_trgt(116))(_sens(0(0))))))
				(line__15093(_arch 1 0 15093(_assignment(_alias((inclk1_ipd)(inclk(1))))(_simpleassign BUF)(_trgt(117))(_sens(0(1))))))
				(line__15094(_arch 2 0 15094(_assignment(_alias((areset_ipd)(areset)))(_simpleassign BUF)(_trgt(119))(_sens(4)))))
				(line__15095(_arch 3 0 15095(_assignment(_alias((pfdena_ipd)(pfdena)))(_simpleassign BUF)(_trgt(118))(_sens(5)))))
				(line__15096(_arch 4 0 15096(_assignment(_alias((scanclk_ipd)(scanclk)))(_simpleassign BUF)(_trgt(121))(_sens(7)))))
				(line__15097(_arch 5 0 15097(_assignment(_alias((scanclkena_ipd)(scanclkena)))(_simpleassign BUF)(_trgt(122))(_sens(8)))))
				(line__15098(_arch 6 0 15098(_assignment(_alias((scandata_ipd)(scandata)))(_simpleassign BUF)(_trgt(124))(_sens(6)))))
				(line__15099(_arch 7 0 15099(_assignment(_alias((configupdate_ipd)(configupdate)))(_simpleassign BUF)(_trgt(129))(_sens(9)))))
				(line__15100(_arch 8 0 15100(_assignment(_alias((clkswitch_ipd)(clkswitch)))(_simpleassign BUF)(_trgt(125))(_sens(3)))))
				(line__15101(_arch 9 0 15101(_assignment(_alias((phaseupdown_ipd)(phaseupdown)))(_simpleassign BUF)(_trgt(127))(_sens(12)))))
				(line__15102(_arch 10 0 15102(_assignment(_alias((phasestep_ipd)(phasestep)))(_simpleassign BUF)(_trgt(128))(_sens(13)))))
				(line__15103(_arch 11 0 15103(_assignment(_alias((phasecounterselect_ipd(0))(phasecounterselect(0))))(_trgt(126(0)))(_sens(11(0))))))
				(line__15104(_arch 12 0 15104(_assignment(_alias((phasecounterselect_ipd(1))(phasecounterselect(1))))(_trgt(126(1)))(_sens(11(1))))))
				(line__15105(_arch 13 0 15105(_assignment(_alias((phasecounterselect_ipd(2))(phasecounterselect(2))))(_trgt(126(2)))(_sens(11(2))))))
			)
		)
	)
	(_inst m1 0 15122(_comp MF_stingray_mn_cntr)
		(_port
			((clk)(inclk_m))
			((reset)(areset_ena_sig))
			((cout)(fbclk))
			((initial_value)(m_initial_val))
			((modulus)(m_val))
			((time_delay)(m_delay))
		)
		(_use(_ent . MF_stingray_mn_cntr)
		)
	)
	(_inst n1 0 15331(_comp MF_stingray_mn_cntr)
		(_port
			((clk)(clkin))
			((reset)(areset_ipd))
			((cout)(refclk))
			((initial_value)(n_val))
			((modulus)(n_val))
		)
		(_use(_ent . MF_stingray_mn_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((cout)(cout))
				((initial_value)(initial_value))
				((modulus)(modulus))
				((time_delay)(time_delay))
			)
		)
	)
	(_inst d1 0 15339(_comp MF_stingray_post_divider)
		(_gen
			((dpa_divider)(_code 64))
		)
		(_port
			((clk)(inclk_m_from_vco))
			((reset)(areset_ipd))
			((cout)(icdr_clk))
		)
		(_use(_ent . MF_stingray_post_divider)
			(_gen
				((dpa_divider)(_code 65))
			)
		)
	)
	(_inst c0 0 15352(_comp MF_stingray_scale_cntr)
		(_port
			((clk)(inclk_c0))
			((reset)(areset_ena_sig))
			((cout)(c_clk(0)))
			((initial)(c_initial_val(0)))
			((high)(c_high_val(0)))
			((low)(c_low_val(0)))
			((mode)(c_mode_val(0)))
			((ph_tap)(c_ph_val(0)))
		)
		(_use(_ent . MF_stingray_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c1 0 15369(_comp MF_stingray_scale_cntr)
		(_port
			((clk)(inclk_c1))
			((reset)(areset_ena_sig))
			((cout)(c_clk(1)))
			((initial)(c_initial_val(1)))
			((high)(c_high_val(1)))
			((low)(c_low_val(1)))
			((mode)(c_mode_val(1)))
			((ph_tap)(c_ph_val(1)))
		)
		(_use(_ent . MF_stingray_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c2 0 15385(_comp MF_stingray_scale_cntr)
		(_port
			((clk)(inclk_c2))
			((reset)(areset_ena_sig))
			((cout)(c_clk(2)))
			((initial)(c_initial_val(2)))
			((high)(c_high_val(2)))
			((low)(c_low_val(2)))
			((mode)(c_mode_val(2)))
			((ph_tap)(c_ph_val(2)))
		)
		(_use(_ent . MF_stingray_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c3 0 15402(_comp MF_stingray_scale_cntr)
		(_port
			((clk)(inclk_c3))
			((reset)(areset_ena_sig))
			((cout)(c_clk(3)))
			((initial)(c_initial_val(3)))
			((high)(c_high_val(3)))
			((low)(c_low_val(3)))
			((mode)(c_mode_val(3)))
			((ph_tap)(c_ph_val(3)))
		)
		(_use(_ent . MF_stingray_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_inst c4 0 15418(_comp MF_stingray_scale_cntr)
		(_port
			((clk)(inclk_c4))
			((reset)(areset_ena_sig))
			((cout)(c_clk(4)))
			((initial)(c_initial_val(4)))
			((high)(c_high_val(4)))
			((low)(c_low_val(4)))
			((mode)(c_mode_val(4)))
			((ph_tap)(c_ph_val(4)))
		)
		(_use(_ent . MF_stingray_scale_cntr)
			(_port
				((clk)(clk))
				((reset)(reset))
				((initial)(initial))
				((high)(high))
				((low)(low))
				((mode)(mode))
				((ph_tap)(ph_tap))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 14606(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int operation_mode 0 0 14606(_ent(_string \"normal"\))))
		(_type(_int ~STRING~121 0 14607(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int pll_type 1 0 14607(_ent gms(_string \"auto"\))))
		(_type(_int ~STRING~122 0 14608(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int compensate_clock 2 0 14608(_ent gms(_string \"clock0"\))))
		(_gen(_int inclk0_input_frequency -2 0 14610 \0\ (_ent gms((i 0)))))
		(_gen(_int inclk1_input_frequency -2 0 14611 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~123 0 14613(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int self_reset_on_loss_lock 3 0 14613(_ent(_string \"off"\))))
		(_type(_int ~STRING~124 0 14614(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int switch_over_type 4 0 14614(_ent gms(_string \"auto"\))))
		(_gen(_int switch_over_counter -2 0 14615 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~125 0 14616(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_switch_over_counter 5 0 14616(_ent gms(_string \"off"\))))
		(_gen(_int bandwidth -2 0 14618 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~126 0 14619(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int bandwidth_type 6 0 14619(_ent(_string \"auto"\))))
		(_type(_int ~STRING~127 0 14620(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int use_dc_coupling 7 0 14620(_ent(_string \"false"\))))
		(_gen(_int lock_c -2 0 14622 \4\ (_ent((i 4)))))
		(_type(_int ~STRING~128 0 14623(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sim_gate_lock_device_behavior 8 0 14623(_ent(_string \"off"\))))
		(_gen(_int lock_high -2 0 14624 \0\ (_ent gms((i 0)))))
		(_gen(_int lock_low -2 0 14625 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~129 0 14626(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lock_window_ui 9 0 14626(_ent(_string \"0.05"\))))
		(_gen(_int lock_window -3 0 14627 \5 ps\ (_ent((ps 4617315517961601024)))))
		(_type(_int ~STRING~1210 0 14628(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int test_bypass_lock_detect 10 0 14628(_ent gms(_string \"off"\))))
		(_gen(_int clk0_output_frequency -2 0 14631 \0\ (_ent((i 0)))))
		(_gen(_int clk0_multiply_by -2 0 14632 \0\ (_ent gms((i 0)))))
		(_gen(_int clk0_divide_by -2 0 14633 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1211 0 14634(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_phase_shift 11 0 14634(_ent gms(_string \"0"\))))
		(_gen(_int clk0_duty_cycle -2 0 14635 \50\ (_ent gms((i 50)))))
		(_gen(_int clk1_output_frequency -2 0 14637 \0\ (_ent((i 0)))))
		(_gen(_int clk1_multiply_by -2 0 14638 \0\ (_ent((i 0)))))
		(_gen(_int clk1_divide_by -2 0 14639 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1212 0 14640(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_phase_shift 12 0 14640(_ent gms(_string \"0"\))))
		(_gen(_int clk1_duty_cycle -2 0 14641 \50\ (_ent gms((i 50)))))
		(_gen(_int clk2_output_frequency -2 0 14643 \0\ (_ent((i 0)))))
		(_gen(_int clk2_multiply_by -2 0 14644 \0\ (_ent((i 0)))))
		(_gen(_int clk2_divide_by -2 0 14645 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1213 0 14646(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_phase_shift 13 0 14646(_ent gms(_string \"0"\))))
		(_gen(_int clk2_duty_cycle -2 0 14647 \50\ (_ent gms((i 50)))))
		(_gen(_int clk3_output_frequency -2 0 14649 \0\ (_ent((i 0)))))
		(_gen(_int clk3_multiply_by -2 0 14650 \0\ (_ent((i 0)))))
		(_gen(_int clk3_divide_by -2 0 14651 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1214 0 14652(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_phase_shift 14 0 14652(_ent gms(_string \"0"\))))
		(_gen(_int clk3_duty_cycle -2 0 14653 \50\ (_ent gms((i 50)))))
		(_gen(_int clk4_output_frequency -2 0 14655 \0\ (_ent((i 0)))))
		(_gen(_int clk4_multiply_by -2 0 14656 \0\ (_ent((i 0)))))
		(_gen(_int clk4_divide_by -2 0 14657 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1215 0 14658(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_phase_shift 15 0 14658(_ent gms(_string \"0"\))))
		(_gen(_int clk4_duty_cycle -2 0 14659 \50\ (_ent gms((i 50)))))
		(_gen(_int pfd_min -2 0 14661 \0\ (_ent((i 0)))))
		(_gen(_int pfd_max -2 0 14662 \0\ (_ent((i 0)))))
		(_gen(_int vco_min -2 0 14663 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_max -2 0 14664 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_center -2 0 14665 \0\ (_ent((i 0)))))
		(_gen(_int feedback_source -2 0 14667 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~1216 0 14668(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int feedback_external_loop_divider 16 0 14668(_ent(_string \"false"\))))
		(_gen(_int m_initial -2 0 14672 \1\ (_ent gms((i 1)))))
		(_gen(_int m -2 0 14673 \0\ (_ent gms((i 0)))))
		(_gen(_int n -2 0 14674 \1\ (_ent gms((i 1)))))
		(_gen(_int c0_high -2 0 14676 \1\ (_ent((i 1)))))
		(_gen(_int c0_low -2 0 14677 \1\ (_ent((i 1)))))
		(_gen(_int c0_initial -2 0 14678 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1217 0 14679(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c0_mode 17 0 14679(_ent gms(_string \"bypass"\))))
		(_gen(_int c0_ph -2 0 14680 \0\ (_ent((i 0)))))
		(_gen(_int c1_high -2 0 14682 \1\ (_ent((i 1)))))
		(_gen(_int c1_low -2 0 14683 \1\ (_ent((i 1)))))
		(_gen(_int c1_initial -2 0 14684 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1218 0 14685(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c1_mode 18 0 14685(_ent gms(_string \"bypass"\))))
		(_gen(_int c1_ph -2 0 14686 \0\ (_ent((i 0)))))
		(_gen(_int c2_high -2 0 14688 \1\ (_ent((i 1)))))
		(_gen(_int c2_low -2 0 14689 \1\ (_ent((i 1)))))
		(_gen(_int c2_initial -2 0 14690 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1219 0 14691(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c2_mode 19 0 14691(_ent gms(_string \"bypass"\))))
		(_gen(_int c2_ph -2 0 14692 \0\ (_ent((i 0)))))
		(_gen(_int c3_high -2 0 14694 \1\ (_ent((i 1)))))
		(_gen(_int c3_low -2 0 14695 \1\ (_ent((i 1)))))
		(_gen(_int c3_initial -2 0 14696 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1220 0 14697(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c3_mode 20 0 14697(_ent gms(_string \"bypass"\))))
		(_gen(_int c3_ph -2 0 14698 \0\ (_ent((i 0)))))
		(_gen(_int c4_high -2 0 14700 \1\ (_ent((i 1)))))
		(_gen(_int c4_low -2 0 14701 \1\ (_ent((i 1)))))
		(_gen(_int c4_initial -2 0 14702 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1221 0 14703(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c4_mode 21 0 14703(_ent gms(_string \"bypass"\))))
		(_gen(_int c4_ph -2 0 14704 \0\ (_ent((i 0)))))
		(_gen(_int m_ph -2 0 14706 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1222 0 14708(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_counter 22 0 14708(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1223 0 14709(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_counter 23 0 14709(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1224 0 14710(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_counter 24 0 14710(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1225 0 14711(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_counter 25 0 14711(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1226 0 14712(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_counter 26 0 14712(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1227 0 14714(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c1_use_casc_in 27 0 14714(_ent(_string \"off"\))))
		(_type(_int ~STRING~1228 0 14715(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c2_use_casc_in 28 0 14715(_ent(_string \"off"\))))
		(_type(_int ~STRING~1229 0 14716(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c3_use_casc_in 29 0 14716(_ent(_string \"off"\))))
		(_type(_int ~STRING~1230 0 14717(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c4_use_casc_in 30 0 14717(_ent(_string \"off"\))))
		(_gen(_int m_test_source -2 0 14719 \-1\ (_ent((i -1)))))
		(_gen(_int c0_test_source -2 0 14720 \-1\ (_ent((i -1)))))
		(_gen(_int c1_test_source -2 0 14721 \-1\ (_ent((i -1)))))
		(_gen(_int c2_test_source -2 0 14722 \-1\ (_ent((i -1)))))
		(_gen(_int c3_test_source -2 0 14723 \-1\ (_ent((i -1)))))
		(_gen(_int c4_test_source -2 0 14724 \-1\ (_ent((i -1)))))
		(_gen(_int vco_multiply_by -2 0 14726 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_divide_by -2 0 14727 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_post_scale -2 0 14728 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1231 0 14729(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int vco_frequency_control 31 0 14729(_ent(_string \"auto"\))))
		(_gen(_int vco_phase_shift_step -2 0 14730 \0\ (_ent((i 0)))))
		(_gen(_int dpa_multiply_by -2 0 14732 \0\ (_ent gms((i 0)))))
		(_gen(_int dpa_divide_by -2 0 14733 \0\ (_ent gms((i 0)))))
		(_gen(_int dpa_divider -2 0 14734 \1\ (_ent((i 1)))))
		(_gen(_int charge_pump_current -2 0 14736 \10\ (_ent((i 10)))))
		(_type(_int ~STRING~1232 0 14737(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int loop_filter_r 32 0 14737(_ent(_string \" 1.0"\))))
		(_gen(_int loop_filter_c -2 0 14738 \0\ (_ent((i 0)))))
		(_gen(_int pll_compensation_delay -2 0 14740 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1233 0 14741(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int simulation_type 33 0 14741(_ent(_string \"functional"\))))
		(_type(_int ~STRING~1234 0 14742(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 34 0 14742(_ent gms(_string \"unused"\))))
		(_type(_int ~STRING~1235 0 14744(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_mode 35 0 14744(_ent(_string \"off"\))))
		(_type(_int ~STRING~1236 0 14745(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_mode 36 0 14745(_ent(_string \"off"\))))
		(_type(_int ~STRING~1237 0 14746(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_mode 37 0 14746(_ent(_string \"off"\))))
		(_type(_int ~STRING~1238 0 14747(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_mode 38 0 14747(_ent(_string \"off"\))))
		(_type(_int ~STRING~1239 0 14748(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_mode 39 0 14748(_ent(_string \"off"\))))
		(_type(_int ~STRING~1240 0 14750(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_value 40 0 14750(_ent(_string \"off"\))))
		(_type(_int ~STRING~1241 0 14751(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_value 41 0 14751(_ent(_string \"off"\))))
		(_type(_int ~STRING~1242 0 14752(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_value 42 0 14752(_ent(_string \"off"\))))
		(_type(_int ~STRING~1243 0 14753(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_value 43 0 14753(_ent(_string \"off"\))))
		(_type(_int ~STRING~1244 0 14754(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_value 44 0 14754(_ent(_string \"off"\))))
		(_gen(_int init_block_reset_a_count -2 0 14757 \1\ (_ent((i 1)))))
		(_gen(_int init_block_reset_b_count -2 0 14758 \1\ (_ent((i 1)))))
		(_gen(_int charge_pump_current_bits -2 0 14759 \0\ (_ent((i 0)))))
		(_gen(_int lock_window_ui_bits -2 0 14760 \0\ (_ent((i 0)))))
		(_gen(_int loop_filter_c_bits -2 0 14761 \0\ (_ent((i 0)))))
		(_gen(_int loop_filter_r_bits -2 0 14762 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c0_delay_chain_bits -2 0 14763 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c1_delay_chain_bits -2 0 14764 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c2_delay_chain_bits -2 0 14765 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c3_delay_chain_bits -2 0 14766 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_c4_delay_chain_bits -2 0 14767 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_m_delay_chain_bits -2 0 14768 \0\ (_ent((i 0)))))
		(_gen(_int test_counter_n_delay_chain_bits -2 0 14769 \0\ (_ent((i 0)))))
		(_gen(_int test_feedback_comp_delay_chain_bits -2 0 14770 \0\ (_ent((i 0)))))
		(_gen(_int test_input_comp_delay_chain_bits -2 0 14771 \0\ (_ent((i 0)))))
		(_gen(_int test_volt_reg_output_mode_bits -2 0 14772 \0\ (_ent((i 0)))))
		(_gen(_int test_volt_reg_output_voltage_bits -2 0 14773 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1245 0 14774(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int test_volt_reg_test_mode 45 0 14774(_ent(_string \"false"\))))
		(_gen(_int vco_range_detector_high_bits -2 0 14775 \-1\ (_ent((i -1)))))
		(_gen(_int vco_range_detector_low_bits -2 0 14776 \-1\ (_ent((i -1)))))
		(_type(_int ~STRING~1246 0 14777(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int scan_chain_mif_file 46 0 14777(_ent(_string \""\))))
		(_type(_int ~STRING~1247 0 14779(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int auto_settings 47 0 14779(_ent(_string \"true"\))))
		(_type(_int ~STRING~1248 0 14781(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int family_name 48 0 14781(_ent gms(_string \"Stingray"\))))
		(_type(_int ~STRING~1249 0 14783(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int use_vco_bypass 49 0 14783(_ent(_string \"false"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14788(_array -4((_dto i 1 i 0)))))
		(_port(_int inclk 50 0 14788(_ent(_in))))
		(_port(_int fbin -4 0 14789(_ent(_in((i 2))))))
		(_port(_int fbout -4 0 14790(_ent(_out))))
		(_port(_int clkswitch -4 0 14791(_ent(_in((i 2))))))
		(_port(_int areset -4 0 14792(_ent(_in((i 2))))))
		(_port(_int pfdena -4 0 14793(_ent(_in((i 3))))))
		(_port(_int scandata -4 0 14794(_ent(_in((i 2))))))
		(_port(_int scanclk -4 0 14795(_ent(_in((i 2))))))
		(_port(_int scanclkena -4 0 14796(_ent(_in((i 3))))))
		(_port(_int configupdate -4 0 14797(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 14798(_array -4((_dto i 4 i 0)))))
		(_port(_int clk 51 0 14798(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14799(_array -4((_dto i 2 i 0)))))
		(_port(_int phasecounterselect 52 0 14799(_ent(_in(_string \"000"\)))))
		(_port(_int phaseupdown -4 0 14800(_ent(_in((i 2))))))
		(_port(_int phasestep -4 0 14801(_ent(_in((i 2))))))
		(_port(_int clkbad 50 0 14802(_ent(_out))))
		(_port(_int activeclock -4 0 14803(_ent(_out))))
		(_port(_int locked -4 0 14804(_ent(_out))))
		(_port(_int scandataout -4 0 14805(_ent(_out))))
		(_port(_int scandone -4 0 14806(_ent(_out))))
		(_port(_int phasedone -4 0 14807(_ent(_out))))
		(_port(_int vcooverrange -4 0 14808(_ent(_out))))
		(_port(_int vcounderrange -4 0 14809(_ent(_out))))
		(_port(_int fref -4 0 14810(_ent(_out))))
		(_port(_int icdrclk -4 0 14811(_ent(_out))))
		(_type(_int int_array 0 14817(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STRING{1~to~6}~13 0 14818(_array -1((_to i 1 i 6)))))
		(_type(_int str_array 0 14818(_array 54((_uto i 0 i 2147483647)))))
		(_type(_int ~STRING{1~to~9}~13 0 14819(_array -1((_to i 1 i 9)))))
		(_type(_int str_array1 0 14819(_array 56((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 14820(_array -4((_uto i 0 i 2147483647)))))
		(_sig(_int i_vco_min -2 0 14823(_arch(_uni(_code 66)))))
		(_sig(_int i_vco_max -2 0 14824(_arch(_uni(_code 67)))))
		(_sig(_int i_vco_center -2 0 14825(_arch(_uni))))
		(_sig(_int i_pfd_min -2 0 14826(_arch(_uni))))
		(_sig(_int i_pfd_max -2 0 14827(_arch(_uni))))
		(_type(_int ~int_array{0~to~4}~13 0 14828(_array -2((_to i 0 i 4)))))
		(_sig(_int c_ph_val 59 0 14828(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_ph_val_tmp 59 0 14829(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_high_val 59 0 14830(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val 59 0 14831(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_initial_val 59 0 14832(_arch(_uni((_others(i 1)))))))
		(_type(_int ~str_array{0~to~4}~13 0 14833(_array 54((_to i 0 i 4)))))
		(_sig(_int c_mode_val 60 0 14833(_arch(_uni))))
		(_sig(_int clk_num 60 0 14834(_arch(_uni))))
		(_sig(_int c_high_val_old 59 0 14837(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val_old 59 0 14838(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_ph_val_old 59 0 14839(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_mode_val_old 60 0 14840(_arch(_uni))))
		(_sig(_int c_high_val_hold 59 0 14842(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_low_val_hold 59 0 14843(_arch(_uni((_others(i 1)))))))
		(_sig(_int c_ph_val_hold 59 0 14844(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_mode_val_hold 60 0 14845(_arch(_uni))))
		(_sig(_int sig_c_ph_val_tmp 59 0 14848(_arch(_uni((_others(i 0)))))))
		(_sig(_int c_ph_val_orig 59 0 14849(_arch(_uni((_others(i 0)))))))
		(_sig(_int real_lock_high -2 0 14851(_arch(_uni((i 0))))))
		(_sig(_int i_clk4_counter -2 0 14852(_arch(_uni((i 4))))))
		(_sig(_int i_clk3_counter -2 0 14853(_arch(_uni((i 3))))))
		(_sig(_int i_clk2_counter -2 0 14854(_arch(_uni((i 2))))))
		(_sig(_int i_clk1_counter -2 0 14855(_arch(_uni((i 1))))))
		(_sig(_int i_clk0_counter -2 0 14856(_arch(_uni((i 0))))))
		(_sig(_int i_charge_pump_current -2 0 14857(_arch(_uni))))
		(_sig(_int i_loop_filter_r -2 0 14858(_arch(_uni))))
		(_cnst(_int SCAN_CHAIN -2 0 14863(_arch((i 144)))))
		(_cnst(_int GPP_SCAN_CHAIN -2 0 14864(_arch((i 234)))))
		(_cnst(_int FAST_SCAN_CHAIN -2 0 14865(_arch((i 180)))))
		(_type(_int ~str_array{4~downto~0}~13 0 14866(_array 54((_dto i 4 i 0)))))
		(_cnst(_int cntrs 61 0 14866(_arch(((_string \"    C4"\))((_string \"    C3"\))((_string \"    C2"\))((_string \"    C1"\))((_string \"    C0"\))))))
		(_type(_int ~str_array{0~to~3}~13 0 14867(_array 54((_to i 0 i 3)))))
		(_cnst(_int ss_cntrs 62 0 14867(_arch(((_string \"     M"\))((_string \"    M2"\))((_string \"     N"\))((_string \"    N2"\))))))
		(_type(_int ~int_array{0~to~3}~13 0 14869(_array -2((_to i 0 i 3)))))
		(_cnst(_int loop_filter_c_arr 63 0 14869(_arch(((i 0))((i 0))((i 0))((i 0))))))
		(_type(_int ~int_array{0~to~3}~134 0 14870(_array -2((_to i 0 i 3)))))
		(_cnst(_int fpll_loop_filter_c_arr 64 0 14870(_arch(((i 0))((i 0))((i 0))((i 0))))))
		(_type(_int ~int_array{0~to~15}~13 0 14871(_array -2((_to i 0 i 15)))))
		(_cnst(_int charge_pump_curr_arr 65 0 14871(_arch(((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))))))
		(_cnst(_int num_phase_taps -2 0 14873(_arch((i 8)))))
		(_sig(_int vcc -4 0 14876(_arch(_uni((i 3))))))
		(_sig(_int fbclk -4 0 14878(_arch(_uni)(_event))))
		(_sig(_int refclk -4 0 14879(_arch(_uni)(_event))))
		(_sig(_int icdr_clk -4 0 14881(_arch(_uni))))
		(_sig(_int vco_over -4 0 14883(_arch(_uni((i 2))))))
		(_sig(_int vco_under -4 0 14884(_arch(_uni((i 3))))))
		(_sig(_int pll_locked -5 0 14886(_arch(_uni((i 0))))))
		(_type(_int ~std_logic_array{0~to~4}~13 0 14889(_array -4((_to i 0 i 4)))))
		(_sig(_int c_clk 66 0 14889(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14890(_array -4((_dto i 7 i 0)))))
		(_sig(_int vco_out 67 0 14890(_arch(_uni((_others(i 2))))(_event))))
		(_sig(_int m_val -2 0 14893(_arch(_uni((i 1))))))
		(_sig(_int n_val -2 0 14894(_arch(_uni((i 1))))))
		(_sig(_int m_ph_val -2 0 14895(_arch(_uni((i 0))))))
		(_sig(_int m_ph_initial -2 0 14896(_arch(_uni((i 0))))))
		(_sig(_int m_ph_val_tmp -2 0 14897(_arch(_uni((i 0))))))
		(_sig(_int m_initial_val -2 0 14898(_arch(_uni(_code 68)))))
		(_type(_int ~STRING{1~to~6}~137 0 14900(_array -1((_to i 1 i 6)))))
		(_sig(_int m_mode_val 68 0 14900(_arch(_uni(_string \"      "\)))))
		(_sig(_int n_mode_val 68 0 14901(_arch(_uni(_string \"      "\)))))
		(_sig(_int lfc_val -2 0 14902(_arch(_uni((i 0))))))
		(_sig(_int vco_cur -2 0 14903(_arch(_uni(_code 69)))))
		(_sig(_int cp_curr_val -2 0 14904(_arch(_uni((i 0))))))
		(_type(_int ~STRING{1~to~2}~13 0 14905(_array -1((_to i 1 i 2)))))
		(_sig(_int lfr_val 69 0 14905(_arch(_uni(_string \"  "\)))))
		(_sig(_int cp_curr_old_bit_setting -2 0 14907(_arch(_uni(_code 70)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14908(_array -4((_dto i 2 i 0)))))
		(_sig(_int cp_curr_val_bit_setting 70 0 14908(_arch(_uni((_others(i 2)))))))
		(_sig(_int lfr_old_bit_setting -2 0 14909(_arch(_uni(_code 71)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14910(_array -4((_dto i 4 i 0)))))
		(_sig(_int lfr_val_bit_setting 71 0 14910(_arch(_uni((_others(i 2)))))))
		(_sig(_int lfc_old_bit_setting -2 0 14911(_arch(_uni(_code 72)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14912(_array -4((_dto i 1 i 0)))))
		(_sig(_int lfc_val_bit_setting 72 0 14912(_arch(_uni((_others(i 2)))))))
		(_sig(_int pll_reconfig_display_full_setting -5 0 14914(_arch(_uni((i 0))))))
		(_sig(_int m_val_old -2 0 14916(_arch(_uni((i 1))))))
		(_sig(_int n_val_old -2 0 14917(_arch(_uni((i 1))))))
		(_sig(_int m_mode_val_old 68 0 14918(_arch(_uni(_string \"      "\)))))
		(_sig(_int n_mode_val_old 68 0 14919(_arch(_uni(_string \"      "\)))))
		(_sig(_int m_ph_val_old -2 0 14920(_arch(_uni((i 0))))))
		(_sig(_int lfc_old -2 0 14921(_arch(_uni((i 0))))))
		(_sig(_int vco_old -2 0 14922(_arch(_uni((i 0))))))
		(_sig(_int cp_curr_old -2 0 14923(_arch(_uni((i 0))))))
		(_sig(_int lfr_old 69 0 14924(_arch(_uni(_string \"  "\)))))
		(_sig(_int num_output_cntrs -2 0 14925(_arch(_uni((i 5))))))
		(_sig(_int scanclk_period -3 0 14926(_arch(_uni((ps 4607182418800017408))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~143}~13 0 14927(_array -4((_to i 0 i 143)))))
		(_sig(_int scan_data 73 0 14927(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 14930(_array -4((_to i 0 i 4)))))
		(_sig(_int clk_pfd 74 0 14930(_arch(_uni))))
		(_sig(_int clk0_tmp -4 0 14931(_arch(_uni))))
		(_sig(_int clk1_tmp -4 0 14932(_arch(_uni))))
		(_sig(_int clk2_tmp -4 0 14933(_arch(_uni))))
		(_sig(_int clk3_tmp -4 0 14934(_arch(_uni))))
		(_sig(_int clk4_tmp -4 0 14935(_arch(_uni))))
		(_sig(_int update_conf_latches -4 0 14937(_arch(_uni((i 2)))(_event))))
		(_sig(_int update_conf_latches_reg -4 0 14938(_arch(_uni((i 2))))))
		(_sig(_int clkin -4 0 14940(_arch(_uni((i 2))))))
		(_sig(_int gate_locked -4 0 14941(_arch(_uni((i 2))))))
		(_sig(_int pfd_locked -4 0 14942(_arch(_uni((i 2))))))
		(_sig(_int lock -4 0 14943(_arch(_uni((i 2)))(_event))))
		(_sig(_int about_to_lock -5 0 14944(_arch(_uni((i 0))))))
		(_sig(_int reconfig_err -5 0 14945(_arch(_uni((i 0))))))
		(_sig(_int inclk_c0 -4 0 14947(_arch(_uni)(_event))))
		(_sig(_int inclk_c1 -4 0 14948(_arch(_uni)(_event))))
		(_sig(_int inclk_c2 -4 0 14949(_arch(_uni))))
		(_sig(_int inclk_c3 -4 0 14950(_arch(_uni))))
		(_sig(_int inclk_c4 -4 0 14951(_arch(_uni))))
		(_sig(_int inclk_m -4 0 14952(_arch(_uni))))
		(_sig(_int devpor -4 0 14953(_arch(_uni))))
		(_sig(_int devclrn -4 0 14954(_arch(_uni))))
		(_sig(_int inclk0_ipd -4 0 14956(_arch(_uni)(_event))))
		(_sig(_int inclk1_ipd -4 0 14957(_arch(_uni)(_event))))
		(_sig(_int pfdena_ipd -4 0 14958(_arch(_uni)(_event))))
		(_sig(_int areset_ipd -4 0 14959(_arch(_uni)(_event))))
		(_sig(_int fbin_ipd -4 0 14960(_arch(_uni))))
		(_sig(_int scanclk_ipd -4 0 14961(_arch(_uni)(_event))))
		(_sig(_int scanclkena_ipd -4 0 14962(_arch(_uni))))
		(_sig(_int scanclkena_reg -4 0 14962(_arch(_uni))))
		(_sig(_int scandata_ipd -4 0 14963(_arch(_uni))))
		(_sig(_int clkswitch_ipd -4 0 14964(_arch(_uni)(_event))))
		(_sig(_int phasecounterselect_ipd 70 0 14965(_arch(_uni))))
		(_sig(_int phaseupdown_ipd -4 0 14966(_arch(_uni))))
		(_sig(_int phasestep_ipd -4 0 14967(_arch(_uni)(_event))))
		(_sig(_int configupdate_ipd -4 0 14968(_arch(_uni))))
		(_sig(_int sig_offset -3 0 14971(_arch(_uni((ps 0))))))
		(_sig(_int sig_refclk_time -3 0 14972(_arch(_uni((ps 0))))))
		(_sig(_int sig_fbclk_period -3 0 14973(_arch(_uni((ps 0))))))
		(_sig(_int sig_vco_period_was_phase_adjusted -5 0 14974(_arch(_uni((i 0))))))
		(_sig(_int sig_phase_adjust_was_scheduled -5 0 14975(_arch(_uni((i 0))))))
		(_sig(_int sig_stop_vco -4 0 14976(_arch(_uni((i 2))))))
		(_sig(_int sig_m_times_vco_period -3 0 14977(_arch(_uni((ps 0))))))
		(_sig(_int sig_new_m_times_vco_period -3 0 14978(_arch(_uni((ps 0))))))
		(_sig(_int sig_got_refclk_posedge -5 0 14979(_arch(_uni((i 0))))))
		(_sig(_int sig_got_fbclk_posedge -5 0 14980(_arch(_uni((i 0))))))
		(_sig(_int sig_got_second_refclk -5 0 14981(_arch(_uni((i 0))))))
		(_sig(_int m_delay -2 0 14983(_arch(_uni((i 0))))))
		(_sig(_int n_delay -2 0 14984(_arch(_uni((i 0))))))
		(_sig(_int inclk1_tmp -4 0 14986(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset_low -4 0 14989(_arch(_uni((i 2))))))
		(_sig(_int phasecounterselect_reg 70 0 14993(_arch(_uni))))
		(_sig(_int phaseupdown_reg -4 0 14995(_arch(_uni((i 2))))))
		(_sig(_int phasestep_reg -4 0 14996(_arch(_uni((i 2))))))
		(_sig(_int phasestep_high_count -2 0 14997(_arch(_uni((i 0))))))
		(_sig(_int update_phase -4 0 14998(_arch(_uni((i 2))))))
		(_sig(_int scandataout_tmp -4 0 15000(_arch(_uni((i 2))))))
		(_sig(_int scandata_in -4 0 15001(_arch(_uni((i 2))))))
		(_sig(_int scandata_out -4 0 15002(_arch(_uni((i 2))))))
		(_sig(_int scandone_tmp -4 0 15003(_arch(_uni((i 3)))(_event))))
		(_sig(_int initiate_reconfig -4 0 15004(_arch(_uni((i 2))))))
		(_sig(_int sig_refclk_period -3 0 15006(_arch(_uni(_code 73)))))
		(_sig(_int schedule_vco -4 0 15008(_arch(_uni((i 2)))(_event))))
		(_sig(_int areset_ena_sig -4 0 15010(_arch(_uni((i 2))))))
		(_sig(_int pll_in_test_mode -5 0 15011(_arch(_uni((i 0))))))
		(_sig(_int pll_has_just_been_reconfigured -5 0 15012(_arch(_uni((i 0))))))
		(_sig(_int inclk_c_from_vco 66 0 15014(_arch(_uni))))
		(_sig(_int inclk_m_from_vco -4 0 15016(_arch(_uni))))
		(_sig(_int inclk0_period -3 0 15018(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk0_period -3 0 15019(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk0_edge -3 0 15020(_arch(_uni((ps 0))))))
		(_sig(_int first_inclk0_edge_detect -4 0 15021(_arch(_uni((i 2))))))
		(_sig(_int inclk1_period -3 0 15022(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk1_period -3 0 15023(_arch(_uni((ps 0))))))
		(_sig(_int last_inclk1_edge -3 0 15024(_arch(_uni((ps 0))))))
		(_sig(_int first_inclk1_edge_detect -4 0 15025(_arch(_uni((i 2))))))
		(_var(_int inclk0_period_tmp -3 0 15137(_prcs 5((ps 0)))))
		(_var(_int inclk1_period_tmp -3 0 15153(_prcs 6((ps 0)))))
		(_var(_int input_value -4 0 15167(_prcs 7((i 2)))))
		(_var(_int current_clock -2 0 15168(_prcs 7((i 0)))))
		(_var(_int clk0_count -2 0 15169(_prcs 7((i 0)))))
		(_var(_int clk1_count -2 0 15169(_prcs 7((i 0)))))
		(_var(_int clk0_is_bad -4 0 15170(_prcs 7((i 2)))))
		(_var(_int clk1_is_bad -4 0 15170(_prcs 7((i 2)))))
		(_var(_int primary_clk_is_bad -5 0 15171(_prcs 7((i 0)))))
		(_var(_int current_clk_is_bad -5 0 15172(_prcs 7((i 0)))))
		(_var(_int got_curr_clk_falling_edge_after_clkswitch -5 0 15173(_prcs 7((i 0)))))
		(_var(_int switch_over_count -2 0 15174(_prcs 7((i 0)))))
		(_var(_int active_clock -4 0 15175(_prcs 7((i 2)))))
		(_var(_int external_switch -5 0 15176(_prcs 7((i 0)))))
		(_var(_int diff_percent_period -2 0 15177(_prcs 7((i 0)))))
		(_var(_int buf -6 0 15178(_prcs 7)))
		(_var(_int switch_clock -5 0 15179(_prcs 7((i 0)))))
		(_var(_int c0_got_first_rising_edge -5 0 15449(_prcs 14((i 0)))))
		(_var(_int c0_count -2 0 15450(_prcs 14((i 2)))))
		(_var(_int c0_initial_count -2 0 15451(_prcs 14((i 1)))))
		(_var(_int c0_tmp -4 0 15452(_prcs 14((i 2)))))
		(_var(_int c1_tmp -4 0 15452(_prcs 14((i 2)))))
		(_var(_int c1_got_first_rising_edge -5 0 15453(_prcs 14((i 0)))))
		(_var(_int c1_count -2 0 15454(_prcs 14((i 2)))))
		(_var(_int c1_initial_count -2 0 15455(_prcs 14((i 1)))))
		(_var(_int buf -6 0 15520(_prcs 16)))
		(_var(_int init -5 0 15646(_prcs 18((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 15647(_array -4((_dto i 7 i 0)))))
		(_var(_int low 75 0 15647(_prcs 18)))
		(_var(_int high 75 0 15647(_prcs 18)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15648(_array -4((_dto i 3 i 0)))))
		(_var(_int low_fast 76 0 15648(_prcs 18)))
		(_var(_int high_fast 76 0 15648(_prcs 18)))
		(_type(_int ~STRING{1~to~6}~1313 0 15649(_array -1((_to i 1 i 6)))))
		(_var(_int mode 77 0 15649(_prcs 18(_string \"bypass"\))))
		(_var(_int is_error -5 0 15650(_prcs 18((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15651(_array -4((_dto i 8 i 0)))))
		(_var(_int m_tmp 78 0 15651(_prcs 18)))
		(_var(_int n_tmp 78 0 15651(_prcs 18)))
		(_type(_int ~STRING{1~to~2}~1315 0 15652(_array -1((_to i 1 i 2)))))
		(_var(_int lfr_val_tmp 79 0 15652(_prcs 18(_string \"  "\))))
		(_type(_int ~int_array{0~to~4}~1317 0 15654(_array -2((_to i 0 i 4)))))
		(_var(_int c_high_val_tmp 80 0 15654(_prcs 18((_others(i 1))))))
		(_var(_int c_hval 80 0 15654(_prcs 18((_others(i 1))))))
		(_type(_int ~int_array{0~to~4}~1319 0 15655(_array -2((_to i 0 i 4)))))
		(_var(_int c_low_val_tmp 81 0 15655(_prcs 18((_others(i 1))))))
		(_var(_int c_lval 81 0 15655(_prcs 18((_others(i 1))))))
		(_type(_int ~str_array{0~to~4}~1321 0 15656(_array 54((_to i 0 i 4)))))
		(_var(_int c_mode_val_tmp 82 0 15656(_prcs 18)))
		(_var(_int m_val_tmp -2 0 15657(_prcs 18((i 0)))))
		(_var(_int c0_rising_edge_transfer_done -5 0 15658(_prcs 18((i 0)))))
		(_var(_int c1_rising_edge_transfer_done -5 0 15659(_prcs 18((i 0)))))
		(_var(_int c2_rising_edge_transfer_done -5 0 15660(_prcs 18((i 0)))))
		(_var(_int c3_rising_edge_transfer_done -5 0 15661(_prcs 18((i 0)))))
		(_var(_int c4_rising_edge_transfer_done -5 0 15662(_prcs 18((i 0)))))
		(_var(_int i_clk0_mult_by -2 0 15665(_prcs 18((i 1)))))
		(_var(_int i_clk0_div_by -2 0 15666(_prcs 18((i 1)))))
		(_var(_int i_clk1_mult_by -2 0 15667(_prcs 18((i 1)))))
		(_var(_int i_clk1_div_by -2 0 15668(_prcs 18((i 1)))))
		(_var(_int i_clk2_mult_by -2 0 15669(_prcs 18((i 1)))))
		(_var(_int i_clk2_div_by -2 0 15670(_prcs 18((i 1)))))
		(_var(_int i_clk3_mult_by -2 0 15671(_prcs 18((i 1)))))
		(_var(_int i_clk3_div_by -2 0 15672(_prcs 18((i 1)))))
		(_var(_int i_clk4_mult_by -2 0 15673(_prcs 18((i 1)))))
		(_var(_int i_clk4_div_by -2 0 15674(_prcs 18((i 1)))))
		(_var(_int max_d_value -2 0 15675(_prcs 18((i 1)))))
		(_var(_int new_multiplier -2 0 15676(_prcs 18((i 1)))))
		(_var(_int i_clk0_phase_shift -2 0 15679(_prcs 18((i 1)))))
		(_var(_int i_clk1_phase_shift -2 0 15680(_prcs 18((i 1)))))
		(_var(_int i_clk2_phase_shift -2 0 15681(_prcs 18((i 1)))))
		(_var(_int max_neg_abs -2 0 15685(_prcs 18((i 0)))))
		(_var(_int i_m_initial -2 0 15686(_prcs 18)))
		(_var(_int i_m -2 0 15687(_prcs 18((i 1)))))
		(_var(_int i_n -2 0 15688(_prcs 18((i 1)))))
		(_type(_int ~int_array{0~to~4}~1323 0 15689(_array -2((_to i 0 i 4)))))
		(_var(_int i_c_high 83 0 15689(_prcs 18)))
		(_type(_int ~int_array{0~to~4}~1325 0 15690(_array -2((_to i 0 i 4)))))
		(_var(_int i_c_low 84 0 15690(_prcs 18)))
		(_type(_int ~int_array{0~to~4}~1327 0 15691(_array -2((_to i 0 i 4)))))
		(_var(_int i_c_initial 85 0 15691(_prcs 18)))
		(_type(_int ~int_array{0~to~4}~1329 0 15692(_array -2((_to i 0 i 4)))))
		(_var(_int i_c_ph 86 0 15692(_prcs 18)))
		(_type(_int ~str_array{0~to~4}~1331 0 15693(_array 54((_to i 0 i 4)))))
		(_var(_int i_c_mode 87 0 15693(_prcs 18)))
		(_var(_int i_m_ph -2 0 15694(_prcs 18)))
		(_var(_int output_count -2 0 15695(_prcs 18)))
		(_var(_int new_divisor -2 0 15696(_prcs 18)))
		(_type(_int ~STRING{1~to~6}~1333 0 15698(_array -1((_to i 1 i 6)))))
		(_var(_int clk0_cntr 88 0 15698(_prcs 18(_string \"    c0"\))))
		(_type(_int ~STRING{1~to~6}~1335 0 15699(_array -1((_to i 1 i 6)))))
		(_var(_int clk1_cntr 89 0 15699(_prcs 18(_string \"    c1"\))))
		(_type(_int ~STRING{1~to~6}~1337 0 15700(_array -1((_to i 1 i 6)))))
		(_var(_int clk2_cntr 90 0 15700(_prcs 18(_string \"    c2"\))))
		(_type(_int ~STRING{1~to~6}~1339 0 15701(_array -1((_to i 1 i 6)))))
		(_var(_int clk3_cntr 91 0 15701(_prcs 18(_string \"    c3"\))))
		(_type(_int ~STRING{1~to~6}~1341 0 15702(_array -1((_to i 1 i 6)))))
		(_var(_int clk4_cntr 92 0 15702(_prcs 18(_string \"    c4"\))))
		(_var(_int i_clk4_cntr -2 0 15704(_prcs 18((i 4)))))
		(_var(_int i_clk3_cntr -2 0 15705(_prcs 18((i 3)))))
		(_var(_int i_clk2_cntr -2 0 15706(_prcs 18((i 2)))))
		(_var(_int i_clk1_cntr -2 0 15707(_prcs 18((i 1)))))
		(_var(_int i_clk0_cntr -2 0 15708(_prcs 18((i 0)))))
		(_type(_int ~STRING{1~to~2}~1343 0 15710(_array -1((_to i 1 i 2)))))
		(_var(_int fbk_cntr 93 0 15710(_prcs 18)))
		(_var(_int fbk_cntr_index -2 0 15711(_prcs 18)))
		(_var(_int start_bit -2 0 15712(_prcs 18)))
		(_var(_int quiet_time -3 0 15713(_prcs 18((ps 0)))))
		(_var(_int slowest_clk_old -3 0 15714(_prcs 18((ps 0)))))
		(_var(_int slowest_clk_new -3 0 15715(_prcs 18((ps 0)))))
		(_var(_int i -2 0 15717(_prcs 18((i 0)))))
		(_var(_int j -2 0 15718(_prcs 18((i 0)))))
		(_var(_int scanread_active_edge -3 0 15719(_prcs 18((ps 0)))))
		(_var(_int got_first_scanclk -5 0 15720(_prcs 18((i 0)))))
		(_var(_int scanclk_last_rising_edge -3 0 15721(_prcs 18((ps 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~143}~1345 0 15722(_array -4((_to i 0 i 143)))))
		(_var(_int current_scan_data 94 0 15722(_prcs 18((_others(i 2))))))
		(_var(_int index -2 0 15724(_prcs 18((i 0)))))
		(_var(_int scan_chain_length -2 0 15725(_prcs 18((i 234)))))
		(_var(_int tmp_rem -2 0 15726(_prcs 18((i 0)))))
		(_var(_int scanclk_cycles -2 0 15727(_prcs 18((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1347 0 15728(_array -4((_dto i 1 i 0)))))
		(_var(_int lfc_tmp 95 0 15728(_prcs 18)))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15729(_array -4((_dto i 5 i 0)))))
		(_var(_int lfr_tmp 96 0 15729(_prcs 18)))
		(_var(_int lfr_int -2 0 15730(_prcs 18((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1349 0 15732(_array -4((_dto i 7 i 0)))))
		(_var(_int n_hi 97 0 15732(_prcs 18)))
		(_var(_int n_lo 97 0 15732(_prcs 18)))
		(_var(_int m_hi 97 0 15732(_prcs 18)))
		(_var(_int m_lo 97 0 15732(_prcs 18)))
		(_var(_int buf -6 0 15733(_prcs 18)))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 15734(_array -4((_to i 0 i 1)))))
		(_var(_int buf_scan_data 98 0 15734(_prcs 18((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 15735(_array -4((_to i 0 i 2)))))
		(_var(_int buf_scan_data_2 99 0 15735(_prcs 18((_others(i 2))))))
		(_var(_int clk_index -2 0 15737(_prcs 18((i 0)))))
		(_type(_int ~STRING{1~to~6}~1351 0 15740(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1353 0 15741(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1355 0 15742(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1357 0 15743(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1359 0 15744(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1361 0 15745(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1363 0 15746(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1365 0 15747(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1367 0 15748(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1369 0 15749(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1371 0 15740(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1373 0 15741(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1375 0 15742(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1377 0 15743(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1379 0 15744(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1381 0 15745(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1383 0 15746(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1385 0 15747(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1387 0 15748(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1389 0 15749(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1391 0 15809(_array -1((_to i 1 i 6)))))
		(_type(_int ~STRING{1~to~6}~1393 0 15867(_array -1((_to i 1 i 6)))))
		(_var(_int i -2 0 16617(_prcs 19((i 0)))))
		(_var(_int c_ph -2 0 16618(_prcs 19((i 0)))))
		(_var(_int m_ph -2 0 16619(_prcs 19((i 0)))))
		(_var(_int select_counter -2 0 16620(_prcs 19((i 0)))))
		(_var(_int sched_time -3 0 16700(_prcs 21((ps 0)))))
		(_type(_int time_array 0 16702(_array -3((_to i 0 i 7)))))
		(_var(_int init -5 0 16703(_prcs 21((i 1)))))
		(_var(_int refclk_period -3 0 16704(_prcs 21)))
		(_var(_int m_times_vco_period -3 0 16705(_prcs 21)))
		(_var(_int new_m_times_vco_period -3 0 16706(_prcs 21)))
		(_var(_int phase_shift 122 0 16708(_prcs 21((_others(ps 0))))))
		(_var(_int last_phase_shift 122 0 16709(_prcs 21((_others(ps 0))))))
		(_var(_int l_index -2 0 16711(_prcs 21((i 1)))))
		(_var(_int cycle_to_adjust -2 0 16712(_prcs 21((i 0)))))
		(_var(_int stop_vco -5 0 16714(_prcs 21((i 0)))))
		(_var(_int locked_tmp -4 0 16716(_prcs 21((i 2)))))
		(_var(_int pll_is_locked -5 0 16717(_prcs 21((i 0)))))
		(_var(_int cycles_pfd_low -2 0 16718(_prcs 21((i 0)))))
		(_var(_int cycles_pfd_high -2 0 16719(_prcs 21((i 0)))))
		(_var(_int cycles_to_lock -2 0 16720(_prcs 21((i 0)))))
		(_var(_int cycles_to_unlock -2 0 16721(_prcs 21((i 0)))))
		(_var(_int got_first_refclk -5 0 16723(_prcs 21((i 0)))))
		(_var(_int got_second_refclk -5 0 16724(_prcs 21((i 0)))))
		(_var(_int got_first_fbclk -5 0 16725(_prcs 21((i 0)))))
		(_var(_int refclk_time -3 0 16727(_prcs 21((ps 0)))))
		(_var(_int fbclk_time -3 0 16728(_prcs 21((ps 0)))))
		(_var(_int first_fbclk_time -3 0 16729(_prcs 21((ps 0)))))
		(_var(_int fbclk_period -3 0 16731(_prcs 21((ps 0)))))
		(_var(_int first_schedule -5 0 16733(_prcs 21((i 1)))))
		(_var(_int vco_val -4 0 16735(_prcs 21((i 2)))))
		(_var(_int vco_period_was_phase_adjusted -5 0 16736(_prcs 21((i 0)))))
		(_var(_int phase_adjust_was_scheduled -5 0 16737(_prcs 21((i 0)))))
		(_var(_int loop_xplier -2 0 16739(_prcs 21)))
		(_var(_int loop_initial -2 0 16740(_prcs 21((i 0)))))
		(_var(_int loop_ph -2 0 16741(_prcs 21((i 0)))))
		(_var(_int loop_time_delay -2 0 16742(_prcs 21((i 0)))))
		(_var(_int initial_delay -3 0 16744(_prcs 21((ps 0)))))
		(_var(_int vco_per -3 0 16745(_prcs 21)))
		(_var(_int tmp_rem -2 0 16746(_prcs 21)))
		(_var(_int my_rem -2 0 16747(_prcs 21)))
		(_var(_int fbk_phase -2 0 16748(_prcs 21((i 0)))))
		(_var(_int pull_back_M -2 0 16750(_prcs 21((i 0)))))
		(_var(_int total_pull_back -2 0 16751(_prcs 21((i 0)))))
		(_var(_int fbk_delay -2 0 16752(_prcs 21((i 0)))))
		(_var(_int offset -3 0 16754(_prcs 21((ps 0)))))
		(_var(_int tmp_vco_per -2 0 16756(_prcs 21((i 0)))))
		(_var(_int high_time -3 0 16757(_prcs 21)))
		(_var(_int low_time -3 0 16758(_prcs 21)))
		(_var(_int time_resolution -3 0 16759(_prcs 21)))
		(_var(_int got_refclk_posedge -5 0 16761(_prcs 21((i 0)))))
		(_var(_int got_fbclk_posedge -5 0 16762(_prcs 21((i 0)))))
		(_var(_int inclk_out_of_range -5 0 16763(_prcs 21((i 0)))))
		(_var(_int no_warn -5 0 16764(_prcs 21((i 0)))))
		(_var(_int ext_fbk_cntr_modulus -2 0 16766(_prcs 21((i 1)))))
		(_var(_int init_clks -5 0 16767(_prcs 21((i 1)))))
		(_var(_int pll_is_in_reset -5 0 16768(_prcs 21((i 0)))))
		(_var(_int buf -6 0 16769(_prcs 21)))
		(_prcs
			(line__15109(_arch 14 0 15109(_assignment(_trgt(113))(_sens(55)(56)(161)))))
			(line__15113(_arch 15 0 15113(_assignment(_trgt(157))(_sens(119)(135)))))
			(line__15116(_arch 16 0 15116(_assignment(_trgt(158)))))
			(line__15121(_arch 17 0 15121(_assignment(_trgt(46)))))
			(line__15133(_arch 18 0 15133(_assignment(_alias((inclk1_tmp)(inclk1_ipd)))(_simpleassign BUF)(_trgt(143))(_sens(117)))))
			(line__15136(_arch 19 0 15136(_prcs(_trgt(162)(163)(164)(165))(_sens(116))(_read(162)(164)(165)))))
			(line__15152(_arch 20 0 15152(_prcs(_trgt(166)(167)(168)(169))(_sens(117))(_read(166)(168)(169)))))
			(line__15166(_arch 21 0 15166(_prcs(_simple)(_trgt(102)(14(1))(14(0))(15))(_sens(116)(125)(143))(_mon)(_read(119)(162)(166)))))
			(line__15347(_arch 22 0 15347(_assignment(_trgt(108))(_sens(55)(56)(160(0))))))
			(line__15363(_arch 23 0 15363(_assignment(_trgt(109))(_sens(55)(56)(61(0))(160(1))))))
			(line__15380(_arch 24 0 15380(_assignment(_trgt(110))(_sens(55)(56)(61(1))(160(2))))))
			(line__15397(_arch 25 0 15397(_assignment(_trgt(111))(_sens(55)(56)(61(2))(160(3))))))
			(line__15413(_arch 26 0 15413(_assignment(_trgt(112))(_sens(55)(56)(61(3))(160(4))))))
			(line__15439(_arch 27 0 15439(_prcs(_simple)(_trgt(159))(_sens(105)(153)))))
			(line__15448(_arch 28 0 15448(_prcs(_simple)(_sens(108)(109)(119)(135))(_read(31(1))(31(0))(32(1))(32(0))(33(1))(33(0))))))
			(line__15515(_arch 29 0 15515(_assignment(_trgt(16))(_sens(104)(105)))))
			(line__15519(_arch 30 0 15519(_prcs(_simple)(_trgt(75)(77)(79))(_sens(153))(_mon)(_read(29)(31)(32)(34)(35)(36)(37)(38)(39)(63)(64)(65)(71)(72)(73)(74)(75)(76)(77)(78)(79)(80)(81)(82)(83)(86)(87)(88)(89)(90)(91)(107)))))
			(line__15642(_arch 31 0 15642(_assignment(_alias((update_conf_latches)(configupdate_ipd)))(_simpleassign BUF)(_trgt(100))(_sens(129)))))
			(line__15645(_arch 32 0 15645(_prcs(_simple)(_trgt(24)(25)(29)(31(4))(31(3))(31(2))(31(1))(31(0))(31)(32(4))(32(3))(32(2))(32(1))(32(0))(32)(33)(34(4))(34(3))(34(2))(34(1))(34(0))(34)(35(0))(35(1))(35(2))(35(3))(35(4))(36)(37)(39)(40)(41)(43)(45)(47)(48)(49)(50)(51)(63)(64)(65)(66)(68)(69)(70)(71)(72)(73)(74)(76)(78)(80)(82)(83)(84)(85)(87)(88)(89)(90)(91)(92)(93(0))(93)(101)(107)(123)(151)(152)(153)(154)(160)(161))(_sens(55)(61(4))(61(3))(61(2))(61(1))(61(0))(62)(100)(119)(121)(153))(_mon)(_read(29)(30)(31)(32)(34)(63)(64)(65)(67)(69)(70)(71)(72)(73)(74)(91)(92)(93)(101)(122)(123)(124)(149)(150)(151)(154)))))
			(line__16616(_arch 33 0 16616(_prcs(_simple)(_trgt(30)(67)(145)(146)(147)(148)(149))(_sens(119)(121)(128))(_read(29)(45)(65)(66)(91)(92)(126)(127)(147)(148)(149)))))
			(line__16697(_arch 34 0 16697(_assignment(_alias((scandataout_tmp)(scan_data(142))))(_simpleassign BUF)(_trgt(150))(_sens(93(142))))))
			(line__16699(_arch 35 0 16699(_prcs(_simple)(_trgt(58)(59)(60)(62)(104)(105)(135)(141)(155)(156))(_sens(55)(56)(118)(119)(156))(_mon)(_read(24)(25)(46)(63)(64)(65)(68)(104)(107)(159)))))
			(line__17201(_arch 36 0 17201(_assignment(_trgt(95))(_sens(51)(61)))))
			(line__17202(_arch 37 0 17202(_assignment(_trgt(94(0)))(_sens(95)(104)))))
			(line__17203(_arch 38 0 17203(_assignment(_trgt(10(0)))(_sens(60)(94(0))(95)(107)(119)(158)))))
			(line__17207(_arch 39 0 17207(_assignment(_trgt(96))(_sens(50)(61)))))
			(line__17208(_arch 40 0 17208(_assignment(_trgt(94(1)))(_sens(96)(104)))))
			(line__17209(_arch 41 0 17209(_assignment(_trgt(10(1)))(_sens(60)(94(1))(96)(107)(119)(158)))))
			(line__17212(_arch 42 0 17212(_assignment(_trgt(97))(_sens(49)(61)))))
			(line__17213(_arch 43 0 17213(_assignment(_trgt(94(2)))(_sens(97)(104)))))
			(line__17214(_arch 44 0 17214(_assignment(_trgt(10(2)))(_sens(60)(94(2))(97)(107)(119)(158)))))
			(line__17217(_arch 45 0 17217(_assignment(_trgt(98))(_sens(48)(61)))))
			(line__17218(_arch 46 0 17218(_assignment(_trgt(94(3)))(_sens(98)(104)))))
			(line__17219(_arch 47 0 17219(_assignment(_trgt(10(3)))(_sens(60)(94(3))(98)(107)(119)(158)))))
			(line__17222(_arch 48 0 17222(_assignment(_trgt(99))(_sens(47)(61)))))
			(line__17223(_arch 49 0 17223(_assignment(_trgt(94(4)))(_sens(99)(104)))))
			(line__17224(_arch 50 0 17224(_assignment(_trgt(10(4)))(_sens(60)(94(4))(99)(107)(119)(158)))))
			(line__17227(_arch 51 0 17227(_assignment(_alias((scandataout)(scandata_out)))(_simpleassign BUF)(_trgt(17))(_sens(152)))))
			(line__17228(_arch 52 0 17228(_assignment(_alias((scandone)(scandone_tmp)))(_simpleassign "not")(_trgt(18))(_sens(153)))))
			(line__17229(_arch 53 0 17229(_assignment(_alias((phasedone)(update_phase)))(_simpleassign "not")(_trgt(19))(_sens(149)))))
			(line__17230(_arch 54 0 17230(_assignment(_trgt(20))(_sens(58)))))
			(line__17231(_arch 55 0 17231(_assignment(_trgt(21))(_sens(59)))))
			(line__17232(_arch 56 0 17232(_assignment(_alias((fbout)(fbclk)))(_simpleassign BUF)(_trgt(2))(_sens(55)))))
			(line__17233(_arch 57 0 17233(_assignment(_alias((fref)(refclk)))(_simpleassign BUF)(_trgt(22))(_sens(56)))))
			(line__17234(_arch 58 0 17234(_assignment(_alias((icdrclk)(icdr_clk)))(_simpleassign BUF)(_trgt(23))(_sens(57)))))
		)
		(_subprogram
			(_int slowest_clk 59 0 15739(_arch(_func)))
			(_int int2bin 60 0 15793(_arch(_func)))
			(_int extract_cntr_string 61 0 15808(_arch(_func -7 -7)))
			(_int extract_cntr_index 62 0 15839(_arch(_func -2 -7)))
			(_int output_cntr_num 63 0 15866(_arch(_func -7 -7)))
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
			(_ext WRITE(2 22))
			(_ext find_simple_integer_fraction(3 2))
			(_ext find_m_and_n_4_manual_phase(3 3))
			(_ext alt_conv_integer(3 1))
			(_ext lcm(3 7))
			(_ext str2int(3 20))
			(_ext maxnegabs(3 13))
			(_ext get_phase_degree(3 15))
			(_ext counter_ph(3 17))
			(_ext ph_adjust(3 18))
			(_ext output_counter_value(3 8))
			(_ext counter_high(3 10))
			(_ext counter_low(3 11))
			(_ext counter_initial(3 16))
			(_ext counter_mode(3 9))
			(_ext translate_string(3 19))
			(_ext int2str(3 0))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_part (62(0))(62(1))(62(2))(62(3))(62(4))(62(5))(62(6))(62(7))
	)
	(_split (29)(33)(31)(32)(34)(45)(40)(41)(43)(36)(37)(39)(160)(93)(30)(62)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(.(MF_pllpack)))
	(_static
		(28271)
		(1970168173 27745)
		(1869903201)
		(6710895)
		(1852989783 543649385 1750343738 1852383333 544503152 1668246627 1919295595 1702195557 1701405550 1886593139 1718182757 543450473 544370534 543516788 1667592307 1701406313 1280319588 1918967884 1869881445 1634082927 1885413490 544502369 544370534 1869903201 1769435949 761815924 1919252079 1634035232 1701999988 544175136 1802661751 1869770784 1819436400 1344286329 1935762796 1634541669 1931502955 543519349 1952540788 1701344288 1869374240 1713400675 1970365810 1768124005 1629516645 840983922 1701847088 1852138354 1885413492 544502369 544370534 1920102243 544498533 1668183398 1852795252 1953066081 11897)
		(541871184 1919968594 1634887535 1852403053 1868767335 1701605485 543450484 1752459639 1701344288 1819239968 1769434988 1981835118 1702194273 1445470323 1702194273 1852383347 1918988320 1752460897 1936028517 1684957472 1952539497 1635131493 1936029036 1717920288 543519343 1919968626 1634887535 1852403053 975186279)
		(538976288 1869422670 1970042212 540876915)
		(2107424)
		(10528)
		(538976288 1869422669 1970042212 540876915)
		(538976288 1752178765 1885434975 2112800)
		(2112032)
		(538982944 1734961184 540876904)
		(10272)
		(8233)
		(538979360 2003790880 2112800)
		(538979360 1685024032 540876901)
		(538979360 1634234400 1948280179 1025536097 32)
		(538976288 1918986307 1344300391 544238965 1920103747 544501349 692155688 2112800)
		(2107680)
		(538976288 1886351180 1818838560 544367988 1634754883 1869900131 1881677938 1025517894 32)
		(538976288 1886351180 1818838560 544367988 1769170258 1919906931 1867196448 539585896 8253)
		(538976288 1599030102 1953722192 1633899359 1025533292 32)
		(538976288 1918986307 1344300391 544238965 1920103747 544501349 1768040480 1702043764 1852404852 1025517927 32)
		(538976288 1886351180 1818838560 544367988 1634754883 1869900131 1646796914 1931506793 1769239653 539584366 2112800)
		(538976288 1886351180 1818838560 544367988 1769170258 1919906931 1768040480 1702043764 1852404852 538978663 8253)
		(1869771333 1998615410 543519333 1868787301 1702129269 543450482 1769108836 1344300910 1914719308 1869770853 1835102823 1735289197 1817190446 1702060389 1717924384 1948283493 1919230063 796028786 1852989815 543649385 1936942445 1936025441 1868718368 3040630)
		(538976288 13411)
		(538976288 13155)
		(538976288 12899)
		(538976288 12643)
		(538976288 12387)
		(1970168173 1885301857 1702060392)
		(1937075829 25701)
		(1953718630)
		(1935963756)
		(1952867692 1734963807 29800)
		(1935963756 7040099)
		(1685482598 115)
		(2020897129 1818458226 107)
		(8489)
		(1635151433 543451500 1684366694 1801675106 1970238303 543515506 1970037110 2629733)
		(1702195828)
		(1634761058 29555)
		(538976288 8224)
		(541871184 1919968594 1634887535 1852403053 1850286183 1634301033 6579572)
		(33686018 2)
		(12338)
		(33751554 2)
		(13873)
		(33686019 2)
		(12849)
		(33751555 2)
		(14384)
		(33686275 2)
		(13872)
		(50463491 3)
		(13360)
		(33751811 2)
		(12848)
		(12592)
		(1864376352 25700)
		(1986338848 28261)
		(33686018 33686018 3)
		(1935754784 1280319604 1752375372 1684829551 543515168 1718513507 1920296809 1713398885 891318895 539305264 2037675364 1668899616 1864394092 779709550 544098592 1936287860 1935762208 1752440933 1229463653 1629505607 1277191278 1830836047 1819632751 1919950953 1634887535 1684368749 1818851104 1701978220 1953265011 544106784 1969496161 1663072628 1701602169 1752461088 1948283493 544104808 623194165 1752637484 543712105 1763734377 1734700140 539913313 1868784978 1734960750 1952543349 544108393 544825709 544501614 1802661751)
		(1852989783 543649385 1750343738 541925477 1853189987 544367988 1948280431 2123112)
		(33686018 33686018)
		(33686019 33686018)
		(1852989783 543649385 1750343738 541991013 1853189987 544367988 1948280431 2123112)
		(197379)
		(131586)
		(197122)
		(1701669236 1936028255 1953852527 1030647657 1714434097 115)
		(1701669236 1936028255 1953852527 1030647657 1936076849)
		(1701669236 1936028255 1953852527 1030647657 29542)
		(1280069664 1935767328 1936028192 29797)
		(1768778100 26478)
		(1280069664 1668246560 543450475 1948282473 544502629 1701080941 544108320 541345360 1650552421 1629513068 1919251315 1852795252 46)
		(1280069664 1936682016 1869357172 1763732323 1702109294 1830843507 543515759 1344302703 1696613446 1818386798 1701060709 1936941357 1769239141 3042927)
		(1280069664 2036428064 1936682016 1869357157 27491)
		(1970302537 1818435700 543908719 1902473830 1936269358 1702260512 1129717874 1634869327 778397550 32)
		(1970302537 1818435700 543908719 1902473830 1936269358 1684960544 1444967013 1914720067 1701277281 8238)
		(1280069664 1936682016 1869357172 3042147)
		(1280069664 2036428064 1953459744 1668246560 1344286315 1935762796 1937055845 1752440933 1868767333 1667592818 1919295604 1702195557 779707246)
		(1886275872 1663071349 1801678700 1701996064 1763716721 1869488243 1769414772 1852401780 1329813024 1851879968 975201639 32)
		(1280069664 1936682016 1869357172 1679846243 1948280181 1869357167 1864397683 1852383334 544503152 1668246627 1919885419 1701344288 1886284064 1663071349 1801678700 544434464 544501614 1702126948 1684370531 1953068832 544106856 543516788 1869376609 543450487 1701669236 1634887200 3040621)
		(1634036816 1914725747 1948282485 1852403049 1769152615 1634497901 1852795252 544175136 1667590243 1752637547 1701344357 1752440946 1852383333 544503152 1668246627 1936269419 1701867296 1769234802 1998612334 1768453225 1752440942 1970479205 1919905904 543450484 542065494 1735287154 1919885413 1953459744 46)
		(1280069664 1668246560 543450475 1763733364 1836016494 543649385 1668246627 107)
		(1162102352 1679835470 1936941413 1702130277 11876)
		(1864376352 26214)
		(12387)
		(12643)
		(12899)
		(13155)
		(13411)
		(13667)
		(538976288 13667)
		(13923)
		(538976288 13923)
		(14179)
		(538976288 14179)
		(14435)
		(538976288 14435)
		(14691)
		(538976288 14691)
		(1818435616 12395)
		(1818435616 12651)
		(1818435616 12907)
		(1818435616 13163)
		(1818435616 13419)
		(1818435616 13675)
		(1818435616 13931)
		(1818435616 14187)
		(1818435616 14443)
		(1818435616 14699)
	)
	(_model . vital_pll 74 -1)
)
V 000049 55 189219        1711853935269 behavior
(_unit VHDL(altpll 0 17275(behavior 0 17698))
	(_version vef)
	(_time 1711853935270 2024.03.30 19:58:55)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 0f0a58090a595f180f5a58084c555f095c080b080f095c)
	(_coverage d)
	(_ent
		(_time 1711853935131)
	)
	(_comp
		(MF_stratix_pll
			(_object
				(_type(_int ~STRING~13 0 17975(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int operation_mode 211 0 17975(_ent(_string \"normal"\))))
				(_type(_int ~STRING~1341 0 17976(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int pll_type 212 0 17976(_ent(_string \"auto"\))))
				(_type(_int ~STRING~1342 0 17977(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int qualify_conf_done 213 0 17977(_ent(_string \"off"\))))
				(_type(_int ~STRING~1343 0 17978(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int compensate_clock 214 0 17978(_ent(_string \"clk0"\))))
				(_type(_int ~STRING~1344 0 17979(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int scan_chain 215 0 17979(_ent(_string \"long"\))))
				(_type(_int ~STRING~1345 0 17980(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int primary_clock 216 0 17980(_ent(_string \"inclk0"\))))
				(_gen(_int inclk0_input_frequency -3 0 17981(_ent((i 1000)))))
				(_gen(_int inclk1_input_frequency -3 0 17982(_ent((i 1000)))))
				(_type(_int ~STRING~1346 0 17983(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int gate_lock_signal 217 0 17983(_ent(_string \"no"\))))
				(_gen(_int gate_lock_counter -3 0 17984(_ent((i 0)))))
				(_gen(_int valid_lock_multiplier -3 0 17985(_ent((i 1)))))
				(_gen(_int invalid_lock_multiplier -3 0 17986(_ent((i 5)))))
				(_type(_int ~STRING~1347 0 17987(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int switch_over_on_lossclk 218 0 17987(_ent(_string \"off"\))))
				(_type(_int ~STRING~1348 0 17988(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int switch_over_on_gated_lock 219 0 17988(_ent(_string \"off"\))))
				(_type(_int ~STRING~1349 0 17989(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int enable_switch_over_counter 220 0 17989(_ent(_string \"off"\))))
				(_gen(_int switch_over_counter -3 0 17990(_ent((i 0)))))
				(_type(_int ~STRING~1350 0 17991(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int feedback_source 221 0 17991(_ent(_string \"extclk0"\))))
				(_gen(_int bandwidth -3 0 17992(_ent((i 0)))))
				(_type(_int ~STRING~1351 0 17993(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int bandwidth_type 222 0 17993(_ent(_string \"auto"\))))
				(_gen(_int spread_frequency -3 0 17994(_ent((i 0)))))
				(_type(_int ~STRING~1352 0 17995(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int down_spread 223 0 17995(_ent(_string \"0.0"\))))
				(_type(_int ~STRING~1353 0 17996(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int simulation_type 224 0 17996(_ent(_string \"functional"\))))
				(_type(_int ~STRING~1354 0 17997(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int skip_vco 225 0 17997(_ent(_string \"off"\))))
				(_type(_int ~STRING~1355 0 17998(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int family_name 226 0 17998(_ent(_string \"Stratix"\))))
				(_gen(_int clk0_multiply_by -3 0 18000(_ent((i 1)))))
				(_gen(_int clk0_divide_by -3 0 18001(_ent((i 1)))))
				(_type(_int ~STRING~1356 0 18002(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_phase_shift 227 0 18002(_ent(_string \"0"\))))
				(_type(_int ~STRING~1357 0 18003(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_time_delay 228 0 18003(_ent(_string \"0"\))))
				(_gen(_int clk0_duty_cycle -3 0 18004(_ent((i 50)))))
				(_gen(_int clk1_multiply_by -3 0 18006(_ent((i 1)))))
				(_gen(_int clk1_divide_by -3 0 18007(_ent((i 1)))))
				(_type(_int ~STRING~1358 0 18008(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_phase_shift 229 0 18008(_ent(_string \"0"\))))
				(_type(_int ~STRING~1359 0 18009(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_time_delay 230 0 18009(_ent(_string \"0"\))))
				(_gen(_int clk1_duty_cycle -3 0 18010(_ent((i 50)))))
				(_gen(_int clk2_multiply_by -3 0 18012(_ent((i 1)))))
				(_gen(_int clk2_divide_by -3 0 18013(_ent((i 1)))))
				(_type(_int ~STRING~1360 0 18014(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_phase_shift 231 0 18014(_ent(_string \"0"\))))
				(_type(_int ~STRING~1361 0 18015(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_time_delay 232 0 18015(_ent(_string \"0"\))))
				(_gen(_int clk2_duty_cycle -3 0 18016(_ent((i 50)))))
				(_gen(_int clk3_multiply_by -3 0 18018(_ent((i 1)))))
				(_gen(_int clk3_divide_by -3 0 18019(_ent((i 1)))))
				(_type(_int ~STRING~1362 0 18020(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_phase_shift 233 0 18020(_ent(_string \"0"\))))
				(_type(_int ~STRING~1363 0 18021(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_time_delay 234 0 18021(_ent(_string \"0"\))))
				(_gen(_int clk3_duty_cycle -3 0 18022(_ent((i 50)))))
				(_gen(_int clk4_multiply_by -3 0 18024(_ent((i 1)))))
				(_gen(_int clk4_divide_by -3 0 18025(_ent((i 1)))))
				(_type(_int ~STRING~1364 0 18026(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_phase_shift 235 0 18026(_ent(_string \"0"\))))
				(_type(_int ~STRING~1365 0 18027(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_time_delay 236 0 18027(_ent(_string \"0"\))))
				(_gen(_int clk4_duty_cycle -3 0 18028(_ent((i 50)))))
				(_gen(_int clk5_multiply_by -3 0 18030(_ent((i 1)))))
				(_gen(_int clk5_divide_by -3 0 18031(_ent((i 1)))))
				(_type(_int ~STRING~1366 0 18032(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk5_phase_shift 237 0 18032(_ent(_string \"0"\))))
				(_type(_int ~STRING~1367 0 18033(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk5_time_delay 238 0 18033(_ent(_string \"0"\))))
				(_gen(_int clk5_duty_cycle -3 0 18034(_ent((i 50)))))
				(_gen(_int extclk0_multiply_by -3 0 18036(_ent((i 1)))))
				(_gen(_int extclk0_divide_by -3 0 18037(_ent((i 1)))))
				(_type(_int ~STRING~1368 0 18038(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int extclk0_phase_shift 239 0 18038(_ent(_string \"0"\))))
				(_type(_int ~STRING~1369 0 18039(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int extclk0_time_delay 240 0 18039(_ent(_string \"0"\))))
				(_gen(_int extclk0_duty_cycle -3 0 18040(_ent((i 50)))))
				(_gen(_int extclk1_multiply_by -3 0 18042(_ent((i 1)))))
				(_gen(_int extclk1_divide_by -3 0 18043(_ent((i 1)))))
				(_type(_int ~STRING~1370 0 18044(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int extclk1_phase_shift 241 0 18044(_ent(_string \"0"\))))
				(_type(_int ~STRING~1371 0 18045(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int extclk1_time_delay 242 0 18045(_ent(_string \"0"\))))
				(_gen(_int extclk1_duty_cycle -3 0 18046(_ent((i 50)))))
				(_gen(_int extclk2_multiply_by -3 0 18048(_ent((i 1)))))
				(_gen(_int extclk2_divide_by -3 0 18049(_ent((i 1)))))
				(_type(_int ~STRING~1372 0 18050(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int extclk2_phase_shift 243 0 18050(_ent(_string \"0"\))))
				(_type(_int ~STRING~1373 0 18051(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int extclk2_time_delay 244 0 18051(_ent(_string \"0"\))))
				(_gen(_int extclk2_duty_cycle -3 0 18052(_ent((i 50)))))
				(_gen(_int extclk3_multiply_by -3 0 18054(_ent((i 1)))))
				(_gen(_int extclk3_divide_by -3 0 18055(_ent((i 1)))))
				(_type(_int ~STRING~1374 0 18056(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int extclk3_phase_shift 245 0 18056(_ent(_string \"0"\))))
				(_type(_int ~STRING~1375 0 18057(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int extclk3_time_delay 246 0 18057(_ent(_string \"0"\))))
				(_gen(_int extclk3_duty_cycle -3 0 18058(_ent((i 50)))))
				(_gen(_int vco_min -3 0 18060(_ent((i 0)))))
				(_gen(_int vco_max -3 0 18061(_ent((i 0)))))
				(_gen(_int vco_center -3 0 18062(_ent((i 0)))))
				(_gen(_int pfd_min -3 0 18063(_ent((i 0)))))
				(_gen(_int pfd_max -3 0 18064(_ent((i 0)))))
				(_gen(_int m_initial -3 0 18067(_ent((i 1)))))
				(_gen(_int m -3 0 18068(_ent((i 1)))))
				(_gen(_int n -3 0 18069(_ent((i 1)))))
				(_gen(_int m2 -3 0 18070(_ent((i 1)))))
				(_gen(_int n2 -3 0 18071(_ent((i 1)))))
				(_gen(_int ss -3 0 18072(_ent((i 0)))))
				(_gen(_int l0_high -3 0 18074(_ent((i 1)))))
				(_gen(_int l0_low -3 0 18075(_ent((i 1)))))
				(_gen(_int l0_initial -3 0 18076(_ent((i 1)))))
				(_type(_int ~STRING~1376 0 18077(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int l0_mode 247 0 18077(_ent(_string \"bypass"\))))
				(_gen(_int l0_ph -3 0 18078(_ent((i 0)))))
				(_gen(_int l0_time_delay -3 0 18079(_ent((i 0)))))
				(_gen(_int l1_high -3 0 18081(_ent((i 1)))))
				(_gen(_int l1_low -3 0 18082(_ent((i 1)))))
				(_gen(_int l1_initial -3 0 18083(_ent((i 1)))))
				(_type(_int ~STRING~1377 0 18084(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int l1_mode 248 0 18084(_ent(_string \"bypass"\))))
				(_gen(_int l1_ph -3 0 18085(_ent((i 0)))))
				(_gen(_int l1_time_delay -3 0 18086(_ent((i 0)))))
				(_gen(_int g0_high -3 0 18088(_ent((i 1)))))
				(_gen(_int g0_low -3 0 18089(_ent((i 1)))))
				(_gen(_int g0_initial -3 0 18090(_ent((i 1)))))
				(_type(_int ~STRING~1378 0 18091(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int g0_mode 249 0 18091(_ent(_string \"bypass"\))))
				(_gen(_int g0_ph -3 0 18092(_ent((i 0)))))
				(_gen(_int g0_time_delay -3 0 18093(_ent((i 0)))))
				(_gen(_int g1_high -3 0 18095(_ent((i 1)))))
				(_gen(_int g1_low -3 0 18096(_ent((i 1)))))
				(_gen(_int g1_initial -3 0 18097(_ent((i 1)))))
				(_type(_int ~STRING~1379 0 18098(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int g1_mode 250 0 18098(_ent(_string \"bypass"\))))
				(_gen(_int g1_ph -3 0 18099(_ent((i 0)))))
				(_gen(_int g1_time_delay -3 0 18100(_ent((i 0)))))
				(_gen(_int g2_high -3 0 18102(_ent((i 1)))))
				(_gen(_int g2_low -3 0 18103(_ent((i 1)))))
				(_gen(_int g2_initial -3 0 18104(_ent((i 1)))))
				(_type(_int ~STRING~1380 0 18105(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int g2_mode 251 0 18105(_ent(_string \"bypass"\))))
				(_gen(_int g2_ph -3 0 18106(_ent((i 0)))))
				(_gen(_int g2_time_delay -3 0 18107(_ent((i 0)))))
				(_gen(_int g3_high -3 0 18109(_ent((i 1)))))
				(_gen(_int g3_low -3 0 18110(_ent((i 1)))))
				(_gen(_int g3_initial -3 0 18111(_ent((i 1)))))
				(_type(_int ~STRING~1381 0 18112(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int g3_mode 252 0 18112(_ent(_string \"bypass"\))))
				(_gen(_int g3_ph -3 0 18113(_ent((i 0)))))
				(_gen(_int g3_time_delay -3 0 18114(_ent((i 0)))))
				(_gen(_int e0_high -3 0 18116(_ent((i 1)))))
				(_gen(_int e0_low -3 0 18117(_ent((i 1)))))
				(_gen(_int e0_initial -3 0 18118(_ent((i 1)))))
				(_type(_int ~STRING~1382 0 18119(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int e0_mode 253 0 18119(_ent(_string \"bypass"\))))
				(_gen(_int e0_ph -3 0 18120(_ent((i 0)))))
				(_gen(_int e0_time_delay -3 0 18121(_ent((i 0)))))
				(_gen(_int e1_high -3 0 18123(_ent((i 1)))))
				(_gen(_int e1_low -3 0 18124(_ent((i 1)))))
				(_gen(_int e1_initial -3 0 18125(_ent((i 1)))))
				(_type(_int ~STRING~1383 0 18126(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int e1_mode 254 0 18126(_ent(_string \"bypass"\))))
				(_gen(_int e1_ph -3 0 18127(_ent((i 0)))))
				(_gen(_int e1_time_delay -3 0 18128(_ent((i 0)))))
				(_gen(_int e2_high -3 0 18130(_ent((i 1)))))
				(_gen(_int e2_low -3 0 18131(_ent((i 1)))))
				(_gen(_int e2_initial -3 0 18132(_ent((i 1)))))
				(_type(_int ~STRING~1384 0 18133(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int e2_mode 255 0 18133(_ent(_string \"bypass"\))))
				(_gen(_int e2_ph -3 0 18134(_ent((i 0)))))
				(_gen(_int e2_time_delay -3 0 18135(_ent((i 0)))))
				(_gen(_int e3_high -3 0 18137(_ent((i 1)))))
				(_gen(_int e3_low -3 0 18138(_ent((i 1)))))
				(_gen(_int e3_initial -3 0 18139(_ent((i 1)))))
				(_type(_int ~STRING~1385 0 18140(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int e3_mode 256 0 18140(_ent(_string \"bypass"\))))
				(_gen(_int e3_ph -3 0 18141(_ent((i 0)))))
				(_gen(_int e3_time_delay -3 0 18142(_ent((i 0)))))
				(_gen(_int m_ph -3 0 18144(_ent((i 0)))))
				(_gen(_int m_time_delay -3 0 18145(_ent((i 0)))))
				(_gen(_int n_time_delay -3 0 18146(_ent((i 0)))))
				(_type(_int ~STRING~1386 0 18148(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int extclk0_counter 257 0 18148(_ent(_string \"e0"\))))
				(_type(_int ~STRING~1387 0 18149(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int extclk1_counter 258 0 18149(_ent(_string \"e1"\))))
				(_type(_int ~STRING~1388 0 18150(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int extclk2_counter 259 0 18150(_ent(_string \"e2"\))))
				(_type(_int ~STRING~1389 0 18151(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int extclk3_counter 260 0 18151(_ent(_string \"e3"\))))
				(_type(_int ~STRING~1390 0 18153(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_counter 261 0 18153(_ent(_string \"g0"\))))
				(_type(_int ~STRING~1391 0 18154(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_counter 262 0 18154(_ent(_string \"g1"\))))
				(_type(_int ~STRING~1392 0 18155(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_counter 263 0 18155(_ent(_string \"g2"\))))
				(_type(_int ~STRING~1393 0 18156(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_counter 264 0 18156(_ent(_string \"g3"\))))
				(_type(_int ~STRING~1394 0 18157(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_counter 265 0 18157(_ent(_string \"l0"\))))
				(_type(_int ~STRING~1395 0 18158(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk5_counter 266 0 18158(_ent(_string \"l1"\))))
				(_type(_int ~STRING~1396 0 18160(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int enable0_counter 267 0 18160(_ent(_string \"l0"\))))
				(_type(_int ~STRING~1397 0 18161(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int enable1_counter 268 0 18161(_ent(_string \"l0"\))))
				(_gen(_int charge_pump_current -3 0 18163(_ent((i 2)))))
				(_type(_int ~STRING~1398 0 18165(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int loop_filter_r 269 0 18165(_ent(_string \"1.0"\))))
				(_gen(_int loop_filter_c -2 0 18166(_ent((i 5)))))
				(_port(_int inclk 191 0 18169(_ent (_in((_others(i 2)))))))
				(_port(_int fbin -4 0 18170(_ent (_in((i 2))))))
				(_port(_int ena -4 0 18171(_ent (_in((i 3))))))
				(_port(_int clkswitch -4 0 18172(_ent (_in((i 2))))))
				(_port(_int areset -4 0 18173(_ent (_in((i 2))))))
				(_port(_int pfdena -4 0 18174(_ent (_in((i 3))))))
				(_port(_int clkena 192 0 18175(_ent (_in((_others(i 3)))))))
				(_port(_int extclkena 193 0 18176(_ent (_in((_others(i 3)))))))
				(_port(_int scanclk -4 0 18177(_ent (_in((i 2))))))
				(_port(_int scanaclr -4 0 18178(_ent (_in((i 2))))))
				(_port(_int scandata -4 0 18179(_ent (_in((i 2))))))
				(_port(_int clk 192 0 18180(_ent (_out))))
				(_port(_int extclk 193 0 18181(_ent (_out))))
				(_port(_int clkbad 191 0 18182(_ent (_out))))
				(_port(_int activeclock -4 0 18183(_ent (_out))))
				(_port(_int clkloss -4 0 18184(_ent (_out))))
				(_port(_int locked -4 0 18185(_ent (_out))))
				(_port(_int scandataout -4 0 18186(_ent (_out))))
				(_port(_int comparator -4 0 18189(_ent (_in((i 2))))))
				(_port(_int enable0 -4 0 18190(_ent (_out))))
				(_port(_int enable1 -4 0 18191(_ent (_out))))
			)
		)
		(MF_stratixii_pll
			(_object
				(_type(_int ~STRING~1399 0 18198(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int operation_mode 211 0 18198(_ent(_string \"normal"\))))
				(_type(_int ~STRING~13100 0 18199(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int pll_type 212 0 18199(_ent(_string \"auto"\))))
				(_type(_int ~STRING~13101 0 18200(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int qualify_conf_done 213 0 18200(_ent(_string \"off"\))))
				(_type(_int ~STRING~13102 0 18201(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int compensate_clock 214 0 18201(_ent(_string \"clk0"\))))
				(_gen(_int inclk0_input_frequency -3 0 18202(_ent((i 1000)))))
				(_gen(_int inclk1_input_frequency -3 0 18203(_ent((i 1000)))))
				(_type(_int ~STRING~13103 0 18204(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int gate_lock_signal 215 0 18204(_ent(_string \"no"\))))
				(_gen(_int gate_lock_counter -3 0 18205(_ent((i 0)))))
				(_gen(_int valid_lock_multiplier -3 0 18206(_ent((i 1)))))
				(_gen(_int invalid_lock_multiplier -3 0 18207(_ent((i 5)))))
				(_type(_int ~STRING~13104 0 18208(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int switch_over_type 216 0 18208(_ent(_string \"auto"\))))
				(_type(_int ~STRING~13105 0 18209(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int switch_over_on_lossclk 217 0 18209(_ent(_string \"off"\))))
				(_type(_int ~STRING~13106 0 18210(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int switch_over_on_gated_lock 218 0 18210(_ent(_string \"off"\))))
				(_type(_int ~STRING~13107 0 18211(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int enable_switch_over_counter 219 0 18211(_ent(_string \"off"\))))
				(_gen(_int switch_over_counter -3 0 18212(_ent((i 0)))))
				(_type(_int ~STRING~13108 0 18213(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int feedback_source 220 0 18213(_ent(_string \"extclk0"\))))
				(_gen(_int bandwidth -3 0 18214(_ent((i 0)))))
				(_type(_int ~STRING~13109 0 18215(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int bandwidth_type 221 0 18215(_ent(_string \"auto"\))))
				(_gen(_int spread_frequency -3 0 18216(_ent((i 0)))))
				(_type(_int ~STRING~13110 0 18217(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int down_spread 222 0 18217(_ent(_string \"0.0"\))))
				(_type(_int ~STRING~13111 0 18218(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int self_reset_on_gated_loss_lock 223 0 18218(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13112 0 18219(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int simulation_type 224 0 18219(_ent(_string \"functional"\))))
				(_type(_int ~STRING~13113 0 18220(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int family_name 225 0 18220(_ent(_string \"StratixII"\))))
				(_gen(_int clk0_output_frequency -2 0 18222(_ent((i 0)))))
				(_gen(_int clk0_multiply_by -3 0 18223(_ent((i 1)))))
				(_gen(_int clk0_divide_by -3 0 18224(_ent((i 1)))))
				(_type(_int ~STRING~13114 0 18225(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_phase_shift 226 0 18225(_ent(_string \"0"\))))
				(_gen(_int clk0_duty_cycle -3 0 18226(_ent((i 50)))))
				(_gen(_int clk1_output_frequency -2 0 18228(_ent((i 0)))))
				(_gen(_int clk1_multiply_by -3 0 18229(_ent((i 1)))))
				(_gen(_int clk1_divide_by -3 0 18230(_ent((i 1)))))
				(_type(_int ~STRING~13115 0 18231(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_phase_shift 227 0 18231(_ent(_string \"0"\))))
				(_gen(_int clk1_duty_cycle -3 0 18232(_ent((i 50)))))
				(_gen(_int clk2_output_frequency -2 0 18234(_ent((i 0)))))
				(_gen(_int clk2_multiply_by -3 0 18235(_ent((i 1)))))
				(_gen(_int clk2_divide_by -3 0 18236(_ent((i 1)))))
				(_type(_int ~STRING~13116 0 18237(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_phase_shift 228 0 18237(_ent(_string \"0"\))))
				(_gen(_int clk2_duty_cycle -3 0 18238(_ent((i 50)))))
				(_gen(_int clk3_multiply_by -3 0 18240(_ent((i 1)))))
				(_gen(_int clk3_divide_by -3 0 18241(_ent((i 1)))))
				(_type(_int ~STRING~13117 0 18242(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_phase_shift 229 0 18242(_ent(_string \"0"\))))
				(_gen(_int clk3_duty_cycle -3 0 18243(_ent((i 50)))))
				(_gen(_int clk4_multiply_by -3 0 18245(_ent((i 1)))))
				(_gen(_int clk4_divide_by -3 0 18246(_ent((i 1)))))
				(_type(_int ~STRING~13118 0 18247(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_phase_shift 230 0 18247(_ent(_string \"0"\))))
				(_gen(_int clk4_duty_cycle -3 0 18248(_ent((i 50)))))
				(_gen(_int clk5_multiply_by -3 0 18250(_ent((i 1)))))
				(_gen(_int clk5_divide_by -3 0 18251(_ent((i 1)))))
				(_type(_int ~STRING~13119 0 18252(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk5_phase_shift 231 0 18252(_ent(_string \"0"\))))
				(_gen(_int clk5_duty_cycle -3 0 18253(_ent((i 50)))))
				(_gen(_int vco_min -3 0 18255(_ent((i 0)))))
				(_gen(_int vco_max -3 0 18256(_ent((i 0)))))
				(_gen(_int vco_center -3 0 18257(_ent((i 0)))))
				(_gen(_int pfd_min -3 0 18258(_ent((i 0)))))
				(_gen(_int pfd_max -3 0 18259(_ent((i 0)))))
				(_gen(_int m_initial -3 0 18262(_ent((i 1)))))
				(_gen(_int m -3 0 18263(_ent((i 1)))))
				(_gen(_int n -3 0 18264(_ent((i 1)))))
				(_gen(_int m2 -3 0 18265(_ent((i 1)))))
				(_gen(_int n2 -3 0 18266(_ent((i 1)))))
				(_gen(_int ss -3 0 18267(_ent((i 0)))))
				(_gen(_int c0_high -3 0 18269(_ent((i 1)))))
				(_gen(_int c0_low -3 0 18270(_ent((i 1)))))
				(_gen(_int c0_initial -3 0 18271(_ent((i 1)))))
				(_type(_int ~STRING~13120 0 18272(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c0_mode 232 0 18272(_ent(_string \"bypass"\))))
				(_gen(_int c0_ph -3 0 18273(_ent((i 0)))))
				(_gen(_int c1_high -3 0 18275(_ent((i 1)))))
				(_gen(_int c1_low -3 0 18276(_ent((i 1)))))
				(_gen(_int c1_initial -3 0 18277(_ent((i 1)))))
				(_type(_int ~STRING~13121 0 18278(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c1_mode 233 0 18278(_ent(_string \"bypass"\))))
				(_gen(_int c1_ph -3 0 18279(_ent((i 0)))))
				(_gen(_int c2_high -3 0 18281(_ent((i 1)))))
				(_gen(_int c2_low -3 0 18282(_ent((i 1)))))
				(_gen(_int c2_initial -3 0 18283(_ent((i 1)))))
				(_type(_int ~STRING~13122 0 18284(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c2_mode 234 0 18284(_ent(_string \"bypass"\))))
				(_gen(_int c2_ph -3 0 18285(_ent((i 0)))))
				(_gen(_int c3_high -3 0 18287(_ent((i 1)))))
				(_gen(_int c3_low -3 0 18288(_ent((i 1)))))
				(_gen(_int c3_initial -3 0 18289(_ent((i 1)))))
				(_type(_int ~STRING~13123 0 18290(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c3_mode 235 0 18290(_ent(_string \"bypass"\))))
				(_gen(_int c3_ph -3 0 18291(_ent((i 0)))))
				(_gen(_int c4_high -3 0 18293(_ent((i 1)))))
				(_gen(_int c4_low -3 0 18294(_ent((i 1)))))
				(_gen(_int c4_initial -3 0 18295(_ent((i 1)))))
				(_type(_int ~STRING~13124 0 18296(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c4_mode 236 0 18296(_ent(_string \"bypass"\))))
				(_gen(_int c4_ph -3 0 18297(_ent((i 0)))))
				(_gen(_int c5_high -3 0 18299(_ent((i 1)))))
				(_gen(_int c5_low -3 0 18300(_ent((i 1)))))
				(_gen(_int c5_initial -3 0 18301(_ent((i 1)))))
				(_type(_int ~STRING~13125 0 18302(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c5_mode 237 0 18302(_ent(_string \"bypass"\))))
				(_gen(_int c5_ph -3 0 18303(_ent((i 0)))))
				(_gen(_int m_ph -3 0 18305(_ent((i 0)))))
				(_type(_int ~STRING~13126 0 18307(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c1_use_casc_in 238 0 18307(_ent(_string \"off"\))))
				(_type(_int ~STRING~13127 0 18308(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c2_use_casc_in 239 0 18308(_ent(_string \"off"\))))
				(_type(_int ~STRING~13128 0 18309(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c3_use_casc_in 240 0 18309(_ent(_string \"off"\))))
				(_type(_int ~STRING~13129 0 18310(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c4_use_casc_in 241 0 18310(_ent(_string \"off"\))))
				(_type(_int ~STRING~13130 0 18311(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c5_use_casc_in 242 0 18311(_ent(_string \"off"\))))
				(_gen(_int m_test_source -3 0 18313(_ent((i 5)))))
				(_gen(_int c0_test_source -3 0 18314(_ent((i 5)))))
				(_gen(_int c1_test_source -3 0 18315(_ent((i 5)))))
				(_gen(_int c2_test_source -3 0 18316(_ent((i 5)))))
				(_gen(_int c3_test_source -3 0 18317(_ent((i 5)))))
				(_gen(_int c4_test_source -3 0 18318(_ent((i 5)))))
				(_gen(_int c5_test_source -3 0 18319(_ent((i 5)))))
				(_type(_int ~STRING~13131 0 18321(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_counter 243 0 18321(_ent(_string \"c0"\))))
				(_type(_int ~STRING~13132 0 18322(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_counter 244 0 18322(_ent(_string \"c1"\))))
				(_type(_int ~STRING~13133 0 18323(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_counter 245 0 18323(_ent(_string \"c2"\))))
				(_type(_int ~STRING~13134 0 18324(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_counter 246 0 18324(_ent(_string \"c3"\))))
				(_type(_int ~STRING~13135 0 18325(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_counter 247 0 18325(_ent(_string \"c4"\))))
				(_type(_int ~STRING~13136 0 18326(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk5_counter 248 0 18326(_ent(_string \"c5"\))))
				(_type(_int ~STRING~13137 0 18328(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int enable0_counter 249 0 18328(_ent(_string \"c0"\))))
				(_type(_int ~STRING~13138 0 18329(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int enable1_counter 250 0 18329(_ent(_string \"c0"\))))
				(_type(_int ~STRING~13139 0 18330(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int sclkout0_phase_shift 251 0 18330(_ent(_string \"0"\))))
				(_type(_int ~STRING~13140 0 18331(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int sclkout1_phase_shift 252 0 18331(_ent(_string \"0"\))))
				(_gen(_int vco_multiply_by -3 0 18332(_ent((i 0)))))
				(_gen(_int vco_divide_by -3 0 18333(_ent((i 0)))))
				(_gen(_int charge_pump_current -3 0 18335(_ent((i 2)))))
				(_type(_int ~STRING~13141 0 18337(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int loop_filter_r 253 0 18337(_ent(_string \"1.0"\))))
				(_gen(_int loop_filter_c -2 0 18338(_ent((i 5)))))
				(_type(_int ~STRING~13142 0 18339(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int sim_gate_lock_device_behavior 254 0 18339(_ent(_string \"OFF"\))))
				(_port(_int inclk 194 0 18342(_ent (_in((_others(i 2)))))))
				(_port(_int fbin -4 0 18343(_ent (_in((i 2))))))
				(_port(_int ena -4 0 18344(_ent (_in((i 3))))))
				(_port(_int clkswitch -4 0 18345(_ent (_in((i 2))))))
				(_port(_int areset -4 0 18346(_ent (_in((i 2))))))
				(_port(_int pfdena -4 0 18347(_ent (_in((i 3))))))
				(_port(_int scanclk -4 0 18348(_ent (_in((i 3))))))
				(_port(_int scanread -4 0 18349(_ent (_in((i 3))))))
				(_port(_int scanwrite -4 0 18350(_ent (_in((i 3))))))
				(_port(_int scandata -4 0 18351(_ent (_in((i 3))))))
				(_port(_int testin 195 0 18352(_ent (_in((_others(i 2)))))))
				(_port(_int clk 196 0 18353(_ent (_out))))
				(_port(_int clkbad 194 0 18354(_ent (_out))))
				(_port(_int activeclock -4 0 18355(_ent (_out))))
				(_port(_int clkloss -4 0 18356(_ent (_out))))
				(_port(_int locked -4 0 18357(_ent (_out))))
				(_port(_int scandataout -4 0 18358(_ent (_out))))
				(_port(_int scandone -4 0 18359(_ent (_out))))
				(_port(_int enable0 -4 0 18362(_ent (_out))))
				(_port(_int enable1 -4 0 18363(_ent (_out))))
				(_port(_int sclkout 194 0 18364(_ent (_out))))
			)
		)
		(MF_stratixiii_pll
			(_object
				(_type(_int ~STRING~13149 0 18370(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int operation_mode 211 0 18370(_ent(_string \"normal"\))))
				(_type(_int ~STRING~13150 0 18371(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int pll_type 212 0 18371(_ent(_string \"auto"\))))
				(_type(_int ~STRING~13151 0 18372(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int compensate_clock 213 0 18372(_ent(_string \"clk0"\))))
				(_gen(_int inclk0_input_frequency -3 0 18373(_ent((i 1000)))))
				(_gen(_int inclk1_input_frequency -3 0 18374(_ent((i 1000)))))
				(_type(_int ~STRING~13152 0 18375(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int self_reset_on_loss_lock 214 0 18375(_ent(_string \"off"\))))
				(_type(_int ~STRING~13153 0 18376(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int switch_over_type 215 0 18376(_ent(_string \"auto"\))))
				(_type(_int ~STRING~13154 0 18377(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int enable_switch_over_counter 216 0 18377(_ent(_string \"off"\))))
				(_gen(_int switch_over_counter -3 0 18378(_ent((i 0)))))
				(_gen(_int bandwidth -3 0 18379(_ent((i 0)))))
				(_type(_int ~STRING~13155 0 18380(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int bandwidth_type 217 0 18380(_ent(_string \"auto"\))))
				(_gen(_int lock_high -3 0 18381(_ent((i 0)))))
				(_gen(_int lock_low -3 0 18382(_ent((i 0)))))
				(_type(_int ~STRING~13156 0 18383(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int lock_window_ui 218 0 18383(_ent(_string \" 0.05"\))))
				(_gen(_int lock_c -3 0 18384(_ent((i 4)))))
				(_type(_int ~STRING~13157 0 18385(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int simulation_type 219 0 18385(_ent(_string \"functional"\))))
				(_type(_int ~STRING~13158 0 18386(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int family_name 220 0 18386(_ent(_string \"StratixIII"\))))
				(_gen(_int clk0_output_frequency -2 0 18388(_ent((i 0)))))
				(_gen(_int clk0_multiply_by -3 0 18389(_ent((i 1)))))
				(_gen(_int clk0_divide_by -3 0 18390(_ent((i 1)))))
				(_type(_int ~STRING~13159 0 18391(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_phase_shift 221 0 18391(_ent(_string \"0"\))))
				(_gen(_int clk0_duty_cycle -3 0 18392(_ent((i 50)))))
				(_type(_int ~STRING~13160 0 18393(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_use_even_counter_mode 222 0 18393(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13161 0 18394(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_use_even_counter_value 223 0 18394(_ent(_string \"OFF"\))))
				(_gen(_int clk1_output_frequency -2 0 18396(_ent((i 0)))))
				(_gen(_int clk1_multiply_by -3 0 18397(_ent((i 1)))))
				(_gen(_int clk1_divide_by -3 0 18398(_ent((i 1)))))
				(_type(_int ~STRING~13162 0 18399(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_phase_shift 224 0 18399(_ent(_string \"0"\))))
				(_gen(_int clk1_duty_cycle -3 0 18400(_ent((i 50)))))
				(_type(_int ~STRING~13163 0 18401(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_use_even_counter_mode 225 0 18401(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13164 0 18402(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_use_even_counter_value 226 0 18402(_ent(_string \"OFF"\))))
				(_gen(_int clk2_output_frequency -2 0 18404(_ent((i 0)))))
				(_gen(_int clk2_multiply_by -3 0 18405(_ent((i 1)))))
				(_gen(_int clk2_divide_by -3 0 18406(_ent((i 1)))))
				(_type(_int ~STRING~13165 0 18407(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_phase_shift 227 0 18407(_ent(_string \"0"\))))
				(_gen(_int clk2_duty_cycle -3 0 18408(_ent((i 50)))))
				(_type(_int ~STRING~13166 0 18409(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_use_even_counter_mode 228 0 18409(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13167 0 18410(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_use_even_counter_value 229 0 18410(_ent(_string \"OFF"\))))
				(_gen(_int clk3_multiply_by -3 0 18412(_ent((i 1)))))
				(_gen(_int clk3_divide_by -3 0 18413(_ent((i 1)))))
				(_type(_int ~STRING~13168 0 18414(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_phase_shift 230 0 18414(_ent(_string \"0"\))))
				(_gen(_int clk3_duty_cycle -3 0 18415(_ent((i 50)))))
				(_type(_int ~STRING~13169 0 18416(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_use_even_counter_mode 231 0 18416(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13170 0 18417(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_use_even_counter_value 232 0 18417(_ent(_string \"OFF"\))))
				(_gen(_int clk4_multiply_by -3 0 18419(_ent((i 1)))))
				(_gen(_int clk4_divide_by -3 0 18420(_ent((i 1)))))
				(_type(_int ~STRING~13171 0 18421(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_phase_shift 233 0 18421(_ent(_string \"0"\))))
				(_gen(_int clk4_duty_cycle -3 0 18422(_ent((i 50)))))
				(_type(_int ~STRING~13172 0 18423(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_use_even_counter_mode 234 0 18423(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13173 0 18424(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_use_even_counter_value 235 0 18424(_ent(_string \"OFF"\))))
				(_gen(_int clk5_multiply_by -3 0 18426(_ent((i 1)))))
				(_gen(_int clk5_divide_by -3 0 18427(_ent((i 1)))))
				(_type(_int ~STRING~13174 0 18428(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk5_phase_shift 236 0 18428(_ent(_string \"0"\))))
				(_gen(_int clk5_duty_cycle -3 0 18429(_ent((i 50)))))
				(_type(_int ~STRING~13175 0 18430(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk5_use_even_counter_mode 237 0 18430(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13176 0 18431(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk5_use_even_counter_value 238 0 18431(_ent(_string \"OFF"\))))
				(_gen(_int clk6_multiply_by -3 0 18433(_ent((i 1)))))
				(_gen(_int clk6_divide_by -3 0 18434(_ent((i 1)))))
				(_type(_int ~STRING~13177 0 18435(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk6_phase_shift 239 0 18435(_ent(_string \"0"\))))
				(_gen(_int clk6_duty_cycle -3 0 18436(_ent((i 50)))))
				(_type(_int ~STRING~13178 0 18437(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk6_use_even_counter_mode 240 0 18437(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13179 0 18438(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk6_use_even_counter_value 241 0 18438(_ent(_string \"OFF"\))))
				(_gen(_int clk7_multiply_by -3 0 18440(_ent((i 1)))))
				(_gen(_int clk7_divide_by -3 0 18441(_ent((i 1)))))
				(_type(_int ~STRING~13180 0 18442(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk7_phase_shift 242 0 18442(_ent(_string \"0"\))))
				(_gen(_int clk7_duty_cycle -3 0 18443(_ent((i 50)))))
				(_type(_int ~STRING~13181 0 18444(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk7_use_even_counter_mode 243 0 18444(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13182 0 18445(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk7_use_even_counter_value 244 0 18445(_ent(_string \"OFF"\))))
				(_gen(_int clk8_multiply_by -3 0 18447(_ent((i 1)))))
				(_gen(_int clk8_divide_by -3 0 18448(_ent((i 1)))))
				(_type(_int ~STRING~13183 0 18449(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk8_phase_shift 245 0 18449(_ent(_string \"0"\))))
				(_gen(_int clk8_duty_cycle -3 0 18450(_ent((i 50)))))
				(_type(_int ~STRING~13184 0 18451(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk8_use_even_counter_mode 246 0 18451(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13185 0 18452(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk8_use_even_counter_value 247 0 18452(_ent(_string \"OFF"\))))
				(_gen(_int clk9_multiply_by -3 0 18454(_ent((i 1)))))
				(_gen(_int clk9_divide_by -3 0 18455(_ent((i 1)))))
				(_type(_int ~STRING~13186 0 18456(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk9_phase_shift 248 0 18456(_ent(_string \"0"\))))
				(_gen(_int clk9_duty_cycle -3 0 18457(_ent((i 50)))))
				(_type(_int ~STRING~13187 0 18458(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk9_use_even_counter_mode 249 0 18458(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13188 0 18459(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk9_use_even_counter_value 250 0 18459(_ent(_string \"OFF"\))))
				(_gen(_int vco_min -3 0 18461(_ent((i 0)))))
				(_gen(_int vco_max -3 0 18462(_ent((i 0)))))
				(_gen(_int vco_center -3 0 18463(_ent((i 0)))))
				(_gen(_int pfd_min -3 0 18464(_ent((i 0)))))
				(_gen(_int pfd_max -3 0 18465(_ent((i 0)))))
				(_gen(_int m_initial -3 0 18468(_ent((i 1)))))
				(_gen(_int m -3 0 18469(_ent((i 1)))))
				(_gen(_int n -3 0 18470(_ent((i 1)))))
				(_gen(_int c0_high -3 0 18472(_ent((i 1)))))
				(_gen(_int c0_low -3 0 18473(_ent((i 1)))))
				(_gen(_int c0_initial -3 0 18474(_ent((i 1)))))
				(_type(_int ~STRING~13189 0 18475(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c0_mode 251 0 18475(_ent(_string \"bypass"\))))
				(_gen(_int c0_ph -3 0 18476(_ent((i 0)))))
				(_gen(_int c1_high -3 0 18478(_ent((i 1)))))
				(_gen(_int c1_low -3 0 18479(_ent((i 1)))))
				(_gen(_int c1_initial -3 0 18480(_ent((i 1)))))
				(_type(_int ~STRING~13190 0 18481(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c1_mode 252 0 18481(_ent(_string \"bypass"\))))
				(_gen(_int c1_ph -3 0 18482(_ent((i 0)))))
				(_gen(_int c2_high -3 0 18484(_ent((i 1)))))
				(_gen(_int c2_low -3 0 18485(_ent((i 1)))))
				(_gen(_int c2_initial -3 0 18486(_ent((i 1)))))
				(_type(_int ~STRING~13191 0 18487(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c2_mode 253 0 18487(_ent(_string \"bypass"\))))
				(_gen(_int c2_ph -3 0 18488(_ent((i 0)))))
				(_gen(_int c3_high -3 0 18490(_ent((i 1)))))
				(_gen(_int c3_low -3 0 18491(_ent((i 1)))))
				(_gen(_int c3_initial -3 0 18492(_ent((i 1)))))
				(_type(_int ~STRING~13192 0 18493(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c3_mode 254 0 18493(_ent(_string \"bypass"\))))
				(_gen(_int c3_ph -3 0 18494(_ent((i 0)))))
				(_gen(_int c4_high -3 0 18496(_ent((i 1)))))
				(_gen(_int c4_low -3 0 18497(_ent((i 1)))))
				(_gen(_int c4_initial -3 0 18498(_ent((i 1)))))
				(_type(_int ~STRING~13193 0 18499(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c4_mode 255 0 18499(_ent(_string \"bypass"\))))
				(_gen(_int c4_ph -3 0 18500(_ent((i 0)))))
				(_gen(_int c5_high -3 0 18502(_ent((i 1)))))
				(_gen(_int c5_low -3 0 18503(_ent((i 1)))))
				(_gen(_int c5_initial -3 0 18504(_ent((i 1)))))
				(_type(_int ~STRING~13194 0 18505(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c5_mode 256 0 18505(_ent(_string \"bypass"\))))
				(_gen(_int c5_ph -3 0 18506(_ent((i 0)))))
				(_gen(_int c6_high -3 0 18508(_ent((i 1)))))
				(_gen(_int c6_low -3 0 18509(_ent((i 1)))))
				(_gen(_int c6_initial -3 0 18510(_ent((i 1)))))
				(_type(_int ~STRING~13195 0 18511(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c6_mode 257 0 18511(_ent(_string \"bypass"\))))
				(_gen(_int c6_ph -3 0 18512(_ent((i 0)))))
				(_gen(_int c7_high -3 0 18514(_ent((i 1)))))
				(_gen(_int c7_low -3 0 18515(_ent((i 1)))))
				(_gen(_int c7_initial -3 0 18516(_ent((i 1)))))
				(_type(_int ~STRING~13196 0 18517(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c7_mode 258 0 18517(_ent(_string \"bypass"\))))
				(_gen(_int c7_ph -3 0 18518(_ent((i 0)))))
				(_gen(_int c8_high -3 0 18520(_ent((i 1)))))
				(_gen(_int c8_low -3 0 18521(_ent((i 1)))))
				(_gen(_int c8_initial -3 0 18522(_ent((i 1)))))
				(_type(_int ~STRING~13197 0 18523(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c8_mode 259 0 18523(_ent(_string \"bypass"\))))
				(_gen(_int c8_ph -3 0 18524(_ent((i 0)))))
				(_gen(_int c9_high -3 0 18526(_ent((i 1)))))
				(_gen(_int c9_low -3 0 18527(_ent((i 1)))))
				(_gen(_int c9_initial -3 0 18528(_ent((i 1)))))
				(_type(_int ~STRING~13198 0 18529(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c9_mode 260 0 18529(_ent(_string \"bypass"\))))
				(_gen(_int c9_ph -3 0 18530(_ent((i 0)))))
				(_gen(_int m_ph -3 0 18532(_ent((i 0)))))
				(_type(_int ~STRING~13199 0 18534(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c1_use_casc_in 261 0 18534(_ent(_string \"off"\))))
				(_type(_int ~STRING~13200 0 18535(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c2_use_casc_in 262 0 18535(_ent(_string \"off"\))))
				(_type(_int ~STRING~13201 0 18536(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c3_use_casc_in 263 0 18536(_ent(_string \"off"\))))
				(_type(_int ~STRING~13202 0 18537(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c4_use_casc_in 264 0 18537(_ent(_string \"off"\))))
				(_type(_int ~STRING~13203 0 18538(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c5_use_casc_in 265 0 18538(_ent(_string \"off"\))))
				(_type(_int ~STRING~13204 0 18539(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c6_use_casc_in 266 0 18539(_ent(_string \"off"\))))
				(_type(_int ~STRING~13205 0 18540(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c7_use_casc_in 267 0 18540(_ent(_string \"off"\))))
				(_type(_int ~STRING~13206 0 18541(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c8_use_casc_in 268 0 18541(_ent(_string \"off"\))))
				(_type(_int ~STRING~13207 0 18542(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c9_use_casc_in 269 0 18542(_ent(_string \"off"\))))
				(_gen(_int m_test_source -3 0 18544(_ent((i -1)))))
				(_gen(_int c0_test_source -3 0 18545(_ent((i -1)))))
				(_gen(_int c1_test_source -3 0 18546(_ent((i -1)))))
				(_gen(_int c2_test_source -3 0 18547(_ent((i -1)))))
				(_gen(_int c3_test_source -3 0 18548(_ent((i -1)))))
				(_gen(_int c4_test_source -3 0 18549(_ent((i -1)))))
				(_gen(_int c5_test_source -3 0 18550(_ent((i -1)))))
				(_gen(_int c6_test_source -3 0 18551(_ent((i -1)))))
				(_gen(_int c7_test_source -3 0 18552(_ent((i -1)))))
				(_gen(_int c8_test_source -3 0 18553(_ent((i -1)))))
				(_gen(_int c9_test_source -3 0 18554(_ent((i -1)))))
				(_type(_int ~STRING~13208 0 18556(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_counter 270 0 18556(_ent(_string \"c0"\))))
				(_type(_int ~STRING~13209 0 18557(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_counter 271 0 18557(_ent(_string \"c1"\))))
				(_type(_int ~STRING~13210 0 18558(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_counter 272 0 18558(_ent(_string \"c2"\))))
				(_type(_int ~STRING~13211 0 18559(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_counter 273 0 18559(_ent(_string \"c3"\))))
				(_type(_int ~STRING~13212 0 18560(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_counter 274 0 18560(_ent(_string \"c4"\))))
				(_type(_int ~STRING~13213 0 18561(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk5_counter 275 0 18561(_ent(_string \"c5"\))))
				(_type(_int ~STRING~13214 0 18562(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk6_counter 276 0 18562(_ent(_string \"c6"\))))
				(_type(_int ~STRING~13215 0 18563(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk7_counter 277 0 18563(_ent(_string \"c7"\))))
				(_type(_int ~STRING~13216 0 18564(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk8_counter 278 0 18564(_ent(_string \"c8"\))))
				(_type(_int ~STRING~13217 0 18565(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk9_counter 279 0 18565(_ent(_string \"c9"\))))
				(_gen(_int vco_multiply_by -3 0 18567(_ent((i 0)))))
				(_gen(_int vco_divide_by -3 0 18568(_ent((i 0)))))
				(_gen(_int dpa_multiply_by -3 0 18570(_ent((i 0)))))
				(_gen(_int dpa_divide_by -3 0 18571(_ent((i 0)))))
				(_gen(_int dpa_divider -3 0 18572(_ent((i 0)))))
				(_type(_int ~STRING~13218 0 18574(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int vco_frequency_control 280 0 18574(_ent(_string \"AUTO"\))))
				(_gen(_int vco_phase_shift_step -2 0 18575(_ent((i 0)))))
				(_gen(_int charge_pump_current_bits -2 0 18576(_ent((i 9999)))))
				(_gen(_int loop_filter_c_bits -2 0 18577(_ent((i 9999)))))
				(_gen(_int loop_filter_r_bits -2 0 18578(_ent((i 9999)))))
				(_gen(_int charge_pump_current -3 0 18580(_ent((i 2)))))
				(_type(_int ~STRING~13219 0 18582(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int loop_filter_r 281 0 18582(_ent(_string \"1.0"\))))
				(_gen(_int loop_filter_c -2 0 18583(_ent((i 5)))))
				(_port(_int inclk 197 0 18586(_ent (_in((_others(i 2)))))))
				(_port(_int fbin -4 0 18587(_ent (_in((i 2))))))
				(_port(_int clkswitch -4 0 18588(_ent (_in((i 2))))))
				(_port(_int areset -4 0 18589(_ent (_in((i 2))))))
				(_port(_int pfdena -4 0 18590(_ent (_in((i 3))))))
				(_port(_int scanclk -4 0 18591(_ent (_in((i 3))))))
				(_port(_int scandata -4 0 18592(_ent (_in((i 3))))))
				(_port(_int scanclkena -4 0 18593(_ent (_in((i 3))))))
				(_port(_int configupdate -4 0 18594(_ent (_in((i 2))))))
				(_port(_int phasecounterselect 198 0 18595(_ent (_in((_others(i 2)))))))
				(_port(_int phaseupdown -4 0 18596(_ent (_in((i 2))))))
				(_port(_int phasestep -4 0 18597(_ent (_in((i 2))))))
				(_port(_int clk 199 0 18599(_ent (_out))))
				(_port(_int clkbad 197 0 18600(_ent (_out))))
				(_port(_int activeclock -4 0 18601(_ent (_out))))
				(_port(_int locked -4 0 18602(_ent (_out))))
				(_port(_int scandataout -4 0 18603(_ent (_out))))
				(_port(_int scandone -4 0 18604(_ent (_out))))
				(_port(_int phasedone -4 0 18605(_ent (_out))))
				(_port(_int vcooverrange -4 0 18606(_ent (_out))))
				(_port(_int vcounderrange -4 0 18607(_ent (_out))))
				(_port(_int fbout -4 0 18608(_ent (_out))))
			)
		)
		(MF_cycloneiii_pll
			(_object
				(_type(_int ~STRING~13224 0 18614(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int operation_mode 211 0 18614(_ent(_string \"normal"\))))
				(_type(_int ~STRING~13225 0 18615(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int pll_type 212 0 18615(_ent(_string \"auto"\))))
				(_type(_int ~STRING~13226 0 18616(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int compensate_clock 213 0 18616(_ent(_string \"clk0"\))))
				(_gen(_int inclk0_input_frequency -3 0 18617(_ent((i 1000)))))
				(_gen(_int inclk1_input_frequency -3 0 18618(_ent((i 1000)))))
				(_type(_int ~STRING~13227 0 18619(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int self_reset_on_loss_lock 214 0 18619(_ent(_string \"off"\))))
				(_type(_int ~STRING~13228 0 18620(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int switch_over_type 215 0 18620(_ent(_string \"auto"\))))
				(_type(_int ~STRING~13229 0 18621(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int enable_switch_over_counter 216 0 18621(_ent(_string \"off"\))))
				(_gen(_int switch_over_counter -3 0 18622(_ent((i 0)))))
				(_gen(_int bandwidth -3 0 18623(_ent((i 0)))))
				(_type(_int ~STRING~13230 0 18624(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int bandwidth_type 217 0 18624(_ent(_string \"auto"\))))
				(_gen(_int lock_high -3 0 18625(_ent((i 0)))))
				(_gen(_int lock_low -3 0 18626(_ent((i 0)))))
				(_type(_int ~STRING~13231 0 18627(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int lock_window_ui 218 0 18627(_ent(_string \"0.05"\))))
				(_gen(_int lock_c -3 0 18628(_ent((i 4)))))
				(_type(_int ~STRING~13232 0 18629(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int simulation_type 219 0 18629(_ent(_string \"functional"\))))
				(_type(_int ~STRING~13233 0 18630(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int family_name 220 0 18630(_ent(_string \"CycloneIII"\))))
				(_gen(_int clk0_output_frequency -2 0 18632(_ent((i 0)))))
				(_gen(_int clk0_multiply_by -3 0 18633(_ent((i 1)))))
				(_gen(_int clk0_divide_by -3 0 18634(_ent((i 1)))))
				(_type(_int ~STRING~13234 0 18635(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_phase_shift 221 0 18635(_ent(_string \"0"\))))
				(_gen(_int clk0_duty_cycle -3 0 18636(_ent((i 50)))))
				(_type(_int ~STRING~13235 0 18637(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_use_even_counter_mode 222 0 18637(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13236 0 18638(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_use_even_counter_value 223 0 18638(_ent(_string \"OFF"\))))
				(_gen(_int clk1_output_frequency -2 0 18640(_ent((i 0)))))
				(_gen(_int clk1_multiply_by -3 0 18641(_ent((i 1)))))
				(_gen(_int clk1_divide_by -3 0 18642(_ent((i 1)))))
				(_type(_int ~STRING~13237 0 18643(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_phase_shift 224 0 18643(_ent(_string \"0"\))))
				(_gen(_int clk1_duty_cycle -3 0 18644(_ent((i 50)))))
				(_type(_int ~STRING~13238 0 18645(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_use_even_counter_mode 225 0 18645(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13239 0 18646(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_use_even_counter_value 226 0 18646(_ent(_string \"OFF"\))))
				(_gen(_int clk2_output_frequency -2 0 18648(_ent((i 0)))))
				(_gen(_int clk2_multiply_by -3 0 18649(_ent((i 1)))))
				(_gen(_int clk2_divide_by -3 0 18650(_ent((i 1)))))
				(_type(_int ~STRING~13240 0 18651(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_phase_shift 227 0 18651(_ent(_string \"0"\))))
				(_gen(_int clk2_duty_cycle -3 0 18652(_ent((i 50)))))
				(_type(_int ~STRING~13241 0 18653(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_use_even_counter_mode 228 0 18653(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13242 0 18654(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_use_even_counter_value 229 0 18654(_ent(_string \"OFF"\))))
				(_gen(_int clk3_multiply_by -3 0 18656(_ent((i 1)))))
				(_gen(_int clk3_divide_by -3 0 18657(_ent((i 1)))))
				(_type(_int ~STRING~13243 0 18658(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_phase_shift 230 0 18658(_ent(_string \"0"\))))
				(_gen(_int clk3_duty_cycle -3 0 18659(_ent((i 50)))))
				(_type(_int ~STRING~13244 0 18660(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_use_even_counter_mode 231 0 18660(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13245 0 18661(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_use_even_counter_value 232 0 18661(_ent(_string \"OFF"\))))
				(_gen(_int clk4_multiply_by -3 0 18663(_ent((i 1)))))
				(_gen(_int clk4_divide_by -3 0 18664(_ent((i 1)))))
				(_type(_int ~STRING~13246 0 18665(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_phase_shift 233 0 18665(_ent(_string \"0"\))))
				(_gen(_int clk4_duty_cycle -3 0 18666(_ent((i 50)))))
				(_type(_int ~STRING~13247 0 18667(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_use_even_counter_mode 234 0 18667(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13248 0 18668(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_use_even_counter_value 235 0 18668(_ent(_string \"OFF"\))))
				(_gen(_int vco_min -3 0 18670(_ent((i 0)))))
				(_gen(_int vco_max -3 0 18671(_ent((i 0)))))
				(_gen(_int vco_center -3 0 18672(_ent((i 0)))))
				(_gen(_int pfd_min -3 0 18673(_ent((i 0)))))
				(_gen(_int pfd_max -3 0 18674(_ent((i 0)))))
				(_gen(_int m_initial -3 0 18677(_ent((i 1)))))
				(_gen(_int m -3 0 18678(_ent((i 1)))))
				(_gen(_int n -3 0 18679(_ent((i 1)))))
				(_gen(_int c0_high -3 0 18681(_ent((i 1)))))
				(_gen(_int c0_low -3 0 18682(_ent((i 1)))))
				(_gen(_int c0_initial -3 0 18683(_ent((i 1)))))
				(_type(_int ~STRING~13249 0 18684(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c0_mode 236 0 18684(_ent(_string \"bypass"\))))
				(_gen(_int c0_ph -3 0 18685(_ent((i 0)))))
				(_gen(_int c1_high -3 0 18687(_ent((i 1)))))
				(_gen(_int c1_low -3 0 18688(_ent((i 1)))))
				(_gen(_int c1_initial -3 0 18689(_ent((i 1)))))
				(_type(_int ~STRING~13250 0 18690(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c1_mode 237 0 18690(_ent(_string \"bypass"\))))
				(_gen(_int c1_ph -3 0 18691(_ent((i 0)))))
				(_gen(_int c2_high -3 0 18693(_ent((i 1)))))
				(_gen(_int c2_low -3 0 18694(_ent((i 1)))))
				(_gen(_int c2_initial -3 0 18695(_ent((i 1)))))
				(_type(_int ~STRING~13251 0 18696(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c2_mode 238 0 18696(_ent(_string \"bypass"\))))
				(_gen(_int c2_ph -3 0 18697(_ent((i 0)))))
				(_gen(_int c3_high -3 0 18699(_ent((i 1)))))
				(_gen(_int c3_low -3 0 18700(_ent((i 1)))))
				(_gen(_int c3_initial -3 0 18701(_ent((i 1)))))
				(_type(_int ~STRING~13252 0 18702(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c3_mode 239 0 18702(_ent(_string \"bypass"\))))
				(_gen(_int c3_ph -3 0 18703(_ent((i 0)))))
				(_gen(_int c4_high -3 0 18705(_ent((i 1)))))
				(_gen(_int c4_low -3 0 18706(_ent((i 1)))))
				(_gen(_int c4_initial -3 0 18707(_ent((i 1)))))
				(_type(_int ~STRING~13253 0 18708(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c4_mode 240 0 18708(_ent(_string \"bypass"\))))
				(_gen(_int c4_ph -3 0 18709(_ent((i 0)))))
				(_gen(_int m_ph -3 0 18711(_ent((i 0)))))
				(_type(_int ~STRING~13254 0 18713(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c1_use_casc_in 241 0 18713(_ent(_string \"off"\))))
				(_type(_int ~STRING~13255 0 18714(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c2_use_casc_in 242 0 18714(_ent(_string \"off"\))))
				(_type(_int ~STRING~13256 0 18715(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c3_use_casc_in 243 0 18715(_ent(_string \"off"\))))
				(_type(_int ~STRING~13257 0 18716(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c4_use_casc_in 244 0 18716(_ent(_string \"off"\))))
				(_gen(_int m_test_source -3 0 18718(_ent((i -1)))))
				(_gen(_int c0_test_source -3 0 18719(_ent((i -1)))))
				(_gen(_int c1_test_source -3 0 18720(_ent((i -1)))))
				(_gen(_int c2_test_source -3 0 18721(_ent((i -1)))))
				(_gen(_int c3_test_source -3 0 18722(_ent((i -1)))))
				(_gen(_int c4_test_source -3 0 18723(_ent((i -1)))))
				(_type(_int ~STRING~13258 0 18725(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_counter 245 0 18725(_ent(_string \"c0"\))))
				(_type(_int ~STRING~13259 0 18726(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_counter 246 0 18726(_ent(_string \"c1"\))))
				(_type(_int ~STRING~13260 0 18727(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_counter 247 0 18727(_ent(_string \"c2"\))))
				(_type(_int ~STRING~13261 0 18728(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_counter 248 0 18728(_ent(_string \"c3"\))))
				(_type(_int ~STRING~13262 0 18729(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_counter 249 0 18729(_ent(_string \"c4"\))))
				(_gen(_int vco_multiply_by -3 0 18731(_ent((i 0)))))
				(_gen(_int vco_divide_by -3 0 18732(_ent((i 0)))))
				(_type(_int ~STRING~13263 0 18734(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int vco_frequency_control 250 0 18734(_ent(_string \"AUTO"\))))
				(_gen(_int vco_phase_shift_step -2 0 18735(_ent((i 0)))))
				(_gen(_int charge_pump_current_bits -2 0 18736(_ent((i 9999)))))
				(_gen(_int loop_filter_c_bits -2 0 18737(_ent((i 9999)))))
				(_gen(_int loop_filter_r_bits -2 0 18738(_ent((i 9999)))))
				(_gen(_int charge_pump_current -3 0 18740(_ent((i 2)))))
				(_type(_int ~STRING~13264 0 18742(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int loop_filter_r 251 0 18742(_ent(_string \"1.0"\))))
				(_gen(_int loop_filter_c -2 0 18743(_ent((i 5)))))
				(_port(_int inclk 200 0 18746(_ent (_in((_others(i 2)))))))
				(_port(_int fbin -4 0 18747(_ent (_in((i 2))))))
				(_port(_int clkswitch -4 0 18748(_ent (_in((i 2))))))
				(_port(_int areset -4 0 18749(_ent (_in((i 2))))))
				(_port(_int pfdena -4 0 18750(_ent (_in((i 3))))))
				(_port(_int scanclk -4 0 18751(_ent (_in((i 3))))))
				(_port(_int scandata -4 0 18752(_ent (_in((i 3))))))
				(_port(_int scanclkena -4 0 18753(_ent (_in((i 3))))))
				(_port(_int configupdate -4 0 18754(_ent (_in((i 2))))))
				(_port(_int phasecounterselect 201 0 18755(_ent (_in((_others(i 2)))))))
				(_port(_int phaseupdown -4 0 18756(_ent (_in((i 2))))))
				(_port(_int phasestep -4 0 18757(_ent (_in((i 2))))))
				(_port(_int clk 202 0 18759(_ent (_out))))
				(_port(_int clkbad 200 0 18760(_ent (_out))))
				(_port(_int activeclock -4 0 18761(_ent (_out))))
				(_port(_int locked -4 0 18762(_ent (_out))))
				(_port(_int scandataout -4 0 18763(_ent (_out))))
				(_port(_int scandone -4 0 18764(_ent (_out))))
				(_port(_int phasedone -4 0 18765(_ent (_out))))
				(_port(_int vcooverrange -4 0 18766(_ent (_out))))
				(_port(_int vcounderrange -4 0 18767(_ent (_out))))
				(_port(_int fbout -4 0 18768(_ent (_out))))
			)
		)
		(MF_cycloneiiigl_pll
			(_object
				(_type(_int ~STRING~13267 0 18774(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int operation_mode 211 0 18774(_ent(_string \"normal"\))))
				(_type(_int ~STRING~13268 0 18775(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int pll_type 212 0 18775(_ent(_string \"auto"\))))
				(_type(_int ~STRING~13269 0 18776(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int compensate_clock 213 0 18776(_ent(_string \"clk0"\))))
				(_gen(_int inclk0_input_frequency -3 0 18777(_ent((i 1000)))))
				(_gen(_int inclk1_input_frequency -3 0 18778(_ent((i 1000)))))
				(_type(_int ~STRING~13270 0 18779(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int self_reset_on_loss_lock 214 0 18779(_ent(_string \"off"\))))
				(_type(_int ~STRING~13271 0 18780(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int switch_over_type 215 0 18780(_ent(_string \"auto"\))))
				(_type(_int ~STRING~13272 0 18781(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int enable_switch_over_counter 216 0 18781(_ent(_string \"off"\))))
				(_gen(_int switch_over_counter -3 0 18782(_ent((i 0)))))
				(_gen(_int bandwidth -3 0 18783(_ent((i 0)))))
				(_type(_int ~STRING~13273 0 18784(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int bandwidth_type 217 0 18784(_ent(_string \"auto"\))))
				(_gen(_int lock_high -3 0 18785(_ent((i 0)))))
				(_gen(_int lock_low -3 0 18786(_ent((i 0)))))
				(_type(_int ~STRING~13274 0 18787(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int lock_window_ui 218 0 18787(_ent(_string \"0.05"\))))
				(_gen(_int lock_c -3 0 18788(_ent((i 4)))))
				(_type(_int ~STRING~13275 0 18789(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int simulation_type 219 0 18789(_ent(_string \"functional"\))))
				(_type(_int ~STRING~13276 0 18790(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int family_name 220 0 18790(_ent(_string \"CycloneIIIGL"\))))
				(_type(_int ~STRING~13277 0 18791(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_hint 221 0 18791(_ent(_string \"unused"\))))
				(_gen(_int clk0_output_frequency -2 0 18793(_ent((i 0)))))
				(_gen(_int clk0_multiply_by -3 0 18794(_ent((i 1)))))
				(_gen(_int clk0_divide_by -3 0 18795(_ent((i 1)))))
				(_type(_int ~STRING~13278 0 18796(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_phase_shift 222 0 18796(_ent(_string \"0"\))))
				(_gen(_int clk0_duty_cycle -3 0 18797(_ent((i 50)))))
				(_type(_int ~STRING~13279 0 18798(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_use_even_counter_mode 223 0 18798(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13280 0 18799(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_use_even_counter_value 224 0 18799(_ent(_string \"OFF"\))))
				(_gen(_int clk1_output_frequency -2 0 18801(_ent((i 0)))))
				(_gen(_int clk1_multiply_by -3 0 18802(_ent((i 1)))))
				(_gen(_int clk1_divide_by -3 0 18803(_ent((i 1)))))
				(_type(_int ~STRING~13281 0 18804(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_phase_shift 225 0 18804(_ent(_string \"0"\))))
				(_gen(_int clk1_duty_cycle -3 0 18805(_ent((i 50)))))
				(_type(_int ~STRING~13282 0 18806(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_use_even_counter_mode 226 0 18806(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13283 0 18807(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_use_even_counter_value 227 0 18807(_ent(_string \"OFF"\))))
				(_gen(_int clk2_output_frequency -2 0 18809(_ent((i 0)))))
				(_gen(_int clk2_multiply_by -3 0 18810(_ent((i 1)))))
				(_gen(_int clk2_divide_by -3 0 18811(_ent((i 1)))))
				(_type(_int ~STRING~13284 0 18812(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_phase_shift 228 0 18812(_ent(_string \"0"\))))
				(_gen(_int clk2_duty_cycle -3 0 18813(_ent((i 50)))))
				(_type(_int ~STRING~13285 0 18814(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_use_even_counter_mode 229 0 18814(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13286 0 18815(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_use_even_counter_value 230 0 18815(_ent(_string \"OFF"\))))
				(_gen(_int clk3_multiply_by -3 0 18817(_ent((i 1)))))
				(_gen(_int clk3_divide_by -3 0 18818(_ent((i 1)))))
				(_type(_int ~STRING~13287 0 18819(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_phase_shift 231 0 18819(_ent(_string \"0"\))))
				(_gen(_int clk3_duty_cycle -3 0 18820(_ent((i 50)))))
				(_type(_int ~STRING~13288 0 18821(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_use_even_counter_mode 232 0 18821(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13289 0 18822(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_use_even_counter_value 233 0 18822(_ent(_string \"OFF"\))))
				(_gen(_int clk4_multiply_by -3 0 18824(_ent((i 1)))))
				(_gen(_int clk4_divide_by -3 0 18825(_ent((i 1)))))
				(_type(_int ~STRING~13290 0 18826(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_phase_shift 234 0 18826(_ent(_string \"0"\))))
				(_gen(_int clk4_duty_cycle -3 0 18827(_ent((i 50)))))
				(_type(_int ~STRING~13291 0 18828(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_use_even_counter_mode 235 0 18828(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13292 0 18829(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_use_even_counter_value 236 0 18829(_ent(_string \"OFF"\))))
				(_gen(_int vco_min -3 0 18831(_ent((i 0)))))
				(_gen(_int vco_max -3 0 18832(_ent((i 0)))))
				(_gen(_int vco_center -3 0 18833(_ent((i 0)))))
				(_gen(_int dpa_multiply_by -3 0 18834(_ent((i 0)))))
				(_gen(_int dpa_divide_by -3 0 18835(_ent((i 0)))))
				(_gen(_int dpa_divider -3 0 18836(_ent((i 0)))))
				(_gen(_int pfd_min -3 0 18837(_ent((i 0)))))
				(_gen(_int pfd_max -3 0 18838(_ent((i 0)))))
				(_gen(_int m_initial -3 0 18841(_ent((i 1)))))
				(_gen(_int m -3 0 18842(_ent((i 1)))))
				(_gen(_int n -3 0 18843(_ent((i 1)))))
				(_gen(_int c0_high -3 0 18845(_ent((i 1)))))
				(_gen(_int c0_low -3 0 18846(_ent((i 1)))))
				(_gen(_int c0_initial -3 0 18847(_ent((i 1)))))
				(_type(_int ~STRING~13293 0 18848(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c0_mode 237 0 18848(_ent(_string \"bypass"\))))
				(_gen(_int c0_ph -3 0 18849(_ent((i 0)))))
				(_gen(_int c1_high -3 0 18851(_ent((i 1)))))
				(_gen(_int c1_low -3 0 18852(_ent((i 1)))))
				(_gen(_int c1_initial -3 0 18853(_ent((i 1)))))
				(_type(_int ~STRING~13294 0 18854(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c1_mode 238 0 18854(_ent(_string \"bypass"\))))
				(_gen(_int c1_ph -3 0 18855(_ent((i 0)))))
				(_gen(_int c2_high -3 0 18857(_ent((i 1)))))
				(_gen(_int c2_low -3 0 18858(_ent((i 1)))))
				(_gen(_int c2_initial -3 0 18859(_ent((i 1)))))
				(_type(_int ~STRING~13295 0 18860(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c2_mode 239 0 18860(_ent(_string \"bypass"\))))
				(_gen(_int c2_ph -3 0 18861(_ent((i 0)))))
				(_gen(_int c3_high -3 0 18863(_ent((i 1)))))
				(_gen(_int c3_low -3 0 18864(_ent((i 1)))))
				(_gen(_int c3_initial -3 0 18865(_ent((i 1)))))
				(_type(_int ~STRING~13296 0 18866(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c3_mode 240 0 18866(_ent(_string \"bypass"\))))
				(_gen(_int c3_ph -3 0 18867(_ent((i 0)))))
				(_gen(_int c4_high -3 0 18869(_ent((i 1)))))
				(_gen(_int c4_low -3 0 18870(_ent((i 1)))))
				(_gen(_int c4_initial -3 0 18871(_ent((i 1)))))
				(_type(_int ~STRING~13297 0 18872(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c4_mode 241 0 18872(_ent(_string \"bypass"\))))
				(_gen(_int c4_ph -3 0 18873(_ent((i 0)))))
				(_gen(_int m_ph -3 0 18875(_ent((i 0)))))
				(_type(_int ~STRING~13298 0 18877(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c1_use_casc_in 242 0 18877(_ent(_string \"off"\))))
				(_type(_int ~STRING~13299 0 18878(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c2_use_casc_in 243 0 18878(_ent(_string \"off"\))))
				(_type(_int ~STRING~13300 0 18879(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c3_use_casc_in 244 0 18879(_ent(_string \"off"\))))
				(_type(_int ~STRING~13301 0 18880(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int c4_use_casc_in 245 0 18880(_ent(_string \"off"\))))
				(_gen(_int m_test_source -3 0 18882(_ent((i -1)))))
				(_gen(_int c0_test_source -3 0 18883(_ent((i -1)))))
				(_gen(_int c1_test_source -3 0 18884(_ent((i -1)))))
				(_gen(_int c2_test_source -3 0 18885(_ent((i -1)))))
				(_gen(_int c3_test_source -3 0 18886(_ent((i -1)))))
				(_gen(_int c4_test_source -3 0 18887(_ent((i -1)))))
				(_type(_int ~STRING~13302 0 18889(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_counter 246 0 18889(_ent(_string \"c0"\))))
				(_type(_int ~STRING~13303 0 18890(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_counter 247 0 18890(_ent(_string \"c1"\))))
				(_type(_int ~STRING~13304 0 18891(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_counter 248 0 18891(_ent(_string \"c2"\))))
				(_type(_int ~STRING~13305 0 18892(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_counter 249 0 18892(_ent(_string \"c3"\))))
				(_type(_int ~STRING~13306 0 18893(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_counter 250 0 18893(_ent(_string \"c4"\))))
				(_gen(_int vco_multiply_by -3 0 18895(_ent((i 0)))))
				(_gen(_int vco_divide_by -3 0 18896(_ent((i 0)))))
				(_type(_int ~STRING~13307 0 18898(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int vco_frequency_control 251 0 18898(_ent(_string \"AUTO"\))))
				(_gen(_int vco_phase_shift_step -2 0 18899(_ent((i 0)))))
				(_gen(_int charge_pump_current_bits -2 0 18900(_ent((i 9999)))))
				(_gen(_int loop_filter_c_bits -2 0 18901(_ent((i 9999)))))
				(_gen(_int loop_filter_r_bits -2 0 18902(_ent((i 9999)))))
				(_gen(_int charge_pump_current -3 0 18904(_ent((i 2)))))
				(_type(_int ~STRING~13308 0 18906(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int loop_filter_r 252 0 18906(_ent(_string \"1.0"\))))
				(_gen(_int loop_filter_c -2 0 18907(_ent((i 5)))))
				(_port(_int inclk 203 0 18910(_ent (_in((_others(i 2)))))))
				(_port(_int fbin -4 0 18911(_ent (_in((i 2))))))
				(_port(_int clkswitch -4 0 18912(_ent (_in((i 2))))))
				(_port(_int areset -4 0 18913(_ent (_in((i 2))))))
				(_port(_int pfdena -4 0 18914(_ent (_in((i 3))))))
				(_port(_int scanclk -4 0 18915(_ent (_in((i 3))))))
				(_port(_int scandata -4 0 18916(_ent (_in((i 3))))))
				(_port(_int scanclkena -4 0 18917(_ent (_in((i 3))))))
				(_port(_int configupdate -4 0 18918(_ent (_in((i 2))))))
				(_port(_int phasecounterselect 204 0 18919(_ent (_in((_others(i 2)))))))
				(_port(_int phaseupdown -4 0 18920(_ent (_in((i 2))))))
				(_port(_int phasestep -4 0 18921(_ent (_in((i 2))))))
				(_port(_int clk 205 0 18923(_ent (_out))))
				(_port(_int clkbad 203 0 18924(_ent (_out))))
				(_port(_int activeclock -4 0 18925(_ent (_out))))
				(_port(_int locked -4 0 18926(_ent (_out))))
				(_port(_int scandataout -4 0 18927(_ent (_out))))
				(_port(_int scandone -4 0 18928(_ent (_out))))
				(_port(_int phasedone -4 0 18929(_ent (_out))))
				(_port(_int vcooverrange -4 0 18930(_ent (_out))))
				(_port(_int vcounderrange -4 0 18931(_ent (_out))))
				(_port(_int fbout -4 0 18932(_ent (_out))))
				(_port(_int fref -4 0 18933(_ent (_out))))
				(_port(_int icdrclk -4 0 18934(_ent (_out))))
			)
		)
		(pll_iobuf
			(_object
				(_port(_int i -4 0 18940(_ent (_in))))
				(_port(_int oe -4 0 18941(_ent (_in))))
				(_port(_int io -4 0 18942(_ent (_inout))))
				(_port(_int o -4 0 18943(_ent (_out))))
			)
		)
	)
	(_generate phasecounterselect3 0 19236(_if 83)
		(_object
			(_prcs
				(line__19237(_arch 24 0 19237(_assignment(_trgt(63(3))))))
			)
		)
	)
	(_generate CLK5 0 19260(_if 84)
		(_object
			(_prcs
				(line__19261(_arch 33 0 19261(_assignment(_trgt(20(5)))(_sens(52(5))))))
			)
		)
	)
	(_generate CLK5TO6 0 19265(_if 85)
		(_object
			(_prcs
				(line__19266(_arch 34 0 19266(_assignment(_trgt(20(5)))(_sens(52(5))))))
				(line__19268(_arch 35 0 19268(_assignment(_trgt(20(6)))(_sens(52(6))))))
			)
		)
	)
	(_generate CLK5TO9 0 19272(_if 86)
		(_object
			(_prcs
				(line__19273(_arch 36 0 19273(_assignment(_trgt(20(5)))(_sens(52(5))))))
				(line__19276(_arch 37 0 19276(_assignment(_trgt(20(6)))(_sens(52(6))))))
				(line__19278(_arch 38 0 19278(_assignment(_trgt(20(7)))(_sens(52(7))))))
				(line__19280(_arch 39 0 19280(_assignment(_trgt(20(8)))(_sens(52(8))))))
				(line__19282(_arch 40 0 19282(_assignment(_trgt(20(9)))(_sens(52(9))))))
			)
		)
	)
	(_generate STRATIX_ALTPLL 0 19341(_if 87)
		(_inst M0 0 19343(_comp MF_stratix_pll)
			(_gen
				((operation_mode)(_code 88))
				((pll_type)(_code 89))
				((qualify_conf_done)(_code 90))
				((compensate_clock)(_code 91))
				((scan_chain)(_code 92))
				((primary_clock)(_code 93))
				((inclk0_input_frequency)(_code 94))
				((inclk1_input_frequency)(_code 95))
				((gate_lock_signal)(_code 96))
				((gate_lock_counter)(_code 97))
				((valid_lock_multiplier)(_code 98))
				((invalid_lock_multiplier)(_code 99))
				((switch_over_on_lossclk)(_code 100))
				((switch_over_on_gated_lock)(_code 101))
				((enable_switch_over_counter)(_code 102))
				((switch_over_counter)(_code 103))
				((feedback_source)(_code 104))
				((bandwidth)(_code 105))
				((bandwidth_type)(_code 106))
				((spread_frequency)(_code 107))
				((down_spread)(_code 108))
				((simulation_type)(_code 109))
				((skip_vco)(_code 110))
				((family_name)(_code 111))
				((clk0_multiply_by)(_code 112))
				((clk0_divide_by)(_code 113))
				((clk0_phase_shift)(_code 114))
				((clk0_time_delay)(_code 115))
				((clk0_duty_cycle)(_code 116))
				((clk1_multiply_by)(_code 117))
				((clk1_divide_by)(_code 118))
				((clk1_phase_shift)(_code 119))
				((clk1_time_delay)(_code 120))
				((clk1_duty_cycle)(_code 121))
				((clk2_multiply_by)(_code 122))
				((clk2_divide_by)(_code 123))
				((clk2_phase_shift)(_code 124))
				((clk2_time_delay)(_code 125))
				((clk2_duty_cycle)(_code 126))
				((clk3_multiply_by)(_code 127))
				((clk3_divide_by)(_code 128))
				((clk3_phase_shift)(_code 129))
				((clk3_time_delay)(_code 130))
				((clk3_duty_cycle)(_code 131))
				((clk4_multiply_by)(_code 132))
				((clk4_divide_by)(_code 133))
				((clk4_phase_shift)(_code 134))
				((clk4_time_delay)(_code 135))
				((clk4_duty_cycle)(_code 136))
				((clk5_multiply_by)(_code 137))
				((clk5_divide_by)(_code 138))
				((clk5_phase_shift)(_code 139))
				((clk5_time_delay)(_code 140))
				((clk5_duty_cycle)(_code 141))
				((extclk0_multiply_by)(_code 142))
				((extclk0_divide_by)(_code 143))
				((extclk0_phase_shift)(_code 144))
				((extclk0_time_delay)(_code 145))
				((extclk0_duty_cycle)(_code 146))
				((extclk1_multiply_by)(_code 147))
				((extclk1_divide_by)(_code 148))
				((extclk1_phase_shift)(_code 149))
				((extclk1_time_delay)(_code 150))
				((extclk1_duty_cycle)(_code 151))
				((extclk2_multiply_by)(_code 152))
				((extclk2_divide_by)(_code 153))
				((extclk2_phase_shift)(_code 154))
				((extclk2_time_delay)(_code 155))
				((extclk2_duty_cycle)(_code 156))
				((extclk3_multiply_by)(_code 157))
				((extclk3_divide_by)(_code 158))
				((extclk3_phase_shift)(_code 159))
				((extclk3_time_delay)(_code 160))
				((extclk3_duty_cycle)(_code 161))
				((vco_min)(_code 162))
				((vco_max)(_code 163))
				((vco_center)(_code 164))
				((pfd_min)(_code 165))
				((pfd_max)(_code 166))
				((m_initial)(_code 167))
				((m)(_code 168))
				((n)(_code 169))
				((m2)(_code 170))
				((n2)(_code 171))
				((ss)(_code 172))
				((l0_high)(_code 173))
				((l0_low)(_code 174))
				((l0_initial)(_code 175))
				((l0_mode)(_code 176))
				((l0_ph)(_code 177))
				((l0_time_delay)(_code 178))
				((l1_high)(_code 179))
				((l1_low)(_code 180))
				((l1_initial)(_code 181))
				((l1_mode)(_code 182))
				((l1_ph)(_code 183))
				((l1_time_delay)(_code 184))
				((g0_high)(_code 185))
				((g0_low)(_code 186))
				((g0_initial)(_code 187))
				((g0_mode)(_code 188))
				((g0_ph)(_code 189))
				((g0_time_delay)(_code 190))
				((g1_high)(_code 191))
				((g1_low)(_code 192))
				((g1_initial)(_code 193))
				((g1_mode)(_code 194))
				((g1_ph)(_code 195))
				((g1_time_delay)(_code 196))
				((g2_high)(_code 197))
				((g2_low)(_code 198))
				((g2_initial)(_code 199))
				((g2_mode)(_code 200))
				((g2_ph)(_code 201))
				((g2_time_delay)(_code 202))
				((g3_high)(_code 203))
				((g3_low)(_code 204))
				((g3_initial)(_code 205))
				((g3_mode)(_code 206))
				((g3_ph)(_code 207))
				((g3_time_delay)(_code 208))
				((e0_high)(_code 209))
				((e0_low)(_code 210))
				((e0_initial)(_code 211))
				((e0_mode)(_code 212))
				((e0_ph)(_code 213))
				((e0_time_delay)(_code 214))
				((e1_high)(_code 215))
				((e1_low)(_code 216))
				((e1_initial)(_code 217))
				((e1_mode)(_code 218))
				((e1_ph)(_code 219))
				((e1_time_delay)(_code 220))
				((e2_high)(_code 221))
				((e2_low)(_code 222))
				((e2_initial)(_code 223))
				((e2_mode)(_code 224))
				((e2_ph)(_code 225))
				((e2_time_delay)(_code 226))
				((e3_high)(_code 227))
				((e3_low)(_code 228))
				((e3_initial)(_code 229))
				((e3_mode)(_code 230))
				((e3_ph)(_code 231))
				((e3_time_delay)(_code 232))
				((m_ph)(_code 233))
				((m_time_delay)(_code 234))
				((n_time_delay)(_code 235))
				((extclk0_counter)(_code 236))
				((extclk1_counter)(_code 237))
				((extclk2_counter)(_code 238))
				((extclk3_counter)(_code 239))
				((clk0_counter)(_code 240))
				((clk1_counter)(_code 241))
				((clk2_counter)(_code 242))
				((clk3_counter)(_code 243))
				((clk4_counter)(_code 244))
				((clk5_counter)(_code 245))
				((enable0_counter)(_code 246))
				((enable1_counter)(_code 247))
				((charge_pump_current)(_code 248))
				((loop_filter_r)(_code 249))
				((loop_filter_c)(_code 250))
			)
			(_port
				((inclk)(inclk))
				((fbin)(fbin_wire))
				((ena)(pllena_wire))
				((clkswitch)(clkswitch_wire))
				((areset)(areset_wire))
				((pfdena)(pfdena_wire))
				((clkena)(clkena_wire))
				((extclkena)(extclkena_wire))
				((scanclk)(scanclk_wire))
				((scanaclr)(scanaclr_wire))
				((scandata)(scandata_wire))
				((clk(5))(clk_wire(5)))
				((clk(4))(clk_wire(4)))
				((clk(3))(clk_wire(3)))
				((clk(2))(clk_wire(2)))
				((clk(1))(clk_wire(1)))
				((clk(0))(clk_wire(0)))
				((extclk)(extclk_wire))
				((clkbad)(clkbad_wire))
				((activeclock)(activeclock_wire))
				((clkloss)(clkloss_wire))
				((locked)(locked_tmp))
				((scandataout)(scandataout_wire))
				((comparator)(comparator))
				((enable0)(enable0))
				((enable1)(enable1))
			)
			(_use(_ent . MF_stratix_pll)
				(_gen
					((operation_mode)(_code 251))
					((qualify_conf_done)(_code 252))
					((compensate_clock)(_code 253))
					((pll_type)(_code 254))
					((scan_chain)(_code 255))
					((clk0_multiply_by)(_code 256))
					((clk0_divide_by)(_code 257))
					((clk0_phase_shift)(_code 258))
					((clk0_time_delay)(_code 259))
					((clk0_duty_cycle)(_code 260))
					((clk1_multiply_by)(_code 261))
					((clk1_divide_by)(_code 262))
					((clk1_phase_shift)(_code 263))
					((clk1_time_delay)(_code 264))
					((clk1_duty_cycle)(_code 265))
					((clk2_multiply_by)(_code 266))
					((clk2_divide_by)(_code 267))
					((clk2_phase_shift)(_code 268))
					((clk2_time_delay)(_code 269))
					((clk2_duty_cycle)(_code 270))
					((clk3_multiply_by)(_code 271))
					((clk3_divide_by)(_code 272))
					((clk3_phase_shift)(_code 273))
					((clk3_time_delay)(_code 274))
					((clk3_duty_cycle)(_code 275))
					((clk4_multiply_by)(_code 276))
					((clk4_divide_by)(_code 277))
					((clk4_phase_shift)(_code 278))
					((clk4_time_delay)(_code 279))
					((clk4_duty_cycle)(_code 280))
					((clk5_multiply_by)(_code 281))
					((clk5_divide_by)(_code 282))
					((clk5_phase_shift)(_code 283))
					((clk5_time_delay)(_code 284))
					((clk5_duty_cycle)(_code 285))
					((extclk0_multiply_by)(_code 286))
					((extclk0_divide_by)(_code 287))
					((extclk0_phase_shift)(_code 288))
					((extclk0_time_delay)(_code 289))
					((extclk0_duty_cycle)(_code 290))
					((extclk1_multiply_by)(_code 291))
					((extclk1_divide_by)(_code 292))
					((extclk1_phase_shift)(_code 293))
					((extclk1_time_delay)(_code 294))
					((extclk1_duty_cycle)(_code 295))
					((extclk2_multiply_by)(_code 296))
					((extclk2_divide_by)(_code 297))
					((extclk2_phase_shift)(_code 298))
					((extclk2_time_delay)(_code 299))
					((extclk2_duty_cycle)(_code 300))
					((extclk3_multiply_by)(_code 301))
					((extclk3_divide_by)(_code 302))
					((extclk3_phase_shift)(_code 303))
					((extclk3_time_delay)(_code 304))
					((extclk3_duty_cycle)(_code 305))
					((primary_clock)(_code 306))
					((inclk0_input_frequency)(_code 307))
					((inclk1_input_frequency)(_code 308))
					((gate_lock_signal)(_code 309))
					((gate_lock_counter)(_code 310))
					((valid_lock_multiplier)(_code 311))
					((invalid_lock_multiplier)(_code 312))
					((switch_over_on_lossclk)(_code 313))
					((switch_over_on_gated_lock)(_code 314))
					((switch_over_counter)(_code 315))
					((enable_switch_over_counter)(_code 316))
					((feedback_source)(_code 317))
					((bandwidth_type)(_code 318))
					((bandwidth)(_code 319))
					((spread_frequency)(_code 320))
					((down_spread)(_code 321))
					((pfd_min)(_code 322))
					((pfd_max)(_code 323))
					((vco_min)(_code 324))
					((vco_max)(_code 325))
					((vco_center)(_code 326))
					((m_initial)(_code 327))
					((m)(_code 328))
					((n)(_code 329))
					((m2)(_code 330))
					((n2)(_code 331))
					((ss)(_code 332))
					((l0_high)(_code 333))
					((l0_low)(_code 334))
					((l0_initial)(_code 335))
					((l0_mode)(_code 336))
					((l0_ph)(_code 337))
					((l0_time_delay)(_code 338))
					((l1_high)(_code 339))
					((l1_low)(_code 340))
					((l1_initial)(_code 341))
					((l1_mode)(_code 342))
					((l1_ph)(_code 343))
					((l1_time_delay)(_code 344))
					((g0_high)(_code 345))
					((g0_low)(_code 346))
					((g0_initial)(_code 347))
					((g0_mode)(_code 348))
					((g0_ph)(_code 349))
					((g0_time_delay)(_code 350))
					((g1_high)(_code 351))
					((g1_low)(_code 352))
					((g1_initial)(_code 353))
					((g1_mode)(_code 354))
					((g1_ph)(_code 355))
					((g1_time_delay)(_code 356))
					((g2_high)(_code 357))
					((g2_low)(_code 358))
					((g2_initial)(_code 359))
					((g2_mode)(_code 360))
					((g2_ph)(_code 361))
					((g2_time_delay)(_code 362))
					((g3_high)(_code 363))
					((g3_low)(_code 364))
					((g3_initial)(_code 365))
					((g3_mode)(_code 366))
					((g3_ph)(_code 367))
					((g3_time_delay)(_code 368))
					((e0_high)(_code 369))
					((e0_low)(_code 370))
					((e0_initial)(_code 371))
					((e0_mode)(_code 372))
					((e0_ph)(_code 373))
					((e0_time_delay)(_code 374))
					((e1_high)(_code 375))
					((e1_low)(_code 376))
					((e1_initial)(_code 377))
					((e1_mode)(_code 378))
					((e1_ph)(_code 379))
					((e1_time_delay)(_code 380))
					((e2_high)(_code 381))
					((e2_low)(_code 382))
					((e2_initial)(_code 383))
					((e2_mode)(_code 384))
					((e2_ph)(_code 385))
					((e2_time_delay)(_code 386))
					((e3_high)(_code 387))
					((e3_low)(_code 388))
					((e3_initial)(_code 389))
					((e3_mode)(_code 390))
					((e3_ph)(_code 391))
					((e3_time_delay)(_code 392))
					((m_ph)(_code 393))
					((m_time_delay)(_code 394))
					((n_time_delay)(_code 395))
					((extclk0_counter)(_code 396))
					((extclk1_counter)(_code 397))
					((extclk2_counter)(_code 398))
					((extclk3_counter)(_code 399))
					((clk0_counter)(_code 400))
					((clk1_counter)(_code 401))
					((clk2_counter)(_code 402))
					((clk3_counter)(_code 403))
					((clk4_counter)(_code 404))
					((clk5_counter)(_code 405))
					((enable0_counter)(_code 406))
					((enable1_counter)(_code 407))
					((charge_pump_current)(_code 408))
					((loop_filter_r)(_code 409))
					((loop_filter_c)(_code 410))
					((simulation_type)(_code 411))
					((family_name)(_code 412))
					((skip_vco)(_code 413))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((clkena)(clkena))
					((extclkena)(extclkena))
					((scanaclr)(scanaclr))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((clk)(clk))
					((extclk)(extclk))
					((clkbad)(clkbad))
					((activeclock)(activeclock))
					((locked)(locked))
					((clkloss)(clkloss))
					((scandataout)(scandataout))
					((comparator)(comparator))
					((enable0)(enable0))
					((enable1)(enable1))
				)
			)
		)
	)
	(_generate STRATIXII_ALTPLL 0 19548(_if 414)
		(_inst M1 0 19551(_comp MF_stratixii_pll)
			(_gen
				((operation_mode)(_code 415))
				((pll_type)(_code 416))
				((qualify_conf_done)(_code 417))
				((compensate_clock)(_code 418))
				((inclk0_input_frequency)(_code 419))
				((inclk1_input_frequency)(_code 420))
				((gate_lock_signal)(_code 421))
				((gate_lock_counter)(_code 422))
				((valid_lock_multiplier)(_code 423))
				((invalid_lock_multiplier)(_code 424))
				((switch_over_type)(_code 425))
				((switch_over_on_lossclk)(_code 426))
				((switch_over_on_gated_lock)(_code 427))
				((enable_switch_over_counter)(_code 428))
				((switch_over_counter)(_code 429))
				((feedback_source)(_code 430))
				((bandwidth)(_code 431))
				((bandwidth_type)(_code 432))
				((spread_frequency)(_code 433))
				((down_spread)(_code 434))
				((self_reset_on_gated_loss_lock)(_code 435))
				((simulation_type)(_code 436))
				((family_name)(_code 437))
				((clk0_multiply_by)(_code 438))
				((clk0_divide_by)(_code 439))
				((clk0_phase_shift)(_code 440))
				((clk0_duty_cycle)(_code 441))
				((clk1_multiply_by)(_code 442))
				((clk1_divide_by)(_code 443))
				((clk1_phase_shift)(_code 444))
				((clk1_duty_cycle)(_code 445))
				((clk2_multiply_by)(_code 446))
				((clk2_divide_by)(_code 447))
				((clk2_phase_shift)(_code 448))
				((clk2_duty_cycle)(_code 449))
				((clk3_multiply_by)(_code 450))
				((clk3_divide_by)(_code 451))
				((clk3_phase_shift)(_code 452))
				((clk3_duty_cycle)(_code 453))
				((clk4_multiply_by)(_code 454))
				((clk4_divide_by)(_code 455))
				((clk4_phase_shift)(_code 456))
				((clk4_duty_cycle)(_code 457))
				((clk5_multiply_by)(_code 458))
				((clk5_divide_by)(_code 459))
				((clk5_phase_shift)(_code 460))
				((clk5_duty_cycle)(_code 461))
				((vco_min)(_code 462))
				((vco_max)(_code 463))
				((vco_center)(_code 464))
				((pfd_min)(_code 465))
				((pfd_max)(_code 466))
				((m_initial)(_code 467))
				((m)(_code 468))
				((n)(_code 469))
				((m2)(_code 470))
				((n2)(_code 471))
				((ss)(_code 472))
				((c0_high)(_code 473))
				((c0_low)(_code 474))
				((c0_initial)(_code 475))
				((c0_mode)(_code 476))
				((c0_ph)(_code 477))
				((c1_high)(_code 478))
				((c1_low)(_code 479))
				((c1_initial)(_code 480))
				((c1_mode)(_code 481))
				((c1_ph)(_code 482))
				((c2_high)(_code 483))
				((c2_low)(_code 484))
				((c2_initial)(_code 485))
				((c2_mode)(_code 486))
				((c2_ph)(_code 487))
				((c3_high)(_code 488))
				((c3_low)(_code 489))
				((c3_initial)(_code 490))
				((c3_mode)(_code 491))
				((c3_ph)(_code 492))
				((c4_high)(_code 493))
				((c4_low)(_code 494))
				((c4_initial)(_code 495))
				((c4_mode)(_code 496))
				((c4_ph)(_code 497))
				((c5_high)(_code 498))
				((c5_low)(_code 499))
				((c5_initial)(_code 500))
				((c5_mode)(_code 501))
				((c5_ph)(_code 502))
				((m_ph)(_code 503))
				((c1_use_casc_in)(_code 504))
				((c2_use_casc_in)(_code 505))
				((c3_use_casc_in)(_code 506))
				((c4_use_casc_in)(_code 507))
				((c5_use_casc_in)(_code 508))
				((m_test_source)(_code 509))
				((c0_test_source)(_code 510))
				((c1_test_source)(_code 511))
				((c2_test_source)(_code 512))
				((c3_test_source)(_code 513))
				((c4_test_source)(_code 514))
				((c5_test_source)(_code 515))
				((clk0_counter)(_code 516))
				((clk1_counter)(_code 517))
				((clk2_counter)(_code 518))
				((clk3_counter)(_code 519))
				((clk4_counter)(_code 520))
				((clk5_counter)(_code 521))
				((enable0_counter)(_code 522))
				((enable1_counter)(_code 523))
				((sclkout0_phase_shift)(_code 524))
				((sclkout1_phase_shift)(_code 525))
				((vco_multiply_by)(_code 526))
				((vco_divide_by)(_code 527))
				((charge_pump_current)(_code 528))
				((loop_filter_r)(_code 529))
				((loop_filter_c)(_code 530))
				((sim_gate_lock_device_behavior)(_code 531))
			)
			(_port
				((inclk)(inclk))
				((fbin)(fbin_wire))
				((ena)(pllena_wire))
				((clkswitch)(clkswitch_wire))
				((areset)(areset_wire))
				((pfdena)(pfdena_wire))
				((scanclk)(scanclk_wire))
				((scanread)(scanread_wire))
				((scanwrite)(scanwrite_wire))
				((scandata)(scandata_wire))
				((clk(5))(clk_wire(5)))
				((clk(4))(clk_wire(4)))
				((clk(3))(clk_wire(3)))
				((clk(2))(clk_wire(2)))
				((clk(1))(clk_wire(1)))
				((clk(0))(clk_wire(0)))
				((clkbad)(clkbad_wire))
				((activeclock)(activeclock_wire))
				((clkloss)(clkloss_wire))
				((locked)(locked_tmp))
				((scandataout)(scandataout_wire))
				((scandone)(scandone_wire))
				((enable0)(enable0))
				((enable1)(enable1))
				((sclkout(1))(sclkout1_wire))
				((sclkout(0))(sclkout0_wire))
			)
			(_use(_ent . MF_stratixii_pll)
				(_gen
					((operation_mode)(_code 532))
					((pll_type)(_code 533))
					((compensate_clock)(_code 534))
					((feedback_source)(_code 535))
					((qualify_conf_done)(_code 536))
					((inclk0_input_frequency)(_code 537))
					((inclk1_input_frequency)(_code 538))
					((gate_lock_signal)(_code 539))
					((gate_lock_counter)(_code 540))
					((self_reset_on_gated_loss_lock)(_code 541))
					((valid_lock_multiplier)(_code 542))
					((invalid_lock_multiplier)(_code 543))
					((sim_gate_lock_device_behavior)(_code 544))
					((switch_over_type)(_code 545))
					((switch_over_on_lossclk)(_code 546))
					((switch_over_on_gated_lock)(_code 547))
					((switch_over_counter)(_code 548))
					((enable_switch_over_counter)(_code 549))
					((bandwidth)(_code 550))
					((bandwidth_type)(_code 551))
					((down_spread)(_code 552))
					((spread_frequency)(_code 553))
					((clk0_output_frequency)((i 0)))
					((clk0_multiply_by)(_code 554))
					((clk0_divide_by)(_code 555))
					((clk0_phase_shift)(_code 556))
					((clk0_duty_cycle)(_code 557))
					((clk1_output_frequency)((i 0)))
					((clk1_multiply_by)(_code 558))
					((clk1_divide_by)(_code 559))
					((clk1_phase_shift)(_code 560))
					((clk1_duty_cycle)(_code 561))
					((clk2_output_frequency)((i 0)))
					((clk2_multiply_by)(_code 562))
					((clk2_divide_by)(_code 563))
					((clk2_phase_shift)(_code 564))
					((clk2_duty_cycle)(_code 565))
					((clk3_multiply_by)(_code 566))
					((clk3_divide_by)(_code 567))
					((clk3_phase_shift)(_code 568))
					((clk3_duty_cycle)(_code 569))
					((clk4_multiply_by)(_code 570))
					((clk4_divide_by)(_code 571))
					((clk4_phase_shift)(_code 572))
					((clk4_duty_cycle)(_code 573))
					((clk5_multiply_by)(_code 574))
					((clk5_divide_by)(_code 575))
					((clk5_phase_shift)(_code 576))
					((clk5_duty_cycle)(_code 577))
					((pfd_min)(_code 578))
					((pfd_max)(_code 579))
					((vco_min)(_code 580))
					((vco_max)(_code 581))
					((vco_center)(_code 582))
					((m_initial)(_code 583))
					((m)(_code 584))
					((n)(_code 585))
					((m2)(_code 586))
					((n2)(_code 587))
					((ss)(_code 588))
					((c0_high)(_code 589))
					((c0_low)(_code 590))
					((c0_initial)(_code 591))
					((c0_mode)(_code 592))
					((c0_ph)(_code 593))
					((c1_high)(_code 594))
					((c1_low)(_code 595))
					((c1_initial)(_code 596))
					((c1_mode)(_code 597))
					((c1_ph)(_code 598))
					((c2_high)(_code 599))
					((c2_low)(_code 600))
					((c2_initial)(_code 601))
					((c2_mode)(_code 602))
					((c2_ph)(_code 603))
					((c3_high)(_code 604))
					((c3_low)(_code 605))
					((c3_initial)(_code 606))
					((c3_mode)(_code 607))
					((c3_ph)(_code 608))
					((c4_high)(_code 609))
					((c4_low)(_code 610))
					((c4_initial)(_code 611))
					((c4_mode)(_code 612))
					((c4_ph)(_code 613))
					((c5_high)(_code 614))
					((c5_low)(_code 615))
					((c5_initial)(_code 616))
					((c5_mode)(_code 617))
					((c5_ph)(_code 618))
					((m_ph)(_code 619))
					((clk0_counter)(_code 620))
					((clk1_counter)(_code 621))
					((clk2_counter)(_code 622))
					((clk3_counter)(_code 623))
					((clk4_counter)(_code 624))
					((clk5_counter)(_code 625))
					((c1_use_casc_in)(_code 626))
					((c2_use_casc_in)(_code 627))
					((c3_use_casc_in)(_code 628))
					((c4_use_casc_in)(_code 629))
					((c5_use_casc_in)(_code 630))
					((m_test_source)(_code 631))
					((c0_test_source)(_code 632))
					((c1_test_source)(_code 633))
					((c2_test_source)(_code 634))
					((c3_test_source)(_code 635))
					((c4_test_source)(_code 636))
					((c5_test_source)(_code 637))
					((enable0_counter)(_code 638))
					((enable1_counter)(_code 639))
					((sclkout0_phase_shift)(_code 640))
					((sclkout1_phase_shift)(_code 641))
					((charge_pump_current)(_code 642))
					((loop_filter_r)(_code 643))
					((loop_filter_c)(_code 644))
					((simulation_type)(_code 645))
					((family_name)(_code 646))
					((vco_multiply_by)(_code 647))
					((vco_divide_by)(_code 648))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scanread)(scanread))
					((scanwrite)(scanwrite))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((testin)(testin))
					((clk)(clk))
					((clkbad)(clkbad))
					((activeclock)(activeclock))
					((locked)(locked))
					((clkloss)(clkloss))
					((scandataout)(scandataout))
					((scandone)(scandone))
					((testupout)(_open))
					((testdownout)(_open))
					((enable0)(enable0))
					((enable1)(enable1))
					((sclkout)(sclkout))
				)
			)
		)
	)
	(_generate CYCLONEII_ALTPLL 0 19706(_if 649)
		(_inst M3 0 19708(_comp MF_stratixii_pll)
			(_gen
				((operation_mode)(_code 650))
				((pll_type)(_code 651))
				((qualify_conf_done)(_code 652))
				((compensate_clock)(_code 653))
				((inclk0_input_frequency)(_code 654))
				((inclk1_input_frequency)(_code 655))
				((gate_lock_signal)(_code 656))
				((gate_lock_counter)(_code 657))
				((valid_lock_multiplier)(_code 658))
				((invalid_lock_multiplier)(_code 659))
				((switch_over_type)(_string \"manual"\))
				((switch_over_on_lossclk)(_code 660))
				((switch_over_on_gated_lock)(_code 661))
				((enable_switch_over_counter)(_code 662))
				((switch_over_counter)(_code 663))
				((feedback_source)(_code 664))
				((bandwidth)(_code 665))
				((bandwidth_type)(_code 666))
				((spread_frequency)(_code 667))
				((down_spread)(_code 668))
				((simulation_type)(_code 669))
				((family_name)(_code 670))
				((clk0_output_frequency)(_code 671))
				((clk0_multiply_by)(_code 672))
				((clk0_divide_by)(_code 673))
				((clk0_phase_shift)(_code 674))
				((clk0_duty_cycle)(_code 675))
				((clk1_output_frequency)(_code 676))
				((clk1_multiply_by)(_code 677))
				((clk1_divide_by)(_code 678))
				((clk1_phase_shift)(_code 679))
				((clk1_duty_cycle)(_code 680))
				((clk2_output_frequency)(_code 681))
				((clk2_multiply_by)(_code 682))
				((clk2_divide_by)(_code 683))
				((clk2_phase_shift)(_code 684))
				((clk2_duty_cycle)(_code 685))
				((clk3_multiply_by)(_code 686))
				((clk3_divide_by)(_code 687))
				((clk3_phase_shift)(_code 688))
				((clk3_duty_cycle)(_code 689))
				((clk4_multiply_by)(_code 690))
				((clk4_divide_by)(_code 691))
				((clk4_phase_shift)(_code 692))
				((clk4_duty_cycle)(_code 693))
				((clk5_multiply_by)(_code 694))
				((clk5_divide_by)(_code 695))
				((clk5_phase_shift)(_code 696))
				((clk5_duty_cycle)(_code 697))
				((vco_min)(_code 698))
				((vco_max)(_code 699))
				((vco_center)(_code 700))
				((pfd_min)(_code 701))
				((pfd_max)(_code 702))
				((m_initial)(_code 703))
				((m)(_code 704))
				((n)(_code 705))
				((m2)(_code 706))
				((n2)(_code 707))
				((ss)(_code 708))
				((c0_high)(_code 709))
				((c0_low)(_code 710))
				((c0_initial)(_code 711))
				((c0_mode)(_code 712))
				((c0_ph)(_code 713))
				((c1_high)(_code 714))
				((c1_low)(_code 715))
				((c1_initial)(_code 716))
				((c1_mode)(_code 717))
				((c1_ph)(_code 718))
				((c2_high)(_code 719))
				((c2_low)(_code 720))
				((c2_initial)(_code 721))
				((c2_mode)(_code 722))
				((c2_ph)(_code 723))
				((c3_high)(_code 724))
				((c3_low)(_code 725))
				((c3_initial)(_code 726))
				((c3_mode)(_code 727))
				((c3_ph)(_code 728))
				((c4_high)(_code 729))
				((c4_low)(_code 730))
				((c4_initial)(_code 731))
				((c4_mode)(_code 732))
				((c4_ph)(_code 733))
				((c5_high)(_code 734))
				((c5_low)(_code 735))
				((c5_initial)(_code 736))
				((c5_mode)(_code 737))
				((c5_ph)(_code 738))
				((m_ph)(_code 739))
				((c1_use_casc_in)(_code 740))
				((c2_use_casc_in)(_code 741))
				((c3_use_casc_in)(_code 742))
				((c4_use_casc_in)(_code 743))
				((c5_use_casc_in)(_code 744))
				((clk0_counter)(_code 745))
				((clk1_counter)(_code 746))
				((clk2_counter)(_code 747))
				((clk3_counter)(_code 748))
				((clk4_counter)(_code 749))
				((clk5_counter)(_code 750))
				((enable0_counter)(_code 751))
				((enable1_counter)(_code 752))
				((sclkout0_phase_shift)(_code 753))
				((sclkout1_phase_shift)(_code 754))
				((vco_multiply_by)(_code 755))
				((vco_divide_by)(_code 756))
				((charge_pump_current)(_code 757))
				((loop_filter_r)(_code 758))
				((loop_filter_c)(_code 759))
				((sim_gate_lock_device_behavior)(_code 760))
			)
			(_port
				((inclk)(inclk))
				((fbin)(_open))
				((ena)(pllena_wire))
				((clkswitch)(clkswitch_wire))
				((areset)(areset_wire))
				((pfdena)(pfdena_wire))
				((scanclk)(_open))
				((scanread)(_open))
				((scanwrite)(_open))
				((scandata)(_open))
				((clk(5))(clk_tmp(2)))
				((clk(4))(clk_tmp(1)))
				((clk(3))(clk_tmp(0)))
				((clk(2))(clk_wire(2)))
				((clk(1))(clk_wire(1)))
				((clk(0))(clk_wire(0)))
				((clkbad)(_open))
				((activeclock)(_open))
				((clkloss)(_open))
				((locked)(locked_tmp))
				((scandataout)(_open))
				((scandone)(_open))
				((enable0)(_open))
				((enable1)(_open))
				((sclkout)(_open))
			)
			(_use(_ent . MF_stratixii_pll)
				(_gen
					((operation_mode)(_code 761))
					((pll_type)(_code 762))
					((compensate_clock)(_code 763))
					((feedback_source)(_code 764))
					((qualify_conf_done)(_code 765))
					((inclk0_input_frequency)(_code 766))
					((inclk1_input_frequency)(_code 767))
					((gate_lock_signal)(_code 768))
					((gate_lock_counter)(_code 769))
					((self_reset_on_gated_loss_lock)(_string \"OFF"\))
					((valid_lock_multiplier)(_code 770))
					((invalid_lock_multiplier)(_code 771))
					((sim_gate_lock_device_behavior)(_code 772))
					((switch_over_type)(_string \"manual"\))
					((switch_over_on_lossclk)(_code 773))
					((switch_over_on_gated_lock)(_code 774))
					((switch_over_counter)(_code 775))
					((enable_switch_over_counter)(_code 776))
					((bandwidth)(_code 777))
					((bandwidth_type)(_code 778))
					((down_spread)(_code 779))
					((spread_frequency)(_code 780))
					((clk0_output_frequency)(_code 781))
					((clk0_multiply_by)(_code 782))
					((clk0_divide_by)(_code 783))
					((clk0_phase_shift)(_code 784))
					((clk0_duty_cycle)(_code 785))
					((clk1_output_frequency)(_code 786))
					((clk1_multiply_by)(_code 787))
					((clk1_divide_by)(_code 788))
					((clk1_phase_shift)(_code 789))
					((clk1_duty_cycle)(_code 790))
					((clk2_output_frequency)(_code 791))
					((clk2_multiply_by)(_code 792))
					((clk2_divide_by)(_code 793))
					((clk2_phase_shift)(_code 794))
					((clk2_duty_cycle)(_code 795))
					((clk3_multiply_by)(_code 796))
					((clk3_divide_by)(_code 797))
					((clk3_phase_shift)(_code 798))
					((clk3_duty_cycle)(_code 799))
					((clk4_multiply_by)(_code 800))
					((clk4_divide_by)(_code 801))
					((clk4_phase_shift)(_code 802))
					((clk4_duty_cycle)(_code 803))
					((clk5_multiply_by)(_code 804))
					((clk5_divide_by)(_code 805))
					((clk5_phase_shift)(_code 806))
					((clk5_duty_cycle)(_code 807))
					((pfd_min)(_code 808))
					((pfd_max)(_code 809))
					((vco_min)(_code 810))
					((vco_max)(_code 811))
					((vco_center)(_code 812))
					((m_initial)(_code 813))
					((m)(_code 814))
					((n)(_code 815))
					((m2)(_code 816))
					((n2)(_code 817))
					((ss)(_code 818))
					((c0_high)(_code 819))
					((c0_low)(_code 820))
					((c0_initial)(_code 821))
					((c0_mode)(_code 822))
					((c0_ph)(_code 823))
					((c1_high)(_code 824))
					((c1_low)(_code 825))
					((c1_initial)(_code 826))
					((c1_mode)(_code 827))
					((c1_ph)(_code 828))
					((c2_high)(_code 829))
					((c2_low)(_code 830))
					((c2_initial)(_code 831))
					((c2_mode)(_code 832))
					((c2_ph)(_code 833))
					((c3_high)(_code 834))
					((c3_low)(_code 835))
					((c3_initial)(_code 836))
					((c3_mode)(_code 837))
					((c3_ph)(_code 838))
					((c4_high)(_code 839))
					((c4_low)(_code 840))
					((c4_initial)(_code 841))
					((c4_mode)(_code 842))
					((c4_ph)(_code 843))
					((c5_high)(_code 844))
					((c5_low)(_code 845))
					((c5_initial)(_code 846))
					((c5_mode)(_code 847))
					((c5_ph)(_code 848))
					((m_ph)(_code 849))
					((clk0_counter)(_code 850))
					((clk1_counter)(_code 851))
					((clk2_counter)(_code 852))
					((clk3_counter)(_code 853))
					((clk4_counter)(_code 854))
					((clk5_counter)(_code 855))
					((c1_use_casc_in)(_code 856))
					((c2_use_casc_in)(_code 857))
					((c3_use_casc_in)(_code 858))
					((c4_use_casc_in)(_code 859))
					((c5_use_casc_in)(_code 860))
					((m_test_source)((i 5)))
					((c0_test_source)((i 5)))
					((c1_test_source)((i 5)))
					((c2_test_source)((i 5)))
					((c3_test_source)((i 5)))
					((c4_test_source)((i 5)))
					((c5_test_source)((i 5)))
					((enable0_counter)(_code 861))
					((enable1_counter)(_code 862))
					((sclkout0_phase_shift)(_code 863))
					((sclkout1_phase_shift)(_code 864))
					((charge_pump_current)(_code 865))
					((loop_filter_r)(_code 866))
					((loop_filter_c)(_code 867))
					((simulation_type)(_code 868))
					((family_name)(_code 869))
					((vco_multiply_by)(_code 870))
					((vco_divide_by)(_code 871))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scanread)(scanread))
					((scanwrite)(scanwrite))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((testin)(testin))
					((clk)(clk))
					((clkbad)(clkbad))
					((activeclock)(activeclock))
					((locked)(locked))
					((clkloss)(clkloss))
					((scandataout)(scandataout))
					((scandone)(scandone))
					((testupout)(_open))
					((testdownout)(_open))
					((enable0)(enable0))
					((enable1)(enable1))
					((sclkout)(sclkout))
				)
			)
		)
	)
	(_generate STRATIXIII_ALTPLL 0 19857(_if 872)
		(_inst M4 0 19859(_comp MF_stratixiii_pll)
			(_gen
				((operation_mode)(_code 873))
				((pll_type)(_code 874))
				((compensate_clock)(_code 875))
				((inclk0_input_frequency)(_code 876))
				((inclk1_input_frequency)(_code 877))
				((self_reset_on_loss_lock)(_code 878))
				((switch_over_type)(_code 879))
				((enable_switch_over_counter)(_code 880))
				((switch_over_counter)(_code 881))
				((bandwidth)(_code 882))
				((bandwidth_type)(_code 883))
				((lock_high)(_code 884))
				((lock_low)(_code 885))
				((lock_window_ui)(_code 886))
				((simulation_type)(_code 887))
				((family_name)(_code 888))
				((clk0_multiply_by)(_code 889))
				((clk0_divide_by)(_code 890))
				((clk0_phase_shift)(_code 891))
				((clk0_duty_cycle)(_code 892))
				((clk0_use_even_counter_mode)(_code 893))
				((clk0_use_even_counter_value)(_code 894))
				((clk1_multiply_by)(_code 895))
				((clk1_divide_by)(_code 896))
				((clk1_phase_shift)(_code 897))
				((clk1_duty_cycle)(_code 898))
				((clk1_use_even_counter_mode)(_code 899))
				((clk1_use_even_counter_value)(_code 900))
				((clk2_multiply_by)(_code 901))
				((clk2_divide_by)(_code 902))
				((clk2_phase_shift)(_code 903))
				((clk2_duty_cycle)(_code 904))
				((clk2_use_even_counter_mode)(_code 905))
				((clk2_use_even_counter_value)(_code 906))
				((clk3_multiply_by)(_code 907))
				((clk3_divide_by)(_code 908))
				((clk3_phase_shift)(_code 909))
				((clk3_duty_cycle)(_code 910))
				((clk3_use_even_counter_mode)(_code 911))
				((clk3_use_even_counter_value)(_code 912))
				((clk4_multiply_by)(_code 913))
				((clk4_divide_by)(_code 914))
				((clk4_phase_shift)(_code 915))
				((clk4_duty_cycle)(_code 916))
				((clk4_use_even_counter_mode)(_code 917))
				((clk4_use_even_counter_value)(_code 918))
				((clk5_multiply_by)(_code 919))
				((clk5_divide_by)(_code 920))
				((clk5_phase_shift)(_code 921))
				((clk5_duty_cycle)(_code 922))
				((clk5_use_even_counter_mode)(_code 923))
				((clk5_use_even_counter_value)(_code 924))
				((clk6_multiply_by)(_code 925))
				((clk6_divide_by)(_code 926))
				((clk6_phase_shift)(_code 927))
				((clk6_duty_cycle)(_code 928))
				((clk6_use_even_counter_mode)(_code 929))
				((clk6_use_even_counter_value)(_code 930))
				((clk7_multiply_by)(_code 931))
				((clk7_divide_by)(_code 932))
				((clk7_phase_shift)(_code 933))
				((clk7_duty_cycle)(_code 934))
				((clk7_use_even_counter_mode)(_code 935))
				((clk7_use_even_counter_value)(_code 936))
				((clk8_multiply_by)(_code 937))
				((clk8_divide_by)(_code 938))
				((clk8_phase_shift)(_code 939))
				((clk8_duty_cycle)(_code 940))
				((clk8_use_even_counter_mode)(_code 941))
				((clk8_use_even_counter_value)(_code 942))
				((clk9_multiply_by)(_code 943))
				((clk9_divide_by)(_code 944))
				((clk9_phase_shift)(_code 945))
				((clk9_duty_cycle)(_code 946))
				((clk9_use_even_counter_mode)(_code 947))
				((clk9_use_even_counter_value)(_code 948))
				((vco_min)(_code 949))
				((vco_max)(_code 950))
				((vco_center)(_code 951))
				((pfd_min)(_code 952))
				((pfd_max)(_code 953))
				((m_initial)(_code 954))
				((m)(_code 955))
				((n)(_code 956))
				((c0_high)(_code 957))
				((c0_low)(_code 958))
				((c0_initial)(_code 959))
				((c0_mode)(_code 960))
				((c0_ph)(_code 961))
				((c1_high)(_code 962))
				((c1_low)(_code 963))
				((c1_initial)(_code 964))
				((c1_mode)(_code 965))
				((c1_ph)(_code 966))
				((c2_high)(_code 967))
				((c2_low)(_code 968))
				((c2_initial)(_code 969))
				((c2_mode)(_code 970))
				((c2_ph)(_code 971))
				((c3_high)(_code 972))
				((c3_low)(_code 973))
				((c3_initial)(_code 974))
				((c3_mode)(_code 975))
				((c3_ph)(_code 976))
				((c4_high)(_code 977))
				((c4_low)(_code 978))
				((c4_initial)(_code 979))
				((c4_mode)(_code 980))
				((c4_ph)(_code 981))
				((c5_high)(_code 982))
				((c5_low)(_code 983))
				((c5_initial)(_code 984))
				((c5_mode)(_code 985))
				((c5_ph)(_code 986))
				((c6_high)(_code 987))
				((c6_low)(_code 988))
				((c6_initial)(_code 989))
				((c6_mode)(_code 990))
				((c6_ph)(_code 991))
				((c7_high)(_code 992))
				((c7_low)(_code 993))
				((c7_initial)(_code 994))
				((c7_mode)(_code 995))
				((c7_ph)(_code 996))
				((c8_high)(_code 997))
				((c8_low)(_code 998))
				((c8_initial)(_code 999))
				((c8_mode)(_code 1000))
				((c8_ph)(_code 1001))
				((c9_high)(_code 1002))
				((c9_low)(_code 1003))
				((c9_initial)(_code 1004))
				((c9_mode)(_code 1005))
				((c9_ph)(_code 1006))
				((m_ph)(_code 1007))
				((c1_use_casc_in)(_code 1008))
				((c2_use_casc_in)(_code 1009))
				((c3_use_casc_in)(_code 1010))
				((c4_use_casc_in)(_code 1011))
				((c5_use_casc_in)(_code 1012))
				((c6_use_casc_in)(_code 1013))
				((c7_use_casc_in)(_code 1014))
				((c8_use_casc_in)(_code 1015))
				((c9_use_casc_in)(_code 1016))
				((m_test_source)(_code 1017))
				((c0_test_source)(_code 1018))
				((c1_test_source)(_code 1019))
				((c2_test_source)(_code 1020))
				((c3_test_source)(_code 1021))
				((c4_test_source)(_code 1022))
				((c5_test_source)(_code 1023))
				((c6_test_source)(_code 1024))
				((c7_test_source)(_code 1025))
				((c8_test_source)(_code 1026))
				((c9_test_source)(_code 1027))
				((clk0_counter)(_code 1028))
				((clk1_counter)(_code 1029))
				((clk2_counter)(_code 1030))
				((clk3_counter)(_code 1031))
				((clk4_counter)(_code 1032))
				((clk5_counter)(_code 1033))
				((clk6_counter)(_code 1034))
				((clk7_counter)(_code 1035))
				((clk8_counter)(_code 1036))
				((clk9_counter)(_code 1037))
				((vco_multiply_by)(_code 1038))
				((vco_divide_by)(_code 1039))
				((dpa_multiply_by)(_code 1040))
				((dpa_divide_by)(_code 1041))
				((dpa_divider)(_code 1042))
				((vco_frequency_control)(_code 1043))
				((vco_phase_shift_step)(_code 1044))
				((charge_pump_current_bits)(_code 1045))
				((loop_filter_c_bits)(_code 1046))
				((loop_filter_r_bits)(_code 1047))
				((charge_pump_current)(_code 1048))
				((loop_filter_r)(_code 1049))
				((loop_filter_c)(_code 1050))
			)
			(_port
				((inclk)(inclk))
				((fbin)(stratix3_fbin))
				((clkswitch)(clkswitch_wire))
				((areset)(areset_wire))
				((pfdena)(pfdena_wire))
				((scanclk)(scanclk_wire))
				((scandata)(scandata_wire))
				((scanclkena)(scanclkena_wire))
				((configupdate)(configupdate_wire))
				((phasecounterselect)(phasecounterselect_wire))
				((phaseupdown)(phaseupdown_wire))
				((phasestep)(phasestep_wire))
				((clk(9))(clk_wire(9)))
				((clk(8))(clk_wire(8)))
				((clk(7))(clk_wire(7)))
				((clk(6))(clk_wire(6)))
				((clk(5))(clk_wire(5)))
				((clk(4))(clk_wire(4)))
				((clk(3))(clk_wire(3)))
				((clk(2))(clk_wire(2)))
				((clk(1))(clk_wire(1)))
				((clk(0))(clk_wire(0)))
				((clkbad)(clkbad_wire))
				((activeclock)(activeclock_wire))
				((locked)(locked_tmp))
				((scandataout)(scandataout_wire))
				((scandone)(scandone_wire))
				((phasedone)(phasedone_wire))
				((vcooverrange)(vcooverrange_wire))
				((vcounderrange)(vcounderrange_wire))
				((fbout)(fbout_wire))
			)
			(_use(_ent . MF_stratixiii_pll)
				(_gen
					((operation_mode)(_code 1051))
					((pll_type)(_code 1052))
					((compensate_clock)(_code 1053))
					((inclk0_input_frequency)(_code 1054))
					((inclk1_input_frequency)(_code 1055))
					((self_reset_on_loss_lock)(_code 1056))
					((switch_over_type)(_code 1057))
					((switch_over_counter)(_code 1058))
					((enable_switch_over_counter)(_code 1059))
					((dpa_multiply_by)(_code 1060))
					((dpa_divide_by)(_code 1061))
					((dpa_divider)(_code 1062))
					((bandwidth)(_code 1063))
					((bandwidth_type)(_code 1064))
					((lock_c)((i 4)))
					((lock_high)(_code 1065))
					((lock_low)(_code 1066))
					((lock_window_ui)(_code 1067))
					((clk0_output_frequency)((i 0)))
					((clk0_multiply_by)(_code 1068))
					((clk0_divide_by)(_code 1069))
					((clk0_phase_shift)(_code 1070))
					((clk0_duty_cycle)(_code 1071))
					((clk1_output_frequency)((i 0)))
					((clk1_multiply_by)(_code 1072))
					((clk1_divide_by)(_code 1073))
					((clk1_phase_shift)(_code 1074))
					((clk1_duty_cycle)(_code 1075))
					((clk2_output_frequency)((i 0)))
					((clk2_multiply_by)(_code 1076))
					((clk2_divide_by)(_code 1077))
					((clk2_phase_shift)(_code 1078))
					((clk2_duty_cycle)(_code 1079))
					((clk3_multiply_by)(_code 1080))
					((clk3_divide_by)(_code 1081))
					((clk3_phase_shift)(_code 1082))
					((clk3_duty_cycle)(_code 1083))
					((clk4_multiply_by)(_code 1084))
					((clk4_divide_by)(_code 1085))
					((clk4_phase_shift)(_code 1086))
					((clk4_duty_cycle)(_code 1087))
					((clk5_multiply_by)(_code 1088))
					((clk5_divide_by)(_code 1089))
					((clk5_phase_shift)(_code 1090))
					((clk5_duty_cycle)(_code 1091))
					((clk6_multiply_by)(_code 1092))
					((clk6_divide_by)(_code 1093))
					((clk6_phase_shift)(_code 1094))
					((clk6_duty_cycle)(_code 1095))
					((clk7_multiply_by)(_code 1096))
					((clk7_divide_by)(_code 1097))
					((clk7_phase_shift)(_code 1098))
					((clk7_duty_cycle)(_code 1099))
					((clk8_multiply_by)(_code 1100))
					((clk8_divide_by)(_code 1101))
					((clk8_phase_shift)(_code 1102))
					((clk8_duty_cycle)(_code 1103))
					((clk9_multiply_by)(_code 1104))
					((clk9_divide_by)(_code 1105))
					((clk9_phase_shift)(_code 1106))
					((clk9_duty_cycle)(_code 1107))
					((pfd_min)(_code 1108))
					((pfd_max)(_code 1109))
					((vco_min)(_code 1110))
					((vco_max)(_code 1111))
					((vco_center)(_code 1112))
					((m_initial)(_code 1113))
					((m)(_code 1114))
					((n)(_code 1115))
					((c0_high)(_code 1116))
					((c0_low)(_code 1117))
					((c0_initial)(_code 1118))
					((c0_mode)(_code 1119))
					((c0_ph)(_code 1120))
					((c1_high)(_code 1121))
					((c1_low)(_code 1122))
					((c1_initial)(_code 1123))
					((c1_mode)(_code 1124))
					((c1_ph)(_code 1125))
					((c2_high)(_code 1126))
					((c2_low)(_code 1127))
					((c2_initial)(_code 1128))
					((c2_mode)(_code 1129))
					((c2_ph)(_code 1130))
					((c3_high)(_code 1131))
					((c3_low)(_code 1132))
					((c3_initial)(_code 1133))
					((c3_mode)(_code 1134))
					((c3_ph)(_code 1135))
					((c4_high)(_code 1136))
					((c4_low)(_code 1137))
					((c4_initial)(_code 1138))
					((c4_mode)(_code 1139))
					((c4_ph)(_code 1140))
					((c5_high)(_code 1141))
					((c5_low)(_code 1142))
					((c5_initial)(_code 1143))
					((c5_mode)(_code 1144))
					((c5_ph)(_code 1145))
					((c6_high)(_code 1146))
					((c6_low)(_code 1147))
					((c6_initial)(_code 1148))
					((c6_mode)(_code 1149))
					((c6_ph)(_code 1150))
					((c7_high)(_code 1151))
					((c7_low)(_code 1152))
					((c7_initial)(_code 1153))
					((c7_mode)(_code 1154))
					((c7_ph)(_code 1155))
					((c8_high)(_code 1156))
					((c8_low)(_code 1157))
					((c8_initial)(_code 1158))
					((c8_mode)(_code 1159))
					((c8_ph)(_code 1160))
					((c9_high)(_code 1161))
					((c9_low)(_code 1162))
					((c9_initial)(_code 1163))
					((c9_mode)(_code 1164))
					((c9_ph)(_code 1165))
					((m_ph)(_code 1166))
					((clk0_counter)(_code 1167))
					((clk1_counter)(_code 1168))
					((clk2_counter)(_code 1169))
					((clk3_counter)(_code 1170))
					((clk4_counter)(_code 1171))
					((clk5_counter)(_code 1172))
					((clk6_counter)(_code 1173))
					((clk7_counter)(_code 1174))
					((clk8_counter)(_code 1175))
					((clk9_counter)(_code 1176))
					((c1_use_casc_in)(_code 1177))
					((c2_use_casc_in)(_code 1178))
					((c3_use_casc_in)(_code 1179))
					((c4_use_casc_in)(_code 1180))
					((c5_use_casc_in)(_code 1181))
					((c6_use_casc_in)(_code 1182))
					((c7_use_casc_in)(_code 1183))
					((c8_use_casc_in)(_code 1184))
					((c9_use_casc_in)(_code 1185))
					((m_test_source)(_code 1186))
					((c0_test_source)(_code 1187))
					((c1_test_source)(_code 1188))
					((c2_test_source)(_code 1189))
					((c3_test_source)(_code 1190))
					((c4_test_source)(_code 1191))
					((c5_test_source)(_code 1192))
					((c6_test_source)(_code 1193))
					((c7_test_source)(_code 1194))
					((c8_test_source)(_code 1195))
					((c9_test_source)(_code 1196))
					((vco_multiply_by)(_code 1197))
					((vco_divide_by)(_code 1198))
					((vco_frequency_control)(_code 1199))
					((vco_phase_shift_step)(_code 1200))
					((charge_pump_current)(_code 1201))
					((loop_filter_r)(_code 1202))
					((loop_filter_c)(_code 1203))
					((simulation_type)(_code 1204))
					((clk0_use_even_counter_mode)(_code 1205))
					((clk1_use_even_counter_mode)(_code 1206))
					((clk2_use_even_counter_mode)(_code 1207))
					((clk3_use_even_counter_mode)(_code 1208))
					((clk4_use_even_counter_mode)(_code 1209))
					((clk5_use_even_counter_mode)(_code 1210))
					((clk6_use_even_counter_mode)(_code 1211))
					((clk7_use_even_counter_mode)(_code 1212))
					((clk8_use_even_counter_mode)(_code 1213))
					((clk9_use_even_counter_mode)(_code 1214))
					((clk0_use_even_counter_value)(_code 1215))
					((clk1_use_even_counter_value)(_code 1216))
					((clk2_use_even_counter_value)(_code 1217))
					((clk3_use_even_counter_value)(_code 1218))
					((clk4_use_even_counter_value)(_code 1219))
					((clk5_use_even_counter_value)(_code 1220))
					((clk6_use_even_counter_value)(_code 1221))
					((clk7_use_even_counter_value)(_code 1222))
					((clk8_use_even_counter_value)(_code 1223))
					((clk9_use_even_counter_value)(_code 1224))
					((charge_pump_current_bits)(_code 1225))
					((loop_filter_c_bits)(_code 1226))
					((loop_filter_r_bits)(_code 1227))
					((family_name)(_code 1228))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((fbout)(fbout))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((scanclkena)(scanclkena))
					((configupdate)(configupdate))
					((clk)(clk))
					((phasecounterselect)(phasecounterselect))
					((phaseupdown)(phaseupdown))
					((phasestep)(phasestep))
					((clkbad)(clkbad))
					((activeclock)(activeclock))
					((locked)(locked))
					((scandataout)(scandataout))
					((scandone)(scandone))
					((phasedone)(phasedone))
					((vcooverrange)(vcooverrange))
					((vcounderrange)(vcounderrange))
				)
			)
		)
	)
	(_generate CYCLONEIII_ALTPLL 0 20080(_if 1229)
		(_inst M5 0 20083(_comp MF_cycloneiii_pll)
			(_gen
				((operation_mode)(_code 1230))
				((pll_type)(_code 1231))
				((compensate_clock)(_code 1232))
				((inclk0_input_frequency)(_code 1233))
				((inclk1_input_frequency)(_code 1234))
				((self_reset_on_loss_lock)(_code 1235))
				((switch_over_type)(_code 1236))
				((enable_switch_over_counter)(_code 1237))
				((switch_over_counter)(_code 1238))
				((bandwidth)(_code 1239))
				((bandwidth_type)(_code 1240))
				((lock_high)(_code 1241))
				((lock_low)(_code 1242))
				((lock_window_ui)(_code 1243))
				((simulation_type)(_code 1244))
				((family_name)(_code 1245))
				((clk0_multiply_by)(_code 1246))
				((clk0_divide_by)(_code 1247))
				((clk0_phase_shift)(_code 1248))
				((clk0_duty_cycle)(_code 1249))
				((clk0_use_even_counter_mode)(_code 1250))
				((clk0_use_even_counter_value)(_code 1251))
				((clk1_multiply_by)(_code 1252))
				((clk1_divide_by)(_code 1253))
				((clk1_phase_shift)(_code 1254))
				((clk1_duty_cycle)(_code 1255))
				((clk1_use_even_counter_mode)(_code 1256))
				((clk1_use_even_counter_value)(_code 1257))
				((clk2_multiply_by)(_code 1258))
				((clk2_divide_by)(_code 1259))
				((clk2_phase_shift)(_code 1260))
				((clk2_duty_cycle)(_code 1261))
				((clk2_use_even_counter_mode)(_code 1262))
				((clk2_use_even_counter_value)(_code 1263))
				((clk3_multiply_by)(_code 1264))
				((clk3_divide_by)(_code 1265))
				((clk3_phase_shift)(_code 1266))
				((clk3_duty_cycle)(_code 1267))
				((clk3_use_even_counter_mode)(_code 1268))
				((clk3_use_even_counter_value)(_code 1269))
				((clk4_multiply_by)(_code 1270))
				((clk4_divide_by)(_code 1271))
				((clk4_phase_shift)(_code 1272))
				((clk4_duty_cycle)(_code 1273))
				((clk4_use_even_counter_mode)(_code 1274))
				((clk4_use_even_counter_value)(_code 1275))
				((vco_min)(_code 1276))
				((vco_max)(_code 1277))
				((vco_center)(_code 1278))
				((pfd_min)(_code 1279))
				((pfd_max)(_code 1280))
				((m_initial)(_code 1281))
				((m)(_code 1282))
				((n)(_code 1283))
				((c0_high)(_code 1284))
				((c0_low)(_code 1285))
				((c0_initial)(_code 1286))
				((c0_mode)(_code 1287))
				((c0_ph)(_code 1288))
				((c1_high)(_code 1289))
				((c1_low)(_code 1290))
				((c1_initial)(_code 1291))
				((c1_mode)(_code 1292))
				((c1_ph)(_code 1293))
				((c2_high)(_code 1294))
				((c2_low)(_code 1295))
				((c2_initial)(_code 1296))
				((c2_mode)(_code 1297))
				((c2_ph)(_code 1298))
				((c3_high)(_code 1299))
				((c3_low)(_code 1300))
				((c3_initial)(_code 1301))
				((c3_mode)(_code 1302))
				((c3_ph)(_code 1303))
				((c4_high)(_code 1304))
				((c4_low)(_code 1305))
				((c4_initial)(_code 1306))
				((c4_mode)(_code 1307))
				((c4_ph)(_code 1308))
				((m_ph)(_code 1309))
				((c1_use_casc_in)(_code 1310))
				((c2_use_casc_in)(_code 1311))
				((c3_use_casc_in)(_code 1312))
				((c4_use_casc_in)(_code 1313))
				((m_test_source)(_code 1314))
				((c0_test_source)(_code 1315))
				((c1_test_source)(_code 1316))
				((c2_test_source)(_code 1317))
				((c3_test_source)(_code 1318))
				((c4_test_source)(_code 1319))
				((clk0_counter)(_code 1320))
				((clk1_counter)(_code 1321))
				((clk2_counter)(_code 1322))
				((clk3_counter)(_code 1323))
				((clk4_counter)(_code 1324))
				((vco_multiply_by)(_code 1325))
				((vco_divide_by)(_code 1326))
				((vco_frequency_control)(_code 1327))
				((vco_phase_shift_step)(_code 1328))
				((charge_pump_current_bits)(_code 1329))
				((loop_filter_c_bits)(_code 1330))
				((loop_filter_r_bits)(_code 1331))
				((charge_pump_current)(_code 1332))
				((loop_filter_r)(_code 1333))
				((loop_filter_c)(_code 1334))
			)
			(_port
				((inclk)(inclk))
				((fbin)(fbin_wire))
				((clkswitch)(clkswitch_wire))
				((areset)(areset_wire))
				((pfdena)(pfdena_wire))
				((scanclk)(scanclk))
				((scandata)(scandata))
				((scanclkena)(scanclkena_wire))
				((configupdate)(configupdate_wire))
				((phasecounterselect)(phasecounterselect_wire(d_2_0)))
				((phaseupdown)(phaseupdown_wire))
				((phasestep)(phasestep_wire))
				((clk(4))(clk_wire(4)))
				((clk(3))(clk_wire(3)))
				((clk(2))(clk_wire(2)))
				((clk(1))(clk_wire(1)))
				((clk(0))(clk_wire(0)))
				((clkbad)(clkbad_wire))
				((activeclock)(activeclock_wire))
				((locked)(locked_tmp))
				((scandataout)(scandataout_wire))
				((scandone)(scandone_wire))
				((phasedone)(phasedone_wire))
				((vcooverrange)(vcooverrange_wire))
				((vcounderrange)(vcounderrange_wire))
				((fbout)(fbout_wire))
			)
			(_use(_ent . MF_cycloneiii_pll)
				(_gen
					((operation_mode)(_code 1335))
					((pll_type)(_code 1336))
					((compensate_clock)(_code 1337))
					((inclk0_input_frequency)(_code 1338))
					((inclk1_input_frequency)(_code 1339))
					((self_reset_on_loss_lock)(_code 1340))
					((switch_over_type)(_code 1341))
					((switch_over_counter)(_code 1342))
					((enable_switch_over_counter)(_code 1343))
					((bandwidth)(_code 1344))
					((bandwidth_type)(_code 1345))
					((lock_c)((i 4)))
					((lock_high)(_code 1346))
					((lock_low)(_code 1347))
					((lock_window_ui)(_code 1348))
					((clk0_output_frequency)((i 0)))
					((clk0_multiply_by)(_code 1349))
					((clk0_divide_by)(_code 1350))
					((clk0_phase_shift)(_code 1351))
					((clk0_duty_cycle)(_code 1352))
					((clk1_multiply_by)(_code 1353))
					((clk1_divide_by)(_code 1354))
					((clk1_phase_shift)(_code 1355))
					((clk1_duty_cycle)(_code 1356))
					((clk2_output_frequency)((i 0)))
					((clk2_multiply_by)(_code 1357))
					((clk2_divide_by)(_code 1358))
					((clk2_phase_shift)(_code 1359))
					((clk2_duty_cycle)(_code 1360))
					((clk3_multiply_by)(_code 1361))
					((clk3_divide_by)(_code 1362))
					((clk3_phase_shift)(_code 1363))
					((clk3_duty_cycle)(_code 1364))
					((clk4_multiply_by)(_code 1365))
					((clk4_divide_by)(_code 1366))
					((clk4_phase_shift)(_code 1367))
					((clk4_duty_cycle)(_code 1368))
					((pfd_min)(_code 1369))
					((pfd_max)(_code 1370))
					((vco_min)(_code 1371))
					((vco_max)(_code 1372))
					((vco_center)(_code 1373))
					((m_initial)(_code 1374))
					((m)(_code 1375))
					((n)(_code 1376))
					((c0_high)(_code 1377))
					((c0_low)(_code 1378))
					((c0_initial)(_code 1379))
					((c0_mode)(_code 1380))
					((c0_ph)(_code 1381))
					((c1_high)(_code 1382))
					((c1_low)(_code 1383))
					((c1_initial)(_code 1384))
					((c1_mode)(_code 1385))
					((c1_ph)(_code 1386))
					((c2_high)(_code 1387))
					((c2_low)(_code 1388))
					((c2_initial)(_code 1389))
					((c2_mode)(_code 1390))
					((c2_ph)(_code 1391))
					((c3_high)(_code 1392))
					((c3_low)(_code 1393))
					((c3_initial)(_code 1394))
					((c3_mode)(_code 1395))
					((c3_ph)(_code 1396))
					((c4_high)(_code 1397))
					((c4_low)(_code 1398))
					((c4_initial)(_code 1399))
					((c4_mode)(_code 1400))
					((c4_ph)(_code 1401))
					((m_ph)(_code 1402))
					((clk0_counter)(_code 1403))
					((clk1_counter)(_code 1404))
					((clk2_counter)(_code 1405))
					((clk3_counter)(_code 1406))
					((clk4_counter)(_code 1407))
					((c1_use_casc_in)(_code 1408))
					((c2_use_casc_in)(_code 1409))
					((c3_use_casc_in)(_code 1410))
					((c4_use_casc_in)(_code 1411))
					((m_test_source)(_code 1412))
					((c0_test_source)(_code 1413))
					((c1_test_source)(_code 1414))
					((c2_test_source)(_code 1415))
					((c3_test_source)(_code 1416))
					((c4_test_source)(_code 1417))
					((vco_multiply_by)(_code 1418))
					((vco_divide_by)(_code 1419))
					((vco_frequency_control)(_code 1420))
					((vco_phase_shift_step)(_code 1421))
					((charge_pump_current)(_code 1422))
					((loop_filter_r)(_code 1423))
					((loop_filter_c)(_code 1424))
					((simulation_type)(_code 1425))
					((clk0_use_even_counter_mode)(_code 1426))
					((clk1_use_even_counter_mode)(_code 1427))
					((clk2_use_even_counter_mode)(_code 1428))
					((clk3_use_even_counter_mode)(_code 1429))
					((clk4_use_even_counter_mode)(_code 1430))
					((clk0_use_even_counter_value)(_code 1431))
					((clk1_use_even_counter_value)(_code 1432))
					((clk2_use_even_counter_value)(_code 1433))
					((clk3_use_even_counter_value)(_code 1434))
					((clk4_use_even_counter_value)(_code 1435))
					((charge_pump_current_bits)(_code 1436))
					((loop_filter_c_bits)(_code 1437))
					((loop_filter_r_bits)(_code 1438))
					((family_name)(_code 1439))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((fbout)(fbout))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((scanclkena)(scanclkena))
					((configupdate)(configupdate))
					((clk)(clk))
					((phasecounterselect)(phasecounterselect))
					((phaseupdown)(phaseupdown))
					((phasestep)(phasestep))
					((clkbad)(clkbad))
					((activeclock)(activeclock))
					((locked)(locked))
					((scandataout)(scandataout))
					((scandone)(scandone))
					((phasedone)(phasedone))
					((vcooverrange)(vcooverrange))
					((vcounderrange)(vcounderrange))
				)
			)
		)
	)
	(_generate CYCLONEIIIGL_ALTPLL 0 20226(_if 1440)
		(_inst M6 0 20228(_comp MF_cycloneiiigl_pll)
			(_gen
				((operation_mode)(_code 1441))
				((pll_type)(_code 1442))
				((compensate_clock)(_code 1443))
				((inclk0_input_frequency)(_code 1444))
				((inclk1_input_frequency)(_code 1445))
				((self_reset_on_loss_lock)(_code 1446))
				((switch_over_type)(_code 1447))
				((enable_switch_over_counter)(_code 1448))
				((switch_over_counter)(_code 1449))
				((bandwidth)(_code 1450))
				((bandwidth_type)(_code 1451))
				((lock_high)(_code 1452))
				((lock_low)(_code 1453))
				((lock_window_ui)(_code 1454))
				((simulation_type)(_code 1455))
				((family_name)(_code 1456))
				((lpm_hint)(_code 1457))
				((clk0_multiply_by)(_code 1458))
				((clk0_divide_by)(_code 1459))
				((clk0_phase_shift)(_code 1460))
				((clk0_duty_cycle)(_code 1461))
				((clk0_use_even_counter_mode)(_code 1462))
				((clk0_use_even_counter_value)(_code 1463))
				((clk1_multiply_by)(_code 1464))
				((clk1_divide_by)(_code 1465))
				((clk1_phase_shift)(_code 1466))
				((clk1_duty_cycle)(_code 1467))
				((clk1_use_even_counter_mode)(_code 1468))
				((clk1_use_even_counter_value)(_code 1469))
				((clk2_multiply_by)(_code 1470))
				((clk2_divide_by)(_code 1471))
				((clk2_phase_shift)(_code 1472))
				((clk2_duty_cycle)(_code 1473))
				((clk2_use_even_counter_mode)(_code 1474))
				((clk2_use_even_counter_value)(_code 1475))
				((clk3_multiply_by)(_code 1476))
				((clk3_divide_by)(_code 1477))
				((clk3_phase_shift)(_code 1478))
				((clk3_duty_cycle)(_code 1479))
				((clk3_use_even_counter_mode)(_code 1480))
				((clk3_use_even_counter_value)(_code 1481))
				((clk4_multiply_by)(_code 1482))
				((clk4_divide_by)(_code 1483))
				((clk4_phase_shift)(_code 1484))
				((clk4_duty_cycle)(_code 1485))
				((clk4_use_even_counter_mode)(_code 1486))
				((clk4_use_even_counter_value)(_code 1487))
				((vco_min)(_code 1488))
				((vco_max)(_code 1489))
				((vco_center)(_code 1490))
				((dpa_multiply_by)(_code 1491))
				((dpa_divide_by)(_code 1492))
				((dpa_divider)(_code 1493))
				((pfd_min)(_code 1494))
				((pfd_max)(_code 1495))
				((m_initial)(_code 1496))
				((m)(_code 1497))
				((n)(_code 1498))
				((c0_high)(_code 1499))
				((c0_low)(_code 1500))
				((c0_initial)(_code 1501))
				((c0_mode)(_code 1502))
				((c0_ph)(_code 1503))
				((c1_high)(_code 1504))
				((c1_low)(_code 1505))
				((c1_initial)(_code 1506))
				((c1_mode)(_code 1507))
				((c1_ph)(_code 1508))
				((c2_high)(_code 1509))
				((c2_low)(_code 1510))
				((c2_initial)(_code 1511))
				((c2_mode)(_code 1512))
				((c2_ph)(_code 1513))
				((c3_high)(_code 1514))
				((c3_low)(_code 1515))
				((c3_initial)(_code 1516))
				((c3_mode)(_code 1517))
				((c3_ph)(_code 1518))
				((c4_high)(_code 1519))
				((c4_low)(_code 1520))
				((c4_initial)(_code 1521))
				((c4_mode)(_code 1522))
				((c4_ph)(_code 1523))
				((m_ph)(_code 1524))
				((c1_use_casc_in)(_code 1525))
				((c2_use_casc_in)(_code 1526))
				((c3_use_casc_in)(_code 1527))
				((c4_use_casc_in)(_code 1528))
				((m_test_source)(_code 1529))
				((c0_test_source)(_code 1530))
				((c1_test_source)(_code 1531))
				((c2_test_source)(_code 1532))
				((c3_test_source)(_code 1533))
				((c4_test_source)(_code 1534))
				((clk0_counter)(_code 1535))
				((clk1_counter)(_code 1536))
				((clk2_counter)(_code 1537))
				((clk3_counter)(_code 1538))
				((clk4_counter)(_code 1539))
				((vco_multiply_by)(_code 1540))
				((vco_divide_by)(_code 1541))
				((vco_frequency_control)(_code 1542))
				((vco_phase_shift_step)(_code 1543))
				((charge_pump_current_bits)(_code 1544))
				((loop_filter_c_bits)(_code 1545))
				((loop_filter_r_bits)(_code 1546))
				((charge_pump_current)(_code 1547))
				((loop_filter_r)(_code 1548))
				((loop_filter_c)(_code 1549))
			)
			(_port
				((inclk)(inclk))
				((fbin)(fbin_wire))
				((clkswitch)(clkswitch_wire))
				((areset)(areset_wire))
				((pfdena)(pfdena_wire))
				((scanclk)(scanclk))
				((scandata)(scandata))
				((scanclkena)(scanclkena_wire))
				((configupdate)(configupdate_wire))
				((phasecounterselect)(phasecounterselect_wire(d_2_0)))
				((phaseupdown)(phaseupdown_wire))
				((phasestep)(phasestep_wire))
				((clk(4))(clk_wire(4)))
				((clk(3))(clk_wire(3)))
				((clk(2))(clk_wire(2)))
				((clk(1))(clk_wire(1)))
				((clk(0))(clk_wire(0)))
				((clkbad)(clkbad_wire))
				((activeclock)(activeclock_wire))
				((locked)(locked_tmp))
				((scandataout)(scandataout_wire))
				((scandone)(scandone_wire))
				((phasedone)(phasedone_wire))
				((vcooverrange)(vcooverrange_wire))
				((vcounderrange)(vcounderrange_wire))
				((fbout)(fbout_wire))
				((fref)(fref_wire))
				((icdrclk)(icdrclk_wire))
			)
			(_use(_ent . MF_cycloneiiigl_pll)
				(_gen
					((operation_mode)(_code 1550))
					((pll_type)(_code 1551))
					((compensate_clock)(_code 1552))
					((inclk0_input_frequency)(_code 1553))
					((inclk1_input_frequency)(_code 1554))
					((self_reset_on_loss_lock)(_code 1555))
					((switch_over_type)(_code 1556))
					((switch_over_counter)(_code 1557))
					((enable_switch_over_counter)(_code 1558))
					((bandwidth)(_code 1559))
					((bandwidth_type)(_code 1560))
					((lock_c)((i 4)))
					((lock_high)(_code 1561))
					((lock_low)(_code 1562))
					((lock_window_ui)(_code 1563))
					((clk0_output_frequency)((i 0)))
					((clk0_multiply_by)(_code 1564))
					((clk0_divide_by)(_code 1565))
					((clk0_phase_shift)(_code 1566))
					((clk0_duty_cycle)(_code 1567))
					((clk1_output_frequency)((i 0)))
					((clk1_multiply_by)(_code 1568))
					((clk1_divide_by)(_code 1569))
					((clk1_phase_shift)(_code 1570))
					((clk1_duty_cycle)(_code 1571))
					((clk2_output_frequency)((i 0)))
					((clk2_multiply_by)(_code 1572))
					((clk2_divide_by)(_code 1573))
					((clk2_phase_shift)(_code 1574))
					((clk2_duty_cycle)(_code 1575))
					((clk3_multiply_by)(_code 1576))
					((clk3_divide_by)(_code 1577))
					((clk3_phase_shift)(_code 1578))
					((clk3_duty_cycle)(_code 1579))
					((clk4_multiply_by)(_code 1580))
					((clk4_divide_by)(_code 1581))
					((clk4_phase_shift)(_code 1582))
					((clk4_duty_cycle)(_code 1583))
					((pfd_min)(_code 1584))
					((pfd_max)(_code 1585))
					((vco_min)(_code 1586))
					((vco_max)(_code 1587))
					((vco_center)(_code 1588))
					((m_initial)(_code 1589))
					((m)(_code 1590))
					((n)(_code 1591))
					((c0_high)(_code 1592))
					((c0_low)(_code 1593))
					((c0_initial)(_code 1594))
					((c0_mode)(_code 1595))
					((c0_ph)(_code 1596))
					((c1_high)(_code 1597))
					((c1_low)(_code 1598))
					((c1_initial)(_code 1599))
					((c1_mode)(_code 1600))
					((c1_ph)(_code 1601))
					((c2_high)(_code 1602))
					((c2_low)(_code 1603))
					((c2_initial)(_code 1604))
					((c2_mode)(_code 1605))
					((c2_ph)(_code 1606))
					((c3_high)(_code 1607))
					((c3_low)(_code 1608))
					((c3_initial)(_code 1609))
					((c3_mode)(_code 1610))
					((c3_ph)(_code 1611))
					((c4_high)(_code 1612))
					((c4_low)(_code 1613))
					((c4_initial)(_code 1614))
					((c4_mode)(_code 1615))
					((c4_ph)(_code 1616))
					((m_ph)(_code 1617))
					((clk0_counter)(_code 1618))
					((clk1_counter)(_code 1619))
					((clk2_counter)(_code 1620))
					((clk3_counter)(_code 1621))
					((clk4_counter)(_code 1622))
					((c1_use_casc_in)(_code 1623))
					((c2_use_casc_in)(_code 1624))
					((c3_use_casc_in)(_code 1625))
					((c4_use_casc_in)(_code 1626))
					((m_test_source)(_code 1627))
					((c0_test_source)(_code 1628))
					((c1_test_source)(_code 1629))
					((c2_test_source)(_code 1630))
					((c3_test_source)(_code 1631))
					((c4_test_source)(_code 1632))
					((vco_multiply_by)(_code 1633))
					((vco_divide_by)(_code 1634))
					((vco_frequency_control)(_code 1635))
					((vco_phase_shift_step)(_code 1636))
					((dpa_multiply_by)(_code 1637))
					((dpa_divide_by)(_code 1638))
					((dpa_divider)(_code 1639))
					((charge_pump_current)(_code 1640))
					((loop_filter_r)(_code 1641))
					((loop_filter_c)(_code 1642))
					((simulation_type)(_code 1643))
					((lpm_hint)(_code 1644))
					((clk0_use_even_counter_mode)(_code 1645))
					((clk1_use_even_counter_mode)(_code 1646))
					((clk2_use_even_counter_mode)(_code 1647))
					((clk3_use_even_counter_mode)(_code 1648))
					((clk4_use_even_counter_mode)(_code 1649))
					((clk0_use_even_counter_value)(_code 1650))
					((clk1_use_even_counter_value)(_code 1651))
					((clk2_use_even_counter_value)(_code 1652))
					((clk3_use_even_counter_value)(_code 1653))
					((clk4_use_even_counter_value)(_code 1654))
					((charge_pump_current_bits)(_code 1655))
					((loop_filter_c_bits)(_code 1656))
					((loop_filter_r_bits)(_code 1657))
					((family_name)(_code 1658))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((fbout)(fbout))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((scanclkena)(scanclkena))
					((configupdate)(configupdate))
					((clk)(clk))
					((phasecounterselect)(phasecounterselect))
					((phaseupdown)(phaseupdown))
					((phasestep)(phasestep))
					((clkbad)(clkbad))
					((activeclock)(activeclock))
					((locked)(locked))
					((scandataout)(scandataout))
					((scandone)(scandone))
					((phasedone)(phasedone))
					((vcooverrange)(vcooverrange))
					((vcounderrange)(vcounderrange))
					((fref)(fref))
					((icdrclk)(icdrclk))
				)
			)
		)
	)
	(_generate STRATIXIIIPLL_IOBUF 0 20377(_if 1659)
		(_inst iobuf1 0 20381(_comp pll_iobuf)
			(_port
				((i)(fbout_wire))
				((oe)(oe_wire))
				((io)(fbmimicbidir))
				((o)(iobuf_o))
			)
			(_use(_ent . pll_iobuf)
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 17277(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 0 0 17277(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~121 0 17278(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int operation_mode 1 0 17278(_ent gms(_string \"NORMAL"\))))
		(_type(_int ~STRING~122 0 17279(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int pll_type 2 0 17279(_ent gms(_string \"AUTO"\))))
		(_type(_int ~STRING~123 0 17280(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int qualify_conf_done 3 0 17280(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~124 0 17281(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int compensate_clock 4 0 17281(_ent gms(_string \"CLK0"\))))
		(_type(_int ~STRING~125 0 17282(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int scan_chain 5 0 17282(_ent(_string \"LONG"\))))
		(_type(_int ~STRING~126 0 17283(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int primary_clock 6 0 17283(_ent gms(_string \"inclk0"\))))
		(_gen(_int inclk0_input_frequency -2 0 17284(_ent)))
		(_gen(_int inclk1_input_frequency -2 0 17285 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~127 0 17286(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int gate_lock_signal 7 0 17286(_ent(_string \"NO"\))))
		(_gen(_int gate_lock_counter -3 0 17287 \0\ (_ent((i 0)))))
		(_gen(_int lock_high -2 0 17288 \1\ (_ent((i 1)))))
		(_gen(_int lock_low -2 0 17289 \0\ (_ent((i 0)))))
		(_gen(_int valid_lock_multiplier -2 0 17290 \1\ (_ent((i 1)))))
		(_gen(_int invalid_lock_multiplier -2 0 17291 \5\ (_ent((i 5)))))
		(_type(_int ~STRING~128 0 17292(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int switch_over_type 8 0 17292(_ent(_string \"AUTO"\))))
		(_type(_int ~STRING~129 0 17293(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int switch_over_on_lossclk 9 0 17293(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1210 0 17294(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int switch_over_on_gated_lock 10 0 17294(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1211 0 17295(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_switch_over_counter 11 0 17295(_ent gms(_string \"OFF"\))))
		(_gen(_int switch_over_counter -2 0 17296 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1212 0 17297(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int feedback_source 12 0 17297(_ent(_string \"EXTCLK0"\))))
		(_gen(_int bandwidth -2 0 17298 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1213 0 17299(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int bandwidth_type 13 0 17299(_ent gms(_string \"UNUSED"\))))
		(_type(_int ~STRING~1214 0 17300(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 14 0 17300(_ent(_string \"UNUSED"\))))
		(_gen(_int spread_frequency -2 0 17301 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1215 0 17302(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int down_spread 15 0 17302(_ent(_string \"0.0"\))))
		(_type(_int ~STRING~1216 0 17303(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int self_reset_on_gated_loss_lock 16 0 17303(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1217 0 17304(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int self_reset_on_loss_lock 17 0 17304(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1218 0 17305(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lock_window_ui 18 0 17305(_ent(_string \"0.05"\))))
		(_gen(_int width_clock -2 0 17306 \6\ (_ent gms((i 6)))))
		(_gen(_int width_phasecounterselect -2 0 17307 \4\ (_ent gms((i 4)))))
		(_type(_int ~STRING~1219 0 17308(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int using_fbmimicbidir_port 19 0 17308(_ent gms(_string \"ON"\))))
		(_gen(_int charge_pump_current_bits -2 0 17309 \9999\ (_ent((i 9999)))))
		(_gen(_int loop_filter_c_bits -2 0 17310 \9999\ (_ent((i 9999)))))
		(_gen(_int loop_filter_r_bits -2 0 17311 \9999\ (_ent((i 9999)))))
		(_type(_int ~STRING~1220 0 17312(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int scan_chain_mif_file 20 0 17312(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1221 0 17315(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int simulation_type 21 0 17315(_ent gms(_string \"functional"\))))
		(_type(_int ~STRING~1222 0 17316(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int source_is_pll 22 0 17316(_ent(_string \"off"\))))
		(_type(_int ~STRING~1223 0 17317(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int skip_vco 23 0 17317(_ent(_string \"off"\))))
		(_gen(_int clk9_multiply_by -2 0 17319 \1\ (_ent((i 1)))))
		(_gen(_int clk8_multiply_by -2 0 17320 \1\ (_ent((i 1)))))
		(_gen(_int clk7_multiply_by -2 0 17321 \1\ (_ent((i 1)))))
		(_gen(_int clk6_multiply_by -2 0 17322 \1\ (_ent((i 1)))))
		(_gen(_int clk5_multiply_by -2 0 17323 \1\ (_ent gms((i 1)))))
		(_gen(_int clk4_multiply_by -2 0 17324 \1\ (_ent gms((i 1)))))
		(_gen(_int clk3_multiply_by -2 0 17325 \1\ (_ent gms((i 1)))))
		(_gen(_int clk2_multiply_by -2 0 17326 \1\ (_ent gms((i 1)))))
		(_gen(_int clk1_multiply_by -2 0 17327 \1\ (_ent gms((i 1)))))
		(_gen(_int clk0_multiply_by -2 0 17328 \1\ (_ent gms((i 1)))))
		(_gen(_int clk9_divide_by -2 0 17329 \1\ (_ent((i 1)))))
		(_gen(_int clk8_divide_by -2 0 17330 \1\ (_ent((i 1)))))
		(_gen(_int clk7_divide_by -2 0 17331 \1\ (_ent((i 1)))))
		(_gen(_int clk6_divide_by -2 0 17332 \1\ (_ent((i 1)))))
		(_gen(_int clk5_divide_by -2 0 17333 \1\ (_ent gms((i 1)))))
		(_gen(_int clk4_divide_by -2 0 17334 \1\ (_ent gms((i 1)))))
		(_gen(_int clk3_divide_by -2 0 17335 \1\ (_ent gms((i 1)))))
		(_gen(_int clk2_divide_by -2 0 17336 \1\ (_ent gms((i 1)))))
		(_gen(_int clk1_divide_by -2 0 17337 \1\ (_ent gms((i 1)))))
		(_gen(_int clk0_divide_by -2 0 17338 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1224 0 17339(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk9_phase_shift 24 0 17339(_ent(_string \"0"\))))
		(_type(_int ~STRING~1225 0 17340(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk8_phase_shift 25 0 17340(_ent(_string \"0"\))))
		(_type(_int ~STRING~1226 0 17341(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk7_phase_shift 26 0 17341(_ent(_string \"0"\))))
		(_type(_int ~STRING~1227 0 17342(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk6_phase_shift 27 0 17342(_ent(_string \"0"\))))
		(_type(_int ~STRING~1228 0 17343(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_phase_shift 28 0 17343(_ent(_string \"0"\))))
		(_type(_int ~STRING~1229 0 17344(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_phase_shift 29 0 17344(_ent(_string \"0"\))))
		(_type(_int ~STRING~1230 0 17345(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_phase_shift 30 0 17345(_ent(_string \"0"\))))
		(_type(_int ~STRING~1231 0 17346(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_phase_shift 31 0 17346(_ent(_string \"0"\))))
		(_type(_int ~STRING~1232 0 17347(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_phase_shift 32 0 17347(_ent(_string \"0"\))))
		(_type(_int ~STRING~1233 0 17348(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_phase_shift 33 0 17348(_ent(_string \"0"\))))
		(_type(_int ~STRING~1234 0 17349(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_time_delay 34 0 17349(_ent(_string \"0"\))))
		(_type(_int ~STRING~1235 0 17350(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_time_delay 35 0 17350(_ent(_string \"0"\))))
		(_type(_int ~STRING~1236 0 17351(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_time_delay 36 0 17351(_ent(_string \"0"\))))
		(_type(_int ~STRING~1237 0 17352(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_time_delay 37 0 17352(_ent(_string \"0"\))))
		(_type(_int ~STRING~1238 0 17353(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_time_delay 38 0 17353(_ent(_string \"0"\))))
		(_type(_int ~STRING~1239 0 17354(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_time_delay 39 0 17354(_ent(_string \"0"\))))
		(_gen(_int clk9_duty_cycle -2 0 17355 \50\ (_ent((i 50)))))
		(_gen(_int clk8_duty_cycle -2 0 17356 \50\ (_ent((i 50)))))
		(_gen(_int clk7_duty_cycle -2 0 17357 \50\ (_ent((i 50)))))
		(_gen(_int clk6_duty_cycle -2 0 17358 \50\ (_ent((i 50)))))
		(_gen(_int clk5_duty_cycle -2 0 17359 \50\ (_ent((i 50)))))
		(_gen(_int clk4_duty_cycle -2 0 17360 \50\ (_ent((i 50)))))
		(_gen(_int clk3_duty_cycle -2 0 17361 \50\ (_ent((i 50)))))
		(_gen(_int clk2_duty_cycle -2 0 17362 \50\ (_ent((i 50)))))
		(_gen(_int clk1_duty_cycle -2 0 17363 \50\ (_ent((i 50)))))
		(_gen(_int clk0_duty_cycle -2 0 17364 \50\ (_ent((i 50)))))
		(_type(_int ~STRING~1240 0 17365(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk9_use_even_counter_mode 40 0 17365(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1241 0 17366(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk8_use_even_counter_mode 41 0 17366(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1242 0 17367(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk7_use_even_counter_mode 42 0 17367(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1243 0 17368(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk6_use_even_counter_mode 43 0 17368(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1244 0 17369(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_use_even_counter_mode 44 0 17369(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1245 0 17370(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_mode 45 0 17370(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1246 0 17371(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_mode 46 0 17371(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1247 0 17372(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_mode 47 0 17372(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1248 0 17373(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_mode 48 0 17373(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1249 0 17374(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_mode 49 0 17374(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1250 0 17375(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk9_use_even_counter_value 50 0 17375(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1251 0 17376(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk8_use_even_counter_value 51 0 17376(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1252 0 17377(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk7_use_even_counter_value 52 0 17377(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1253 0 17378(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk6_use_even_counter_value 53 0 17378(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1254 0 17379(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_use_even_counter_value 54 0 17379(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1255 0 17380(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_use_even_counter_value 55 0 17380(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1256 0 17381(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_use_even_counter_value 56 0 17381(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1257 0 17382(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_use_even_counter_value 57 0 17382(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1258 0 17383(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_use_even_counter_value 58 0 17383(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1259 0 17384(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_use_even_counter_value 59 0 17384(_ent(_string \"OFF"\))))
		(_gen(_int clk2_output_frequency -2 0 17386 \0\ (_ent((i 0)))))
		(_gen(_int clk1_output_frequency -2 0 17387 \0\ (_ent((i 0)))))
		(_gen(_int clk0_output_frequency -2 0 17388 \0\ (_ent((i 0)))))
		(_gen(_int extclk3_multiply_by -2 0 17391 \1\ (_ent gms((i 1)))))
		(_gen(_int extclk2_multiply_by -2 0 17392 \1\ (_ent gms((i 1)))))
		(_gen(_int extclk1_multiply_by -2 0 17393 \1\ (_ent gms((i 1)))))
		(_gen(_int extclk0_multiply_by -2 0 17394 \1\ (_ent gms((i 1)))))
		(_gen(_int extclk3_divide_by -2 0 17395 \1\ (_ent gms((i 1)))))
		(_gen(_int extclk2_divide_by -2 0 17396 \1\ (_ent gms((i 1)))))
		(_gen(_int extclk1_divide_by -2 0 17397 \1\ (_ent gms((i 1)))))
		(_gen(_int extclk0_divide_by -2 0 17398 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1260 0 17399(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk3_phase_shift 60 0 17399(_ent(_string \"0"\))))
		(_type(_int ~STRING~1261 0 17400(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk2_phase_shift 61 0 17400(_ent(_string \"0"\))))
		(_type(_int ~STRING~1262 0 17401(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk1_phase_shift 62 0 17401(_ent(_string \"0"\))))
		(_type(_int ~STRING~1263 0 17402(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk0_phase_shift 63 0 17402(_ent(_string \"0"\))))
		(_type(_int ~STRING~1264 0 17403(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk3_time_delay 64 0 17403(_ent(_string \"0"\))))
		(_type(_int ~STRING~1265 0 17404(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk2_time_delay 65 0 17404(_ent(_string \"0"\))))
		(_type(_int ~STRING~1266 0 17405(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk1_time_delay 66 0 17405(_ent(_string \"0"\))))
		(_type(_int ~STRING~1267 0 17406(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk0_time_delay 67 0 17406(_ent(_string \"0"\))))
		(_gen(_int extclk3_duty_cycle -2 0 17407 \50\ (_ent((i 50)))))
		(_gen(_int extclk2_duty_cycle -2 0 17408 \50\ (_ent((i 50)))))
		(_gen(_int extclk1_duty_cycle -2 0 17409 \50\ (_ent((i 50)))))
		(_gen(_int extclk0_duty_cycle -2 0 17410 \50\ (_ent((i 50)))))
		(_gen(_int vco_multiply_by -3 0 17413 \0\ (_ent((i 0)))))
		(_gen(_int vco_divide_by -3 0 17414 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1268 0 17415(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sclkout0_phase_shift 68 0 17415(_ent(_string \"0"\))))
		(_type(_int ~STRING~1269 0 17416(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sclkout1_phase_shift 69 0 17416(_ent(_string \"0"\))))
		(_gen(_int dpa_multiply_by -3 0 17418 \0\ (_ent((i 0)))))
		(_gen(_int dpa_divide_by -3 0 17419 \0\ (_ent((i 0)))))
		(_gen(_int dpa_divider -3 0 17420 \0\ (_ent((i 0)))))
		(_gen(_int vco_min -2 0 17424 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_max -2 0 17425 \0\ (_ent gms((i 0)))))
		(_gen(_int vco_center -2 0 17426 \0\ (_ent((i 0)))))
		(_gen(_int pfd_min -2 0 17427 \0\ (_ent((i 0)))))
		(_gen(_int pfd_max -2 0 17428 \0\ (_ent((i 0)))))
		(_gen(_int m_initial -2 0 17429 \1\ (_ent((i 1)))))
		(_gen(_int m -2 0 17430 \0\ (_ent gms((i 0)))))
		(_gen(_int n -2 0 17431 \1\ (_ent((i 1)))))
		(_gen(_int m2 -2 0 17432 \1\ (_ent((i 1)))))
		(_gen(_int n2 -2 0 17433 \1\ (_ent((i 1)))))
		(_gen(_int ss -2 0 17434 \0\ (_ent((i 0)))))
		(_gen(_int c0_high -2 0 17435 \1\ (_ent((i 1)))))
		(_gen(_int c1_high -2 0 17436 \1\ (_ent((i 1)))))
		(_gen(_int c2_high -2 0 17437 \1\ (_ent((i 1)))))
		(_gen(_int c3_high -2 0 17438 \1\ (_ent((i 1)))))
		(_gen(_int c4_high -2 0 17439 \1\ (_ent((i 1)))))
		(_gen(_int c5_high -2 0 17440 \1\ (_ent((i 1)))))
		(_gen(_int c6_high -2 0 17441 \1\ (_ent((i 1)))))
		(_gen(_int c7_high -2 0 17442 \1\ (_ent((i 1)))))
		(_gen(_int c8_high -2 0 17443 \1\ (_ent((i 1)))))
		(_gen(_int c9_high -2 0 17444 \1\ (_ent((i 1)))))
		(_gen(_int l0_high -2 0 17445 \1\ (_ent((i 1)))))
		(_gen(_int l1_high -2 0 17446 \1\ (_ent((i 1)))))
		(_gen(_int g0_high -2 0 17447 \1\ (_ent((i 1)))))
		(_gen(_int g1_high -2 0 17448 \1\ (_ent((i 1)))))
		(_gen(_int g2_high -2 0 17449 \1\ (_ent((i 1)))))
		(_gen(_int g3_high -2 0 17450 \1\ (_ent((i 1)))))
		(_gen(_int e0_high -2 0 17451 \1\ (_ent((i 1)))))
		(_gen(_int e1_high -2 0 17452 \1\ (_ent((i 1)))))
		(_gen(_int e2_high -2 0 17453 \1\ (_ent((i 1)))))
		(_gen(_int e3_high -2 0 17454 \1\ (_ent((i 1)))))
		(_gen(_int c0_low -2 0 17455 \1\ (_ent((i 1)))))
		(_gen(_int c1_low -2 0 17456 \1\ (_ent((i 1)))))
		(_gen(_int c2_low -2 0 17457 \1\ (_ent((i 1)))))
		(_gen(_int c3_low -2 0 17458 \1\ (_ent((i 1)))))
		(_gen(_int c4_low -2 0 17459 \1\ (_ent((i 1)))))
		(_gen(_int c5_low -2 0 17460 \1\ (_ent((i 1)))))
		(_gen(_int c6_low -2 0 17461 \1\ (_ent((i 1)))))
		(_gen(_int c7_low -2 0 17462 \1\ (_ent((i 1)))))
		(_gen(_int c8_low -2 0 17463 \1\ (_ent((i 1)))))
		(_gen(_int c9_low -2 0 17464 \1\ (_ent((i 1)))))
		(_gen(_int l0_low -2 0 17465 \1\ (_ent((i 1)))))
		(_gen(_int l1_low -2 0 17466 \1\ (_ent((i 1)))))
		(_gen(_int g0_low -2 0 17467 \1\ (_ent((i 1)))))
		(_gen(_int g1_low -2 0 17468 \1\ (_ent((i 1)))))
		(_gen(_int g2_low -2 0 17469 \1\ (_ent((i 1)))))
		(_gen(_int g3_low -2 0 17470 \1\ (_ent((i 1)))))
		(_gen(_int e0_low -2 0 17471 \1\ (_ent((i 1)))))
		(_gen(_int e1_low -2 0 17472 \1\ (_ent((i 1)))))
		(_gen(_int e2_low -2 0 17473 \1\ (_ent((i 1)))))
		(_gen(_int e3_low -2 0 17474 \1\ (_ent((i 1)))))
		(_gen(_int c0_initial -2 0 17475 \1\ (_ent((i 1)))))
		(_gen(_int c1_initial -2 0 17476 \1\ (_ent((i 1)))))
		(_gen(_int c2_initial -2 0 17477 \1\ (_ent((i 1)))))
		(_gen(_int c3_initial -2 0 17478 \1\ (_ent((i 1)))))
		(_gen(_int c4_initial -2 0 17479 \1\ (_ent((i 1)))))
		(_gen(_int c5_initial -2 0 17480 \1\ (_ent((i 1)))))
		(_gen(_int c6_initial -2 0 17481 \1\ (_ent((i 1)))))
		(_gen(_int c7_initial -2 0 17482 \1\ (_ent((i 1)))))
		(_gen(_int c8_initial -2 0 17483 \1\ (_ent((i 1)))))
		(_gen(_int c9_initial -2 0 17484 \1\ (_ent((i 1)))))
		(_gen(_int l0_initial -2 0 17485 \1\ (_ent((i 1)))))
		(_gen(_int l1_initial -2 0 17486 \1\ (_ent((i 1)))))
		(_gen(_int g0_initial -2 0 17487 \1\ (_ent((i 1)))))
		(_gen(_int g1_initial -2 0 17488 \1\ (_ent((i 1)))))
		(_gen(_int g2_initial -2 0 17489 \1\ (_ent((i 1)))))
		(_gen(_int g3_initial -2 0 17490 \1\ (_ent((i 1)))))
		(_gen(_int e0_initial -2 0 17491 \1\ (_ent((i 1)))))
		(_gen(_int e1_initial -2 0 17492 \1\ (_ent((i 1)))))
		(_gen(_int e2_initial -2 0 17493 \1\ (_ent((i 1)))))
		(_gen(_int e3_initial -2 0 17494 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1270 0 17495(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c0_mode 70 0 17495(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1271 0 17496(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c1_mode 71 0 17496(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1272 0 17497(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c2_mode 72 0 17497(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1273 0 17498(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c3_mode 73 0 17498(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1274 0 17499(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c4_mode 74 0 17499(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1275 0 17500(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c5_mode 75 0 17500(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1276 0 17501(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c6_mode 76 0 17501(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1277 0 17502(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c7_mode 77 0 17502(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1278 0 17503(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c8_mode 78 0 17503(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1279 0 17504(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c9_mode 79 0 17504(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1280 0 17505(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int l0_mode 80 0 17505(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1281 0 17506(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int l1_mode 81 0 17506(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1282 0 17507(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int g0_mode 82 0 17507(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1283 0 17508(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int g1_mode 83 0 17508(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1284 0 17509(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int g2_mode 84 0 17509(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1285 0 17510(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int g3_mode 85 0 17510(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1286 0 17511(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int e0_mode 86 0 17511(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1287 0 17512(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int e1_mode 87 0 17512(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1288 0 17513(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int e2_mode 88 0 17513(_ent(_string \"bypass"\))))
		(_type(_int ~STRING~1289 0 17514(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int e3_mode 89 0 17514(_ent(_string \"bypass"\))))
		(_gen(_int c0_ph -2 0 17515 \0\ (_ent((i 0)))))
		(_gen(_int c1_ph -2 0 17516 \0\ (_ent((i 0)))))
		(_gen(_int c2_ph -2 0 17517 \0\ (_ent((i 0)))))
		(_gen(_int c3_ph -2 0 17518 \0\ (_ent((i 0)))))
		(_gen(_int c4_ph -2 0 17519 \0\ (_ent((i 0)))))
		(_gen(_int c5_ph -2 0 17520 \0\ (_ent((i 0)))))
		(_gen(_int c6_ph -2 0 17521 \0\ (_ent((i 0)))))
		(_gen(_int c7_ph -2 0 17522 \0\ (_ent((i 0)))))
		(_gen(_int c8_ph -2 0 17523 \0\ (_ent((i 0)))))
		(_gen(_int c9_ph -2 0 17524 \0\ (_ent((i 0)))))
		(_gen(_int l0_ph -2 0 17525 \0\ (_ent((i 0)))))
		(_gen(_int l1_ph -2 0 17526 \0\ (_ent((i 0)))))
		(_gen(_int g0_ph -2 0 17527 \0\ (_ent((i 0)))))
		(_gen(_int g1_ph -2 0 17528 \0\ (_ent((i 0)))))
		(_gen(_int g2_ph -2 0 17529 \0\ (_ent((i 0)))))
		(_gen(_int g3_ph -2 0 17530 \0\ (_ent((i 0)))))
		(_gen(_int e0_ph -2 0 17531 \0\ (_ent((i 0)))))
		(_gen(_int e1_ph -2 0 17532 \0\ (_ent((i 0)))))
		(_gen(_int e2_ph -2 0 17533 \0\ (_ent((i 0)))))
		(_gen(_int e3_ph -2 0 17534 \0\ (_ent((i 0)))))
		(_gen(_int m_ph -2 0 17535 \0\ (_ent((i 0)))))
		(_gen(_int l0_time_delay -2 0 17536 \0\ (_ent((i 0)))))
		(_gen(_int l1_time_delay -2 0 17537 \0\ (_ent((i 0)))))
		(_gen(_int g0_time_delay -2 0 17538 \0\ (_ent((i 0)))))
		(_gen(_int g1_time_delay -2 0 17539 \0\ (_ent((i 0)))))
		(_gen(_int g2_time_delay -2 0 17540 \0\ (_ent((i 0)))))
		(_gen(_int g3_time_delay -2 0 17541 \0\ (_ent((i 0)))))
		(_gen(_int e0_time_delay -2 0 17542 \0\ (_ent((i 0)))))
		(_gen(_int e1_time_delay -2 0 17543 \0\ (_ent((i 0)))))
		(_gen(_int e2_time_delay -2 0 17544 \0\ (_ent((i 0)))))
		(_gen(_int e3_time_delay -2 0 17545 \0\ (_ent((i 0)))))
		(_gen(_int m_time_delay -2 0 17546 \0\ (_ent((i 0)))))
		(_gen(_int n_time_delay -2 0 17547 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1290 0 17548(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c1_use_casc_in 90 0 17548(_ent(_string \"off"\))))
		(_type(_int ~STRING~1291 0 17549(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c2_use_casc_in 91 0 17549(_ent(_string \"off"\))))
		(_type(_int ~STRING~1292 0 17550(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c3_use_casc_in 92 0 17550(_ent(_string \"off"\))))
		(_type(_int ~STRING~1293 0 17551(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c4_use_casc_in 93 0 17551(_ent(_string \"off"\))))
		(_type(_int ~STRING~1294 0 17552(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c5_use_casc_in 94 0 17552(_ent(_string \"off"\))))
		(_type(_int ~STRING~1295 0 17553(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c6_use_casc_in 95 0 17553(_ent(_string \"off"\))))
		(_type(_int ~STRING~1296 0 17554(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c7_use_casc_in 96 0 17554(_ent(_string \"off"\))))
		(_type(_int ~STRING~1297 0 17555(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c8_use_casc_in 97 0 17555(_ent(_string \"off"\))))
		(_type(_int ~STRING~1298 0 17556(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c9_use_casc_in 98 0 17556(_ent(_string \"off"\))))
		(_type(_int ~STRING~1299 0 17557(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk3_counter 99 0 17557(_ent(_string \"e3"\))))
		(_type(_int ~STRING~12100 0 17558(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk2_counter 100 0 17558(_ent(_string \"e2"\))))
		(_type(_int ~STRING~12101 0 17559(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk1_counter 101 0 17559(_ent(_string \"e1"\))))
		(_type(_int ~STRING~12102 0 17560(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int extclk0_counter 102 0 17560(_ent(_string \"e0"\))))
		(_type(_int ~STRING~12103 0 17561(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk9_counter 103 0 17561(_ent(_string \"c9"\))))
		(_type(_int ~STRING~12104 0 17562(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk8_counter 104 0 17562(_ent(_string \"c8"\))))
		(_type(_int ~STRING~12105 0 17563(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk7_counter 105 0 17563(_ent(_string \"c7"\))))
		(_type(_int ~STRING~12106 0 17564(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk6_counter 106 0 17564(_ent(_string \"c6"\))))
		(_type(_int ~STRING~12107 0 17565(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk5_counter 107 0 17565(_ent(_string \"l1"\))))
		(_type(_int ~STRING~12108 0 17566(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk4_counter 108 0 17566(_ent gms(_string \"l0"\))))
		(_type(_int ~STRING~12109 0 17567(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk3_counter 109 0 17567(_ent gms(_string \"g3"\))))
		(_type(_int ~STRING~12110 0 17568(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk2_counter 110 0 17568(_ent gms(_string \"g2"\))))
		(_type(_int ~STRING~12111 0 17569(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk1_counter 111 0 17569(_ent gms(_string \"g1"\))))
		(_type(_int ~STRING~12112 0 17570(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int clk0_counter 112 0 17570(_ent gms(_string \"g0"\))))
		(_type(_int ~STRING~12113 0 17571(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable0_counter 113 0 17571(_ent(_string \"l0"\))))
		(_type(_int ~STRING~12114 0 17572(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable1_counter 114 0 17572(_ent(_string \"l0"\))))
		(_gen(_int charge_pump_current -2 0 17573 \2\ (_ent((i 2)))))
		(_type(_int ~STRING~12115 0 17574(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int loop_filter_r 115 0 17574(_ent(_string \" 1.000000"\))))
		(_gen(_int loop_filter_c -2 0 17575 \5\ (_ent((i 5)))))
		(_gen(_int vco_post_scale -2 0 17576 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~12116 0 17577(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int vco_frequency_control 116 0 17577(_ent(_string \"AUTO"\))))
		(_gen(_int vco_phase_shift_step -2 0 17578 \0\ (_ent((i 0)))))
		(_gen(_int m_test_source -3 0 17580 \5\ (_ent((i 5)))))
		(_gen(_int c0_test_source -3 0 17581 \5\ (_ent((i 5)))))
		(_gen(_int c1_test_source -3 0 17582 \5\ (_ent((i 5)))))
		(_gen(_int c2_test_source -3 0 17583 \5\ (_ent((i 5)))))
		(_gen(_int c3_test_source -3 0 17584 \5\ (_ent((i 5)))))
		(_gen(_int c4_test_source -3 0 17585 \5\ (_ent((i 5)))))
		(_gen(_int c5_test_source -3 0 17586 \5\ (_ent((i 5)))))
		(_gen(_int c6_test_source -3 0 17587 \5\ (_ent((i 5)))))
		(_gen(_int c7_test_source -3 0 17588 \5\ (_ent((i 5)))))
		(_gen(_int c8_test_source -3 0 17589 \5\ (_ent((i 5)))))
		(_gen(_int c9_test_source -3 0 17590 \5\ (_ent((i 5)))))
		(_type(_int ~STRING~12117 0 17591(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sim_gate_lock_device_behavior 117 0 17591(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~12118 0 17592(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 118 0 17592(_ent(_string \"altpll"\))))
		(_type(_int ~STRING~12119 0 17596(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clkena0 119 0 17596(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12120 0 17597(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clkena1 120 0 17597(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12121 0 17598(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clkena2 121 0 17598(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12122 0 17599(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clkena3 122 0 17599(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12123 0 17600(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clkena4 123 0 17600(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12124 0 17601(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clkena5 124 0 17601(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12125 0 17602(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_extclkena0 125 0 17602(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12126 0 17603(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_extclkena1 126 0 17603(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12127 0 17604(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_extclkena2 127 0 17604(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12128 0 17605(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_extclkena3 128 0 17605(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12129 0 17606(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_extclk0 129 0 17606(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12130 0 17607(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_extclk1 130 0 17607(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12131 0 17608(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_extclk2 131 0 17608(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12132 0 17609(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_extclk3 132 0 17609(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12133 0 17610(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clk0 133 0 17610(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12134 0 17611(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clk1 134 0 17611(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12135 0 17612(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clk2 135 0 17612(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12136 0 17613(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clk3 136 0 17613(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12137 0 17614(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clk4 137 0 17614(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12138 0 17615(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clk5 138 0 17615(_ent gms(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12139 0 17616(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clk6 139 0 17616(_ent gms(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12140 0 17617(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clk7 140 0 17617(_ent gms(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12141 0 17618(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clk8 141 0 17618(_ent gms(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12142 0 17619(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clk9 142 0 17619(_ent gms(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12143 0 17620(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_scandata 143 0 17620(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12144 0 17621(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_scandataout 144 0 17621(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12145 0 17622(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_scandone 145 0 17622(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12146 0 17623(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_sclkout1 146 0 17623(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12147 0 17624(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_sclkout0 147 0 17624(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12148 0 17625(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clkbad0 148 0 17625(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12149 0 17626(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clkbad1 149 0 17626(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12150 0 17627(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_activeclock 150 0 17627(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12151 0 17628(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clkloss 151 0 17628(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12152 0 17629(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_inclk1 152 0 17629(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12153 0 17630(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_inclk0 153 0 17630(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12154 0 17631(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_fbin 154 0 17631(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12155 0 17632(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_fbout 155 0 17632(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12156 0 17633(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_pllena 156 0 17633(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12157 0 17634(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_clkswitch 157 0 17634(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12158 0 17635(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_areset 158 0 17635(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12159 0 17636(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_pfdena 159 0 17636(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12160 0 17637(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_scanclk 160 0 17637(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12161 0 17638(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_scanaclr 161 0 17638(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12162 0 17639(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_scanread 162 0 17639(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12163 0 17640(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_scanwrite 163 0 17640(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12164 0 17641(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_enable0 164 0 17641(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12165 0 17642(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_enable1 165 0 17642(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12166 0 17643(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_locked 166 0 17643(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12167 0 17644(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_configupdate 167 0 17644(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12168 0 17645(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_phasecounterselect 168 0 17645(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12169 0 17646(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_phasedone 169 0 17646(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12170 0 17647(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_phasestep 170 0 17647(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12171 0 17648(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_phaseupdown 171 0 17648(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12172 0 17649(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_vcooverrange 172 0 17649(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12173 0 17650(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_vcounderrange 173 0 17650(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~12174 0 17651(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int port_scanclkena 174 0 17651(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17654(_array -4((_dto i 1 i 0)))))
		(_port(_int inclk 175 0 17654(_ent(_in((_others(i 2)))))))
		(_port(_int fbin -4 0 17655(_ent(_in((i 2))))))
		(_port(_int pllena -4 0 17656(_ent(_in((i 3))))))
		(_port(_int clkswitch -4 0 17657(_ent(_in((i 2))))))
		(_port(_int areset -4 0 17658(_ent(_in((i 2))))))
		(_port(_int pfdena -4 0 17659(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17660(_array -4((_dto i 5 i 0)))))
		(_port(_int clkena 176 0 17660(_ent(_in((_others(i 3)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17661(_array -4((_dto i 3 i 0)))))
		(_port(_int extclkena 177 0 17661(_ent(_in((_others(i 3)))))))
		(_port(_int scanclk -4 0 17662(_ent(_in((i 2))))))
		(_port(_int scanclkena -4 0 17663(_ent(_in((i 3))))))
		(_port(_int scanaclr -4 0 17664(_ent(_in((i 2))))))
		(_port(_int scanread -4 0 17665(_ent(_in((i 2))))))
		(_port(_int scanwrite -4 0 17666(_ent(_in((i 2))))))
		(_port(_int scandata -4 0 17667(_ent(_in((i 2))))))
		(_port(_int comparator -4 0 17668(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_phasecounterselect-1~downto~0}~12 0 17669(_array -4((_dto c 1660 i 0)))))
		(_port(_int phasecounterselect 178 0 17669(_ent(_in((_others(i 2)))))))
		(_port(_int phaseupdown -4 0 17670(_ent(_in((i 2))))))
		(_port(_int phasestep -4 0 17671(_ent(_in((i 2))))))
		(_port(_int configupdate -4 0 17672(_ent(_in((i 2))))))
		(_port(_int fbmimicbidir -4 0 17673(_ent(_inout((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_clock-1~downto~0}~12 0 17675(_array -4((_dto c 1661 i 0)))))
		(_port(_int clk 179 0 17675(_ent(_out))))
		(_port(_int extclk 177 0 17676(_ent(_out))))
		(_port(_int clkbad 175 0 17677(_ent(_out))))
		(_port(_int enable0 -4 0 17678(_ent(_out))))
		(_port(_int enable1 -4 0 17679(_ent(_out))))
		(_port(_int activeclock -4 0 17680(_ent(_out))))
		(_port(_int clkloss -4 0 17681(_ent(_out))))
		(_port(_int locked -4 0 17682(_ent(_out))))
		(_port(_int scandataout -4 0 17683(_ent(_out))))
		(_port(_int scandone -4 0 17684(_ent(_out))))
		(_port(_int sclkout0 -4 0 17685(_ent(_out))))
		(_port(_int sclkout1 -4 0 17686(_ent(_out))))
		(_port(_int phasedone -4 0 17687(_ent(_out))))
		(_port(_int vcooverrange -4 0 17688(_ent(_out))))
		(_port(_int vcounderrange -4 0 17689(_ent(_out))))
		(_port(_int fbout -4 0 17690(_ent(_out))))
		(_port(_int fref -4 0 17691(_ent(_out))))
		(_port(_int icdrclk -4 0 17692(_ent(_out))))
		(_cnst(_int IS_STRATIXII -5 0 17703(_arch gms(_code 1662))))
		(_cnst(_int IS_STRATIXIII -5 0 17704(_arch gms(_code 1663))))
		(_cnst(_int IS_CYCLONEII -5 0 17705(_arch gms(_code 1664))))
		(_cnst(_int IS_CYCLONEIII -5 0 17706(_arch gms(_code 1665))))
		(_cnst(_int IS_PIRANHA -5 0 17707(_arch gms(_code 1666))))
		(_cnst(_int IS_STINGRAY -5 0 17708(_arch gms(_code 1667))))
		(_type(_int ~STRING{1~to~20}~13 0 17715(_array -1((_to i 1 i 20)))))
		(_type(_int ~STRING{1~to~20}~132 0 17759(_array -1((_to i 1 i 20)))))
		(_type(_int ~STRING{1~to~20}~136 0 17773(_array -1((_to i 1 i 20)))))
		(_type(_int ~STRING{1~to~20}~1310 0 17787(_array -1((_to i 1 i 20)))))
		(_type(_int ~STRING{1~to~20}~1314 0 17800(_array -1((_to i 1 i 20)))))
		(_type(_int ~STRING{1~to~20}~1318 0 17813(_array -1((_to i 1 i 20)))))
		(_type(_int ~STRING{1~to~20}~1322 0 17826(_array -1((_to i 1 i 20)))))
		(_type(_int ~STRING{1~to~20}~1326 0 17839(_array -1((_to i 1 i 20)))))
		(_type(_int ~STRING{1~to~20}~1330 0 17852(_array -1((_to i 1 i 20)))))
		(_type(_int ~STRING{1~to~20}~1334 0 17865(_array -1((_to i 1 i 20)))))
		(_type(_int ~STRING{1~to~20}~1338 0 17879(_array -1((_to i 1 i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18169(_array -4((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18175(_array -4((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18176(_array -4((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13144 0 18342(_array -4((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13146 0 18352(_array -4((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13148 0 18353(_array -4((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13221 0 18586(_array -4((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13223 0 18595(_array -4((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18599(_array -4((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13266 0 18746(_array -4((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18755(_array -4((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18759(_array -4((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13310 0 18910(_array -4((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13312 0 18919(_array -4((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13314 0 18923(_array -4((_dto i 4 i 0)))))
		(_sig(_int locked_tmp -4 0 18947(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18948(_array -4((_dto i 6 i 0)))))
		(_sig(_int clk_tmp 206 0 18948(_arch(_uni))))
		(_sig(_int fbin_wire -4 0 18950(_arch(_uni))))
		(_sig(_int pllena_wire -4 0 18951(_arch(_uni))))
		(_sig(_int clkswitch_wire -4 0 18952(_arch(_uni))))
		(_sig(_int areset_wire -4 0 18953(_arch(_uni))))
		(_sig(_int pfdena_wire -4 0 18954(_arch(_uni))))
		(_sig(_int scanclk_wire -4 0 18955(_arch(_uni))))
		(_sig(_int scanaclr_wire -4 0 18956(_arch(_uni))))
		(_sig(_int scanread_wire -4 0 18957(_arch(_uni))))
		(_sig(_int scanwrite_wire -4 0 18958(_arch(_uni))))
		(_sig(_int scandata_wire -4 0 18959(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13316 0 18960(_array -4((_dto i 5 i 0)))))
		(_sig(_int clkena_wire 207 0 18960(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13318 0 18961(_array -4((_dto i 3 i 0)))))
		(_sig(_int extclkena_wire 208 0 18961(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13320 0 18962(_array -4((_dto i 9 i 0)))))
		(_sig(_int clk_wire 209 0 18962(_arch(_uni))))
		(_sig(_int extclk_wire 208 0 18963(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13322 0 18964(_array -4((_dto i 1 i 0)))))
		(_sig(_int clkbad_wire 210 0 18964(_arch(_uni))))
		(_sig(_int activeclock_wire -4 0 18965(_arch(_uni))))
		(_sig(_int clkloss_wire -4 0 18966(_arch(_uni))))
		(_sig(_int scandataout_wire -4 0 18967(_arch(_uni))))
		(_sig(_int scandone_wire -4 0 18968(_arch(_uni))))
		(_sig(_int sclkout0_wire -4 0 18969(_arch(_uni))))
		(_sig(_int sclkout1_wire -4 0 18970(_arch(_uni))))
		(_sig(_int locked_wire -4 0 18971(_arch(_uni))))
		(_sig(_int configupdate_wire -4 0 18972(_arch(_uni))))
		(_sig(_int phasecounterselect_wire 208 0 18973(_arch(_uni))))
		(_sig(_int phasestep_wire -4 0 18974(_arch(_uni))))
		(_sig(_int phaseupdown_wire -4 0 18975(_arch(_uni))))
		(_sig(_int scanclkena_wire -4 0 18976(_arch(_uni))))
		(_sig(_int phasedone_wire -4 0 18977(_arch(_uni))))
		(_sig(_int vcooverrange_wire -4 0 18978(_arch(_uni))))
		(_sig(_int vcounderrange_wire -4 0 18979(_arch(_uni))))
		(_sig(_int fbout_wire -4 0 18980(_arch(_uni))))
		(_sig(_int iobuf_o -4 0 18981(_arch(_uni))))
		(_sig(_int stratix3_fbin -4 0 18982(_arch(_uni))))
		(_sig(_int oe_wire -4 0 18983(_arch(_uni))))
		(_sig(_int pll_lock_sync -4 0 18984(_arch(_uni((i 3))))))
		(_sig(_int fref_wire -4 0 18985(_arch(_uni))))
		(_sig(_int icdrclk_wire -4 0 18986(_arch(_uni))))
		(_prcs
			(MSG(_arch 0 0 18991(_prcs(_mon))))
			(line__19146(_arch 1 0 19146(_assignment(_trgt(61))(_sens(38)(74)))))
			(line__19153(_arch 2 0 19153(_assignment(_trgt(50(0)))(_sens(6(0))))))
			(line__19157(_arch 3 0 19157(_assignment(_trgt(50(1)))(_sens(6(1))))))
			(line__19161(_arch 4 0 19161(_assignment(_trgt(50(2)))(_sens(6(2))))))
			(line__19165(_arch 5 0 19165(_assignment(_trgt(50(3)))(_sens(6(3))))))
			(line__19169(_arch 6 0 19169(_assignment(_trgt(50(4)))(_sens(6(4))))))
			(line__19173(_arch 7 0 19173(_assignment(_trgt(50(5)))(_sens(6(5))))))
			(line__19178(_arch 8 0 19178(_assignment(_trgt(51(0)))(_sens(7(0))))))
			(line__19182(_arch 9 0 19182(_assignment(_trgt(51(1)))(_sens(7(1))))))
			(line__19186(_arch 10 0 19186(_assignment(_trgt(51(2)))(_sens(7(2))))))
			(line__19190(_arch 11 0 19190(_assignment(_trgt(51(3)))(_sens(7(3))))))
			(line__19195(_arch 12 0 19195(_assignment(_trgt(40))(_sens(1)))))
			(line__19199(_arch 13 0 19199(_assignment(_trgt(41))(_sens(2)))))
			(line__19203(_arch 14 0 19203(_assignment(_trgt(42))(_sens(3)))))
			(line__19207(_arch 15 0 19207(_assignment(_trgt(43))(_sens(4)))))
			(line__19211(_arch 16 0 19211(_assignment(_trgt(44))(_sens(5)))))
			(line__19215(_arch 17 0 19215(_assignment(_trgt(45))(_sens(8)))))
			(line__19218(_arch 18 0 19218(_assignment(_trgt(49))(_sens(13)))))
			(line__19221(_arch 19 0 19221(_assignment(_trgt(46))(_sens(10)))))
			(line__19224(_arch 20 0 19224(_assignment(_trgt(47))(_sens(11)))))
			(line__19227(_arch 21 0 19227(_assignment(_trgt(48))(_sens(12)))))
			(line__19230(_arch 22 0 19230(_assignment(_trgt(62))(_sens(18)))))
			(line__19233(_arch 23 0 19233(_assignment(_trgt(63(_range 1668)))(_sens(15(_range 1669)))(_read(15(_range 1670))))))
			(line__19240(_arch 25 0 19240(_assignment(_trgt(64))(_sens(17)))))
			(line__19243(_arch 26 0 19243(_assignment(_trgt(65))(_sens(16)))))
			(line__19246(_arch 27 0 19246(_assignment(_trgt(66))(_sens(9)))))
			(line__19249(_arch 28 0 19249(_assignment(_trgt(20(0)))(_sens(52(0))))))
			(line__19251(_arch 29 0 19251(_assignment(_trgt(20(1)))(_sens(52(1))))))
			(line__19253(_arch 30 0 19253(_assignment(_trgt(20(2)))(_sens(52(2))))))
			(line__19255(_arch 31 0 19255(_assignment(_trgt(20(3)))(_sens(52(3))))))
			(line__19257(_arch 32 0 19257(_assignment(_trgt(20(4)))(_sens(52(4))))))
			(line__19286(_arch 41 0 19286(_assignment(_trgt(21(0)))(_sens(53(0))))))
			(line__19288(_arch 42 0 19288(_assignment(_trgt(21(1)))(_sens(53(1))))))
			(line__19290(_arch 43 0 19290(_assignment(_trgt(21(2)))(_sens(53(2))))))
			(line__19292(_arch 44 0 19292(_assignment(_trgt(21(3)))(_sens(53(3))))))
			(line__19295(_arch 45 0 19295(_assignment(_trgt(22(0)))(_sens(54(0))))))
			(line__19297(_arch 46 0 19297(_assignment(_trgt(22(1)))(_sens(54(1))))))
			(line__19299(_arch 47 0 19299(_assignment(_trgt(25))(_sens(55)))))
			(line__19301(_arch 48 0 19301(_assignment(_trgt(26))(_sens(56)))))
			(line__19304(_arch 49 0 19304(_assignment(_trgt(28))(_sens(57)))))
			(line__19307(_arch 50 0 19307(_assignment(_trgt(29))(_sens(58)))))
			(line__19310(_arch 51 0 19310(_assignment(_trgt(30))(_sens(59)))))
			(line__19312(_arch 52 0 19312(_assignment(_trgt(31))(_sens(60)))))
			(line__19315(_arch 53 0 19315(_assignment(_trgt(27))(_sens(61)))))
			(line__19318(_arch 54 0 19318(_assignment(_trgt(32))(_sens(67)))))
			(line__19321(_arch 55 0 19321(_assignment(_trgt(33))(_sens(68)))))
			(line__19324(_arch 56 0 19324(_assignment(_trgt(34))(_sens(69)))))
			(line__19327(_arch 57 0 19327(_assignment(_trgt(35))(_sens(70)))))
			(line__19330(_arch 58 0 19330(_assignment(_trgt(72))(_sens(70)(71)(1)))))
			(line__19334(_arch 59 0 19334(_assignment(_alias((oe_wire)(_string \"1"\)))(_trgt(73)))))
			(line__19336(_arch 60 0 19336(_assignment(_alias((fref)(fref_wire)))(_simpleassign BUF)(_trgt(36))(_sens(75)))))
			(line__19338(_arch 61 0 19338(_assignment(_alias((icdrclk)(icdrclk_wire)))(_simpleassign BUF)(_trgt(37))(_sens(76)))))
			(line__20392(_arch 62 0 20392(_prcs(_simple)(_trgt(74))(_sens(38)(4)))))
		)
		(_subprogram
			(_int alpha_tolower 63 0 17712(_arch(_func -6 -6)))
			(_int get_clk0_counter 64 0 17756(_arch(_func -6 -6)))
			(_int get_clk1_counter 65 0 17770(_arch(_func -6 -6)))
			(_int get_clk2_counter 66 0 17784(_arch(_func -6 -6)))
			(_int get_clk3_counter 67 0 17797(_arch(_func -6 -6)))
			(_int get_clk4_counter 68 0 17810(_arch(_func -6 -6)))
			(_int get_clk5_counter 69 0 17823(_arch(_func -6 -6)))
			(_int get_clk_counter 70 0 17836(_arch(_func)))
			(_int get_enable0_counter 71 0 17849(_arch(_func -6 -6)))
			(_int get_enable1_counter 72 0 17862(_arch(_func -6 -6)))
			(_int get_feedback_source 73 0 17876(_arch(_func -6 -6)))
			(_int get_charge_pump_current 74 0 17890(_arch(_func)))
			(_int get_loop_filter_c 75 0 17900(_arch(_func)))
			(_int get_test_source 76 0 17909(_arch(_func -3 -3)))
			(_int get_vco_min_s 77 0 17918(_arch(_func -3 -3)))
			(_int get_vco_min_s2 78 0 17927(_arch(_func -3 -3)))
			(_int get_vco_min_c2 79 0 17936(_arch(_func -3 -3)))
			(_int get_vco_min_s3 80 0 17945(_arch(_func -3 -3)))
			(_int get_vco_min_c3 81 0 17954(_arch(_func -3 -3)))
			(_int get_vco_max 82 0 17963(_arch(_func -3 -3)))
			(_ext FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL(2 71))
			(_ext FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL(2 72))
			(_ext FEATURE_FAMILY_BASE_CYCLONEII(2 57))
			(_ext FEATURE_FAMILY_STRATIXII(2 36))
			(_ext FEATURE_FAMILY_STRATIXIII(2 31))
			(_ext FEATURE_FAMILY_CYCLONEII(2 45))
			(_ext FEATURE_FAMILY_CYCLONEIII(2 39))
			(_ext FEATURE_FAMILY_MAX10(2 53))
			(_ext FEATURE_FAMILY_ARRIAIIGX(2 48))
			(_ext FEATURE_FAMILY_CYCLONEIVGX(2 37))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_DEVICE_FAMILIES)))
	(_static
		(543516756 896232547 1819635039 1819306356 2036490105 1918988320 1952804193 1830842981 544502645 1730176354 1952540018 1948283493 544104808 48)
		(543516756 879455331 1819635039 1819306356 2036490105 1918988320 1952804193 1830842981 544502645 1730176354 1952540018 1948283493 544104808 48)
		(543516756 862678115 1819635039 1819306356 2036490105 1918988320 1952804193 1830842981 544502645 1730176354 1952540018 1948283493 544104808 48)
		(543516756 845900899 1819635039 1819306356 2036490105 1918988320 1952804193 1830842981 544502645 1730176354 1952540018 1948283493 544104808 48)
		(543516756 829123683 1819635039 1819306356 2036490105 1918988320 1952804193 1830842981 544502645 1730176354 1952540018 1948283493 544104808 48)
		(543516756 812346467 1819635039 1819306356 2036490105 1918988320 1952804193 1830842981 544502645 1730176354 1952540018 1948283493 544104808 48)
		(543516756 896232547 1986618463 1600480361 1881176418 1835102817 1919251557 1937075488 1700929652 1701996320 1919251553 1634235424 3154030)
		(543516756 879455331 1986618463 1600480361 1881176418 1835102817 1919251557 1937075488 1700929652 1701996320 1919251553 1634235424 3154030)
		(543516756 862678115 1986618463 1600480361 1881176418 1835102817 1919251557 1937075488 1700929652 1701996320 1919251553 1634235424 3154030)
		(543516756 845900899 1986618463 1600480361 1881176418 1835102817 1919251557 1937075488 1700929652 1701996320 1919251553 1634235424 3154030)
		(543516756 829123683 1986618463 1600480361 1881176418 1835102817 1919251557 1937075488 1700929652 1701996320 1919251553 1634235424 3154030)
		(543516756 812346467 1986618463 1600480361 1881176418 1835102817 1919251557 1937075488 1700929652 1701996320 1919251553 1634235424 3154030)
		(543516756 1668577381 1597205356 1953265005 2037149801 544825951 1634886000 1702126957 1970086002 1646294131 1919361125 1702125925 1752440946 807431777)
		(543516756 1668577381 1597139820 1953265005 2037149801 544825951 1634886000 1702126957 1970086002 1646294131 1919361125 1702125925 1752440946 807431777)
		(543516756 1668577381 1597074284 1953265005 2037149801 544825951 1634886000 1702126957 1970086002 1646294131 1919361125 1702125925 1752440946 807431777)
		(543516756 1668577381 1597008748 1953265005 2037149801 544825951 1634886000 1702126957 1970086002 1646294131 1919361125 1702125925 1752440946 807431777)
		(543516756 1668577381 1597205356 1769367908 1650419044 1634738297 1701667186 544367988 1953723757 543515168 1634038375 544367988 1851877492 12320)
		(543516756 1668577381 1597139820 1769367908 1650419044 1634738297 1701667186 544367988 1953723757 543515168 1634038375 544367988 1851877492 12320)
		(543516756 1668577381 1597074284 1769367908 1650419044 1634738297 1701667186 544367988 1953723757 543515168 1634038375 544367988 1851877492 12320)
		(543516756 1668577381 1597008748 1769367908 1650419044 1634738297 1701667186 544367988 1953723757 543515168 1634038375 544367988 1851877492 12320)
		(1818455657 12395)
		(1818455657 12651)
		(543516756 1835627120 544830049 1668246627 1936269419 1952805664 544175136 1763733089 1734700140 1981836385 1702194273)
		(1702131813 1818324594 1701144159 1667326564 107)
		(543516756 1702131813 1818324594 1701144096 1667326564 1869422699 1763730788 1869488243 1970479220 1919905904 543450484 544370534 543516788 1230131777 1229529153 1835099680 779709545)
		(1601204084 1953787746 28015)
		(1819287617 2037669740 1931502960 1768121712 1633904998 1852795252 544434464 544501614 1886418291 1702130287 1868963940 1752440946 1379999845 541149522 1713391945 1818848609 538979961 1998615625 543976553 1763730786 1919905383 3040357)
		(1414680400 1431197023 4474195)
		(543518287 1830842991 543519343 1668246627 1970217067 1953853556 1937055859 1763730533 1752440942 1701060709 1852270963 1701994784 1953459744 1886745376 1953656688 1763730533 1379999854 541149522 1713391945 1818848609 11897)
		(1953718630)
		(1414680400 1163089247 68)
		(1414680400 1313817439 1413694798 1414092361 89)
		(20047)
		(1869768058 1818584159 1650424161 1701209717 114)
		(538976288 538976288 538976288 538976288 538976288)
		(12391)
		(12387)
		(12647)
		(12643)
		(12903)
		(12899)
		(13159)
		(13155)
		(12396)
		(13411)
		(12652)
		(13667)
		(1937075829 25701)
		(1668577381 3173228)
		(812346467)
	)
	(_model . behavior 1671 -1)
)
V 000050 55 5589          1711853935370 behaviour
(_unit VHDL(altaccumulate 0 20432(behaviour 0 20465))
	(_version vef)
	(_time 1711853935371 2024.03.30 19:58:55)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 7c792b7d7c2a2c6a297d6f262e7b797a287b797a2f)
	(_coverage d)
	(_ent
		(_time 1711853935357)
	)
	(_object
		(_gen(_int width_in -1 0 20435 \4\ (_ent gms((i 4)))))
		(_gen(_int width_out -1 0 20436 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 20437(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_representation 0 0 20437(_ent gms(_string \"UNSIGNED"\))))
		(_gen(_int extra_latency -3 0 20438 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~121 0 20439(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_wys 1 0 20439(_ent(_string \"ON"\))))
		(_type(_int ~STRING~122 0 20440(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 2 0 20440(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~123 0 20441(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 3 0 20441(_ent(_string \"altaccumulate"\))))
		(_port(_int cin -4 0 20447(_ent(_in((i 4))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_in-1~downto~0}~12 0 20448(_array -4((_dto c 3 i 0)))))
		(_port(_int data 4 0 20448(_ent(_in))))
		(_port(_int add_sub -4 0 20449(_ent(_in((i 3))))))
		(_port(_int clock -4 0 20450(_ent(_in)(_event))))
		(_port(_int sload -4 0 20451(_ent(_in((i 2))))))
		(_port(_int clken -4 0 20452(_ent(_in((i 3))))))
		(_port(_int sign_data -4 0 20453(_ent(_in((i 2))))))
		(_port(_int aclr -4 0 20454(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_out-1~downto~0}~12 0 20457(_array -4((_dto c 4 i 0)))))
		(_port(_int result 5 0 20457(_ent(_out((_others(i 2)))))))
		(_port(_int cout -4 0 20458(_ent(_out((i 2))))))
		(_port(_int overflow -4 0 20459(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_out+1~downto~0}~13 0 20468(_array -4((_dto c 5 i 0)))))
		(_type(_int pipeline 0 20468(_array 6((_dto c 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width_out~downto~0}~13 0 20471(_array -4((_dto c 7 i 0)))))
		(_sig(_int temp_sum 8 0 20471(_arch(_uni((_others(i 2)))))))
		(_sig(_int cout_int -4 0 20472(_arch(_uni((i 2))))))
		(_sig(_int overflow_int -4 0 20473(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_out+1~downto~0}~132 0 20474(_array -4((_dto c 8 i 0)))))
		(_sig(_int result_int 9 0 20474(_arch(_uni((_others(i 2)))))))
		(_sig(_int result_pipe 7 0 20476(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_out~downto~0}~134 0 20513(_array -4((_dto c 9 i 0)))))
		(_var(_int fb_int 10 0 20513(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_out-1~downto~0}~135 0 20514(_array -4((_dto c 10 i 0)))))
		(_var(_int data_int 11 0 20514(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{width_out-width_in}-1~downto~0}~13 0 20515(_array -4((_dto c 11 i 0)))))
		(_var(_int zeropad 12 0 20515(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_out~downto~0}~137 0 20516(_array -4((_dto c 12 i 0)))))
		(_var(_int temp_sum_int 13 0 20516(_prcs 1((_others(i 2))))))
		(_var(_int cout_temp -4 0 20517(_prcs 1)))
		(_var(_int borrow -4 0 20517(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{width_out~downto~0}~139 0 20518(_array -4((_dto c 13 i 0)))))
		(_var(_int result_full 14 0 20518(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{width_out~downto~0}~1311 0 20519(_array -4((_dto c 14 i 0)))))
		(_var(_int temp_sum_zero 15 0 20519(_prcs 1((_others(i 2))))))
		(_var(_int cin_int -4 0 20520(_prcs 1)))
		(_var(_int head_pipe -3 0 20593(_prcs 2)))
		(_var(_int head -3 0 20594(_prcs 2((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width_out+1~downto~0}~1314 0 20595(_array -4((_dto c 15 i 0)))))
		(_var(_int full_res 16 0 20595(_prcs 2)))
		(_prcs
			(MSG(_arch 0 0 20480(_prcs(_mon))))
			(ADDSUB(_arch 1 0 20509(_prcs(_simple)(_trgt(11)(12)(13))(_sens(14(_range 16))(0)(1)(2)(4)(6))(_read(14(_index 17))(14(_index 18))(14(_range 19))))))
			(ACC(_arch 2 0 20590(_prcs(_simple)(_trgt(14)(15)(8)(9)(10))(_sens(12)(3)(7))(_read(11(_range 20))(11(_range 21))(13)(14(_index 22))(14(_range 23))(14(_index 24))(14(_range 25))(15)(5)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (15)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1869771333 1444946290 1702194273 543584032 1952737655 1852399464 1918988320 1952804193 1830842981 544502645 1730176354 1952540018 1948283493 544104808 11824)
		(1869771333 1444946290 1702194273 543584032 1952737655 1970233192 1634738292 1701667186 544367988 1953723757 543515168 1634038375 544367988 1851877492 3026976)
		(1868983881 1633034298 543520108 1696622191 1634890872 1952541791 2036559461 1918988320 1952804193 1931506277 1819635560 1700929636 2003790880 1948283493 544104808 1952737655 1970233192 1634738292 1701667186 544367988 544370534 1953785186 1881174629 1868984933 1851878770 1966040419 1768712564 1769234810 3042927)
		(1869771333 1444946290 1702194273 543584032 1952737655 1852399464 1918988320 1952804193 1931506277 1819635560 1700929636 2003790880 1948283493 544104808 1696625263 1818326385 544175136 1952737655 1970233192 11892)
		(1313294675 17477)
	)
	(_model . behaviour 26 -1)
)
V 000050 55 50386         1711853935499 behaviour
(_unit VHDL(altmult_accum 0 20663(behaviour 0 20855))
	(_version vef)
	(_time 1711853935500 2024.03.30 19:58:55)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code f9fcaea9a3afa9efadf7aeacbaa2acfcaffff8fffafffa)
	(_coverage d)
	(_ent
		(_time 1711853935385)
	)
	(_generate G1 0 21108(_if 118)
		(_object
			(_prcs
				(line__21109(_arch 12 0 21109(_prcs(_simple)(_trgt(38))(_sens(0)(3)(6)))))
			)
		)
	)
	(_generate G2 0 21125(_if 119)
		(_object
			(_prcs
				(line__21126(_arch 13 0 21126(_prcs(_simple)(_trgt(39))(_sens(1)(4)(7)))))
			)
		)
	)
	(_generate G3 0 21142(_if 120)
		(_object
			(_prcs
				(line__21143(_arch 14 0 21143(_assignment(_alias((addsub_reg)(addnsub)))(_simpleassign BUF)(_trgt(49))(_sens(8)))))
			)
		)
	)
	(_generate G4 0 21146(_if 121)
		(_object
			(_prcs
				(line__21147(_arch 15 0 21147(_assignment(_alias((addsub_pipe)(addsub_latent)))(_simpleassign BUF)(_trgt(50))(_sens(51)))))
			)
		)
	)
	(_generate G5 0 21150(_if 122)
		(_object
			(_prcs
				(line__21151(_arch 16 0 21151(_assignment(_alias((acc_sload_reg)(accum_sload)))(_simpleassign BUF)(_trgt(41))(_sens(9)))))
			)
		)
	)
	(_generate G6 0 21154(_if 123)
		(_object
			(_prcs
				(line__21155(_arch 17 0 21155(_assignment(_alias((accum_sload_pipe)(accum_sload_latent)))(_simpleassign BUF)(_trgt(42))(_sens(52)))))
			)
		)
	)
	(_generate G7 0 21158(_if 124)
		(_object
			(_prcs
				(line__21159(_arch 18 0 21159(_assignment(_alias((sign_a_reg)(signa)))(_simpleassign BUF)(_trgt(43))(_sens(10)))))
			)
		)
	)
	(_generate G8 0 21162(_if 125)
		(_object
			(_prcs
				(line__21163(_arch 19 0 21163(_assignment(_alias((sign_b_reg)(signb)))(_simpleassign BUF)(_trgt(46))(_sens(11)))))
			)
		)
	)
	(_generate G9 0 21166(_if 126)
		(_object
			(_prcs
				(line__21167(_arch 20 0 21167(_assignment(_alias((sign_a_pipe)(sign_a_latent)))(_simpleassign BUF)(_trgt(44))(_sens(45)))))
			)
		)
	)
	(_generate G10 0 21170(_if 127)
		(_object
			(_prcs
				(line__21171(_arch 21 0 21171(_assignment(_alias((sign_b_pipe)(sign_b_latent)))(_simpleassign BUF)(_trgt(47))(_sens(48)))))
			)
		)
	)
	(_generate G11 0 21174(_if 128)
		(_object
			(_prcs
				(line__21175(_arch 22 0 21175(_prcs(_simple)(_trgt(76))(_sens(9)(26)))))
			)
		)
	)
	(_generate G12 0 21185(_if 129)
		(_object
			(_prcs
				(line__21186(_arch 23 0 21186(_assignment(_alias((accum_round_wire)(accum_round_pipe_wire)))(_simpleassign BUF)(_trgt(77))(_sens(76)))))
			)
		)
	)
	(_generate G12b 0 21189(_if 130)
		(_object
			(_prcs
				(line__21190(_arch 24 0 21190(_assignment(_alias((accum_saturation_pipe_wire)(accum_saturation)))(_simpleassign BUF)(_trgt(78))(_sens(27)))))
			)
		)
	)
	(_generate G14 0 21193(_if 131)
		(_object
			(_prcs
				(line__21194(_arch 25 0 21194(_assignment(_alias((accum_saturate_wire)(accum_saturation_pipe_wire)))(_simpleassign BUF)(_trgt(79))(_sens(78)))))
			)
		)
	)
	(_generate G15 0 21197(_if 132)
		(_object
			(_prcs
				(line__21198(_arch 26 0 21198(_assignment(_alias((mult_round_wire)(mult_round)))(_simpleassign BUF)(_trgt(73))(_sens(24)))))
			)
		)
	)
	(_generate G16 0 21201(_if 133)
		(_object
			(_prcs
				(line__21202(_arch 27 0 21202(_assignment(_alias((mult_saturate_wire)(mult_saturation)))(_simpleassign BUF)(_trgt(74))(_sens(25)))))
			)
		)
	)
	(_generate G17 0 21205(_if 134)
		(_object
			(_prcs
				(line__21206(_arch 28 0 21206(_assignment(_trgt(65))(_sens(5)))))
			)
		)
	)
	(_generate G18 0 21209(_if 135)
		(_object
			(_prcs
				(line__21210(_arch 29 0 21210(_assignment(_trgt(67))(_sens(66)))))
			)
		)
	)
	(_generate G19 0 21213(_if 136)
		(_object
			(_prcs
				(line__21214(_arch 30 0 21214(_assignment(_trgt(40))(_sens(55)))))
				(line__21215(_arch 31 0 21215(_assignment(_alias((mult_is_saturated_reg)(mult_is_saturated_wire)))(_simpleassign BUF)(_trgt(70))(_sens(69)))))
			)
		)
	)
	(_generate IFG1 0 21227(_if 137)
		(_object
			(_prcs
				(line__21228(_arch 32 0 21228(_prcs(_simple)(_trgt(38))(_sens(0)(3)(6)(12)(20)(21)(22)(23))(_read(16)))))
			)
		)
	)
	(_generate IFG2 0 21253(_if 138)
		(_object
			(_prcs
				(line__21254(_arch 33 0 21254(_prcs(_simple)(_trgt(38))(_sens(0)(3)(6)(13)(20)(21)(22)(23))(_read(17)))))
			)
		)
	)
	(_generate IFG3 0 21279(_if 139)
		(_object
			(_prcs
				(line__21280(_arch 34 0 21280(_prcs(_simple)(_trgt(38))(_sens(0)(3)(6)(14)(20)(21)(22)(23))(_read(18)))))
			)
		)
	)
	(_generate IFG4 0 21305(_if 140)
		(_object
			(_prcs
				(line__21306(_arch 35 0 21306(_prcs(_simple)(_trgt(38))(_sens(0)(3)(6)(15)(20)(21)(22)(23))(_read(19)))))
			)
		)
	)
	(_generate IFG5 0 21338(_if 141)
		(_object
			(_prcs
				(line__21339(_arch 36 0 21339(_prcs(_simple)(_trgt(39))(_sens(1)(4)(7)(12)(20)(21)(22)(23))(_read(16)))))
			)
		)
	)
	(_generate IFG6 0 21364(_if 142)
		(_object
			(_prcs
				(line__21365(_arch 37 0 21365(_prcs(_simple)(_trgt(39))(_sens(1)(4)(7)(13)(20)(21)(22)(23))(_read(17)))))
			)
		)
	)
	(_generate IFG7 0 21390(_if 143)
		(_object
			(_prcs
				(line__21391(_arch 38 0 21391(_prcs(_simple)(_trgt(39))(_sens(1)(4)(7)(14)(20)(21)(22)(23))(_read(18)))))
			)
		)
	)
	(_generate IFG8 0 21416(_if 144)
		(_object
			(_prcs
				(line__21417(_arch 39 0 21417(_prcs(_simple)(_trgt(39))(_sens(1)(4)(7)(15)(20)(21)(22)(23))(_read(19)))))
			)
		)
	)
	(_generate IFG9 0 21450(_if 145)
		(_object
			(_prcs
				(line__21451(_arch 40 0 21451(_prcs(_simple)(_trgt(49))(_sens(8)(12)(20)(21)(22)(23))(_read(16)))))
			)
		)
	)
	(_generate IFG10 0 21466(_if 146)
		(_object
			(_prcs
				(line__21467(_arch 41 0 21467(_prcs(_simple)(_trgt(49))(_sens(8)(13)(20)(21)(22)(23))(_read(17)))))
			)
		)
	)
	(_generate IFG11 0 21482(_if 147)
		(_object
			(_prcs
				(line__21483(_arch 42 0 21483(_prcs(_simple)(_trgt(49))(_sens(8)(14)(20)(21)(22)(23))(_read(18)))))
			)
		)
	)
	(_generate IFG12 0 21498(_if 148)
		(_object
			(_prcs
				(line__21499(_arch 43 0 21499(_prcs(_simple)(_trgt(49))(_sens(8)(15)(20)(21)(22)(23))(_read(19)))))
			)
		)
	)
	(_generate IFG12b 0 21524(_if 149)
		(_object
			(_prcs
				(line__21525(_arch 44 0 21525(_prcs(_simple)(_trgt(50))(_sens(12)(20)(21)(22)(23)(51))(_read(16)))))
			)
		)
	)
	(_generate IFG14 0 21540(_if 150)
		(_object
			(_prcs
				(line__21541(_arch 45 0 21541(_prcs(_simple)(_trgt(50))(_sens(13)(20)(21)(22)(23)(51))(_read(17)))))
			)
		)
	)
	(_generate IFG15 0 21556(_if 151)
		(_object
			(_prcs
				(line__21557(_arch 46 0 21557(_prcs(_simple)(_trgt(50))(_sens(14)(20)(21)(22)(23)(51))(_read(18)))))
			)
		)
	)
	(_generate IFG16 0 21572(_if 152)
		(_object
			(_prcs
				(line__21573(_arch 47 0 21573(_prcs(_simple)(_trgt(50))(_sens(15)(20)(21)(22)(23)(51))(_read(19)))))
			)
		)
	)
	(_generate IFG17 0 21597(_if 153)
		(_object
			(_prcs
				(line__21598(_arch 48 0 21598(_prcs(_simple)(_trgt(41))(_sens(9)(12)(20)(21)(22)(23))(_read(16)))))
			)
		)
	)
	(_generate IFG18 0 21613(_if 154)
		(_object
			(_prcs
				(line__21614(_arch 49 0 21614(_prcs(_simple)(_trgt(41))(_sens(9)(13)(20)(21)(22)(23))(_read(17)))))
			)
		)
	)
	(_generate IFG19 0 21629(_if 155)
		(_object
			(_prcs
				(line__21630(_arch 50 0 21630(_prcs(_simple)(_trgt(41))(_sens(9)(14)(20)(21)(22)(23))(_read(18)))))
			)
		)
	)
	(_generate IFG20 0 21645(_if 156)
		(_object
			(_prcs
				(line__21646(_arch 51 0 21646(_prcs(_simple)(_trgt(41))(_sens(9)(15)(20)(21)(22)(23))(_read(19)))))
			)
		)
	)
	(_generate IFG21 0 21671(_if 157)
		(_object
			(_prcs
				(line__21672(_arch 52 0 21672(_prcs(_simple)(_trgt(42))(_sens(12)(20)(21)(22)(23)(52))(_read(16)))))
			)
		)
	)
	(_generate IFG22 0 21687(_if 158)
		(_object
			(_prcs
				(line__21688(_arch 53 0 21688(_prcs(_simple)(_trgt(42))(_sens(13)(20)(21)(22)(23)(52))(_read(17)))))
			)
		)
	)
	(_generate IFG23 0 21703(_if 159)
		(_object
			(_prcs
				(line__21704(_arch 54 0 21704(_prcs(_simple)(_trgt(42))(_sens(14)(20)(21)(22)(23)(52))(_read(18)))))
			)
		)
	)
	(_generate IFG24 0 21719(_if 160)
		(_object
			(_prcs
				(line__21720(_arch 55 0 21720(_prcs(_simple)(_trgt(42))(_sens(15)(20)(21)(22)(23)(52))(_read(19)))))
			)
		)
	)
	(_generate IFG25 0 21745(_if 161)
		(_object
			(_prcs
				(line__21746(_arch 56 0 21746(_prcs(_simple)(_trgt(43))(_sens(10)(12)(20)(21)(22)(23))(_read(16)))))
			)
		)
	)
	(_generate IFG26 0 21761(_if 162)
		(_object
			(_prcs
				(line__21762(_arch 57 0 21762(_prcs(_simple)(_trgt(43))(_sens(10)(13)(20)(21)(22)(23))(_read(17)))))
			)
		)
	)
	(_generate IFG27 0 21775(_if 163)
		(_object
			(_prcs
				(line__21776(_arch 58 0 21776(_prcs(_simple)(_trgt(43))(_sens(10)(14)(20)(21)(22)(23))(_read(18)))))
			)
		)
	)
	(_generate IFG28 0 21789(_if 164)
		(_object
			(_prcs
				(line__21790(_arch 59 0 21790(_prcs(_simple)(_trgt(43))(_sens(10)(15)(20)(21)(22)(23))(_read(19)))))
			)
		)
	)
	(_generate IFG29 0 21815(_if 165)
		(_object
			(_prcs
				(line__21816(_arch 60 0 21816(_prcs(_simple)(_trgt(46))(_sens(11)(12)(20)(21)(22)(23))(_read(16)))))
			)
		)
	)
	(_generate IFG30 0 21831(_if 166)
		(_object
			(_prcs
				(line__21832(_arch 61 0 21832(_prcs(_simple)(_trgt(46))(_sens(11)(13)(20)(21)(22)(23))(_read(17)))))
			)
		)
	)
	(_generate IFG31 0 21845(_if 167)
		(_object
			(_prcs
				(line__21846(_arch 62 0 21846(_prcs(_simple)(_trgt(46))(_sens(11)(14)(20)(21)(22)(23))(_read(18)))))
			)
		)
	)
	(_generate IFG32 0 21859(_if 168)
		(_object
			(_prcs
				(line__21860(_arch 63 0 21860(_prcs(_simple)(_trgt(46))(_sens(11)(15)(20)(21)(22)(23))(_read(19)))))
			)
		)
	)
	(_generate IFG33 0 21883(_if 169)
		(_object
			(_prcs
				(line__21884(_arch 64 0 21884(_prcs(_simple)(_trgt(44))(_sens(12)(20)(21)(22)(23)(45))(_read(16)))))
			)
		)
	)
	(_generate IFG34 0 21899(_if 170)
		(_object
			(_prcs
				(line__21900(_arch 65 0 21900(_prcs(_simple)(_trgt(44))(_sens(13)(20)(21)(22)(23)(45))(_read(17)))))
			)
		)
	)
	(_generate IFG35 0 21913(_if 171)
		(_object
			(_prcs
				(line__21914(_arch 66 0 21914(_prcs(_simple)(_trgt(44))(_sens(14)(20)(21)(22)(23)(45))(_read(18)))))
			)
		)
	)
	(_generate IFG36 0 21927(_if 172)
		(_object
			(_prcs
				(line__21928(_arch 67 0 21928(_prcs(_simple)(_trgt(44))(_sens(15)(20)(21)(22)(23)(45))(_read(19)))))
			)
		)
	)
	(_generate IFG37 0 21951(_if 173)
		(_object
			(_prcs
				(line__21952(_arch 68 0 21952(_prcs(_simple)(_trgt(47))(_sens(12)(20)(21)(22)(23)(48))(_read(16)))))
			)
		)
	)
	(_generate IFG38 0 21967(_if 174)
		(_object
			(_prcs
				(line__21968(_arch 69 0 21968(_prcs(_simple)(_trgt(47))(_sens(13)(20)(21)(22)(23)(48))(_read(17)))))
			)
		)
	)
	(_generate IFG39 0 21981(_if 175)
		(_object
			(_prcs
				(line__21982(_arch 70 0 21982(_prcs(_simple)(_trgt(47))(_sens(14)(20)(21)(22)(23)(48))(_read(18)))))
			)
		)
	)
	(_generate IFG40 0 21995(_if 176)
		(_object
			(_prcs
				(line__21996(_arch 71 0 21996(_prcs(_simple)(_trgt(47))(_sens(15)(20)(21)(22)(23)(48))(_read(19)))))
			)
		)
	)
	(_generate IFG41 0 22020(_if 177)
		(_object
			(_prcs
				(line__22021(_arch 72 0 22021(_prcs(_simple)(_trgt(76))(_sens(12)(20)(21)(22)(23)(26))(_read(9)(16)))))
			)
		)
	)
	(_generate IFG42 0 22040(_if 178)
		(_object
			(_prcs
				(line__22041(_arch 73 0 22041(_prcs(_simple)(_trgt(76))(_sens(13)(20)(21)(22)(23)(26))(_read(9)(17)))))
			)
		)
	)
	(_generate IFG43 0 22059(_if 179)
		(_object
			(_prcs
				(line__22060(_arch 74 0 22060(_prcs(_simple)(_trgt(76))(_sens(14)(20)(21)(22)(23)(26))(_read(9)(18)))))
			)
		)
	)
	(_generate IFG44 0 22078(_if 180)
		(_object
			(_prcs
				(line__22079(_arch 75 0 22079(_prcs(_simple)(_trgt(76))(_sens(15)(20)(21)(22)(23)(26))(_read(9)(19)))))
			)
		)
	)
	(_generate IFG45 0 22105(_if 181)
		(_object
			(_prcs
				(line__22106(_arch 76 0 22106(_prcs(_simple)(_trgt(77))(_sens(12)(20)(21)(22)(23)(76))(_read(16)))))
			)
		)
	)
	(_generate IFG46 0 22121(_if 182)
		(_object
			(_prcs
				(line__22122(_arch 77 0 22122(_prcs(_simple)(_trgt(77))(_sens(13)(20)(21)(22)(23)(76))(_read(17)))))
			)
		)
	)
	(_generate IFG47 0 22135(_if 183)
		(_object
			(_prcs
				(line__22136(_arch 78 0 22136(_prcs(_simple)(_trgt(77))(_sens(14)(20)(21)(22)(23)(76))(_read(18)))))
			)
		)
	)
	(_generate IFG48 0 22149(_if 184)
		(_object
			(_prcs
				(line__22150(_arch 79 0 22150(_prcs(_simple)(_trgt(77))(_sens(15)(20)(21)(22)(23)(76))(_read(19)))))
			)
		)
	)
	(_generate IFG49 0 22173(_if 185)
		(_object
			(_prcs
				(line__22174(_arch 80 0 22174(_prcs(_simple)(_trgt(78))(_sens(12)(20)(21)(22)(23)(27))(_read(16)))))
			)
		)
	)
	(_generate IFG50 0 22189(_if 186)
		(_object
			(_prcs
				(line__22190(_arch 81 0 22190(_prcs(_simple)(_trgt(78))(_sens(13)(20)(21)(22)(23)(27))(_read(17)))))
			)
		)
	)
	(_generate IFG51 0 22203(_if 187)
		(_object
			(_prcs
				(line__22204(_arch 82 0 22204(_prcs(_simple)(_trgt(78))(_sens(14)(20)(21)(22)(23)(27))(_read(18)))))
			)
		)
	)
	(_generate IFG52 0 22217(_if 188)
		(_object
			(_prcs
				(line__22218(_arch 83 0 22218(_prcs(_simple)(_trgt(78))(_sens(15)(20)(21)(22)(23)(27))(_read(19)))))
			)
		)
	)
	(_generate IFG53 0 22240(_if 189)
		(_object
			(_prcs
				(line__22241(_arch 84 0 22241(_prcs(_simple)(_trgt(79))(_sens(12)(20)(21)(22)(23)(78))(_read(16)))))
			)
		)
	)
	(_generate IFG54 0 22256(_if 190)
		(_object
			(_prcs
				(line__22257(_arch 85 0 22257(_prcs(_simple)(_trgt(79))(_sens(13)(20)(21)(22)(23)(78))(_read(17)))))
			)
		)
	)
	(_generate IFG55 0 22270(_if 191)
		(_object
			(_prcs
				(line__22271(_arch 86 0 22271(_prcs(_simple)(_trgt(79))(_sens(14)(20)(21)(22)(23)(78))(_read(18)))))
			)
		)
	)
	(_generate IFG56 0 22284(_if 192)
		(_object
			(_prcs
				(line__22285(_arch 87 0 22285(_prcs(_simple)(_trgt(79))(_sens(15)(20)(21)(22)(23)(78))(_read(19)))))
			)
		)
	)
	(_generate IFG57 0 22306(_if 193)
		(_object
			(_prcs
				(line__22307(_arch 88 0 22307(_prcs(_simple)(_trgt(73))(_sens(12)(20)(21)(22)(23)(24))(_read(16)))))
			)
		)
	)
	(_generate IFG58 0 22322(_if 194)
		(_object
			(_prcs
				(line__22323(_arch 89 0 22323(_prcs(_simple)(_trgt(73))(_sens(13)(20)(21)(22)(23)(24))(_read(17)))))
			)
		)
	)
	(_generate IFG59 0 22336(_if 195)
		(_object
			(_prcs
				(line__22337(_arch 90 0 22337(_prcs(_simple)(_trgt(73))(_sens(14)(20)(21)(22)(23)(24))(_read(18)))))
			)
		)
	)
	(_generate IFG60 0 22350(_if 196)
		(_object
			(_prcs
				(line__22351(_arch 91 0 22351(_prcs(_simple)(_trgt(73))(_sens(15)(20)(21)(22)(23)(24))(_read(19)))))
			)
		)
	)
	(_generate IFG61 0 22371(_if 197)
		(_object
			(_prcs
				(line__22372(_arch 92 0 22372(_prcs(_simple)(_trgt(74))(_sens(12)(20)(21)(22)(23)(25))(_read(16)))))
			)
		)
	)
	(_generate IFG62 0 22387(_if 198)
		(_object
			(_prcs
				(line__22388(_arch 93 0 22388(_prcs(_simple)(_trgt(74))(_sens(13)(20)(21)(22)(23)(25))(_read(17)))))
			)
		)
	)
	(_generate IFG63 0 22401(_if 199)
		(_object
			(_prcs
				(line__22402(_arch 94 0 22402(_prcs(_simple)(_trgt(74))(_sens(14)(20)(21)(22)(23)(25))(_read(18)))))
			)
		)
	)
	(_generate IFG64 0 22415(_if 200)
		(_object
			(_prcs
				(line__22416(_arch 95 0 22416(_prcs(_simple)(_trgt(74))(_sens(15)(20)(21)(22)(23)(25))(_read(19)))))
			)
		)
	)
	(_generate IFG65 0 22438(_if 201)
		(_object
			(_prcs
				(line__22439(_arch 96 0 22439(_prcs(_simple)(_trgt(65))(_sens(5)(12)(20)(21)(22)(23))(_read(16)))))
			)
		)
	)
	(_generate IFG66 0 22454(_if 202)
		(_object
			(_prcs
				(line__22455(_arch 97 0 22455(_prcs(_simple)(_trgt(65))(_sens(5)(13)(20)(21)(22)(23))(_read(17)))))
			)
		)
	)
	(_generate IFG67 0 22468(_if 203)
		(_object
			(_prcs
				(line__22469(_arch 98 0 22469(_prcs(_simple)(_trgt(65))(_sens(5)(14)(20)(21)(22)(23))(_read(18)))))
			)
		)
	)
	(_generate IFG68 0 22482(_if 204)
		(_object
			(_prcs
				(line__22483(_arch 99 0 22483(_prcs(_simple)(_trgt(65))(_sens(5)(15)(20)(21)(22)(23))(_read(19)))))
			)
		)
	)
	(_generate IFG69 0 22504(_if 205)
		(_object
			(_prcs
				(line__22505(_arch 100 0 22505(_prcs(_simple)(_trgt(67))(_sens(12)(20)(21)(22)(23)(66))(_read(16)))))
			)
		)
	)
	(_generate IFG70 0 22520(_if 206)
		(_object
			(_prcs
				(line__22521(_arch 101 0 22521(_prcs(_simple)(_trgt(67))(_sens(13)(20)(21)(22)(23)(66))(_read(17)))))
			)
		)
	)
	(_generate IFG71 0 22534(_if 207)
		(_object
			(_prcs
				(line__22535(_arch 102 0 22535(_prcs(_simple)(_trgt(67))(_sens(14)(20)(21)(22)(23)(66))(_read(18)))))
			)
		)
	)
	(_generate IFG72 0 22548(_if 208)
		(_object
			(_prcs
				(line__22549(_arch 103 0 22549(_prcs(_simple)(_trgt(67))(_sens(15)(20)(21)(22)(23)(66))(_read(19)))))
			)
		)
	)
	(_generate IFG73 0 22726(_if 209)
		(_object
			(_prcs
				(line__22727(_arch 105 0 22727(_prcs(_simple)(_trgt(40))(_sens(12)(20)(21)(22)(23)(55))(_read(16)))))
			)
		)
	)
	(_generate IFG74 0 22742(_if 210)
		(_object
			(_prcs
				(line__22743(_arch 106 0 22743(_prcs(_simple)(_trgt(40))(_sens(13)(20)(21)(22)(23)(55))(_read(17)))))
			)
		)
	)
	(_generate IFG75 0 22756(_if 211)
		(_object
			(_prcs
				(line__22757(_arch 107 0 22757(_prcs(_simple)(_trgt(40))(_sens(14)(20)(21)(22)(23)(55))(_read(18)))))
			)
		)
	)
	(_generate IFG76 0 22770(_if 212)
		(_object
			(_prcs
				(line__22771(_arch 108 0 22771(_prcs(_simple)(_trgt(40))(_sens(15)(20)(21)(22)(23)(55))(_read(19)))))
			)
		)
	)
	(_generate IFG77 0 22792(_if 213)
		(_object
			(_prcs
				(line__22793(_arch 109 0 22793(_prcs(_simple)(_trgt(70))(_sens(12)(20)(21)(22)(23)(69))(_read(16)))))
			)
		)
	)
	(_generate IFG78 0 22808(_if 214)
		(_object
			(_prcs
				(line__22809(_arch 110 0 22809(_prcs(_simple)(_trgt(70))(_sens(13)(20)(21)(22)(23)(69))(_read(17)))))
			)
		)
	)
	(_generate IFG79 0 22822(_if 215)
		(_object
			(_prcs
				(line__22823(_arch 111 0 22823(_prcs(_simple)(_trgt(70))(_sens(14)(20)(21)(22)(23)(69))(_read(18)))))
			)
		)
	)
	(_generate IFG80 0 22836(_if 216)
		(_object
			(_prcs
				(line__22837(_arch 112 0 22837(_prcs(_simple)(_trgt(70))(_sens(15)(20)(21)(22)(23)(69))(_read(19)))))
			)
		)
	)
	(_generate IFG81 0 22850(_if 217)
		(_object
			(_var(_int head_mult_int -3 0 22855(_prcs 0((i 0)))))
			(_prcs
				(line__22851(_arch 113 0 22851(_prcs(_simple)(_trgt(53)(54)(58)(63)(68))(_sens(12)(13)(14)(15)(20)(21)(22)(23))(_read(16)(17)(18)(19)(41)(43)(46)(49)(53)(54)(63)(65)(75)))))
			)
		)
		(_split (53)(54)
		)
	)
	(_object
		(_gen(_int width_a -1 0 20669 \1\ (_ent gms((i 1)))))
		(_gen(_int width_b -1 0 20670 \1\ (_ent gms((i 1)))))
		(_gen(_int width_c -1 0 20671 \1\ (_ent gms((i 1)))))
		(_gen(_int width_result -1 0 20672 \2\ (_ent gms((i 2)))))
		(_gen(_int width_upper_data -1 0 20673 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 20674(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_source_a 0 0 20674(_ent gms(_string \"DATAA"\))))
		(_type(_int ~STRING~121 0 20675(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_source_b 1 0 20675(_ent gms(_string \"DATAB"\))))
		(_type(_int ~STRING~122 0 20676(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_reg_a 2 0 20676(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~123 0 20677(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_aclr_a 3 0 20677(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~124 0 20678(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_reg_b 4 0 20678(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~125 0 20679(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_aclr_b 5 0 20679(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~126 0 20680(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_addnsub 6 0 20680(_ent gms(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~127 0 20681(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub_reg 7 0 20681(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~128 0 20682(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub_aclr 8 0 20682(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~129 0 20683(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub_pipeline_reg 9 0 20683(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1210 0 20684(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub_pipeline_aclr 10 0 20684(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1211 0 20685(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_direction 11 0 20685(_ent gms(_string \"ADD"\))))
		(_type(_int ~STRING~1212 0 20686(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_sload_reg 12 0 20686(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1213 0 20687(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_sload_aclr 13 0 20687(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1214 0 20688(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_sload_pipeline_reg 14 0 20688(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1215 0 20689(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_sload_pipeline_aclr 15 0 20689(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1216 0 20690(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int representation_a 16 0 20690(_ent gms(_string \"UNSIGNED"\))))
		(_type(_int ~STRING~1217 0 20691(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_signa 17 0 20691(_ent gms(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~1218 0 20692(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sign_reg_a 18 0 20692(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1219 0 20693(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sign_aclr_a 19 0 20693(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1220 0 20694(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sign_pipeline_reg_a 20 0 20694(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1221 0 20695(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sign_pipeline_aclr_a 21 0 20695(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1222 0 20696(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int representation_b 22 0 20696(_ent gms(_string \"UNSIGNED"\))))
		(_type(_int ~STRING~1223 0 20697(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_signb 23 0 20697(_ent gms(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~1224 0 20698(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sign_reg_b 24 0 20698(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1225 0 20699(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sign_aclr_b 25 0 20699(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1226 0 20700(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sign_pipeline_reg_b 26 0 20700(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1227 0 20701(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sign_pipeline_aclr_b 27 0 20701(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1228 0 20702(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier_reg 28 0 20702(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1229 0 20703(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier_aclr 29 0 20703(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1230 0 20704(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_reg 30 0 20704(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1231 0 20705(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_aclr 31 0 20705(_ent gms(_string \"ACLR3"\))))
		(_gen(_int extra_multiplier_latency -3 0 20706 \0\ (_ent gms((i 0)))))
		(_gen(_int extra_accumulator_latency -3 0 20707 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~1232 0 20708(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int dedicated_multiplier_circuitry 32 0 20708(_ent gms(_string \"AUTO"\))))
		(_type(_int ~STRING~1233 0 20709(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int dsp_block_balancing 33 0 20709(_ent(_string \"AUTO"\))))
		(_type(_int ~STRING~1234 0 20710(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 34 0 20710(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1235 0 20711(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 35 0 20711(_ent(_string \"altmult_accum"\))))
		(_type(_int ~STRING~1236 0 20712(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 36 0 20712(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~1237 0 20713(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier_rounding 37 0 20713(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~1238 0 20714(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int mult_round_aclr 38 0 20714(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1239 0 20715(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int mult_round_reg 39 0 20715(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1240 0 20716(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier_saturation 40 0 20716(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~1241 0 20717(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int mult_saturation_aclr 41 0 20717(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1242 0 20718(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int mult_saturation_reg 42 0 20718(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1243 0 20719(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accumulator_rounding 43 0 20719(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~1244 0 20720(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_round_aclr 44 0 20720(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1245 0 20721(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_round_reg 45 0 20721(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1246 0 20722(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_round_pipeline_aclr 46 0 20722(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1247 0 20723(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_round_pipeline_reg 47 0 20723(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1248 0 20724(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accumulator_saturation 48 0 20724(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~1249 0 20725(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_saturation_aclr 49 0 20725(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1250 0 20726(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_saturation_reg 50 0 20726(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1251 0 20727(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_saturation_pipeline_aclr 51 0 20727(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1252 0 20728(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_saturation_pipeline_reg 52 0 20728(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1253 0 20729(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_sload_upper_data_aclr 53 0 20729(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1254 0 20730(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_sload_upper_data_pipeline_aclr 54 0 20730(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1255 0 20731(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_sload_upper_data_pipeline_reg 55 0 20731(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1256 0 20732(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_sload_upper_data_reg 56 0 20732(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1257 0 20733(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_mult_is_saturated 57 0 20733(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1258 0 20734(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_accum_is_saturated 58 0 20734(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1259 0 20736(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int preadder_mode 59 0 20736(_ent(_string \"SIMPLE"\))))
		(_gen(_int loadconst_value -3 0 20737 \0\ (_ent((i 0)))))
		(_gen(_int width_coef -3 0 20738 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1260 0 20740(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int loadconst_control_register 60 0 20740(_ent(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1261 0 20741(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int loadconst_control_aclr 61 0 20741(_ent(_string \"ACLR0"\))))
		(_type(_int ~STRING~1262 0 20743(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel0_register 62 0 20743(_ent(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1263 0 20744(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel1_register 63 0 20744(_ent(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1264 0 20745(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel2_register 64 0 20745(_ent(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1265 0 20746(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel3_register 65 0 20746(_ent(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1266 0 20747(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel0_aclr 66 0 20747(_ent(_string \"ACLR0"\))))
		(_type(_int ~STRING~1267 0 20748(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel1_aclr 67 0 20748(_ent(_string \"ACLR0"\))))
		(_type(_int ~STRING~1268 0 20749(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel2_aclr 68 0 20749(_ent(_string \"ACLR0"\))))
		(_type(_int ~STRING~1269 0 20750(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel3_aclr 69 0 20750(_ent(_string \"ACLR0"\))))
		(_type(_int ~STRING~1270 0 20752(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int preadder_direction_0 70 0 20752(_ent(_string \"ADD"\))))
		(_type(_int ~STRING~1271 0 20753(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int preadder_direction_1 71 0 20753(_ent(_string \"ADD"\))))
		(_type(_int ~STRING~1272 0 20754(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int preadder_direction_2 72 0 20754(_ent(_string \"ADD"\))))
		(_type(_int ~STRING~1273 0 20755(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int preadder_direction_3 73 0 20755(_ent(_string \"ADD"\))))
		(_type(_int ~STRING~1274 0 20757(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int systolic_delay1 74 0 20757(_ent(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1275 0 20758(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int systolic_delay3 75 0 20758(_ent(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1276 0 20759(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int systolic_aclr1 76 0 20759(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~1277 0 20760(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int systolic_aclr3 77 0 20760(_ent(_string \"NONE"\))))
		(_gen(_int coef0_0 -3 0 20762 \0\ (_ent((i 0)))))
		(_gen(_int coef0_1 -3 0 20763 \0\ (_ent((i 0)))))
		(_gen(_int coef0_2 -3 0 20764 \0\ (_ent((i 0)))))
		(_gen(_int coef0_3 -3 0 20765 \0\ (_ent((i 0)))))
		(_gen(_int coef0_4 -3 0 20766 \0\ (_ent((i 0)))))
		(_gen(_int coef0_5 -3 0 20767 \0\ (_ent((i 0)))))
		(_gen(_int coef0_6 -3 0 20768 \0\ (_ent((i 0)))))
		(_gen(_int coef0_7 -3 0 20769 \0\ (_ent((i 0)))))
		(_gen(_int coef1_0 -3 0 20771 \0\ (_ent((i 0)))))
		(_gen(_int coef1_1 -3 0 20772 \0\ (_ent((i 0)))))
		(_gen(_int coef1_2 -3 0 20773 \0\ (_ent((i 0)))))
		(_gen(_int coef1_3 -3 0 20774 \0\ (_ent((i 0)))))
		(_gen(_int coef1_4 -3 0 20775 \0\ (_ent((i 0)))))
		(_gen(_int coef1_5 -3 0 20776 \0\ (_ent((i 0)))))
		(_gen(_int coef1_6 -3 0 20777 \0\ (_ent((i 0)))))
		(_gen(_int coef1_7 -3 0 20778 \0\ (_ent((i 0)))))
		(_gen(_int coef2_0 -3 0 20780 \0\ (_ent((i 0)))))
		(_gen(_int coef2_1 -3 0 20781 \0\ (_ent((i 0)))))
		(_gen(_int coef2_2 -3 0 20782 \0\ (_ent((i 0)))))
		(_gen(_int coef2_3 -3 0 20783 \0\ (_ent((i 0)))))
		(_gen(_int coef2_4 -3 0 20784 \0\ (_ent((i 0)))))
		(_gen(_int coef2_5 -3 0 20785 \0\ (_ent((i 0)))))
		(_gen(_int coef2_6 -3 0 20786 \0\ (_ent((i 0)))))
		(_gen(_int coef2_7 -3 0 20787 \0\ (_ent((i 0)))))
		(_gen(_int coef3_0 -3 0 20789 \0\ (_ent((i 0)))))
		(_gen(_int coef3_1 -3 0 20790 \0\ (_ent((i 0)))))
		(_gen(_int coef3_2 -3 0 20791 \0\ (_ent((i 0)))))
		(_gen(_int coef3_3 -3 0 20792 \0\ (_ent((i 0)))))
		(_gen(_int coef3_4 -3 0 20793 \0\ (_ent((i 0)))))
		(_gen(_int coef3_5 -3 0 20794 \0\ (_ent((i 0)))))
		(_gen(_int coef3_6 -3 0 20795 \0\ (_ent((i 0)))))
		(_gen(_int coef3_7 -3 0 20796 \0\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~12 0 20806(_array -4((_dto c 218 i 0)))))
		(_port(_int dataa 78 0 20806(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~12 0 20807(_array -4((_dto c 219 i 0)))))
		(_port(_int datab 79 0 20807(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_c-1~downto~0}~12 0 20808(_array -4((_dto c 220 i 0)))))
		(_port(_int datac 80 0 20808(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1279 0 20809(_array -4((_dto c 221 i 0)))))
		(_port(_int scanina 81 0 20809(_ent(_in((_others(i 4)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~1281 0 20810(_array -4((_dto c 222 i 0)))))
		(_port(_int scaninb 82 0 20810(_ent(_in((_others(i 4)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_upper_data-1~downto~0}~12 0 20811(_array -4((_dto c 223 i 0)))))
		(_port(_int accum_sload_upper_data 83 0 20811(_ent(_in((_others(i 2)))))))
		(_port(_int sourcea -4 0 20812(_ent(_in((i 2))))))
		(_port(_int sourceb -4 0 20813(_ent(_in((i 2))))))
		(_port(_int addnsub -4 0 20815(_ent(_in((i 4))))))
		(_port(_int accum_sload -4 0 20816(_ent(_in((i 2))))))
		(_port(_int signa -4 0 20817(_ent(_in((i 4))))))
		(_port(_int signb -4 0 20818(_ent(_in((i 4))))))
		(_port(_int clock0 -4 0 20820(_ent(_in((i 3)))(_event))))
		(_port(_int clock1 -4 0 20821(_ent(_in((i 3)))(_event))))
		(_port(_int clock2 -4 0 20822(_ent(_in((i 3)))(_event))))
		(_port(_int clock3 -4 0 20823(_ent(_in((i 3)))(_event))))
		(_port(_int ena0 -4 0 20825(_ent(_in((i 3))))))
		(_port(_int ena1 -4 0 20826(_ent(_in((i 3))))))
		(_port(_int ena2 -4 0 20827(_ent(_in((i 3))))))
		(_port(_int ena3 -4 0 20828(_ent(_in((i 3))))))
		(_port(_int aclr0 -4 0 20830(_ent(_in((i 2))))))
		(_port(_int aclr1 -4 0 20831(_ent(_in((i 2))))))
		(_port(_int aclr2 -4 0 20832(_ent(_in((i 2))))))
		(_port(_int aclr3 -4 0 20833(_ent(_in((i 2))))))
		(_port(_int mult_round -4 0 20835(_ent(_in((i 2))))))
		(_port(_int mult_saturation -4 0 20836(_ent(_in((i 2))))))
		(_port(_int accum_round -4 0 20837(_ent(_in((i 2))))))
		(_port(_int accum_saturation -4 0 20838(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20840(_array -4((_dto i 2 i 0)))))
		(_port(_int coefsel0 84 0 20840(_ent(_in((_others(i 2)))))))
		(_port(_int coefsel1 84 0 20841(_ent(_in((_others(i 2)))))))
		(_port(_int coefsel2 84 0 20842(_ent(_in((_others(i 2)))))))
		(_port(_int coefsel3 84 0 20843(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_result-1~downto~0}~12 0 20845(_array -4((_dto c 224 i 0)))))
		(_port(_int result 85 0 20845(_ent(_out((_others(i 2)))))))
		(_port(_int overflow -4 0 20846(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1283 0 20847(_array -4((_dto c 225 i 0)))))
		(_port(_int scanouta 86 0 20847(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~1285 0 20848(_array -4((_dto c 226 i 0)))))
		(_port(_int scanoutb 87 0 20848(_ent(_out((_others(i 2)))))))
		(_port(_int mult_is_saturated -4 0 20849(_ent(_out((i 2))))))
		(_port(_int accum_is_saturated -4 0 20850(_ent(_out((i 2))))))
		(_cnst(_int IS_STRATIXV -5 0 20861(_arch gms(_code 227))))
		(_cnst(_int IS_STRATIXIII -5 0 20862(_arch gms(_code 228))))
		(_cnst(_int IS_STRATIXII -5 0 20863(_arch gms(_code 229))))
		(_cnst(_int IS_CYCLONEII -5 0 20864(_arch gms(_code 230))))
		(_cnst(_int altera_mult_add_block -5 0 20865(_arch gms(_code 231))))
		(_cnst(_int altmult_add_eol_block -5 0 20866(_arch gms(_code 232))))
		(_cnst(_int int_width_a -1 0 20886(_arch gms(_code 233))))
		(_cnst(_int int_width_b -1 0 20890(_arch gms(_code 234))))
		(_cnst(_int int_extra_width -3 0 20904(_arch gms(_code 235))))
		(_cnst(_int int_width_result -1 0 20926(_arch gms(_code 236))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~13 0 20931(_array -4((_dto c 237 i 0)))))
		(_type(_int pipeline_accum 0 20931(_array 88((_dto c 238 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b+4~downto~0}~13 0 20932(_array -4((_dto c 239 i 0)))))
		(_type(_int pipeline_multi 0 20932(_array 90((_dto c 240 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width_upper_data-1~downto~0}~13 0 20933(_array -4((_dto c 241 i 0)))))
		(_type(_int pipeline_sload 0 20933(_array 92((_dto c 242 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~13 0 20935(_array -4((_dto c 243 i 0)))))
		(_sig(_int mult_a 94 0 20935(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~13 0 20936(_array -4((_dto c 244 i 0)))))
		(_sig(_int mult_b 95 0 20936(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b-1~downto~0}~13 0 20937(_array -4((_dto c 245 i 0)))))
		(_sig(_int mult_res 96 0 20937(_arch(_uni((_others(i 2)))))))
		(_sig(_int acc_sload_reg -4 0 20938(_arch(_uni((i 2))))))
		(_sig(_int accum_sload_pipe -4 0 20939(_arch(_uni((i 2))))))
		(_sig(_int sign_a_reg -4 0 20940(_arch(_uni((i 2))))))
		(_sig(_int sign_a_pipe -4 0 20941(_arch(_uni((i 2))))))
		(_sig(_int sign_a_latent -4 0 20942(_arch(_uni((i 2))))))
		(_sig(_int sign_b_reg -4 0 20943(_arch(_uni((i 2))))))
		(_sig(_int sign_b_pipe -4 0 20944(_arch(_uni((i 2))))))
		(_sig(_int sign_b_latent -4 0 20945(_arch(_uni((i 2))))))
		(_sig(_int addsub_reg -4 0 20946(_arch(_uni((i 2))))))
		(_sig(_int addsub_pipe -4 0 20947(_arch(_uni((i 2))))))
		(_sig(_int addsub_latent -4 0 20948(_arch(_uni((i 2))))))
		(_sig(_int accum_sload_latent -4 0 20949(_arch(_uni((i 2))))))
		(_sig(_int mult_pipe 91 0 20951(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sload_upper_data_pipe 93 0 20952(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int mult_out_latent 96 0 20954(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result-1~downto~0}~13 0 20955(_array -4((_dto c 246 i 0)))))
		(_sig(_int result_int 97 0 20955(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b~downto~0}~13 0 20956(_array -4((_dto c 247 i 0)))))
		(_sig(_int temp_mult_zero 98 0 20956(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b+4~downto~0}~133 0 20957(_array -4((_dto c 248 i 0)))))
		(_sig(_int mult_full 99 0 20957(_arch(_uni((_others(i 2)))))))
		(_sig(_int mult_signed -4 0 20959(_arch(_uni((i 2))))))
		(_sig(_int do_add -4 0 20960(_arch(_uni((i 2))))))
		(_sig(_int temp_mult_signed -4 0 20961(_arch(_uni((i 2))))))
		(_sig(_int head_result -1 0 20962(_arch(_uni((i 0))))))
		(_sig(_int head_mult -1 0 20963(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_result+width_upper_data-1~downto~0}~13 0 20965(_array -4((_dto c 249 i 0)))))
		(_sig(_int lower_bits 100 0 20965(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_upper_data-1~downto~0}~135 0 20966(_array -4((_dto c 250 i 0)))))
		(_sig(_int sload_upper_data_reg 101 0 20966(_arch(_uni((_others(i 2)))))))
		(_sig(_int sload_upper_data_latent 101 0 20967(_arch(_uni((_others(i 2)))))))
		(_sig(_int sload_upper_data_wire 101 0 20968(_arch(_uni((_others(i 2)))))))
		(_sig(_int sload_upper_data_full 101 0 20969(_arch(_uni((_others(i 2)))))))
		(_sig(_int mult_is_saturated_wire -4 0 20971(_arch(_uni((i 2))))))
		(_sig(_int mult_is_saturated_reg -4 0 20972(_arch(_uni((i 2))))))
		(_sig(_int mult_is_saturated_out -4 0 20973(_arch(_uni((i 2))))))
		(_sig(_int accum_is_saturated_out -4 0 20974(_arch(_uni((i 2))))))
		(_sig(_int mult_round_wire -4 0 20976(_arch(_uni((i 2))))))
		(_sig(_int mult_saturate_wire -4 0 20977(_arch(_uni((i 2))))))
		(_sig(_int mult_final_out 96 0 20978(_arch(_uni((_others(i 2)))))))
		(_sig(_int accum_round_pipe_wire -4 0 20980(_arch(_uni((i 2))))))
		(_sig(_int accum_round_wire -4 0 20981(_arch(_uni((i 2))))))
		(_sig(_int accum_saturation_pipe_wire -4 0 20982(_arch(_uni((i 2))))))
		(_sig(_int accum_saturate_wire -4 0 20983(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b~downto~0}~138 0 22567(_array -4((_dto c 251 i 0)))))
		(_var(_int temp_mult_int 102 0 22567(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b-1~downto~0}~1310 0 22568(_array -4((_dto c 252 i 0)))))
		(_var(_int temp_mult 103 0 22568(_prcs 12((_others(i 2))))))
		(_var(_int neg_a -4 0 22569(_prcs 12)))
		(_var(_int neg_b -4 0 22569(_prcs 12)))
		(_var(_int is_signed -4 0 22569(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b-1~downto~0}~1312 0 22570(_array -4((_dto c 253 i 0)))))
		(_var(_int mult_round_out 104 0 22570(_prcs 12((_others(i 2))))))
		(_var(_int mult_saturate_overflow -4 0 22571(_prcs 12((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b-1~downto~0}~1314 0 22572(_array -4((_dto c 254 i 0)))))
		(_var(_int mult_saturate_out 105 0 22572(_prcs 12((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b-1~downto~0}~1316 0 22573(_array -4((_dto c 255 i 0)))))
		(_var(_int mult_result 106 0 22573(_prcs 12((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a-1~downto~0}~13 0 22575(_array -4((_dto c 256 i 0)))))
		(_var(_int int_mult_a 107 0 22575(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_b-1~downto~0}~13 0 22576(_array -4((_dto c 257 i 0)))))
		(_var(_int int_mult_b 108 0 22576(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a-width_a-1~downto~0}~13 0 22577(_array -4((_dto c 258 i 0)))))
		(_var(_int mult_a_zero_bits_pad 109 0 22577(_prcs 12((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_b-width_b-1~downto~0}~13 0 22578(_array -4((_dto c 259 i 0)))))
		(_var(_int mult_b_zero_bits_pad 110 0 22578(_prcs 12((_others(i 2))))))
		(_var(_int head_result_int -3 0 22908(_prcs 13((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~1319 0 22909(_array -4((_dto c 260 i 0)))))
		(_var(_int temp_sum 111 0 22909(_prcs 13((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~1321 0 22910(_array -4((_dto c 261 i 0)))))
		(_var(_int result_full 112 0 22910(_prcs 13((_others(i 2))))))
		(_var(_int cout_int -4 0 22912(_prcs 13)))
		(_var(_int overflow_int -4 0 22912(_prcs 13)))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~1323 0 22913(_array -4((_dto c 262 i 0)))))
		(_var(_int temp_sum_zero 113 0 22913(_prcs 13((_others(i 2))))))
		(_var(_int accum_int -4 0 22914(_prcs 13)))
		(_var(_int addsub_int -4 0 22914(_prcs 13)))
		(_var(_int signed_int -4 0 22914(_prcs 13)))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result-1~downto~0}~1325 0 22915(_array -4((_dto c 263 i 0)))))
		(_var(_int result_temp 114 0 22915(_prcs 13)))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result-int_width_a-int_width_b-1~downto~0}~13 0 22916(_array -4((_dto c 264 i 0)))))
		(_var(_int sign_extend 115 0 22916(_prcs 13((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result-1~downto~0}~1327 0 22917(_array -4((_dto c 265 i 0)))))
		(_var(_int mult_res_temp 116 0 22917(_prcs 13((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result-1~downto~0}~1329 0 22918(_array -4((_dto c 266 i 0)))))
		(_var(_int accum_final_out 117 0 22918(_prcs 13((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result-1~downto~0}~1331 0 22919(_array -4((_dto c 267 i 0)))))
		(_var(_int accum_round_out 118 0 22919(_prcs 13((_others(i 2))))))
		(_var(_int accum_saturate_overflow -4 0 22920(_prcs 13((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result-1~downto~0}~1333 0 22921(_array -4((_dto c 268 i 0)))))
		(_var(_int accum_saturate_out 119 0 22921(_prcs 13((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result-int_width_a-int_width_b+2-1~downto~0}~13 0 22922(_array -4((_dto c 269 i 0)))))
		(_var(_int accum_result_sign_bits 120 0 22922(_prcs 13((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result-int_width_a-int_width_b+2-1~downto~0}~1335 0 22923(_array -4((_dto c 270 i 0)))))
		(_var(_int accum_result_sign_bits_ones 121 0 22923(_prcs 13((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result-int_width_a-int_width_b+2-1~downto~0}~1337 0 22924(_array -4((_dto c 271 i 0)))))
		(_var(_int accum_result_sign_bits_zeros 122 0 22924(_prcs 13((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result-1~downto~0}~1339 0 22925(_array -4((_dto c 272 i 0)))))
		(_var(_int accum_result 123 0 22925(_prcs 13((_others(i 2))))))
		(_var(_int upper_data_sign_extend -4 0 22926(_prcs 13((i 2)))))
		(_var(_int upper_data_sign_bit -4 0 22927(_prcs 13((i 2)))))
		(_var(_int result_pipe 89 0 22928(_prcs 13((_others(_others(i 2)))))))
		(_var(_int sat_for_ini -3 0 22929(_prcs 13(_code 273))))
		(_var(_int bits_to_round -3 0 22930(_prcs 13(_code 274))))
		(_var(_int accum_sat_for_limit -3 0 22931(_prcs 13(_code 275))))
		(_prcs
			(line__20987(_arch 0 0 20987(_assignment(_trgt(34))(_sens(38)))))
			(line__20988(_arch 1 0 20988(_assignment(_trgt(35))(_sens(39)))))
			(line__20989(_arch 2 0 20989(_assignment(_trgt(45))(_sens(43)(58(_index 276)))(_read(58(_index 277))))))
			(line__20990(_arch 3 0 20990(_assignment(_trgt(48))(_sens(46)(58(_index 278)))(_read(58(_index 279))))))
			(line__20991(_arch 4 0 20991(_assignment(_trgt(52))(_sens(41)(58(_index 280)))(_read(58(_index 281))))))
			(line__20992(_arch 5 0 20992(_assignment(_trgt(51))(_sens(49)(58(_index 282)))(_read(58(_index 283))))))
			(line__20993(_arch 6 0 20993(_assignment(_trgt(59))(_sens(58(_index 284))(61))(_read(58(_index 285))))))
			(line__20994(_arch 7 0 20994(_assignment(_trgt(55))(_sens(58(_range 286))(75))(_read(58(_range 287))))))
			(line__20995(_arch 8 0 20995(_assignment(_trgt(66))(_sens(65)(68)))))
			(line__20997(_arch 9 0 20997(_assignment(_trgt(36))(_sens(71)))))
			(line__20998(_arch 10 0 20998(_assignment(_trgt(37))(_sens(72)))))
			(line__21002(_arch 11 0 21002(_prcs(_mon))))
			(line__22566(_arch 104 0 22566(_prcs(_simple)(_trgt(69)(75))(_sens(10)(11)(38)(39)(43)(46)(57)(73)(74)))))
			(line__22904(_arch 114 0 22904(_prcs(_simple)(_trgt(32)(33)(56)(62)(71)(72))(_sens(12)(13)(14)(15)(20)(21)(22)(23))(_read(8)(9)(10)(11)(16)(17)(18)(19)(40)(42)(44)(47)(50)(56)(57)(62)(67)(70)(77)(79)))))
		)
		(_subprogram
			(_int resolve_internal_width 115 0 20868(_arch(_func)))
			(_int resolve_internal_extra_width 116 0 20892(_arch(_func)))
			(_int resolve_internal_width_result 117 0 20906(_arch(_func)))
			(_ext FEATURE_FAMILY_BASE_STRATIXII(3 55))
			(_ext FEATURE_FAMILY_STRATIXV(3 33))
			(_ext FEATURE_FAMILY_STRATIXIII(3 31))
			(_ext FEATURE_FAMILY_STRATIXII(3 36))
			(_ext FEATURE_FAMILY_CYCLONEII(3 45))
			(_ext FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW(3 62))
			(_ext FEATURE_FAMILY_IS_ALTMULT_ADD_EOL(3 63))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(.(ALTERA_DEVICE_FAMILIES)))
	(_static
		(1145394005)
		(1986356256 543515497 1768776038 31084)
		(1297370177 1599360085 1430471489 1936269389 1280263456 1919903264 32)
		(1297370177 1599360085 1430471489 1936269389 1953459744 1886745376 1953656688 1713398885 2126447)
		(1330926913)
		(5457241)
		(20302)
		(1869771333 1411398258 1142973800 1128875077 1145394241 1280658783 1280330068 1599227209 1129466179 1381255509 1634738265 1701667186 544367988 1931506537 1948284005 1851859055 1819044128 1818322789 1818326560 3040629)
		(1869771333 1998600818 1752458345 1830838623 544502645 1730176354 1952540018 1948283493 544104808 11824)
		(1869771333 1998600818 1752458345 1830838879 544502645 1730176354 1952540018 1948283493 544104808 11824)
		(1869771333 1998600818 1752458345 1936028255 544500853 1953723757 543515168 1634038375 544367988 1851877492 3026976)
		(1096040772 65)
		(1869771333 1411398258 1763730792 1953853550 1970238240 543515506 544370534 1953656688 1629503776 1814062450 1953066345 1948279909 1852383343 544503152 1635017060 11873)
		(1096040772 66)
		(1869771333 1411398258 1763730792 1953853550 1970238240 543515506 544370534 1953656688 1629504032 1814062450 1953066345 1948279909 1852383343 544503152 1635017060 11874)
		(1986356256 778396521)
		(1869771333 1411398258 1701995880 544434464 1914728302 1684960623 543649385 1952540006 543519349 544370534)
		(1869771333 1411398258 1701995880 544434464 1931505518 1920300129 1869182049 1701191790 1920300129 1868963941 8306)
		(1414680400 1431197023 4474195)
		(1869771333 1411398258 1629513064 1936614500 1881170549 544502383 1847620457 1629516911 1818845558 1701601889 1919903264 32)
		(4473921)
		(4347219)
		(1869771333 1226848882 1818326638 1981834345 1702194273 1919903264 1128481056 1147096405 1128616521 1313818964 1918988320 1952804193 1713402469 2126447)
		(1230127446 1162625601)
		(1869771333 1226848882 1818326638 1981834345 1702194273 1919903264 1347307808 1398756437 1129469263 541155141 1634886000 1702126957 1868963954 8306)
		(1312899923 65)
		(1312899923 66)
		(1380729665 48)
		(1380729665 49)
		(1380729665 50)
		(1380729665 51)
		(1414680400 1313817439 1413694798 1414092361 89)
		(1313294675 17477)
		(1163021909 1414744391 1145393733)
		(1129270339 12363)
		(1129270339 12619)
		(1129270339 12875)
		(1129270339 13131)
	)
	(_model . behaviour 288 -1)
)
V 000050 55 112834        1711853936231 behaviour
(_unit VHDL(altmult_add 0 23169(behaviour 0 23517))
	(_version vef)
	(_time 1711853936232 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code d8dadb8a838e88ce8d8c8cda9b838ddd8eded9dedcdedc)
	(_coverage d)
	(_ent
		(_time 1711853935513)
	)
	(_generate IFG01 0 24432(_if 257)
		(_object
			(_var(_int dataa1_cnt -3 0 24434(_prcs 0((i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_a-1~downto~0}~1315 0 24435(_array -4((_dto c 258 i 0)))))
			(_var(_int dataa_word_temp 219 0 24435(_prcs 0((_others(i 2))))))
			(_var(_int asign -5 0 24436(_prcs 0)))
			(_var(_int is_rep_a_sign -5 0 24437(_prcs 0)))
			(_var(_int is_rep_a_pipe_sign -5 0 24438(_prcs 0)))
			(_prcs
				(line__24433(_arch 18 0 24433(_prcs(_simple)(_trgt(72(_range 259))(72(_range 260))(72))(_sens(57)(58)(0)(18)))))
			)
		)
	)
	(_generate IFG02 0 24491(_if 261)
		(_object
			(_var(_int dataa2_cnt -3 0 24493(_prcs 0((i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_a-1~downto~0}~1322 0 24494(_array -4((_dto c 262 i 0)))))
			(_var(_int dataa2_word_temp 220 0 24494(_prcs 0((_others(i 2))))))
			(_var(_int asign -5 0 24495(_prcs 0)))
			(_var(_int is_rep_a_sign -5 0 24496(_prcs 0)))
			(_var(_int is_rep_a_pipe_sign -5 0 24497(_prcs 0)))
			(_prcs
				(line__24492(_arch 19 0 24492(_prcs(_simple)(_trgt(73(_range 263))(73(_range 264))(73))(_sens(57)(58)(0)(18)))))
			)
		)
	)
	(_generate IFG03 0 24551(_if 265)
		(_object
			(_var(_int dataa3_cnt -3 0 24553(_prcs 0((i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_a-1~downto~0}~1331 0 24554(_array -4((_dto c 266 i 0)))))
			(_var(_int dataa3_word_temp 221 0 24554(_prcs 0((_others(i 2))))))
			(_var(_int asign -5 0 24555(_prcs 0)))
			(_var(_int is_rep_a_sign -5 0 24556(_prcs 0)))
			(_var(_int is_rep_a_pipe_sign -5 0 24557(_prcs 0)))
			(_prcs
				(line__24552(_arch 20 0 24552(_prcs(_simple)(_trgt(74(_range 267))(74(_range 268))(74))(_sens(57)(58)(0)(18)))))
			)
		)
	)
	(_generate IFG04 0 24611(_if 269)
		(_object
			(_var(_int dataa4_cnt -3 0 24613(_prcs 0((i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_a-1~downto~0}~1339 0 24614(_array -4((_dto c 270 i 0)))))
			(_var(_int dataa4_word_temp 222 0 24614(_prcs 0((_others(i 2))))))
			(_var(_int asign -5 0 24615(_prcs 0)))
			(_var(_int is_rep_a_sign -5 0 24616(_prcs 0)))
			(_var(_int is_rep_a_pipe_sign -5 0 24617(_prcs 0)))
			(_prcs
				(line__24612(_arch 21 0 24612(_prcs(_simple)(_trgt(75(_range 271))(75(_range 272))(75))(_sens(57)(58)(0)(18)))))
			)
		)
	)
	(_generate IFG05 0 24675(_if 273)
		(_object
			(_var(_int datab1_cnt -3 0 24677(_prcs 0((i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_b-1~downto~0}~1348 0 24678(_array -4((_dto c 274 i 0)))))
			(_var(_int datab_word_temp 223 0 24678(_prcs 0((_others(i 2))))))
			(_var(_int bsign -5 0 24679(_prcs 0)))
			(_var(_int is_rep_b_sign -5 0 24680(_prcs 0)))
			(_var(_int is_rep_b_pipe_sign -5 0 24681(_prcs 0)))
			(_prcs
				(line__24676(_arch 22 0 24676(_prcs(_simple)(_trgt(77(_range 275))(77(_range 276))(77))(_sens(59)(60)(1)(19)))))
			)
		)
	)
	(_generate IFG06 0 24735(_if 277)
		(_object
			(_var(_int datab2_cnt -3 0 24737(_prcs 0((i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_b-1~downto~0}~1354 0 24738(_array -4((_dto c 278 i 0)))))
			(_var(_int datab2_word_temp 224 0 24738(_prcs 0((_others(i 2))))))
			(_var(_int bsign -5 0 24739(_prcs 0)))
			(_var(_int is_rep_b_sign -5 0 24740(_prcs 0)))
			(_var(_int is_rep_b_pipe_sign -5 0 24741(_prcs 0)))
			(_prcs
				(line__24736(_arch 23 0 24736(_prcs(_simple)(_trgt(78(_range 279))(78(_range 280))(78))(_sens(59)(60)(1)(19)))))
			)
		)
	)
	(_generate IFG07 0 24795(_if 281)
		(_object
			(_var(_int datab3_cnt -3 0 24797(_prcs 0((i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_b-1~downto~0}~1363 0 24798(_array -4((_dto c 282 i 0)))))
			(_var(_int datab3_word_temp 225 0 24798(_prcs 0((_others(i 2))))))
			(_var(_int bsign -5 0 24799(_prcs 0)))
			(_var(_int is_rep_b_sign -5 0 24800(_prcs 0)))
			(_var(_int is_rep_b_pipe_sign -5 0 24801(_prcs 0)))
			(_prcs
				(line__24796(_arch 24 0 24796(_prcs(_simple)(_trgt(79(_range 283))(79(_range 284))(79))(_sens(59)(60)(1)(19)))))
			)
		)
	)
	(_generate IFG08 0 24855(_if 285)
		(_object
			(_var(_int datab4_cnt -3 0 24857(_prcs 0((i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_b-1~downto~0}~1372 0 24858(_array -4((_dto c 286 i 0)))))
			(_var(_int datab4_word_temp 226 0 24858(_prcs 0((_others(i 2))))))
			(_var(_int bsign -5 0 24859(_prcs 0)))
			(_var(_int is_rep_b_sign -5 0 24860(_prcs 0)))
			(_var(_int is_rep_b_pipe_sign -5 0 24861(_prcs 0)))
			(_prcs
				(line__24856(_arch 25 0 24856(_prcs(_simple)(_trgt(80(_range 287))(80(_range 288))(80))(_sens(59)(60)(1)(19)))))
			)
		)
	)
	(_generate G1 0 24951(_if 289)
		(_object
			(_prcs
				(line__24952(_arch 28 0 24952(_assignment(_alias((addsub_reg1)(addnsub1)))(_simpleassign BUF)(_trgt(61))(_sens(20)))))
			)
		)
	)
	(_generate IFG9 0 24955(_if 290)
		(_object
			(_prcs
				(line__24956(_arch 29 0 24956(_prcs(_simple)(_trgt(61))(_sens(9)(10)(11)(12)(13)(20))(_read(17)))))
			)
		)
	)
	(_generate IFG10 0 24971(_if 291)
		(_object
			(_prcs
				(line__24972(_arch 30 0 24972(_prcs(_simple)(_trgt(61))(_sens(8)(10)(11)(12)(13)(20))(_read(16)))))
			)
		)
	)
	(_generate IFG11 0 24987(_if 292)
		(_object
			(_prcs
				(line__24988(_arch 31 0 24988(_prcs(_simple)(_trgt(61))(_sens(7)(10)(11)(12)(13)(20))(_read(15)))))
			)
		)
	)
	(_generate IFG12 0 25003(_if 293)
		(_object
			(_prcs
				(line__25004(_arch 32 0 25004(_prcs(_simple)(_trgt(61))(_sens(6)(10)(11)(12)(13)(20))(_read(14)))))
			)
		)
	)
	(_generate G2 0 25028(_if 294)
		(_object
			(_prcs
				(line__25029(_arch 33 0 25029(_assignment(_alias((addsub_pipe1)(addsub_reg1)))(_simpleassign BUF)(_trgt(62))(_sens(61)))))
			)
		)
	)
	(_generate IFG14 0 25032(_if 295)
		(_object
			(_prcs
				(line__25033(_arch 34 0 25033(_prcs(_simple)(_trgt(62))(_sens(61)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG14a 0 25048(_if 296)
		(_object
			(_prcs
				(line__25049(_arch 35 0 25049(_prcs(_simple)(_trgt(62))(_sens(61)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG15 0 25064(_if 297)
		(_object
			(_prcs
				(line__25065(_arch 36 0 25065(_prcs(_simple)(_trgt(62))(_sens(61)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG16 0 25080(_if 298)
		(_object
			(_prcs
				(line__25081(_arch 37 0 25081(_prcs(_simple)(_trgt(62))(_sens(61)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G3 0 25105(_if 299)
		(_object
			(_prcs
				(line__25106(_arch 38 0 25106(_assignment(_alias((addsub_reg3)(addnsub3)))(_simpleassign BUF)(_trgt(63))(_sens(21)))))
			)
		)
	)
	(_generate IFG17 0 25109(_if 300)
		(_object
			(_prcs
				(line__25110(_arch 39 0 25110(_prcs(_simple)(_trgt(63))(_sens(9)(10)(11)(12)(13)(21))(_read(17)))))
			)
		)
	)
	(_generate IFG18 0 25125(_if 301)
		(_object
			(_prcs
				(line__25126(_arch 40 0 25126(_prcs(_simple)(_trgt(63))(_sens(8)(10)(11)(12)(13)(21))(_read(16)))))
			)
		)
	)
	(_generate IFG19 0 25141(_if 302)
		(_object
			(_prcs
				(line__25142(_arch 41 0 25142(_prcs(_simple)(_trgt(63))(_sens(7)(10)(11)(12)(13)(21))(_read(15)))))
			)
		)
	)
	(_generate IFG20 0 25157(_if 303)
		(_object
			(_prcs
				(line__25158(_arch 42 0 25158(_prcs(_simple)(_trgt(63))(_sens(6)(10)(11)(12)(13)(21))(_read(14)))))
			)
		)
	)
	(_generate G4 0 25182(_if 304)
		(_object
			(_prcs
				(line__25183(_arch 43 0 25183(_assignment(_alias((addsub_pipe3)(addsub_reg3)))(_simpleassign BUF)(_trgt(64))(_sens(63)))))
			)
		)
	)
	(_generate IFG21 0 25186(_if 305)
		(_object
			(_prcs
				(line__25187(_arch 44 0 25187(_prcs(_simple)(_trgt(64))(_sens(63)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG22 0 25202(_if 306)
		(_object
			(_prcs
				(line__25203(_arch 45 0 25203(_prcs(_simple)(_trgt(64))(_sens(63)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG23 0 25218(_if 307)
		(_object
			(_prcs
				(line__25219(_arch 46 0 25219(_prcs(_simple)(_trgt(64))(_sens(63)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG24 0 25234(_if 308)
		(_object
			(_prcs
				(line__25235(_arch 47 0 25235(_prcs(_simple)(_trgt(64))(_sens(63)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G5 0 25259(_if 309)
		(_object
			(_prcs
				(line__25260(_arch 48 0 25260(_assignment(_alias((sign_a_reg)(signa)))(_simpleassign BUF)(_trgt(57))(_sens(18)))))
			)
		)
	)
	(_generate IFG25 0 25263(_if 310)
		(_object
			(_prcs
				(line__25264(_arch 49 0 25264(_prcs(_simple)(_trgt(57))(_sens(9)(10)(11)(12)(13)(18))(_read(17)))))
			)
		)
	)
	(_generate IFG26 0 25279(_if 311)
		(_object
			(_prcs
				(line__25280(_arch 50 0 25280(_prcs(_simple)(_trgt(57))(_sens(8)(10)(11)(12)(13)(18))(_read(16)))))
			)
		)
	)
	(_generate IFG27 0 25295(_if 312)
		(_object
			(_prcs
				(line__25296(_arch 51 0 25296(_prcs(_simple)(_trgt(57))(_sens(7)(10)(11)(12)(13)(18))(_read(15)))))
			)
		)
	)
	(_generate IFG28 0 25311(_if 313)
		(_object
			(_prcs
				(line__25312(_arch 52 0 25312(_prcs(_simple)(_trgt(57))(_sens(6)(10)(11)(12)(13)(18))(_read(14)))))
			)
		)
	)
	(_generate G6 0 25336(_if 314)
		(_object
			(_prcs
				(line__25337(_arch 53 0 25337(_assignment(_alias((sign_b_reg)(signb)))(_simpleassign BUF)(_trgt(59))(_sens(19)))))
			)
		)
	)
	(_generate IFG29 0 25340(_if 315)
		(_object
			(_prcs
				(line__25341(_arch 54 0 25341(_prcs(_simple)(_trgt(59))(_sens(9)(10)(11)(12)(13)(19))(_read(17)))))
			)
		)
	)
	(_generate IFG30 0 25356(_if 316)
		(_object
			(_prcs
				(line__25357(_arch 55 0 25357(_prcs(_simple)(_trgt(59))(_sens(8)(10)(11)(12)(13)(19))(_read(16)))))
			)
		)
	)
	(_generate IFG31 0 25372(_if 317)
		(_object
			(_prcs
				(line__25373(_arch 56 0 25373(_prcs(_simple)(_trgt(59))(_sens(7)(10)(11)(12)(13)(19))(_read(15)))))
			)
		)
	)
	(_generate IFG32 0 25388(_if 318)
		(_object
			(_prcs
				(line__25389(_arch 57 0 25389(_prcs(_simple)(_trgt(59))(_sens(6)(10)(11)(12)(13)(19))(_read(14)))))
			)
		)
	)
	(_generate G7 0 25413(_if 319)
		(_object
			(_prcs
				(line__25414(_arch 58 0 25414(_assignment(_alias((sign_a_pipe)(sign_a_reg)))(_simpleassign BUF)(_trgt(58))(_sens(57)))))
			)
		)
	)
	(_generate IFG33 0 25417(_if 320)
		(_object
			(_prcs
				(line__25418(_arch 59 0 25418(_prcs(_simple)(_trgt(58))(_sens(57)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG34 0 25433(_if 321)
		(_object
			(_prcs
				(line__25434(_arch 60 0 25434(_prcs(_simple)(_trgt(58))(_sens(57)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG35 0 25449(_if 322)
		(_object
			(_prcs
				(line__25450(_arch 61 0 25450(_prcs(_simple)(_trgt(58))(_sens(57)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG36 0 25465(_if 323)
		(_object
			(_prcs
				(line__25466(_arch 62 0 25466(_prcs(_simple)(_trgt(58))(_sens(57)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G8 0 25490(_if 324)
		(_object
			(_prcs
				(line__25491(_arch 63 0 25491(_assignment(_alias((sign_b_pipe)(sign_b_reg)))(_simpleassign BUF)(_trgt(60))(_sens(59)))))
			)
		)
	)
	(_generate IFG37 0 25494(_if 325)
		(_object
			(_prcs
				(line__25495(_arch 64 0 25495(_prcs(_simple)(_trgt(60))(_sens(59)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG38 0 25510(_if 326)
		(_object
			(_prcs
				(line__25511(_arch 65 0 25511(_prcs(_simple)(_trgt(60))(_sens(59)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG39 0 25526(_if 327)
		(_object
			(_prcs
				(line__25527(_arch 66 0 25527(_prcs(_simple)(_trgt(60))(_sens(59)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG40 0 25542(_if 328)
		(_object
			(_prcs
				(line__25543(_arch 67 0 25543(_prcs(_simple)(_trgt(60))(_sens(59)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G17 0 25567(_if 329)
		(_object
			(_prcs
				(line__25568(_arch 68 0 25568(_assignment(_alias((outround_reg)(output_round)))(_simpleassign BUF)(_trgt(98))(_sens(28)))))
			)
		)
	)
	(_generate IFG73 0 25571(_if 330)
		(_object
			(_prcs
				(line__25572(_arch 69 0 25572(_prcs(_simple)(_trgt(98))(_sens(9)(10)(11)(12)(13)(28))(_read(17)))))
			)
		)
	)
	(_generate IFG74 0 25587(_if 331)
		(_object
			(_prcs
				(line__25588(_arch 70 0 25588(_prcs(_simple)(_trgt(98))(_sens(8)(10)(11)(12)(13)(28))(_read(16)))))
			)
		)
	)
	(_generate IFG75 0 25603(_if 332)
		(_object
			(_prcs
				(line__25604(_arch 71 0 25604(_prcs(_simple)(_trgt(98))(_sens(7)(10)(11)(12)(13)(28))(_read(15)))))
			)
		)
	)
	(_generate IFG76 0 25619(_if 333)
		(_object
			(_prcs
				(line__25620(_arch 72 0 25620(_prcs(_simple)(_trgt(98))(_sens(6)(10)(11)(12)(13)(28))(_read(14)))))
			)
		)
	)
	(_generate G18 0 25644(_if 334)
		(_object
			(_prcs
				(line__25645(_arch 73 0 25645(_assignment(_alias((outround_pipe)(outround_reg)))(_simpleassign BUF)(_trgt(99))(_sens(98)))))
			)
		)
	)
	(_generate IFG77 0 25648(_if 335)
		(_object
			(_prcs
				(line__25649(_arch 74 0 25649(_prcs(_simple)(_trgt(99))(_sens(98)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG78 0 25664(_if 336)
		(_object
			(_prcs
				(line__25665(_arch 75 0 25665(_prcs(_simple)(_trgt(99))(_sens(98)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG79 0 25680(_if 337)
		(_object
			(_prcs
				(line__25681(_arch 76 0 25681(_prcs(_simple)(_trgt(99))(_sens(98)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG80 0 25696(_if 338)
		(_object
			(_prcs
				(line__25697(_arch 77 0 25697(_prcs(_simple)(_trgt(99))(_sens(98)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G19 0 25721(_if 339)
		(_object
			(_prcs
				(line__25722(_arch 78 0 25722(_assignment(_alias((chainout_round_reg)(chainout_round)))(_simpleassign BUF)(_trgt(100))(_sens(29)))))
			)
		)
	)
	(_generate IFG81 0 25725(_if 340)
		(_object
			(_prcs
				(line__25726(_arch 79 0 25726(_prcs(_simple)(_trgt(100))(_sens(9)(10)(11)(12)(13)(29))(_read(17)))))
			)
		)
	)
	(_generate IFG82 0 25741(_if 341)
		(_object
			(_prcs
				(line__25742(_arch 80 0 25742(_prcs(_simple)(_trgt(100))(_sens(8)(10)(11)(12)(13)(29))(_read(16)))))
			)
		)
	)
	(_generate IFG83 0 25757(_if 342)
		(_object
			(_prcs
				(line__25758(_arch 81 0 25758(_prcs(_simple)(_trgt(100))(_sens(7)(10)(11)(12)(13)(29))(_read(15)))))
			)
		)
	)
	(_generate IFG84 0 25773(_if 343)
		(_object
			(_prcs
				(line__25774(_arch 82 0 25774(_prcs(_simple)(_trgt(100))(_sens(6)(10)(11)(12)(13)(29))(_read(14)))))
			)
		)
	)
	(_generate G20 0 25798(_if 344)
		(_object
			(_prcs
				(line__25799(_arch 83 0 25799(_assignment(_alias((chainout_round_pipe)(chainout_round_reg)))(_simpleassign BUF)(_trgt(101))(_sens(100)))))
			)
		)
	)
	(_generate IFG85 0 25802(_if 345)
		(_object
			(_prcs
				(line__25803(_arch 84 0 25803(_prcs(_simple)(_trgt(101))(_sens(100)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG86 0 25818(_if 346)
		(_object
			(_prcs
				(line__25819(_arch 85 0 25819(_prcs(_simple)(_trgt(101))(_sens(100)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG87 0 25834(_if 347)
		(_object
			(_prcs
				(line__25835(_arch 86 0 25835(_prcs(_simple)(_trgt(101))(_sens(100)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG88 0 25850(_if 348)
		(_object
			(_prcs
				(line__25851(_arch 87 0 25851(_prcs(_simple)(_trgt(101))(_sens(100)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G21 0 25875(_if 349)
		(_object
			(_prcs
				(line__25876(_arch 88 0 25876(_assignment(_alias((chainout_round_out_reg)(chainout_round_pipe)))(_simpleassign BUF)(_trgt(102))(_sens(101)))))
			)
		)
	)
	(_generate IFG89 0 25879(_if 350)
		(_object
			(_prcs
				(line__25880(_arch 89 0 25880(_prcs(_simple)(_trgt(102))(_sens(101)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG90 0 25895(_if 351)
		(_object
			(_prcs
				(line__25896(_arch 90 0 25896(_prcs(_simple)(_trgt(102))(_sens(101)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG91 0 25911(_if 352)
		(_object
			(_prcs
				(line__25912(_arch 91 0 25912(_prcs(_simple)(_trgt(102))(_sens(101)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG92 0 25927(_if 353)
		(_object
			(_prcs
				(line__25928(_arch 92 0 25928(_prcs(_simple)(_trgt(102))(_sens(101)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G22 0 25952(_if 354)
		(_object
			(_prcs
				(line__25953(_arch 93 0 25953(_assignment(_alias((outsat_reg)(output_saturate)))(_simpleassign BUF)(_trgt(103))(_sens(30)))))
			)
		)
	)
	(_generate IFG93 0 25956(_if 355)
		(_object
			(_prcs
				(line__25957(_arch 94 0 25957(_prcs(_simple)(_trgt(103))(_sens(9)(10)(11)(12)(13)(30))(_read(17)))))
			)
		)
	)
	(_generate IFG94 0 25972(_if 356)
		(_object
			(_prcs
				(line__25973(_arch 95 0 25973(_prcs(_simple)(_trgt(103))(_sens(8)(10)(11)(12)(13)(30))(_read(16)))))
			)
		)
	)
	(_generate IFG95 0 25988(_if 357)
		(_object
			(_prcs
				(line__25989(_arch 96 0 25989(_prcs(_simple)(_trgt(103))(_sens(7)(10)(11)(12)(13)(30))(_read(15)))))
			)
		)
	)
	(_generate IFG96 0 26004(_if 358)
		(_object
			(_prcs
				(line__26005(_arch 97 0 26005(_prcs(_simple)(_trgt(103))(_sens(6)(10)(11)(12)(13)(30))(_read(14)))))
			)
		)
	)
	(_generate G23 0 26029(_if 359)
		(_object
			(_prcs
				(line__26030(_arch 98 0 26030(_assignment(_alias((outsat_pipe)(outsat_reg)))(_simpleassign BUF)(_trgt(104))(_sens(103)))))
			)
		)
	)
	(_generate IFG97 0 26033(_if 360)
		(_object
			(_prcs
				(line__26034(_arch 99 0 26034(_prcs(_simple)(_trgt(104))(_sens(103)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG98 0 26049(_if 361)
		(_object
			(_prcs
				(line__26050(_arch 100 0 26050(_prcs(_simple)(_trgt(104))(_sens(103)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG99 0 26065(_if 362)
		(_object
			(_prcs
				(line__26066(_arch 101 0 26066(_prcs(_simple)(_trgt(104))(_sens(103)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG100 0 26081(_if 363)
		(_object
			(_prcs
				(line__26082(_arch 102 0 26082(_prcs(_simple)(_trgt(104))(_sens(103)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G24 0 26106(_if 364)
		(_object
			(_prcs
				(line__26107(_arch 103 0 26107(_assignment(_alias((chainout_sat_reg)(chainout_saturate)))(_simpleassign BUF)(_trgt(105))(_sens(31)))))
			)
		)
	)
	(_generate IFG101 0 26110(_if 365)
		(_object
			(_prcs
				(line__26111(_arch 104 0 26111(_prcs(_simple)(_trgt(105))(_sens(9)(10)(11)(12)(13)(31))(_read(17)))))
			)
		)
	)
	(_generate IFG102 0 26126(_if 366)
		(_object
			(_prcs
				(line__26127(_arch 105 0 26127(_prcs(_simple)(_trgt(105))(_sens(8)(10)(11)(12)(13)(31))(_read(16)))))
			)
		)
	)
	(_generate IFG103 0 26142(_if 367)
		(_object
			(_prcs
				(line__26143(_arch 106 0 26143(_prcs(_simple)(_trgt(105))(_sens(7)(10)(11)(12)(13)(31))(_read(15)))))
			)
		)
	)
	(_generate IFG104 0 26158(_if 368)
		(_object
			(_prcs
				(line__26159(_arch 107 0 26159(_prcs(_simple)(_trgt(105))(_sens(6)(10)(11)(12)(13)(31))(_read(14)))))
			)
		)
	)
	(_generate G25 0 26183(_if 369)
		(_object
			(_prcs
				(line__26184(_arch 108 0 26184(_assignment(_alias((chainout_sat_pipe)(chainout_sat_reg)))(_simpleassign BUF)(_trgt(106))(_sens(105)))))
			)
		)
	)
	(_generate IFG105 0 26187(_if 370)
		(_object
			(_prcs
				(line__26188(_arch 109 0 26188(_prcs(_simple)(_trgt(106))(_sens(105)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG106 0 26203(_if 371)
		(_object
			(_prcs
				(line__26204(_arch 110 0 26204(_prcs(_simple)(_trgt(106))(_sens(105)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG107 0 26219(_if 372)
		(_object
			(_prcs
				(line__26220(_arch 111 0 26220(_prcs(_simple)(_trgt(106))(_sens(105)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG108 0 26235(_if 373)
		(_object
			(_prcs
				(line__26236(_arch 112 0 26236(_prcs(_simple)(_trgt(106))(_sens(105)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G26 0 26260(_if 374)
		(_object
			(_prcs
				(line__26261(_arch 113 0 26261(_assignment(_alias((chainout_sat_out)(chainout_sat_pipe)))(_simpleassign BUF)(_trgt(107))(_sens(106)))))
			)
		)
	)
	(_generate IFG109 0 26264(_if 375)
		(_object
			(_prcs
				(line__26265(_arch 114 0 26265(_prcs(_simple)(_trgt(107))(_sens(106)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG110 0 26280(_if 376)
		(_object
			(_prcs
				(line__26281(_arch 115 0 26281(_prcs(_simple)(_trgt(107))(_sens(106)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG111 0 26296(_if 377)
		(_object
			(_prcs
				(line__26297(_arch 116 0 26297(_prcs(_simple)(_trgt(107))(_sens(106)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG112 0 26312(_if 378)
		(_object
			(_prcs
				(line__26313(_arch 117 0 26313(_prcs(_simple)(_trgt(107))(_sens(106)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G27 0 26336(_if 379)
		(_object
			(_prcs
				(line__26337(_arch 118 0 26337(_assignment(_trgt(108))(_sens(52(_range 380)))(_read(52(_range 381))))))
			)
		)
	)
	(_generate G27_1 0 26340(_if 382)
		(_object
			(_prcs
				(line__26341(_arch 119 0 26341(_assignment(_trgt(108))(_sens(52(_range 383)))(_read(52(_range 384))))))
			)
		)
	)
	(_generate G27_2 0 26344(_if 385)
		(_object
			(_prcs
				(line__26345(_arch 120 0 26345(_assignment(_trgt(108))(_sens(52(_range 386)))(_read(52(_range 387))))))
			)
		)
	)
	(_generate IFG113 0 26348(_if 388)
		(_object
			(_prcs
				(line__26349(_arch 121 0 26349(_prcs(_simple)(_trgt(108))(_sens(52)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG114 0 26368(_if 389)
		(_object
			(_prcs
				(line__26369(_arch 122 0 26369(_prcs(_simple)(_trgt(108))(_sens(52)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG115 0 26388(_if 390)
		(_object
			(_prcs
				(line__26389(_arch 123 0 26389(_prcs(_simple)(_trgt(108))(_sens(52)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG116 0 26408(_if 391)
		(_object
			(_prcs
				(line__26409(_arch 124 0 26409(_prcs(_simple)(_trgt(108))(_sens(52)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G28 0 26437(_if 392)
		(_object
			(_prcs
				(line__26438(_arch 125 0 26438(_assignment(_alias((zerochainout_reg)(zero_chainout)))(_simpleassign BUF)(_trgt(109))(_sens(33)))))
			)
		)
	)
	(_generate IFG117 0 26441(_if 393)
		(_object
			(_prcs
				(line__26442(_arch 126 0 26442(_prcs(_simple)(_trgt(109))(_sens(9)(10)(11)(12)(13)(33))(_read(17)))))
			)
		)
	)
	(_generate IFG118 0 26457(_if 394)
		(_object
			(_prcs
				(line__26458(_arch 127 0 26458(_prcs(_simple)(_trgt(109))(_sens(8)(10)(11)(12)(13)(33))(_read(16)))))
			)
		)
	)
	(_generate IFG119 0 26473(_if 395)
		(_object
			(_prcs
				(line__26474(_arch 128 0 26474(_prcs(_simple)(_trgt(109))(_sens(7)(10)(11)(12)(13)(33))(_read(15)))))
			)
		)
	)
	(_generate IFG120 0 26489(_if 396)
		(_object
			(_prcs
				(line__26490(_arch 129 0 26490(_prcs(_simple)(_trgt(109))(_sens(6)(10)(11)(12)(13)(33))(_read(14)))))
			)
		)
	)
	(_generate G29 0 26514(_if 397)
		(_object
			(_prcs
				(line__26515(_arch 130 0 26515(_assignment(_alias((rotate_reg)(rotate)))(_simpleassign BUF)(_trgt(110))(_sens(34)))))
			)
		)
	)
	(_generate IFG121 0 26518(_if 398)
		(_object
			(_prcs
				(line__26519(_arch 131 0 26519(_prcs(_simple)(_trgt(110))(_sens(9)(10)(11)(12)(13)(34))(_read(17)))))
			)
		)
	)
	(_generate IFG122 0 26534(_if 399)
		(_object
			(_prcs
				(line__26535(_arch 132 0 26535(_prcs(_simple)(_trgt(110))(_sens(8)(10)(11)(12)(13)(34))(_read(16)))))
			)
		)
	)
	(_generate IFG123 0 26550(_if 400)
		(_object
			(_prcs
				(line__26551(_arch 133 0 26551(_prcs(_simple)(_trgt(110))(_sens(7)(10)(11)(12)(13)(34))(_read(15)))))
			)
		)
	)
	(_generate IFG124 0 26566(_if 401)
		(_object
			(_prcs
				(line__26567(_arch 134 0 26567(_prcs(_simple)(_trgt(110))(_sens(6)(10)(11)(12)(13)(34))(_read(14)))))
			)
		)
	)
	(_generate G30 0 26591(_if 402)
		(_object
			(_prcs
				(line__26592(_arch 135 0 26592(_assignment(_alias((rotate_pipe)(rotate_reg)))(_simpleassign BUF)(_trgt(111))(_sens(110)))))
			)
		)
	)
	(_generate IFG125 0 26595(_if 403)
		(_object
			(_prcs
				(line__26596(_arch 136 0 26596(_prcs(_simple)(_trgt(111))(_sens(110)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG126 0 26611(_if 404)
		(_object
			(_prcs
				(line__26612(_arch 137 0 26612(_prcs(_simple)(_trgt(111))(_sens(110)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG127 0 26627(_if 405)
		(_object
			(_prcs
				(line__26628(_arch 138 0 26628(_prcs(_simple)(_trgt(111))(_sens(110)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG128 0 26643(_if 406)
		(_object
			(_prcs
				(line__26644(_arch 139 0 26644(_prcs(_simple)(_trgt(111))(_sens(110)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G31 0 26668(_if 407)
		(_object
			(_prcs
				(line__26669(_arch 140 0 26669(_assignment(_alias((rotate_out)(rotate_pipe)))(_simpleassign BUF)(_trgt(112))(_sens(111)))))
			)
		)
	)
	(_generate IFG129 0 26672(_if 408)
		(_object
			(_prcs
				(line__26673(_arch 141 0 26673(_prcs(_simple)(_trgt(112))(_sens(112)(9)(10)(11)(12)(13))(_read(111)(17)))))
			)
		)
	)
	(_generate IFG130 0 26688(_if 409)
		(_object
			(_prcs
				(line__26689(_arch 142 0 26689(_prcs(_simple)(_trgt(112))(_sens(112)(8)(10)(11)(12)(13))(_read(111)(16)))))
			)
		)
	)
	(_generate IFG131 0 26704(_if 410)
		(_object
			(_prcs
				(line__26705(_arch 143 0 26705(_prcs(_simple)(_trgt(112))(_sens(112)(7)(10)(11)(12)(13))(_read(111)(15)))))
			)
		)
	)
	(_generate IFG132 0 26720(_if 411)
		(_object
			(_prcs
				(line__26721(_arch 144 0 26721(_prcs(_simple)(_trgt(112))(_sens(112)(6)(10)(11)(12)(13))(_read(111)(14)))))
			)
		)
	)
	(_generate G32 0 26745(_if 412)
		(_object
			(_prcs
				(line__26746(_arch 145 0 26746(_assignment(_alias((shiftr_reg)(shift_right)))(_simpleassign BUF)(_trgt(113))(_sens(35)))))
			)
		)
	)
	(_generate IFG133 0 26749(_if 413)
		(_object
			(_prcs
				(line__26750(_arch 146 0 26750(_prcs(_simple)(_trgt(113))(_sens(9)(10)(11)(12)(13)(35))(_read(17)))))
			)
		)
	)
	(_generate IFG134 0 26765(_if 414)
		(_object
			(_prcs
				(line__26766(_arch 147 0 26766(_prcs(_simple)(_trgt(113))(_sens(8)(10)(11)(12)(13)(35))(_read(16)))))
			)
		)
	)
	(_generate IFG135 0 26781(_if 415)
		(_object
			(_prcs
				(line__26782(_arch 148 0 26782(_prcs(_simple)(_trgt(113))(_sens(7)(10)(11)(12)(13)(35))(_read(15)))))
			)
		)
	)
	(_generate IFG136 0 26797(_if 416)
		(_object
			(_prcs
				(line__26798(_arch 149 0 26798(_prcs(_simple)(_trgt(113))(_sens(6)(10)(11)(12)(13)(35))(_read(14)))))
			)
		)
	)
	(_generate G33 0 26822(_if 417)
		(_object
			(_prcs
				(line__26823(_arch 150 0 26823(_assignment(_alias((shiftr_pipe)(shiftr_reg)))(_simpleassign BUF)(_trgt(114))(_sens(113)))))
			)
		)
	)
	(_generate IFG137 0 26826(_if 418)
		(_object
			(_prcs
				(line__26827(_arch 151 0 26827(_prcs(_simple)(_trgt(114))(_sens(113)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG138 0 26842(_if 419)
		(_object
			(_prcs
				(line__26843(_arch 152 0 26843(_prcs(_simple)(_trgt(114))(_sens(113)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG139 0 26858(_if 420)
		(_object
			(_prcs
				(line__26859(_arch 153 0 26859(_prcs(_simple)(_trgt(114))(_sens(113)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG140 0 26874(_if 421)
		(_object
			(_prcs
				(line__26875(_arch 154 0 26875(_prcs(_simple)(_trgt(114))(_sens(113)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G34 0 26899(_if 422)
		(_object
			(_prcs
				(line__26900(_arch 155 0 26900(_assignment(_alias((shiftr_out)(shiftr_pipe)))(_simpleassign BUF)(_trgt(115))(_sens(114)))))
			)
		)
	)
	(_generate IFG141 0 26903(_if 423)
		(_object
			(_prcs
				(line__26904(_arch 156 0 26904(_prcs(_simple)(_trgt(115))(_sens(114)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG142 0 26919(_if 424)
		(_object
			(_prcs
				(line__26920(_arch 157 0 26920(_prcs(_simple)(_trgt(115))(_sens(114)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG143 0 26935(_if 425)
		(_object
			(_prcs
				(line__26936(_arch 158 0 26936(_prcs(_simple)(_trgt(115))(_sens(114)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG144 0 26951(_if 426)
		(_object
			(_prcs
				(line__26952(_arch 159 0 26952(_prcs(_simple)(_trgt(115))(_sens(114)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G35 0 26976(_if 427)
		(_object
			(_prcs
				(line__26977(_arch 160 0 26977(_assignment(_alias((zeroloopback_reg)(zero_loopback)))(_simpleassign BUF)(_trgt(116))(_sens(36)))))
			)
		)
	)
	(_generate IFG145 0 26980(_if 428)
		(_object
			(_prcs
				(line__26981(_arch 161 0 26981(_prcs(_simple)(_trgt(116))(_sens(9)(10)(11)(12)(13)(36))(_read(17)))))
			)
		)
	)
	(_generate IFG146 0 26996(_if 429)
		(_object
			(_prcs
				(line__26997(_arch 162 0 26997(_prcs(_simple)(_trgt(116))(_sens(8)(10)(11)(12)(13)(36))(_read(16)))))
			)
		)
	)
	(_generate IFG147 0 27012(_if 430)
		(_object
			(_prcs
				(line__27013(_arch 163 0 27013(_prcs(_simple)(_trgt(116))(_sens(7)(10)(11)(12)(13)(36))(_read(15)))))
			)
		)
	)
	(_generate IFG148 0 27028(_if 431)
		(_object
			(_prcs
				(line__27029(_arch 164 0 27029(_prcs(_simple)(_trgt(116))(_sens(6)(10)(11)(12)(13)(36))(_read(14)))))
			)
		)
	)
	(_generate G36 0 27053(_if 432)
		(_object
			(_prcs
				(line__27054(_arch 165 0 27054(_assignment(_alias((zeroloopback_pipe)(zeroloopback_reg)))(_simpleassign BUF)(_trgt(117))(_sens(116)))))
			)
		)
	)
	(_generate IFG149 0 27057(_if 433)
		(_object
			(_prcs
				(line__27058(_arch 166 0 27058(_prcs(_simple)(_trgt(117))(_sens(116)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG150 0 27073(_if 434)
		(_object
			(_prcs
				(line__27074(_arch 167 0 27074(_prcs(_simple)(_trgt(117))(_sens(116)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG151 0 27089(_if 435)
		(_object
			(_prcs
				(line__27090(_arch 168 0 27090(_prcs(_simple)(_trgt(117))(_sens(116)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG152 0 27105(_if 436)
		(_object
			(_prcs
				(line__27106(_arch 169 0 27106(_prcs(_simple)(_trgt(117))(_sens(116)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G37 0 27130(_if 437)
		(_object
			(_prcs
				(line__27131(_arch 170 0 27131(_assignment(_alias((zeroloopback_out)(zeroloopback_pipe)))(_simpleassign BUF)(_trgt(118))(_sens(117)))))
			)
		)
	)
	(_generate IFG153 0 27134(_if 438)
		(_object
			(_prcs
				(line__27135(_arch 171 0 27135(_prcs(_simple)(_trgt(118))(_sens(117)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG154 0 27150(_if 439)
		(_object
			(_prcs
				(line__27151(_arch 172 0 27151(_prcs(_simple)(_trgt(118))(_sens(117)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG155 0 27166(_if 440)
		(_object
			(_prcs
				(line__27167(_arch 173 0 27167(_prcs(_simple)(_trgt(118))(_sens(117)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG156 0 27182(_if 441)
		(_object
			(_prcs
				(line__27183(_arch 174 0 27183(_prcs(_simple)(_trgt(118))(_sens(117)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G38 0 27207(_if 442)
		(_object
			(_prcs
				(line__27208(_arch 175 0 27208(_prcs(_simple)(_trgt(119))(_sens(28)(37)))))
			)
		)
	)
	(_generate IFG157 0 27218(_if 443)
		(_object
			(_prcs
				(line__27219(_arch 176 0 27219(_prcs(_simple)(_trgt(119))(_sens(9)(10)(11)(12)(13)(37))(_read(17)(28)))))
			)
		)
	)
	(_generate IFG158 0 27238(_if 444)
		(_object
			(_prcs
				(line__27239(_arch 177 0 27239(_prcs(_simple)(_trgt(119))(_sens(8)(10)(11)(12)(13)(37))(_read(16)(28)))))
			)
		)
	)
	(_generate IFG159 0 27258(_if 445)
		(_object
			(_prcs
				(line__27259(_arch 178 0 27259(_prcs(_simple)(_trgt(119))(_sens(7)(10)(11)(12)(13)(37))(_read(15)(28)))))
			)
		)
	)
	(_generate IFG160 0 27278(_if 446)
		(_object
			(_prcs
				(line__27279(_arch 179 0 27279(_prcs(_simple)(_trgt(119))(_sens(6)(10)(11)(12)(13)(37))(_read(14)(28)))))
			)
		)
	)
	(_generate G39 0 27307(_if 447)
		(_object
			(_prcs
				(line__27308(_arch 180 0 27308(_assignment(_alias((accumsload_pipe)(accumsload_reg)))(_simpleassign BUF)(_trgt(120))(_sens(119)))))
			)
		)
	)
	(_generate IFG161 0 27311(_if 448)
		(_object
			(_prcs
				(line__27312(_arch 181 0 27312(_prcs(_simple)(_trgt(120))(_sens(119)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG162 0 27327(_if 449)
		(_object
			(_prcs
				(line__27328(_arch 182 0 27328(_prcs(_simple)(_trgt(120))(_sens(119)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG163 0 27343(_if 450)
		(_object
			(_prcs
				(line__27344(_arch 183 0 27344(_prcs(_simple)(_trgt(120))(_sens(119)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG164 0 27359(_if 451)
		(_object
			(_prcs
				(line__27360(_arch 184 0 27360(_prcs(_simple)(_trgt(120))(_sens(119)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G9 0 27947(_if 452)
		(_object
			(_prcs
				(line__27948(_arch 186 0 27948(_assignment(_alias((mult01_round_wire)(mult01_round)))(_simpleassign BUF)(_trgt(86))(_sens(22)))))
			)
		)
	)
	(_generate IFG41 0 27951(_if 453)
		(_object
			(_prcs
				(line__27952(_arch 187 0 27952(_prcs(_simple)(_trgt(86))(_sens(9)(10)(11)(12)(13)(22))(_read(17)))))
			)
		)
	)
	(_generate IFG42 0 27967(_if 454)
		(_object
			(_prcs
				(line__27968(_arch 188 0 27968(_prcs(_simple)(_trgt(86))(_sens(8)(10)(11)(12)(13)(22))(_read(16)))))
			)
		)
	)
	(_generate IFG43 0 27983(_if 455)
		(_object
			(_prcs
				(line__27984(_arch 189 0 27984(_prcs(_simple)(_trgt(86))(_sens(7)(10)(11)(12)(13)(22))(_read(15)))))
			)
		)
	)
	(_generate IFG44 0 27999(_if 456)
		(_object
			(_prcs
				(line__28000(_arch 190 0 28000(_prcs(_simple)(_trgt(86))(_sens(6)(10)(11)(12)(13)(22))(_read(14)))))
			)
		)
	)
	(_generate G10 0 28024(_if 457)
		(_object
			(_prcs
				(line__28025(_arch 191 0 28025(_assignment(_alias((mult01_saturate_wire)(mult01_saturation)))(_simpleassign BUF)(_trgt(87))(_sens(24)))))
			)
		)
	)
	(_generate IFG45 0 28028(_if 458)
		(_object
			(_prcs
				(line__28029(_arch 192 0 28029(_prcs(_simple)(_trgt(87))(_sens(9)(10)(11)(12)(13)(24))(_read(17)))))
			)
		)
	)
	(_generate IFG46 0 28044(_if 459)
		(_object
			(_prcs
				(line__28045(_arch 193 0 28045(_prcs(_simple)(_trgt(87))(_sens(8)(10)(11)(12)(13)(24))(_read(16)))))
			)
		)
	)
	(_generate IFG47 0 28060(_if 460)
		(_object
			(_prcs
				(line__28061(_arch 194 0 28061(_prcs(_simple)(_trgt(87))(_sens(7)(10)(11)(12)(13)(24))(_read(15)))))
			)
		)
	)
	(_generate IFG48 0 28076(_if 461)
		(_object
			(_prcs
				(line__28077(_arch 195 0 28077(_prcs(_simple)(_trgt(87))(_sens(6)(10)(11)(12)(13)(24))(_read(14)))))
			)
		)
	)
	(_generate G11 0 28101(_if 462)
		(_object
			(_prcs
				(line__28102(_arch 196 0 28102(_assignment(_alias((mult23_round_wire)(mult23_round)))(_simpleassign BUF)(_trgt(88))(_sens(23)))))
			)
		)
	)
	(_generate IFG49 0 28105(_if 463)
		(_object
			(_prcs
				(line__28106(_arch 197 0 28106(_prcs(_simple)(_trgt(88))(_sens(9)(10)(11)(12)(13)(23))(_read(17)))))
			)
		)
	)
	(_generate IFG50 0 28121(_if 464)
		(_object
			(_prcs
				(line__28122(_arch 198 0 28122(_prcs(_simple)(_trgt(88))(_sens(8)(10)(11)(12)(13)(23))(_read(16)))))
			)
		)
	)
	(_generate IFG51 0 28137(_if 465)
		(_object
			(_prcs
				(line__28138(_arch 199 0 28138(_prcs(_simple)(_trgt(88))(_sens(7)(10)(11)(12)(13)(23))(_read(15)))))
			)
		)
	)
	(_generate IFG52 0 28153(_if 466)
		(_object
			(_prcs
				(line__28154(_arch 200 0 28154(_prcs(_simple)(_trgt(88))(_sens(6)(10)(11)(12)(13)(23))(_read(14)))))
			)
		)
	)
	(_generate G12 0 28178(_if 467)
		(_object
			(_prcs
				(line__28179(_arch 201 0 28179(_assignment(_alias((mult23_saturate_wire)(mult23_saturation)))(_simpleassign BUF)(_trgt(89))(_sens(25)))))
			)
		)
	)
	(_generate IFG53 0 28182(_if 468)
		(_object
			(_prcs
				(line__28183(_arch 202 0 28183(_prcs(_simple)(_trgt(89))(_sens(9)(10)(11)(12)(13)(25))(_read(17)))))
			)
		)
	)
	(_generate IFG54 0 28198(_if 469)
		(_object
			(_prcs
				(line__28199(_arch 203 0 28199(_prcs(_simple)(_trgt(89))(_sens(8)(10)(11)(12)(13)(25))(_read(16)))))
			)
		)
	)
	(_generate IFG55 0 28214(_if 470)
		(_object
			(_prcs
				(line__28215(_arch 204 0 28215(_prcs(_simple)(_trgt(89))(_sens(7)(10)(11)(12)(13)(25))(_read(15)))))
			)
		)
	)
	(_generate IFG56 0 28230(_if 471)
		(_object
			(_prcs
				(line__28231(_arch 205 0 28231(_prcs(_simple)(_trgt(89))(_sens(6)(10)(11)(12)(13)(25))(_read(14)))))
			)
		)
	)
	(_generate G13 0 28255(_if 472)
		(_object
			(_prcs
				(line__28256(_arch 206 0 28256(_assignment(_alias((addnsub1_round_wire)(addnsub1_round)))(_simpleassign BUF)(_trgt(94))(_sens(26)))))
			)
		)
	)
	(_generate IFG57 0 28259(_if 473)
		(_object
			(_prcs
				(line__28260(_arch 207 0 28260(_prcs(_simple)(_trgt(94))(_sens(9)(10)(11)(12)(13)(26))(_read(17)))))
			)
		)
	)
	(_generate IFG58 0 28275(_if 474)
		(_object
			(_prcs
				(line__28276(_arch 208 0 28276(_prcs(_simple)(_trgt(94))(_sens(8)(10)(11)(12)(13)(26))(_read(16)))))
			)
		)
	)
	(_generate IFG59 0 28291(_if 475)
		(_object
			(_prcs
				(line__28292(_arch 209 0 28292(_prcs(_simple)(_trgt(94))(_sens(7)(10)(11)(12)(13)(26))(_read(15)))))
			)
		)
	)
	(_generate IFG60 0 28307(_if 476)
		(_object
			(_prcs
				(line__28308(_arch 210 0 28308(_prcs(_simple)(_trgt(94))(_sens(6)(10)(11)(12)(13)(26))(_read(14)))))
			)
		)
	)
	(_generate G14 0 28332(_if 477)
		(_object
			(_prcs
				(line__28333(_arch 211 0 28333(_assignment(_alias((addnsub1_round_pipe_wire)(addnsub1_round_wire)))(_simpleassign BUF)(_trgt(95))(_sens(94)))))
			)
		)
	)
	(_generate IFG61 0 28336(_if 478)
		(_object
			(_prcs
				(line__28337(_arch 212 0 28337(_prcs(_simple)(_trgt(95))(_sens(94)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG62 0 28352(_if 479)
		(_object
			(_prcs
				(line__28353(_arch 213 0 28353(_prcs(_simple)(_trgt(95))(_sens(94)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG63 0 28368(_if 480)
		(_object
			(_prcs
				(line__28369(_arch 214 0 28369(_prcs(_simple)(_trgt(95))(_sens(94)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG64 0 28384(_if 481)
		(_object
			(_prcs
				(line__28385(_arch 215 0 28385(_prcs(_simple)(_trgt(95))(_sens(94)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate G15 0 28409(_if 482)
		(_object
			(_prcs
				(line__28410(_arch 216 0 28410(_assignment(_alias((addnsub3_round_wire)(addnsub3_round)))(_simpleassign BUF)(_trgt(96))(_sens(27)))))
			)
		)
	)
	(_generate IFG65 0 28413(_if 483)
		(_object
			(_prcs
				(line__28414(_arch 217 0 28414(_prcs(_simple)(_trgt(96))(_sens(9)(10)(11)(12)(13)(27))(_read(17)))))
			)
		)
	)
	(_generate IFG66 0 28429(_if 484)
		(_object
			(_prcs
				(line__28430(_arch 218 0 28430(_prcs(_simple)(_trgt(96))(_sens(8)(10)(11)(12)(13)(27))(_read(16)))))
			)
		)
	)
	(_generate IFG67 0 28445(_if 485)
		(_object
			(_prcs
				(line__28446(_arch 219 0 28446(_prcs(_simple)(_trgt(96))(_sens(7)(10)(11)(12)(13)(27))(_read(15)))))
			)
		)
	)
	(_generate IFG68 0 28461(_if 486)
		(_object
			(_prcs
				(line__28462(_arch 220 0 28462(_prcs(_simple)(_trgt(96))(_sens(6)(10)(11)(12)(13)(27))(_read(14)))))
			)
		)
	)
	(_generate G16 0 28486(_if 487)
		(_object
			(_prcs
				(line__28487(_arch 221 0 28487(_assignment(_alias((addnsub3_round_pipe_wire)(addnsub3_round_wire)))(_simpleassign BUF)(_trgt(97))(_sens(96)))))
			)
		)
	)
	(_generate IFG69 0 28490(_if 488)
		(_object
			(_prcs
				(line__28491(_arch 222 0 28491(_prcs(_simple)(_trgt(97))(_sens(96)(9)(10)(11)(12)(13))(_read(17)))))
			)
		)
	)
	(_generate IFG70 0 28506(_if 489)
		(_object
			(_prcs
				(line__28507(_arch 223 0 28507(_prcs(_simple)(_trgt(97))(_sens(96)(8)(10)(11)(12)(13))(_read(16)))))
			)
		)
	)
	(_generate IFG71 0 28522(_if 490)
		(_object
			(_prcs
				(line__28523(_arch 224 0 28523(_prcs(_simple)(_trgt(97))(_sens(96)(7)(10)(11)(12)(13))(_read(15)))))
			)
		)
	)
	(_generate IFG72 0 28538(_if 491)
		(_object
			(_prcs
				(line__28539(_arch 225 0 28539(_prcs(_simple)(_trgt(97))(_sens(96)(6)(10)(11)(12)(13))(_read(14)))))
			)
		)
	)
	(_generate IFGFAM0 0 28761(_if 492)
		(_object
			(_var(_int head_result_int -3 0 28767(_prcs 0((i 0)))))
			(_var(_int do_add -5 0 28768(_prcs 0)))
			(_var(_int asign -5 0 28769(_prcs 0)))
			(_var(_int bsign -5 0 28770(_prcs 0)))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b+int_width_result~downto~0}~13 0 28771(_array -4((_dto c 493 i 0)))))
			(_var(_int temp_sum 227 0 28771(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{{int_width_a+int_width_b-1}~downto~0}~13 0 28772(_array -4((_dto c 494 i 0)))))
			(_var(_int mult_res_temp 228 0 28772(_prcs 0)))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result-1~downto~0}~13 0 28773(_array -4((_dto c 495 i 0)))))
			(_var(_int mult_res_ext 229 0 28773(_prcs 0)))
			(_var(_int adder_round_bits -3 0 28774(_prcs 0)))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~13261 0 28775(_array -4((_dto c 496 i 0)))))
			(_var(_int adder_result 230 0 28775(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~13263 0 28776(_array -4((_dto c 497 i 0)))))
			(_var(_int adder1_result 231 0 28776(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~13265 0 28777(_array -4((_dto c 498 i 0)))))
			(_var(_int adder3_result 232 0 28777(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{2*int_width_result-1~downto~0}~13 0 28778(_array -4((_dto c 499 i 0)))))
			(_var(_int adder_final_out 233 0 28778(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~13267 0 28779(_array -4((_dto c 500 i 0)))))
			(_var(_int adder_round_out 234 0 28779(_prcs 0((_others(i 2))))))
			(_var(_int is_rep_a_sign -5 0 28780(_prcs 0)))
			(_var(_int is_rep_b_sign -5 0 28781(_prcs 0)))
			(_var(_int is_rep_a_pipe_sign -5 0 28782(_prcs 0)))
			(_var(_int is_rep_b_pipe_sign -5 0 28783(_prcs 0)))
			(_var(_int is_adder1_add -5 0 28784(_prcs 0)))
			(_var(_int is_adder3_add -5 0 28785(_prcs 0)))
			(_var(_int is_adder1_pipe_add -5 0 28786(_prcs 0)))
			(_var(_int is_adder3_pipe_add -5 0 28787(_prcs 0)))
			(_type(_int ~STD_LOGIC_VECTOR{width_result-1~downto~0}~13269 0 28788(_array -4((_dto c 501 i 0)))))
			(_var(_int result_temp 235 0 28788(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{width_result-1~downto~0}~13271 0 28789(_array -4((_dto c 502 i 0)))))
			(_var(_int result_ext 236 0 28789(_prcs 0((_others(i 2))))))
			(_var(_int result_pipe 181 0 28790(_prcs 0((_others(_others(i 2)))))))
			(_prcs
				(line__28762(_arch 227 0 28762(_prcs(_simple)(_trgt(83)(91)(43))(_sens(54)(57)(58)(59)(60)(61)(62)(63)(64)(90)(95)(97)(6)(7)(8)(9)(10)(11)(12)(13))(_read(83)(14)(15)(16)(17)(18)(19)(20)(21)))))
			)
		)
	)
	(_generate IFGFAM1 0 29154(_if 503)
		(_object
			(_var(_int asign -5 0 29160(_prcs 0)))
			(_var(_int bsign -5 0 29161(_prcs 0)))
			(_var(_int is_rep_a_sign -5 0 29162(_prcs 0)))
			(_var(_int is_rep_b_sign -5 0 29163(_prcs 0)))
			(_var(_int is_rep_a_pipe_sign -5 0 29164(_prcs 0)))
			(_var(_int is_rep_b_pipe_sign -5 0 29165(_prcs 0)))
			(_var(_int round_happen -5 0 29166(_prcs 0)))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b+int_width_result~downto~0}~13306 0 29168(_array -4((_dto c 504 i 0)))))
			(_var(_int adder1_sum 237 0 29168(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b+int_width_result~downto~0}~13308 0 29169(_array -4((_dto c 505 i 0)))))
			(_var(_int adder3_sum 238 0 29169(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{{int_width_a+int_width_b-1}~downto~0}~13310 0 29170(_array -4((_dto c 506 i 0)))))
			(_var(_int mult_res_temp 239 0 29170(_prcs 0)))
			(_type(_int ~STD_LOGIC_VECTOR{{int_width_a+int_width_b+int_width_result}~downto~0}~13 0 29171(_array -4((_dto c 507 i 0)))))
			(_var(_int mult_res_temp_int 240 0 29171(_prcs 0((_others(i 2))))))
			(_var(_int stckbit_cnt -3 0 29173(_prcs 0((i 0)))))
			(_var(_int rndbit_cnt -3 0 29174(_prcs 0((i 0)))))
			(_var(_int sat_bit_cnt -3 0 29175(_prcs 0((i 0)))))
			(_var(_int leadsat_bit_cnt -3 0 29176(_prcs 0((i 0)))))
			(_var(_int trailsat_bit_cnt -3 0 29177(_prcs 0((i 0)))))
			(_var(_int allsat_bit_cnt -3 0 29178(_prcs 0((i 0)))))
			(_var(_int satbit_or_cnt -3 0 29179(_prcs 0((i 0)))))
			(_var(_int overflow_status_bit_pos -3 0 29180(_prcs 0((i 0)))))
			(_var(_int i -3 0 29181(_prcs 0((i 0)))))
			(_var(_int stick_bits_or -4 0 29182(_prcs 0((i 2)))))
			(_var(_int overflow_status -4 0 29183(_prcs 0((i 2)))))
			(_var(_int sat_bits_or -4 0 29184(_prcs 0((i 2)))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result+int_width_a+int_width_b~downto~0}~13312 0 29186(_array -4((_dto c 508 i 0)))))
			(_var(_int round_sat_in_result 241 0 29186(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result+int_width_a+int_width_b~downto~0}~13314 0 29187(_array -4((_dto c 509 i 0)))))
			(_var(_int round_block_result 242 0 29187(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result+int_width_a+int_width_b~downto~0}~13316 0 29188(_array -4((_dto c 510 i 0)))))
			(_var(_int sat_block_result 243 0 29188(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~13318 0 29189(_array -4((_dto c 511 i 0)))))
			(_var(_int output_result_temp 244 0 29189(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{accum_width~downto~0}~13320 0 29191(_array -4((_dto c 512 i 0)))))
			(_var(_int adder1_reg_temp 245 0 29191(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{accum_width~downto~0}~13322 0 29192(_array -4((_dto c 513 i 0)))))
			(_var(_int adder3_reg_temp 246 0 29192(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{accum_width~downto~0}~13324 0 29193(_array -4((_dto c 514 i 0)))))
			(_var(_int accum_res_temp 247 0 29193(_prcs 0((_others(i 2))))))
			(_var(_int accum_overflow -4 0 29194(_prcs 0((i 2)))))
			(_type(_int ~STD_LOGIC_VECTOR{accum_width~downto~0}~13326 0 29195(_array -4((_dto c 515 i 0)))))
			(_var(_int acc_feedback_int 248 0 29195(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{accum_width~downto~0}~13328 0 29196(_array -4((_dto c 516 i 0)))))
			(_var(_int accum_res_int 249 0 29196(_prcs 0((_others(i 2))))))
			(_var(_int and_sign_wire -4 0 29197(_prcs 0((i 2)))))
			(_var(_int or_sign_wire -4 0 29198(_prcs 0((i 2)))))
			(_var(_int accum_overflow_int -4 0 29199(_prcs 0((i 2)))))
			(_var(_int msb -4 0 29200(_prcs 0((i 2)))))
			(_var(_int unsigned_sub1_overflow -4 0 29201(_prcs 0((i 2)))))
			(_var(_int unsigned_sub3_overflow -4 0 29202(_prcs 0((i 2)))))
			(_prcs
				(line__29155(_arch 229 0 29155(_prcs(_simple)(_trgt(125)(126)(128)(129)(132)(134)(135)(136)(137))(_sens(54)(99)(104)(121)(128)(129)(131)(6)(7)(8)(9)(10)(11)(12)(13))(_read(57)(58)(59)(60)(136)(137)(14)(15)(16)(17)(18)(19)))))
			)
		)
	)
	(_generate IFGFAM10 0 29800(_if 517)
		(_object
			(_var(_int asign -5 0 29805(_prcs 0)))
			(_var(_int bsign -5 0 29806(_prcs 0)))
			(_var(_int is_rep_a_sign -5 0 29807(_prcs 0)))
			(_var(_int is_rep_b_sign -5 0 29808(_prcs 0)))
			(_var(_int is_rep_a_pipe_sign -5 0 29809(_prcs 0)))
			(_var(_int is_rep_b_pipe_sign -5 0 29810(_prcs 0)))
			(_var(_int cho_round_happen -5 0 29811(_prcs 0)))
			(_var(_int cho_rndbit_cnt -3 0 29813(_prcs 0((i 0)))))
			(_var(_int cho_stckbit_cnt -3 0 29814(_prcs 0((i 0)))))
			(_var(_int cho_sat_bit_cnt -3 0 29815(_prcs 0((i 0)))))
			(_var(_int cho_leadsat_bit_cnt -3 0 29816(_prcs 0((i 0)))))
			(_var(_int cho_trailsat_bit_cnt -3 0 29817(_prcs 0((i 0)))))
			(_var(_int cho_allsat_bit_cnt -3 0 29818(_prcs 0((i 0)))))
			(_var(_int cho_satbit_or_cnt -3 0 29819(_prcs 0((i 0)))))
			(_var(_int cho_stick_bits_or -4 0 29821(_prcs 0((i 2)))))
			(_var(_int cho_sat_bits_or -4 0 29822(_prcs 0((i 2)))))
			(_var(_int chainout_overflow_status -4 0 29823(_prcs 0((i 2)))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~13357 0 29825(_array -4((_dto c 518 i 0)))))
			(_var(_int chainout_round_block_result 250 0 29825(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~13359 0 29826(_array -4((_dto c 519 i 0)))))
			(_var(_int chainout_add_result 251 0 29826(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~13361 0 29827(_array -4((_dto c 520 i 0)))))
			(_var(_int chainout_sat_block_result 252 0 29827(_prcs 0((_others(i 2))))))
			(_var(_int overflow_checking -4 0 29829(_prcs 0)))
			(_var(_int round_checking -4 0 29830(_prcs 0)))
			(_prcs
				(line__29801(_arch 230 0 29801(_prcs(_simple)(_trgt(127)(130)(51))(_sens(102)(107)(109)(125)(6)(7)(8)(9)(10)(11)(12)(13)(32))(_read(57)(58)(59)(60)(14)(15)(16)(17)(18)(19)))))
			)
		)
	)
	(_generate IFGFAM11 0 30145(_if 521)
		(_object
			(_var(_int cho_cnt -3 0 30147(_prcs 0((i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~13379 0 30148(_array -4((_dto c 522 i 0)))))
			(_var(_int chainout_out_temp 253 0 30148(_prcs 0((_others(i 2))))))
			(_prcs
				(line__30146(_arch 231 0 30146(_prcs(_simple)(_trgt(124(_range 523)))(_sens(109)(130)))))
			)
		)
	)
	(_generate IFGFAM2 0 30161(_if 524)
		(_object
			(_prcs
				(line__30162(_arch 232 0 30162(_prcs(_simple)(_trgt(123))(_sens(112)(115)(125)))))
			)
		)
	)
	(_generate IFGFAM3 0 30177(_if 525)
		(_object
			(_var(_int lpbk_cnt -3 0 30180(_prcs 0((i 0)))))
			(_prcs
				(line__30178(_arch 233 0 30178(_prcs(_simple)(_trgt(122))(_sens(118)(125)))))
			)
		)
		(_split (122)
		)
	)
	(_generate IFLOOPBACK 0 30191(_if 526)
		(_object
			(_prcs
				(line__30192(_arch 234 0 30192(_prcs(_simple)(_trgt(133))(_sens(122)))))
			)
		)
	)
	(_generate IFGFAM4 0 30200(_if 527)
		(_object
			(_var(_int acfdbk_cnt -3 0 30203(_prcs 0((i 0)))))
			(_prcs
				(line__30201(_arch 235 0 30201(_prcs(_simple)(_trgt(121))(_sens(120)(125)))))
			)
		)
		(_split (121)
		)
	)
	(_generate IFACCUM 0 30214(_if 528)
		(_object
			(_var(_int acfdbk_cnt -3 0 30217(_prcs 0((i 0)))))
			(_prcs
				(line__30215(_arch 236 0 30215(_prcs(_simple)(_trgt(131))(_sens(120)(132)))))
			)
		)
		(_split (131)
		)
	)
	(_generate IFGFAM5 0 30229(_if 529)
		(_object
			(_var(_int head_result_int -3 0 30232(_prcs 0((i 0)))))
			(_var(_int res_cnt -3 0 30233(_prcs 0((i 0)))))
			(_var(_int result_pipe 181 0 30234(_prcs 0((_others(_others(i 2)))))))
			(_type(_int ~STD_LOGIC_VECTOR{width_result-1~downto~0}~13386 0 30235(_array -4((_dto c 530 i 0)))))
			(_var(_int result_stxiii 254 0 30235(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{width_result-1~downto~0}~13388 0 30236(_array -4((_dto c 531 i 0)))))
			(_var(_int result_stxiii_ext 255 0 30236(_prcs 0((_others(i 2))))))
			(_var(_int count -3 0 30237(_prcs 0((i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{extra_latency~downto~0}~13 0 30238(_array -4((_dto c 532 i 0)))))
			(_var(_int overflow_stat_pipe_reg 256 0 30238(_prcs 0((_others(i 2))))))
			(_var(_int head_overflow_int -3 0 30239(_prcs 0((i 0)))))
			(_prcs
				(line__30230(_arch 237 0 30230(_prcs(_simple)(_trgt(84)(85)(50)(43))(_sens(123)(124)(125)(126)(127)(134)(135)(6)(7)(8)(9)(10)(11)(12)(13))(_read(84)(85)(14)(15)(16)(17)))))
			)
		)
	)
	(_generate IFGFAM6 0 30491(_if 533)
		(_object
			(_prcs
				(line__30492(_arch 238 0 30492(_assertion(_mon))))
			)
		)
	)
	(_object
		(_gen(_int width_a -1 0 23175 \1\ (_ent gms((i 1)))))
		(_gen(_int width_b -1 0 23176 \1\ (_ent gms((i 1)))))
		(_gen(_int width_result -1 0 23177 \1\ (_ent gms((i 1)))))
		(_gen(_int number_of_multipliers -1 0 23178 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 23181(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_register_a0 0 0 23181(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~121 0 23182(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_aclr_a0 1 0 23182(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~122 0 23183(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_source_a0 2 0 23183(_ent gms(_string \"DATAA"\))))
		(_type(_int ~STRING~123 0 23185(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_register_a1 3 0 23185(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~124 0 23186(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_aclr_a1 4 0 23186(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~125 0 23187(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_source_a1 5 0 23187(_ent gms(_string \"DATAA"\))))
		(_type(_int ~STRING~126 0 23189(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_register_a2 6 0 23189(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~127 0 23190(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_aclr_a2 7 0 23190(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~128 0 23191(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_source_a2 8 0 23191(_ent gms(_string \"DATAA"\))))
		(_type(_int ~STRING~129 0 23193(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_register_a3 9 0 23193(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1210 0 23194(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_aclr_a3 10 0 23194(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1211 0 23195(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_source_a3 11 0 23195(_ent gms(_string \"DATAA"\))))
		(_type(_int ~STRING~1212 0 23197(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_signa 12 0 23197(_ent gms(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~1213 0 23198(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int representation_a 13 0 23198(_ent gms(_string \"UNSIGNED"\))))
		(_type(_int ~STRING~1214 0 23199(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int signed_register_a 14 0 23199(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1215 0 23200(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int signed_aclr_a 15 0 23200(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1216 0 23201(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int signed_pipeline_register_a 16 0 23201(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1217 0 23202(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int signed_pipeline_aclr_a 17 0 23202(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1218 0 23204(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int scanouta_register 18 0 23204(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1219 0 23205(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int scanouta_aclr 19 0 23205(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~1220 0 23209(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_register_b0 20 0 23209(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1221 0 23210(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_aclr_b0 21 0 23210(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1222 0 23211(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_source_b0 22 0 23211(_ent gms(_string \"DATAB"\))))
		(_type(_int ~STRING~1223 0 23213(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_register_b1 23 0 23213(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1224 0 23214(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_aclr_b1 24 0 23214(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1225 0 23215(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_source_b1 25 0 23215(_ent gms(_string \"DATAB"\))))
		(_type(_int ~STRING~1226 0 23217(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_register_b2 26 0 23217(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1227 0 23218(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_aclr_b2 27 0 23218(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1228 0 23219(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_source_b2 28 0 23219(_ent gms(_string \"DATAB"\))))
		(_type(_int ~STRING~1229 0 23221(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_register_b3 29 0 23221(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1230 0 23222(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_aclr_b3 30 0 23222(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1231 0 23223(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_source_b3 31 0 23223(_ent gms(_string \"DATAB"\))))
		(_type(_int ~STRING~1232 0 23225(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_signb 32 0 23225(_ent gms(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~1233 0 23226(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int representation_b 33 0 23226(_ent gms(_string \"UNSIGNED"\))))
		(_type(_int ~STRING~1234 0 23227(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int signed_register_b 34 0 23227(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1235 0 23228(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int signed_aclr_b 35 0 23228(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1236 0 23229(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int signed_pipeline_register_b 36 0 23229(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1237 0 23230(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int signed_pipeline_aclr_b 37 0 23230(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1238 0 23233(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier_register0 38 0 23233(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1239 0 23234(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier_aclr0 39 0 23234(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1240 0 23235(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier_register1 40 0 23235(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1241 0 23236(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier_aclr1 41 0 23236(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1242 0 23237(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier_register2 42 0 23237(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1243 0 23238(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier_aclr2 43 0 23238(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1244 0 23239(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier_register3 44 0 23239(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1245 0 23240(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier_aclr3 45 0 23240(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1246 0 23242(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_addnsub1 46 0 23242(_ent gms(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~1247 0 23243(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub_multiplier_register1 47 0 23243(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1248 0 23244(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub_multiplier_aclr1 48 0 23244(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1249 0 23245(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub_multiplier_pipeline_register1 49 0 23245(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1250 0 23246(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub_multiplier_pipeline_aclr1 50 0 23246(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1251 0 23248(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_addnsub3 51 0 23248(_ent gms(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~1252 0 23249(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub_multiplier_register3 52 0 23249(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1253 0 23250(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub_multiplier_aclr3 53 0 23250(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1254 0 23251(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub_multiplier_pipeline_register3 54 0 23251(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1255 0 23252(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub_multiplier_pipeline_aclr3 55 0 23252(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1256 0 23254(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier1_direction 56 0 23254(_ent gms(_string \"ADD"\))))
		(_type(_int ~STRING~1257 0 23255(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier3_direction 57 0 23255(_ent gms(_string \"ADD"\))))
		(_type(_int ~STRING~1258 0 23258(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_register 58 0 23258(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1259 0 23259(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_aclr 59 0 23259(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1260 0 23262(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier01_rounding 60 0 23262(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~1261 0 23263(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier01_saturation 61 0 23263(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~1262 0 23264(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int mult01_round_aclr 62 0 23264(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1263 0 23265(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int mult01_round_register 63 0 23265(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1264 0 23266(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int mult01_saturation_register 64 0 23266(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1265 0 23267(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int mult01_saturation_aclr 65 0 23267(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1266 0 23268(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier23_rounding 66 0 23268(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~1267 0 23269(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multiplier23_saturation 67 0 23269(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~1268 0 23270(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int mult23_round_aclr 68 0 23270(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1269 0 23271(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int mult23_round_register 69 0 23271(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1270 0 23272(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int mult23_saturation_register 70 0 23272(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1271 0 23273(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int mult23_saturation_aclr 71 0 23273(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1272 0 23274(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int adder1_rounding 72 0 23274(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~1273 0 23275(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int adder3_rounding 73 0 23275(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~1274 0 23276(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub1_round_aclr 74 0 23276(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1275 0 23277(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub1_round_pipeline_aclr 75 0 23277(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1276 0 23278(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub1_round_register 76 0 23278(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1277 0 23279(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub1_round_pipeline_register 77 0 23279(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1278 0 23280(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub3_round_aclr 78 0 23280(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1279 0 23281(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub3_round_pipeline_aclr 79 0 23281(_ent gms(_string \"ACLR3"\))))
		(_type(_int ~STRING~1280 0 23282(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub3_round_register 80 0 23282(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1281 0 23283(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int addnsub3_round_pipeline_register 81 0 23283(_ent gms(_string \"CLOCK0"\))))
		(_type(_int ~STRING~1282 0 23284(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_mult0_is_saturated 82 0 23284(_ent gms(_string \"UNUSED"\))))
		(_type(_int ~STRING~1283 0 23285(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_mult1_is_saturated 83 0 23285(_ent gms(_string \"UNUSED"\))))
		(_type(_int ~STRING~1284 0 23286(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_mult2_is_saturated 84 0 23286(_ent gms(_string \"UNUSED"\))))
		(_type(_int ~STRING~1285 0 23287(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_mult3_is_saturated 85 0 23287(_ent gms(_string \"UNUSED"\))))
		(_type(_int ~STRING~1286 0 23291(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_rounding 86 0 23291(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~1287 0 23292(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_round_type 87 0 23292(_ent gms(_string \"NEAREST_INTEGER"\))))
		(_gen(_int width_msb -3 0 23293 \17\ (_ent gms((i 17)))))
		(_type(_int ~STRING~1288 0 23294(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_round_register 88 0 23294(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1289 0 23295(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_round_aclr 89 0 23295(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~1290 0 23296(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_round_pipeline_register 90 0 23296(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1291 0 23297(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_round_pipeline_aclr 91 0 23297(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~1292 0 23299(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_rounding 92 0 23299(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~1293 0 23300(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_round_register 93 0 23300(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1294 0 23301(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_round_aclr 94 0 23301(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~1295 0 23302(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_round_pipeline_register 95 0 23302(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1296 0 23303(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_round_pipeline_aclr 96 0 23303(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~1297 0 23304(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_round_output_register 97 0 23304(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1298 0 23305(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_round_output_aclr 98 0 23305(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~1299 0 23308(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_output_is_overflow 99 0 23308(_ent gms(_string \"PORT_UNUSED"\))))
		(_type(_int ~STRING~12100 0 23309(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_chainout_sat_is_overflow 100 0 23309(_ent gms(_string \"PORT_UNUSED"\))))
		(_type(_int ~STRING~12101 0 23310(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_saturation 101 0 23310(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~12102 0 23311(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_saturate_type 102 0 23311(_ent gms(_string \"ASYMMETRIC"\))))
		(_gen(_int width_saturate_sign -3 0 23312 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12103 0 23313(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_saturate_register 103 0 23313(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12104 0 23314(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_saturate_aclr 104 0 23314(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12105 0 23315(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_saturate_pipeline_register 105 0 23315(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12106 0 23316(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int output_saturate_pipeline_aclr 106 0 23316(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12107 0 23318(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_saturation 107 0 23318(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~12108 0 23319(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_saturate_register 108 0 23319(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12109 0 23320(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_saturate_aclr 109 0 23320(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12110 0 23321(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_saturate_pipeline_register 110 0 23321(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12111 0 23322(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_saturate_pipeline_aclr 111 0 23322(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12112 0 23323(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_saturate_output_register 112 0 23323(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12113 0 23324(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_saturate_output_aclr 113 0 23324(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12114 0 23327(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_adder 114 0 23327(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~12115 0 23328(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_register 115 0 23328(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12116 0 23329(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int chainout_aclr 116 0 23329(_ent gms(_string \"ACLR3"\))))
		(_gen(_int width_chainin -3 0 23330 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12117 0 23331(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int zero_chainout_output_register 117 0 23331(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12118 0 23332(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int zero_chainout_output_aclr 118 0 23332(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12119 0 23335(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int shift_mode 119 0 23335(_ent gms(_string \"NO"\))))
		(_type(_int ~STRING~12120 0 23336(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rotate_aclr 120 0 23336(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12121 0 23337(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rotate_register 121 0 23337(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12122 0 23338(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rotate_pipeline_register 122 0 23338(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12123 0 23339(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rotate_pipeline_aclr 123 0 23339(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12124 0 23340(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rotate_output_register 124 0 23340(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12125 0 23341(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rotate_output_aclr 125 0 23341(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12126 0 23342(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int shift_right_register 126 0 23342(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12127 0 23343(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int shift_right_aclr 127 0 23343(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12128 0 23344(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int shift_right_pipeline_register 128 0 23344(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12129 0 23345(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int shift_right_pipeline_aclr 129 0 23345(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12130 0 23346(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int shift_right_output_register 130 0 23346(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12131 0 23347(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int shift_right_output_aclr 131 0 23347(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12132 0 23350(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int zero_loopback_register 132 0 23350(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12133 0 23351(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int zero_loopback_aclr 133 0 23351(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12134 0 23352(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int zero_loopback_pipeline_register 134 0 23352(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12135 0 23353(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int zero_loopback_pipeline_aclr 135 0 23353(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12136 0 23354(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int zero_loopback_output_register 136 0 23354(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12137 0 23355(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int zero_loopback_output_aclr 137 0 23355(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12138 0 23358(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_sload_register 138 0 23358(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12139 0 23359(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_sload_aclr 139 0 23359(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12140 0 23360(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_sload_pipeline_register 140 0 23360(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12141 0 23361(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_sload_pipeline_aclr 141 0 23361(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~12142 0 23362(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accum_direction 142 0 23362(_ent gms(_string \"ADD"\))))
		(_type(_int ~STRING~12143 0 23363(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int accumulator 143 0 23363(_ent gms(_string \"NO"\))))
		(_gen(_int width_c -3 0 23366 \22\ (_ent gms((i 22)))))
		(_gen(_int loadconst_value -3 0 23367 \64\ (_ent((i 64)))))
		(_type(_int ~STRING~12144 0 23368(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int preadder_mode 144 0 23368(_ent gms(_string \"SIMPLE"\))))
		(_type(_int ~STRING~12145 0 23369(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int preadder_direction_0 145 0 23369(_ent(_string \"ADD"\))))
		(_type(_int ~STRING~12146 0 23370(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int preadder_direction_1 146 0 23370(_ent(_string \"ADD"\))))
		(_type(_int ~STRING~12147 0 23371(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int preadder_direction_2 147 0 23371(_ent(_string \"ADD"\))))
		(_type(_int ~STRING~12148 0 23372(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int preadder_direction_3 148 0 23372(_ent(_string \"ADD"\))))
		(_type(_int ~STRING~12149 0 23373(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_register_c0 149 0 23373(_ent(_string \"CLOCK0"\))))
		(_type(_int ~STRING~12150 0 23374(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int input_aclr_c0 150 0 23374(_ent(_string \"ACLR0"\))))
		(_type(_int ~STRING~12151 0 23375(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel0_register 151 0 23375(_ent(_string \"CLOCK0"\))))
		(_type(_int ~STRING~12152 0 23376(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel1_register 152 0 23376(_ent(_string \"CLOCK0"\))))
		(_type(_int ~STRING~12153 0 23377(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel2_register 153 0 23377(_ent(_string \"CLOCK0"\))))
		(_type(_int ~STRING~12154 0 23378(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel3_register 154 0 23378(_ent(_string \"CLOCK0"\))))
		(_type(_int ~STRING~12155 0 23379(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel0_aclr 155 0 23379(_ent(_string \"ACLR0"\))))
		(_type(_int ~STRING~12156 0 23380(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel1_aclr 156 0 23380(_ent(_string \"ACLR0"\))))
		(_type(_int ~STRING~12157 0 23381(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel2_aclr 157 0 23381(_ent(_string \"ACLR0"\))))
		(_type(_int ~STRING~12158 0 23382(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int coefsel3_aclr 158 0 23382(_ent(_string \"ACLR0"\))))
		(_type(_int ~STRING~12159 0 23383(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int systolic_delay1 159 0 23383(_ent(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12160 0 23384(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int systolic_delay3 160 0 23384(_ent(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~12161 0 23385(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int systolic_aclr1 161 0 23385(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~12162 0 23386(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int systolic_aclr3 162 0 23386(_ent(_string \"NONE"\))))
		(_gen(_int coef0_0 -3 0 23387 \0\ (_ent((i 0)))))
		(_gen(_int coef0_1 -3 0 23388 \0\ (_ent((i 0)))))
		(_gen(_int coef0_2 -3 0 23389 \0\ (_ent((i 0)))))
		(_gen(_int coef0_3 -3 0 23390 \0\ (_ent((i 0)))))
		(_gen(_int coef0_4 -3 0 23391 \0\ (_ent((i 0)))))
		(_gen(_int coef0_5 -3 0 23392 \0\ (_ent((i 0)))))
		(_gen(_int coef0_6 -3 0 23393 \0\ (_ent((i 0)))))
		(_gen(_int coef0_7 -3 0 23394 \0\ (_ent((i 0)))))
		(_gen(_int coef1_0 -3 0 23395 \0\ (_ent((i 0)))))
		(_gen(_int coef1_1 -3 0 23396 \0\ (_ent((i 0)))))
		(_gen(_int coef1_2 -3 0 23397 \0\ (_ent((i 0)))))
		(_gen(_int coef1_3 -3 0 23398 \0\ (_ent((i 0)))))
		(_gen(_int coef1_4 -3 0 23399 \0\ (_ent((i 0)))))
		(_gen(_int coef1_5 -3 0 23400 \0\ (_ent((i 0)))))
		(_gen(_int coef1_6 -3 0 23401 \0\ (_ent((i 0)))))
		(_gen(_int coef1_7 -3 0 23402 \0\ (_ent((i 0)))))
		(_gen(_int coef2_0 -3 0 23403 \0\ (_ent((i 0)))))
		(_gen(_int coef2_1 -3 0 23404 \0\ (_ent((i 0)))))
		(_gen(_int coef2_2 -3 0 23405 \0\ (_ent((i 0)))))
		(_gen(_int coef2_3 -3 0 23406 \0\ (_ent((i 0)))))
		(_gen(_int coef2_4 -3 0 23407 \0\ (_ent((i 0)))))
		(_gen(_int coef2_5 -3 0 23408 \0\ (_ent((i 0)))))
		(_gen(_int coef2_6 -3 0 23409 \0\ (_ent((i 0)))))
		(_gen(_int coef2_7 -3 0 23410 \0\ (_ent((i 0)))))
		(_gen(_int coef3_0 -3 0 23411 \0\ (_ent((i 0)))))
		(_gen(_int coef3_1 -3 0 23412 \0\ (_ent((i 0)))))
		(_gen(_int coef3_2 -3 0 23413 \0\ (_ent((i 0)))))
		(_gen(_int coef3_3 -3 0 23414 \0\ (_ent((i 0)))))
		(_gen(_int coef3_4 -3 0 23415 \0\ (_ent((i 0)))))
		(_gen(_int coef3_5 -3 0 23416 \0\ (_ent((i 0)))))
		(_gen(_int coef3_6 -3 0 23417 \0\ (_ent((i 0)))))
		(_gen(_int coef3_7 -3 0 23418 \0\ (_ent((i 0)))))
		(_gen(_int width_coef -3 0 23419 \18\ (_ent((i 18)))))
		(_gen(_int extra_latency -3 0 23422 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12163 0 23423(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int dedicated_multiplier_circuitry 163 0 23423(_ent gms(_string \"AUTO"\))))
		(_type(_int ~STRING~12164 0 23424(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int dsp_block_balancing 164 0 23424(_ent(_string \"AUTO"\))))
		(_type(_int ~STRING~12165 0 23425(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 165 0 23425(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~12166 0 23426(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 166 0 23426(_ent(_string \"altmult_add"\))))
		(_type(_int ~STRING~12167 0 23427(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 167 0 23427(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_multipliers*width_a-1~downto~0}~12 0 23437(_array -4((_dto c 534 i 0)))))
		(_port(_int dataa 168 0 23437(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_multipliers*width_b-1~downto~0}~12 0 23438(_array -4((_dto c 535 i 0)))))
		(_port(_int datab 169 0 23438(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~12 0 23440(_array -4((_dto c 536 i 0)))))
		(_port(_int scanina 170 0 23440(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~12 0 23441(_array -4((_dto c 537 i 0)))))
		(_port(_int scaninb 171 0 23441(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{number_of_multipliers-1}~downto~0}~12 0 23443(_array -4((_dto c 538 i 0)))))
		(_port(_int sourcea 172 0 23443(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{number_of_multipliers-1}~downto~0}~12169 0 23444(_array -4((_dto c 539 i 0)))))
		(_port(_int sourceb 173 0 23444(_ent(_in((_others(i 2)))))))
		(_port(_int clock3 -4 0 23447(_ent(_in((i 3)))(_event))))
		(_port(_int clock2 -4 0 23448(_ent(_in((i 3)))(_event))))
		(_port(_int clock1 -4 0 23449(_ent(_in((i 3)))(_event))))
		(_port(_int clock0 -4 0 23450(_ent(_in((i 3)))(_event))))
		(_port(_int aclr3 -4 0 23453(_ent(_in((i 2)))(_event))))
		(_port(_int aclr2 -4 0 23454(_ent(_in((i 2)))(_event))))
		(_port(_int aclr1 -4 0 23455(_ent(_in((i 2)))(_event))))
		(_port(_int aclr0 -4 0 23456(_ent(_in((i 2)))(_event))))
		(_port(_int ena3 -4 0 23459(_ent(_in((i 3))))))
		(_port(_int ena2 -4 0 23460(_ent(_in((i 3))))))
		(_port(_int ena1 -4 0 23461(_ent(_in((i 3))))))
		(_port(_int ena0 -4 0 23462(_ent(_in((i 3))))))
		(_port(_int signa -4 0 23465(_ent(_in((i 4))))))
		(_port(_int signb -4 0 23466(_ent(_in((i 4))))))
		(_port(_int addnsub1 -4 0 23467(_ent(_in((i 4))))))
		(_port(_int addnsub3 -4 0 23468(_ent(_in((i 4))))))
		(_port(_int mult01_round -4 0 23471(_ent(_in((i 2))))))
		(_port(_int mult23_round -4 0 23472(_ent(_in((i 2))))))
		(_port(_int mult01_saturation -4 0 23473(_ent(_in((i 2))))))
		(_port(_int mult23_saturation -4 0 23474(_ent(_in((i 2))))))
		(_port(_int addnsub1_round -4 0 23475(_ent(_in((i 2))))))
		(_port(_int addnsub3_round -4 0 23476(_ent(_in((i 2))))))
		(_port(_int output_round -4 0 23479(_ent(_in((i 2))))))
		(_port(_int chainout_round -4 0 23480(_ent(_in((i 2))))))
		(_port(_int output_saturate -4 0 23481(_ent(_in((i 2))))))
		(_port(_int chainout_saturate -4 0 23482(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_chainin-1~downto~0}~12 0 23483(_array -4((_dto c 540 i 0)))))
		(_port(_int chainin 174 0 23483(_ent(_in((_others(i 2)))))))
		(_port(_int zero_chainout -4 0 23484(_ent(_in((i 2))))))
		(_port(_int rotate -4 0 23485(_ent(_in((i 2))))))
		(_port(_int shift_right -4 0 23486(_ent(_in((i 2))))))
		(_port(_int zero_loopback -4 0 23487(_ent(_in((i 2))))))
		(_port(_int accum_sload -4 0 23488(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23491(_array -4((_dto i 2 i 0)))))
		(_port(_int coefsel0 175 0 23491(_ent(_in((_others(i 2)))))))
		(_port(_int coefsel1 175 0 23492(_ent(_in((_others(i 2)))))))
		(_port(_int coefsel2 175 0 23493(_ent(_in((_others(i 2)))))))
		(_port(_int coefsel3 175 0 23494(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_multipliers*width_c-1~downto~0}~12 0 23495(_array -4((_dto c 541 i 0)))))
		(_port(_int datac 176 0 23495(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_result-1~downto~0}~12 0 23499(_array -4((_dto c 542 i 0)))))
		(_port(_int result 177 0 23499(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~12171 0 23500(_array -4((_dto c 543 i 0)))))
		(_port(_int scanouta 178 0 23500(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~12173 0 23501(_array -4((_dto c 544 i 0)))))
		(_port(_int scanoutb 179 0 23501(_ent(_out((_others(i 2)))))))
		(_port(_int mult0_is_saturated -4 0 23504(_ent(_out((i 2))))))
		(_port(_int mult1_is_saturated -4 0 23505(_ent(_out((i 2))))))
		(_port(_int mult2_is_saturated -4 0 23506(_ent(_out((i 2))))))
		(_port(_int mult3_is_saturated -4 0 23507(_ent(_out((i 2))))))
		(_port(_int overflow -4 0 23510(_ent(_out((i 2))))))
		(_port(_int chainout_sat_overflow -4 0 23511(_ent(_out((i 2))))))
		(_cnst(_int int_width_a -1 0 23549(_arch gms(_code 545))))
		(_cnst(_int int_width_b -1 0 23552(_arch gms(_code 546))))
		(_cnst(_int int_mult_diff_bit -3 0 23574(_arch gms(_code 547))))
		(_cnst(_int int_width_result -1 0 23596(_arch gms(_code 548))))
		(_cnst(_int result_width -3 0 23605(_arch gms(_code 549))))
		(_cnst(_int saturation_position -1 0 23630(_arch gms(_code 550))))
		(_cnst(_int chainout_saturation_position -1 0 23653(_arch gms(_code 551))))
		(_cnst(_int round_position -1 0 23682(_arch gms(_code 552))))
		(_cnst(_int chainout_round_position -1 0 23707(_arch gms(_code 553))))
		(_cnst(_int chainout_input_a -1 0 23722(_arch gms(_code 554))))
		(_cnst(_int chainout_input_b -1 0 23737(_arch gms(_code 555))))
		(_cnst(_int accum_width -1 0 23750(_arch gms(_code 556))))
		(_cnst(_int loopback_width -1 0 23759(_arch gms(_code 557))))
		(_cnst(_int lsb_position -1 0 23772(_arch gms(_code 558))))
		(_cnst(_int extra_sign_bit_width -1 0 23793(_arch gms(_code 559))))
		(_cnst(_int bit_position -1 0 23803(_arch gms(_code 560))))
		(_type(_int ~STD_LOGIC_VECTOR{width_result-1~downto~0}~13 0 23804(_array -4((_dto c 561 i 0)))))
		(_type(_int pipeline_accum 0 23804(_array 180((_dto c 562 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*int_width_a}-1~downto~0}~13 0 23806(_array -4((_dto c 563 i 0)))))
		(_sig(_int mult_a 182 0 23806(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*int_width_b}-1~downto~0}~13 0 23807(_array -4((_dto c 564 i 0)))))
		(_sig(_int mult_b 183 0 23807(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{number_of_multipliers*{int_width_a+int_width_b}}+number_of_multipliers~downto~0}~13 0 23808(_array -4((_dto c 565 i 0)))))
		(_sig(_int mult_res 184 0 23808(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*int_width_a}-1~downto~0}~132 0 23809(_array -4((_dto c 566 i 0)))))
		(_sig(_int tmp_mult_a 185 0 23809(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*int_width_b}-1~downto~0}~134 0 23810(_array -4((_dto c 567 i 0)))))
		(_sig(_int tmp_mult_b 186 0 23810(_arch(_uni((_others(i 2)))))))
		(_sig(_int sign_a_reg -4 0 23812(_arch(_uni((i 2))))))
		(_sig(_int sign_a_pipe -4 0 23813(_arch(_uni((i 2))))))
		(_sig(_int sign_b_reg -4 0 23814(_arch(_uni((i 2))))))
		(_sig(_int sign_b_pipe -4 0 23815(_arch(_uni((i 2))))))
		(_sig(_int addsub_reg1 -4 0 23816(_arch(_uni((i 2))))))
		(_sig(_int addsub_pipe1 -4 0 23817(_arch(_uni((i 2))))))
		(_sig(_int addsub_reg3 -4 0 23818(_arch(_uni((i 2))))))
		(_sig(_int addsub_pipe3 -4 0 23819(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23821(_array -4((_dto i 3 i 0)))))
		(_sig(_int mult_clock 187 0 23821(_arch(_uni((_others(i 2)))))))
		(_sig(_int mult_ena 187 0 23822(_arch(_uni((_others(i 2)))))))
		(_sig(_int mult_aclr 187 0 23823(_arch(_uni((_others(i 2)))))))
		(_sig(_int clock_vector 187 0 23825(_arch(_uni((_others(i 2)))))))
		(_sig(_int ena_vector 187 0 23826(_arch(_uni((_others(i 2)))))))
		(_sig(_int aclr_vector 187 0 23827(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4*int_width_a-1~downto~0}~13 0 23829(_array -4((_dto c 568 i 0)))))
		(_sig(_int dataa_int 188 0 23829(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a-1~downto~0}~13 0 23830(_array -4((_dto c 569 i 0)))))
		(_sig(_int dataa_int1 189 0 23830(_arch(_uni((_others(i 2)))))))
		(_sig(_int dataa_int2 189 0 23831(_arch(_uni((_others(i 2)))))))
		(_sig(_int dataa_int3 189 0 23832(_arch(_uni((_others(i 2)))))))
		(_sig(_int dataa_int4 189 0 23833(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4*int_width_b-1~downto~0}~13 0 23834(_array -4((_dto c 570 i 0)))))
		(_sig(_int datab_int 190 0 23834(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_b-1~downto~0}~13 0 23835(_array -4((_dto c 571 i 0)))))
		(_sig(_int datab_int1 191 0 23835(_arch(_uni((_others(i 2)))))))
		(_sig(_int datab_int2 191 0 23836(_arch(_uni((_others(i 2)))))))
		(_sig(_int datab_int3 191 0 23837(_arch(_uni((_others(i 2)))))))
		(_sig(_int datab_int4 191 0 23838(_arch(_uni((_others(i 2)))))))
		(_sig(_int is_reg 187 0 23839(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{int_width_a+int_width_b}-1~downto~0}~13 0 23840(_array -4((_dto c 572 i 0)))))
		(_sig(_int temp_mult_zero 192 0 23840(_arch(_uni((_others(i 2)))))))
		(_sig(_int head_result -1 0 23842(_arch(_uni((i 0))))))
		(_sig(_int head_result_siii -1 0 23843(_arch(_uni((i 0))))))
		(_sig(_int head_overflow -1 0 23845(_arch(_uni((i 0))))))
		(_sig(_int mult01_round_wire -4 0 23847(_arch(_uni((i 2))))))
		(_sig(_int mult01_saturate_wire -4 0 23848(_arch(_uni((i 2))))))
		(_sig(_int mult23_round_wire -4 0 23849(_arch(_uni((i 2))))))
		(_sig(_int mult23_saturate_wire -4 0 23850(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{number_of_multipliers-1}~downto~0}~13 0 23851(_array -4((_dto c 573 i 0)))))
		(_sig(_int mult_is_saturated 193 0 23851(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{number_of_multipliers-1}~downto~0}~136 0 23852(_array -4((_dto c 574 i 0)))))
		(_sig(_int mult_is_saturated_pipe 194 0 23852(_arch(_uni((_others(i 2)))))))
		(_sig(_int sourcea_wire 187 0 23854(_arch(_uni((_others(i 2)))))))
		(_sig(_int sourceb_wire 187 0 23855(_arch(_uni((_others(i 2)))))))
		(_sig(_int addnsub1_round_wire -4 0 23858(_arch(_uni((i 2))))))
		(_sig(_int addnsub1_round_pipe_wire -4 0 23859(_arch(_uni((i 2))))))
		(_sig(_int addnsub3_round_wire -4 0 23860(_arch(_uni((i 2))))))
		(_sig(_int addnsub3_round_pipe_wire -4 0 23861(_arch(_uni((i 2))))))
		(_sig(_int outround_reg -4 0 23863(_arch(_uni((i 2))))))
		(_sig(_int outround_pipe -4 0 23864(_arch(_uni((i 2))))))
		(_sig(_int chainout_round_reg -4 0 23865(_arch(_uni((i 2))))))
		(_sig(_int chainout_round_pipe -4 0 23866(_arch(_uni((i 2))))))
		(_sig(_int chainout_round_out_reg -4 0 23867(_arch(_uni((i 2))))))
		(_sig(_int outsat_reg -4 0 23868(_arch(_uni((i 2))))))
		(_sig(_int outsat_pipe -4 0 23869(_arch(_uni((i 2))))))
		(_sig(_int chainout_sat_reg -4 0 23870(_arch(_uni((i 2))))))
		(_sig(_int chainout_sat_pipe -4 0 23871(_arch(_uni((i 2))))))
		(_sig(_int chainout_sat_out -4 0 23872(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~13 0 23873(_array -4((_dto c 575 i 0)))))
		(_sig(_int scanouta_reg 195 0 23873(_arch(_uni((_others(i 2)))))))
		(_sig(_int zerochainout_reg -4 0 23874(_arch(_uni((i 2))))))
		(_sig(_int rotate_reg -4 0 23875(_arch(_uni((i 2))))))
		(_sig(_int rotate_pipe -4 0 23876(_arch(_uni((i 2))))))
		(_sig(_int rotate_out -4 0 23877(_arch(_uni((i 2))))))
		(_sig(_int shiftr_reg -4 0 23878(_arch(_uni((i 2))))))
		(_sig(_int shiftr_pipe -4 0 23879(_arch(_uni((i 2))))))
		(_sig(_int shiftr_out -4 0 23880(_arch(_uni((i 2))))))
		(_sig(_int zeroloopback_reg -4 0 23881(_arch(_uni((i 2))))))
		(_sig(_int zeroloopback_pipe -4 0 23882(_arch(_uni((i 2))))))
		(_sig(_int zeroloopback_out -4 0 23883(_arch(_uni((i 2))))))
		(_sig(_int accumsload_reg -4 0 23884(_arch(_uni((i 2))))))
		(_sig(_int accumsload_pipe -4 0 23885(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result+int_width_a+int_width_b~downto~0}~13 0 23886(_array -4((_dto c 576 i 0)))))
		(_sig(_int acc_feedback 196 0 23886(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_result~downto~0}~13 0 23887(_array -4((_dto c 577 i 0)))))
		(_sig(_int loopback_wire 197 0 23887(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{int_width_result/2}-1~downto~0}~13 0 23888(_array -4((_dto c 578 i 0)))))
		(_sig(_int shift_rot_result 198 0 23888(_arch(_uni((_others(i 2)))))))
		(_sig(_int chainout_output 197 0 23889(_arch(_uni((_others(i 2)))))))
		(_sig(_int output_result 196 0 23890(_arch(_uni((_others(i 2)))))))
		(_sig(_int overflow_int -4 0 23891(_arch(_uni((i 2))))))
		(_sig(_int chainout_overflow_int -4 0 23892(_arch(_uni((i 2))))))
		(_sig(_int adder1_reg 196 0 23893(_arch(_uni((_others(i 2)))))))
		(_sig(_int adder3_reg 196 0 23894(_arch(_uni((_others(i 2)))))))
		(_sig(_int chainout_sat_block_res_wire 197 0 23895(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{accum_width~downto~0}~13 0 23896(_array -4((_dto c 579 i 0)))))
		(_sig(_int acc_feedback_temp 199 0 23896(_arch(_uni((_others(i 2)))))))
		(_sig(_int accum_res 199 0 23897(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{loopback_width~downto~0}~13 0 23898(_array -4((_dto c 580 i 0)))))
		(_sig(_int feedback 200 0 23898(_arch(_uni((_others(i 2)))))))
		(_sig(_int unsigned_sub1_overflow_reg -4 0 23899(_arch(_uni((i 2))))))
		(_sig(_int unsigned_sub3_overflow_reg -4 0 23900(_arch(_uni((i 2))))))
		(_sig(_int unsigned_sub1_overflow_mult_reg -4 0 23901(_arch(_uni((i 2))))))
		(_sig(_int unsigned_sub3_overflow_mult_reg -4 0 23902(_arch(_uni((i 2))))))
		(_cnst(_int stratixii_block -5 0 23904(_arch gms(_code 581))))
		(_cnst(_int stratixiii_block -5 0 23905(_arch gms(_code 582))))
		(_cnst(_int stratixv_block -5 0 23906(_arch gms(_code 583))))
		(_cnst(_int altera_mult_add_block -5 0 23907(_arch gms(_code 584))))
		(_cnst(_int altmult_add_eol_block -5 0 23908(_arch gms(_code 585))))
		(_type(_int ~STRING{1~to~6}~13 0 23959(_array -2((_to i 1 i 6)))))
		(_var(_int temp_clock -3 0 27379(_prcs 20((i 0)))))
		(_var(_int temp_aclr -3 0 27380(_prcs 20((i 0)))))
		(_var(_int x -3 0 27381(_prcs 20((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a-1~downto~0}~1392 0 27382(_array -4((_dto c 586 i 0)))))
		(_var(_int scanina_var 202 0 27382(_prcs 20((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_b-1~downto~0}~1394 0 27383(_array -4((_dto c 587 i 0)))))
		(_var(_int scaninb_var 203 0 27383(_prcs 20((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4*int_width_a-1~downto~0}~1396 0 27384(_array -4((_dto c 588 i 0)))))
		(_var(_int mult_a_pre0 204 0 27384(_prcs 20((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4*int_width_a-1~downto~0}~1398 0 27385(_array -4((_dto c 589 i 0)))))
		(_var(_int mult_a_pre1 205 0 27385(_prcs 20((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4*int_width_a-1~downto~0}~13100 0 27386(_array -4((_dto c 590 i 0)))))
		(_var(_int mult_a_pre2 206 0 27386(_prcs 20((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4*int_width_a-1~downto~0}~13102 0 27387(_array -4((_dto c 591 i 0)))))
		(_var(_int mult_a_pre3 207 0 27387(_prcs 20((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4*int_width_b-1~downto~0}~13104 0 27388(_array -4((_dto c 592 i 0)))))
		(_var(_int mult_b_pre0 208 0 27388(_prcs 20((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4*int_width_b-1~downto~0}~13106 0 27389(_array -4((_dto c 593 i 0)))))
		(_var(_int mult_b_pre1 209 0 27389(_prcs 20((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4*int_width_b-1~downto~0}~13108 0 27390(_array -4((_dto c 594 i 0)))))
		(_var(_int mult_b_pre2 210 0 27390(_prcs 20((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4*int_width_b-1~downto~0}~13110 0 27391(_array -4((_dto c 595 i 0)))))
		(_var(_int mult_b_pre3 211 0 27391(_prcs 20((_others(i 2))))))
		(_var(_int mult1_source_scanin_en -4 0 27392(_prcs 20((i 2)))))
		(_var(_int mult2_source_scanin_en -4 0 27393(_prcs 20((i 2)))))
		(_var(_int mult3_source_scanin_en -4 0 27394(_prcs 20((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a-1~downto~0}~13244 0 28560(_array -4((_dto c 596 i 0)))))
		(_var(_int mult_a_int 212 0 28560(_prcs 21)))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_b-1~downto~0}~13246 0 28561(_array -4((_dto c 597 i 0)))))
		(_var(_int mult_b_int 213 0 28561(_prcs 21)))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b-1~downto~0}~13 0 28562(_array -4((_dto c 598 i 0)))))
		(_var(_int mult_round_out 214 0 28562(_prcs 21((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b-1~downto~0}~13248 0 28563(_array -4((_dto c 599 i 0)))))
		(_var(_int mult_result 215 0 28563(_prcs 21((_others(i 2))))))
		(_var(_int mult_saturate_overflow -4 0 28564(_prcs 21((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{int_width_a+int_width_b-1~downto~0}~13250 0 28565(_array -4((_dto c 600 i 0)))))
		(_var(_int mult_saturate_out 216 0 28565(_prcs 21((_others(i 2))))))
		(_var(_int neg_a -4 0 28566(_prcs 21((i 2)))))
		(_var(_int neg_b -4 0 28567(_prcs 21((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{{int_width_a+int_width_b}-1~downto~0}~13252 0 28568(_array -4((_dto c 601 i 0)))))
		(_var(_int temp_mult_int 217 0 28568(_prcs 21)))
		(_var(_int mux_clock -4 0 28569(_prcs 21)))
		(_type(_int ~STRING{1~to~6}~13254 0 28570(_array -2((_to i 1 i 6)))))
		(_var(_int check_clock_out 218 0 28570(_prcs 21)))
		(_var(_int x -3 0 28571(_prcs 21)))
		(_var(_int mult_round_bits -3 0 28572(_prcs 21)))
		(_var(_int zero_pad -4 0 28573(_prcs 21((i 2)))))
		(_var(_int is_rep_a_sign -4 0 28574(_prcs 21((i 3)))))
		(_var(_int is_rep_b_sign -4 0 28575(_prcs 21((i 3)))))
		(_prcs
			(line__23979(_arch 0 0 23979(_prcs(_simple)(_trgt(45))(_sens(53)))))
			(line__23990(_arch 1 0 23990(_assignment(_alias((clock_vector(0))(clock0)))(_trgt(68(0)))(_sens(9)))))
			(line__23991(_arch 2 0 23991(_assignment(_alias((clock_vector(1))(clock1)))(_trgt(68(1)))(_sens(8)))))
			(line__23992(_arch 3 0 23992(_assignment(_alias((clock_vector(2))(clock2)))(_trgt(68(2)))(_sens(7)))))
			(line__23993(_arch 4 0 23993(_assignment(_alias((clock_vector(3))(clock3)))(_trgt(68(3)))(_sens(6)))))
			(line__23995(_arch 5 0 23995(_assignment(_alias((ena_vector(0))(ena0)))(_trgt(69(0)))(_sens(17)))))
			(line__23996(_arch 6 0 23996(_assignment(_alias((ena_vector(1))(ena1)))(_trgt(69(1)))(_sens(16)))))
			(line__23997(_arch 7 0 23997(_assignment(_alias((ena_vector(2))(ena2)))(_trgt(69(2)))(_sens(15)))))
			(line__23998(_arch 8 0 23998(_assignment(_alias((ena_vector(3))(ena3)))(_trgt(69(3)))(_sens(14)))))
			(line__24000(_arch 9 0 24000(_assignment(_alias((aclr_vector(0))(aclr0)))(_trgt(70(0)))(_sens(13)))))
			(line__24001(_arch 10 0 24001(_assignment(_alias((aclr_vector(1))(aclr1)))(_trgt(70(1)))(_sens(12)))))
			(line__24002(_arch 11 0 24002(_assignment(_alias((aclr_vector(2))(aclr2)))(_trgt(70(2)))(_sens(11)))))
			(line__24003(_arch 12 0 24003(_assignment(_alias((aclr_vector(3))(aclr3)))(_trgt(70(3)))(_sens(10)))))
			(line__24005(_arch 13 0 24005(_assignment(_trgt(92(_range 602)))(_sens(4(_range 603)))(_read(4(_range 604))))))
			(line__24006(_arch 14 0 24006(_assignment(_trgt(93(_range 605)))(_sens(5(_range 606)))(_read(5(_range 607))))))
			(line__24008(_arch 15 0 24008(_assignment(_trgt(55))(_sens(52)))))
			(line__24009(_arch 16 0 24009(_assignment(_trgt(56))(_sens(53)))))
			(line__24012(_arch 17 0 24012(_prcs(_mon))))
			(line__24917(_arch 26 0 24917(_prcs(_simple)(_trgt(44))(_sens(52)(108)))))
			(line__24929(_arch 27 0 24929(_prcs(_simple)(_trgt(71)(76))(_sens(72)(73)(74)(75)(77)(78)(79)(80)))))
			(line__27377(_arch 185 0 27377(_prcs(_simple)(_trgt(52(_range 608))(52(_range 609))(52(_range 610))(52(_range 611))(52(_range 612))(52(_range 613))(52(_range 614))(52(_range 615))(53(_range 616))(53(_range 617))(53(_range 618))(53(_range 619))(53(_range 620))(53(_range 621))(53(_range 622))(53(_range 623))(65(3))(65(2))(65(1))(65(0))(66(3))(66(2))(66(1))(66(0))(67(3))(67(2))(67(1))(67(0))(81(3))(81(2))(81(1))(81(0)))(_sens(55)(56)(68)(69)(70)(71)(76)(92)(93)(133)(2)(3)(6)(7)(8)(9)(10)(11)(12)(13))(_read(14)(15)(16)(17)))))
			(line__28558(_arch 226 0 28558(_prcs(_simple)(_trgt(54)(90))(_sens(52)(53)(57)(59)(65)(67)(81)(86)(87)(88)(89)(6)(7)(8)(9)(18)(19))(_read(82)(14)(15)(16)(17)))))
			(line__29122(_arch 228 0 29122(_prcs(_simple)(_trgt(46)(47)(48)(49))(_sens(91))(_mon))))
		)
		(_subprogram
			(_int resolve_internal_width 239 0 23523(_arch(_func)))
			(_int resolve_internal_mult_diff 240 0 23554(_arch(_func)))
			(_int resolve_internal_width_result 241 0 23576(_arch(_func)))
			(_int resolve_result_width 242 0 23598(_arch(_func)))
			(_int resolve_saturation_position 243 0 23607(_arch(_func)))
			(_int resolve_chainout_saturation_position 244 0 23632(_arch(_func)))
			(_int resolve_round_position 245 0 23655(_arch(_func)))
			(_int resolve_chainout_round_position 246 0 23684(_arch(_func)))
			(_int resolve_chainout_input_a 247 0 23709(_arch(_func)))
			(_int resolve_chainout_input_b 248 0 23724(_arch(_func)))
			(_int resolve_accum_width 249 0 23739(_arch(_func)))
			(_int resolve_loopback_width 250 0 23752(_arch(_func)))
			(_int resolve_lsb_position 251 0 23761(_arch(_func)))
			(_int resolve_extra_sign_bit_width 252 0 23774(_arch(_func)))
			(_int resolve_bit_position 253 0 23795(_arch(_func)))
			(_int resolve_clock 254 0 23915(_arch(_func -3 -6)))
			(_int resolve_aclr 255 0 23937(_arch(_func -3 -6)))
			(_int check_clock 256 0 23958(_arch(_func -6 -3)))
			(_ext FEATURE_FAMILY_BASE_STRATIXII(3 55))
			(_ext FEATURE_FAMILY_CYCLONEII(3 45))
			(_ext FEATURE_FAMILY_STRATIXIII(3 31))
			(_ext FEATURE_FAMILY_STRATIXV(3 33))
			(_ext FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW(3 62))
			(_ext FEATURE_FAMILY_IS_ALTMULT_ADD_EOL(3 63))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
	)
	(_split (54)(90)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(.(ALTERA_DEVICE_FAMILIES)))
	(_static
		(5457241)
		(1986356256 543515497 1768776038 31084)
		(1297370177 1599360085 541344833 1159754601 1713392719 2126447)
		(20302)
		(1969447745 1634497901 544370548 1701080941 544434464 544501614 1886418291 1702130287 1852383332 1953259808 1600221797 1713399405 2126447)
		(1414680400 1431197023 4474195)
		(1634629956 543385965 1701078113 1936269426 1953459744 1886745376 1953656688 1763730533 1818304622 1634887028 543583583 544370534)
		(1767991363 1684086894 544367972 1847620457 1931506799 1869639797 1684370546 544106784 1702128737 1834967410 1868963942 8306)
		(1163021909 1414744391 1145393733)
		(1953724755 1667853423 1685024032 1936269413 1953459744 1886745376 1953656688 1763730533 1818304622 1634887028 543583583 544370534)
		(1096040772 65)
		(543516756 1431326281 1330863956 1162039893 1881162079 1835102817 1919251557 544434464 544499059 1629515636 1853169774 1886418291 1702130287 1635131492 778401132 1819168544 1094983801 541147476 1970302569 1936269428 1886745376 1953656688 1763730533 1818304622 1634887028 543583583 544370534)
		(1096040772 66)
		(543516756 1431326281 1330863956 1162039893 1881162335 1835102817 1919251557 544434464 544499059 1629515636 1853169774 1886418291 1702130287 1635131492 778401132 1819168544 1094983801 541213012 1970302569 1936269428 1886745376 1953656688 1763730533 1818304622 1634887028 543583583 544370534)
		(1347242323 17740)
		(543516756 1095062096 1380271172 1146047839 1634738245 1701667186 544367988 1931506537 1948284005 1851859055 1936618784 1869639797 1684370546 1818326560 539911541 2037149263 1296651040 541412432 1701080941 544434464 1886418291 1702130287 1852383332 1953259808 1600221797 1713399405 2126447)
		(1853189970 1735289188 544434464 544501614 1886418291 1702130287 1852383332 1953259808 1600221797 1713399405 2126447)
		(1398099541 17477)
		(1970561363 1769234802 1763733103 1869488243 1970479220 1919905904 543450484 1629515369 1919251564 1718443873 1919903264 32)
		(1718184019 1936269428 1953459744 1886745376 1953656688 1763730533 1818304622 1634887028 543583583 544370534)
		(1701865808 1701734764 1734701600 1702130537 1936269426 1953459744 1886745376 1953656688 1763730533 1818304622 1634887028 543583583 544370534)
		(1836346433 1601465461 543450209 1936027492 1953459744 1920295712 1953391986 1931508076 1869639797 1310749810 1161973077 1179606866 1280658783 1280330068 1397900617 874528288)
		(1112364366 1331647045 1431134022 1346982988 1380272460 1970085971 1646294131 1919361125 1702125925 1752440946 807431777 46)
		(1869771333 1998600818 1752458345 1830838623 544502645 1730176354 1952540018 1948283493 544104808 11824)
		(1869771333 1998600818 1752458345 1830838879 544502645 1730176354 1952540018 1948283493 544104808 11824)
		(1869771333 1998600818 1752458345 1936028255 544500853 1953723757 543515168 1634038375 544367988 1851877492 3026976)
		(1330926913)
		(1869771333 1411398258 1142973800 1128875077 1145394241 1280658783 1280330068 1599227209 1129466179 1381255509 1634738265 1701667186 544367988 1931506537 1948284005 1851859055 1819044128 1818322789 1818326560 3040629)
		(1312899923 65)
		(1230127446 1162625601)
		(1869771333 1411398258 1226859880 1414877262 1431262047 1598374738 1881157697 1835102817 1919251557 544434464 544499059 1629515636 1818828910 1634166124 1635131500 778401132)
		(1869771333 1411398258 1226859880 1414877262 1431262047 1598374738 1881157953 1835102817 1919251557 544434464 544499059 1629515636 1818828910 1634166124 1635131500 778401132)
		(1869771333 1411398258 1226859880 1414877262 1431262047 1598374738 1881158209 1835102817 1919251557 544434464 544499059 1629515636 1818828910 1634166124 1635131500 778401132)
		(1869771333 1411398258 1226859880 1414877262 1431262047 1598374738 1881158465 1835102817 1919251557 544434464 544499059 1629515636 1818828910 1634166124 1635131500 778401132)
		(1312899923 66)
		(1347374924 1262698818)
		(1869771333 1411398258 1226859880 1414877262 1431262047 1598374738 1881157698 1835102817 1919251557 544434464 544499059 1629515636 1818828910 1634166124 1635131500 778401132)
		(1869771333 1411398258 1226859880 1414877262 1431262047 1598374738 1881157954 1835102817 1919251557 544434464 544499059 1629515636 1818828910 1634166124 1635131500 778401132)
		(1869771333 1411398258 1226859880 1414877262 1431262047 1598374738 1881158210 1835102817 1919251557 544434464 544499059 1629515636 1818828910 1634166124 1635131500 778401132)
		(1869771333 1411398258 1226859880 1414877262 1431262047 1598374738 1881158466 1835102817 1919251557 544434464 544499059 1629515636 1818828910 1634166124 1635131500 778401132)
		(1869771333 1226848882 1953853550 1970238240 543515506 1444967265 1095324225 541412418 1847620457 1931506799 1869639797 1684370546 544106784)
		(1869771333 1377843826 1684960623 543649385 544370534 1953265005 1768714345 1763734117 1869488243 1970479220 1919905904 543450484 2125417)
		(1869771333 1394621042 1920300129 1869182049 1868963950 1970086002 1885959276 1919248748 544434464 544501614 1886418291 1702130287 1852383332 32)
		(1869771333 1377843826 1684960623 543649385 544370534 1701078113 1936269426 1953459744 1886745376 1953656688 1763730533 8302)
		(1869771333 1226848882 1919251566 543973742 1634886000 1702126957 1702043762 1852404852 1718558823 1953392928 1684633439 1918855284 1819636581 1936269428 1819044128 1818322789)
		(1869771333 1226848882 1919251566 543973742 1634886000 1702126957 1702043762 1852404852 1718558823 1953392928 1819635039 1768185716 1650419302 1763734633 1818828915 1634166124 108)
		(1869771333 1226848882 1919251566 543973742 1634886000 1702126957 1702043762 1852404852 1718558823 1953392928 1684633439 1633642612 544434464 1701604457 7102823)
		(1869771333 1226848882 1919251566 543973742 1634886000 1702126957 1702043762 1852404852 1718558823 1953392928 1684633439 1650419828 544434464 1701604457 7102823)
		(1869771333 1327512178 1970304117 1869750388 1768189557 1629513582 1865376878 1749229682 1869506913 1914729589 1684960623 543649385 543519329 544501614 1886418291 1702130287 1868963940 8306)
		(1869771333 1327512178 1970304117 1634934900 1634891124 1852795252 1684955424 544370479 1767991363 1953853294 1952543520 1952543349 544108393 543519329 544501614 1886418291 1702130287 1868963940 8306)
		(1869771333 1277180530 1651535727 543908705 1701080941 544434464 544501614 1886418291 1702130287 1868963940 8306)
		(1869771333 1126185586 1852399976 544503151 1701080941 544434464 544501614 1886418291 1702130287 1868963940 8306)
		(1869771333 1931491954 1952868712 1684955424 1953460768 543519841 1701080941 1918967923 1869488229 1970479220 1919905904 543450484 544370534)
		(1869771333 1092631154 1836409699 1952541813 1830842991 543515759 1847620457 1931506799 1869639797 1684370546 1919903264 32)
		(1869771333 1411398258 1327523176 1431327829 1330798420 1229213269 1881163598 1835102817 1919251557 544434464 544499059 1629515636 1852383342 1768710518 1635131492 6649196)
		(1869771333 1411398258 1126196584 1313423688 1599362383 1314213714 1196312900 1918988320 1952804193 1763734117 1702043763 1869881460 544104736 1635151465 543451500 1970037110 101)
		(1869771333 1411398258 1327523176 1431327829 1095982932 1095914836 1313818964 1918988320 1952804193 1763734117 1702043763 1869881460 544104736 1635151465 543451500 1970037110 101)
		(1869771333 1411398258 1126196584 1313423688 1599362383 1431585107 1230258514 1881165391 1835102817 1919251557 544434464 544499059 1629515636 1852383342 1768710518 1635131492 6649196)
		(1380009294 1599361861 1163152969 5391687)
		(1380009294 1599361861 1313166917)
		(1869771333 1411398258 1327523176 1431327829 1330798420 1598312021 1162893652 1918988320 1952804193 1763734117 1702043763 1869881460 544104736 1635151465 543451500 1970037110 101)
		(1297699649 1381254477 17225)
		(1296914771 1230132293 67)
		(1869771333 1411398258 1327523176 1431327829 1095982932 1095914836 1415529812 541413465 1634886000 1702126957 1936269426 1952805664 544175136 1763733089 1818326638 1981834345 1702194273)
		(1413891404)
		(1212631378 84)
		(1096044370 1313818964)
		(1869771333 1411398258 1394632040 1413892424 1146047839 1634738245 1701667186 544367988 1931506537 1948284005 1851859055 1634625824 1684630646 1818326560 25973)
		(4473921)
		(4347219)
		(1869771333 1411398258 1092642152 1297433411 1380533343 1230259013 1881165391 1835102817 1919251557 544434464 544499059 1629515636 1852383342 1768710518 1635131492 6649196)
		(1869771333 1226848882 1667309678 1970107747 1869898092 1869422706 539780452 543516788 1347704143 1381979221 1145984335 541544009 1634886000 1702126957 1634214002 1869881459 543515168 544499059 1444966260 1095324225 541412418 1965057641 6579571)
		(1869771333 1226848882 1751326830 1869506913 1830843509 744842351 1953853216 544503152 1853190002 1735289188 1851876128 544501614 1948280162 1701737077 1852776548)
		(1414680400 1313817439 1413694798 1414092361 89)
		(1313294675 17477)
		(1414680400 1163089247 68)
		(1380729665 48)
		(1380729665 49)
		(1380729665 50)
		(1380729665 51)
		(1129270339 12363)
		(1129270339 12619)
		(1129270339 12875)
		(1129270339 13131)
		(1230196309 1145392711)
		(1145394005)
		(1869771333 1310734962 1931506799 1869639797 1684370546 1836412448 544367970 1830839919 1769237621 1701407856 1763734386 1634934894 1634891124 1852795252)
		(1869771333 1394621042 1952543348 1444968553 1835627296 1952541813 544108393 1701080941 1869488236 1970479220 1919905904 1953439860 544367976 1701080941 1936024096 543515753 1886218611 1830839660 543515759 1948282473 1663067496 1701999221 1361081454 1953653109 1226863477 1700143177 1869181810 110)
	)
	(_model . behaviour 624 -1)
)
V 000049 55 6723          1711853936375 behavior
(_unit VHDL(altfp_mult 0 30522(behavior 0 30569))
	(_version vef)
	(_time 1711853936376 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 555757560303054353505758130f505250530652515354)
	(_coverage d)
	(_ent
		(_time 1711853936316)
	)
	(_object
		(_gen(_int width_exp -1 0 30527 \8\ (_ent gms((i 8)))))
		(_gen(_int width_man -1 0 30529 \23\ (_ent gms((i 23)))))
		(_type(_int ~STRING~12 0 30531(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int dedicated_multiplier_circuitry 0 0 30531(_ent(_string \"AUTO"\))))
		(_type(_int ~STRING~121 0 30532(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int reduced_functionality 1 0 30532(_ent gms(_string \"NO"\))))
		(_gen(_int pipeline -1 0 30533 \5\ (_ent gms((i 5)))))
		(_type(_int ~STRING~122 0 30534(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int denormal_support 2 0 30534(_ent gms(_string \"YES"\))))
		(_type(_int ~STRING~123 0 30535(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int exception_handling 3 0 30535(_ent(_string \"YES"\))))
		(_type(_int ~STRING~124 0 30536(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 4 0 30536(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~125 0 30537(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 5 0 30537(_ent(_string \"altfp_mult"\))))
		(_port(_int clock -3 0 30543(_ent(_in)(_event)(_lastevent))))
		(_port(_int clk_en -3 0 30545(_ent(_in((i 3))))))
		(_port(_int aclr -3 0 30547(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_exp+width_man~downto~0}~12 0 30549(_array -3((_dto c 7 i 0)))))
		(_port(_int dataa 6 0 30549(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width_exp+width_man~downto~0}~127 0 30550(_array -3((_dto c 8 i 0)))))
		(_port(_int datab 7 0 30550(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width_exp+width_man~downto~0}~129 0 30554(_array -3((_dto c 9 i 0)))))
		(_port(_int result 8 0 30554(_ent(_out))))
		(_port(_int overflow -3 0 30555(_ent(_out))))
		(_port(_int underflow -3 0 30556(_ent(_out))))
		(_port(_int zero -3 0 30557(_ent(_out))))
		(_port(_int denormal -3 0 30558(_ent(_out))))
		(_port(_int indefinite -3 0 30559(_ent(_out))))
		(_port(_int nan -3 0 30560(_ent(_out))))
		(_cnst(_int LATENCY -4 0 30572(_arch gms(_code 10))))
		(_cnst(_int WIDTH_MAN_EXP -4 0 30573(_arch gms(_code 11))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH_MAN_EXP+6~downto~0}~13 0 30576(_array -3((_dto c 12 i 0)))))
		(_type(_int PIPELINE_MULT 0 30576(_array 9((_dto c 13 i 0)))))
		(_var(_int exp_dataa -4 0 30734(_prcs 1((i 0)))))
		(_var(_int exp_datab -4 0 30735(_prcs 1((i 0)))))
		(_var(_int exp_result -4 0 30736(_prcs 1((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width_man~downto~0}~13 0 30737(_array -3((_dto c 14 i 0)))))
		(_var(_int mant_dataa 11 0 30737(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_man~downto~0}~132 0 30739(_array -3((_dto c 15 i 0)))))
		(_var(_int mant_datab 12 0 30739(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{2*{width_man+1}}-1~downto~0}~13 0 30741(_array -3((_dto c 16 i 0)))))
		(_var(_int mant_result 13 0 30741(_prcs 1((_others(i 2))))))
		(_var(_int cout -3 0 30743(_prcs 1((i 2)))))
		(_var(_int zero_mant_dataa -6 0 30744(_prcs 1((i 0)))))
		(_var(_int zero_mant_datab -6 0 30745(_prcs 1((i 0)))))
		(_var(_int zero_dataa -6 0 30746(_prcs 1((i 0)))))
		(_var(_int zero_datab -6 0 30747(_prcs 1((i 0)))))
		(_var(_int inf_dataa -6 0 30748(_prcs 1((i 0)))))
		(_var(_int inf_datab -6 0 30749(_prcs 1((i 0)))))
		(_var(_int nan_dataa -6 0 30750(_prcs 1((i 0)))))
		(_var(_int nan_datab -6 0 30751(_prcs 1((i 0)))))
		(_var(_int den_dataa -6 0 30752(_prcs 1((i 0)))))
		(_var(_int den_datab -6 0 30753(_prcs 1((i 0)))))
		(_var(_int no_multiply -6 0 30754(_prcs 1((i 0)))))
		(_var(_int no_rounding -6 0 30755(_prcs 1((i 0)))))
		(_var(_int mant_result_msb -3 0 30756(_prcs 1((i 2)))))
		(_var(_int sticky_bit -3 0 30757(_prcs 1((i 2)))))
		(_var(_int round_bit -3 0 30758(_prcs 1((i 2)))))
		(_var(_int guard_bit -3 0 30759(_prcs 1((i 2)))))
		(_var(_int carry -6 0 30760(_prcs 1((i 0)))))
		(_var(_int temp_result 10 0 30761(_prcs 1((_others(_others(i 2)))))))
		(_prcs
			(MSG(_arch 0 0 30668(_prcs(_mon))))
			(MULTIPLY_FP(_arch 1 0 30733(_prcs(_simple)(_trgt(5)(6)(7)(8)(9)(10)(11))(_sens(0)(2))(_read(1)(3)(4)))))
		)
		(_subprogram
			(_int shift_left 2 0 30580(_arch(_proc)))
			(_int shift_right 3 0 30594(_arch(_proc)))
			(_int bit_all_0 4 0 30609(_arch(_func -6 -5)))
			(_int bit_all_0 5 0 30622(_arch(_func)))
			(_int add_bits 6 0 30637(_arch(_proc)))
			(_ext INT_TO_STR_ARITH(2 1))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_COMMON_CONVERSION))(ieee(std_logic_arith)))
	(_static
		(1970085929 1646294131 1701584997 1948283763 544104808 13366)
		(1851858985 1769414756 1600681060 544104813 40)
		(543516756 544044403 1998612079 1752458345 1886938463 10272)
		(1970085929 1646294131 1952522341 1634036768 941651059)
		(1952737655 2019909480 2629744)
		(1970085929 1646294131 1952522341 1634036768 840987763 51)
		(1952737655 1634557800 2629742)
		(1684955424 1684633376 1834969204 1830841953 544502645 840983906 1868963891 1767055474 1701603182 1701990432 1769171299 28271)
		(1852383273 1701079411 1701344288 1851879968 1864394087 1767055462 1701603182 1701990432 1769171299 539913839 1952737655 2019909480 1970086000 1646294131 3678309)
		(1853189958 1769414756 1600681060 544241765 40)
		(1853189958 1769414756 1600681060 544104813 40)
		(41)
		(1970085929 1646294131 1701584997 1948283763 544104808 1952737655 1634557800 2629742)
		(543516756 1634166124 1635131500 543520108 544370534 1701865840 1701734764 544434464 908078133 808525868 544370464 3027249)
		(20302)
		(5457241)
		(1969513842 1600415075 1668183398 1852795252 1953066081 1635131513 543520108 1953723757 543515168 1397053730 1919885346 1330520608 11810)
		(1869505892 1818324338 1886745439 1953656688 1818326560 1830839669 544502645 572548450 575882585 544370464 575622690 46)
		(543516756 1634036803 2020565618 1886745376 1953656688 544434464 1767994977 1818386796 1868963941 1701978226 1701016932 1969627236 1769235310 1818324591 544830569 1634692166 1735289204 1768902688 1293972590 1769237621 1701407856 11890)
		(3)
	)
	(_model . behavior 17 -1)
)
V 000049 55 4430          1711853936412 behavior
(_unit VHDL(altsqrt 0 31101(behavior 0 31144))
	(_version vef)
	(_time 1711853936413 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 8381818dd3d5d394d58c92d8d08487858285d08487)
	(_coverage d)
	(_ent
		(_time 1711853936396)
	)
	(_object
		(_gen(_int q_port_width -1 0 31105 \1\ (_ent gms((i 1)))))
		(_gen(_int r_port_width -1 0 31106 \1\ (_ent gms((i 1)))))
		(_gen(_int width -1 0 31107 \1\ (_ent gms((i 1)))))
		(_gen(_int pipeline -1 0 31108 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 31110(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 0 0 31110(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~121 0 31111(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 1 0 31111(_ent(_string \"altsqrt"\))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 31118(_array -3((_dto c 4 i 0)))))
		(_port(_int radical 2 0 31118(_ent(_in))))
		(_port(_int clk -3 0 31121(_ent(_in((i 3)))(_event))))
		(_port(_int ena -3 0 31124(_ent(_in((i 3))))))
		(_port(_int aclr -3 0 31127(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{q_port_width-1~downto~0}~12 0 31132(_array -3((_dto c 5 i 0)))))
		(_port(_int q 3 0 31132(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{r_port_width-1~downto~0}~12 0 31136(_array -3((_dto c 6 i 0)))))
		(_port(_int remainder 4 0 31136(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{q_port_width-1~downto~0}~13 0 31147(_array -3((_dto c 7 i 0)))))
		(_type(_int PIPELINE_Q 0 31147(_array 5((_dto c 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{r_port_width-1~downto~0}~13 0 31148(_array -3((_dto c 9 i 0)))))
		(_type(_int PIPELINE_R 0 31148(_array 7((_dto c 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{q_port_width-1~downto~0}~133 0 31151(_array -3((_dto c 11 i 0)))))
		(_sig(_int q_pipe 9 0 31151(_arch(_uni((_others(i 2)))))))
		(_sig(_int q_value 9 0 31153(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{r_port_width-1~downto~0}~135 0 31155(_array -3((_dto c 12 i 0)))))
		(_sig(_int remainder_pipe 10 0 31155(_arch(_uni((_others(i 2)))))))
		(_sig(_int remainder_value 10 0 31157(_arch(_uni((_others(i 2)))))))
		(_var(_int value1 -4 0 31184(_prcs 2((i 0)))))
		(_var(_int value2 -4 0 31185(_prcs 2((i 0)))))
		(_var(_int i -4 0 31186(_prcs 2((i 0)))))
		(_var(_int index -4 0 31187(_prcs 2((i 0)))))
		(_var(_int q_index -4 0 31188(_prcs 2((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{q_port_width-1~downto~0}~137 0 31189(_array -3((_dto c 13 i 0)))))
		(_var(_int q_temp 11 0 31189(_prcs 2((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{q_port_width-1~downto~0}~139 0 31191(_array -3((_dto c 14 i 0)))))
		(_var(_int q_value_temp 12 0 31191(_prcs 2((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{r_port_width~downto~0}~13 0 31193(_array -3((_dto c 15 i 0)))))
		(_var(_int q_value_comp 13 0 31193(_prcs 2((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{r_port_width~downto~0}~1311 0 31195(_array -3((_dto c 16 i 0)))))
		(_var(_int r_temp 14 0 31195(_prcs 2((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 31197(_array -3((_dto c 17 i 0)))))
		(_var(_int radical_tmp 15 0 31197(_prcs 2((_others(i 2))))))
		(_var(_int pipe_ptr -1 0 31302(_prcs 3((i 0)))))
		(_var(_int q_pipeline 6 0 31303(_prcs 3((_others(_others(i 2)))))))
		(_var(_int remainder_pipeline 8 0 31304(_prcs 3((_others(_others(i 2)))))))
		(_prcs
			(line__31163(_arch 0 0 31163(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__31164(_arch 1 0 31164(_assignment(_trgt(5))(_sens(8)(9)))))
			(SQUARE_ROOT(_arch 2 0 31183(_prcs(_simple)(_trgt(7)(9))(_sens(0))(_mon))))
			(PIPELINE_REG(_arch 3 0 31301(_prcs(_simple)(_trgt(6)(8))(_sens(1)(3))(_read(2)(7)(9)))))
		)
		(_subprogram
			(_ext INT_TO_STR_ARITH(2 1))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_COMMON_CONVERSION))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1970085929 1646294131 1919361125 1702125925 1752440946 807431777 46)
		(1952737655 2629736)
	)
	(_model . behavior 18 -1)
)
V 000049 55 10145         1711853936469 behavior
(_unit VHDL(altclklock 0 31353(behavior 0 31465))
	(_version vef)
	(_time 1711853936470 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code c2c0c097939492d4c1c698c28098c0c494c4c1c490c4c3)
	(_coverage d)
	(_ent
		(_time 1711853936427)
	)
	(_object
		(_gen(_int inclock_period -1 0 31355 \10000\ (_ent gms((i 10000)))))
		(_type(_int ~STRING~12 0 31356(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int inclock_settings 0 0 31356(_ent(_string \"UNUSED"\))))
		(_gen(_int valid_lock_cycles -1 0 31357 \5\ (_ent((i 5)))))
		(_gen(_int invalid_lock_cycles -1 0 31358 \5\ (_ent gms((i 5)))))
		(_gen(_int valid_lock_multiplier -1 0 31359 \5\ (_ent((i 5)))))
		(_gen(_int invalid_lock_multiplier -1 0 31360 \5\ (_ent((i 5)))))
		(_type(_int ~STRING~121 0 31361(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int operation_mode 1 0 31361(_ent(_string \"NORMAL"\))))
		(_gen(_int clock0_boost -1 0 31362 \1\ (_ent gms((i 1)))))
		(_gen(_int clock0_divide -1 0 31363 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~122 0 31364(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock0_settings 2 0 31364(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~123 0 31365(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock0_time_delay 3 0 31365(_ent gms(_string \"0"\))))
		(_gen(_int clock1_boost -1 0 31366 \1\ (_ent gms((i 1)))))
		(_gen(_int clock1_divide -1 0 31367 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~124 0 31368(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock1_settings 4 0 31368(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~125 0 31369(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock1_time_delay 5 0 31369(_ent gms(_string \"0"\))))
		(_gen(_int clock2_boost -1 0 31370 \1\ (_ent gms((i 1)))))
		(_gen(_int clock2_divide -1 0 31371 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~126 0 31372(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock2_settings 6 0 31372(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~127 0 31373(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock2_time_delay 7 0 31373(_ent gms(_string \"0"\))))
		(_gen(_int clock_ext_boost -1 0 31374 \1\ (_ent gms((i 1)))))
		(_gen(_int clock_ext_divide -1 0 31375 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~128 0 31376(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock_ext_settings 8 0 31376(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~129 0 31377(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock_ext_time_delay 9 0 31377(_ent gms(_string \"0"\))))
		(_gen(_int outclock_phase_shift -1 0 31378 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1210 0 31379(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 10 0 31379(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~1211 0 31380(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 11 0 31380(_ent(_string \"altclklock"\))))
		(_type(_int ~STRING~1212 0 31381(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 12 0 31381(_ent(_string \"UNUSED"\))))
		(_port(_int inclock -3 0 31384(_ent(_in)(_event))))
		(_port(_int inclocken -3 0 31385(_ent(_in((i 3))))))
		(_port(_int fbin -3 0 31386(_ent(_in((i 3))))))
		(_port(_int clock0 -3 0 31388(_ent(_out))))
		(_port(_int clock1 -3 0 31389(_ent(_out))))
		(_port(_int clock2 -3 0 31390(_ent(_out))))
		(_port(_int clock_ext -3 0 31391(_ent(_out))))
		(_port(_int locked -3 0 31392(_ent(_out))))
		(_sig(_int pll_lock -3 0 31468(_arch(_uni((i 2)))(_event))))
		(_sig(_int check_lock -3 0 31469(_arch(_uni((i 2))))))
		(_sig(_int clk0_tmp -3 0 31471(_arch(_uni((i 1))))))
		(_sig(_int clk1_tmp -3 0 31472(_arch(_uni((i 1))))))
		(_sig(_int clk2_tmp -3 0 31473(_arch(_uni((i 1))))))
		(_sig(_int extclk_tmp -3 0 31474(_arch(_uni((i 1))))))
		(_var(_int inclk_ps -5 0 31521(_prcs 1((ps 0)))))
		(_var(_int violation -7 0 31522(_prcs 1((i 0)))))
		(_var(_int pll_lock_tmp -3 0 31523(_prcs 1((i 2)))))
		(_var(_int start_lock_count -6 0 31524(_prcs 1((i 0)))))
		(_var(_int stop_lock_count -6 0 31524(_prcs 1((i 0)))))
		(_var(_int pll_last_rising_edge -5 0 31525(_prcs 1((ps 0)))))
		(_var(_int pll_last_falling_edge -5 0 31525(_prcs 1((ps 0)))))
		(_var(_int pll_rising_edge_count -6 0 31526(_prcs 1((i 0)))))
		(_var(_int pll_cycle -5 0 31527(_prcs 1((ps 0)))))
		(_var(_int pll_duty_cycle -5 0 31527(_prcs 1((ps 0)))))
		(_var(_int expected_next_clk_edge -5 0 31528(_prcs 1((ps 0)))))
		(_var(_int clk_per_tolerance -5 0 31529(_prcs 1((ps 0)))))
		(_var(_int last_synchronizing_rising_edge_for_clk0 -5 0 31531(_prcs 1((ps 0)))))
		(_var(_int last_synchronizing_rising_edge_for_clk1 -5 0 31532(_prcs 1((ps 0)))))
		(_var(_int last_synchronizing_rising_edge_for_clk2 -5 0 31533(_prcs 1((ps 0)))))
		(_var(_int last_synchronizing_rising_edge_for_extclk -5 0 31534(_prcs 1((ps 0)))))
		(_var(_int input_cycles_per_clk0 -6 0 31535(_prcs 1(_code 8))))
		(_var(_int input_cycles_per_clk1 -6 0 31536(_prcs 1(_code 9))))
		(_var(_int input_cycles_per_clk2 -6 0 31537(_prcs 1(_code 10))))
		(_var(_int input_cycles_per_extclk -6 0 31538(_prcs 1(_code 11))))
		(_var(_int input_cycle_count_to_sync0 -6 0 31539(_prcs 1((i 0)))))
		(_var(_int input_cycle_count_to_sync1 -6 0 31540(_prcs 1((i 0)))))
		(_var(_int input_cycle_count_to_sync2 -6 0 31541(_prcs 1((i 0)))))
		(_var(_int input_cycle_count_to_sync_extclk -6 0 31542(_prcs 1((i 0)))))
		(_var(_int init -7 0 31543(_prcs 1((i 1)))))
		(_var(_int output_value -3 0 31544(_prcs 1((i 2)))))
		(_var(_int vco_per -5 0 31545(_prcs 1((ps 0)))))
		(_var(_int high_time -5 0 31546(_prcs 1((ps 0)))))
		(_var(_int low_time -5 0 31547(_prcs 1((ps 0)))))
		(_var(_int sched_time -5 0 31548(_prcs 1((ps 0)))))
		(_var(_int tmp_per -6 0 31549(_prcs 1((i 0)))))
		(_var(_int temp -6 0 31550(_prcs 1((i 0)))))
		(_var(_int tmp_rem -6 0 31550(_prcs 1((i 0)))))
		(_var(_int my_rem -6 0 31550(_prcs 1((i 0)))))
		(_var(_int inc -6 0 31551(_prcs 1((i 1)))))
		(_var(_int cycle_to_adjust -6 0 31552(_prcs 1((i 0)))))
		(_var(_int clk0_synchronizing_period -5 0 31553(_prcs 1)))
		(_var(_int clk1_synchronizing_period -5 0 31553(_prcs 1)))
		(_var(_int clk2_synchronizing_period -5 0 31554(_prcs 1)))
		(_var(_int extclk_synchronizing_period -5 0 31554(_prcs 1)))
		(_var(_int clk0_cycles_per_sync_period -6 0 31555(_prcs 1(_code 12))))
		(_var(_int clk1_cycles_per_sync_period -6 0 31556(_prcs 1(_code 13))))
		(_var(_int clk2_cycles_per_sync_period -6 0 31557(_prcs 1(_code 14))))
		(_var(_int extclk_cycles_per_sync_period -6 0 31558(_prcs 1(_code 15))))
		(_var(_int schedule_clk0 -7 0 31559(_prcs 1((i 0)))))
		(_var(_int schedule_clk1 -7 0 31559(_prcs 1((i 0)))))
		(_var(_int schedule_clk2 -7 0 31560(_prcs 1((i 0)))))
		(_var(_int schedule_extclk -7 0 31560(_prcs 1((i 0)))))
		(_var(_int clk0_phase_delay -5 0 31561(_prcs 1(_code 16))))
		(_var(_int clk1_phase_delay -5 0 31562(_prcs 1(_code 17))))
		(_var(_int clk2_phase_delay -5 0 31563(_prcs 1(_code 18))))
		(_var(_int extclk_phase_delay -5 0 31564(_prcs 1(_code 19))))
		(_prcs
			(MSG(_arch 0 0 31478(_prcs(_mon))))
			(LOCK(_arch 1 0 31519(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13))(_sens(8)(9)(0)(1))(_mon))))
			(line__32006(_arch 2 0 32006(_assignment(_alias((clock0)(clk0_tmp)))(_simpleassign BUF)(_trgt(3))(_sens(10)))))
			(line__32007(_arch 3 0 32007(_assignment(_alias((clock1)(clk1_tmp)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__32008(_arch 4 0 32008(_assignment(_alias((clock2)(clk2_tmp)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__32009(_arch 5 0 32009(_assignment(_alias((clock_ext)(extclk_tmp)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
			(line__32010(_arch 6 0 32010(_assignment(_alias((locked)(pll_lock)))(_simpleassign BUF)(_trgt(7))(_sens(8)))))
		)
		(_subprogram
			(_int time_delay 7 0 31399(_ent(_func -5 -4)))
			(_ext FEATURE_FAMILY_STRATIX(2 42))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_DEVICE_FAMILIES)))
	(_static
		(543516756 1769104752 1864393839 1752440934 1852383333 544503152 1668246627 1764237419 1869374318 1885301603 1869181541 1830824292 544502645 1730176354 1952540018 1948283493 544104808 48)
		(543516756 1953265005 1768714345 1769234787 1629515375 1679844462 1936291433 544108393 1952670054 544436847 544370534 1668246627 1830826091 544502645 1730176354 1952540018 1948283493 544104808 48)
		(543516756 1953265005 1768714345 1769234787 1629515375 1679844462 1936291433 544108393 1952670054 544436847 544370534 1668246627 1830826347 544502645 1730176354 1952540018 1948283493 544104808 48)
		(543516756 1953265005 1768714345 1769234787 1629515375 1679844462 1936291433 544108393 1952670054 544436847 544370534 1668246627 1830826603 544502645 1730176354 1952540018 1948283493 544104808 48)
		(543516756 1953265005 1768714345 1769234787 1629515375 1679844462 1936291433 544108393 1952670054 544436847 544370534 1668246627 2019909483 1970086004 1646294131 1919361125 1702125925 1752440946 807431777)
		(1634541612 1869488249 1700929652 1886745376 1953656688 1646290021 1818304633 1802265460 1801678700)
		(1769366852 1713399139 1818848609 1886593145 1718182757 543450473 1948285282 1763730792 1852142702 1600415076 1769366884 1717527907 1818848609 1634738297 1701667186 745694580 32)
		(1818455625 1600873327 1769104720 1444963439 1634496361 1852795252)
		(1668574305 1869376364 1864395619 1864397941 1869357158 3042147)
		(2037675332 1668891424 1444963692 1634496361 1852795252)
		(1818458435 1767252069 1952541807 7237481)
		(1931505257 1852404340 1634738279 1701667186 561145204 32)
		(1701604425 543973735 1918986307 1702126433 8306)
	)
	(_model . behavior 20 -1)
)
V 000047 55 3656          1711853936499 behave
(_unit VHDL(altddio_in 0 32034(behave 0 32061))
	(_version vef)
	(_time 1711853936500 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code e1e3e3b2b3b7b1f7b7b2f5bbb9e7b7e4b7e7e8e7b4)
	(_coverage d)
	(_ent
		(_time 1711853936486)
	)
	(_object
		(_gen(_int width -1 0 32036(_ent gms)))
		(_type(_int ~STRING~12 0 32037(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int invert_input_clocks 0 0 32037(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~121 0 32038(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 1 0 32038(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~122 0 32039(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int power_up_high 2 0 32039(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~123 0 32040(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 3 0 32040(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~124 0 32041(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 4 0 32041(_ent(_string \"altddio_in"\))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 32044(_array -3((_dto c 2 i 0)))))
		(_port(_int datain 5 0 32044(_ent(_in))))
		(_port(_int inclock -3 0 32046(_ent(_in((i 2)))(_event))))
		(_port(_int inclocken -3 0 32047(_ent(_in((i 3))))))
		(_port(_int aset -3 0 32048(_ent(_in((i 2))))))
		(_port(_int aclr -3 0 32049(_ent(_in((i 2))))))
		(_port(_int sset -3 0 32050(_ent(_in((i 2))))))
		(_port(_int sclr -3 0 32051(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~126 0 32052(_array -3((_dto c 3 i 0)))))
		(_port(_int dataout_h 6 0 32052(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~128 0 32054(_array -3((_dto c 4 i 0)))))
		(_port(_int dataout_l 7 0 32054(_ent(_out))))
		(_cnst(_int IS_STRATIXIII -4 0 32064(_arch gms(_code 5))))
		(_cnst(_int IS_STRATIX -4 0 32065(_arch gms(_code 6))))
		(_cnst(_int IS_MAXII -4 0 32066(_arch gms(_code 7))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32099(_array -3((_dto c 8 i 0)))))
		(_var(_int dataout_h_tmp 8 0 32099(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 32101(_array -3((_dto c 9 i 0)))))
		(_var(_int dataout_l_tmp 9 0 32101(_prcs 1((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 32103(_array -3((_dto c 10 i 0)))))
		(_var(_int datain_latched 10 0 32103(_prcs 1((_others(i 2))))))
		(_var(_int need_init -4 0 32105(_prcs 1((i 1)))))
		(_prcs
			(MSG(_arch 0 0 32071(_prcs(_mon))))
			(line__32097(_arch 1 0 32097(_prcs(_simple)(_trgt(7)(8))(_sens(1)(3)(4))(_read(0)(2)(5)(6)))))
		)
		(_subprogram
			(_ext IS_VALID_FAMILY(2 76))
			(_ext FEATURE_FAMILY_STRATIXIII(2 31))
			(_ext FEATURE_FAMILY_STRATIX(2 42))
			(_ext FEATURE_FAMILY_MAXII(2 43))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_DEVICE_FAMILIES)))
	(_static
		(543516756 1952737655 1634738280 1701667186 544367988 1953723757 543515168 1634038375 544367988 1851877492 12320)
		(544434464 544501614 1635131489 543451500 1769366884 1713399139 1818848609 8569)
		(33)
		(1634166093 1668183398 1852795252 1953259808 1869177956 544106847 1847620457 1931506799 1869639797 1684370546 544106784)
		(4605519)
		(20047)
	)
	(_model . behave 11 -1)
)
V 000047 55 4727          1711853936525 behave
(_unit VHDL(altddio_out 0 32242(behave 0 32275))
	(_version vef)
	(_time 1711853936526 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code f1f3f3a1a3a7a1e7a7f6e5aba9f7a7f4a7f7a7f6f4)
	(_coverage d)
	(_ent
		(_time 1711853936512)
	)
	(_object
		(_gen(_int width -1 0 32244(_ent gms)))
		(_type(_int ~STRING~12 0 32245(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int power_up_high 0 0 32245(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~121 0 32246(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int oe_reg 1 0 32246(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~122 0 32247(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int extend_oe_disable 2 0 32247(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~123 0 32248(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int invert_output 3 0 32248(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~124 0 32249(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 4 0 32249(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~125 0 32250(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 5 0 32250(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~126 0 32251(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 6 0 32251(_ent(_string \"altddio_out"\))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 32254(_array -3((_dto c 7 i 0)))))
		(_port(_int datain_h 7 0 32254(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~128 0 32257(_array -3((_dto c 8 i 0)))))
		(_port(_int datain_l 8 0 32257(_ent(_in))))
		(_port(_int outclock -3 0 32260(_ent(_in)(_event))))
		(_port(_int outclocken -3 0 32262(_ent(_in((i 3))))))
		(_port(_int aset -3 0 32263(_ent(_in((i 2))))))
		(_port(_int aclr -3 0 32264(_ent(_in((i 2))))))
		(_port(_int sset -3 0 32265(_ent(_in((i 2))))))
		(_port(_int sclr -3 0 32266(_ent(_in((i 2))))))
		(_port(_int oe -3 0 32267(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1210 0 32268(_array -3((_dto c 9 i 0)))))
		(_port(_int dataout 9 0 32268(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1212 0 32269(_array -3((_dto c 10 i 0)))))
		(_port(_int oe_out 10 0 32269(_ent(_out))))
		(_cnst(_int INVERT_DATAOUT -4 0 32278(_arch gms(_code 11))))
		(_cnst(_int IS_STRATIXIII -4 0 32280(_arch gms(_code 12))))
		(_cnst(_int IS_STRATIX -4 0 32281(_arch gms(_code 13))))
		(_cnst(_int IS_MAXII -4 0 32282(_arch gms(_code 14))))
		(_sig(_int outclock_dly -3 0 32285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32286(_array -3((_dto c 15 i 0)))))
		(_sig(_int dataout_h 11 0 32286(_arch(_uni((_others(i 2)))))))
		(_sig(_int dataout_l 11 0 32287(_arch(_uni((_others(i 2)))))))
		(_sig(_int oe_rgd -3 0 32288(_arch(_uni((i 2))))))
		(_sig(_int oe_reg_ext -3 0 32289(_arch(_uni((i 2))))))
		(_sig(_int stratix_oe -3 0 32290(_arch(_uni))))
		(_sig(_int output_enable -3 0 32291(_arch(_uni))))
		(_var(_int need_init -4 0 32337(_prcs 5((i 1)))))
		(_prcs
			(MSG(_arch 0 0 32296(_prcs(_mon))))
			(line__32320(_arch 1 0 32320(_assignment(_alias((outclock_dly)(outclock)))(_simpleassign BUF)(_trgt(11))(_sens(2)))))
			(line__32323(_arch 2 0 32323(_assignment(_trgt(17))(_sens(8)(16)))))
			(line__32327(_arch 3 0 32327(_assignment(_trgt(16))(_sens(8)(14)(15)))))
			(line__32333(_arch 4 0 32333(_assignment(_trgt(10))(_sens(17)))))
			(REGS(_arch 5 0 32335(_prcs(_simple)(_trgt(12)(13)(14)(15))(_sens(2)(4)(5))(_read(0)(1)(3)(6)(7)(8)(14)))))
			(DATA_OUTPUT(_arch 6 0 32403(_prcs(_simple)(_trgt(9))(_sens(11)(12)(13)(17)))))
		)
		(_subprogram
			(_ext IS_VALID_FAMILY(2 76))
			(_ext FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO(2 75))
			(_ext FEATURE_FAMILY_STRATIXIII(2 31))
			(_ext FEATURE_FAMILY_STRATIX(2 42))
			(_ext FEATURE_FAMILY_MAXII(2 43))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_DEVICE_FAMILIES)))
	(_static
		(543516756 1952737655 1634738280 1701667186 544367988 1953723757 543515168 1634038375 544367988 1851877492 12320)
		(544434464 544501614 1635131489 543451500 1769366884 1713399139 1818848609 8569)
		(33)
		(1634166093 1668183398 1852795252 1953259808 1869177956 1953853279 544434464 544501614 1886418291 1702130287 1852383332 32)
		(20047)
		(1229407570 1380275283 17477)
		(4605519)
	)
	(_model . behave 16 -1)
)
V 000047 55 8469          1711853936550 struct
(_unit VHDL(altddio_bidir 0 32442(struct 0 32497))
	(_version vef)
	(_time 1711853936551 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 10121517434640064512044a481646154616121619)
	(_coverage d)
	(_ent
		(_time 1711853936540)
	)
	(_comp
		(altddio_in
			(_object
				(_gen(_int width -1 0 32501(_ent((i 1)))))
				(_type(_int ~STRING~13 0 32502(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int intended_device_family 16 0 32502(_ent(_string \"Stratix"\))))
				(_type(_int ~STRING~131 0 32503(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int power_up_high 17 0 32503(_ent(_string \"OFF"\))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32506(_array -3((_dto c 3 i 0)))))
				(_port(_int datain 18 0 32506(_ent (_in))))
				(_port(_int inclock -3 0 32507(_ent (_in))))
				(_port(_int inclocken -3 0 32508(_ent (_in((i 3))))))
				(_port(_int aset -3 0 32509(_ent (_in((i 2))))))
				(_port(_int aclr -3 0 32510(_ent (_in((i 2))))))
				(_port(_int sset -3 0 32511(_ent (_in((i 2))))))
				(_port(_int sclr -3 0 32512(_ent (_in((i 2))))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~133 0 32513(_array -3((_dto c 4 i 0)))))
				(_port(_int dataout_h 19 0 32513(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~135 0 32514(_array -3((_dto c 5 i 0)))))
				(_port(_int dataout_l 20 0 32514(_ent (_out))))
			)
		)
		(altddio_out
			(_object
				(_gen(_int width -1 0 32520(_ent((i 1)))))
				(_type(_int ~STRING~136 0 32521(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int power_up_high 16 0 32521(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~137 0 32522(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int intended_device_family 17 0 32522(_ent(_string \"Stratix"\))))
				(_type(_int ~STRING~138 0 32523(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int oe_reg 18 0 32523(_ent(_string \"UNUSED"\))))
				(_type(_int ~STRING~139 0 32524(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int extend_oe_disable 19 0 32524(_ent(_string \"UNUSED"\))))
				(_type(_int ~STRING~1310 0 32525(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int invert_output 20 0 32525(_ent(_string \"OFF"\))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1312 0 32528(_array -3((_dto c 6 i 0)))))
				(_port(_int datain_h 21 0 32528(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 32529(_array -3((_dto c 7 i 0)))))
				(_port(_int datain_l 22 0 32529(_ent (_in))))
				(_port(_int outclock -3 0 32530(_ent (_in))))
				(_port(_int outclocken -3 0 32531(_ent (_in((i 3))))))
				(_port(_int aset -3 0 32532(_ent (_in((i 2))))))
				(_port(_int aclr -3 0 32533(_ent (_in((i 2))))))
				(_port(_int sset -3 0 32534(_ent (_in((i 2))))))
				(_port(_int sclr -3 0 32535(_ent (_in((i 2))))))
				(_port(_int oe -3 0 32536(_ent (_in((i 3))))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 32537(_array -3((_dto c 8 i 0)))))
				(_port(_int dataout 23 0 32537(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 32538(_array -3((_dto c 9 i 0)))))
				(_port(_int oe_out 24 0 32538(_ent (_out))))
			)
		)
	)
	(_inst U1 0 32558(_comp altddio_in)
		(_gen
			((width)(_code 10))
			((intended_device_family)(_code 11))
			((power_up_high)(_code 12))
		)
		(_port
			((datain)(padio))
			((inclock)(inclock))
			((inclocken)(inclocken))
			((aset)(aset))
			((aclr)(aclr))
			((sset)(sset))
			((sclr)(sclr))
			((dataout_h)(dataout_h))
			((dataout_l)(dataout_l))
		)
		(_use(_ent . altddio_in)
			(_gen
				((width)(_code 13))
				((intended_device_family)(_code 14))
				((power_up_high)(_code 15))
			)
			(_port
				((datain)(datain))
				((inclock)(inclock))
				((inclocken)(inclocken))
				((aset)(aset))
				((aclr)(aclr))
				((sset)(sset))
				((sclr)(sclr))
				((dataout_h)(dataout_h))
				((dataout_l)(dataout_l))
			)
		)
	)
	(_inst U2 0 32576(_comp altddio_out)
		(_gen
			((width)(_code 16))
			((power_up_high)(_code 17))
			((intended_device_family)(_code 18))
			((oe_reg)(_code 19))
			((extend_oe_disable)(_code 20))
			((invert_output)(_code 21))
		)
		(_port
			((datain_h)(datain_h))
			((datain_l)(datain_l))
			((outclock)(outclock))
			((outclocken)(outclocken))
			((aset)(aset))
			((aclr)(aclr))
			((sset)(sset))
			((sclr)(sclr))
			((oe)(oe))
			((dataout)(padio))
			((oe_out)(oe_out))
		)
		(_use(_ent . altddio_out)
			(_gen
				((width)(_code 22))
				((power_up_high)(_code 23))
				((oe_reg)(_code 24))
				((extend_oe_disable)(_code 25))
				((invert_output)(_code 26))
				((intended_device_family)(_code 27))
			)
			(_port
				((datain_h)(datain_h))
				((datain_l)(datain_l))
				((outclock)(outclock))
				((outclocken)(outclocken))
				((aset)(aset))
				((aclr)(aclr))
				((sset)(sset))
				((sclr)(sclr))
				((oe)(oe))
				((dataout)(dataout))
				((oe_out)(oe_out))
			)
		)
	)
	(_object
		(_gen(_int width -1 0 32444(_ent gms)))
		(_type(_int ~STRING~12 0 32445(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int power_up_high 0 0 32445(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~121 0 32446(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int oe_reg 1 0 32446(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~122 0 32447(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int extend_oe_disable 2 0 32447(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~123 0 32448(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int implement_input_in_lcell 3 0 32448(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~124 0 32449(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int invert_output 4 0 32449(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~125 0 32450(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 5 0 32450(_ent(_string \"Stratix"\))))
		(_type(_int ~STRING~126 0 32451(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 6 0 32451(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~127 0 32452(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 7 0 32452(_ent(_string \"altddio_bidir"\))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 32455(_array -3((_dto c 28 i 0)))))
		(_port(_int datain_h 8 0 32455(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~129 0 32459(_array -3((_dto c 29 i 0)))))
		(_port(_int datain_l 9 0 32459(_ent(_in))))
		(_port(_int inclock -3 0 32463(_ent(_in((i 2))))))
		(_port(_int inclocken -3 0 32464(_ent(_in((i 3))))))
		(_port(_int outclock -3 0 32465(_ent(_in))))
		(_port(_int outclocken -3 0 32466(_ent(_in((i 3))))))
		(_port(_int aset -3 0 32467(_ent(_in((i 2))))))
		(_port(_int aclr -3 0 32468(_ent(_in((i 2))))))
		(_port(_int sset -3 0 32469(_ent(_in((i 2))))))
		(_port(_int sclr -3 0 32470(_ent(_in((i 2))))))
		(_port(_int oe -3 0 32471(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1211 0 32473(_array -3((_dto c 30 i 0)))))
		(_port(_int dataout_h 10 0 32473(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1213 0 32477(_array -3((_dto c 31 i 0)))))
		(_port(_int dataout_l 11 0 32477(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1215 0 32481(_array -3((_dto c 32 i 0)))))
		(_port(_int combout 12 0 32481(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1217 0 32484(_array -3((_dto c 33 i 0)))))
		(_port(_int oe_out 13 0 32484(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1219 0 32486(_array -3((_dto c 34 i 0)))))
		(_port(_int dqsundelayedout 14 0 32486(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1221 0 32490(_array -3((_dto c 35 i 0)))))
		(_port(_int padio 15 0 32490(_ent(_inout))))
		(_prcs
			(MSG(_arch 0 0 32545(_prcs(_mon))))
			(line__32600(_arch 1 0 32600(_assignment(_trgt(13))(_sens(16)))))
			(line__32601(_arch 2 0 32601(_assignment(_trgt(15))(_sens(16)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(543516756 1952737655 1634738280 1701667186 544367988 1953723757 543515168 1634038375 544367988 1851877492 12320)
	)
	(_model . struct 36 -1)
)
V 000049 55 8529          1711853936675 behavior
(_unit VHDL(stratixii_lvds_rx 0 32626(behavior 0 32666))
	(_version vef)
	(_time 1711853936676 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 8d8e8a82dddbdb9b8c8b88d894d6d48b848b8488db8bde)
	(_coverage d)
	(_ent
		(_time 1711853936640)
	)
	(_object
		(_gen(_int number_of_channels -1 0 32630(_ent gms)))
		(_gen(_int deserialization_factor -1 0 32631(_ent gms)))
		(_type(_int ~STRING~12 0 32632(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_mode 0 0 32632(_ent gms(_string \"OFF"\))))
		(_gen(_int data_align_rollover -1 0 32633 \10\ (_ent gms((i 10)))))
		(_type(_int ~STRING~121 0 32634(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lose_lock_on_one_change 1 0 32634(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~122 0 32635(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int reset_fifo_at_first_lock 2 0 32635(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~123 0 32636(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int x_on_bitslip 3 0 32636(_ent(_string \"ON"\))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~12 0 32641(_array -3((_dto c 13 i 0)))))
		(_port(_int rx_in 4 0 32641(_ent(_in))))
		(_port(_int rx_fastclk -3 0 32642(_ent(_in)(_event))))
		(_port(_int rx_enable -3 0 32643(_ent(_in((i 3))))))
		(_port(_int rx_locked -3 0 32644(_ent(_in))))
		(_port(_int rx_dpaclock -3 0 32645(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~125 0 32646(_array -3((_dto c 14 i 0)))))
		(_port(_int rx_reset 5 0 32646(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~127 0 32647(_array -3((_dto c 15 i 0)))))
		(_port(_int rx_dpll_reset 6 0 32647(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~129 0 32648(_array -3((_dto c 16 i 0)))))
		(_port(_int rx_dpll_hold 7 0 32648(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1211 0 32649(_array -3((_dto c 17 i 0)))))
		(_port(_int rx_dpll_enable 8 0 32649(_ent(_in((_others(i 3)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1213 0 32650(_array -3((_dto c 18 i 0)))))
		(_port(_int rx_fifo_reset 9 0 32650(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1215 0 32651(_array -3((_dto c 19 i 0)))))
		(_port(_int rx_channel_data_align 10 0 32651(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1217 0 32652(_array -3((_dto c 20 i 0)))))
		(_port(_int rx_cda_reset 11 0 32652(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor*number_of_channels-1~downto~0}~12 0 32655(_array -3((_dto c 21 i 0)))))
		(_port(_int rx_out 12 0 32655(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1219 0 32656(_array -3((_dto c 22 i 0)))))
		(_port(_int rx_dpa_locked 13 0 32656(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1221 0 32657(_array -3((_dto c 23 i 0)))))
		(_port(_int rx_cda_max 14 0 32657(_ent(_out((_others(i 2)))))))
		(_cnst(_int REGISTER_WIDTH -1 0 32669(_arch gms(_code 24))))
		(_cnst(_int MUX_WIDTH -1 0 32670(_arch((i 12)))))
		(_type(_int CHANNEL_CNT 0 32673(_array -4((_dto c 25 i 0)))))
		(_type(_int CHANNEL_BOOL 0 32674(_array -5((_dto c 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32675(_array -3((_dto i 5 i 0)))))
		(_type(_int DPA_FIFO_RAM 0 32675(_array 17((_dto c 27 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{MUX_WIDTH-1~downto~0}~13 0 32676(_array -3((_dto i 11 i 0)))))
		(_type(_int BITSLIP_REG_CHAIN 0 32676(_array 19((_dto c 28 i 0)))))
		(_sig(_int fifo_write_clk -3 0 32682(_arch(_uni((i 2)))(_event))))
		(_sig(_int fifo_read_clk -3 0 32683(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_zero -3 0 32685(_arch(_uni((i 2))))))
		(_sig(_int enable0_reg -3 0 32687(_arch(_uni((i 2))))))
		(_sig(_int enable_negedge_count -5 0 32688(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{REGISTER_WIDTH-1~downto~0}~13 0 32690(_array -3((_dto c 29 i 0)))))
		(_sig(_int rx_shift_reg 21 0 32690(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_parallel_load_reg 21 0 32691(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13 0 32693(_array -3((_dto c 30 i 0)))))
		(_sig(_int rx_in_reg 22 0 32693(_arch(_uni((_others(i 2)))))))
		(_sig(_int fifo_out_sync_reg 22 0 32694(_arch(_uni((_others(i 2)))))))
		(_sig(_int bitslip_mux_out 22 0 32695(_arch(_uni((_others(i 2)))))))
		(_sig(_int dpa_in 22 0 32696(_arch(_uni((_others(i 2)))))))
		(_sig(_int retime_data 22 0 32697(_arch(_uni((_others(i 2)))))))
		(_sig(_int dpll_lock 22 0 32698(_arch(_uni((_others(i 2)))))))
		(_sig(_int dpll_first_lock 22 0 32699(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_channel_data_align_pre 22 0 32700(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_side_sync_reset 22 0 32701(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_side_sync_reset 22 0 32702(_arch(_uni((_others(i 2)))))))
		(_sig(_int ram_array 18 0 32704(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int dpa_fifo_in 22 0 32706(_arch(_uni((_others(i 2)))))))
		(_sig(_int dpa_fifo_out 22 0 32707(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_in_reg_clk -3 0 32708(_arch(_uni((i 2)))(_event))))
		(_sig(_int rx_bload -3 0 32709(_arch(_uni((i 2))))))
		(_var(_int start_corrupt_bits 16 0 32755(_prcs 10((_others(i 0))))))
		(_var(_int num_corrupt_bits 15 0 32756(_prcs 10((_others(i 0))))))
		(_var(_int bitslip_count 15 0 32757(_prcs 10((_others(i 0))))))
		(_var(_int shift_reg_chain 20 0 32758(_prcs 10((_others(_others(i 2)))))))
		(_var(_int wrPtr 15 0 32819(_prcs 11((_others(i 0))))))
		(_var(_int rdPtr 15 0 32820(_prcs 11((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~136 0 32821(_array -3((_dto c 31 i 0)))))
		(_var(_int fifo_in_sync_reg 23 0 32821(_prcs 11((_others(i 2))))))
		(_var(_int dpll_clk_count 15 0 32876(_prcs 12((_others(i 0))))))
		(_var(_int init -5 0 32877(_prcs 12((i 1)))))
		(_prcs
			(line__32714(_arch 0 0 32714(_assignment(_trgt(12))(_sens(21)))))
			(line__32715(_arch 1 0 32715(_assignment(_trgt(33))(_sens(26)))))
			(line__32716(_arch 2 0 32716(_assignment(_trgt(34))(_sens(23)))))
			(line__32717(_arch 3 0 32717(_assignment(_alias((fifo_write_clk)(rx_fastclk)))(_simpleassign BUF)(_trgt(15))(_sens(1)))))
			(line__32718(_arch 4 0 32718(_assignment(_alias((fifo_read_clk)(rx_fastclk)))(_simpleassign BUF)(_trgt(16))(_sens(1)))))
			(line__32719(_arch 5 0 32719(_assignment(_alias((rx_in_reg_clk)(rx_fastclk)))(_simpleassign BUF)(_trgt(35))(_sens(1)))))
			(line__32720(_arch 6 0 32720(_assignment(_trgt(13))(_sens(27)))))
			(line__32721(_arch 7 0 32721(_assignment(_alias((rx_bload)(enable0_reg)))(_simpleassign BUF)(_trgt(36))(_sens(18)))))
			(STRATIXII_DESER(_arch 8 0 32726(_prcs(_simple)(_trgt(18)(20)(21))(_sens(1))(_read(20)(24)(36)(2)))))
			(IN_SYNC_REGISTER(_arch 9 0 32746(_prcs(_simple)(_trgt(22))(_sens(35))(_read(0)))))
			(STRATIXII_BITSLIP(_arch 10 0 32754(_prcs(_simple)(_trgt(24)(29)(14))(_sens(1)(11))(_read(22)(29)(34)(8)(10)))))
			(STRATIXII_DPA_FIFO(_arch 11 0 32818(_prcs(_simple)(_trgt(23)(30)(31)(32))(_sens(15)(16)(5))(_read(28)(30)(31)(32)(33)(9)))))
			(STRATIXII_DPA_BLOCK(_arch 12 0 32875(_prcs(_simple)(_trgt(25)(26)(27)(28))(_sens(1)(5))(_mon)(_read(25)(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_split (20)(14)(24)(29)(32)(23)(30)(31)(27)(25)(26)(28)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(20047)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(541151300 1935763536 1920213093 1768645473 1763731310 1869488243 1869422708 1701602660 1629498468 1864393838 543515502 1801678700 539780197 541151300 1819044215 1852793632 1970170228 1869881445 1668246560 1853169771 543975796 543516788 1954047342 1936028192 1763734629 1935745139 1953654131 539911269 1634036816 1914725747 1919247973 544175136 543516788 1769366884 1746953571 1650749025 543911791 544370534 1953658214 544367976 1635018084 779316329)
	)
	(_model . behavior 32 -1)
)
V 000049 55 7198          1711853936741 behavior
(_unit VHDL(flexible_lvds_rx 0 32932(behavior 0 32970))
	(_version vef)
	(_time 1711853936742 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code cccece99cc9b9ddbc4cbc299de96cecac9c99aca9fcbca)
	(_coverage d)
	(_ent
		(_time 1711853936694)
	)
	(_object
		(_gen(_int number_of_channels -1 0 32936(_ent gms)))
		(_gen(_int deserialization_factor -1 0 32937(_ent gms)))
		(_gen(_int use_extra_ddio_register -2 0 32938 \true\ (_ent gms((i 1)))))
		(_gen(_int use_extra_pll_clk -2 0 32939 \false\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 32940(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int buffer_implementation 0 0 32940(_ent gms(_string \"RAM"\))))
		(_type(_int ~STRING~121 0 32941(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int registered_data_align_input 1 0 32941(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~122 0 32942(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int use_external_pll 2 0 32942(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~123 0 32943(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int registered_output 3 0 32943(_ent(_string \"OFF"\))))
		(_gen(_int add_latency -2 0 32944 \true\ (_ent gms((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~12 0 32950(_array -4((_dto c 17 i 0)))))
		(_port(_int rx_in 4 0 32950(_ent(_in))))
		(_port(_int rx_fastclk -4 0 32951(_ent(_in)(_event))))
		(_port(_int rx_slowclk -4 0 32952(_ent(_in)(_event))))
		(_port(_int rx_syncclk -4 0 32953(_ent(_in)(_event))))
		(_port(_int pll_areset -4 0 32954(_ent(_in))))
		(_port(_int rx_data_reset -4 0 32955(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~125 0 32956(_array -4((_dto c 18 i 0)))))
		(_port(_int rx_data_align 5 0 32956(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~127 0 32957(_array -4((_dto c 19 i 0)))))
		(_port(_int rx_cda_reset 6 0 32957(_ent(_in))))
		(_port(_int rx_locked -4 0 32958(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor*number_of_channels-1~downto~0}~12 0 32961(_array -4((_dto c 20 i 0)))))
		(_port(_int rx_out 7 0 32961(_ent(_out))))
		(_cnst(_int REGISTER_WIDTH -1 0 33005(_arch gms(_code 21))))
		(_cnst(_int LATENCY -1 0 33006(_arch gms(_code 22))))
		(_cnst(_int NUM_OF_SYNC_STAGES -1 0 33007(_arch gms(_code 23))))
		(_type(_int CHANNEL_CNT 0 33010(_array -5((_dto c 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13 0 33011(_array -4((_dto c 25 i 0)))))
		(_type(_int DFFPIPE 0 33011(_array 9((_dto c 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{REGISTER_WIDTH-1~downto~0}~13 0 33017(_array -4((_dto c 27 i 0)))))
		(_sig(_int rx_shift_reg 11 0 33017(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_shift_reg1 11 0 33018(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_shift_reg2 11 0 33019(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_sync_reg1 11 0 33020(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_sync_reg2 11 0 33021(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_sync_reg1_buf1 11 0 33022(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_sync_reg1_buf1_pipe 11 0 33023(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_sync_reg2_buf1 11 0 33024(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_sync_reg1_buf2 11 0 33025(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_sync_reg1_buf2_pipe 11 0 33026(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_sync_reg2_buf2 11 0 33027(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_out_odd 11 0 33028(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_out_odd_mode 11 0 33029(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_out_reg 11 0 33030(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_out_int 11 0 33031(_arch(_uni((_others(i 2)))))))
		(_sig(_int h_int_reg 11 0 33032(_arch(_uni((_others(i 2)))))))
		(_sig(_int l_int_reg 11 0 33033(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~132 0 33034(_array -4((_dto c 28 i 0)))))
		(_sig(_int ddio_h_reg 12 0 33034(_arch(_uni((_others(i 2)))))))
		(_sig(_int ddio_l_reg 12 0 33035(_arch(_uni((_others(i 2)))))))
		(_sig(_int datain_h_reg 12 0 33036(_arch(_uni((_others(i 2)))))))
		(_sig(_int datain_l_reg 12 0 33037(_arch(_uni((_others(i 2)))))))
		(_sig(_int datain_l_latch 12 0 33038(_arch(_uni((_others(i 2)))))))
		(_sig(_int select_bit -4 0 33039(_arch(_uni((i 2))))))
		(_sig(_int sync_clock -4 0 33040(_arch(_uni((i 2)))(_event))))
		(_sig(_int rx_data_align_reg 12 0 33041(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_data_align_int 12 0 33042(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_data_align_clk -4 0 33043(_arch(_uni((i 2)))(_event))))
		(_sig(_int int_bitslip_reg 12 0 33044(_arch(_uni((_others(i 2)))))))
		(_sig(_int bitslip_count 8 0 33045(_arch(_uni((_others(i 0)))))))
		(_sig(_int rx_reg_clk -4 0 33046(_arch(_uni((i 2)))(_event))))
		(_var(_int datain_h_reg_int 10 0 33077(_prcs 5((_others(_others(i 2)))))))
		(_var(_int datain_l_reg_int 10 0 33078(_prcs 5((_others(_others(i 2)))))))
		(_var(_int pipe_ptr -1 0 33079(_prcs 5((i 0)))))
		(_prcs
			(line__33051(_arch 0 0 33051(_assignment(_trgt(24))(_sens(10)(15)(17)(21)(32)))))
			(line__33056(_arch 1 0 33056(_assignment(_trgt(9))(_sens(23)(24)))))
			(line__33059(_arch 2 0 33059(_assignment(_trgt(39))(_sens(2)))))
			(line__33062(_arch 3 0 33062(_assignment(_trgt(36))(_sens(33)(2)(3)))))
			(line__33066(_arch 4 0 33066(_assignment(_trgt(35))(_sens(34)(6)))))
			(DDIO_IN(_arch 5 0 33076(_prcs(_simple)(_trgt(27)(28)(29)(30)(31))(_sens(1)(4)(5))(_read(27)(28)(31)(0)))))
			(BITSLIP_CNT(_arch 6 0 33128(_prcs(_simple)(_trgt(38))(_sens(1)(7))(_read(35)(37)(38)))))
			(DATA_ALIGN_REG(_arch 7 0 33141(_prcs(_simple)(_trgt(34))(_sens(36))(_read(6)))))
			(BITSLIP_REG(_arch 8 0 33148(_prcs(_simple)(_trgt(37))(_sens(1))(_read(35)))))
			(SHIFTREG(_arch 9 0 33156(_prcs(_simple)(_trgt(10)(11)(12)(25)(26))(_sens(1)(4)(5))(_read(10)(11)(12)(25)(26)(29)(30)(38)))))
			(BIT_SELECT(_arch 10 0 33240(_prcs(_simple)(_trgt(13)(14)(19)(21)(22))(_sens(2)(4)(5))(_read(11)(12)(16)(17)(18)(19)(20)(22)(32)))))
			(line__33271(_arch 11 0 33271(_prcs(_simple)(_trgt(32)(33))(_sens(2))(_read(32)(33)))))
			(SYNC_REG(_arch 12 0 33279(_prcs(_simple)(_trgt(15)(16)(17))(_sens(33)(4)(5))(_read(13)(14)(15)))))
			(SYNC_REG2(_arch 13 0 33292(_prcs(_simple)(_trgt(18)(20))(_sens(3)(4)(5))(_read(13)(14)))))
			(OUTPUT_REG(_arch 14 0 33303(_prcs(_simple)(_trgt(23))(_sens(39)(4)(5))(_read(24)))))
		)
		(_subprogram
			(_int get_latency 15 0 32973(_arch(_func -1 -1)))
			(_int get_num_of_sync_stages 16 0 32982(_arch(_func -1 -1)))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (38)(10)(25)(26)(11)(12)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(5789005)
		(20047)
		(4605519)
		(5062994)
		(5457228)
	)
	(_model . behavior 29 -1)
)
V 000049 55 4749          1711853936778 behavior
(_unit VHDL(stratixiii_lvds_rx_dpa 0 33335(behavior 0 33368))
	(_version vef)
	(_time 1711853936779 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code faf9fdabafacacecadf4eea0a2fdf2fcf3fcf3fcf3)
	(_coverage d)
	(_ent
		(_time 1711853936759)
	)
	(_generate STRATIXIII_PPM_OFFSET 0 33540(_if 12)
		(_object
			(_var(_int initial -6 0 33545(_prcs 0((i 1)))))
			(_prcs
				(line__33544(_arch 10 0 33544(_prcs(_simple)(_trgt(12)(13)(19)(20))(_sens(1)(3)(4))(_read(12)(13)(20)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 33339(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_soft_cdr_mode 0 0 33339(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~121 0 33340(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sim_dpa_is_negative_ppm_drift 1 0 33340(_ent gms(_string \"OFF"\))))
		(_gen(_int sim_dpa_net_ppm_variation -2 0 33341 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~122 0 33342(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_align_to_rising_edge_only 2 0 33342(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~123 0 33343(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_initial_phase_selection 3 0 33343(_ent(_string \"OFF"\))))
		(_gen(_int dpa_initial_phase_value -2 0 33344 \0\ (_ent gms((i 0)))))
		(_port(_int rx_in -3 0 33349(_ent(_in))))
		(_port(_int rx_fastclk -3 0 33350(_ent(_in)(_event))))
		(_port(_int rx_enable -3 0 33351(_ent(_in))))
		(_port(_int rx_dpa_reset -3 0 33352(_ent(_in))))
		(_port(_int rx_dpa_hold -3 0 33353(_ent(_in))))
		(_port(_int rx_out -3 0 33356(_ent(_out((i 2))))))
		(_port(_int rx_dpa_clk -3 0 33357(_ent(_out((i 2))))))
		(_port(_int rx_dpa_loaden -3 0 33358(_ent(_out((i 2))))))
		(_port(_int rx_dpa_locked -3 0 33359(_ent(_out((i 2))))))
		(_cnst(_int INITIAL_PHASE_SELECT -2 0 33386(_arch gms(_code 13))))
		(_cnst(_int PHASE_NUM -2 0 33387(_arch((i 8)))))
		(_type(_int PHASE_TAP 0 33390(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{PHASE_NUM-1~downto~0}~13 0 33393(_array -3((_dto i 7 i 0)))))
		(_sig(_int dpa_clk_tmp 5 0 33393(_arch(_uni))))
		(_sig(_int dpa_loaden 5 0 33394(_arch(_uni((_others(i 2)))))))
		(_sig(_int dpa_dataout_tmp 5 0 33395(_arch(_uni((_others(i 2)))))))
		(_sig(_int ppm_offset -4 0 33396(_arch(_uni((i 0))))))
		(_sig(_int count -4 0 33397(_arch(_uni((i 0))))))
		(_sig(_int rx_in_reg0 -3 0 33398(_arch(_uni((i 2))))))
		(_sig(_int rx_in_reg1 -3 0 33399(_arch(_uni((i 2))))))
		(_sig(_int dpa_locked_tmp -3 0 33400(_arch(_uni((i 2))))))
		(_sig(_int first_clkin_edge_detect -3 0 33401(_arch(_uni((i 2))))))
		(_sig(_int reg_clk -3 0 33402(_arch(_uni)(_event))))
		(_sig(_int counter_reset_value -4 0 33403(_arch(_uni))))
		(_sig(_int count_value -4 0 33404(_arch(_uni))))
		(_sig(_int clk_period -5 0 33405(_arch(_uni((ps 0))))))
		(_sig(_int last_clk_period -5 0 33406(_arch(_uni((ps 0))))))
		(_sig(_int last_clkin_edge -5 0 33407(_arch(_uni((ps 0))))))
		(_sig(_int j -4 0 33408(_arch(_uni))))
		(_var(_int clk_period_tmp -5 0 33423(_prcs 2((ps 0)))))
		(_prcs
			(line__33414(_arch 0 0 33414(_assignment(_trgt(7))(_sens(10(_object 6)))(_read(10(_object 6))))))
			(line__33417(_arch 1 0 33417(_assignment(_trgt(18))(_sens(9(_object 6)))(_read(9(_object 6))))))
			(line__33422(_arch 2 0 33422(_prcs(_simple)(_trgt(16)(17)(22)(23))(_sens(1))(_read(17)(22)(23)))))
			(line__33445(_arch 3 0 33445(_prcs(_simple)(_trgt(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(1))(_read(21)))))
			(line__33458(_arch 4 0 33458(_prcs(_simple)(_trgt(10(7))(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0)))(_sens(2))(_read(21)))))
			(line__33472(_arch 5 0 33472(_prcs(_simple)(_trgt(11(7))(11(6))(11(5))(11(4))(11(3))(11(2))(11(1))(11(0)))(_sens(15))(_read(21)))))
			(line__33484(_arch 6 0 33484(_prcs(_simple)(_trgt(14)(15))(_sens(18))(_read(0)(14)))))
			(line__33492(_arch 7 0 33492(_prcs(_simple)(_trgt(5))(_sens(3)(11)(12))(_read(21)))))
			(line__33511(_arch 8 0 33511(_prcs(_simple)(_trgt(6))(_sens(3)(9)(12))(_read(21)))))
			(line__33530(_arch 9 0 33530(_prcs(_simple)(_trgt(8))(_sens(3)(16)))))
		)
		(_subprogram
			(_int get_initial_phase_select 11 0 33372(_arch(_func -2 -2)))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(20047)
		(4605519)
	)
	(_model . behavior 14 -1)
)
V 000049 55 1320          1711853936794 behavior
(_unit VHDL(stratixv_local_clk_divider 0 33609(behavior 0 33628))
	(_version vef)
	(_time 1711853936795 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 0a090c0d5f5c5c1c0f051e50520d020d0c0f5c0c59)
	(_coverage d)
	(_ent
		(_time 1711853936790)
	)
	(_object
		(_gen(_int clk_divide_by -1 0 33613 \4\ (_ent gms((i 4)))))
		(_port(_int clkin -2 0 33618(_ent(_in)(_event))))
		(_port(_int lloaden -2 0 33620(_ent(_out((i 2))))))
		(_sig(_int lloaden_tmp -2 0 33637(_arch(_uni((i 2))))))
		(_sig(_int cnt -3 0 33638(_arch(_uni((i 0))))))
		(_sig(_int count -3 0 33639(_arch(_uni((i 0))))))
		(_prcs
			(line__33645(_arch 0 0 33645(_assignment(_alias((lloaden)(lloaden_tmp)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
			(line__33649(_arch 1 0 33649(_prcs(_simple)(_trgt(4))(_sens(0)))))
			(line__33657(_arch 2 0 33657(_prcs(_simple)(_trgt(3))(_sens(0))(_read(3)(4)))))
			(line__33671(_arch 3 0 33671(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . behavior 4 -1)
)
V 000049 55 15425         1711853936843 behavior
(_unit VHDL(stratixiii_lvds_rx_channel 0 33707(behavior 0 33762))
	(_version vef)
	(_time 1711853936844 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 393a3f3d346f6f2f383f6b392062603f303f303f303c6f)
	(_coverage d)
	(_ent
		(_time 1711853936805)
	)
	(_comp
		(stratixiii_lvds_rx_dpa
			(_object
				(_type(_int ~STRING~13 0 33838(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_soft_cdr_mode 18 0 33838(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~131 0 33839(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int sim_dpa_is_negative_ppm_drift 19 0 33839(_ent(_string \"OFF"\))))
				(_gen(_int sim_dpa_net_ppm_variation -1 0 33840(_ent((i 0)))))
				(_type(_int ~STRING~132 0 33841(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_dpa_align_to_rising_edge_only 20 0 33841(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~133 0 33842(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_dpa_initial_phase_selection 21 0 33842(_ent(_string \"OFF"\))))
				(_gen(_int dpa_initial_phase_value -1 0 33843(_ent((i 0)))))
				(_port(_int rx_in -5 0 33846(_ent (_in))))
				(_port(_int rx_fastclk -5 0 33847(_ent (_in))))
				(_port(_int rx_enable -5 0 33848(_ent (_in((i 3))))))
				(_port(_int rx_dpa_reset -5 0 33849(_ent (_in))))
				(_port(_int rx_dpa_hold -5 0 33850(_ent (_in))))
				(_port(_int rx_out -5 0 33851(_ent (_out((i 2))))))
				(_port(_int rx_dpa_clk -5 0 33852(_ent (_out((i 2))))))
				(_port(_int rx_dpa_loaden -5 0 33853(_ent (_out((i 2))))))
				(_port(_int rx_dpa_locked -5 0 33854(_ent (_out((i 2))))))
			)
		)
		(stratixv_local_clk_divider
			(_object
				(_gen(_int clk_divide_by -1 0 33860(_ent((i 4)))))
				(_port(_int clkin -5 0 33863(_ent (_in))))
				(_port(_int lloaden -5 0 33864(_ent (_out((i 2))))))
			)
		)
	)
	(_generate STRATIXIII_DPA 0 33904(_if 29)
		(_inst dpa_block 0 33907(_comp stratixiii_lvds_rx_dpa)
			(_gen
				((enable_soft_cdr_mode)(_code 30))
				((sim_dpa_is_negative_ppm_drift)(_code 31))
				((sim_dpa_net_ppm_variation)(_code 32))
				((enable_dpa_align_to_rising_edge_only)(_code 33))
				((enable_dpa_initial_phase_selection)(_code 34))
				((dpa_initial_phase_value)(_code 35))
			)
			(_port
				((rx_in)(rx_in_wire))
				((rx_fastclk)(rx_dpaclock_wire))
				((rx_enable)(rx_enable))
				((rx_dpa_reset)(rx_reset))
				((rx_dpa_hold)(rx_dpll_hold))
				((rx_out)(retime_data))
				((rx_dpa_clk)(dpa_clock))
				((rx_dpa_loaden)(dpa_loaden))
				((rx_dpa_locked)(dpa_locked))
			)
			(_use(_ent . stratixiii_lvds_rx_dpa)
				(_gen
					((enable_soft_cdr_mode)(_code 36))
					((sim_dpa_is_negative_ppm_drift)(_code 37))
					((sim_dpa_net_ppm_variation)(_code 38))
					((enable_dpa_align_to_rising_edge_only)(_code 39))
					((enable_dpa_initial_phase_selection)(_code 40))
					((dpa_initial_phase_value)(_code 41))
				)
				(_port
					((rx_in)(rx_in))
					((rx_fastclk)(rx_fastclk))
					((rx_enable)(rx_enable))
					((rx_dpa_reset)(rx_dpa_reset))
					((rx_dpa_hold)(rx_dpa_hold))
					((rx_out)(rx_out))
					((rx_dpa_clk)(rx_dpa_clk))
					((rx_dpa_loaden)(rx_dpa_loaden))
					((rx_dpa_locked)(rx_dpa_locked))
				)
			)
		)
	)
	(_generate STRATIXV_RX_LOCAL_CLK_DIVIDER 0 33930(_if 42)
		(_inst rx_local_clk_divider 0 33933(_comp stratixv_local_clk_divider)
			(_gen
				((clk_divide_by)(_code 43))
			)
			(_port
				((clkin)(fast_clock))
				((lloaden)(local_clk_div_lloaden))
			)
			(_use(_ent . stratixv_local_clk_divider)
				(_gen
					((clk_divide_by)(_code 44))
				)
			)
		)
	)
	(_generate STRATIXIII_FWDCLK 0 33977(_if 45)
		(_object
			(_var(_int div_clk_count_pos -3 0 33982(_prcs 0((i 0)))))
			(_var(_int div_clk_count_neg -3 0 33983(_prcs 0((i 0)))))
			(_prcs
				(line__33981(_arch 23 0 33981(_prcs(_simple)(_trgt(44)(52))(_sens(48)))))
			)
		)
	)
	(_generate STRATIXIII_DPA_FIFO 0 34088(_if 46)
		(_object
			(_var(_int wrPtr -3 0 34094(_prcs 0((i 0)))))
			(_var(_int rdPtr -3 0 34095(_prcs 0((i 3)))))
			(_var(_int fifo_in_sync_reg -5 0 34096(_prcs 0((i 2)))))
			(_prcs
				(DPA_FIFO(_arch 25 0 34093(_prcs(_simple)(_trgt(29)(36)(37)(38))(_sens(18)(19)(59)(5))(_read(36)(37)(38)(39)))))
			)
		)
		(_split (38)
		)
	)
	(_object
		(_gen(_int deserialization_factor -1 0 33711(_ent gms)))
		(_type(_int ~STRING~12 0 33712(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_mode 0 0 33712(_ent gms(_string \"OFF"\))))
		(_gen(_int data_align_rollover -1 0 33713 \10\ (_ent gms((i 10)))))
		(_type(_int ~STRING~121 0 33714(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lose_lock_on_one_change 1 0 33714(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~122 0 33715(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int reset_fifo_at_first_lock 2 0 33715(_ent(_string \"ON"\))))
		(_type(_int ~STRING~123 0 33716(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int x_on_bitslip 3 0 33716(_ent(_string \"ON"\))))
		(_type(_int ~STRING~124 0 33717(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rx_align_data_reg 4 0 33717(_ent(_string \"RISING_EDGE"\))))
		(_type(_int ~STRING~125 0 33718(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_soft_cdr_mode 5 0 33718(_ent gms(_string \"OFF"\))))
		(_gen(_int sim_dpa_output_clock_phase_shift -3 0 33719 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~126 0 33720(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sim_dpa_is_negative_ppm_drift 6 0 33720(_ent(_string \"OFF"\))))
		(_gen(_int sim_dpa_net_ppm_variation -1 0 33721 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~127 0 33722(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_align_to_rising_edge_only 7 0 33722(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~128 0 33723(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_initial_phase_selection 8 0 33723(_ent(_string \"OFF"\))))
		(_gen(_int dpa_initial_phase_value -1 0 33724 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~129 0 33725(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int registered_output 9 0 33725(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~1210 0 33726(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_external_pll 10 0 33726(_ent(_string \"OFF"\))))
		(_gen(_int use_dpa_calibration -4 0 33727 \false\ (_ent gms((i 0)))))
		(_type(_int ~STRING~1211 0 33728(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_clock_pin_mode 11 0 33728(_ent gms(_string \"UNUSED"\))))
		(_gen(_int ARRIAII_RX_STYLE -4 0 33729 \false\ (_ent((i 0)))))
		(_gen(_int STRATIXV_RX_STYLE -4 0 33730 \false\ (_ent gms((i 0)))))
		(_port(_int rx_in -5 0 33735(_ent(_in))))
		(_port(_int rx_fastclk -5 0 33736(_ent(_in))))
		(_port(_int rx_slowclk -5 0 33737(_ent(_in)(_event))))
		(_port(_int rx_dpaclock -5 0 33738(_ent(_in((i 2))))))
		(_port(_int rx_enable -5 0 33739(_ent(_in))))
		(_port(_int rx_reset -5 0 33740(_ent(_in))))
		(_port(_int rx_dpll_reset -5 0 33741(_ent(_in))))
		(_port(_int rx_dpll_hold -5 0 33742(_ent(_in))))
		(_port(_int rx_dpll_enable -5 0 33743(_ent(_in))))
		(_port(_int rx_fifo_reset -5 0 33744(_ent(_in))))
		(_port(_int rx_channel_data_align -5 0 33745(_ent(_in))))
		(_port(_int rx_cda_reset -5 0 33746(_ent(_in))))
		(_port(_int rx_dpa_lock_reset -5 0 33747(_ent(_in))))
		(_port(_int rx_locked -5 0 33748(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor-1~downto~0}~12 0 33750(_array -5((_dto c 47 i 0)))))
		(_port(_int rx_out 12 0 33750(_ent(_out))))
		(_port(_int rx_dpa_locked -5 0 33751(_ent(_out((i 2))))))
		(_port(_int rx_cda_max -5 0 33752(_ent(_out((i 2))))))
		(_port(_int rx_divfwdclk -5 0 33753(_ent(_out((i 2))))))
		(_cnst(_int RAM_WIDTH -1 0 33765(_arch((i 6)))))
		(_cnst(_int MUX_WIDTH -1 0 33766(_arch((i 12)))))
		(_sig(_int fifo_write_clk -5 0 33774(_arch(_uni((i 2)))(_event))))
		(_sig(_int fifo_read_clk -5 0 33775(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_zero -5 0 33777(_arch(_uni((i 2))))))
		(_sig(_int enable0_reg -5 0 33779(_arch(_uni((i 2))))))
		(_sig(_int enable_negedge_count -4 0 33780(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor-1~downto~0}~13 0 33782(_array -5((_dto c 48 i 0)))))
		(_sig(_int rx_shift_reg 13 0 33782(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_parallel_load_reg 13 0 33783(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_out_reg 13 0 33784(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_dpa_sync_reg 13 0 33785(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_in_reg_pos -5 0 33787(_arch(_uni((i 2))))))
		(_sig(_int rx_in_reg_neg -5 0 33788(_arch(_uni((i 2))))))
		(_sig(_int fifo_out_sync_reg -5 0 33789(_arch(_uni((i 2))))))
		(_sig(_int bitslip_mux_out -5 0 33790(_arch(_uni((i 2))))))
		(_sig(_int dpa_in -5 0 33791(_arch(_uni((i 2))))))
		(_sig(_int retime_data -5 0 33792(_arch(_uni((i 2))))))
		(_sig(_int dpll_lock -5 0 33793(_arch(_uni((i 2))))))
		(_sig(_int dpll_first_lock -5 0 33794(_arch(_uni((i 2))))))
		(_sig(_int rx_channel_data_align_pre -5 0 33795(_arch(_uni((i 2))))))
		(_sig(_int write_side_sync_reset -5 0 33796(_arch(_uni((i 2))))))
		(_sig(_int read_side_sync_reset -5 0 33797(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{RAM_WIDTH-1~downto~0}~13 0 33799(_array -5((_dto i 5 i 0)))))
		(_sig(_int ram_array 14 0 33799(_arch(_uni((_others(i 2)))))))
		(_sig(_int dpa_fifo_in -5 0 33801(_arch(_uni((i 2))))))
		(_sig(_int dpa_fifo_out -5 0 33802(_arch(_uni((i 2))))))
		(_sig(_int rx_in_reg_clk -5 0 33803(_arch(_uni((i 2))))))
		(_sig(_int rx_bload -5 0 33804(_arch(_uni((i 2))))))
		(_sig(_int rx_enable_dly -5 0 33805(_arch(_uni((i 2))))))
		(_sig(_int load_enable_cdr -5 0 33806(_arch(_uni((i 2))))))
		(_sig(_int dpa_clock -5 0 33807(_arch(_uni((i 2))))))
		(_sig(_int dpa_locked -5 0 33808(_arch(_uni((i 2))))))
		(_sig(_int dpa_loaden -5 0 33809(_arch(_uni((i 2))))))
		(_sig(_int fast_clock -5 0 33810(_arch(_uni((i 2)))(_event))))
		(_sig(_int start_counter -5 0 33811(_arch(_uni((i 2))))))
		(_sig(_int rx_reg_clk -5 0 33812(_arch(_uni((i 2)))(_event))))
		(_sig(_int rx_dpa_sync_reg_clk -5 0 33813(_arch(_uni((i 2)))(_event))))
		(_sig(_int rx_divfwdclk_int -5 0 33814(_arch(_uni((i 2))))))
		(_sig(_int j -3 0 33815(_arch(_uni))))
		(_sig(_int lock_out_regr -5 0 33816(_arch(_uni((i 2))))))
		(_sig(_int pad_regr 13 0 33817(_arch(_uni((_others(i 2)))))))
		(_sig(_int extra_regr -5 0 33818(_arch(_uni((i 2))))))
		(_sig(_int in_bus_add 13 0 33819(_arch(_uni((_others(i 2)))))))
		(_sig(_int lock_out_reg_dly -5 0 33820(_arch(_uni((i 2))))))
		(_sig(_int fifo_reset_regr -5 0 33821(_arch(_uni((i 2))))))
		(_sig(_int int_pll_kick_reset -5 0 33822(_arch(_uni((i 2))))))
		(_sig(_int dpa_lock_fifo_reset -5 0 33823(_arch(_uni((i 2))))))
		(_sig(_int pll_locked -5 0 33824(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33825(_array -5((_dto i 1 i 0)))))
		(_sig(_int wire_lock_state_mc_d 15 0 33825(_arch(_uni))))
		(_sig(_int lock_state_mc 15 0 33826(_arch(_uni((_others(i 2)))))))
		(_sig(_int wire_lock_state_mc_ena 15 0 33827(_arch(_uni))))
		(_sig(_int dpaswitch -5 0 33828(_arch(_uni((i 2))))))
		(_sig(_int rx_in_wire -5 0 33829(_arch(_uni((i 2))))))
		(_sig(_int rx_dpaclock_wire -5 0 33830(_arch(_uni((i 2))))))
		(_sig(_int local_clk_div_lloaden -5 0 33831(_arch(_uni((i 2))))))
		(_var(_int start_corrupt_bits -4 0 34023(_prcs 23((i 0)))))
		(_var(_int num_corrupt_bits -3 0 34024(_prcs 23((i 0)))))
		(_var(_int bitslip_count -3 0 34025(_prcs 23((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{MUX_WIDTH-1~downto~0}~13 0 34026(_array -5((_dto i 11 i 0)))))
		(_var(_int shift_reg_chain 16 0 34026(_prcs 23((_others(i 2))))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 34152(_array -5((_dto i 8 i 0)))))
		(_var(_int accum_regr_temp 17 0 34152(_prcs 26((_others(i 2))))))
		(_var(_int int_accum_regr_temp -3 0 34153(_prcs 26)))
		(_prcs
			(line__33870(_arch 0 0 33870(_assignment(_trgt(14))(_sens(24)(25)))))
			(line__33872(_arch 1 0 33872(_assignment(_alias((rx_divfwdclk)(rx_divfwdclk_int)))(_simpleassign "not")(_trgt(17))(_sens(52)))))
			(line__33873(_arch 2 0 33873(_assignment(_alias((dpa_fifo_in)(retime_data)))(_simpleassign BUF)(_trgt(39))(_sens(32)))))
			(line__33874(_arch 3 0 33874(_assignment(_alias((dpa_fifo_out)(fifo_out_sync_reg)))(_simpleassign BUF)(_trgt(40))(_sens(29)))))
			(line__33875(_arch 4 0 33875(_assignment(_alias((fifo_write_clk)(dpa_clock)))(_simpleassign BUF)(_trgt(18))(_sens(45)))))
			(line__33876(_arch 5 0 33876(_assignment(_alias((fifo_read_clk)(rx_fastclk)))(_simpleassign BUF)(_trgt(19))(_sens(1)))))
			(line__33877(_arch 6 0 33877(_assignment(_alias((rx_in_reg_clk)(rx_fastclk)))(_simpleassign BUF)(_trgt(41))(_sens(1)))))
			(line__33878(_arch 7 0 33878(_assignment(_trgt(15))(_sens(58)(64(1))(64(0))))))
			(line__33880(_arch 8 0 33880(_assignment(_alias((rx_bload)(enable0_reg)))(_simpleassign BUF)(_trgt(42))(_sens(21)))))
			(line__33881(_arch 9 0 33881(_assignment(_trgt(43))(_sens(69)(4)))))
			(line__33883(_arch 10 0 33883(_assignment(_trgt(48))(_sens(45)(1)))))
			(line__33885(_arch 11 0 33885(_assignment(_trgt(50))(_sens(52)(2)))))
			(line__33887(_arch 12 0 33887(_assignment(_trgt(51))(_sens(52)))))
			(line__33889(_arch 13 0 33889(_assignment(_trgt(60))(_sens(64(1))(64(0))(12)))))
			(line__33891(_arch 14 0 33891(_assignment(_alias((pll_locked)(rx_locked)))(_simpleassign BUF)(_trgt(62))(_sens(13)))))
			(line__33892(_arch 15 0 33892(_assignment(_trgt(65(d_1_0)))(_sens(54)(58)(64(1))(64(0))(12)))))
			(line__33893(_arch 16 0 33893(_assignment(_trgt(63))(_sens(54)(58)(64(1))(64(0))(12)))))
			(line__33894(_arch 17 0 33894(_assignment(_trgt(66))(_sens(64(1))(64(0))))))
			(line__33896(_arch 18 0 33896(_assignment(_trgt(59))(_sens(46)(54)(58)(64(1))(64(0))(9)))))
			(line__33898(_arch 19 0 33898(_assignment(_trgt(67))(_sens(66)(0)))))
			(line__33900(_arch 20 0 33900(_assignment(_trgt(68))(_sens(1)(3)))))
			(IN_SYNC_REGISTER(_arch 21 0 33949(_prcs(_simple)(_trgt(27)(28))(_sens(48))(_read(67)))))
			(STRATIXIII_DESER(_arch 22 0 33959(_prcs(_simple)(_trgt(21)(23)(24))(_sens(48))(_read(23)(30)(42)(43)(44)))))
			(STRATIXIII_BITSLIP(_arch 24 0 34022(_prcs(_simple)(_trgt(30)(35)(16))(_sens(48)(11))(_read(27)(28)(32)(35)(40)(66)(8)(10)))))
			(OUTPUT_REGISTER(_arch 26 0 34128(_prcs(_simple)(_trgt(25))(_sens(50))(_read(24)(26)))))
			(DPA_SYNC_REGISTER(_arch 27 0 34139(_prcs(_simple)(_trgt(26))(_sens(51))(_read(24)))))
			(STRATIXIII_DPA_LOCKED(_arch 28 0 34151(_prcs(_simple)(_trgt(54)(55)(56)(57)(57(0))(58)(64(0))(64(1))(64(d_1_0)))(_sens(60)(62)(2)(5)(9))(_mon)(_read(24)(25)(54)(55)(56)(57)(63(0))(63(1))(65(0))(65(1))))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_split (55)(57)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(20047)
		(1230195026 1163872078 4540228)
		(33686018 514)
		(514)
		(4605519)
	)
	(_model . behavior 49 -1)
)
V 000049 55 12232         1711853936943 behavior
(_unit VHDL(stratixiii_lvds_rx 0 34233(behavior 0 34289))
	(_version vef)
	(_time 1711853936944 2024.03.30 19:58:56)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 9794919994c1c1819fc483cdcf909f919e919e919e)
	(_coverage d)
	(_ent
		(_time 1711853936934)
	)
	(_comp
		(stratixiii_lvds_rx_channel
			(_object
				(_gen(_int deserialization_factor -1 0 34297(_ent)))
				(_type(_int ~STRING~13 0 34298(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_dpa_mode 25 0 34298(_ent(_string \"OFF"\))))
				(_gen(_int data_align_rollover -1 0 34299(_ent((i 10)))))
				(_type(_int ~STRING~131 0 34300(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int lose_lock_on_one_change 26 0 34300(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~132 0 34301(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int reset_fifo_at_first_lock 27 0 34301(_ent(_string \"ON"\))))
				(_type(_int ~STRING~133 0 34302(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int x_on_bitslip 28 0 34302(_ent(_string \"ON"\))))
				(_type(_int ~STRING~134 0 34303(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int rx_align_data_reg 29 0 34303(_ent(_string \"RISING_EDGE"\))))
				(_type(_int ~STRING~135 0 34304(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_soft_cdr_mode 30 0 34304(_ent(_string \"OFF"\))))
				(_gen(_int sim_dpa_output_clock_phase_shift -3 0 34305(_ent((i 0)))))
				(_type(_int ~STRING~136 0 34306(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int sim_dpa_is_negative_ppm_drift 31 0 34306(_ent(_string \"OFF"\))))
				(_gen(_int sim_dpa_net_ppm_variation -1 0 34307(_ent((i 0)))))
				(_type(_int ~STRING~137 0 34308(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_dpa_align_to_rising_edge_only 32 0 34308(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~138 0 34309(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_dpa_initial_phase_selection 33 0 34309(_ent(_string \"OFF"\))))
				(_gen(_int dpa_initial_phase_value -1 0 34310(_ent((i 0)))))
				(_type(_int ~STRING~139 0 34311(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int registered_output 34 0 34311(_ent(_string \"ON"\))))
				(_type(_int ~STRING~1310 0 34312(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_clock_pin_mode 35 0 34312(_ent(_string \"UNUSED"\))))
				(_gen(_int use_dpa_calibration -4 0 34313(_ent((i 0)))))
				(_gen(_int ARRIAII_RX_STYLE -4 0 34314(_ent((i 0)))))
				(_gen(_int STRATIXV_RX_STYLE -4 0 34315(_ent((i 0)))))
				(_port(_int rx_in -5 0 34318(_ent (_in))))
				(_port(_int rx_fastclk -5 0 34319(_ent (_in))))
				(_port(_int rx_slowclk -5 0 34320(_ent (_in))))
				(_port(_int rx_enable -5 0 34321(_ent (_in((i 3))))))
				(_port(_int rx_dpaclock -5 0 34322(_ent (_in))))
				(_port(_int rx_reset -5 0 34323(_ent (_in))))
				(_port(_int rx_dpll_reset -5 0 34324(_ent (_in))))
				(_port(_int rx_dpll_hold -5 0 34325(_ent (_in))))
				(_port(_int rx_dpll_enable -5 0 34326(_ent (_in))))
				(_port(_int rx_fifo_reset -5 0 34327(_ent (_in))))
				(_port(_int rx_channel_data_align -5 0 34328(_ent (_in))))
				(_port(_int rx_cda_reset -5 0 34329(_ent (_in))))
				(_port(_int rx_dpa_lock_reset -5 0 34330(_ent (_in))))
				(_port(_int rx_locked -5 0 34331(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor-1~downto~0}~13 0 34332(_array -5((_dto c 0 i 0)))))
				(_port(_int rx_out 36 0 34332(_ent (_out))))
				(_port(_int rx_dpa_locked -5 0 34333(_ent (_out))))
				(_port(_int rx_cda_max -5 0 34334(_ent (_out))))
				(_port(_int rx_divfwdclk -5 0 34335(_ent (_out))))
			)
		)
	)
	(_generate STRATIXIII_RX_CHANNEL 0 34343(_for 24 )
		(_inst LVDS_CHANNEL 0 34346(_comp stratixiii_lvds_rx_channel)
			(_gen
				((deserialization_factor)(_code 1))
				((enable_dpa_mode)(_code 2))
				((data_align_rollover)(_code 3))
				((lose_lock_on_one_change)(_code 4))
				((reset_fifo_at_first_lock)(_code 5))
				((x_on_bitslip)(_code 6))
				((rx_align_data_reg)(_code 7))
				((enable_soft_cdr_mode)(_code 8))
				((sim_dpa_output_clock_phase_shift)(_code 9))
				((sim_dpa_is_negative_ppm_drift)(_code 10))
				((sim_dpa_net_ppm_variation)(_code 11))
				((enable_dpa_align_to_rising_edge_only)(_code 12))
				((enable_dpa_initial_phase_selection)(_code 13))
				((dpa_initial_phase_value)(_code 14))
				((registered_output)(_code 15))
				((enable_clock_pin_mode)(_code 16))
				((use_dpa_calibration)(_code 17))
				((ARRIAII_RX_STYLE)(_code 18))
				((STRATIXV_RX_STYLE)(_code 19))
			)
			(_port
				((rx_in)(rx_in(_object 20)))
				((rx_fastclk)(rx_fastclk))
				((rx_slowclk)(rx_slowclk))
				((rx_enable)(rx_enable))
				((rx_dpaclock)(rx_dpaclock))
				((rx_reset)(rx_reset(_object 20)))
				((rx_dpll_reset)(rx_dpll_reset(_object 20)))
				((rx_dpll_hold)(rx_dpll_hold(_object 20)))
				((rx_dpll_enable)(rx_dpll_enable(_object 20)))
				((rx_fifo_reset)(rx_fifo_reset(_object 20)))
				((rx_channel_data_align)(rx_channel_data_align(_object 20)))
				((rx_cda_reset)(rx_cda_reset(_object 20)))
				((rx_dpa_lock_reset)(rx_dpa_lock_reset(_object 20)))
				((rx_locked)(rx_locked))
				((rx_out)(rx_out(_range 20)))
				((rx_dpa_locked)(rx_dpa_locked(_object 20)))
				((rx_cda_max)(rx_cda_max(_object 20)))
				((rx_divfwdclk)(rx_divfwdclk(_object 20)))
			)
			(_use(_ent . stratixiii_lvds_rx_channel)
				(_gen
					((deserialization_factor)(_code 21))
					((enable_dpa_mode)(_code 22))
					((data_align_rollover)(_code 23))
					((lose_lock_on_one_change)(_code 24))
					((reset_fifo_at_first_lock)(_code 25))
					((x_on_bitslip)(_code 26))
					((rx_align_data_reg)(_code 27))
					((enable_soft_cdr_mode)(_code 28))
					((sim_dpa_output_clock_phase_shift)(_code 29))
					((sim_dpa_is_negative_ppm_drift)(_code 30))
					((sim_dpa_net_ppm_variation)(_code 31))
					((enable_dpa_align_to_rising_edge_only)(_code 32))
					((enable_dpa_initial_phase_selection)(_code 33))
					((dpa_initial_phase_value)(_code 34))
					((registered_output)(_code 35))
					((use_dpa_calibration)(_code 36))
					((enable_clock_pin_mode)(_code 37))
					((ARRIAII_RX_STYLE)(_code 38))
					((STRATIXV_RX_STYLE)(_code 39))
				)
				(_port
					((rx_in)(rx_in))
					((rx_fastclk)(rx_fastclk))
					((rx_slowclk)(rx_slowclk))
					((rx_dpaclock)(rx_dpaclock))
					((rx_enable)(rx_enable))
					((rx_reset)(rx_reset))
					((rx_dpll_reset)(rx_dpll_reset))
					((rx_dpll_hold)(rx_dpll_hold))
					((rx_dpll_enable)(rx_dpll_enable))
					((rx_fifo_reset)(rx_fifo_reset))
					((rx_channel_data_align)(rx_channel_data_align))
					((rx_cda_reset)(rx_cda_reset))
					((rx_dpa_lock_reset)(rx_dpa_lock_reset))
					((rx_locked)(rx_locked))
					((rx_out)(rx_out))
					((rx_dpa_locked)(rx_dpa_locked))
					((rx_cda_max)(rx_cda_max))
					((rx_divfwdclk)(rx_divfwdclk))
				)
			)
		)
		(_object
			(_cnst(_int i 24 0 34344(_arch)))
		)
	)
	(_object
		(_gen(_int number_of_channels -1 0 34237(_ent gms)))
		(_gen(_int deserialization_factor -1 0 34238(_ent gms)))
		(_type(_int ~STRING~12 0 34239(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_mode 0 0 34239(_ent(_string \"OFF"\))))
		(_gen(_int data_align_rollover -1 0 34240 \10\ (_ent((i 10)))))
		(_type(_int ~STRING~121 0 34241(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lose_lock_on_one_change 1 0 34241(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~122 0 34242(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int reset_fifo_at_first_lock 2 0 34242(_ent(_string \"ON"\))))
		(_type(_int ~STRING~123 0 34243(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int x_on_bitslip 3 0 34243(_ent(_string \"ON"\))))
		(_type(_int ~STRING~124 0 34244(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rx_align_data_reg 4 0 34244(_ent(_string \"RISING_EDGE"\))))
		(_type(_int ~STRING~125 0 34245(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_soft_cdr_mode 5 0 34245(_ent(_string \"OFF"\))))
		(_gen(_int sim_dpa_output_clock_phase_shift -3 0 34246 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~126 0 34247(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sim_dpa_is_negative_ppm_drift 6 0 34247(_ent(_string \"OFF"\))))
		(_gen(_int sim_dpa_net_ppm_variation -1 0 34248 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~127 0 34249(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_align_to_rising_edge_only 7 0 34249(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~128 0 34250(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_initial_phase_selection 8 0 34250(_ent(_string \"OFF"\))))
		(_gen(_int dpa_initial_phase_value -1 0 34251 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~129 0 34252(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int registered_output 9 0 34252(_ent(_string \"ON"\))))
		(_type(_int ~STRING~1210 0 34253(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_clock_pin_mode 10 0 34253(_ent(_string \"UNUSED"\))))
		(_gen(_int use_dpa_calibration -4 0 34254 \false\ (_ent((i 0)))))
		(_gen(_int ARRIAII_RX_STYLE -4 0 34255 \false\ (_ent((i 0)))))
		(_gen(_int STRATIXV_RX_STYLE -4 0 34256 \false\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~12 0 34261(_array -5((_dto c 40 i 0)))))
		(_port(_int rx_in 11 0 34261(_ent(_in))))
		(_port(_int rx_fastclk -5 0 34262(_ent(_in))))
		(_port(_int rx_slowclk -5 0 34263(_ent(_in))))
		(_port(_int rx_enable -5 0 34264(_ent(_in((i 3))))))
		(_port(_int rx_dpaclock -5 0 34265(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1212 0 34266(_array -5((_dto c 41 i 0)))))
		(_port(_int rx_reset 12 0 34266(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1214 0 34267(_array -5((_dto c 42 i 0)))))
		(_port(_int rx_dpll_reset 13 0 34267(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1216 0 34268(_array -5((_dto c 43 i 0)))))
		(_port(_int rx_dpll_hold 14 0 34268(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1218 0 34269(_array -5((_dto c 44 i 0)))))
		(_port(_int rx_dpll_enable 15 0 34269(_ent(_in((_others(i 3)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1220 0 34270(_array -5((_dto c 45 i 0)))))
		(_port(_int rx_fifo_reset 16 0 34270(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1222 0 34271(_array -5((_dto c 46 i 0)))))
		(_port(_int rx_channel_data_align 17 0 34271(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1224 0 34272(_array -5((_dto c 47 i 0)))))
		(_port(_int rx_cda_reset 18 0 34272(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1226 0 34273(_array -5((_dto c 48 i 0)))))
		(_port(_int rx_dpa_lock_reset 19 0 34273(_ent(_in((_others(i 2)))))))
		(_port(_int rx_locked -5 0 34274(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor*number_of_channels-1~downto~0}~12 0 34277(_array -5((_dto c 49 i 0)))))
		(_port(_int rx_out 20 0 34277(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1228 0 34278(_array -5((_dto c 50 i 0)))))
		(_port(_int rx_dpa_locked 21 0 34278(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1230 0 34279(_array -5((_dto c 51 i 0)))))
		(_port(_int rx_cda_max 22 0 34279(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1232 0 34280(_array -5((_dto c 52 i 0)))))
		(_port(_int rx_divfwdclk 23 0 34280(_ent(_out((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~number_of_channels-1~13 0 34344(_scalar (_to i 0 c 53))))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . behavior 54 -1)
)
V 000049 55 70921         1711853937155 behavior
(_unit VHDL(altlvds_rx 0 34428(behavior 0 34530))
	(_version vef)
	(_time 1711853937156 2024.03.30 19:58:57)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 717376702327216722702473652a237427767376797770)
	(_coverage d)
	(_ent
		(_time 1711853936964)
	)
	(_comp
		(MF_stratix_pll
			(_object
				(_type(_int ~STRING~1312 0 35044(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int pll_type 80 0 35044(_ent(_string \"lvds"\))))
				(_gen(_int inclk0_input_frequency -7 0 35045(_ent)))
				(_gen(_int inclk1_input_frequency -7 0 35046(_ent)))
				(_gen(_int valid_lock_multiplier -3 0 35047(_ent((i 1)))))
				(_type(_int ~STRING~1313 0 35048(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int simulation_type 81 0 35048(_ent(_string \"functional"\))))
				(_gen(_int clk0_multiply_by -7 0 35049(_ent((i 1)))))
				(_gen(_int clk0_divide_by -7 0 35050(_ent((i 1)))))
				(_type(_int ~STRING~1314 0 35051(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_phase_shift 82 0 35051(_ent(_string \"0"\))))
				(_gen(_int clk1_multiply_by -7 0 35052(_ent((i 1)))))
				(_gen(_int clk1_divide_by -7 0 35053(_ent((i 1)))))
				(_type(_int ~STRING~1315 0 35054(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_phase_shift 83 0 35054(_ent(_string \"0"\))))
				(_gen(_int clk2_multiply_by -7 0 35055(_ent((i 1)))))
				(_gen(_int clk2_divide_by -7 0 35056(_ent((i 1)))))
				(_type(_int ~STRING~1316 0 35057(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_phase_shift 84 0 35057(_ent(_string \"0"\))))
				(_type(_int ~STRING~1317 0 35058(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable0_counter 85 0 35058(_ent(_string \"l0"\))))
				(_type(_int ~STRING~1318 0 35059(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable1_counter 86 0 35059(_ent(_string \"l1"\))))
				(_type(_int ~STRING~1319 0 35060(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int family_name 87 0 35060(_ent(_string \"Stratix"\))))
				(_gen(_int m -3 0 35061(_ent((i 0)))))
				(_port(_int inclk 69 0 35064(_ent (_in((_others(i 2)))))))
				(_port(_int fbin -4 0 35065(_ent (_in((i 3))))))
				(_port(_int ena -4 0 35066(_ent (_in((i 3))))))
				(_port(_int clkswitch -4 0 35067(_ent (_in((i 2))))))
				(_port(_int areset -4 0 35068(_ent (_in((i 2))))))
				(_port(_int pfdena -4 0 35069(_ent (_in((i 3))))))
				(_port(_int clkena 70 0 35070(_ent (_in((_others(i 3)))))))
				(_port(_int extclkena 71 0 35071(_ent (_in((_others(i 3)))))))
				(_port(_int scanaclr -4 0 35072(_ent (_in((i 2))))))
				(_port(_int scandata -4 0 35073(_ent (_in((i 2))))))
				(_port(_int scanclk -4 0 35074(_ent (_in((i 2))))))
				(_port(_int comparator -4 0 35075(_ent (_in((i 2))))))
				(_port(_int clk 70 0 35076(_ent (_out))))
				(_port(_int locked -4 0 35077(_ent (_out))))
				(_port(_int enable0 -4 0 35078(_ent (_out))))
				(_port(_int enable1 -4 0 35079(_ent (_out))))
			)
		)
		(MF_stratixii_pll
			(_object
				(_type(_int ~STRING~1322 0 35084(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int operation_mode 80 0 35084(_ent(_string \"normal"\))))
				(_type(_int ~STRING~1323 0 35085(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int pll_type 81 0 35085(_ent(_string \"lvds"\))))
				(_gen(_int vco_multiply_by -3 0 35086(_ent((i 0)))))
				(_gen(_int vco_divide_by -3 0 35087(_ent((i 0)))))
				(_gen(_int inclk0_input_frequency -7 0 35088(_ent)))
				(_gen(_int inclk1_input_frequency -7 0 35089(_ent)))
				(_type(_int ~STRING~1324 0 35090(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int simulation_type 82 0 35090(_ent(_string \"functional"\))))
				(_gen(_int clk0_multiply_by -7 0 35091(_ent((i 1)))))
				(_gen(_int clk0_divide_by -7 0 35092(_ent((i 1)))))
				(_type(_int ~STRING~1325 0 35093(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_phase_shift 83 0 35093(_ent(_string \"0"\))))
				(_gen(_int clk1_multiply_by -7 0 35094(_ent((i 1)))))
				(_gen(_int clk1_divide_by -7 0 35095(_ent((i 1)))))
				(_type(_int ~STRING~1326 0 35096(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_phase_shift 84 0 35096(_ent(_string \"0"\))))
				(_gen(_int clk2_multiply_by -7 0 35097(_ent((i 1)))))
				(_gen(_int clk2_divide_by -7 0 35098(_ent((i 1)))))
				(_type(_int ~STRING~1327 0 35099(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_phase_shift 85 0 35099(_ent(_string \"0"\))))
				(_type(_int ~STRING~1328 0 35100(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int sclkout0_phase_shift 86 0 35100(_ent(_string \"0"\))))
				(_type(_int ~STRING~1329 0 35101(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable0_counter 87 0 35101(_ent(_string \"c0"\))))
				(_type(_int ~STRING~1330 0 35102(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable1_counter 88 0 35102(_ent(_string \"c1"\))))
				(_type(_int ~STRING~1331 0 35103(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int family_name 89 0 35103(_ent(_string \"Stratix II"\))))
				(_gen(_int m -3 0 35104(_ent((i 0)))))
				(_port(_int inclk 72 0 35107(_ent (_in((_others(i 2)))))))
				(_port(_int fbin -4 0 35108(_ent (_in((i 3))))))
				(_port(_int ena -4 0 35109(_ent (_in((i 3))))))
				(_port(_int clkswitch -4 0 35110(_ent (_in((i 2))))))
				(_port(_int areset -4 0 35111(_ent (_in((i 2))))))
				(_port(_int pfdena -4 0 35112(_ent (_in((i 3))))))
				(_port(_int scanread -4 0 35113(_ent (_in((i 2))))))
				(_port(_int scanwrite -4 0 35114(_ent (_in((i 2))))))
				(_port(_int scandata -4 0 35115(_ent (_in((i 2))))))
				(_port(_int scanclk -4 0 35116(_ent (_in((i 2))))))
				(_port(_int testin 73 0 35117(_ent (_in((_others(i 2)))))))
				(_port(_int clk 74 0 35118(_ent (_out))))
				(_port(_int locked -4 0 35119(_ent (_out))))
				(_port(_int enable0 -4 0 35120(_ent (_out))))
				(_port(_int enable1 -4 0 35121(_ent (_out))))
				(_port(_int sclkout 72 0 35122(_ent (_out))))
			)
		)
		(MF_stratixiii_pll
			(_object
				(_type(_int ~STRING~1338 0 35127(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int operation_mode 80 0 35127(_ent(_string \"normal"\))))
				(_type(_int ~STRING~1339 0 35128(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int pll_type 81 0 35128(_ent(_string \"lvds"\))))
				(_gen(_int vco_multiply_by -3 0 35129(_ent((i 0)))))
				(_gen(_int vco_divide_by -3 0 35130(_ent((i 0)))))
				(_gen(_int inclk0_input_frequency -7 0 35131(_ent)))
				(_gen(_int inclk1_input_frequency -7 0 35132(_ent)))
				(_type(_int ~STRING~1340 0 35133(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int simulation_type 82 0 35133(_ent(_string \"functional"\))))
				(_gen(_int clk0_multiply_by -7 0 35134(_ent((i 1)))))
				(_gen(_int clk0_divide_by -7 0 35135(_ent((i 1)))))
				(_type(_int ~STRING~1341 0 35136(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_phase_shift 83 0 35136(_ent(_string \"0"\))))
				(_gen(_int clk1_multiply_by -7 0 35137(_ent((i 1)))))
				(_gen(_int clk1_divide_by -7 0 35138(_ent((i 1)))))
				(_gen(_int clk1_duty_cycle -3 0 35139(_ent((i 50)))))
				(_type(_int ~STRING~1342 0 35140(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_phase_shift 84 0 35140(_ent(_string \"0"\))))
				(_gen(_int clk2_multiply_by -7 0 35141(_ent((i 1)))))
				(_gen(_int clk2_divide_by -7 0 35142(_ent((i 1)))))
				(_type(_int ~STRING~1343 0 35143(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_phase_shift 85 0 35143(_ent(_string \"0"\))))
				(_type(_int ~STRING~1344 0 35144(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int family_name 86 0 35144(_ent(_string \"Stratix III"\))))
				(_type(_int ~STRING~1345 0 35145(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int self_reset_on_loss_lock 87 0 35145(_ent(_string \"OFF"\))))
				(_gen(_int m -3 0 35146(_ent((i 0)))))
				(_port(_int inclk 75 0 35149(_ent (_in((_others(i 2)))))))
				(_port(_int fbin -4 0 35150(_ent (_in((i 3))))))
				(_port(_int clkswitch -4 0 35151(_ent (_in((i 2))))))
				(_port(_int areset -4 0 35152(_ent (_in((i 2))))))
				(_port(_int pfdena -4 0 35153(_ent (_in((i 3))))))
				(_port(_int scanclk -4 0 35154(_ent (_in((i 3))))))
				(_port(_int scandata -4 0 35155(_ent (_in((i 3))))))
				(_port(_int scanclkena -4 0 35156(_ent (_in((i 3))))))
				(_port(_int configupdate -4 0 35157(_ent (_in((i 2))))))
				(_port(_int phasecounterselect 76 0 35158(_ent (_in((_others(i 3)))))))
				(_port(_int phaseupdown -4 0 35159(_ent (_in((i 3))))))
				(_port(_int phasestep -4 0 35160(_ent (_in((i 3))))))
				(_port(_int clk 77 0 35161(_ent (_out))))
				(_port(_int locked -4 0 35162(_ent (_out))))
			)
		)
		(stratixii_lvds_rx
			(_object
				(_gen(_int number_of_channels -1 0 35167(_ent)))
				(_gen(_int deserialization_factor -1 0 35168(_ent)))
				(_type(_int ~STRING~1352 0 35169(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_dpa_mode 80 0 35169(_ent(_string \"OFF"\))))
				(_gen(_int data_align_rollover -1 0 35170(_ent((i 10)))))
				(_type(_int ~STRING~1353 0 35171(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int lose_lock_on_one_change 81 0 35171(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~1354 0 35172(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int reset_fifo_at_first_lock 82 0 35172(_ent(_string \"ON"\))))
				(_type(_int ~STRING~1355 0 35173(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int x_on_bitslip 83 0 35173(_ent(_string \"ON"\))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1357 0 35176(_array -4((_dto c 60 i 0)))))
				(_port(_int rx_in 84 0 35176(_ent (_in))))
				(_port(_int rx_fastclk -4 0 35177(_ent (_in))))
				(_port(_int rx_enable -4 0 35178(_ent (_in((i 3))))))
				(_port(_int rx_locked -4 0 35179(_ent (_in))))
				(_port(_int rx_dpaclock -4 0 35180(_ent (_in((i 2))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1359 0 35181(_array -4((_dto c 61 i 0)))))
				(_port(_int rx_reset 85 0 35181(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1361 0 35182(_array -4((_dto c 62 i 0)))))
				(_port(_int rx_dpll_reset 86 0 35182(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1363 0 35183(_array -4((_dto c 63 i 0)))))
				(_port(_int rx_dpll_hold 87 0 35183(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1365 0 35184(_array -4((_dto c 64 i 0)))))
				(_port(_int rx_dpll_enable 88 0 35184(_ent (_in((_others(i 3)))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1367 0 35185(_array -4((_dto c 65 i 0)))))
				(_port(_int rx_fifo_reset 89 0 35185(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1369 0 35186(_array -4((_dto c 66 i 0)))))
				(_port(_int rx_channel_data_align 90 0 35186(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1371 0 35187(_array -4((_dto c 67 i 0)))))
				(_port(_int rx_cda_reset 91 0 35187(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor*number_of_channels-1~downto~0}~13 0 35188(_array -4((_dto c 68 i 0)))))
				(_port(_int rx_out 92 0 35188(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1373 0 35189(_array -4((_dto c 69 i 0)))))
				(_port(_int rx_dpa_locked 93 0 35189(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1375 0 35190(_array -4((_dto c 70 i 0)))))
				(_port(_int rx_cda_max 94 0 35190(_ent (_out))))
			)
		)
		(flexible_lvds_rx
			(_object
				(_gen(_int number_of_channels -1 0 35239(_ent)))
				(_gen(_int deserialization_factor -1 0 35240(_ent)))
				(_gen(_int use_extra_ddio_register -5 0 35241(_ent((i 1)))))
				(_gen(_int use_extra_pll_clk -5 0 35242(_ent((i 0)))))
				(_type(_int ~STRING~13113 0 35243(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int buffer_implementation 80 0 35243(_ent(_string \"RAM"\))))
				(_type(_int ~STRING~13114 0 35244(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int registered_data_align_input 81 0 35244(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13115 0 35245(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int use_external_pll 82 0 35245(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~13116 0 35246(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int registered_output 83 0 35246(_ent(_string \"OFF"\))))
				(_gen(_int add_latency -5 0 35247(_ent((i 1)))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13118 0 35250(_array -4((_dto c 71 i 0)))))
				(_port(_int rx_in 84 0 35250(_ent (_in))))
				(_port(_int rx_fastclk -4 0 35251(_ent (_in))))
				(_port(_int rx_slowclk -4 0 35252(_ent (_in))))
				(_port(_int rx_syncclk -4 0 35253(_ent (_in))))
				(_port(_int pll_areset -4 0 35254(_ent (_in))))
				(_port(_int rx_data_reset -4 0 35255(_ent (_in))))
				(_port(_int rx_locked -4 0 35256(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13120 0 35257(_array -4((_dto c 72 i 0)))))
				(_port(_int rx_data_align 85 0 35257(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13122 0 35258(_array -4((_dto c 73 i 0)))))
				(_port(_int rx_cda_reset 86 0 35258(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor*number_of_channels-1~downto~0}~13124 0 35259(_array -4((_dto c 74 i 0)))))
				(_port(_int rx_out 87 0 35259(_ent (_out))))
			)
		)
		(stratixiii_lvds_rx
			(_object
				(_gen(_int number_of_channels -1 0 35195(_ent)))
				(_gen(_int deserialization_factor -1 0 35196(_ent)))
				(_type(_int ~STRING~1376 0 35197(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_dpa_mode 80 0 35197(_ent(_string \"OFF"\))))
				(_gen(_int data_align_rollover -1 0 35198(_ent((i 10)))))
				(_type(_int ~STRING~1377 0 35199(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int lose_lock_on_one_change 81 0 35199(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~1378 0 35200(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int reset_fifo_at_first_lock 82 0 35200(_ent(_string \"ON"\))))
				(_type(_int ~STRING~1379 0 35201(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int x_on_bitslip 83 0 35201(_ent(_string \"ON"\))))
				(_type(_int ~STRING~1380 0 35202(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int rx_align_data_reg 84 0 35202(_ent(_string \"RISING_EDGE"\))))
				(_type(_int ~STRING~1381 0 35203(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_soft_cdr_mode 85 0 35203(_ent(_string \"OFF"\))))
				(_gen(_int sim_dpa_output_clock_phase_shift -3 0 35204(_ent((i 0)))))
				(_type(_int ~STRING~1382 0 35205(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int sim_dpa_is_negative_ppm_drift 86 0 35205(_ent(_string \"OFF"\))))
				(_gen(_int sim_dpa_net_ppm_variation -1 0 35206(_ent((i 0)))))
				(_type(_int ~STRING~1383 0 35207(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_dpa_align_to_rising_edge_only 87 0 35207(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~1384 0 35208(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_dpa_initial_phase_selection 88 0 35208(_ent(_string \"OFF"\))))
				(_gen(_int dpa_initial_phase_value -1 0 35209(_ent((i 0)))))
				(_type(_int ~STRING~1385 0 35210(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int registered_output 89 0 35210(_ent(_string \"ON"\))))
				(_type(_int ~STRING~1386 0 35211(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int enable_clock_pin_mode 90 0 35211(_ent(_string \"UNUSED"\))))
				(_gen(_int use_dpa_calibration -5 0 35212(_ent((i 0)))))
				(_gen(_int ARRIAII_RX_STYLE -5 0 35213(_ent((i 0)))))
				(_gen(_int STRATIXV_RX_STYLE -5 0 35214(_ent((i 0)))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1388 0 35217(_array -4((_dto c 75 i 0)))))
				(_port(_int rx_in 91 0 35217(_ent (_in))))
				(_port(_int rx_fastclk -4 0 35218(_ent (_in))))
				(_port(_int rx_slowclk -4 0 35219(_ent (_in))))
				(_port(_int rx_dpaclock -4 0 35220(_ent (_in))))
				(_port(_int rx_enable -4 0 35221(_ent (_in((i 3))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1390 0 35222(_array -4((_dto c 76 i 0)))))
				(_port(_int rx_reset 92 0 35222(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1392 0 35223(_array -4((_dto c 77 i 0)))))
				(_port(_int rx_dpll_reset 93 0 35223(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1394 0 35224(_array -4((_dto c 78 i 0)))))
				(_port(_int rx_dpll_hold 94 0 35224(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1396 0 35225(_array -4((_dto c 79 i 0)))))
				(_port(_int rx_dpll_enable 95 0 35225(_ent (_in((_others(i 3)))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1398 0 35226(_array -4((_dto c 80 i 0)))))
				(_port(_int rx_fifo_reset 96 0 35226(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13100 0 35227(_array -4((_dto c 81 i 0)))))
				(_port(_int rx_channel_data_align 97 0 35227(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13102 0 35228(_array -4((_dto c 82 i 0)))))
				(_port(_int rx_cda_reset 98 0 35228(_ent (_in((_others(i 2)))))))
				(_port(_int rx_locked -4 0 35229(_ent (_in((i 3))))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13104 0 35230(_array -4((_dto c 83 i 0)))))
				(_port(_int rx_dpa_lock_reset 99 0 35230(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor*number_of_channels-1~downto~0}~13106 0 35231(_array -4((_dto c 84 i 0)))))
				(_port(_int rx_out 100 0 35231(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13108 0 35232(_array -4((_dto c 85 i 0)))))
				(_port(_int rx_dpa_locked 101 0 35232(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13110 0 35233(_array -4((_dto c 86 i 0)))))
				(_port(_int rx_cda_max 102 0 35233(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13112 0 35234(_array -4((_dto c 87 i 0)))))
				(_port(_int rx_divfwdclk 103 0 35234(_ent (_out((_others(i 2)))))))
			)
		)
	)
	(_generate STRATIX_PLL 0 35426(_if 88)
		(_inst U2 0 35429(_comp MF_stratix_pll)
			(_gen
				((inclk0_input_frequency)(_code 89))
				((inclk1_input_frequency)(_code 90))
				((clk0_multiply_by)(_code 91))
				((clk0_phase_shift)(_code 92))
				((clk2_multiply_by)(_code 93))
				((clk2_divide_by)(_code 94))
				((clk2_phase_shift)(_code 95))
				((family_name)(_code 96))
			)
			(_port
				((inclk(1))(rx_inclock))
				((inclk(0))(rx_inclock))
				((ena)(rx_pll_enable))
				((areset)(pll_areset))
				((clkena)(temp_high))
				((comparator)(rx_data_align_int))
				((clk)(yeager_clock))
				((locked)(yeager_locked_int))
				((enable0)(rx_pll_enable0))
				((enable1)(rx_pll_enable1))
			)
			(_use(_ent . MF_stratix_pll)
				(_gen
					((pll_type)(_string \"lvds"\))
					((clk0_multiply_by)(_code 97))
					((clk0_phase_shift)(_code 98))
					((clk1_multiply_by)((i 1)))
					((clk1_divide_by)((i 1)))
					((clk1_phase_shift)(_string \"0"\))
					((clk2_multiply_by)(_code 99))
					((clk2_divide_by)(_code 100))
					((clk2_phase_shift)(_code 101))
					((inclk0_input_frequency)(_code 102))
					((inclk1_input_frequency)(_code 103))
					((valid_lock_multiplier)((i 1)))
					((m)((i 0)))
					((enable0_counter)(_string \"l0"\))
					((enable1_counter)(_string \"l1"\))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 104))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((clkena)(clkena))
					((extclkena)(extclkena))
					((scanaclr)(scanaclr))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((clk)(clk))
					((extclk)(_open))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((clkloss)(_open))
					((scandataout)(_open))
					((comparator)(comparator))
					((enable0)(enable0))
					((enable1)(enable1))
				)
			)
		)
	)
	(_generate STRATIXGX_DPA_PLL 0 35454(_if 105)
		(_inst U2 0 35457(_comp MF_stratix_pll)
			(_gen
				((inclk0_input_frequency)(_code 106))
				((inclk1_input_frequency)(_code 107))
				((clk0_multiply_by)(_code 108))
				((clk0_phase_shift)(_string \"0"\))
				((clk2_multiply_by)(_code 109))
				((clk2_divide_by)(_code 110))
				((clk2_phase_shift)(_string \"0"\))
				((family_name)(_code 111))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(rx_inclock))
				((ena)(rx_pll_enable))
				((areset)(pll_areset))
				((clkena)(temp_high))
				((clk)(aurora_clock))
				((locked)(aurora_locked_int))
			)
			(_use(_ent . MF_stratix_pll)
				(_gen
					((pll_type)(_string \"lvds"\))
					((clk0_multiply_by)(_code 112))
					((clk0_phase_shift)(_string \"0"\))
					((clk1_multiply_by)((i 1)))
					((clk1_divide_by)((i 1)))
					((clk1_phase_shift)(_string \"0"\))
					((clk2_multiply_by)(_code 113))
					((clk2_divide_by)(_code 114))
					((clk2_phase_shift)(_string \"0"\))
					((inclk0_input_frequency)(_code 115))
					((inclk1_input_frequency)(_code 116))
					((valid_lock_multiplier)((i 1)))
					((m)((i 0)))
					((enable0_counter)(_string \"l0"\))
					((enable1_counter)(_string \"l1"\))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 117))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((clkena)(clkena))
					((extclkena)(extclkena))
					((scanaclr)(scanaclr))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((clk)(clk))
					((extclk)(_open))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((clkloss)(_open))
					((scandataout)(_open))
					((comparator)(comparator))
					((enable0)(enable0))
					((enable1)(enable1))
				)
			)
		)
	)
	(_generate STRATIXII_PLL 0 35478(_if 118)
		(_inst U3 0 35482(_comp MF_stratixii_pll)
			(_gen
				((vco_multiply_by)(_code 119))
				((vco_divide_by)((i 1)))
				((inclk0_input_frequency)(_code 120))
				((inclk1_input_frequency)(_code 121))
				((clk0_multiply_by)(_code 122))
				((clk0_divide_by)(_code 123))
				((clk0_phase_shift)(_code 124))
				((clk2_multiply_by)(_code 125))
				((clk2_divide_by)(_code 126))
				((clk2_phase_shift)(_code 127))
				((sclkout0_phase_shift)(_code 128))
				((family_name)(_code 129))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(rx_inclock))
				((ena)(rx_pll_enable))
				((areset)(pll_areset))
				((clk)(stratixii_clock))
				((locked)(stratixii_locked_int))
				((enable0)(rx_pll_enable0))
				((sclkout(1))(rx_pll_sclkout1))
				((sclkout(0))(rx_pll_sclkout0))
			)
			(_use(_ent . MF_stratixii_pll)
				(_gen
					((pll_type)(_string \"lvds"\))
					((inclk0_input_frequency)(_code 130))
					((inclk1_input_frequency)(_code 131))
					((clk0_multiply_by)(_code 132))
					((clk0_divide_by)(_code 133))
					((clk0_phase_shift)(_code 134))
					((clk1_multiply_by)((i 1)))
					((clk1_divide_by)((i 1)))
					((clk1_phase_shift)(_string \"0"\))
					((clk2_multiply_by)(_code 135))
					((clk2_divide_by)(_code 136))
					((clk2_phase_shift)(_code 137))
					((m)((i 0)))
					((enable0_counter)(_string \"c0"\))
					((enable1_counter)(_string \"c1"\))
					((sclkout0_phase_shift)(_code 138))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 139))
					((vco_multiply_by)(_code 140))
					((vco_divide_by)((i 1)))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scanread)(scanread))
					((scanwrite)(scanwrite))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((testin)(testin))
					((clk)(clk))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((clkloss)(_open))
					((scandataout)(_open))
					((scandone)(_open))
					((testupout)(_open))
					((testdownout)(_open))
					((enable0)(enable0))
					((enable1)(enable1))
					((sclkout)(sclkout))
				)
			)
		)
	)
	(_generate STRATIXIII_PLL 0 35509(_if 141)
		(_inst U4 0 35513(_comp MF_stratixiii_pll)
			(_gen
				((vco_multiply_by)(_code 142))
				((vco_divide_by)((i 1)))
				((inclk0_input_frequency)(_code 143))
				((inclk1_input_frequency)(_code 144))
				((clk0_multiply_by)(_code 145))
				((clk0_divide_by)((i 1)))
				((clk0_phase_shift)(_code 146))
				((clk1_multiply_by)(_code 147))
				((clk1_divide_by)(_code 148))
				((clk1_duty_cycle)(_code 149))
				((clk1_phase_shift)(_code 150))
				((clk2_multiply_by)(_code 151))
				((clk2_divide_by)(_code 152))
				((clk2_phase_shift)(_code 153))
				((family_name)(_code 154))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(rx_inclock))
				((areset)(pll_areset))
				((clk)(stratixiii_clock))
				((locked)(stratixiii_locked_int))
			)
			(_use(_ent . MF_stratixiii_pll)
				(_gen
					((pll_type)(_string \"lvds"\))
					((inclk0_input_frequency)(_code 155))
					((inclk1_input_frequency)(_code 156))
					((self_reset_on_loss_lock)(_string \"OFF"\))
					((clk0_multiply_by)(_code 157))
					((clk0_divide_by)((i 1)))
					((clk0_phase_shift)(_code 158))
					((clk1_multiply_by)(_code 159))
					((clk1_divide_by)(_code 160))
					((clk1_phase_shift)(_code 161))
					((clk1_duty_cycle)(_code 162))
					((clk2_multiply_by)(_code 163))
					((clk2_divide_by)(_code 164))
					((clk2_phase_shift)(_code 165))
					((m)((i 0)))
					((vco_multiply_by)(_code 166))
					((vco_divide_by)((i 1)))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 167))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((fbout)(_open))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((scanclkena)(scanclkena))
					((configupdate)(configupdate))
					((clk)(clk))
					((phasecounterselect)(phasecounterselect))
					((phaseupdown)(phaseupdown))
					((phasestep)(phasestep))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((scandataout)(_open))
					((scandone)(_open))
					((phasedone)(_open))
					((vcooverrange)(_open))
					((vcounderrange)(_open))
				)
			)
		)
	)
	(_generate FLVDS_STX_PLL 0 35539(_if 168)
		(_inst U4 0 35543(_comp MF_stratix_pll)
			(_gen
				((pll_type)(_code 169))
				((inclk0_input_frequency)(_code 170))
				((inclk1_input_frequency)(_code 171))
				((clk0_multiply_by)(_code 172))
				((clk0_divide_by)(_code 173))
				((clk0_phase_shift)(_code 174))
				((clk1_multiply_by)(_code 175))
				((clk1_divide_by)(_code 176))
				((clk1_phase_shift)(_code 177))
				((clk2_multiply_by)(_code 178))
				((clk2_divide_by)(_code 179))
				((clk2_phase_shift)(_code 180))
				((family_name)(_code 181))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(rx_inclock))
				((ena)(rx_pll_enable))
				((areset)(pll_areset))
				((clkena)(temp_high))
				((clk)(cyclone_clock))
				((locked)(cyclone_locked_int))
			)
			(_use(_ent . MF_stratix_pll)
				(_gen
					((pll_type)(_code 182))
					((clk0_multiply_by)(_code 183))
					((clk0_divide_by)(_code 184))
					((clk0_phase_shift)(_code 185))
					((clk1_multiply_by)(_code 186))
					((clk1_divide_by)(_code 187))
					((clk1_phase_shift)(_code 188))
					((clk2_multiply_by)(_code 189))
					((clk2_divide_by)(_code 190))
					((clk2_phase_shift)(_code 191))
					((inclk0_input_frequency)(_code 192))
					((inclk1_input_frequency)(_code 193))
					((valid_lock_multiplier)((i 1)))
					((m)((i 0)))
					((enable0_counter)(_string \"l0"\))
					((enable1_counter)(_string \"l1"\))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 194))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((clkena)(clkena))
					((extclkena)(extclkena))
					((scanaclr)(scanaclr))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((clk)(clk))
					((extclk)(_open))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((clkloss)(_open))
					((scandataout)(_open))
					((comparator)(comparator))
					((enable0)(enable0))
					((enable1)(enable1))
				)
			)
		)
	)
	(_generate FLVDS_STXII_PLL 0 35569(_if 195)
		(_inst U5 0 35574(_comp MF_stratixii_pll)
			(_gen
				((operation_mode)(_code 196))
				((pll_type)(_code 197))
				((vco_multiply_by)(_code 198))
				((vco_divide_by)((i 1)))
				((inclk0_input_frequency)(_code 199))
				((inclk1_input_frequency)(_code 200))
				((clk0_multiply_by)(_code 201))
				((clk0_divide_by)(_code 202))
				((clk0_phase_shift)(_code 203))
				((clk1_multiply_by)(_code 204))
				((clk1_divide_by)(_code 205))
				((clk1_phase_shift)(_code 206))
				((clk2_multiply_by)(_code 207))
				((clk2_divide_by)(_code 208))
				((clk2_phase_shift)(_code 209))
				((sclkout0_phase_shift)(_code 210))
				((family_name)(_code 211))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(rx_inclock))
				((ena)(rx_pll_enable))
				((areset)(pll_areset))
				((clk)(cycloneii_clock))
				((locked)(cycloneii_locked_int))
				((enable0)(rx_pll_enable0))
				((sclkout(1))(rx_pll_sclkout1))
				((sclkout(0))(rx_pll_sclkout0))
			)
			(_use(_ent . MF_stratixii_pll)
				(_gen
					((operation_mode)(_code 212))
					((pll_type)(_code 213))
					((inclk0_input_frequency)(_code 214))
					((inclk1_input_frequency)(_code 215))
					((clk0_multiply_by)(_code 216))
					((clk0_divide_by)(_code 217))
					((clk0_phase_shift)(_code 218))
					((clk1_multiply_by)(_code 219))
					((clk1_divide_by)(_code 220))
					((clk1_phase_shift)(_code 221))
					((clk2_multiply_by)(_code 222))
					((clk2_divide_by)(_code 223))
					((clk2_phase_shift)(_code 224))
					((m)((i 0)))
					((enable0_counter)(_string \"c0"\))
					((enable1_counter)(_string \"c1"\))
					((sclkout0_phase_shift)(_code 225))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 226))
					((vco_multiply_by)(_code 227))
					((vco_divide_by)((i 1)))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scanread)(scanread))
					((scanwrite)(scanwrite))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((testin)(testin))
					((clk)(clk))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((clkloss)(_open))
					((scandataout)(_open))
					((scandone)(_open))
					((testupout)(_open))
					((testdownout)(_open))
					((enable0)(enable0))
					((enable1)(enable1))
					((sclkout)(sclkout))
				)
			)
		)
	)
	(_generate FLVDS_STXIII_PLL 0 35606(_if 228)
		(_inst U5 0 35611(_comp MF_stratixiii_pll)
			(_gen
				((operation_mode)(_code 229))
				((pll_type)(_code 230))
				((vco_multiply_by)(_code 231))
				((vco_divide_by)((i 1)))
				((inclk0_input_frequency)(_code 232))
				((inclk1_input_frequency)(_code 233))
				((clk0_multiply_by)(_code 234))
				((clk0_divide_by)(_code 235))
				((clk0_phase_shift)(_code 236))
				((clk1_multiply_by)(_code 237))
				((clk1_divide_by)(_code 238))
				((clk1_phase_shift)(_code 239))
				((clk2_multiply_by)(_code 240))
				((clk2_divide_by)(_code 241))
				((clk2_phase_shift)(_code 242))
				((family_name)(_code 243))
				((self_reset_on_loss_lock)(_code 244))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(rx_inclock))
				((areset)(pll_areset))
				((clk)(stratixiii_clock))
				((locked)(stratixiii_locked_int))
			)
			(_use(_ent . MF_stratixiii_pll)
				(_gen
					((operation_mode)(_code 245))
					((pll_type)(_code 246))
					((inclk0_input_frequency)(_code 247))
					((inclk1_input_frequency)(_code 248))
					((self_reset_on_loss_lock)(_code 249))
					((clk0_multiply_by)(_code 250))
					((clk0_divide_by)(_code 251))
					((clk0_phase_shift)(_code 252))
					((clk1_multiply_by)(_code 253))
					((clk1_divide_by)(_code 254))
					((clk1_phase_shift)(_code 255))
					((clk1_duty_cycle)((i 50)))
					((clk2_multiply_by)(_code 256))
					((clk2_divide_by)(_code 257))
					((clk2_phase_shift)(_code 258))
					((m)((i 0)))
					((vco_multiply_by)(_code 259))
					((vco_divide_by)((i 1)))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 260))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((fbout)(_open))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((scanclkena)(scanclkena))
					((configupdate)(configupdate))
					((clk)(clk))
					((phasecounterselect)(phasecounterselect))
					((phaseupdown)(phaseupdown))
					((phasestep)(phasestep))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((scandataout)(_open))
					((scandone)(_open))
					((phasedone)(_open))
					((vcooverrange)(_open))
					((vcounderrange)(_open))
				)
			)
		)
	)
	(_generate STRATIXII_LVDS_RECEIVER 0 35639(_if 261)
		(_inst U6 0 35642(_comp stratixii_lvds_rx)
			(_gen
				((number_of_channels)(_code 262))
				((deserialization_factor)(_code 263))
				((enable_dpa_mode)(_code 264))
				((data_align_rollover)(_code 265))
				((lose_lock_on_one_change)(_code 266))
				((reset_fifo_at_first_lock)(_code 267))
				((x_on_bitslip)(_code 268))
			)
			(_port
				((rx_in)(rx_in))
				((rx_fastclk)(stratixii_fastclk))
				((rx_enable)(stratixii_enable))
				((rx_locked)(stratixii_locked_int))
				((rx_reset)(rx_reset))
				((rx_dpll_reset)(rx_dpll_reset))
				((rx_dpll_hold)(rx_dpll_hold))
				((rx_dpll_enable)(rx_dpll_enable))
				((rx_fifo_reset)(rx_fifo_reset))
				((rx_channel_data_align)(rx_channel_data_align_wire))
				((rx_cda_reset)(rx_cda_reset))
				((rx_out)(stratixii_dataout))
				((rx_dpa_locked)(stratixii_dpa_locked))
				((rx_cda_max)(stratixii_cda_max))
			)
			(_use(_ent . stratixii_lvds_rx)
				(_gen
					((number_of_channels)(_code 269))
					((deserialization_factor)(_code 270))
					((enable_dpa_mode)(_code 271))
					((data_align_rollover)(_code 272))
					((lose_lock_on_one_change)(_code 273))
					((reset_fifo_at_first_lock)(_code 274))
					((x_on_bitslip)(_code 275))
				)
				(_port
					((rx_in)(rx_in))
					((rx_fastclk)(rx_fastclk))
					((rx_enable)(rx_enable))
					((rx_locked)(rx_locked))
					((rx_dpaclock)(rx_dpaclock))
					((rx_reset)(rx_reset))
					((rx_dpll_reset)(rx_dpll_reset))
					((rx_dpll_hold)(rx_dpll_hold))
					((rx_dpll_enable)(rx_dpll_enable))
					((rx_fifo_reset)(rx_fifo_reset))
					((rx_channel_data_align)(rx_channel_data_align))
					((rx_cda_reset)(rx_cda_reset))
					((rx_out)(rx_out))
					((rx_dpa_locked)(rx_dpa_locked))
					((rx_cda_max)(rx_cda_max))
				)
			)
		)
	)
	(_generate FLEXIBLE_LVDS_RECEIVER 0 35668(_if 276)
		(_inst U7 0 35671(_comp flexible_lvds_rx)
			(_gen
				((number_of_channels)(_code 277))
				((deserialization_factor)(_code 278))
				((use_extra_ddio_register)(_code 279))
				((use_extra_pll_clk)(_code 280))
				((buffer_implementation)(_code 281))
				((registered_data_align_input)(_code 282))
				((use_external_pll)(_code 283))
				((registered_output)(_code 284))
				((add_latency)(_code 285))
			)
			(_port
				((rx_in)(rx_in))
				((rx_fastclk)(flvds_fastclk))
				((rx_slowclk)(flvds_slowclk))
				((rx_syncclk)(flvds_syncclk))
				((pll_areset)(pll_areset))
				((rx_data_reset)(rx_data_reset))
				((rx_locked)(rx_locked_int))
				((rx_data_align)(flvds_rx_data_align))
				((rx_cda_reset)(flvds_rx_cda_reset))
				((rx_out)(flvds_dataout))
			)
			(_use(_ent . flexible_lvds_rx)
				(_gen
					((number_of_channels)(_code 286))
					((deserialization_factor)(_code 287))
					((use_extra_ddio_register)(_code 288))
					((use_extra_pll_clk)(_code 289))
					((buffer_implementation)(_code 290))
					((registered_data_align_input)(_code 291))
					((use_external_pll)(_code 292))
					((registered_output)(_code 293))
					((add_latency)(_code 294))
				)
				(_port
					((rx_in)(rx_in))
					((rx_fastclk)(rx_fastclk))
					((rx_slowclk)(rx_slowclk))
					((rx_syncclk)(rx_syncclk))
					((pll_areset)(pll_areset))
					((rx_data_reset)(rx_data_reset))
					((rx_data_align)(rx_data_align))
					((rx_cda_reset)(rx_cda_reset))
					((rx_locked)(rx_locked))
					((rx_out)(rx_out))
				)
			)
		)
	)
	(_generate STRATIXIII_LVDS_RECEIVER 0 35695(_if 295)
		(_inst U8 0 35698(_comp stratixiii_lvds_rx)
			(_gen
				((number_of_channels)(_code 296))
				((deserialization_factor)(_code 297))
				((enable_dpa_mode)(_code 298))
				((data_align_rollover)(_code 299))
				((lose_lock_on_one_change)(_code 300))
				((reset_fifo_at_first_lock)(_code 301))
				((x_on_bitslip)(_code 302))
				((rx_align_data_reg)(_code 303))
				((enable_soft_cdr_mode)(_code 304))
				((sim_dpa_output_clock_phase_shift)(_code 305))
				((sim_dpa_is_negative_ppm_drift)(_code 306))
				((sim_dpa_net_ppm_variation)(_code 307))
				((enable_dpa_align_to_rising_edge_only)(_code 308))
				((enable_dpa_initial_phase_selection)(_code 309))
				((dpa_initial_phase_value)(_code 310))
				((registered_output)(_code 311))
				((enable_clock_pin_mode)(_code 312))
				((use_dpa_calibration)(_code 313))
				((ARRIAII_RX_STYLE)(_code 314))
				((STRATIXV_RX_STYLE)(_code 315))
			)
			(_port
				((rx_in)(rx_in))
				((rx_fastclk)(stratixiii_fastclk))
				((rx_slowclk)(stratixiii_slowclk))
				((rx_dpaclock)(rx_dpaclock))
				((rx_enable)(stratixiii_enable))
				((rx_reset)(rx_reset))
				((rx_dpll_reset)(rx_dpll_reset))
				((rx_dpll_hold)(rx_dpll_hold))
				((rx_dpll_enable)(rx_dpll_enable))
				((rx_fifo_reset)(rx_fifo_reset))
				((rx_channel_data_align)(rx_channel_data_align_wire))
				((rx_cda_reset)(rx_cda_reset))
				((rx_out)(stratixiii_dataout))
				((rx_dpa_locked)(stratixiii_dpa_locked))
				((rx_cda_max)(stratixiii_cda_max))
				((rx_divfwdclk)(stratixiii_divfwdclk))
			)
			(_use(_ent . stratixiii_lvds_rx)
				(_gen
					((number_of_channels)(_code 316))
					((deserialization_factor)(_code 317))
					((enable_dpa_mode)(_code 318))
					((data_align_rollover)(_code 319))
					((lose_lock_on_one_change)(_code 320))
					((reset_fifo_at_first_lock)(_code 321))
					((x_on_bitslip)(_code 322))
					((rx_align_data_reg)(_code 323))
					((enable_soft_cdr_mode)(_code 324))
					((sim_dpa_output_clock_phase_shift)(_code 325))
					((sim_dpa_is_negative_ppm_drift)(_code 326))
					((sim_dpa_net_ppm_variation)(_code 327))
					((enable_dpa_align_to_rising_edge_only)(_code 328))
					((enable_dpa_initial_phase_selection)(_code 329))
					((dpa_initial_phase_value)(_code 330))
					((registered_output)(_code 331))
					((enable_clock_pin_mode)(_code 332))
					((use_dpa_calibration)(_code 333))
					((ARRIAII_RX_STYLE)(_code 334))
					((STRATIXV_RX_STYLE)(_code 335))
				)
				(_port
					((rx_in)(rx_in))
					((rx_fastclk)(rx_fastclk))
					((rx_slowclk)(rx_slowclk))
					((rx_enable)(rx_enable))
					((rx_dpaclock)(rx_dpaclock))
					((rx_reset)(rx_reset))
					((rx_dpll_reset)(rx_dpll_reset))
					((rx_dpll_hold)(rx_dpll_hold))
					((rx_dpll_enable)(rx_dpll_enable))
					((rx_fifo_reset)(rx_fifo_reset))
					((rx_channel_data_align)(rx_channel_data_align))
					((rx_cda_reset)(rx_cda_reset))
					((rx_dpa_lock_reset)(rx_dpa_lock_reset))
					((rx_locked)(rx_locked))
					((rx_out)(rx_out))
					((rx_dpa_locked)(rx_dpa_locked))
					((rx_cda_max)(rx_cda_max))
					((rx_divfwdclk)(rx_divfwdclk))
				)
			)
		)
	)
	(_generate X2_MODE 0 35809(_if 336)
		(_object
			(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13131 0 35815(_array -4((_dto c 337 i 0)))))
			(_var(_int datain_latched 80 0 35815(_prcs 0((_others(i 2))))))
			(_prcs
				(DDIO_IN(_arch 33 0 35814(_prcs(_simple)(_trgt(47))(_sens(1))(_read(0)))))
			)
		)
		(_split (47)
		)
	)
	(_generate STRATIXGX_DPA_RX 0 35915(_if 338)
		(_object
			(_var(_int negedge_count 62 0 35934(_prcs 1((_others(i 0))))))
			(_var(_int posedge_count 62 0 35935(_prcs 1((_others(i 0))))))
			(_var(_int fast_clk_count 62 0 35936(_prcs 1(_code 339))))
			(_type(_int ~STD_LOGIC_VECTOR{REGISTER_WIDTH-1~downto~0}~13139 0 35937(_array -4((_dto c 340 i 0)))))
			(_var(_int data_int 81 0 35937(_prcs 1((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13141 0 35938(_array -4((_dto c 341 i 0)))))
			(_var(_int rx_in_pipe 82 0 35938(_prcs 1((_others(i 2))))))
			(_var(_int rd_index 62 0 36003(_prcs 2((_others(i 2))))))
			(_var(_int wr_index 62 0 36004(_prcs 2((_others(i 0))))))
			(_var(_int enable_fifo -5 0 36005(_prcs 2((i 0)))))
			(_var(_int clk0_posedge_count -3 0 36006(_prcs 2((i 0)))))
			(_var(_int count 62 0 36057(_prcs 3((_others(i 0))))))
			(_var(_int count2 62 0 36058(_prcs 3((_others(i 0))))))
			(_var(_int count3 62 0 36059(_prcs 3((_others(i 0))))))
			(_prcs
				(SYNC_REGISTER(_arch 38 0 35919(_prcs(_simple)(_trgt(40)(51))(_sens(17))(_read(42)(51)))))
				(DPA_SERDES(_arch 39 0 35933(_prcs(_simple)(_trgt(44)(51)(87)(88))(_sens(58)(59)(10)(11)(17))(_read(51)(0)(87)(88)))))
				(DPA_FIFO(_arch 40 0 36002(_prcs(_simple)(_trgt(46)(51)(54)(57))(_sens(59)(17)(86))(_read(45)(51)(54)(57)(69)(10)(11)(88)))))
				(DPA_BIT_SLIP(_arch 41 0 36056(_prcs(_simple)(_trgt(35)(36)(37)(51)(53))(_sens(59)(15)(17))(_read(34)(35)(36)(51)(53)(10)(11)(88)))))
			)
		)
		(_split (40)(51)(88)(87)(57)(54)(46)(53)(35)(36)(37)
		)
	)
	(_object
		(_gen(_int number_of_channels -1 0 34432(_ent gms)))
		(_gen(_int deserialization_factor -1 0 34433(_ent gms)))
		(_type(_int ~STRING~12 0 34434(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int registered_output 0 0 34434(_ent(_string \"ON"\))))
		(_gen(_int inclock_period -1 0 34435 \10000\ (_ent gms((i 10000)))))
		(_gen(_int inclock_boost -1 0 34436 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~121 0 34437(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int cds_mode 1 0 34437(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~122 0 34438(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 2 0 34438(_ent gms(_string \"Stratix"\))))
		(_gen(_int input_data_rate -1 0 34439 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~123 0 34440(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int inclock_data_alignment 3 0 34440(_ent gms(_string \"UNUSED"\))))
		(_type(_int ~STRING~124 0 34441(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int registered_data_align_input 4 0 34441(_ent(_string \"ON"\))))
		(_type(_int ~STRING~125 0 34442(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int common_rx_tx_pll 5 0 34442(_ent(_string \"ON"\))))
		(_type(_int ~STRING~126 0 34443(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_mode 6 0 34443(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~127 0 34444(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_pll_calibration 7 0 34444(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~128 0 34445(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_calibration 8 0 34445(_ent(_string \"ON"\))))
		(_type(_int ~STRING~129 0 34446(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_fifo 9 0 34446(_ent(_string \"ON"\))))
		(_type(_int ~STRING~1210 0 34447(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_dpll_rawperror 10 0 34447(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1211 0 34448(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_coreclock_input 11 0 34448(_ent gms(_string \"OFF"\))))
		(_gen(_int dpll_lock_count -1 0 34449 \0\ (_ent((i 0)))))
		(_gen(_int dpll_lock_window -1 0 34450 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1212 0 34451(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outclock_resource 12 0 34451(_ent(_string \"AUTO"\))))
		(_gen(_int data_align_rollover -1 0 34452 \10\ (_ent gms((i 10)))))
		(_type(_int ~STRING~1213 0 34453(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lose_lock_on_one_change 13 0 34453(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1214 0 34454(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int reset_fifo_at_first_lock 14 0 34454(_ent(_string \"ON"\))))
		(_type(_int ~STRING~1215 0 34455(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_external_pll 15 0 34455(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~1216 0 34456(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int implement_in_les 16 0 34456(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~1217 0 34457(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int buffer_implementation 17 0 34457(_ent(_string \"RAM"\))))
		(_type(_int ~STRING~1218 0 34458(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_rx_data_align 18 0 34458(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~1219 0 34459(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int port_rx_channel_data_align 19 0 34459(_ent(_string \"PORT_CONNECTIVITY"\))))
		(_type(_int ~STRING~1220 0 34460(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int pll_operation_mode 20 0 34460(_ent(_string \"NORMAL"\))))
		(_type(_int ~STRING~1221 0 34461(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int x_on_bitslip 21 0 34461(_ent(_string \"ON"\))))
		(_type(_int ~STRING~1222 0 34462(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_no_phase_shift 22 0 34462(_ent(_string \"ON"\))))
		(_type(_int ~STRING~1223 0 34463(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rx_align_data_reg 23 0 34463(_ent(_string \"RISING_EDGE"\))))
		(_gen(_int inclock_phase_shift -3 0 34464 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1224 0 34465(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_soft_cdr_mode 24 0 34465(_ent gms(_string \"OFF"\))))
		(_gen(_int sim_dpa_output_clock_phase_shift -3 0 34466 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1225 0 34467(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sim_dpa_is_negative_ppm_drift 25 0 34467(_ent(_string \"OFF"\))))
		(_gen(_int sim_dpa_net_ppm_variation -1 0 34468 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1226 0 34469(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_align_to_rising_edge_only 26 0 34469(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1227 0 34470(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_dpa_initial_phase_selection 27 0 34470(_ent(_string \"OFF"\))))
		(_gen(_int dpa_initial_phase_value -1 0 34471 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1228 0 34472(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int pll_self_reset_on_loss_lock 28 0 34472(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1229 0 34473(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int refclk_frequency 29 0 34473(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1230 0 34474(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_clock_pin_mode 30 0 34474(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1231 0 34475(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int data_rate 31 0 34475(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1232 0 34476(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 32 0 34476(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1233 0 34477(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 33 0 34477(_ent(_string \"altlvds_rx"\))))
		(_type(_int ~STRING~1234 0 34478(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lvds_rx_reg_setting 34 0 34478(_ent(_string \"ON"\))))
		(_type(_int ~STRING~1235 0 34480(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clk_src_is_pll 35 0 34480(_ent(_string \"off"\))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~12 0 34485(_array -4((_dto c 342 i 0)))))
		(_port(_int rx_in 36 0 34485(_ent(_in))))
		(_port(_int rx_inclock -4 0 34486(_ent(_in((i 2)))(_event))))
		(_port(_int rx_syncclock -4 0 34487(_ent(_in((i 2))))))
		(_port(_int rx_dpaclock -4 0 34488(_ent(_in((i 2))))))
		(_port(_int rx_readclock -4 0 34489(_ent(_in((i 2))))))
		(_port(_int rx_enable -4 0 34490(_ent(_in((i 2))))))
		(_port(_int rx_deskew -4 0 34491(_ent(_in((i 2))))))
		(_port(_int rx_pll_enable -4 0 34492(_ent(_in((i 3))))))
		(_port(_int rx_data_align -4 0 34493(_ent(_in((i 4))))))
		(_port(_int rx_data_align_reset -4 0 34494(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1237 0 34495(_array -4((_dto c 343 i 0)))))
		(_port(_int rx_reset 37 0 34495(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1239 0 34496(_array -4((_dto c 344 i 0)))))
		(_port(_int rx_dpll_reset 38 0 34496(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1241 0 34497(_array -4((_dto c 345 i 0)))))
		(_port(_int rx_dpll_hold 39 0 34497(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1243 0 34498(_array -4((_dto c 346 i 0)))))
		(_port(_int rx_dpll_enable 40 0 34498(_ent(_in((_others(i 3)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1245 0 34499(_array -4((_dto c 347 i 0)))))
		(_port(_int rx_fifo_reset 41 0 34499(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1247 0 34500(_array -4((_dto c 348 i 0)))))
		(_port(_int rx_channel_data_align 42 0 34500(_ent(_in((_others(i 4)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1249 0 34501(_array -4((_dto c 349 i 0)))))
		(_port(_int rx_cda_reset 43 0 34501(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1251 0 34502(_array -4((_dto c 350 i 0)))))
		(_port(_int rx_coreclk 44 0 34502(_ent(_in((_others(i 2)))))))
		(_port(_int pll_areset -4 0 34503(_ent(_in((i 2))))))
		(_port(_int rx_data_reset -4 0 34504(_ent(_in((i 2))))))
		(_port(_int dpa_pll_recal -4 0 34505(_ent(_in((i 2))))))
		(_port(_int pll_phasedone -4 0 34506(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1253 0 34507(_array -4((_dto c 351 i 0)))))
		(_port(_int rx_dpa_lock_reset 45 0 34507(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor*number_of_channels-1~downto~0}~12 0 34511(_array -4((_dto c 352 i 0)))))
		(_port(_int rx_out 46 0 34511(_ent(_out))))
		(_port(_int rx_outclock -4 0 34512(_ent(_out))))
		(_port(_int rx_locked -4 0 34513(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1255 0 34514(_array -4((_dto c 353 i 0)))))
		(_port(_int rx_dpa_locked 47 0 34514(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1257 0 34515(_array -4((_dto c 354 i 0)))))
		(_port(_int rx_cda_max 48 0 34515(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1259 0 34516(_array -4((_dto c 355 i 0)))))
		(_port(_int rx_divfwdclk 49 0 34516(_ent(_out))))
		(_port(_int dpa_pll_cal_busy -4 0 34517(_ent(_out))))
		(_port(_int pll_phasestep -4 0 34518(_ent(_out))))
		(_port(_int pll_phaseupdown -4 0 34519(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34520(_array -4((_dto i 3 i 0)))))
		(_port(_int pll_phasecounterselect 50 0 34520(_ent(_out))))
		(_port(_int pll_scanclk -4 0 34521(_ent(_out))))
		(_cnst(_int STRATIX_RX_STYLE -5 0 34533(_arch gms(_code 356))))
		(_cnst(_int STRATIXGX_DPA_RX_STYLE -5 0 34536(_arch gms(_code 357))))
		(_cnst(_int STRATIXII_RX_STYLE -5 0 34538(_arch gms(_code 358))))
		(_cnst(_int STRATIXIII_RX_STYLE -5 0 34539(_arch gms(_code 359))))
		(_cnst(_int CYCLONE_RX_STYLE -5 0 34540(_arch gms(_code 360))))
		(_cnst(_int CYCLONEII_RX_STYLE -5 0 34541(_arch gms(_code 361))))
		(_cnst(_int CYCLONEIII_RX_STYLE -5 0 34542(_arch gms(_code 362))))
		(_cnst(_int ARRIAII_RX_STYLE -5 0 34543(_arch gms(_code 363))))
		(_cnst(_int STRATIXV_RX_STYLE -5 0 34544(_arch gms(_code 364))))
		(_cnst(_int FAMILY_HAS_FLEXIBLE_LVDS -5 0 34545(_arch gms(_code 365))))
		(_cnst(_int FAMILY_HAS_STRATIX_STYLE_PLL -5 0 34549(_arch gms(_code 366))))
		(_cnst(_int FAMILY_HAS_STRATIXII_STYLE_PLL -5 0 34550(_arch gms(_code 367))))
		(_cnst(_int FAMILY_HAS_STRATIXIII_STYLE_PLL -5 0 34551(_arch gms(_code 368))))
		(_cnst(_int VSERIES_FAMILY -5 0 34552(_arch gms(_code 369))))
		(_type(_int ~STRING{1~to~8}~13 0 34562(_array -2((_to i 1 i 8)))))
		(_type(_int ~STRING{1~to~20}~13 0 34884(_array -2((_to i 1 i 20)))))
		(_type(_int ~STRING~13 0 34924(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int PHASE_INCLOCK 53 0 34924(_arch gms(_code 370))))
		(_type(_int ~STRING~132 0 34925(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int STXII_PHASE_INCLOCK 54 0 34925(_arch gms(_code 371))))
		(_cnst(_int INT_CLOCK_BOOST -1 0 34926(_arch gms(_code 372))))
		(_cnst(_int REGISTER_WIDTH -1 0 34927(_arch gms(_code 373))))
		(_cnst(_int FLVDS_CLK0_DIV -1 0 34928(_arch gms(_code 374))))
		(_cnst(_int FLVDS_CLK1_MULT -1 0 34929(_arch gms(_code 375))))
		(_cnst(_int FLVDS_CLK1_DIV -1 0 34930(_arch gms(_code 376))))
		(_cnst(_int FLVDS_CLK2_MULT -1 0 34931(_arch gms(_code 377))))
		(_cnst(_int FLVDS_CLK2_DIV -1 0 34932(_arch gms(_code 378))))
		(_type(_int ~STRING~133 0 34933(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int FLVDS_CLK1_PHASE_SHIFT 55 0 34933(_arch gms(_code 379))))
		(_type(_int ~STRING~134 0 34934(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int FLVDS_PLL_TYPE 56 0 34934(_arch gms(_code 380))))
		(_type(_int ~STRING~135 0 34935(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int STXII_LE_PHASE_INCLOCK 57 0 34935(_arch gms(_code 381))))
		(_type(_int ~STRING~136 0 34936(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int STXII_LE_CLK1_PHASE_SHIFT 58 0 34936(_arch gms(_code 382))))
		(_type(_int ~STRING~137 0 34937(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int STXIII_LE_PHASE_INCLOCK 59 0 34937(_arch gms(_code 383))))
		(_type(_int ~STRING~138 0 34938(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int STXIII_LE_CLK1_PHASE_SHIFT 60 0 34938(_arch gms(_code 384))))
		(_cnst(_int IS_USING_EXTRA_DDIO_REG -5 0 34939(_arch gms(_code 385))))
		(_cnst(_int IS_USING_EXTRA_PLL_CLK -5 0 34940(_arch gms(_code 386))))
		(_cnst(_int IS_ADDING_EXTRA_LATENCY -5 0 34941(_arch gms(_code 387))))
		(_type(_int ~STRING~139 0 34942(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int CLK_ENA_PHASE_SHIFT 61 0 34942(_arch gms(_code 388))))
		(_cnst(_int use_dpa_calibration -5 0 34943(_arch gms(_code 389))))
		(_type(_int CHANNEL_CNT 0 34946(_array -3((_dto c 390 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{REGISTER_WIDTH-1~downto~0}~13 0 34947(_array -4((_dto c 391 i 0)))))
		(_type(_int DPA_FIFO_RAM 0 34947(_array 63((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{REGISTER_WIDTH-1~downto~0}~1311 0 34950(_array -4((_dto c 392 i 0)))))
		(_sig(_int rxpdat1 65 0 34950(_arch(_uni((_others(i 2)))))))
		(_sig(_int rxpdat2 65 0 34951(_arch(_uni((_others(i 2)))))))
		(_sig(_int rxpdat3 65 0 34952(_arch(_uni((_others(i 2)))))))
		(_sig(_int rxpdatout 65 0 34953(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_out_reg 65 0 34954(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_out_rgd 65 0 34955(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_out_rgd2 65 0 34956(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_out_extra_yeager_reg 65 0 34957(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_out_int 65 0 34958(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 65 0 34959(_arch(_uni((_others(i 2)))))))
		(_sig(_int serdes_data_out 65 0 34960(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_data 65 0 34961(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 65 0 34962(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_ddio_in 65 0 34963(_arch(_uni((_others(i 2)))))))
		(_sig(_int stratixii_dataout 65 0 34964(_arch(_uni((_others(i 2)))))))
		(_sig(_int stratixiii_dataout 65 0 34965(_arch(_uni((_others(i 2)))))))
		(_sig(_int flvds_dataout 65 0 34966(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13 0 34969(_array -4((_dto c 393 i 0)))))
		(_sig(_int rx_coreclk_pre 66 0 34969(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_channel_data_align_wire 66 0 34970(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_channel_data_align_pre 66 0 34971(_arch(_uni((_others(i 2)))))))
		(_sig(_int pclk_pre 66 0 34972(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 34975(_array -4((_dto i 5 i 0)))))
		(_sig(_int temp_high 67 0 34975(_arch(_uni((_others(i 3)))))))
		(_sig(_int temp_z 66 0 34976(_arch(_uni((_others(i 4)))))))
		(_sig(_int ram_array 64 0 34979(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int rx_clock0_int -4 0 34982(_arch(_uni((i 2)))(_event)(_lastevent))))
		(_sig(_int rx_clock1_int -4 0 34983(_arch(_uni((i 2)))(_event))))
		(_sig(_int rx_pll_clk0 -4 0 34984(_arch(_uni((i 2))))))
		(_sig(_int rx_pll_clk1 -4 0 34985(_arch(_uni((i 2))))))
		(_sig(_int rx_reg_clk -4 0 34986(_arch(_uni((i 2))))))
		(_sig(_int yeager_locked_int -4 0 34987(_arch(_uni((i 2))))))
		(_sig(_int aurora_locked_int -4 0 34988(_arch(_uni((i 2))))))
		(_sig(_int stratixii_locked_int -4 0 34989(_arch(_uni((i 2))))))
		(_sig(_int stratixiii_locked_int -4 0 34990(_arch(_uni((i 2))))))
		(_sig(_int cyclone_locked_int -4 0 34991(_arch(_uni((i 2))))))
		(_sig(_int cycloneii_locked_int -4 0 34992(_arch(_uni((i 2))))))
		(_sig(_int rx_locked_int -4 0 34993(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_zero -4 0 34994(_arch(_uni((i 2))))))
		(_sig(_int rx_data_align_reg -4 0 34997(_arch(_uni((i 2))))))
		(_sig(_int rx_data_align_int -4 0 34998(_arch(_uni((i 2))))))
		(_sig(_int rx_data_align_wire -4 0 34999(_arch(_uni((i 2))))))
		(_sig(_int rx_data_align_clk -4 0 35000(_arch(_uni((i 2)))(_event))))
		(_sig(_int enable0_reg -4 0 35001(_arch(_uni))))
		(_sig(_int enable0_pipe -4 0 35002(_arch(_uni))))
		(_sig(_int enable0_neg -4 0 35003(_arch(_uni))))
		(_sig(_int enable1_reg -4 0 35004(_arch(_uni)(_event))))
		(_sig(_int sampling -4 0 35005(_arch(_uni((i 2))))))
		(_sig(_int yeager_clock 67 0 35006(_arch(_uni((_others(i 2)))))))
		(_sig(_int aurora_clock 67 0 35007(_arch(_uni((_others(i 2)))))))
		(_sig(_int stratixii_clock 67 0 35008(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 35009(_array -4((_dto i 9 i 0)))))
		(_sig(_int stratixiii_clock 68 0 35009(_arch(_uni((_others(i 2)))))))
		(_sig(_int cyclone_clock 67 0 35010(_arch(_uni((_others(i 2)))))))
		(_sig(_int cycloneii_clock 67 0 35011(_arch(_uni((_others(i 2)))))))
		(_sig(_int pclk 66 0 35012(_arch(_uni((_others(i 2)))))))
		(_sig(_int clkout_tmp 66 0 35013(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_reset 66 0 35014(_arch(_uni((_others(i 2)))))))
		(_sig(_int stratixii_dpa_locked 66 0 35015(_arch(_uni((_others(i 2)))))))
		(_sig(_int stratixiii_dpa_locked 66 0 35016(_arch(_uni((_others(i 2)))))))
		(_sig(_int stratixii_cda_max 66 0 35017(_arch(_uni((_others(i 2)))))))
		(_sig(_int stratixiii_cda_max 66 0 35018(_arch(_uni((_others(i 2)))))))
		(_sig(_int stratixiii_divfwdclk 66 0 35019(_arch(_uni((_others(i 2))))(_event))))
		(_sig(_int rx_pll_sclkout0 -4 0 35020(_arch(_uni((i 2))))))
		(_sig(_int rx_pll_sclkout1 -4 0 35021(_arch(_uni((i 2))))))
		(_sig(_int stratixii_sclkout0 -4 0 35022(_arch(_uni((i 2))))))
		(_sig(_int stratixii_fastclk -4 0 35023(_arch(_uni((i 2))))))
		(_sig(_int stratixii_enable -4 0 35024(_arch(_uni((i 2))))))
		(_sig(_int stratixiii_fastclk -4 0 35025(_arch(_uni((i 2))))))
		(_sig(_int stratixiii_slowclk -4 0 35026(_arch(_uni((i 2))))))
		(_sig(_int stratixiii_enable -4 0 35027(_arch(_uni((i 2))))))
		(_sig(_int rx_pll_enable0 -4 0 35028(_arch(_uni((i 2))))))
		(_sig(_int rx_pll_enable1 -4 0 35029(_arch(_uni((i 2))))))
		(_sig(_int rx_pll_sclkout0_dly -4 0 35030(_arch(_uni((i 2))))))
		(_sig(_int flvds_fastclk -4 0 35031(_arch(_uni((i 2))))))
		(_sig(_int flvds_slowclk -4 0 35032(_arch(_uni((i 2))))))
		(_sig(_int flvds_syncclk -4 0 35033(_arch(_uni((i 2))))))
		(_sig(_int flvds_rx_data_align 66 0 35034(_arch(_uni((_others(i 2)))))))
		(_sig(_int flvds_rx_cda_reset 66 0 35035(_arch(_uni((_others(i 2)))))))
		(_sig(_int pll_lock_sync -4 0 35036(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35064(_array -4((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1321 0 35070(_array -4((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35071(_array -4((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1333 0 35107(_array -4((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1335 0 35117(_array -4((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1337 0 35118(_array -4((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1347 0 35149(_array -4((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1349 0 35158(_array -4((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1351 0 35161(_array -4((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13129 0 35749(_array -4((_dto c 394 i 0)))))
		(_var(_int all_z 78 0 35749(_prcs 32((_others(i 4))))))
		(_var(_int init -5 0 35751(_prcs 32((i 1)))))
		(_var(_int count 62 0 35857(_prcs 34((_others(i 0))))))
		(_var(_int sample -3 0 35858(_prcs 34)))
		(_var(_int start_data -3 0 35859(_prcs 34((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{REGISTER_WIDTH-1~downto~0}~13134 0 35860(_array -4((_dto c 395 i 0)))))
		(_var(_int data_int 79 0 35860(_prcs 34((_others(i 2))))))
		(_var(_int x -3 0 35861(_prcs 34((i 0)))))
		(_prcs
			(line__35265(_arch 0 0 35265(_assignment(_trgt(23))(_sens(38)(42)(49)(50)))))
			(line__35270(_arch 1 0 35270(_assignment(_trgt(26))(_sens(89)(90)))))
			(line__35274(_arch 2 0 35274(_assignment(_trgt(27))(_sens(91)(92)))))
			(line__35278(_arch 3 0 35278(_assignment(_trgt(42))(_sens(37)(41)(43)(47)(48)(0)))))
			(line__35285(_arch 4 0 35285(_assignment(_trgt(38))(_sens(39)(40)))))
			(line__35288(_arch 5 0 35288(_assignment(_trgt(58))(_sens(60)(1)))))
			(line__35291(_arch 6 0 35291(_assignment(_trgt(59))(_sens(61)(1)))))
			(line__35294(_arch 7 0 35294(_assignment(_trgt(28))(_sens(93)))))
			(line__35296(_arch 8 0 35296(_assignment(_alias((rx_outclock)(rx_clock1_int)))(_simpleassign BUF)(_trgt(24))(_sens(59)))))
			(line__35298(_arch 9 0 35298(_assignment(_trgt(62))(_sens(59)(1)))))
			(line__35301(_arch 10 0 35301(_assignment(_trgt(25))(_sens(69)(110)))))
			(line__35307(_arch 11 0 35307(_assignment(_trgt(60))(_sens(80(0))(81(0))(82(0))))))
			(line__35312(_arch 12 0 35312(_assignment(_trgt(61))(_sens(80(2))(81(2))(82(2))(83(2))(84(2))(85(2))))))
			(line__35322(_arch 13 0 35322(_assignment(_trgt(69))(_sens(63)(64)(65)(66)(67)(68)))))
			(line__35333(_arch 14 0 35333(_assignment(_trgt(34))(_sens(44)(46)))))
			(line__35336(_arch 15 0 35336(_assignment(_trgt(45))(_sens(44)))))
			(line__35338(_arch 16 0 35338(_assignment(_trgt(86))(_sens(87)))))
			(line__35340(_arch 17 0 35340(_assignment(_trgt(97))(_sens(1)(104)))))
			(line__35344(_arch 18 0 35344(_assignment(_trgt(98))(_sens(5)(102)))))
			(line__35348(_arch 19 0 35348(_assignment(_trgt(99))(_sens(1)(83(0))))))
			(line__35352(_arch 20 0 35352(_assignment(_trgt(100))(_sens(2)(83(2))))))
			(line__35356(_arch 21 0 35356(_assignment(_trgt(101))(_sens(5)(83(1))))))
			(line__35360(_arch 22 0 35360(_assignment(_trgt(74))(_sens(59)))))
			(line__35365(_arch 23 0 35365(_assignment(_trgt(73))(_sens(8)))))
			(line__35370(_arch 24 0 35370(_assignment(_trgt(72))(_sens(71)(73)))))
			(line__35373(_arch 25 0 35373(_assignment(_trgt(52))(_sens(56)(72)(15)))))
			(line__35378(_arch 26 0 35378(_assignment(_trgt(105))(_sens(1)(83(0))(84(0))(85(0))))))
			(line__35388(_arch 27 0 35388(_assignment(_trgt(106))(_sens(4)(83(2))(84(2))(85(2))))))
			(line__35398(_arch 28 0 35398(_assignment(_trgt(107))(_sens(2)(83(1))(84(1))(85(1))))))
			(line__35408(_arch 29 0 35408(_assignment(_trgt(108))(_sens(56)(73)(15)))))
			(line__35414(_arch 30 0 35414(_assignment(_trgt(109))(_sens(56)(9)(15)(16)))))
			(STRATIXII_FCLK(_arch 31 0 35742(_prcs(_simple)(_trgt(104))(_sens(94)))))
			(MSG(_arch 32 0 35748(_prcs(_simple)(_sens(8)(15))(_mon))))
			(LOAD_ENABLE_PROC(_arch 34 0 35838(_prcs(_simple)(_trgt(75)(76)(77)(78))(_sens(58))(_read(75)(76)(102)(103)))))
			(LOAD_DATA(_arch 35 0 35856(_prcs(_simple)(_trgt(43))(_sens(58)(59))(_read(0)(77)))))
			(PARALLEL_REG(_arch 36 0 35886(_prcs(_simple)(_trgt(39)(41))(_sens(59)(78)(93))(_read(42)(43)))))
			(DATA_ALIGN_REG(_arch 37 0 35905(_prcs(_simple)(_trgt(71))(_sens(74))(_read(73)))))
			(line__36144(_arch 42 0 36144(_prcs(_simple)(_trgt(110))(_sens(69)(18)))))
		)
		(_subprogram
			(_int int_to_str 43 0 34557(_arch(_func -6 -3)))
			(_int pll_m_value 44 0 34613(_arch(_func)))
			(_int pll_d_value 45 0 34625(_arch(_func)))
			(_int clock_boost_calc 46 0 34643(_arch(_func)))
			(_int get_phase_delay 47 0 34667(_arch(_func -3 -6)))
			(_int get_stxii_phase_delay 48 0 34719(_arch(_func -3 -6)))
			(_int get_flvds_clk1_multiply_by 49 0 34731(_arch(_func -1 -1)))
			(_int get_flvds_clk1_divide_by 50 0 34748(_arch(_func -1 -1)))
			(_int get_flvds_clk1_phase_shift 51 0 34766(_arch(_func)))
			(_int get_flvds_clk2_multiply_by 52 0 34781(_arch(_func -1 -1)))
			(_int get_flvds_clk2_divide_by 53 0 34799(_arch(_func -1 -1)))
			(_int get_flvds_pll_type 54 0 34817(_arch(_func -6 -6)))
			(_int get_stxii_le_phase_delay 55 0 34828(_arch(_func -3 -6)))
			(_int get_stxii_le_clk1_phase_shift 56 0 34843(_arch(_func)))
			(_int get_stxiii_le_phase_delay 57 0 34858(_arch(_func -3 -6)))
			(_int get_clk_ena_phase_shift 58 0 34868(_arch(_func -6 -6)))
			(_int alpha_tolower 59 0 34881(_arch(_func -6 -6)))
			(_ext IS_VALID_FAMILY(2 76))
			(_ext FEATURE_FAMILY_STRATIX_NONGX(2 61))
			(_ext FEATURE_FAMILY_STRATIXGX(2 28))
			(_ext FEATURE_FAMILY_BASE_STRATIXII(2 55))
			(_ext FEATURE_FAMILY_BASE_STRATIXIII(2 60))
			(_ext FEATURE_FAMILY_BASE_CYCLONE(2 58))
			(_ext FEATURE_FAMILY_BASE_CYCLONEII(2 57))
			(_ext FEATURE_FAMILY_BASE_CYCLONEIII(2 59))
			(_ext FEATURE_FAMILY_ARRIAIIGX(2 48))
			(_ext FEATURE_FAMILY_STRATIXV(2 33))
			(_ext FEATURE_FAMILY_HAS_FLEXIBLE_LVDS(2 74))
			(_ext FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL(2 71))
			(_ext FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL(2 72))
			(_ext FEATURE_FAMILY_USES_STRATIXIII_PLL(2 73))
			(_ext FEATURE_FAMILY_ARRIAV(2 52))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_DEVICE_FAMILIES))(ieee(std_logic_arith)))
	(_static
		(20047)
		(4605519)
		(1414680400 1163089247 68)
		(1414680400 1431197023 4474195)
		(1414680400 1313817439 1413694798 1414092361 89)
		(544434464 544501614 1635131489 543451500 1769366884 1713399139 1818848609 8569)
		(1634890835 544762228 543452769 1634890835 544762228 673208391 544108398 541151300 1701080941 1868832809 1847620453 1931506799 1869639797 1948284018 1931502952 1768121712 1684367718 1936024608 1634300517 1635412332 1852795252 1667327520 561147764)
		(1095914579 1196968276 1852383320 1095779360 1685024032 1868832869 1847620453 1931506799 1869639797 1948284018 1931502952 1768121712 1684367718 1936024608 1634300517 1635412332 1852795252 1667327520 561147764)
		(1095914579 1230522708 1868832841 1847620453 1931506799 1869639797 1948284018 1931502952 1768121712 1684367718 1936024608 1634300517 1635412332 1852795252 1667327520 561147764)
		(1634890835 544762228 1679837513 544433519 544501614 1886418291 544502383 1635017060 1768710432 1914728039 1869376623 544367990 1970037110 1042314085 540094752 33)
		(1818458435 543518319 1936027492 1953459744 1886745376 1953656688 1701344288 1701868320 1768319331 1679844453 1919251301 1768710505 1769234810 1713401455 1869898593 1752637554 1965059685 1700750707 1919251576 1600938350 543976560 656438121 658916943 33)
		(1818458435 543518319 1679837513 544433519 544501614 1886418291 544502383 543516788 1667592307 1701406313 1701060708 1769104755 2053729377 1869182049 1634082926 1919906915 1701345056 1937055854 2019909477 1852990836 1885301857 1763732588 1327964275 556222022)
		(1635017028 1768710432 1701670503 1864397934 1951604846 1769234802 1229529208 1229539631 1986356256 1936024425 1953392928 1969516402 544433507 543518319 544500066 1814062703 1852142689 1713404259 1696625263 543712097 1702064993 1869182066 1718558830 1701344288 1952539680 1818304609 1835951977 544501349 1852270963 539913313 544098592 1886220131 1936290401 539782767 1634890835 544762228 543452769 1634890835 544762228 1679841351 1667855973 1914729317 1987013989 1852776549 1768038501 1718558836 1952541728 2036559461 1919903264 1667327264 1935745128 1953654131 778989417)
		(808464432 808464432)
		(1701604425 543973735 1651340654 2191973)
		(1398099541 17477)
		(1162298437 1229734239 1145392711)
		(1414415683 1096766021 1313294668 17477)
		(1147090228 1163020101 21317)
		(1147088953 1163020101 21317)
		(1597322033 1380402500 5457221)
		(1596995633 1380402500 5457221)
		(1597321778 1380402500 5457221)
		(1596995378 1380402500 5457221)
		(1597321523 1380402500 5457221)
		(1635151433 543451500 1668246627 1633951851 1629512052 1852270956 1953391981 1934958638 543649385 1195656487 1279352645 1162757961 1763714884 1702130542 25697)
		(48)
		(1869903201)
		(1685482598 115)
		(1381322579 1398752579 1212370521 1330532178 21333)
		(538976288 538976288 538976288 538976288 538976288)
	)
	(_model . behavior 396 -1)
)
V 000049 55 2043          1711853937232 behavior
(_unit VHDL(stratix_tx_outclk 0 36177(behavior 0 36203))
	(_version vef)
	(_time 1711853937233 2024.03.30 19:58:57)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code c0c3c594c49696d6c4cfd49a98c7c8c596c7c4c7c8)
	(_coverage d)
	(_ent
		(_time 1711853937223)
	)
	(_object
		(_gen(_int deserialization_factor -1 0 36181(_ent gms)))
		(_gen(_int bypass_serializer -2 0 36182 \FALSE\ (_ent((i 0)))))
		(_gen(_int invert_clock -2 0 36183 \FALSE\ (_ent((i 0)))))
		(_gen(_int use_falling_clock_edge -2 0 36184 \FALSE\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor-1~downto~0}~12 0 36189(_array -3((_dto c 3 i 0)))))
		(_port(_int tx_in 0 0 36189(_ent(_in))))
		(_port(_int tx_fastclk -3 0 36190(_ent(_in)(_event)(_lastevent))))
		(_port(_int tx_enable -3 0 36191(_ent(_in((i 3))))))
		(_port(_int tx_out -3 0 36194(_ent(_out((i 2))))))
		(_sig(_int enable1_reg1 -3 0 36208(_arch(_uni))))
		(_sig(_int enable1_reg2 -3 0 36209(_arch(_uni))))
		(_sig(_int tx_out_neg -3 0 36210(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor-1~downto~0}~13 0 36211(_array -3((_dto c 4 i 0)))))
		(_sig(_int tx_shift_reg 1 0 36211(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_parallel_load_reg 1 0 36213(_arch(_uni((_others(i 2)))))))
		(_var(_int enable1_reg0 -3 0 36228(_prcs 1)))
		(_prcs
			(line__36219(_arch 0 0 36219(_assignment(_trgt(3))(_sens(1)(6)(7(_index 5)))(_read(7(_index 6))))))
			(LOAD_ENABLE(_arch 1 0 36227(_prcs(_simple)(_trgt(4)(5))(_sens(1))(_read(2)(4)))))
			(FAST_CLOCK(_arch 2 0 36244(_prcs(_simple)(_trgt(6)(7)(8))(_sens(1))(_read(0)(5)(7)(8)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . behavior 7 -1)
)
V 000049 55 1846          1711853937249 behavior
(_unit VHDL(stratixii_tx_outclk 0 36289(behavior 0 36315))
	(_version vef)
	(_time 1711853937250 2024.03.30 19:58:57)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code cfccca9b9d9999d9cacedb9597c8c7c9c6c9c6ca99)
	(_coverage d)
	(_ent
		(_time 1711853937243)
	)
	(_object
		(_gen(_int deserialization_factor -1 0 36293(_ent gms)))
		(_gen(_int bypass_serializer -2 0 36294 \FALSE\ (_ent((i 0)))))
		(_gen(_int invert_clock -2 0 36295 \FALSE\ (_ent((i 0)))))
		(_gen(_int use_falling_clock_edge -2 0 36296 \FALSE\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor-1~downto~0}~12 0 36301(_array -3((_dto c 2 i 0)))))
		(_port(_int tx_in 0 0 36301(_ent(_in))))
		(_port(_int tx_fastclk -3 0 36302(_ent(_in)(_event))))
		(_port(_int tx_enable -3 0 36303(_ent(_in((i 3))))))
		(_port(_int tx_out -3 0 36306(_ent(_out((i 2))))))
		(_sig(_int tx_out_neg -3 0 36320(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor-1~downto~0}~13 0 36321(_array -3((_dto c 3 i 0)))))
		(_sig(_int tx_shift_reg 1 0 36321(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_parallel_load_reg 1 0 36323(_arch(_uni((_others(i 2)))))))
		(_var(_int enable1_reg -3 0 36338(_prcs 1((i 2)))))
		(_prcs
			(line__36329(_arch 0 0 36329(_assignment(_trgt(3))(_sens(1)(4)(5(_index 4)))(_read(5(_index 5))))))
			(FAST_CLOCK(_arch 1 0 36337(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1))(_read(0)(2)(5)(6)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . behavior 6 -1)
)
V 000049 55 9591          1711853937322 behavior
(_unit VHDL(flexible_lvds_tx 0 36381(behavior 0 36418))
	(_version vef)
	(_time 1711853937323 2024.03.30 19:58:57)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 1d1f1c1a1a4a4c0a1519164a0f471f1b18184b1b4e1a1b)
	(_coverage d)
	(_ent
		(_time 1711853937261)
	)
	(_object
		(_gen(_int number_of_channels -1 0 36385(_ent gms)))
		(_gen(_int deserialization_factor -1 0 36386(_ent gms)))
		(_type(_int ~STRING~12 0 36387(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int registered_input 0 0 36387(_ent(_string \"ON"\))))
		(_gen(_int use_new_coreclk_ckt -3 0 36388 \false\ (_ent gms((i 0)))))
		(_gen(_int outclock_multiply_by -1 0 36389 \1\ (_ent gms((i 1)))))
		(_gen(_int outclock_divide_by -1 0 36390 \2\ (_ent gms((i 2)))))
		(_gen(_int outclock_duty_cycle -1 0 36391 \50\ (_ent((i 50)))))
		(_gen(_int use_self_generated_outclock -3 0 36392 \false\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor*number_of_channels-1~downto~0}~12 0 36397(_array -4((_dto c 18 i 0)))))
		(_port(_int tx_in 1 0 36397(_ent(_in))))
		(_port(_int tx_fastclk -4 0 36399(_ent(_in)(_event))))
		(_port(_int tx_slowclk -4 0 36400(_ent(_in)(_event))))
		(_port(_int tx_regclk -4 0 36401(_ent(_in)(_event))))
		(_port(_int tx_data_reset -4 0 36402(_ent(_in))))
		(_port(_int pll_areset -4 0 36403(_ent(_in))))
		(_port(_int pll_outclock -4 0 36404(_ent(_in)(_event))))
		(_port(_int tx_locked -4 0 36405(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~12 0 36408(_array -4((_dto c 19 i 0)))))
		(_port(_int tx_out 2 0 36408(_ent(_out))))
		(_port(_int tx_outclock -4 0 36409(_ent(_out))))
		(_cnst(_int REGISTER_WIDTH -1 0 36432(_arch gms(_code 20))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13 0 36433(_array -4((_dto c 21 i 0)))))
		(_cnst(_int ZEROS 3 0 36433(_arch((_others(i 2))))))
		(_cnst(_int LOAD_CNTR_MODULUS -1 0 36434(_arch gms(_code 22))))
		(_type(_int CHANNEL_CNT 0 36437(_array -5((_dto c 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~132 0 36438(_array -4((_dto c 24 i 0)))))
		(_type(_int REG_ARRAY 0 36438(_array 5((_dto c 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{REGISTER_WIDTH-1~downto~0}~13 0 36441(_array -4((_dto c 26 i 0)))))
		(_sig(_int tx_reg 7 0 36441(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{REGISTER_WIDTH*2}-1~downto~0}~13 0 36443(_array -4((_dto c 27 i 0)))))
		(_sig(_int tx_reg2 8 0 36443(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_shift_reg 7 0 36445(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{REGISTER_WIDTH*2}-1~downto~0}~134 0 36447(_array -4((_dto c 28 i 0)))))
		(_sig(_int tx_shift_reg2 9 0 36447(_arch(_uni((_others(i 2)))))))
		(_sig(_int h_sync_a 7 0 36449(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{REGISTER_WIDTH*2}-1~downto~0}~136 0 36451(_array -4((_dto c 29 i 0)))))
		(_sig(_int sync_b_reg 10 0 36451(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~138 0 36453(_array -4((_dto c 30 i 0)))))
		(_sig(_int dataout_h 11 0 36453(_arch(_uni((_others(i 2)))))))
		(_sig(_int dataout_l 11 0 36455(_arch(_uni((_others(i 2)))))))
		(_sig(_int dataout_tmp 11 0 36457(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_ddio_out 11 0 36459(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_in_int 7 0 36462(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{REGISTER_WIDTH*2}-1~downto~0}~1310 0 36464(_array -4((_dto c 31 i 0)))))
		(_sig(_int tx_in_int2 12 0 36464(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{number_of_channels*2}-1~downto~0}~13 0 36467(_array -4((_dto c 32 i 0)))))
		(_sig(_int stage1_a 13 0 36467(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{number_of_channels*2}-1~downto~0}~1312 0 36469(_array -4((_dto c 33 i 0)))))
		(_sig(_int stage1_b 14 0 36469(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{number_of_channels*2}-1~downto~0}~1314 0 36471(_array -4((_dto c 34 i 0)))))
		(_sig(_int stage2 15 0 36471(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_reg_2ary 6 0 36473(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int tx_slowclk_dly -4 0 36474(_arch(_uni))))
		(_sig(_int tx_outclock_tmp -4 0 36475(_arch(_uni((i 2))))))
		(_sig(_int start_sm_p2s -3 0 36476(_arch(_uni((i 0))))))
		(_sig(_int loadcnt -1 0 36478(_arch(_uni((i 0))))))
		(_sig(_int sm_p2s -1 0 36479(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor-1~downto~0}~13 0 36481(_array -4((_dto c 35 i 0)))))
		(_sig(_int outclk_shift_l 16 0 36481(_arch(_uni((_others(i 2)))))))
		(_sig(_int outclk_shift_h 16 0 36483(_arch(_uni((_others(i 2)))))))
		(_sig(_int outclock_l -4 0 36485(_arch(_uni((i 2))))))
		(_sig(_int outclock_h -4 0 36486(_arch(_uni((i 2))))))
		(_sig(_int outclk_load_cntr -1 0 36488(_arch(_uni((i 0))))))
		(_sig(_int sync_dffe -4 0 36489(_arch(_uni((i 2))))))
		(_sig(_int load_enable -4 0 36490(_arch(_uni((i 2))))))
		(_sig(_int load_cntr -1 0 36491(_arch(_uni((i 0))))))
		(_sig(_int h_ff -1 0 36492(_arch(_uni((i 0))))))
		(_sig(_int h_us_ff -1 0 36493(_arch(_uni((i 0))))))
		(_sig(_int l_s_ff -1 0 36494(_arch(_uni((i 0))))))
		(_sig(_int l_ff -1 0 36495(_arch(_uni((i 0))))))
		(_sig(_int l_us_ff -1 0 36496(_arch(_uni((i 0))))))
		(_sig(_int h_s_ff -1 0 36497(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 36697(_array -4((_dto i 9 i 0)))))
		(_var(_int outclk_data_l 17 0 36697(_prcs 12((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1323 0 36699(_array -4((_dto i 9 i 0)))))
		(_var(_int outclk_data_h 18 0 36699(_prcs 12((_others(i 2))))))
		(_var(_int init -3 0 36701(_prcs 12((i 1)))))
		(_prcs
			(line__36503(_arch 0 0 36503(_assignment(_trgt(20))(_sens(0)(10)))))
			(line__36505(_arch 1 0 36505(_assignment(_trgt(21))(_sens(11)(15)))))
			(line__36507(_arch 2 0 36507(_assignment(_trgt(8))(_sens(19)))))
			(line__36508(_arch 3 0 36508(_assignment(_trgt(9))(_sens(6)(27)))))
			(DDIO_OUT_RECEIVE(_arch 4 0 36516(_prcs(_simple)(_trgt(16)(17)(18))(_sens(1)(4)(5))(_read(12)(13)(17)(24(_range 36))(24(_range 37))(24(_range 38))))))
			(DDIO_OUT_TRANSMIT(_arch 5 0 36548(_prcs(_simple)(_trgt(19))(_sens(18)))))
			(SHIFTREG(_arch 6 0 36554(_prcs(_simple)(_trgt(12)(13)(22)(23)(24)(25)(30))(_sens(1)(4)(5))(_read(12)(13)(20)(21)(22)(23)(25)(28)(30)(37)))))
			(line__36634(_arch 7 0 36634(_prcs(_simple)(_trgt(26))(_sens(1))(_read(2)))))
			(line__36641(_arch 8 0 36641(_prcs(_simple)(_trgt(28))(_sens(2)(26)))))
			(SYNC_REG(_arch 9 0 36651(_prcs(_simple)(_trgt(14)(15))(_sens(2)(4)(5))(_read(0)(14)))))
			(IN_REG(_arch 10 0 36671(_prcs(_simple)(_trgt(10)(11))(_sens(3)(4)(5))(_read(0)(15)))))
			(line__36686(_arch 11 0 36686(_prcs(_simple)(_trgt(35))(_sens(1)(4)(5))(_read(35)))))
			(line__36696(_arch 12 0 36696(_prcs(_simple)(_trgt(31)(32))(_sens(4)(5)(6))(_read(31(_range 39))(32(_range 40))(35)))))
			(line__36872(_arch 13 0 36872(_prcs(_simple)(_trgt(27)(33)(34))(_sens(4)(5)(6))(_read(31(0))(32(0))(33)))))
			(line__36894(_arch 14 0 36894(_prcs(_simple)(_trgt(36))(_sens(2))(_read(36)))))
			(line__36901(_arch 15 0 36901(_prcs(_simple)(_trgt(38))(_sens(1)(4)(5))(_read(36)(38)))))
			(line__36914(_arch 16 0 36914(_prcs(_simple)(_trgt(37)(39)(40)(41)(42)(43)(44))(_sens(1))(_read(36)(38)(39)(40)(41)(42)(43)(44)))))
		)
		(_subprogram
			(_int get_cntr_modulus 17 0 36421(_arch(_func -1 -1)))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (16)(17)(18)(12)(13)(25)(15)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(4605519)
		(33686018 50463490 515)
		(33686018 50463490 770)
		(50463234 50463235 515)
		(50463234 50528771 514)
		(50528770 50528770 515)
		(50529026 50528770 514)
		(33686018 33751554 770)
		(33686018 33751810 771)
		(50463234 33686019 771)
		(50528770 50463235 771)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 50528770 770)
		(33686018 33751554 771)
		(33686018 33686275 771)
		(50463234 33686275 771)
		(50463234 50463235 771)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33751810 770)
		(50463234 33686275 770)
		(50463234 50529027 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 50529026 514)
		(50463234 33751811 514)
		(33686018 50529026 771)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33751810 514)
		(50463234 33686275 514)
		(33686018 50529027 514)
		(33686018 50463491 515)
		(33686018 50463235 514)
		(33751811 50529026 514)
		(33686275 33751810 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 50528770 771)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 50463234 770)
		(33686018 50528770 514)
		(33686018 33686018 514)
		(33686018 33751555 515)
		(33686018 33751811 514)
		(33686018 33686018 514)
		(33751554 33751555 515)
		(50528770 33686275 514)
		(33686018 33686018 514)
		(33751555 33751555 515)
		(50529027 33686019 514)
		(33686018 33686018 514)
		(33686018 33686274 771)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33751810 50463234 771)
		(33686018 33686018 514)
	)
	(_model . behavior 41 -1)
)
V 000049 55 53816         1711853937466 behavior
(_unit VHDL(altlvds_tx 0 36974(behavior 0 37102))
	(_version vef)
	(_time 1711853937467 2024.03.30 19:58:57)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code aaa8acfda8fcfabcf9abf8a9bef1f8affcadaeada2acab)
	(_coverage d)
	(_ent
		(_time 1711853937344)
	)
	(_comp
		(MF_stratix_pll
			(_object
				(_type(_int ~STRING~1311 0 37785(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int pll_type 50 0 37785(_ent(_string \"lvds"\))))
				(_gen(_int inclk0_input_frequency -3 0 37786(_ent)))
				(_gen(_int valid_lock_multiplier -4 0 37787(_ent((i 1)))))
				(_type(_int ~STRING~1312 0 37788(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int simulation_type 51 0 37788(_ent(_string \"functional"\))))
				(_gen(_int clk0_multiply_by -3 0 37789(_ent((i 1)))))
				(_gen(_int clk0_divide_by -3 0 37790(_ent((i 1)))))
				(_type(_int ~STRING~1313 0 37791(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_phase_shift 52 0 37791(_ent(_string \"0"\))))
				(_gen(_int clk1_multiply_by -3 0 37792(_ent((i 1)))))
				(_gen(_int clk1_divide_by -3 0 37793(_ent((i 1)))))
				(_type(_int ~STRING~1314 0 37794(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_phase_shift 53 0 37794(_ent(_string \"0"\))))
				(_gen(_int clk1_duty_cycle -1 0 37795(_ent((i 50)))))
				(_gen(_int clk2_multiply_by -3 0 37796(_ent((i 1)))))
				(_gen(_int clk2_divide_by -3 0 37797(_ent((i 1)))))
				(_type(_int ~STRING~1315 0 37798(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_phase_shift 54 0 37798(_ent(_string \"0"\))))
				(_type(_int ~STRING~1316 0 37799(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int family_name 55 0 37799(_ent(_string \"Stratix"\))))
				(_gen(_int m -4 0 37800(_ent((i 0)))))
				(_port(_int inclk 40 0 37802(_ent (_in((_others(i 2)))))))
				(_port(_int fbin -5 0 37803(_ent (_in((i 3))))))
				(_port(_int ena -5 0 37804(_ent (_in((i 3))))))
				(_port(_int clkswitch -5 0 37805(_ent (_in((i 2))))))
				(_port(_int areset -5 0 37806(_ent (_in((i 2))))))
				(_port(_int pfdena -5 0 37807(_ent (_in((i 3))))))
				(_port(_int clkena 41 0 37808(_ent (_in((_others(i 3)))))))
				(_port(_int extclkena 42 0 37809(_ent (_in((_others(i 3)))))))
				(_port(_int scanaclr -5 0 37810(_ent (_in((i 2))))))
				(_port(_int scandata -5 0 37811(_ent (_in((i 2))))))
				(_port(_int scanclk -5 0 37812(_ent (_in((i 2))))))
				(_port(_int comparator -5 0 37813(_ent (_in((i 2))))))
				(_port(_int clk 41 0 37814(_ent (_out))))
				(_port(_int locked -5 0 37815(_ent (_out))))
				(_port(_int enable0 -5 0 37816(_ent (_out))))
				(_port(_int enable1 -5 0 37817(_ent (_out))))
			)
		)
		(MF_stratixii_pll
			(_object
				(_type(_int ~STRING~1321 0 37823(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int pll_type 50 0 37823(_ent(_string \"lvds"\))))
				(_gen(_int vco_multiply_by -4 0 37824(_ent((i 0)))))
				(_gen(_int vco_divide_by -4 0 37825(_ent((i 0)))))
				(_gen(_int inclk0_input_frequency -3 0 37826(_ent)))
				(_type(_int ~STRING~1322 0 37827(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int simulation_type 51 0 37827(_ent(_string \"functional"\))))
				(_gen(_int clk0_multiply_by -3 0 37828(_ent((i 1)))))
				(_gen(_int clk0_divide_by -3 0 37829(_ent((i 1)))))
				(_type(_int ~STRING~1323 0 37830(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_phase_shift 52 0 37830(_ent(_string \"0"\))))
				(_gen(_int clk1_multiply_by -3 0 37831(_ent((i 1)))))
				(_gen(_int clk1_divide_by -3 0 37832(_ent((i 1)))))
				(_type(_int ~STRING~1324 0 37833(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_phase_shift 53 0 37833(_ent(_string \"0"\))))
				(_gen(_int clk1_duty_cycle -1 0 37834(_ent((i 50)))))
				(_gen(_int clk2_multiply_by -3 0 37835(_ent((i 1)))))
				(_gen(_int clk2_divide_by -3 0 37836(_ent((i 1)))))
				(_type(_int ~STRING~1325 0 37837(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_phase_shift 54 0 37837(_ent(_string \"0"\))))
				(_type(_int ~STRING~1326 0 37838(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int sclkout0_phase_shift 55 0 37838(_ent(_string \"0"\))))
				(_type(_int ~STRING~1327 0 37839(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int sclkout1_phase_shift 56 0 37839(_ent(_string \"0"\))))
				(_type(_int ~STRING~1328 0 37840(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int family_name 57 0 37840(_ent(_string \"Stratix II"\))))
				(_gen(_int m -4 0 37841(_ent((i 0)))))
				(_port(_int inclk 43 0 37843(_ent (_in((_others(i 2)))))))
				(_port(_int fbin -5 0 37844(_ent (_in((i 3))))))
				(_port(_int ena -5 0 37845(_ent (_in((i 3))))))
				(_port(_int clkswitch -5 0 37846(_ent (_in((i 2))))))
				(_port(_int areset -5 0 37847(_ent (_in((i 2))))))
				(_port(_int pfdena -5 0 37848(_ent (_in((i 3))))))
				(_port(_int scanread -5 0 37849(_ent (_in((i 2))))))
				(_port(_int scanwrite -5 0 37850(_ent (_in((i 2))))))
				(_port(_int scandata -5 0 37851(_ent (_in((i 2))))))
				(_port(_int scanclk -5 0 37852(_ent (_in((i 2))))))
				(_port(_int testin 44 0 37853(_ent (_in((_others(i 2)))))))
				(_port(_int clk 45 0 37854(_ent (_out))))
				(_port(_int locked -5 0 37855(_ent (_out))))
				(_port(_int enable0 -5 0 37856(_ent (_out))))
				(_port(_int enable1 -5 0 37857(_ent (_out))))
				(_port(_int sclkout 43 0 37858(_ent (_out))))
			)
		)
		(MF_stratixiii_pll
			(_object
				(_type(_int ~STRING~1335 0 37864(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int operation_mode 50 0 37864(_ent(_string \"normal"\))))
				(_type(_int ~STRING~1336 0 37865(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int pll_type 51 0 37865(_ent(_string \"lvds"\))))
				(_gen(_int vco_multiply_by -4 0 37866(_ent((i 0)))))
				(_gen(_int vco_divide_by -4 0 37867(_ent((i 0)))))
				(_gen(_int inclk0_input_frequency -3 0 37868(_ent)))
				(_type(_int ~STRING~1337 0 37869(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int simulation_type 52 0 37869(_ent(_string \"functional"\))))
				(_gen(_int clk0_multiply_by -3 0 37870(_ent((i 1)))))
				(_gen(_int clk0_divide_by -3 0 37871(_ent((i 1)))))
				(_type(_int ~STRING~1338 0 37872(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk0_phase_shift 53 0 37872(_ent(_string \"0"\))))
				(_gen(_int clk1_multiply_by -3 0 37873(_ent((i 1)))))
				(_gen(_int clk1_divide_by -3 0 37874(_ent((i 1)))))
				(_gen(_int clk1_duty_cycle -4 0 37875(_ent((i 50)))))
				(_type(_int ~STRING~1339 0 37876(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk1_phase_shift 54 0 37876(_ent(_string \"0"\))))
				(_gen(_int clk2_multiply_by -3 0 37877(_ent((i 1)))))
				(_gen(_int clk2_divide_by -3 0 37878(_ent((i 1)))))
				(_type(_int ~STRING~1340 0 37879(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk2_phase_shift 55 0 37879(_ent(_string \"0"\))))
				(_gen(_int clk3_multiply_by -3 0 37880(_ent((i 1)))))
				(_gen(_int clk3_divide_by -3 0 37881(_ent((i 1)))))
				(_type(_int ~STRING~1341 0 37882(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk3_phase_shift 56 0 37882(_ent(_string \"0"\))))
				(_gen(_int clk4_multiply_by -3 0 37883(_ent((i 1)))))
				(_gen(_int clk4_divide_by -3 0 37884(_ent((i 1)))))
				(_type(_int ~STRING~1342 0 37885(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clk4_phase_shift 57 0 37885(_ent(_string \"0"\))))
				(_gen(_int clk4_duty_cycle -4 0 37886(_ent((i 50)))))
				(_type(_int ~STRING~1343 0 37887(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int family_name 58 0 37887(_ent(_string \"Stratix III"\))))
				(_type(_int ~STRING~1344 0 37888(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int self_reset_on_loss_lock 59 0 37888(_ent(_string \"OFF"\))))
				(_gen(_int m -4 0 37889(_ent((i 0)))))
				(_port(_int inclk 46 0 37892(_ent (_in((_others(i 2)))))))
				(_port(_int fbin -5 0 37893(_ent (_in((i 3))))))
				(_port(_int clkswitch -5 0 37894(_ent (_in((i 2))))))
				(_port(_int areset -5 0 37895(_ent (_in((i 2))))))
				(_port(_int pfdena -5 0 37896(_ent (_in((i 3))))))
				(_port(_int scanclk -5 0 37897(_ent (_in((i 3))))))
				(_port(_int scandata -5 0 37898(_ent (_in((i 3))))))
				(_port(_int scanclkena -5 0 37899(_ent (_in((i 3))))))
				(_port(_int configupdate -5 0 37900(_ent (_in((i 2))))))
				(_port(_int phasecounterselect 47 0 37901(_ent (_in((_others(i 3)))))))
				(_port(_int phaseupdown -5 0 37902(_ent (_in((i 3))))))
				(_port(_int phasestep -5 0 37903(_ent (_in((i 3))))))
				(_port(_int clk 48 0 37904(_ent (_out))))
				(_port(_int locked -5 0 37905(_ent (_out))))
			)
		)
		(stratix_tx_outclk
			(_object
				(_gen(_int deserialization_factor -1 0 37910(_ent)))
				(_gen(_int bypass_serializer -6 0 37911(_ent((i 0)))))
				(_gen(_int invert_clock -6 0 37912(_ent((i 0)))))
				(_gen(_int use_falling_clock_edge -6 0 37913(_ent((i 0)))))
				(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor-1~downto~0}~13 0 37915(_array -5((_dto c 46 i 0)))))
				(_port(_int tx_in 50 0 37915(_ent (_in))))
				(_port(_int tx_fastclk -5 0 37916(_ent (_in))))
				(_port(_int tx_enable -5 0 37917(_ent (_in((i 3))))))
				(_port(_int tx_out -5 0 37918(_ent (_out((i 2))))))
			)
		)
		(stratixii_tx_outclk
			(_object
				(_gen(_int deserialization_factor -1 0 37923(_ent)))
				(_gen(_int bypass_serializer -6 0 37924(_ent((i 0)))))
				(_gen(_int invert_clock -6 0 37925(_ent((i 0)))))
				(_gen(_int use_falling_clock_edge -6 0 37926(_ent((i 0)))))
				(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor-1~downto~0}~1352 0 37928(_array -5((_dto c 47 i 0)))))
				(_port(_int tx_in 50 0 37928(_ent (_in))))
				(_port(_int tx_fastclk -5 0 37929(_ent (_in))))
				(_port(_int tx_enable -5 0 37930(_ent (_in((i 3))))))
				(_port(_int tx_out -5 0 37931(_ent (_out((i 2))))))
			)
		)
		(flexible_lvds_tx
			(_object
				(_gen(_int number_of_channels -1 0 37936(_ent)))
				(_gen(_int deserialization_factor -1 0 37937(_ent)))
				(_type(_int ~STRING~1353 0 37938(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int registered_input 50 0 37938(_ent(_string \"ON"\))))
				(_gen(_int use_new_coreclk_ckt -6 0 37939(_ent((i 0)))))
				(_gen(_int outclock_multiply_by -1 0 37940(_ent((i 1)))))
				(_gen(_int outclock_divide_by -1 0 37941(_ent((i 2)))))
				(_gen(_int outclock_duty_cycle -1 0 37942(_ent((i 50)))))
				(_gen(_int use_self_generated_outclock -6 0 37943(_ent((i 0)))))
				(_port(_int tx_in 49 0 37945(_ent (_in))))
				(_port(_int tx_fastclk -5 0 37946(_ent (_in))))
				(_port(_int tx_slowclk -5 0 37947(_ent (_in))))
				(_port(_int tx_regclk -5 0 37948(_ent (_in))))
				(_port(_int pll_areset -5 0 37949(_ent (_in))))
				(_port(_int tx_data_reset -5 0 37950(_ent (_in))))
				(_port(_int pll_outclock -5 0 37951(_ent (_in))))
				(_port(_int tx_locked -5 0 37952(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~1357 0 37953(_array -5((_dto c 48 i 0)))))
				(_port(_int tx_out 51 0 37953(_ent (_out))))
				(_port(_int tx_outclock -5 0 37954(_ent (_out))))
			)
		)
		(stratixv_local_clk_divider
			(_object
				(_gen(_int clk_divide_by -1 0 37960(_ent((i 4)))))
				(_port(_int clkin -5 0 37962(_ent (_in))))
				(_port(_int lloaden -5 0 37963(_ent (_out((i 2))))))
			)
		)
	)
	(_generate STRATIX_PLL 0 38081(_if 49)
		(_inst u2 0 38085(_comp MF_stratix_pll)
			(_gen
				((inclk0_input_frequency)(_code 50))
				((clk0_multiply_by)(_code 51))
				((clk0_divide_by)((i 1)))
				((clk0_phase_shift)(_code 52))
				((clk1_multiply_by)(_code 53))
				((clk1_divide_by)((i 1)))
				((clk1_phase_shift)(_code 54))
				((clk1_duty_cycle)((i 50)))
				((clk2_multiply_by)(_code 55))
				((clk2_divide_by)(_code 56))
				((clk2_phase_shift)(_code 57))
				((family_name)(_code 58))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(tx_inclock))
				((ena)(tx_pll_enable))
				((areset)(pll_areset))
				((clkena)(temp_high))
				((clk(d_5_3))(temp_clk(d_2_0)))
				((clk(2))(tx_pll_clk2))
				((clk(1))(tx_pll_clk1))
				((clk(0))(tx_pll_clk0))
				((locked)(tx_locked_int))
				((enable0)(tx_pll_enable0))
				((enable1)(tx_pll_enable1))
			)
			(_use(_ent . MF_stratix_pll)
				(_gen
					((pll_type)(_string \"lvds"\))
					((clk0_multiply_by)(_code 59))
					((clk0_divide_by)((i 1)))
					((clk0_phase_shift)(_code 60))
					((clk1_multiply_by)(_code 61))
					((clk1_divide_by)((i 1)))
					((clk1_phase_shift)(_code 62))
					((clk1_duty_cycle)((i 50)))
					((clk2_multiply_by)(_code 63))
					((clk2_divide_by)(_code 64))
					((clk2_phase_shift)(_code 65))
					((inclk0_input_frequency)(_code 66))
					((valid_lock_multiplier)((i 1)))
					((m)((i 0)))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 67))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((clkena)(clkena))
					((extclkena)(extclkena))
					((scanaclr)(scanaclr))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((clk)(clk))
					((extclk)(_open))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((clkloss)(_open))
					((scandataout)(_open))
					((comparator)(comparator))
					((enable0)(enable0))
					((enable1)(enable1))
				)
			)
		)
	)
	(_generate STRATIXII_PLL 0 38114(_if 68)
		(_inst u2 0 38118(_comp MF_stratixii_pll)
			(_gen
				((vco_multiply_by)(_code 69))
				((vco_divide_by)((i 1)))
				((inclk0_input_frequency)(_code 70))
				((clk0_multiply_by)(_code 71))
				((clk0_divide_by)(_code 72))
				((clk0_phase_shift)(_code 73))
				((clk1_multiply_by)(_code 74))
				((clk1_divide_by)(_code 75))
				((clk1_phase_shift)(_code 76))
				((clk1_duty_cycle)((i 50)))
				((clk2_multiply_by)(_code 77))
				((clk2_divide_by)(_code 78))
				((clk2_phase_shift)(_code 79))
				((sclkout0_phase_shift)(_code 80))
				((sclkout1_phase_shift)(_code 81))
				((family_name)(_code 82))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(tx_inclock))
				((ena)(tx_pll_enable))
				((areset)(pll_areset))
				((clk(d_5_3))(temp_clk(d_2_0)))
				((clk(2))(tx_pll_clk2))
				((clk(1))(tx_pll_clk1))
				((clk(0))(tx_pll_clk0))
				((locked)(tx_locked_int))
				((enable0)(tx_pll_enable0))
				((enable1)(tx_pll_enable1))
				((sclkout(1))(tx_pll_sclkout(1)))
				((sclkout(0))(tx_pll_sclkout(0)))
			)
			(_use(_ent . MF_stratixii_pll)
				(_gen
					((pll_type)(_string \"lvds"\))
					((inclk0_input_frequency)(_code 83))
					((clk0_multiply_by)(_code 84))
					((clk0_divide_by)(_code 85))
					((clk0_phase_shift)(_code 86))
					((clk1_multiply_by)(_code 87))
					((clk1_divide_by)(_code 88))
					((clk1_phase_shift)(_code 89))
					((clk1_duty_cycle)((i 50)))
					((clk2_multiply_by)(_code 90))
					((clk2_divide_by)(_code 91))
					((clk2_phase_shift)(_code 92))
					((m)((i 0)))
					((sclkout0_phase_shift)(_code 93))
					((sclkout1_phase_shift)(_code 94))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 95))
					((vco_multiply_by)(_code 96))
					((vco_divide_by)((i 1)))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scanread)(scanread))
					((scanwrite)(scanwrite))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((testin)(testin))
					((clk)(clk))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((clkloss)(_open))
					((scandataout)(_open))
					((scandone)(_open))
					((testupout)(_open))
					((testdownout)(_open))
					((enable0)(enable0))
					((enable1)(enable1))
					((sclkout)(sclkout))
				)
			)
		)
	)
	(_generate STRATIXIII_PLL 0 38152(_if 97)
		(_inst U4 0 38156(_comp MF_stratixiii_pll)
			(_gen
				((vco_multiply_by)(_code 98))
				((vco_divide_by)((i 1)))
				((inclk0_input_frequency)(_code 99))
				((clk0_multiply_by)(_code 100))
				((clk0_divide_by)((i 1)))
				((clk0_phase_shift)(_code 101))
				((clk1_multiply_by)(_code 102))
				((clk1_divide_by)(_code 103))
				((clk1_duty_cycle)(_code 104))
				((clk1_phase_shift)(_code 105))
				((clk2_multiply_by)(_code 106))
				((clk2_divide_by)(_code 107))
				((clk2_phase_shift)(_code 108))
				((clk3_multiply_by)(_code 109))
				((clk3_divide_by)((i 1)))
				((clk3_phase_shift)(_code 110))
				((clk4_multiply_by)(_code 111))
				((clk4_divide_by)(_code 112))
				((clk4_phase_shift)(_code 113))
				((clk4_duty_cycle)(_code 114))
				((family_name)(_code 115))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(tx_inclock))
				((areset)(pll_areset))
				((clk(d_9_5))(temp_clk(d_4_0)))
				((clk(4))(tx_pll_clk4))
				((clk(3))(tx_pll_clk3))
				((clk(2))(tx_pll_clk2))
				((clk(1))(tx_pll_clk1))
				((clk(0))(tx_pll_clk0))
				((locked)(tx_locked_int))
			)
			(_use(_ent . MF_stratixiii_pll)
				(_gen
					((pll_type)(_string \"lvds"\))
					((inclk0_input_frequency)(_code 116))
					((self_reset_on_loss_lock)(_string \"OFF"\))
					((clk0_multiply_by)(_code 117))
					((clk0_divide_by)((i 1)))
					((clk0_phase_shift)(_code 118))
					((clk1_multiply_by)(_code 119))
					((clk1_divide_by)(_code 120))
					((clk1_phase_shift)(_code 121))
					((clk1_duty_cycle)(_code 122))
					((clk2_multiply_by)(_code 123))
					((clk2_divide_by)(_code 124))
					((clk2_phase_shift)(_code 125))
					((clk3_multiply_by)(_code 126))
					((clk3_divide_by)((i 1)))
					((clk3_phase_shift)(_code 127))
					((clk4_multiply_by)(_code 128))
					((clk4_divide_by)(_code 129))
					((clk4_phase_shift)(_code 130))
					((clk4_duty_cycle)(_code 131))
					((m)((i 0)))
					((vco_multiply_by)(_code 132))
					((vco_divide_by)((i 1)))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 133))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((fbout)(_open))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((scanclkena)(scanclkena))
					((configupdate)(configupdate))
					((clk)(clk))
					((phasecounterselect)(phasecounterselect))
					((phaseupdown)(phaseupdown))
					((phasestep)(phasestep))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((scandataout)(_open))
					((scandone)(_open))
					((phasedone)(_open))
					((vcooverrange)(_open))
					((vcounderrange)(_open))
				)
			)
		)
	)
	(_generate FLVDS_STX_PLL 0 38193(_if 134)
		(_inst u2 0 38197(_comp MF_stratix_pll)
			(_gen
				((pll_type)(_code 135))
				((inclk0_input_frequency)(_code 136))
				((clk0_multiply_by)(_code 137))
				((clk0_divide_by)(_code 138))
				((clk0_phase_shift)(_code 139))
				((clk1_multiply_by)(_code 140))
				((clk1_divide_by)(_code 141))
				((clk1_phase_shift)(_code 142))
				((clk1_duty_cycle)((i 50)))
				((clk2_multiply_by)(_code 143))
				((clk2_divide_by)(_code 144))
				((clk2_phase_shift)(_code 145))
				((family_name)(_code 146))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(tx_inclock))
				((ena)(tx_pll_enable))
				((areset)(pll_areset))
				((clkena)(temp_high))
				((clk(d_5_3))(temp_clk(d_2_0)))
				((clk(2))(tx_pll_clk2))
				((clk(1))(tx_pll_clk1))
				((clk(0))(tx_pll_clk0))
				((locked)(tx_locked_int))
				((enable0)(tx_pll_enable0))
				((enable1)(tx_pll_enable1))
			)
			(_use(_ent . MF_stratix_pll)
				(_gen
					((pll_type)(_code 147))
					((clk0_multiply_by)(_code 148))
					((clk0_divide_by)(_code 149))
					((clk0_phase_shift)(_code 150))
					((clk1_multiply_by)(_code 151))
					((clk1_divide_by)(_code 152))
					((clk1_phase_shift)(_code 153))
					((clk1_duty_cycle)((i 50)))
					((clk2_multiply_by)(_code 154))
					((clk2_divide_by)(_code 155))
					((clk2_phase_shift)(_code 156))
					((inclk0_input_frequency)(_code 157))
					((valid_lock_multiplier)((i 1)))
					((m)((i 0)))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 158))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((clkena)(clkena))
					((extclkena)(extclkena))
					((scanaclr)(scanaclr))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((clk)(clk))
					((extclk)(_open))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((clkloss)(_open))
					((scandataout)(_open))
					((comparator)(comparator))
					((enable0)(enable0))
					((enable1)(enable1))
				)
			)
		)
	)
	(_generate CYC_PLL 0 38227(_if 159)
		(_inst u2 0 38230(_comp MF_stratix_pll)
			(_gen
				((pll_type)(_code 160))
				((inclk0_input_frequency)(_code 161))
				((clk0_multiply_by)(_code 162))
				((clk0_divide_by)(_code 163))
				((clk0_phase_shift)(_code 164))
				((clk1_multiply_by)(_code 165))
				((clk1_divide_by)(_code 166))
				((clk1_phase_shift)(_code 167))
				((clk1_duty_cycle)(_code 168))
				((clk2_multiply_by)(_code 169))
				((clk2_divide_by)(_code 170))
				((clk2_phase_shift)(_code 171))
				((family_name)(_code 172))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(tx_inclock))
				((ena)(tx_pll_enable))
				((areset)(pll_areset))
				((clkena)(temp_high))
				((clk(d_5_3))(temp_clk(d_2_0)))
				((clk(2))(tx_pll_clk2))
				((clk(1))(tx_pll_clk1))
				((clk(0))(tx_pll_clk0))
				((locked)(tx_locked_int))
				((enable0)(tx_pll_enable0))
				((enable1)(tx_pll_enable1))
			)
			(_use(_ent . MF_stratix_pll)
				(_gen
					((pll_type)(_code 173))
					((clk0_multiply_by)(_code 174))
					((clk0_divide_by)(_code 175))
					((clk0_phase_shift)(_code 176))
					((clk1_multiply_by)(_code 177))
					((clk1_divide_by)(_code 178))
					((clk1_phase_shift)(_code 179))
					((clk1_duty_cycle)(_code 180))
					((clk2_multiply_by)(_code 181))
					((clk2_divide_by)(_code 182))
					((clk2_phase_shift)(_code 183))
					((inclk0_input_frequency)(_code 184))
					((valid_lock_multiplier)((i 1)))
					((m)((i 0)))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 185))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((clkena)(clkena))
					((extclkena)(extclkena))
					((scanaclr)(scanaclr))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((clk)(clk))
					((extclk)(_open))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((clkloss)(_open))
					((scandataout)(_open))
					((comparator)(comparator))
					((enable0)(enable0))
					((enable1)(enable1))
				)
			)
		)
	)
	(_generate FLVDS_STXII_PLL 0 38260(_if 186)
		(_inst u2 0 38264(_comp MF_stratixii_pll)
			(_gen
				((pll_type)(_code 187))
				((vco_multiply_by)(_code 188))
				((vco_divide_by)((i 1)))
				((inclk0_input_frequency)(_code 189))
				((clk0_multiply_by)(_code 190))
				((clk0_divide_by)(_code 191))
				((clk0_phase_shift)(_code 192))
				((clk1_multiply_by)(_code 193))
				((clk1_divide_by)(_code 194))
				((clk1_phase_shift)(_code 195))
				((clk1_duty_cycle)((i 50)))
				((clk2_multiply_by)(_code 196))
				((clk2_divide_by)(_code 197))
				((clk2_phase_shift)(_code 198))
				((sclkout0_phase_shift)(_code 199))
				((sclkout1_phase_shift)(_code 200))
				((family_name)(_code 201))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(tx_inclock))
				((ena)(tx_pll_enable))
				((areset)(pll_areset))
				((clk(d_5_3))(temp_clk(d_2_0)))
				((clk(2))(tx_pll_clk2))
				((clk(1))(tx_pll_clk1))
				((clk(0))(tx_pll_clk0))
				((locked)(tx_locked_int))
				((enable0)(tx_pll_enable0))
				((enable1)(tx_pll_enable1))
				((sclkout(1))(tx_pll_sclkout(1)))
				((sclkout(0))(tx_pll_sclkout(0)))
			)
			(_use(_ent . MF_stratixii_pll)
				(_gen
					((pll_type)(_code 202))
					((inclk0_input_frequency)(_code 203))
					((clk0_multiply_by)(_code 204))
					((clk0_divide_by)(_code 205))
					((clk0_phase_shift)(_code 206))
					((clk1_multiply_by)(_code 207))
					((clk1_divide_by)(_code 208))
					((clk1_phase_shift)(_code 209))
					((clk1_duty_cycle)((i 50)))
					((clk2_multiply_by)(_code 210))
					((clk2_divide_by)(_code 211))
					((clk2_phase_shift)(_code 212))
					((m)((i 0)))
					((sclkout0_phase_shift)(_code 213))
					((sclkout1_phase_shift)(_code 214))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 215))
					((vco_multiply_by)(_code 216))
					((vco_divide_by)((i 1)))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((ena)(ena))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scanread)(scanread))
					((scanwrite)(scanwrite))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((testin)(testin))
					((clk)(clk))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((clkloss)(_open))
					((scandataout)(_open))
					((scandone)(_open))
					((testupout)(_open))
					((testdownout)(_open))
					((enable0)(enable0))
					((enable1)(enable1))
					((sclkout)(sclkout))
				)
			)
		)
	)
	(_generate FLVDS_STXIII_PLL 0 38299(_if 217)
		(_inst U5 0 38304(_comp MF_stratixiii_pll)
			(_gen
				((pll_type)(_code 218))
				((vco_multiply_by)(_code 219))
				((vco_divide_by)((i 1)))
				((inclk0_input_frequency)(_code 220))
				((clk0_multiply_by)(_code 221))
				((clk0_divide_by)(_code 222))
				((clk0_phase_shift)(_code 223))
				((clk1_multiply_by)(_code 224))
				((clk1_divide_by)(_code 225))
				((clk1_duty_cycle)((i 50)))
				((clk1_phase_shift)(_code 226))
				((clk2_multiply_by)(_code 227))
				((clk2_divide_by)(_code 228))
				((clk2_phase_shift)(_code 229))
				((family_name)(_code 230))
				((self_reset_on_loss_lock)(_code 231))
			)
			(_port
				((inclk(1))(temp_zero))
				((inclk(0))(tx_inclock))
				((areset)(pll_areset))
				((clk(d_9_3))(temp_clk(d_6_0)))
				((clk(2))(tx_pll_clk2))
				((clk(1))(tx_pll_clk1))
				((clk(0))(tx_pll_clk0))
				((locked)(tx_locked_int))
			)
			(_use(_ent . MF_stratixiii_pll)
				(_gen
					((pll_type)(_code 232))
					((inclk0_input_frequency)(_code 233))
					((self_reset_on_loss_lock)(_code 234))
					((clk0_multiply_by)(_code 235))
					((clk0_divide_by)(_code 236))
					((clk0_phase_shift)(_code 237))
					((clk1_multiply_by)(_code 238))
					((clk1_divide_by)(_code 239))
					((clk1_phase_shift)(_code 240))
					((clk1_duty_cycle)((i 50)))
					((clk2_multiply_by)(_code 241))
					((clk2_divide_by)(_code 242))
					((clk2_phase_shift)(_code 243))
					((clk3_multiply_by)((i 1)))
					((clk3_divide_by)((i 1)))
					((clk3_phase_shift)(_string \"0"\))
					((clk4_multiply_by)((i 1)))
					((clk4_divide_by)((i 1)))
					((clk4_phase_shift)(_string \"0"\))
					((clk4_duty_cycle)((i 50)))
					((m)((i 0)))
					((vco_multiply_by)(_code 244))
					((vco_divide_by)((i 1)))
					((simulation_type)(_string \"functional"\))
					((family_name)(_code 245))
				)
				(_port
					((inclk)(inclk))
					((fbin)(fbin))
					((fbout)(_open))
					((clkswitch)(clkswitch))
					((areset)(areset))
					((pfdena)(pfdena))
					((scandata)(scandata))
					((scanclk)(scanclk))
					((scanclkena)(scanclkena))
					((configupdate)(configupdate))
					((clk)(clk))
					((phasecounterselect)(phasecounterselect))
					((phaseupdown)(phaseupdown))
					((phasestep)(phasestep))
					((clkbad)(_open))
					((activeclock)(_open))
					((locked)(locked))
					((scandataout)(_open))
					((scandone)(_open))
					((phasedone)(_open))
					((vcooverrange)(_open))
					((vcounderrange)(_open))
				)
			)
		)
	)
	(_generate STRATIX_OUTCLK 0 38334(_if 246)
		(_inst u3 0 38338(_comp stratix_tx_outclk)
			(_gen
				((deserialization_factor)(_code 247))
				((bypass_serializer)(_code 248))
				((invert_clock)(_code 249))
				((use_falling_clock_edge)(_code 250))
			)
			(_port
				((tx_in)(stx_phase_shift_txdata(_range 251)))
				((tx_fastclk)(stratix_inclock))
				((tx_enable)(stratix_enable))
				((tx_out)(stratix_outclock))
			)
			(_use(_ent . stratix_tx_outclk)
				(_gen
					((deserialization_factor)(_code 252))
					((bypass_serializer)(_code 253))
					((invert_clock)(_code 254))
					((use_falling_clock_edge)(_code 255))
				)
				(_port
					((tx_in)(tx_in))
					((tx_fastclk)(tx_fastclk))
					((tx_enable)(tx_enable))
					((tx_out)(tx_out))
				)
			)
		)
	)
	(_generate STRATIXII_OUTCLK 0 38351(_if 256)
		(_inst u3 0 38355(_comp stratixii_tx_outclk)
			(_gen
				((deserialization_factor)(_code 257))
				((bypass_serializer)(_code 258))
				((invert_clock)(_code 259))
				((use_falling_clock_edge)(_code 260))
			)
			(_port
				((tx_in)(phase_shift_txdata(_range 261)))
				((tx_fastclk)(stratixii_inclock))
				((tx_enable)(stratixii_enable))
				((tx_out)(stratixii_outclock))
			)
			(_use(_ent . stratixii_tx_outclk)
				(_gen
					((deserialization_factor)(_code 262))
					((bypass_serializer)(_code 263))
					((invert_clock)(_code 264))
					((use_falling_clock_edge)(_code 265))
				)
				(_port
					((tx_in)(tx_in))
					((tx_fastclk)(tx_fastclk))
					((tx_enable)(tx_enable))
					((tx_out)(tx_out))
				)
			)
		)
	)
	(_generate FLEXIBLE_LVDS_TRANSMITTER 0 38368(_if 266)
		(_inst U4 0 38371(_comp flexible_lvds_tx)
			(_gen
				((number_of_channels)(_code 267))
				((deserialization_factor)(_code 268))
				((registered_input)(_code 269))
				((use_new_coreclk_ckt)(_code 270))
				((outclock_multiply_by)(_code 271))
				((outclock_divide_by)(_code 272))
				((outclock_duty_cycle)(_code 273))
				((use_self_generated_outclock)(_code 274))
			)
			(_port
				((tx_in)(tx_in))
				((tx_fastclk)(flvds_fastclk))
				((tx_slowclk)(flvds_slowclk))
				((tx_regclk)(tx_reg_clk))
				((pll_areset)(pll_areset))
				((tx_data_reset)(tx_data_reset))
				((pll_outclock)(flvds_pll_outclock))
				((tx_locked)(tx_locked_int))
				((tx_out)(flvds_dataout))
				((tx_outclock)(flvds_outclock))
			)
			(_use(_ent . flexible_lvds_tx)
				(_gen
					((number_of_channels)(_code 275))
					((deserialization_factor)(_code 276))
					((registered_input)(_code 277))
					((use_new_coreclk_ckt)(_code 278))
					((outclock_multiply_by)(_code 279))
					((outclock_divide_by)(_code 280))
					((outclock_duty_cycle)(_code 281))
					((use_self_generated_outclock)(_code 282))
				)
				(_port
					((tx_in)(tx_in))
					((tx_fastclk)(tx_fastclk))
					((tx_slowclk)(tx_slowclk))
					((tx_regclk)(tx_regclk))
					((tx_data_reset)(tx_data_reset))
					((pll_areset)(pll_areset))
					((pll_outclock)(pll_outclock))
					((tx_locked)(tx_locked))
					((tx_out)(tx_out))
					((tx_outclock)(tx_outclock))
				)
			)
		)
	)
	(_generate STRATIXV_TX_LOCAL_CLK_DIVIDER 0 38394(_if 283)
		(_inst U6 0 38397(_comp stratixv_local_clk_divider)
			(_gen
				((clk_divide_by)(_code 284))
			)
			(_port
				((clkin)(tx_fastclk))
				((lloaden)(local_clk_div_lloaden))
			)
			(_use(_ent . stratixv_local_clk_divider)
				(_gen
					((clk_divide_by)(_code 285))
				)
			)
		)
	)
	(_generate STRATIX_SERIALIZE 0 38655(_if 286)
		(_object
			(_var(_int count -4 0 38660(_prcs 0((i 0)))))
			(_var(_int sample -4 0 38661(_prcs 0)))
			(_var(_int shift_data -5 0 38662(_prcs 0((i 2)))))
			(_type(_int ~STD_LOGIC_VECTOR{REGISTER_WIDTH-1~downto~0}~1396 0 38663(_array -5((_dto c 287 i 0)))))
			(_var(_int tx_shift_reg 50 0 38663(_prcs 0((_others(i 2))))))
			(_prcs
				(SERIALIZE2(_arch 23 0 38659(_prcs(_simple)(_trgt(14)(18))(_sens(22)(50))(_read(0)(12)(14)(52)))))
			)
		)
		(_split (18)
		)
	)
	(_object
		(_gen(_int number_of_channels -1 0 36977(_ent gms)))
		(_gen(_int deserialization_factor -1 0 36980 \4\ (_ent gms((i 4)))))
		(_type(_int ~STRING~12 0 36984(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int registered_input 0 0 36984(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~121 0 36988(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int multi_clock 1 0 36988(_ent(_string \"OFF"\))))
		(_gen(_int inclock_period -1 0 36991 \10000\ (_ent gms((i 10000)))))
		(_gen(_int outclock_divide_by -3 0 36995 \1\ (_ent gms((i 1)))))
		(_gen(_int inclock_boost -1 0 36998 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~122 0 37002(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int center_align_msb 2 0 37002(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~123 0 37005(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 3 0 37005(_ent gms(_string \"Stratix"\))))
		(_gen(_int output_data_rate -1 0 37009 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~124 0 37014(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int inclock_data_alignment 4 0 37014(_ent gms(_string \"EDGE_ALIGNED"\))))
		(_type(_int ~STRING~125 0 37019(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outclock_alignment 5 0 37019(_ent gms(_string \"EDGE_ALIGNED"\))))
		(_type(_int ~STRING~126 0 37023(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int common_rx_tx_pll 6 0 37023(_ent(_string \"ON"\))))
		(_type(_int ~STRING~127 0 37025(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outclock_resource 7 0 37025(_ent(_string \"AUTO"\))))
		(_type(_int ~STRING~128 0 37027(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_external_pll 8 0 37027(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~129 0 37028(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int implement_in_les 9 0 37028(_ent gms(_string \"OFF"\))))
		(_gen(_int preemphasis_setting -1 0 37029 \0\ (_ent((i 0)))))
		(_gen(_int vod_setting -1 0 37030 \0\ (_ent((i 0)))))
		(_gen(_int differential_drive -1 0 37031 \0\ (_ent((i 0)))))
		(_gen(_int outclock_multiply_by -1 0 37032 \1\ (_ent gms((i 1)))))
		(_gen(_int coreclock_divide_by -1 0 37033 \2\ (_ent gms((i 2)))))
		(_gen(_int outclock_duty_cycle -1 0 37034 \50\ (_ent gms((i 50)))))
		(_gen(_int inclock_phase_shift -4 0 37035 \0\ (_ent((i 0)))))
		(_gen(_int outclock_phase_shift -4 0 37036 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~1210 0 37037(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_no_phase_shift 10 0 37037(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~1211 0 37038(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int pll_self_reset_on_loss_lock 11 0 37038(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1212 0 37039(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int refclk_frequency 12 0 37039(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1213 0 37040(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_clock_pin_mode 13 0 37040(_ent gms(_string \"UNUSED"\))))
		(_type(_int ~STRING~1214 0 37041(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int data_rate 14 0 37041(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1215 0 37042(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 15 0 37042(_ent(_string \"altlvds_tx"\))))
		(_type(_int ~STRING~1216 0 37043(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 16 0 37043(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1217 0 37044(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lvds_rx_reg_setting 17 0 37044(_ent(_string \"ON"\))))
		(_type(_int ~STRING~1218 0 37045(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int pll_compensation_mode 18 0 37045(_ent(_string \"AUTO"\))))
		(_type(_int ~STRING~1219 0 37048(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clk_src_is_pll 19 0 37048(_ent(_string \"off"\))))
		(_type(_int ~STD_LOGIC_VECTOR{deserialization_factor*number_of_channels-1~downto~0}~12 0 37055(_array -5((_dto c 288 i 0)))))
		(_port(_int tx_in 20 0 37055(_ent(_in))))
		(_port(_int tx_inclock -5 0 37059(_ent(_in((i 2)))(_event))))
		(_port(_int tx_syncclock -5 0 37061(_ent(_in((i 2))))))
		(_port(_int tx_enable -5 0 37063(_ent(_in((i 3))))))
		(_port(_int sync_inclock -5 0 37067(_ent(_in((i 2))))))
		(_port(_int tx_pll_enable -5 0 37070(_ent(_in((i 3))))))
		(_port(_int pll_areset -5 0 37074(_ent(_in((i 2))))))
		(_port(_int tx_data_reset -5 0 37076(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~12 0 37081(_array -5((_dto c 289 i 0)))))
		(_port(_int tx_out 21 0 37081(_ent(_out((_others(i 2)))))))
		(_port(_int tx_outclock -5 0 37085(_ent(_out))))
		(_port(_int tx_coreclock -5 0 37089(_ent(_out))))
		(_port(_int tx_locked -5 0 37093(_ent(_out))))
		(_cnst(_int STRATIX_TX_STYLE -6 0 37105(_arch gms(_code 290))))
		(_cnst(_int STRATIXII_TX_STYLE -6 0 37106(_arch gms(_code 291))))
		(_cnst(_int STRATIXIII_TX_STYLE -6 0 37107(_arch gms(_code 292))))
		(_cnst(_int CYCLONE_TX_STYLE -6 0 37108(_arch gms(_code 293))))
		(_cnst(_int CYCLONEII_TX_STYLE -6 0 37109(_arch gms(_code 294))))
		(_cnst(_int CYCLONEIII_TX_STYLE -6 0 37110(_arch gms(_code 295))))
		(_cnst(_int MAXV_TX_STYLE -6 0 37111(_arch gms(_code 296))))
		(_cnst(_int FAMILY_HAS_FLEXIBLE_LVDS -6 0 37112(_arch gms(_code 297))))
		(_cnst(_int FAMILY_HAS_STRATIX_STYLE_PLL -6 0 37116(_arch gms(_code 298))))
		(_cnst(_int FAMILY_HAS_STRATIXII_STYLE_PLL -6 0 37117(_arch gms(_code 299))))
		(_cnst(_int FAMILY_HAS_STRATIXIII_STYLE_PLL -6 0 37118(_arch gms(_code 300))))
		(_cnst(_int USE_NEW_CORECLK_CKT -6 0 37119(_arch gms(_code 301))))
		(_cnst(_int USE_SELF_GENERATED_OUTCLOCK -6 0 37120(_arch gms(_code 302))))
		(_type(_int ~STRING{1~to~20}~13 0 37129(_array -2((_to i 1 i 20)))))
		(_type(_int ~STRING{1~to~8}~13 0 37229(_array -2((_to i 1 i 8)))))
		(_type(_int ~STRING~13 0 37614(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int PHASE_INCLOCK 24 0 37614(_arch gms(_code 303))))
		(_type(_int ~STRING~132 0 37617(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int STXII_PHASE_INCLOCK 25 0 37617(_arch gms(_code 304))))
		(_type(_int ~STRING~133 0 37620(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int PHASE_OUTCLOCK 26 0 37620(_arch gms(_code 305))))
		(_cnst(_int INT_CLOCK_BOOST -1 0 37624(_arch gms(_code 306))))
		(_cnst(_int REGISTER_WIDTH -1 0 37628(_arch gms(_code 307))))
		(_cnst(_int FLVDS_CLK1_MUL -1 0 37631(_arch gms(_code 308))))
		(_cnst(_int FLVDS_CLK2_MUL -1 0 37633(_arch gms(_code 309))))
		(_cnst(_int FLVDS_CLK0_DIV -1 0 37635(_arch gms(_code 310))))
		(_cnst(_int FLVDS_CLK1_DIV -1 0 37636(_arch gms(_code 311))))
		(_cnst(_int FLVDS_CLK2_DIV -1 0 37637(_arch gms(_code 312))))
		(_type(_int ~STRING~134 0 37638(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int FLVDS_PLL_TYPE 27 0 37638(_arch gms(_code 313))))
		(_type(_int ~STRING~135 0 37640(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int STXII_LE_PHASE_INCLOCK 28 0 37640(_arch gms(_code 314))))
		(_type(_int ~STRING~136 0 37641(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int STXII_LE_PHASE_OUTCLOCK 29 0 37641(_arch gms(_code 315))))
		(_type(_int ~STRING~137 0 37643(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int STXIII_LE_PHASE_INCLOCK 30 0 37643(_arch gms(_code 316))))
		(_type(_int ~STRING~138 0 37644(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int STXIII_LE_PHASE_OUTCLOCK 31 0 37644(_arch gms(_code 317))))
		(_type(_int ~STRING~139 0 37647(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int CLK_ENA_PHASE_SHIFT 32 0 37647(_arch gms(_code 318))))
		(_type(_int ~STRING~1310 0 37648(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int OUTCLK_ENA_PHASE_SHIFT 33 0 37648(_arch gms(_code 319))))
		(_cnst(_int BYPASS_NEEDED -6 0 37650(_arch gms(_code 320))))
		(_cnst(_int INVERT_CLOCK_NEEDED -6 0 37652(_arch gms(_code 321))))
		(_cnst(_int FALLING_CLOCK_EDGE_NEEDED -6 0 37655(_arch gms(_code 322))))
		(_type(_int ~STD_LOGIC_VECTOR{REGISTER_WIDTH-1~downto~0}~13 0 37665(_array -5((_dto c 323 i 0)))))
		(_sig(_int tx_in_reg 34 0 37665(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_in_int 34 0 37668(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_parallel_load_reg 34 0 37671(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~13 0 37674(_array -5((_dto c 324 i 0)))))
		(_sig(_int dataout_l 35 0 37674(_arch(_uni((_others(i 2)))))))
		(_sig(_int dataout_h 35 0 37677(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_ddio_out 35 0 37680(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_out_stratix 35 0 37683(_arch(_uni((_others(i 2)))))))
		(_sig(_int flvds_dataout 35 0 37686(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37689(_array -5((_dto i 9 i 0)))))
		(_sig(_int stx_phase_shift_txdata 36 0 37689(_arch(_uni((_others(i 2)))))))
		(_sig(_int phase_shift_txdata 36 0 37692(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_fastclk -5 0 37696(_arch(_uni)(_event))))
		(_sig(_int tx_slowclk -5 0 37697(_arch(_uni))))
		(_sig(_int tx_pll_clk0 -5 0 37698(_arch(_uni))))
		(_sig(_int tx_pll_clk1 -5 0 37699(_arch(_uni))))
		(_sig(_int tx_pll_clk2 -5 0 37700(_arch(_uni))))
		(_sig(_int tx_pll_clk3 -5 0 37701(_arch(_uni))))
		(_sig(_int tx_pll_clk4 -5 0 37702(_arch(_uni))))
		(_sig(_int tx_reg_clk -5 0 37703(_arch(_uni)(_event))))
		(_sig(_int tx_coreclk_int -5 0 37704(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37705(_array -5((_dto i 1 i 0)))))
		(_sig(_int tx_pll_sclkout 37 0 37705(_arch(_uni((_others(i 2)))))))
		(_sig(_int stratix_inclock -5 0 37708(_arch(_uni((i 2))))))
		(_sig(_int stratixii_inclock -5 0 37711(_arch(_uni((i 2))))))
		(_sig(_int stratix_outclock -5 0 37714(_arch(_uni((i 2))))))
		(_sig(_int stratixii_outclock -5 0 37717(_arch(_uni((i 2))))))
		(_sig(_int flvds_fastclk -5 0 37720(_arch(_uni((i 2))))))
		(_sig(_int flvds_slowclk -5 0 37723(_arch(_uni((i 2))))))
		(_sig(_int flvds_outclock -5 0 37726(_arch(_uni((i 2))))))
		(_sig(_int flvds_pll_outclock -5 0 37729(_arch(_uni((i 2))))))
		(_sig(_int stratixiii_enable0 -5 0 37733(_arch(_uni((i 2))))))
		(_sig(_int stratixiii_enable1 -5 0 37736(_arch(_uni((i 2))))))
		(_sig(_int tx_locked_int -5 0 37740(_arch(_uni)(_event))))
		(_sig(_int pll_lock_sync -5 0 37741(_arch(_uni((i 3))))))
		(_sig(_int temp_zero -5 0 37745(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 37746(_array -5((_dto i 5 i 0)))))
		(_sig(_int temp_high 38 0 37746(_arch(_uni((_others(i 3)))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 37749(_array -5((_dto i 6 i 0)))))
		(_sig(_int temp_clk 39 0 37749(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_pll_enable0 -5 0 37753(_arch(_uni((i 2))))))
		(_sig(_int tx_pll_enable1 -5 0 37756(_arch(_uni((i 2))))))
		(_sig(_int enable0 -5 0 37759(_arch(_uni((i 2))))))
		(_sig(_int enable0_reg -5 0 37762(_arch(_uni((i 2)))(_event))))
		(_sig(_int enable0_pipe -5 0 37765(_arch(_uni((i 2))))))
		(_sig(_int enable0_neg -5 0 37768(_arch(_uni((i 2))))))
		(_sig(_int stratix_enable -5 0 37771(_arch(_uni((i 2))))))
		(_sig(_int stratixii_enable -5 0 37774(_arch(_uni((i 2))))))
		(_sig(_int local_clk_div_lloaden -5 0 37777(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 37802(_array -5((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 37808(_array -5((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37809(_array -5((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 37843(_array -5((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 37853(_array -5((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1334 0 37854(_array -5((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 37892(_array -5((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 37901(_array -5((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1350 0 37904(_array -5((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{REGISTER_WIDTH-1~downto~0}~1355 0 37945(_array -5((_dto c 325 i 0)))))
		(_var(_int non_50_duty_cycle_is_valid -6 0 38410(_prcs 19((i 0)))))
		(_prcs
			(line__37971(_arch 0 0 37971(_assignment(_trgt(8))(_sens(13)(17)(18)(19)))))
			(line__37979(_arch 1 0 37979(_assignment(_trgt(13))(_sens(0)(12)))))
			(line__37982(_arch 2 0 37982(_assignment(_trgt(22))(_sens(1)(24)(31(0))))))
			(line__37987(_arch 3 0 37987(_assignment(_trgt(23))(_sens(25)(26)))))
			(line__37997(_arch 4 0 37997(_assignment(_trgt(9))(_sens(1)(23)(34)(35)(38)))))
			(line__38004(_arch 5 0 38004(_assignment(_alias((flvds_pll_outclock)(tx_pll_clk1)))(_simpleassign BUF)(_trgt(39))(_sens(25)))))
			(line__38006(_arch 6 0 38006(_assignment(_alias((tx_coreclk_int)(tx_slowclk)))(_simpleassign BUF)(_trgt(30))(_sens(23)))))
			(line__38008(_arch 7 0 38008(_assignment(_alias((tx_coreclock)(tx_coreclk_int)))(_simpleassign BUF)(_trgt(10))(_sens(30)))))
			(line__38010(_arch 8 0 38010(_assignment(_trgt(29))(_sens(1)(4)(30)))))
			(line__38028(_arch 9 0 38028(_assignment(_trgt(11))(_sens(42)(43)))))
			(line__38034(_arch 10 0 38034(_assignment(_trgt(49))(_sens(3)(40)(47)))))
			(line__38038(_arch 11 0 38038(_assignment(_trgt(40))(_sens(25)(55)))))
			(line__38041(_arch 12 0 38041(_assignment(_trgt(41))(_sens(28)(55)))))
			(line__38044(_arch 13 0 38044(_assignment(_trgt(32))(_sens(25)))))
			(line__38048(_arch 14 0 38048(_assignment(_trgt(53))(_sens(48)))))
			(line__38052(_arch 15 0 38052(_assignment(_trgt(33))(_sens(1)(27)(31(1))))))
			(line__38059(_arch 16 0 38059(_assignment(_trgt(54))(_sens(3)(41)(48)))))
			(line__38066(_arch 17 0 38066(_assignment(_trgt(36))(_sens(1)(24)))))
			(line__38070(_arch 18 0 38070(_assignment(_trgt(37))(_sens(2)(26)))))
			(INITIAL(_arch 19 0 38409(_prcs(_trgt(20(d_4_0))(20(d_8_0))(20(d_6_0))(20(d_9_0))(20(d_7_0))(20(d_3_0))(21(d_2_0))(21(d_4_0))(21(d_8_0))(21(d_6_0))(21(d_9_0))(21(d_7_0))(21(d_5_0))(21(d_3_0)))(_mon))))
			(DDIO_OUT_RECEIVE(_arch 20 0 38614(_prcs(_simple)(_trgt(15)(16))(_sens(1)(13)))))
			(DDIO_OUT_TRANSMIT(_arch 21 0 38627(_prcs(_simple)(_trgt(17))(_sens(1)(15)(16)))))
			(TXLOADEN(_arch 22 0 38644(_prcs(_simple)(_trgt(50)(51)(52))(_sens(22))(_read(49)(50)(51)))))
			(SYNC_REG(_arch 24 0 38699(_prcs(_simple)(_trgt(12))(_sens(29))(_read(0)))))
			(line__38706(_arch 25 0 38706(_prcs(_simple)(_trgt(43))(_sens(6)(42)))))
		)
		(_subprogram
			(_int alpha_tolower 26 0 37126(_arch(_func -7 -7)))
			(_int pll_m_value 27 0 37168(_arch(_func)))
			(_int pll_d_value 28 0 37180(_arch(_func)))
			(_int clock_boost_calc 29 0 37199(_arch(_func)))
			(_int int_to_str 30 0 37224(_arch(_func -7 -4)))
			(_int get_phase_delay 31 0 37279(_arch(_func -4 -7)))
			(_int get_stxii_inclock_phase_delay 32 0 37335(_arch(_func -4 -7)))
			(_int get_outclock_phase_delay 33 0 37349(_arch(_func -4 -7)))
			(_int get_lvds_outclock_phase_delay 34 0 37411(_arch(_func)))
			(_int get_flvds_clk1_multiply_by 35 0 37452(_arch(_func)))
			(_int get_flvds_clk2_multiply_by 36 0 37477(_arch(_func -1 -1)))
			(_int get_flvds_clk1_divide_by 37 0 37493(_arch(_func -1 -1)))
			(_int get_flvds_clk2_divide_by 38 0 37507(_arch(_func -1 -1)))
			(_int get_flvds_pll_type 39 0 37518(_arch(_func -7 -7)))
			(_int get_stxii_le_phase_delay 40 0 37529(_arch(_func -4 -7)))
			(_int get_stxiii_le_phase_delay 41 0 37544(_arch(_func -4 -7)))
			(_int get_stxii_le_outclock_phase_delay 42 0 37558(_arch(_func -4 -7)))
			(_int get_stxiii_le_outclock_phase_delay 43 0 37573(_arch(_func -4 -7)))
			(_int get_clk_ena_phase_shift 44 0 37587(_arch(_func -7 -7)))
			(_int get_outclk_ena_phase_shift 45 0 37599(_arch(_func -7 -7)))
			(_ext IS_VALID_FAMILY(2 76))
			(_ext FEATURE_FAMILY_STRATIXII(2 36))
			(_ext FEATURE_FAMILY_STRATIXIII(2 31))
			(_ext FEATURE_FAMILY_BASE_STRATIX(2 56))
			(_ext FEATURE_FAMILY_BASE_STRATIXII(2 55))
			(_ext FEATURE_FAMILY_BASE_STRATIXIII(2 60))
			(_ext FEATURE_FAMILY_BASE_CYCLONE(2 58))
			(_ext FEATURE_FAMILY_BASE_CYCLONEII(2 57))
			(_ext FEATURE_FAMILY_BASE_CYCLONEIII(2 59))
			(_ext FEATURE_FAMILY_MAXV(2 44))
			(_ext FEATURE_FAMILY_HAS_FLEXIBLE_LVDS(2 74))
			(_ext FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL(2 71))
			(_ext FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL(2 72))
			(_ext FEATURE_FAMILY_USES_STRATIXIII_PLL(2 73))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_split (15)(16)(17)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_DEVICE_FAMILIES))(ieee(std_logic_arith)))
	(_static
		(4605519)
		(20047)
		(1130322004 1128616527 19276)
		(544434464 544501614 1635131489 543451500 1769366884 1713399139 1818848609 8569)
		(1634890835 544762228 543452769 1634890835 544762228 1679841351 544433519 544501614 1886418291 544502383 543516788 1667592307 1701406313 1701060708 1769104755 2053729377 1869182049 1634082926 1919906915 33)
		(1634890835 544762228 1679837513 544433519 544501614 1886418291 544502383 543516788 1667592307 1701406313 1701060708 1769104755 2053729377 1869182049 1634082926 1919906915 33)
		(2037149263 1818326560 544433525 824206959 1684955424 1629499936 1629513074 2003790956 1713398885 1864397423 1818457205 1600873327 1953265005 2037149801 779706975)
		(2037149263 1818326560 544433525 824206959 1684955424 1629499936 1629513074 2003790956 1713398885 1663070831 1667592815 1801678700 1986618463 1600480361 3045730)
		(1934958638 1752440933 1701650533 1769431399 1685217658 544175136 1701733735 1702125938 1981833504 1684630625 1852793632 1969711462 1769234802 3042927)
		(543516756 1667592307 1701406313 1868767332 1852400237 1869182049 1718558830 1919902496 1869374309 1683975011 1684633193 2036490085 1970217004 1869374324 1834969955 1769237621 1601793136 539785570 1668576623 1801678700 1986618463 1600480361 1629518178 1679844462 1919251301 1768710505 1769234810 1717530223 1869898593 1936269426 1953459744 1886745376 1953656688 1713398885 2126447)
		(1701868320 1768319331 1713398885 1864397423 1818457205 1600873327 2037675364 1668899679 1881171308 1835102817 1919251557 1750343726 1701584997 543973735 1970037110 695412837 1919903264 1701344288 1701868320 1768319331 1881171045 1835102817 1919251557 1701994784 775370016)
		(1701604425 543973735 1970037110 1718558821 32)
		(1701868320 1768319331 1713398885 1864397423 1818457205 1600873327 2037675364 1668899679 1881171308 1835102817 1919251557 1750343726 1701584997 543973735 1970037110 695412837 1919903264 1701344288 1701868320 1768319331 1881171045 1835102817 1919251557 1701994784 775304480)
		(1701868320 1768319331 1713398885 1864397423 1818457205 1600873327 2037675364 1668899679 1881171308 1835102817 1919251557 1750343726 1701584997 543973735 1970037110 695412837 1919903264 1701344288 1701868320 1768319331 1881171045 1835102817 1919251557 1701994784 774911520)
		(1701868320 1768319331 1713398885 1864397423 1818457205 1600873327 2037675364 1668899679 1881171308 1835102817 1919251557 1750343726 1701584997 543973735 1970037110 695412837 1919903264 1701344288 1701868320 1768319331 1881171045 1835102817 1919251557 1701994784 540030240 543452769 3028789)
		(1701868320 1768319331 1713398885 1864397423 1818457205 1600873327 2037675364 1668899679 1881171308 1835102817 1919251557 1750343726 1701584997 543973735 1970037110 695412837 1919903264 1701344288 1701868320 1768319331 1881171045 1835102817 1919251557 1701994784 540030240 543452769 3028533)
		(1701868320 1768319331 1713398885 1864397423 1818457205 1600873327 2037675364 1668899679 1881171308 1835102817 1919251557 1750343726 1701584997 543973735 1970037110 695412837 1919903264 1701344288 1701868320 1768319331 1881171045 1835102817 1919251557 1701994784 540030240 543452769 3026998)
		(1701868320 1768319331 1713398885 1864397423 1818457205 1600873327 2037675364 1668899679 1881171308 1835102817 1919251557 1750343726 1701584997 543973735 1970037110 695412837 1919903264 1701344288 1701868320 1768319331 1881171045 1835102817 1919251557 1701994784 774911264)
		(33751555)
		(50528770)
		(33751555 33751555)
		(50528770 50528770)
		(33686275 50528770)
		(33751555 33751555 515)
		(33751811 33686018 771)
		(33686275 197378)
		(33686275 50528770 3)
		(50463235 3)
		(33686275)
		(33751555 515)
		(33751811 514)
		(33686275 33686275)
		(50529027 33686018)
		(50529027 33686019 514)
		(50529027 131586)
		(197123)
		(538976288 538976288 538976288 538976288 538976288)
		(808464432 808464432)
		(1701604425 543973735 1651340654 2191973)
		(1398099541 17477)
		(1162298437 1229734239 1145392711)
		(1414415683 1096766021 1313294668 17477)
		(1147090228 1163020101 21317)
		(1147088953 1163020101 21317)
		(1597322033 1380402500 5457221)
		(1596995633 1380402500 5457221)
		(1597321778 1380402500 5457221)
		(1596995378 1380402500 5457221)
		(1597321523 1380402500 5457221)
		(1635151433 543451500 1668246627 1633951851 1629512052 1852270956 1953391981 1934958638 543649385 1195656487 1279352645 1162757961 1763714884 1702130542 25697)
		(1635151433 543451500 1668576623 1801678700 1768710432 1701670503 539915374 1852404565 1160192103 1598375748 1195985985 658785614 1936615712 1684104564)
		(1869903201)
		(1685482598 115)
	)
	(_model . behavior 326 -1)
)
V 000049 55 17798         1711853937659 behavior
(_unit VHDL(altdpram 0 38740(behavior 0 38788))
	(_version vef)
	(_time 1711853937660 2024.03.30 19:58:57)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 65676c65333335736166606a773f356331636463366261)
	(_coverage d)
	(_ent
		(_time 1711853937512)
	)
	(_generate IFG1 0 39010(_if 11)
		(_object
			(_prcs
				(line__39011(_arch 4 0 39011(_prcs(_simple)(_trgt(24)(25))(_sens(4)(12))(_read(5)(7)(8)(24)))))
			)
		)
	)
	(_generate IFG2 0 39030(_if 12)
		(_object
			(_prcs
				(line__39031(_arch 5 0 39031(_prcs(_simple)(_trgt(35))(_sens(4)(12))(_read(5)(6)))))
			)
		)
	)
	(_generate IFG3 0 39043(_if 13)
		(_object
			(_prcs
				(line__39044(_arch 6 0 39044(_prcs(_simple)(_trgt(24))(_sens(10)(12))(_read(7)(8)(11)))))
			)
		)
	)
	(_generate IFG4 0 39057(_if 14)
		(_object
			(_prcs
				(line__39058(_arch 7 0 39058(_prcs(_simple)(_trgt(35))(_sens(10)(12))(_read(6)(11)))))
			)
		)
	)
	(_object
		(_gen(_int width -1 0 38742(_ent gms)))
		(_gen(_int widthad -1 0 38743(_ent gms)))
		(_gen(_int numwords -1 0 38744 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 38745(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_file 0 0 38745(_ent gms(_string \"UNUSED"\))))
		(_type(_int ~STRING~121 0 38746(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 1 0 38746(_ent(_string \"USE_EAB=ON"\))))
		(_type(_int ~STRING~122 0 38747(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_eab 2 0 38747(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~123 0 38748(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int indata_reg 3 0 38748(_ent gms(_string \"INCLOCK"\))))
		(_type(_int ~STRING~124 0 38749(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int indata_aclr 4 0 38749(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~125 0 38750(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int wraddress_reg 5 0 38750(_ent gms(_string \"INCLOCK"\))))
		(_type(_int ~STRING~126 0 38751(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int wraddress_aclr 6 0 38751(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~127 0 38752(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int wrcontrol_reg 7 0 38752(_ent gms(_string \"INCLOCK"\))))
		(_type(_int ~STRING~128 0 38753(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int wrcontrol_aclr 8 0 38753(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~129 0 38754(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdaddress_reg 9 0 38754(_ent gms(_string \"OUTCLOCK"\))))
		(_type(_int ~STRING~1210 0 38755(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdaddress_aclr 10 0 38755(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~1211 0 38756(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdcontrol_reg 11 0 38756(_ent gms(_string \"OUTCLOCK"\))))
		(_type(_int ~STRING~1212 0 38757(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdcontrol_aclr 12 0 38757(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~1213 0 38758(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outdata_reg 13 0 38758(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1214 0 38759(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outdata_aclr 14 0 38759(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~1215 0 38760(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outdata_sclr 15 0 38760(_ent(_string \"ON"\))))
		(_type(_int ~STRING~1216 0 38761(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int ram_block_type 16 0 38761(_ent(_string \"AUTO"\))))
		(_gen(_int width_byteena -1 0 38762 \1\ (_ent gms((i 1)))))
		(_gen(_int byte_size -1 0 38763 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~1217 0 38764(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int read_during_write_mode_mixed_ports 17 0 38764(_ent gms(_string \"DONT_CARE"\))))
		(_gen(_int maximum_depth -1 0 38765 \2048\ (_ent((i 2048)))))
		(_type(_int ~STRING~1218 0 38766(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 18 0 38766(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~1219 0 38767(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 19 0 38767(_ent(_string \"altdpram"\))))
		(_port(_int wren -3 0 38769(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 38770(_array -3((_dto c 15 i 0)))))
		(_port(_int data 20 0 38770(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{widthad-1~downto~0}~12 0 38771(_array -3((_dto c 16 i 0)))))
		(_port(_int wraddress 21 0 38771(_ent(_in))))
		(_port(_int wraddressstall -3 0 38772(_ent(_in((i 2))))))
		(_port(_int inclock -3 0 38773(_ent(_in((i 3)))(_event))))
		(_port(_int inclocken -3 0 38774(_ent(_in((i 3))))))
		(_port(_int rden -3 0 38775(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{widthad-1~downto~0}~1221 0 38776(_array -3((_dto c 17 i 0)))))
		(_port(_int rdaddress 22 0 38776(_ent(_in))))
		(_port(_int rdaddressstall -3 0 38777(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_byteena-1~downto~0}~12 0 38778(_array -3((_dto c 18 i 0)))))
		(_port(_int byteena 23 0 38778(_ent(_in((_others(i 3)))))))
		(_port(_int outclock -3 0 38779(_ent(_in((i 3)))(_event))))
		(_port(_int outclocken -3 0 38780(_ent(_in((i 3))))))
		(_port(_int aclr -3 0 38781(_ent(_in((i 2))))))
		(_port(_int sclr -3 0 38782(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1223 0 38783(_array -3((_dto c 19 i 0)))))
		(_port(_int q 24 0 38783(_ent(_out))))
		(_type(_int ~STRING~13 0 38804(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int i_read_during_write 25 0 38804(_arch gms(_code 20))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 38808(_array -3((_dto c 21 i 0)))))
		(_type(_int alt_memory 0 38808(_array 26((_dto c 22 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 38811(_array -3((_dto c 23 i 0)))))
		(_sig(_int idata_tmp 28 0 38811(_arch(_uni((_others(i 2))))(_event))))
		(_sig(_int idata_reg 28 0 38812(_arch(_uni((_others(i 2)))))))
		(_sig(_int idata_hi 28 0 38813(_arch(_uni((_others(i 2)))))))
		(_sig(_int idata_lo 28 0 38814(_arch(_uni((_others(i 2)))))))
		(_sig(_int ibyteena_tmp 28 0 38815(_arch(_uni((_others(i 3))))(_event))))
		(_sig(_int ibyteena_reg 28 0 38816(_arch(_uni((_others(i 3)))))))
		(_sig(_int iq_tmp 28 0 38817(_arch(_uni((_others(i 2)))))))
		(_sig(_int iq_reg 28 0 38818(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTHAD-1~downto~0}~13 0 38819(_array -3((_dto c 24 i 0)))))
		(_sig(_int irdaddress_tmp 29 0 38819(_arch(_uni((_others(i 2)))))))
		(_sig(_int irdaddress_reg 29 0 38820(_arch(_uni((_others(i 2)))))))
		(_sig(_int irdaddress_reg_low 29 0 38821(_arch(_uni((_others(i 2)))))))
		(_sig(_int iwraddress_tmp 29 0 38822(_arch(_uni((_others(i 2))))(_event))))
		(_sig(_int iwraddress_reg 29 0 38823(_arch(_uni((_others(i 2)))))))
		(_sig(_int iwraddress_hi 29 0 38824(_arch(_uni((_others(i 2)))))))
		(_sig(_int iwraddress_lo 29 0 38825(_arch(_uni((_others(i 2)))))))
		(_sig(_int iwren_tmp -3 0 38826(_arch(_uni((i 2)))(_event))))
		(_sig(_int iwren_reg -3 0 38827(_arch(_uni((i 2))))))
		(_sig(_int iwren_hi -3 0 38828(_arch(_uni((i 2))))))
		(_sig(_int iwren_lo -3 0 38829(_arch(_uni((i 2))))))
		(_sig(_int irden_tmp -3 0 38830(_arch(_uni((i 2))))))
		(_sig(_int irden_reg -3 0 38831(_arch(_uni((i 2))))))
		(_sig(_int write_at_low_clock -5 0 38832(_arch(_uni((i 0))))))
		(_sig(_int rden_low_output_0 -5 0 38833(_arch(_uni((i 0))))))
		(_sig(_int i_byte_size -6 0 38834(_arch(_uni((i 0))))))
		(_sig(_int i_byteena_mask_reg_hi 28 0 38835(_arch(_uni((_others(i 3)))))))
		(_sig(_int i_byteena_mask_reg_out_hi 28 0 38836(_arch(_uni((_others(i 3)))))))
		(_sig(_int i_byteena_mask_reg_x_hi 28 0 38837(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_byteena_mask_reg_lo 28 0 38838(_arch(_uni((_others(i 3)))))))
		(_sig(_int i_byteena_mask_reg_out_lo 28 0 38839(_arch(_uni((_others(i 3)))))))
		(_sig(_int i_byteena_mask_reg_x_lo 28 0 38840(_arch(_uni((_others(i 2)))))))
		(_sig(_int first_clk_rising_edge -5 0 38841(_arch(_uni((i 1))))))
		(_var(_int init -5 0 38895(_prcs 1((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 39073(_array -3((_dto c 25 i 0)))))
		(_var(_int m_byteena_mask_reg 30 0 39073(_prcs 4)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~136 0 39074(_array -3((_dto c 26 i 0)))))
		(_var(_int m_byteena_mask_reg_out 31 0 39074(_prcs 4)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~138 0 39075(_array -3((_dto c 27 i 0)))))
		(_var(_int m_byteena_mask_reg_x 32 0 39075(_prcs 4((_others(i 2))))))
		(_var(_int mem_data 27 0 39177(_prcs 5)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1310 0 39178(_array -3((_dto c 28 i 0)))))
		(_var(_int mem_data_word 33 0 39178(_prcs 5)))
		(_var(_int mem_init -5 0 39179(_prcs 5((i 0)))))
		(_var(_int i -6 0 39180(_prcs 5((i 0)))))
		(_var(_int j -6 0 39181(_prcs 5((i 0)))))
		(_var(_int k -6 0 39182(_prcs 5((i 0)))))
		(_var(_int n -6 0 39183(_prcs 5((i 0)))))
		(_var(_int m -6 0 39184(_prcs 5((i 0)))))
		(_var(_int lineno -6 0 39185(_prcs 5((i 0)))))
		(_var(_int buf -8 0 39186(_prcs 5)))
		(_var(_int booval -5 0 39187(_prcs 5)))
		(_var(_int mem_data_file -9 0 39188(_prcs 5)))
		(_type(_int ~STRING{1~downto~1}~13 0 39189(_array -2((_dto i 1 i 1)))))
		(_var(_int char 34 0 39189(_prcs 5(_string \" "\))))
		(_type(_int ~STRING{2~downto~1}~13 0 39190(_array -2((_dto i 2 i 1)))))
		(_var(_int base 35 0 39190(_prcs 5)))
		(_type(_int ~STRING{2~downto~1}~1312 0 39191(_array -2((_dto i 2 i 1)))))
		(_var(_int byte 36 0 39191(_prcs 5)))
		(_type(_int ~STRING{2~downto~1}~1314 0 39192(_array -2((_dto i 2 i 1)))))
		(_var(_int rec_type 37 0 39192(_prcs 5)))
		(_type(_int ~STRING{2~downto~1}~1316 0 39193(_array -2((_dto i 2 i 1)))))
		(_var(_int datain 38 0 39193(_prcs 5)))
		(_type(_int ~STRING{2~downto~1}~1318 0 39194(_array -2((_dto i 2 i 1)))))
		(_var(_int addr 39 0 39194(_prcs 5)))
		(_type(_int ~STRING{2~downto~1}~1320 0 39195(_array -2((_dto i 2 i 1)))))
		(_var(_int checksum 40 0 39195(_prcs 5)))
		(_type(_int ~STRING{4~downto~1}~13 0 39196(_array -2((_dto i 4 i 1)))))
		(_var(_int startadd 41 0 39196(_prcs 5)))
		(_var(_int ibase -6 0 39197(_prcs 5((i 0)))))
		(_var(_int ibyte -6 0 39198(_prcs 5((i 0)))))
		(_var(_int istartadd -6 0 39199(_prcs 5((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39200(_array -3((_dto i 7 i 0)))))
		(_var(_int check_sum_vec 42 0 39200(_prcs 5)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 39201(_array -3((_dto i 7 i 0)))))
		(_var(_int check_sum_vec_tmp 43 0 39201(_prcs 5)))
		(_var(_int m_write_event -3 0 39202(_prcs 5((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1324 0 39203(_array -3((_dto c 29 i 0)))))
		(_var(_int m_old_data 44 0 39203(_prcs 5)))
		(_type(_int ~STRING{1~to~15}~13 0 39204(_array -2((_to i 1 i 15)))))
		(_var(_int m_string 45 0 39204(_prcs 5)))
		(_type(_int ~STRING{1~to~3}~13 0 39205(_array -2((_to i 1 i 3)))))
		(_var(_int m_data_radix 46 0 39205(_prcs 5)))
		(_type(_int ~STRING{1~to~3}~1326 0 39206(_array -2((_to i 1 i 3)))))
		(_var(_int m_address_radix 47 0 39206(_prcs 5)))
		(_var(_int m_width -6 0 39207(_prcs 5)))
		(_var(_int m_depth -6 0 39208(_prcs 5)))
		(_var(_int m_start_address_int -6 0 39209(_prcs 5((i 0)))))
		(_var(_int m_end_address_int -6 0 39210(_prcs 5((i 0)))))
		(_var(_int m_address_int -6 0 39211(_prcs 5((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width+4~downto~0}~13 0 39212(_array -3((_dto c 30 i 0)))))
		(_var(_int m_data_int 48 0 39212(_prcs 5((_others(i 2))))))
		(_var(_int found_keyword_content -5 0 39213(_prcs 5((i 0)))))
		(_var(_int get_memory_content -5 0 39214(_prcs 5((i 0)))))
		(_var(_int get_start_Address -5 0 39215(_prcs 5((i 0)))))
		(_var(_int get_end_Address -5 0 39216(_prcs 5((i 0)))))
		(_prcs
			(CHECKING(_arch 0 0 38846(_prcs(_mon))))
			(INITIAL(_arch 1 0 38894(_prcs(_simple)(_trgt(36)(38))(_sens(4)(10)))))
			(SYNC(_arch 2 0 38920(_prcs(_simple)(_trgt(14)(15)(19)(23)(26)(30)(34))(_sens(0)(1)(2)(6)(7)(12)(16)(20)(21)(22)(24)(25)(27)(31)(35)))))
			(SYNC2(_arch 3 0 38992(_prcs(_simple)(_trgt(16)(20)(27)(31))(_sens(17)(18)(28)(29)(32)(33)(36)(39)(42)))))
			(REGISTERS(_arch 8 0 39072(_prcs(_simple)(_trgt(17)(18)(22)(28)(29)(32)(33)(39)(40)(41)(42)(43)(44)(45))(_sens(4)(10)(12))(_read(0)(1)(2)(3)(5)(9)(11)(13)(17)(21)(28)(32)(38)(39)(40)(41)))))
			(MEMORY(_arch 9 0 39176(_prcs(_simple)(_trgt(21))(_sens(5)(15)(19)(23)(26)(30)(34)(37)(45))(_mon))))
		)
		(_subprogram
			(_int get_read_during_write_mode 10 0 38792(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext SHRINK_LINE(3 7))
			(_ext READ(2 13))
			(_ext READ(2 14))
			(_ext FEATURE_FAMILY_STRATIXV(5 33))
			(_ext FEATURE_FAMILY_STRATIXIII(5 31))
			(_ext FEATURE_FAMILY_ARRIAV(5 52))
			(_ext FEATURE_FAMILY_ARRIA10(5 34))
			(_ext ALPHA_TOLOWER(3 6))
			(_ext INT_TO_STR_RAM(3 0))
			(_ext HEX_STR_TO_INT(3 2))
			(_ext BIN_STR_TO_INT(3 3))
			(_ext INT_STR_TO_INT(3 5))
			(_ext OCT_STR_TO_INT(3 4))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(.(ALTERA_COMMON_CONVERSION))(ieee(std_logic_arith))(.(ALTERA_DEVICE_FAMILIES))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(20047)
		(1986356256 543515497 1768776038 1679849836 544433519 544501614 1886418291 544502383 1919705953 544108320 1970302569 1633951860 539910516 1919705921 544108320 1936287860 1919905824 1769414772 1646292076 1734942821 1701998446 11876)
		(1986356256 543515497 1768776038 1679849836 544433519 544501614 1886418291 544502383 1919705953 544108320 1953067639 1684086885 1936028260 1092628083 544369763 1948282479 544434536 1953656688 1818851104 1700929644 1852270880 1684370031 46)
		(1986356256 543515497 1768776038 1679849836 544433519 544501614 1886418291 544502383 1919705953 544108320 1953067639 1868767333 1869771886 1092628076 544369763 1948282479 544434536 1953656688 1818851104 1700929644 1852270880 1684370031 46)
		(1769366884 1713399139 1818848609 1868832889 1847620453 1746957423 543520353 1684104562 1852793632 1819243124 1685202976 774467173 1918980128 1952804193 1914729061 1852793700 1819243124 1818452319 1769414770 1646292076 1734942821 1701998446 11876)
		(1279479369 4932431)
		(1868788343 1869771886 1701994348 1633886311 1852776558 1646295404 1313415269 1129270339 1868963915 8306)
		(1598311503 1096040772)
		(1953068832 1701978216 1683973217 1852404341 1920425831 1600484457 1701080941 2020175199 1885299813 1937011311 1327512864 1147094092 4281409)
		(1684104306 1936028260 1667325811 1663070828 1869508193 1700929652 1920300064 543450478 1998614127 544105832 1763734633 8307)
		(1702132066 2053731167 1999118437 1752458345 1998597920 1752458345 1954112095 1634624869 1752375337 1684829551 543515168 891317865 741875756 1864382752 808525938 1950949422 1818851104 1701060716 1819631974 1869881460 3028256)
		(1598378837 1027752261 20047)
		(4605519)
		(1129600335 1262702412)
		(1163021909 1414744391 1145393733)
		(1398099541 17477)
		(2019911726)
		(33686018 33686018)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 2192481)
		(1852394587 8293)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 539063393)
		(12336)
		(12592)
		(12848)
		(13104)
		(13360)
		(13616)
		(1428175453 1818386798 1869881445 1768843552 1818323316 1684372073 1835363616 544830063 1752459639 1768453152 1633951859 1914724724 1919902565 1769152612 543515502 543516788 1667592307 1701406313 1684086884 1936028260 1936269427 1953853216 543584032 1768710518 1684086884 1936028260 1634869363 560293742)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 1713402977 1914729071 1919902565 2037653604 807429488 2105650)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 1713402977 1914729071 1919902565 2037653604 807429488 2105651)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 1713402977 1914729071 1919902565 2037653604 807429488 2105652)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 1713402977 1914729071 1919902565 2037653604 807429488 2105653)
		(1816738397 1634166124 1701978220 1685221219 1887007776 1852383333 1953384736 1210084453 1176533093 560295017 32)
		(1749236317 1936417637 1763732853 1768759411 1852404595 2105703)
		(1850292829 1920102243 544498533 1667590243 1836413803 33)
		(1718185262)
		(6581861)
		(4476485)
		(6581829)
		(7890280)
		(7235938)
		(6514020)
		(7564917)
		(7627631)
		(1970499157 1919905904 543450484 1919181921 1601401701 1768186226 8568)
		(33686019 2)
		(515)
		(33751555)
		(33686019)
		(1970499157 1919905904 543450484 1635017060 1684107871 2193513)
		(1952737655 104)
		(1953523044 104)
		(1635017060 1684107871 30825)
		(1919181921 1601401701 1768186226 120)
		(1953394531 7630437)
		(1768383842 110)
		(8489)
		(1970499157 1919905904 543450484 1869440365 1763735922 1769236846 2053729377 1869182049 1768300654 1948280172 543518841 40)
		(1414418244 1380008799 69)
		(1397641027 1229017684 1598309710 1414418244 1380008799 69)
		(1599554894 1096040772)
	)
	(_model . behavior 31 -1)
)
V 000051 55 58013         1711853938058 translated
(_unit VHDL(altsyncram 0 39868(translated 0 40710))
	(_version vef)
	(_time 1711853938059 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code fcfef4acfcaaacebffaff1fdb9a6aefbfefafdfaa8fafd)
	(_coverage d)
	(_ent
		(_time 1711853937775)
	)
	(_generate IFG01 0 41512(_if 97)
		(_object
			(_prcs
				(line__41519(_arch 2 0 41519(_assignment(_alias((default_val)(_string \"0"\)))(_trgt(89)))))
			)
		)
	)
	(_generate IFG02 0 41522(_if 98)
		(_object
			(_prcs
				(line__41529(_arch 3 0 41529(_assignment(_alias((default_val)(_string \"0"\)))(_trgt(89)))))
			)
		)
	)
	(_generate IFG03 0 41536(_if 99)
		(_object
			(_prcs
				(line__41537(_arch 4 0 41537(_assignment(_alias((i_inclocken0)(clocken0)))(_simpleassign BUF)(_trgt(81))(_sens(10)))))
			)
		)
	)
	(_generate IFG03a 0 41539(_if 100)
		(_object
			(_prcs
				(line__41540(_arch 5 0 41540(_assignment(_alias((i_inclocken0)(_string \"1"\)))(_trgt(81)))))
			)
		)
	)
	(_generate IFG03b 0 41542(_if 101)
		(_object
			(_prcs
				(line__41543(_arch 6 0 41543(_assignment(_alias((i_inclocken0)(clocken2)))(_simpleassign BUF)(_trgt(81))(_sens(12)))))
			)
		)
	)
	(_generate IFG14 0 41547(_if 102)
		(_object
			(_prcs
				(line__41548(_arch 7 0 41548(_assignment(_alias((i_input_clocken_b)(clocken0)))(_simpleassign BUF)(_trgt(82))(_sens(10)))))
			)
		)
	)
	(_generate IFG14b 0 41550(_if 103)
		(_object
			(_prcs
				(line__41551(_arch 8 0 41551(_assignment(_alias((i_input_clocken_b)(clocken2)))(_simpleassign BUF)(_trgt(82))(_sens(12)))))
			)
		)
	)
	(_generate IFG14a 0 41553(_if 104)
		(_object
			(_prcs
				(line__41554(_arch 9 0 41554(_assignment(_alias((i_input_clocken_b)(_string \"1"\)))(_trgt(82)))))
			)
		)
	)
	(_generate IFG15 0 41556(_if 105)
		(_object
			(_prcs
				(line__41557(_arch 10 0 41557(_assignment(_alias((i_input_clocken_b)(clocken1)))(_simpleassign BUF)(_trgt(82))(_sens(11)))))
			)
		)
	)
	(_generate IFG14c 0 41559(_if 106)
		(_object
			(_prcs
				(line__41560(_arch 11 0 41560(_assignment(_alias((i_input_clocken_b)(clocken3)))(_simpleassign BUF)(_trgt(82))(_sens(13)))))
			)
		)
	)
	(_generate IFG171 0 41564(_if 107)
		(_object
			(_prcs
				(line__41565(_arch 12 0 41565(_assignment(_alias((i_outdata_clken_a)(clocken0)))(_simpleassign BUF)(_trgt(84))(_sens(10)))))
			)
		)
	)
	(_generate IFG172b 0 41567(_if 108)
		(_object
			(_prcs
				(line__41568(_arch 13 0 41568(_assignment(_alias((i_outdata_clken_a)(clocken2)))(_simpleassign BUF)(_trgt(84))(_sens(12)))))
			)
		)
	)
	(_generate IFG172a 0 41570(_if 109)
		(_object
			(_prcs
				(line__41571(_arch 14 0 41571(_assignment(_alias((i_outdata_clken_a)(_string \"1"\)))(_trgt(84)))))
			)
		)
	)
	(_generate IFG173 0 41573(_if 110)
		(_object
			(_prcs
				(line__41574(_arch 15 0 41574(_assignment(_alias((i_outdata_clken_a)(clocken1)))(_simpleassign BUF)(_trgt(84))(_sens(11)))))
			)
		)
	)
	(_generate IFG173a 0 41576(_if 111)
		(_object
			(_prcs
				(line__41577(_arch 16 0 41577(_assignment(_alias((i_outdata_clken_a)(clocken3)))(_simpleassign BUF)(_trgt(84))(_sens(13)))))
			)
		)
	)
	(_generate IFG171a 0 41581(_if 112)
		(_object
			(_prcs
				(line__41582(_arch 17 0 41582(_assignment(_alias((i_outlatch_clken_a)(clocken0)))(_simpleassign BUF)(_trgt(85))(_sens(10)))))
			)
		)
	)
	(_generate IFG17 0 41586(_if 113)
		(_object
			(_prcs
				(line__41587(_arch 18 0 41587(_assignment(_alias((i_outdata_clken_b)(clocken0)))(_simpleassign BUF)(_trgt(83))(_sens(10)))))
			)
		)
	)
	(_generate IFG17b 0 41589(_if 114)
		(_object
			(_prcs
				(line__41590(_arch 19 0 41590(_assignment(_alias((i_outdata_clken_b)(clocken2)))(_simpleassign BUF)(_trgt(83))(_sens(12)))))
			)
		)
	)
	(_generate IFG17a 0 41592(_if 115)
		(_object
			(_prcs
				(line__41593(_arch 20 0 41593(_assignment(_alias((i_outdata_clken_b)(_string \"1"\)))(_trgt(83)))))
			)
		)
	)
	(_generate IFG18 0 41595(_if 116)
		(_object
			(_prcs
				(line__41596(_arch 21 0 41596(_assignment(_alias((i_outdata_clken_b)(clocken1)))(_simpleassign BUF)(_trgt(83))(_sens(11)))))
			)
		)
	)
	(_generate IFG18a 0 41598(_if 117)
		(_object
			(_prcs
				(line__41599(_arch 22 0 41599(_assignment(_alias((i_outdata_clken_b)(clocken3)))(_simpleassign BUF)(_trgt(83))(_sens(13)))))
			)
		)
	)
	(_generate IFG171b 0 41603(_if 118)
		(_object
			(_prcs
				(line__41604(_arch 23 0 41604(_assignment(_alias((i_outlatch_clken_b)(clocken0)))(_simpleassign BUF)(_trgt(86))(_sens(10)))))
			)
		)
	)
	(_generate IFG171c 0 41608(_if 119)
		(_object
			(_prcs
				(line__41609(_arch 24 0 41609(_assignment(_alias((i_outlatch_clken_b)(clocken1)))(_simpleassign BUF)(_trgt(86))(_sens(11)))))
			)
		)
	)
	(_generate IFG50a 0 41613(_if 120)
		(_object
			(_prcs
				(line__41614(_arch 25 0 41614(_assignment(_alias((i_core_clocken_a)(i_inclocken0)))(_simpleassign BUF)(_trgt(77))(_sens(81)))))
			)
		)
	)
	(_generate IFG50b 0 41616(_if 121)
		(_object
			(_prcs
				(line__41617(_arch 26 0 41617(_assignment(_alias((i_core_clocken_a)(clocken2)))(_simpleassign BUF)(_trgt(77))(_sens(12)))))
			)
		)
	)
	(_generate IFG50d 0 41619(_if 122)
		(_object
			(_prcs
				(line__41620(_arch 27 0 41620(_assignment(_alias((i_core_clocken_a)(_string \"1"\)))(_trgt(77)))))
			)
		)
	)
	(_generate IFG50c 0 41622(_if 123)
		(_object
			(_prcs
				(line__41623(_arch 28 0 41623(_assignment(_alias((i_core_clocken_a)(clocken0)))(_simpleassign BUF)(_trgt(77))(_sens(10)))))
			)
		)
	)
	(_generate IFG50e 0 41625(_if 124)
		(_object
			(_prcs
				(line__41626(_arch 29 0 41626(_assignment(_alias((i_core_clocken_a)(i_inclocken0)))(_simpleassign BUF)(_trgt(77))(_sens(81)))))
			)
		)
	)
	(_generate IFG51a 0 41630(_if 125)
		(_object
			(_prcs
				(line__41632(_arch 30 0 41632(_assignment(_alias((i_core_clocken_b0)(i_input_clocken_b)))(_simpleassign BUF)(_trgt(79))(_sens(82)))))
				(line__41633(_arch 31 0 41633(_assignment(_alias((i_core_clocken_b1)(i_input_clocken_b)))(_simpleassign BUF)(_trgt(80))(_sens(82)))))
			)
		)
	)
	(_generate IFG51e 0 41635(_if 126)
		(_object
			(_prcs
				(line__41636(_arch 32 0 41636(_assignment(_alias((i_core_clocken_b0)(clocken0)))(_simpleassign BUF)(_trgt(79))(_sens(10)))))
				(line__41637(_arch 33 0 41637(_assignment(_alias((i_core_clocken_b1)(clocken1)))(_simpleassign BUF)(_trgt(80))(_sens(11)))))
			)
		)
	)
	(_generate IFG51b 0 41639(_if 127)
		(_object
			(_prcs
				(line__41640(_arch 34 0 41640(_assignment(_alias((i_core_clocken_b0)(clocken2)))(_simpleassign BUF)(_trgt(79))(_sens(12)))))
				(line__41641(_arch 35 0 41641(_assignment(_alias((i_core_clocken_b1)(clocken3)))(_simpleassign BUF)(_trgt(80))(_sens(13)))))
			)
		)
	)
	(_generate IFG51c 0 41643(_if 128)
		(_object
			(_prcs
				(line__41644(_arch 36 0 41644(_assignment(_alias((i_core_clocken_b0)(_string \"1"\)))(_trgt(79)))))
				(line__41645(_arch 37 0 41645(_assignment(_alias((i_core_clocken_b1)(_string \"1"\)))(_trgt(80)))))
			)
		)
	)
	(_generate IFG52a 0 41647(_if 129)
		(_object
			(_prcs
				(line__41648(_arch 38 0 41648(_assignment(_alias((i_core_clocken_b)(i_core_clocken_b0)))(_simpleassign BUF)(_trgt(78))(_sens(79)))))
			)
		)
	)
	(_generate IFG52b 0 41650(_if 130)
		(_object
			(_prcs
				(line__41651(_arch 39 0 41651(_assignment(_alias((i_core_clocken_b)(i_core_clocken_b1)))(_simpleassign BUF)(_trgt(78))(_sens(80)))))
			)
		)
	)
	(_generate IFG20 0 41659(_if 131)
		(_object
			(_prcs
				(line__41661(_arch 40 0 41661(_assignment(_alias((i_indata_aclr_a)(aclr0)))(_simpleassign BUF)(_trgt(64))(_sens(14)))))
			)
		)
	)
	(_generate IFG22 0 41665(_if 132)
		(_object
			(_prcs
				(line__41668(_arch 41 0 41668(_assignment(_alias((i_address_aclr_a)(aclr0)))(_simpleassign BUF)(_trgt(65))(_sens(14)))))
			)
		)
	)
	(_generate IFG24 0 41672(_if 133)
		(_object
			(_prcs
				(line__41674(_arch 42 0 41674(_assignment(_alias((i_wrcontrol_aclr_a)(aclr0)))(_simpleassign BUF)(_trgt(66))(_sens(14)))))
			)
		)
	)
	(_generate IFG26 0 41678(_if 134)
		(_object
			(_prcs
				(line__41680(_arch 43 0 41680(_assignment(_alias((i_byteena_aclr_a)(aclr0)))(_simpleassign BUF)(_trgt(73))(_sens(14)))))
			)
		)
	)
	(_generate IFG27 0 41682(_if 135)
		(_object
			(_prcs
				(line__41684(_arch 44 0 41684(_assignment(_alias((i_byteena_aclr_a)(aclr1)))(_simpleassign BUF)(_trgt(73))(_sens(15)))))
			)
		)
	)
	(_generate IFG29 0 41688(_if 136)
		(_object
			(_prcs
				(line__41689(_arch 45 0 41689(_assignment(_alias((i_outdata_aclr_a)(aclr0)))(_simpleassign BUF)(_trgt(70))(_sens(14)))))
			)
		)
	)
	(_generate IFG30 0 41691(_if 137)
		(_object
			(_prcs
				(line__41692(_arch 46 0 41692(_assignment(_alias((i_outdata_aclr_a)(aclr1)))(_simpleassign BUF)(_trgt(70))(_sens(15)))))
			)
		)
	)
	(_generate IFG31a 0 41696(_if 138)
		(_object
			(_prcs
				(line__41697(_arch 47 0 41697(_assignment(_alias((i_outdata_aclr_b)(aclr0)))(_simpleassign BUF)(_trgt(71))(_sens(14)))))
			)
		)
	)
	(_generate IFG31b 0 41699(_if 139)
		(_object
			(_prcs
				(line__41700(_arch 48 0 41700(_assignment(_alias((i_outdata_aclr_b)(aclr1)))(_simpleassign BUF)(_trgt(71))(_sens(15)))))
			)
		)
	)
	(_generate IFG32 0 41704(_if 140)
		(_object
			(_prcs
				(line__41706(_arch 49 0 41706(_assignment(_alias((i_indata_aclr_b)(aclr0)))(_simpleassign BUF)(_trgt(67))(_sens(14)))))
			)
		)
	)
	(_generate IFG33 0 41708(_if 141)
		(_object
			(_prcs
				(line__41710(_arch 50 0 41710(_assignment(_alias((i_indata_aclr_b)(aclr1)))(_simpleassign BUF)(_trgt(67))(_sens(15)))))
			)
		)
	)
	(_generate IFG35 0 41714(_if 142)
		(_object
			(_prcs
				(line__41719(_arch 51 0 41719(_assignment(_alias((i_address_aclr_b)(aclr0)))(_simpleassign BUF)(_trgt(68))(_sens(14)))))
			)
		)
	)
	(_generate IFG35a 0 41721(_if 143)
		(_object
			(_prcs
				(line__41723(_arch 52 0 41723(_assignment(_alias((i_address_aclr_b)(aclr0)))(_simpleassign BUF)(_trgt(68))(_sens(14)))))
			)
		)
	)
	(_generate IFG36 0 41725(_if 144)
		(_object
			(_prcs
				(line__41729(_arch 53 0 41729(_assignment(_alias((i_address_aclr_b)(aclr1)))(_simpleassign BUF)(_trgt(68))(_sens(15)))))
			)
		)
	)
	(_generate IFG36a 0 41731(_if 145)
		(_object
			(_prcs
				(line__41733(_arch 54 0 41733(_assignment(_alias((i_address_aclr_b)(aclr1)))(_simpleassign BUF)(_trgt(68))(_sens(15)))))
			)
		)
	)
	(_generate IFG38 0 41737(_if 146)
		(_object
			(_prcs
				(line__41739(_arch 55 0 41739(_assignment(_alias((i_wrcontrol_aclr_b)(aclr0)))(_simpleassign BUF)(_trgt(69))(_sens(14)))))
			)
		)
	)
	(_generate IFG39 0 41741(_if 147)
		(_object
			(_prcs
				(line__41743(_arch 56 0 41743(_assignment(_alias((i_wrcontrol_aclr_b)(aclr1)))(_simpleassign BUF)(_trgt(69))(_sens(15)))))
			)
		)
	)
	(_generate IFG41 0 41747(_if 148)
		(_object
			(_prcs
				(line__41749(_arch 57 0 41749(_assignment(_alias((i_rdcontrol_aclr_b)(aclr0)))(_simpleassign BUF)(_trgt(72))(_sens(14)))))
			)
		)
	)
	(_generate IFG42 0 41751(_if 149)
		(_object
			(_prcs
				(line__41753(_arch 58 0 41753(_assignment(_alias((i_rdcontrol_aclr_b)(aclr1)))(_simpleassign BUF)(_trgt(72))(_sens(15)))))
			)
		)
	)
	(_generate IFG44 0 41757(_if 150)
		(_object
			(_prcs
				(line__41759(_arch 59 0 41759(_assignment(_alias((i_byteena_aclr_b)(aclr0)))(_simpleassign BUF)(_trgt(74))(_sens(14)))))
			)
		)
	)
	(_generate IFG45 0 41761(_if 151)
		(_object
			(_prcs
				(line__41763(_arch 60 0 41763(_assignment(_alias((i_byteena_aclr_b)(aclr1)))(_simpleassign BUF)(_trgt(74))(_sens(15)))))
			)
		)
	)
	(_generate IFCLR01 0 42652(_if 152)
		(_object
			(_prcs
				(line__42653(_arch 63 0 42653(_prcs(_simple)(_trgt(56))(_sens(70))(_read(56)))))
				(line__42662(_arch 64 0 42662(_prcs(_simple)(_trgt(57))(_sens(71))(_read(57)))))
			)
		)
	)
	(_generate IFCLR02 0 42672(_if 153)
		(_object
			(_prcs
				(line__42673(_arch 65 0 42673(_prcs(_simple)(_trgt(59))(_sens(68))(_read(59)))))
			)
		)
	)
	(_generate IFCLR03 0 42681(_if 154)
		(_object
			(_prcs
				(line__42682(_arch 66 0 42682(_prcs(_simple)(_trgt(58))(_sens(65))(_read(58)))))
			)
		)
	)
	(_generate IFG48 0 42692(_if 155)
		(_object
			(_var(_int need_init_var -4 0 42695(_prcs 0((i 1)))))
			(_prcs
				(line__42694(_arch 67 0 42694(_prcs(_simple)(_trgt(24)(49)(53)(55)(76)(88)(101)(102))(_sens(8)(9)(68))(_read(3)(5)(7)(17)(55)(67)(72)(78)(82)(86)(98)(99)(101)))))
			)
		)
	)
	(_generate IFG49 0 42803(_if 156)
		(_object
			(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~1351 0 42807(_array -3((_dto c 157 i 0)))))
			(_var(_int m_byteena_mask_reg_b 88 0 42807(_prcs 0)))
			(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~1353 0 42808(_array -3((_dto c 158 i 0)))))
			(_var(_int m_byteena_mask_reg_b_out 89 0 42808(_prcs 0)))
			(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~1355 0 42809(_array -3((_dto c 159 i 0)))))
			(_var(_int m_byteena_mask_reg_b_x 90 0 42809(_prcs 0((_others(i 2))))))
			(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~1357 0 42810(_array -3((_dto c 160 i 0)))))
			(_var(_int m_byteena_mask_reg_b_out_a 91 0 42810(_prcs 0)))
			(_var(_int need_init_var -4 0 42811(_prcs 0((i 1)))))
			(_prcs
				(line__42806(_arch 68 0 42806(_prcs(_simple)(_trgt(24)(41)(43)(45)(47)(49)(51)(53)(55)(61)(63)(76)(101)(102))(_sens(8)(9))(_read(1)(3)(5)(7)(17)(19)(51)(55)(61)(63)(67)(69)(72)(74)(78)(82)(86)(98)(101)))))
			)
		)
	)
	(_generate IFG52 0 43058(_if 161)
		(_object
			(_prcs
				(line__43060(_arch 71 0 43060(_assignment(_trgt(20))(_sens(25)))))
			)
		)
	)
	(_generate IFG53 0 43063(_if 162)
		(_object
			(_prcs
				(line__43065(_arch 72 0 43065(_assignment(_trgt(20))(_sens(26)))))
			)
		)
	)
	(_generate IFG54 0 43068(_if 163)
		(_object
			(_prcs
				(line__43069(_arch 73 0 43069(_assignment(_trgt(20)))))
			)
		)
	)
	(_generate IFG55 0 43228(_if 164)
		(_object
			(_prcs
				(line__43231(_arch 77 0 43231(_assignment(_trgt(21))(_sens(31)))))
			)
		)
	)
	(_generate IFG56 0 43234(_if 165)
		(_object
			(_prcs
				(line__43237(_arch 78 0 43237(_assignment(_trgt(21))(_sens(32)))))
			)
		)
	)
	(_generate IFG57 0 43240(_if 166)
		(_object
			(_prcs
				(line__43241(_arch 79 0 43241(_assignment(_trgt(21)))))
			)
		)
	)
	(_generate IFG58 0 43244(_if 167)
		(_object
			(_prcs
				(line__43247(_arch 80 0 43247(_assignment(_trgt(21))(_sens(35)))))
			)
		)
	)
	(_generate IFG59 0 43250(_if 168)
		(_object
			(_prcs
				(line__43253(_arch 81 0 43253(_assignment(_trgt(21))(_sens(36)))))
			)
		)
	)
	(_object
		(_gen(_int width_a -1 0 39872 \1\ (_ent gms((i 1)))))
		(_gen(_int widthad_a -1 0 39873 \1\ (_ent gms((i 1)))))
		(_gen(_int numwords_a -1 0 39874 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 39875(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outdata_reg_a 0 0 39875(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~121 0 39876(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int address_aclr_a 1 0 39876(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~122 0 39877(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outdata_aclr_a 2 0 39877(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~123 0 39878(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int indata_aclr_a 3 0 39878(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~124 0 39879(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int wrcontrol_aclr_a 4 0 39879(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~125 0 39880(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int byteena_aclr_a 5 0 39880(_ent gms(_string \"NONE"\))))
		(_gen(_int width_byteena_a -1 0 39881 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~126 0 39882(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock_enable_input_a 6 0 39882(_ent gms(_string \"NORMAL"\))))
		(_type(_int ~STRING~127 0 39883(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock_enable_output_a 7 0 39883(_ent gms(_string \"NORMAL"\))))
		(_type(_int ~STRING~128 0 39884(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock_enable_core_a 8 0 39884(_ent gms(_string \"USE_INPUT_CLKEN"\))))
		(_type(_int ~STRING~129 0 39885(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int read_during_write_mode_port_a 9 0 39885(_ent gms(_string \"NEW_DATA_NO_NBE_READ"\))))
		(_gen(_int width_b -1 0 39888 \1\ (_ent gms((i 1)))))
		(_gen(_int widthad_b -1 0 39889 \1\ (_ent gms((i 1)))))
		(_gen(_int numwords_b -1 0 39890 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~1210 0 39891(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdcontrol_reg_b 10 0 39891(_ent gms(_string \"CLOCK1"\))))
		(_type(_int ~STRING~1211 0 39892(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int address_reg_b 11 0 39892(_ent gms(_string \"CLOCK1"\))))
		(_type(_int ~STRING~1212 0 39893(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outdata_reg_b 12 0 39893(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1213 0 39894(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outdata_aclr_b 13 0 39894(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~1214 0 39895(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdcontrol_aclr_b 14 0 39895(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~1215 0 39896(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int indata_reg_b 15 0 39896(_ent gms(_string \"CLOCK1"\))))
		(_type(_int ~STRING~1216 0 39897(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int wrcontrol_wraddress_reg_b 16 0 39897(_ent gms(_string \"CLOCK1"\))))
		(_type(_int ~STRING~1217 0 39898(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int byteena_reg_b 17 0 39898(_ent gms(_string \"CLOCK1"\))))
		(_type(_int ~STRING~1218 0 39899(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int indata_aclr_b 18 0 39899(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~1219 0 39900(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int wrcontrol_aclr_b 19 0 39900(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~1220 0 39901(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int address_aclr_b 20 0 39901(_ent gms(_string \"NONE"\))))
		(_type(_int ~STRING~1221 0 39902(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int byteena_aclr_b 21 0 39902(_ent gms(_string \"NONE"\))))
		(_gen(_int width_byteena_b -1 0 39903 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~1222 0 39904(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock_enable_input_b 22 0 39904(_ent gms(_string \"NORMAL"\))))
		(_type(_int ~STRING~1223 0 39905(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock_enable_output_b 23 0 39905(_ent gms(_string \"NORMAL"\))))
		(_type(_int ~STRING~1224 0 39906(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clock_enable_core_b 24 0 39906(_ent gms(_string \"USE_INPUT_CLKEN"\))))
		(_type(_int ~STRING~1225 0 39907(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int read_during_write_mode_port_b 25 0 39907(_ent gms(_string \"NEW_DATA_NO_NBE_READ"\))))
		(_type(_int ~STRING~1226 0 39910(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_ecc 26 0 39910(_ent gms(_string \"FALSE"\))))
		(_gen(_int width_eccstatus -1 0 39911 \3\ (_ent gms((i 3)))))
		(_type(_int ~STRING~1227 0 39912(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int ecc_pipeline_stage_enabled 27 0 39912(_ent gms(_string \"FALSE"\))))
		(_type(_int ~STRING~1228 0 39915(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int operation_mode 28 0 39915(_ent gms(_string \"BIDIR_DUAL_PORT"\))))
		(_gen(_int byte_size -1 0 39916 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~1229 0 39917(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int read_during_write_mode_mixed_ports 29 0 39917(_ent gms(_string \"DONT_CARE"\))))
		(_type(_int ~STRING~1230 0 39918(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int ram_block_type 30 0 39918(_ent gms(_string \"AUTO"\))))
		(_type(_int ~STRING~1231 0 39919(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int init_file 31 0 39919(_ent gms(_string \"UNUSED"\))))
		(_type(_int ~STRING~1232 0 39920(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int init_file_layout 32 0 39920(_ent gms(_string \"UNUSED"\))))
		(_gen(_int maximum_depth -1 0 39921 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1233 0 39922(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 33 0 39922(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~1234 0 39923(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int power_up_uninitialized 34 0 39923(_ent gms(_string \"FALSE"\))))
		(_type(_int ~STRING~1235 0 39924(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int implement_in_les 35 0 39924(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~1236 0 39925(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sim_show_memory_data_in_port_b_layout 36 0 39925(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1237 0 39926(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 37 0 39926(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1238 0 39927(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 38 0 39927(_ent(_string \"altsyncram"\))))
		(_port(_int wren_a -3 0 39933(_ent(_in((i 2))))))
		(_port(_int wren_b -3 0 39934(_ent(_in((i 2))))))
		(_port(_int rden_a -3 0 39935(_ent(_in((i 3))))))
		(_port(_int rden_b -3 0 39936(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~12 0 39937(_array -3((_dto c 169 i 0)))))
		(_port(_int data_a 39 0 39937(_ent(_in((_others(i 3)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~12 0 39939(_array -3((_dto c 170 i 0)))))
		(_port(_int data_b 40 0 39939(_ent(_in((_others(i 3)))))))
		(_type(_int ~STD_LOGIC_VECTOR{widthad_a-1~downto~0}~12 0 39941(_array -3((_dto c 171 i 0)))))
		(_port(_int address_a 41 0 39941(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{widthad_b-1~downto~0}~12 0 39943(_array -3((_dto c 172 i 0)))))
		(_port(_int address_b 42 0 39943(_ent(_in((_others(i 3)))))))
		(_port(_int clock0 -3 0 39953(_ent(_in((i 3)))(_event))))
		(_port(_int clock1 -3 0 39954(_ent(_in((i 4)))(_event))))
		(_port(_int clocken0 -3 0 39961(_ent(_in((i 3))))))
		(_port(_int clocken1 -3 0 39962(_ent(_in((i 3))))))
		(_port(_int clocken2 -3 0 39963(_ent(_in((i 3))))))
		(_port(_int clocken3 -3 0 39964(_ent(_in((i 3))))))
		(_port(_int aclr0 -3 0 39973(_ent(_in((i 2))))))
		(_port(_int aclr1 -3 0 39974(_ent(_in((i 2))))))
		(_port(_int addressstall_a -3 0 39976(_ent(_in((i 2))))))
		(_port(_int addressstall_b -3 0 39977(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{width_byteena_a}-1~downto~0}~12 0 39979(_array -3((_dto c 173 i 0)))))
		(_port(_int byteena_a 43 0 39979(_ent(_in((_others(i 3)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{width_byteena_b}-1~downto~0}~12 0 39981(_array -3((_dto c 174 i 0)))))
		(_port(_int byteena_b 44 0 39981(_ent(_in((_others(i 4)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1240 0 39985(_array -3((_dto c 175 i 0)))))
		(_port(_int q_a 45 0 39985(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~1242 0 39986(_array -3((_dto c 176 i 0)))))
		(_port(_int q_b 46 0 39986(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width_eccstatus-1~downto~0}~12 0 39989(_array -3((_dto c 177 i 0)))))
		(_port(_int eccstatus 47 0 39989(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1244 0 39994(_array -3((_dto c 178 i 0)))))
		(_type(_int width_a_array 0 39994(_array 48((_dto c 179 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~1246 0 39995(_array -3((_dto c 180 i 0)))))
		(_type(_int width_b_array 0 39995(_array 50((_dto c 181 i 0)))))
		(_type(_int ~STRING{2~downto~1}~12 0 40015(_array -2((_dto i 2 i 1)))))
		(_type(_int ~STRING{2~downto~1}~1252 0 40017(_array -2((_dto i 2 i 1)))))
		(_type(_int ~STRING{2~downto~1}~1254 0 40018(_array -2((_dto i 2 i 1)))))
		(_type(_int ~STRING{2~downto~1}~1256 0 40019(_array -2((_dto i 2 i 1)))))
		(_type(_int ~STRING{1~downto~1}~12 0 40020(_array -2((_dto i 1 i 1)))))
		(_type(_int ~STRING{2~downto~1}~1258 0 40021(_array -2((_dto i 2 i 1)))))
		(_type(_int ~STRING{2~downto~1}~1260 0 40022(_array -2((_dto i 2 i 1)))))
		(_type(_int ~STRING{4~downto~1}~12 0 40023(_array -2((_dto i 4 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40027(_array -3((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1262 0 40028(_array -3((_dto i 7 i 0)))))
		(_type(_int ~STRING{1~to~15}~12 0 40029(_array -2((_to i 1 i 15)))))
		(_type(_int ~STRING{1~to~3}~12 0 40030(_array -2((_to i 1 i 3)))))
		(_type(_int ~STRING{1~to~3}~1264 0 40031(_array -2((_to i 1 i 3)))))
		(_cnst(_int IS_STRATIXV -4 0 40899(_arch gms(_code 182))))
		(_cnst(_int IS_STRATIXIII -4 0 40900(_arch gms(_code 183))))
		(_cnst(_int IS_HARDCOPYII -4 0 40901(_arch gms(_code 184))))
		(_cnst(_int IS_HARDCOPYIII -4 0 40902(_arch gms(_code 185))))
		(_cnst(_int IS_HARDCOPYIV -4 0 40903(_arch gms(_code 186))))
		(_cnst(_int IS_CYCLONEIII -4 0 40904(_arch gms(_code 187))))
		(_cnst(_int IS_BASE_STRATIXIII -4 0 40905(_arch gms(_code 188))))
		(_cnst(_int IS_BASE_STRATIXII -4 0 40906(_arch gms(_code 189))))
		(_cnst(_int IS_BASE_CYCLONEII -4 0 40907(_arch gms(_code 190))))
		(_cnst(_int HAS_STRATIXI_STYLE_RAM -4 0 40908(_arch gms(_code 191))))
		(_cnst(_int HAS_STRATIXII_STYLE_RAM -4 0 40909(_arch gms(_code 192))))
		(_cnst(_int HAS_STRATIXIII_STYLE_RAM -4 0 40910(_arch gms(_code 193))))
		(_cnst(_int HAS_STRATIXV_STYLE_RAM -4 0 40911(_arch gms(_code 194))))
		(_cnst(_int HAS_LUTRAM -4 0 40912(_arch gms(_code 195))))
		(_cnst(_int HAS_M512 -4 0 40913(_arch gms(_code 196))))
		(_cnst(_int HAS_MEGARAM -4 0 40914(_arch gms(_code 197))))
		(_cnst(_int i_is_lutram -4 0 40916(_arch gms(_code 198))))
		(_type(_int ~STRING~13 0 40918(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int i_ram_block_type 65 0 40918(_arch gms(_code 199))))
		(_type(_int ~STRING~131 0 40920(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int cread_during_write_mode_mixed_ports 66 0 40920(_arch gms(_code 200))))
		(_cnst(_int read_operation_a -4 0 40922(_arch gms(_code 201))))
		(_cnst(_int write_operation_a -4 0 40924(_arch gms(_code 202))))
		(_cnst(_int read_operation_b -4 0 40926(_arch gms(_code 203))))
		(_cnst(_int write_operation_b -4 0 40928(_arch gms(_code 204))))
		(_cnst(_int check_simultaneous_read_write -4 0 40930(_arch gms(_code 205))))
		(_cnst(_int i_byte_size -1 0 40932(_arch gms(_code 206))))
		(_cnst(_int is_write_positive_edge -4 0 40934(_arch gms(_code 207))))
		(_cnst(_int i_numwords_a -1 0 40936(_arch gms(_code 208))))
		(_cnst(_int i_numwords_b -1 0 40938(_arch gms(_code 209))))
		(_cnst(_int i_lutram_single_port_fast_read -4 0 40940(_arch gms(_code 210))))
		(_cnst(_int i_lutram_dual_port_fast_read -4 0 40942(_arch gms(_code 211))))
		(_cnst(_int rden_reg_initial_value -3 0 40944(_arch gms(_code 212))))
		(_cnst(_int byteena_reg_initial_value -3 0 40946(_arch gms(_code 213))))
		(_cnst(_int enable_mem_data_b_reading -4 0 40948(_arch gms(_code 214))))
		(_type(_int ~STD_LOGIC_VECTOR{width_byteena_b-1~downto~0}~13 0 40951(_array -3((_dto c 215 i 0)))))
		(_cnst(_int all_z 67 0 40951(_arch((_others(i 4))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~13 0 40956(_array -3((_dto c 216 i 0)))))
		(_sig(_int i_data_reg_a 68 0 40956(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~13 0 40957(_array -3((_dto c 217 i 0)))))
		(_sig(_int i_data_reg_b 69 0 40957(_arch(_uni((_others(i 2))))(_event))))
		(_sig(_int i_q_reg_a 68 0 40959(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_tmp_a 68 0 40960(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_tmp2_a 68 0 40961(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_tmp_wren_a 68 0 40962(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_tmp2_wren_a 68 0 40963(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_tmp_wren_b 69 0 40964(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_reg_b 69 0 40965(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_tmp_b 69 0 40966(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_tmp2_b 69 0 40967(_arch(_uni((_others(i 2))))(_event))))
		(_sig(_int i_q_output_latch 69 0 40968(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_ecc_reg_b 69 0 40970(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_ecc_tmp_b 69 0 40971(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_current_written_data_a 68 0 40973(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_original_data_a 68 0 40974(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_original_data_b 69 0 40975(_arch(_uni((_others(i 2))))(_event))))
		(_sig(_int i_byteena_mask_reg_a_x 68 0 40977(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_byteena_mask_reg_b_x 69 0 40978(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_byteena_mask_reg_a 68 0 40979(_arch(_uni(_code 218)))))
		(_sig(_int i_byteena_mask_reg_b 69 0 40980(_arch(_uni(_code 219)))))
		(_sig(_int i_byteena_mask_reg_a_out 68 0 40981(_arch(_uni(_code 220)))))
		(_sig(_int i_byteena_mask_reg_b_out 69 0 40982(_arch(_uni(_code 221))(_event))))
		(_sig(_int i_byteena_mask_reg_a_out_b 68 0 40983(_arch(_uni(_code 222)))))
		(_sig(_int i_byteena_mask_reg_b_out_a 69 0 40984(_arch(_uni(_code 223)))))
		(_type(_int ~STD_LOGIC_VECTOR{widthad_a-1~downto~0}~13 0 40986(_array -3((_dto c 224 i 0)))))
		(_sig(_int i_address_reg_a 70 0 40986(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{widthad_b-1~downto~0}~13 0 40987(_array -3((_dto c 225 i 0)))))
		(_sig(_int i_address_reg_b 71 0 40987(_arch(_uni((_others(i 2))))(_event))))
		(_sig(_int i_wren_reg_a -3 0 40989(_arch(_uni((i 2))))))
		(_sig(_int i_wren_reg_b -3 0 40990(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_rden_reg_a -3 0 40991(_arch(_uni(_code 226)))))
		(_sig(_int i_rden_reg_b -3 0 40992(_arch(_uni(_code 227))(_event))))
		(_sig(_int i_read_flag_a -3 0 40993(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_read_flag_b -3 0 40994(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_reread_flag_a -3 0 40995(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_reread_flag_b -3 0 40996(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_reread_flag2_a -3 0 40997(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_reread_flag2_b -3 0 40998(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_write_flag_a -3 0 40999(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_write_flag_b -3 0 41000(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_nmram_write_a -3 0 41001(_arch(_uni((i 2))))))
		(_sig(_int i_nmram_write_b -3 0 41002(_arch(_uni((i 2))))))
		(_sig(_int i_indata_aclr_a -3 0 41004(_arch(_uni((i 2))))))
		(_sig(_int i_address_aclr_a -3 0 41005(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_wrcontrol_aclr_a -3 0 41006(_arch(_uni((i 2))))))
		(_sig(_int i_indata_aclr_b -3 0 41007(_arch(_uni((i 2))))))
		(_sig(_int i_address_aclr_b -3 0 41008(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_wrcontrol_aclr_b -3 0 41009(_arch(_uni((i 2))))))
		(_sig(_int i_outdata_aclr_a -3 0 41010(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_outdata_aclr_b -3 0 41011(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_rdcontrol_aclr_b -3 0 41012(_arch(_uni((i 2))))))
		(_sig(_int i_byteena_aclr_a -3 0 41013(_arch(_uni((i 2))))))
		(_sig(_int i_byteena_aclr_b -3 0 41014(_arch(_uni((i 2))))))
		(_sig(_int good_to_go_a -3 0 41016(_arch(_uni((i 2))))))
		(_sig(_int good_to_go_b -3 0 41017(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_core_clocken_a -3 0 41019(_arch(_uni((i 3))))))
		(_sig(_int i_core_clocken_b -3 0 41020(_arch(_uni((i 3))))))
		(_sig(_int i_core_clocken_b0 -3 0 41021(_arch(_uni((i 3))))))
		(_sig(_int i_core_clocken_b1 -3 0 41022(_arch(_uni((i 3))))))
		(_sig(_int i_inclocken0 -3 0 41023(_arch(_uni((i 2))))))
		(_sig(_int i_input_clocken_b -3 0 41024(_arch(_uni((i 2))))))
		(_sig(_int i_outdata_clken_b -3 0 41025(_arch(_uni((i 2))))))
		(_sig(_int i_outdata_clken_a -3 0 41026(_arch(_uni((i 2))))))
		(_sig(_int i_outlatch_clken_a -3 0 41027(_arch(_uni((i 3))))))
		(_sig(_int i_outlatch_clken_b -3 0 41028(_arch(_uni((i 3))))))
		(_sig(_int i_core_clocken_a_reg -3 0 41029(_arch(_uni((i 2))))))
		(_sig(_int i_core_clocken_b_reg -3 0 41030(_arch(_uni((i 2))))))
		(_sig(_int default_val -3 0 41032(_arch(_uni((i 2))))))
		(_sig(_int i_data_zero_a 68 0 41034(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_data_zero_b 69 0 41035(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_data_ones_a 68 0 41036(_arch(_uni((_others(i 3)))))))
		(_sig(_int i_data_ones_b 69 0 41037(_arch(_uni((_others(i 3)))))))
		(_sig(_int same_clock_pulse0 -3 0 41039(_arch(_uni((i 2))))))
		(_sig(_int same_clock_pulse1 -3 0 41040(_arch(_uni((i 2))))))
		(_sig(_int i_force_reread_a -3 0 41041(_arch(_uni((i 2))))))
		(_sig(_int i_force_reread_a1 -3 0 41042(_arch(_uni((i 2))))))
		(_sig(_int i_force_reread_b -3 0 41043(_arch(_uni((i 2))))))
		(_sig(_int i_force_reread_b1 -3 0 41044(_arch(_uni((i 2))))))
		(_sig(_int i_force_reread_signal_a -3 0 41045(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_force_reread_signal_b -3 0 41046(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_good_to_write_a -3 0 41048(_arch(_uni((i 3))))))
		(_sig(_int i_good_to_write_b -3 0 41049(_arch(_uni((i 3))))))
		(_var(_int j -1 0 41771(_prcs 2((i 0)))))
		(_var(_int port_a_bit_count_low -1 0 41772(_prcs 2((i 0)))))
		(_var(_int port_a_bit_count_high -1 0 41773(_prcs 2((i 0)))))
		(_var(_int port_b_bit_count_low -1 0 41774(_prcs 2((i 0)))))
		(_var(_int port_b_bit_count_high -1 0 41775(_prcs 2((i 0)))))
		(_var(_int i_byteena_count -1 0 41776(_prcs 2((i 0)))))
		(_var(_int m_mem_data_a 49 0 41777(_prcs 2)))
		(_var(_int m_mem_data_b 51 0 41778(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~133 0 41779(_array -3((_dto c 228 i 0)))))
		(_var(_int m_temp_wa 72 0 41779(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~135 0 41780(_array -3((_dto c 229 i 0)))))
		(_var(_int m_temp_wa2 73 0 41780(_prcs 2((_others(i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~137 0 41781(_array -3((_dto c 230 i 0)))))
		(_var(_int m_temp_wa3 74 0 41781(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~139 0 41782(_array -3((_dto c 231 i 0)))))
		(_var(_int m_temp_wb 75 0 41782(_prcs 2)))
		(_var(_int m_temp_wb2 -3 0 41783(_prcs 2)))
		(_var(_int m_init_file_b_port -4 0 41784(_prcs 2((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1311 0 41785(_array -3((_dto c 232 i 0)))))
		(_var(_int m_temp_wb3 76 0 41785(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~1313 0 41786(_array -3((_dto c 233 i 0)))))
		(_var(_int m_current_written_data_b 77 0 41786(_prcs 2)))
		(_var(_int m_address_a -1 0 41788(_prcs 2((i 0)))))
		(_var(_int m_address_b -1 0 41789(_prcs 2((i 0)))))
		(_var(_int m_original_address_a -1 0 41790(_prcs 2((i 0)))))
		(_var(_int m_data_write_time_a -10 0 41791(_prcs 2((ps 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1315 0 41792(_array -3((_dto c 234 i 0)))))
		(_var(_int m_q_tmp2_a 78 0 41792(_prcs 2)))
		(_var(_int write_by_a -1 0 41793(_prcs 2((i 0)))))
		(_var(_int prev_write_by_a -1 0 41794(_prcs 2((i 0)))))
		(_var(_int write_by_b -1 0 41796(_prcs 2((i 0)))))
		(_var(_int prev_write_by_b -1 0 41797(_prcs 2((i 0)))))
		(_var(_int ctime -10 0 41799(_prcs 2((ps 0)))))
		(_var(_int reread_a -4 0 41800(_prcs 2((i 0)))))
		(_var(_int reread_b -4 0 41801(_prcs 2((i 0)))))
		(_var(_int last_read_a_event -4 0 41802(_prcs 2((i 0)))))
		(_var(_int last_read_b_event -4 0 41803(_prcs 2((i 0)))))
		(_var(_int need_init_var -4 0 41804(_prcs 2((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1317 0 41805(_array -3((_dto c 235 i 0)))))
		(_var(_int m_current_written_data_a 79 0 41805(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1319 0 41806(_array -3((_dto c 236 i 0)))))
		(_var(_int m_original_data_a 80 0 41806(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~1321 0 41807(_array -3((_dto c 237 i 0)))))
		(_var(_int m_original_data_b 81 0 41807(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1323 0 41808(_array -3((_dto c 238 i 0)))))
		(_var(_int m_data_a_x 82 0 41808(_prcs 2((_others(i 1))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~1325 0 41809(_array -3((_dto c 239 i 0)))))
		(_var(_int m_data_b_x 83 0 41809(_prcs 2((_others(i 1))))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1342 0 42475(_array -3((_dto c 240 i 0)))))
		(_var(_int m_byteena_mask_reg_a 84 0 42475(_prcs 3)))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1344 0 42476(_array -3((_dto c 241 i 0)))))
		(_var(_int m_byteena_mask_reg_a_out 85 0 42476(_prcs 3)))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1346 0 42477(_array -3((_dto c 242 i 0)))))
		(_var(_int m_byteena_mask_reg_a_x 86 0 42477(_prcs 3((_others(i 2))))))
		(_var(_int m_indata_reg_aclr_a -3 0 42478(_prcs 3((i 2)))))
		(_var(_int m_wren_reg_aclr_a -3 0 42479(_prcs 3((i 2)))))
		(_var(_int m_byteena_reg_aclr_a -3 0 42480(_prcs 3((i 2)))))
		(_var(_int m_address_reg_aclr_a -3 0 42481(_prcs 3((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1348 0 42482(_array -3((_dto c 243 i 0)))))
		(_var(_int m_byteena_mask_reg_a_out_b 87 0 42482(_prcs 3)))
		(_var(_int need_init_var -4 0 42483(_prcs 3((i 1)))))
		(_var(_int i_force_reread_a1_flag -3 0 42982(_prcs 4((i 2)))))
		(_var(_int i_address_aclr_a_flag -3 0 43026(_prcs 5((i 2)))))
		(_var(_int i_force_reread_b1_flag -3 0 43077(_prcs 6((i 2)))))
		(_var(_int m_address_a -1 0 43078(_prcs 6((i 0)))))
		(_var(_int m_address_b -1 0 43079(_prcs 6((i 0)))))
		(_var(_int i_address_aclr_b_flag -3 0 43161(_prcs 7((i 2)))))
		(_var(_int m_address_a -1 0 43162(_prcs 7((i 0)))))
		(_var(_int m_address_b -1 0 43163(_prcs 7((i 0)))))
		(_prcs
			(line__41056(_arch 0 0 41056(_prcs(_mon))))
			(line__41486(_arch 1 0 41486(_prcs(_simple)(_trgt(94)(95))(_sens(8)(9)))))
			(MEMORY(_arch 61 0 41769(_prcs(_simple)(_trgt(27)(33)(37)(38)(39))(_sens(54)(55)(56)(57)(58)(59)(60)(61)(89))(_mon)(_read(8)(14)(15)(23)(24)(40)(41)(42)(43)(44)(46)(47)(48)(49)(50)(51)(52)(53)(64)(65)(66)(67)(68)(69)(73)(74)(77)(78)(81)(82)(87)(88)(90)(91)(92)(93)(94)(95)(102)(103)))))
			(line__42474(_arch 62 0 42474(_prcs(_simple)(_trgt(23)(40)(42)(44)(46)(48)(50)(52)(54)(60)(62)(75)(87)(100)(103))(_sens(8))(_read(0)(2)(4)(6)(10)(12)(16)(18)(50)(54)(60)(62)(64)(65)(66)(73)(77)(85)(96)(97)(100)))))
			(line__42981(_arch 69 0 42981(_prcs(_simple)(_trgt(26)(96)(97))(_sens(27)(65)(70)(75)(89)(100))(_read(96)))))
			(line__43025(_arch 70 0 43025(_prcs(_simple)(_trgt(25))(_sens(8)(9)(52)(65)(70))(_read(26)(77)(84)))))
			(line__43074(_arch 74 0 43074(_prcs(_simple)(_trgt(32)(98)(99))(_sens(24)(33)(39)(45)(48)(49)(50)(51)(53)(68)(71)(76)(78)(89)(101))(_mon)(_read(38)(77)(98)))))
			(line__43160(_arch 75 0 43160(_prcs(_simple)(_trgt(31)(34))(_sens(8)(9)(53)(68)(71))(_mon)(_read(32)(34)(38)(48)(49)(50)(77)(78)(83)))))
			(line__43214(_arch 76 0 43214(_prcs(_simple)(_trgt(35))(_sens(8)(9)(71))(_read(31)(83)))))
			(line__43257(_arch 82 0 43257(_assignment(_trgt(22)))))
		)
		(_subprogram
			(_int read_my_memory 83 0 40001(_ent(_proc)))
			(_int is_lutram 84 0 40712(_arch(_func -4 -7)))
			(_int get_write_mode 85 0 40721(_arch(_func)))
			(_int get_read_operation 86 0 40732(_arch(_func)))
			(_int get_write_operation 87 0 40751(_arch(_func)))
			(_int check_simultaneous 88 0 40769(_arch(_func)))
			(_int get_ram_block_type 89 0 40784(_arch(_func)))
			(_int get_byte_size 90 0 40812(_arch(_func)))
			(_int get_write_edge 91 0 40831(_arch(_func)))
			(_int get_numwords 92 0 40845(_arch(_func)))
			(_int is_lutram_single_port_fast_read 93 0 40854(_arch(_func)))
			(_int is_lutram_dual_port_fast_read 94 0 40865(_arch(_func)))
			(_int get_rden_reg_initial_value 95 0 40879(_arch(_func -3 -7)))
			(_int get_byteena_reg_initial_value 96 0 40888(_arch(_func -3 -7)))
			(_ext READLINE(2 0))
			(_ext SHRINK_LINE(3 7))
			(_ext READ(2 13))
			(_ext READ(2 14))
			(_ext FEATURE_FAMILY_STRATIX10(5 54))
			(_ext ALPHA_TOLOWER(3 6))
			(_ext INT_TO_STR_RAM(3 0))
			(_ext HEX_STR_TO_INT(3 2))
			(_ext BIN_STR_TO_INT(3 3))
			(_ext INT_STR_TO_INT(3 5))
			(_ext OCT_STR_TO_INT(3 4))
			(_ext FEATURE_FAMILY_CYCLONE(5 29))
			(_ext FEATURE_FAMILY_CYCLONEII(5 45))
			(_ext FEATURE_FAMILY_HAS_STRATIXV_STYLE_RAM(5 64))
			(_ext FEATURE_FAMILY_ARRIAV(5 52))
			(_ext FEATURE_FAMILY_STRATIXV(5 33))
			(_ext FEATURE_FAMILY_ARRIA10(5 34))
			(_ext FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM(5 70))
			(_ext FEATURE_FAMILY_STRATIXIII(5 31))
			(_ext FEATURE_FAMILY_STRATIX(5 42))
			(_ext FEATURE_FAMILY_BASE_STRATIXII(5 55))
			(_ext FEATURE_FAMILY_BASE_CYCLONEII(5 57))
			(_ext FEATURE_FAMILY_HARDCOPYII(5 41))
			(_ext FEATURE_FAMILY_HARDCOPYIII(5 49))
			(_ext FEATURE_FAMILY_HARDCOPYIV(5 50))
			(_ext FEATURE_FAMILY_CYCLONEIII(5 39))
			(_ext FEATURE_FAMILY_BASE_STRATIXIII(5 60))
			(_ext FEATURE_FAMILY_HAS_STRATIXI_STYLE_RAM(5 68))
			(_ext FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM(5 69))
			(_ext FEATURE_FAMILY_HAS_LUTRAM(5 67))
			(_ext FEATURE_FAMILY_HAS_M512(5 66))
			(_ext FEATURE_FAMILY_HAS_MEGARAM(5 65))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_split (39)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(.(ALTERA_COMMON_CONVERSION))(ieee(std_logic_arith))(.(ALTERA_DEVICE_FAMILIES))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1869771333 1629502066 2037609580 1634886510 1752572013 1931504740 1819635049 1869182049 1869422702 543974756 1679848297 1701998693 1702125923 1868963940 1951604850 1769234802 808525944 2003726112 1935962721 1835099680 779709545 1936607520 1953390964 1702125929 1953259808 1600221797 1668184435 544039282 544370534 1818519670 1835627296 1952541813 544108393)
		(1229211970 1430544210 1348422721 5526095)
		(1196312915 1348420940 5526095)
		(1279350084 1380929631 84)
		(5066578)
		(1869771333 1310734962 1629516911 1818326560 1864393833 1634887024 1852795252 1685024032 11877)
		(4928589)
		(842085709)
		(1196573004 69)
		(1095189837 5062994)
		(1095904589 77)
		(1330926913)
		(4929869)
		(875835725 75)
		(1261449805)
		(1261449549)
		(1869771333 1377843826 1113541953 1262702412 1348031583 1634213957 1851859059 1986947360 1684630625 1818326560 3040629)
		(1852989783 979857001 1296126496 1869373984 1948281699 543518841 1629516649 1836413811 1629512805 8307)
		(1414418244 1380008799 69)
		(1397641027 1229017684 1598309710 1414418244 1380008799 69)
		(1598311503 1096040772)
		(1599554894 1096040772)
		(1869771333 1226848882 1818326638 1981834345 1702194273 1919903264 1095062048 1430544196 1196312914 1230133087 1298089300 1598374991 1163413837 1330667332 542331986 1634886000 1702126957 1226845810 1634214004 1869881459 543515168 1598311503 1096040772 544370464 1414418244 1380008799 1919885381 1313817376 1095914579 1145392713 1313817695 1094934356 1864385874 1162748018 1094999895 16724)
		(1852989783 979857001 1095062048 1430544196 1196312914 1230133087 1298089300 1598374991 1163413837 1330667332 542331986 1629516649 1836413811 1629512805 8307)
		(1398099541 17477)
		(1869771333 1293957746 1296126509 1869373984 1948281699 543518841 1936027492 544483182 1886418291 544502383 543516788 543519605 1629513327 1852383342 1634301033 1635412332 1852795252 1818846752 101)
		(1869771333 1109408370 1598379097 1163544915 1935763488 544175136 1696621922 1701344361 540549234 958427759)
		(1869771333 1109408370 1598379097 1163544915 1935763488 544175136 1696621922 1701344361 741417074 539767328 941632564 544370464 57)
		(1869771333 1109408370 1598379097 1163544915 1935763488 544175136 1696621922 1701344361 741679218 539768864 1919885369 3158304)
		(1869771333 1226848882 1818326638 1981834345 1702194273 1919903264 1145657120 1096763476 1918988320 1952804193 29285)
		(1869771333 1226848882 1818326638 1981834345 1702194273 1919903264 1145657120 1113540692 1918988320 1952804193 29285)
		(1869771333 1226848882 1818326638 1981834345 1702194273 1919903264 1145657120 1145129044 1881162079 1835102817 1919251557)
		(1869771333 1226848882 1818326638 1981834345 1702194273 1919903264 1145657120 1145129044 1881162335 1835102817 1919251557)
		(1869771333 1377843826 1830833487 543515759 1936027492 1953459744 1886745376 1953656688 1835102752 1869374047 1952410467 543518841 760029245 5062994)
		(1162760014)
		(1986356256 543515497 1768776038 1679849836 544433519 544501614 1886418291 544502383 1919705953 1734964000 543973742 1763733103 1953853550 1919905824 539915124 543516756 1919705953 544175136 1970302569 1869619316 544437362 1819044215 543515168 1869506409 778331506)
		(1852989783 979857001 32)
		(1599554894 1096040772 1599032927 1598374478 1145128274)
		(1986356256 543515497 1768776038 539785580 1830843497 1952999273 1969316640 1763730803 1919902574 1952671090 1751474720 1869182561 1818325621 1835627296 1952541813 544108393 1970496882 29804)
		(1818326560 1713399157 1914729071 1600414053 1769108836 2002741102 1702127986 1685024095 1869635429 1633645682 544434464 544501614 1886418291 1702130287 1852383332 32)
		(1818326560 1713399157 1914729071 1600414053 1769108836 2002741102 1702127986 1685024095 1869635429 1650422898 544434464 544501614 1886418291 1702130287 1852383332 32)
		(1701867296 1769234802 1830841967 6644847)
		(1835102752 1869373984 1948281699 543518841 2125417)
		(1986356256 543515497 1768776038 1713404268 2126447)
		(1869771333 2112114)
		(1852989783 543649385 1701978170 1683973217 1852404341 1920425831 1600484457 1701080941 2020175199 1885299813 1937011311 1851876128 544501614 1931502946 1948284005 1329799279 1381258062 1162758465 1329880900 1130320974 541413953 544370534 762212206 1381258572 1914719553 1646292321 1801678700 1887007776 1411395173 544434536 1819044215 1969316640 1763730803 1919902574 1952671090 1835627296 1952541813 544108393 1970496882 3044460)
		(1852989783 543649385 1701978170 1683973217 1852404341 1920425831 1600484457 1701080941 2020175199 1885299813 1937011311 1851876128 544501614 1931502946 1948284005 1162748015 1094999895 1713389908 1847620207 1278045807 1095914581 1634869325 1818370157 543908719 1701869940 1750343726 1998615401 543976553 1937072483 1852383333 1920102243 544498533 1970104691 1769234796 1914728047 1819636581 11892)
		(1129270339 12363)
		(1701867296 1769234802 1830841967 543515759 1852139639 1953853216 544503152 1768383858 1919251571 1918967923 1869488229 1818435700 1701536623 2036473956 1869374240 540044131 544370534 1601003890 1668246626 2037669739 1277191536 1095914581 77)
		(1852989783 979857001 1818318368 1713399157 1914729071 1600414053 1769108836 2002741102 1702127986 1685024095 1768775525 1600415096 1953656688 1936269427 1953459744 1852794912 1701999983 1852383332 32)
		(1869771333 1277180530 1095914581 1095901261 1818370125 543908719 1701869940 1701798944 1869488243 1970479220 1919905904 1229070452 1599228228 1279350084 1380929631 1886330964 1952543333 544108393 1701080941)
		(1986356256 543515497 1768776038 539916652 543516756 1919705953 544175136 1635017060 1914724703 1936287589 1936876916 1818851104 1700929644 1852270880 1684370031 46)
		(1970037110 1868963941 1852383346 1635017060 1818452319 543252338 1847620457 1931506799 1869639797 1684370546 544106784)
		(1852989783 543649385 8250)
		(1818326560 1713399157 1998615151 1852793714 1819243124 1818452319 543252338 1847620457 1931506799 1869639797 1684370546 544106784)
		(1818326560 1713399157 1646293615 1701147769 1633640814 1601334371 1936269409 1953459744 1886745376 1953656688 1763730533 8302)
		(1818326560 1713399157 1629516399 1701995620 1633645427 1601334371 1936269409 1953459744 1886745376 1953656688 1713398885 1998615151 1702127986 1919905824 1852383348 32)
		(1818326560 1713399157 1763734127 1952539758 1667325793 1650422380 544434464 544501614 1886418291 1702130287 1852383332 32)
		(1818326560 1713399157 1914729071 1852793700 1819243124 1818452319 543317874 1847620457 1931506799 1869639797 1684370546 544106784)
		(1818326560 1713399157 1998615151 1852793714 1819243124 1818452319 543317874 1847620457 1931506799 1869639797 1684370546 544106784)
		(1818326560 1713399157 1646293615 1701147769 1633640814 1601334371 1936269410 1953459744 1886745376 1953656688 1763730533 8302)
		(1818326560 1713399157 1629516399 1701995620 1633645427 1601334371 1936269410 1953459744 1886745376 1953656688 1713398885 1998615151 1702127986 1919905824 1852383348 32)
		(1701345056 1701978222 1683973217 1852404341 1920425831 1600484457 1701080941 2020175199 1885299813 1937011311 544434464 544499059 1327525748 1147094092 4281409)
		(1852989783 543649385 1667309626 1931506284 1634625385 1868963948 1684086898 1936028260 543317875 1763734377 1919905383 1713398885 1377858159 1646284097 1801678700 1887007776 8293)
		(1598378837 1431326281 1279483732 5129547)
		(1986356256 543515497 1768776038 539916652 1998615625 543976553 1931502946 1948284005 1868963951 2003790956 1869374240 1700752227 1818386798 1852399461 1601467760 1635131489 778401132)
		(1852989783 979857001 1869374240 1700752227 1818386798 1868783461 1633641842 1818326560 1830839669 544502645 656434530 1598378837 1431326281 1279483732 659440971 544370464 1701667187 544432416 1668246627 1852137323 1701601889 1886284127 1633645685 544106784)
		(1986356256 543515497 1768776038 539916652 1998615625 543976553 1931502946 1948284005 1868963951 2003790956 1869374240 1700752227 1818386798 1852399461 1601467760 1635131490 778401132)
		(1852989783 979857001 1869374240 1700752227 1818386798 1868783461 1650419058 1818326560 1830839669 544502645 656434530 1598378837 1431326281 1279483732 659440971 544370464 1701667187 544432416 1668246627 1852137323 1701601889 1886284127 1650422901 544106784)
		(1163152449 1413566034 69)
		(1869771333 1092631154 1380275276 1163149646 1818326560 1713399157 1663070831 1801678700 1634624863 1600482402 1970302569 543252340 1847620457 1931506799 1869639797 1684370546 544106784)
		(1869771333 1092631154 1380275276 1163149646 1818326560 1713399157 1663070831 1801678700 1634624863 1600482402 1970302569 543317876 1847620457 1931506799 1869639797 1684370546 544106784)
		(1163219540)
		(1701867296 1769234802 1830841967 778396783)
		(1986356256 543515497 1768776038 1763735916 8302)
		(1835102752 1869373984 1948281699 543518841 544370534)
		(1818326560 1713399157 1696625263 1818386798 1667587941 1936269411 1953459744 1886745376 1953656688 1763730533 8302)
		(1835102752 1869373984 1948281699 778399865)
		(1818326560 1713399157 1696625263 1885299555 1818587241 1600482921 1734440051 1852137317 1701601889 1936269412 1953459744 1886745376 1953656688 1763730533 8302)
		(1163021909 1414744391 1145393733)
		(11808)
		(544434464 544501614 1886418291 1702130287 1752637540 1864396389 1970304117 1701994356 543317863 1931506537 1948284005 8303)
		(1818326560 1713399157 1696625263 1885299555 1818587241 1600482921 1734440051 1852137317 1701601889 1936269412 1953459744 1886745376 1953656688 1998611557 544105832 1650552421 1700750700 1763730275 1702043763 1869881460 32)
		(1869771333 540680306 541279045 1847620457 1931506799 1869639797 1684370546 1919903264 1634038304 1700932964 1701998438 1769109293 1830839668 778396783)
		(1869771333 1461729906 1601070450 1633886305 1953459822 1986095136 1818435685 544366949 1931505257 1818717801 1869619301 1830843506 543515759 544370534 842085709 1869373984 27491)
		(1869771333 1411398258 1818326127 1836412448 544367970 1646290543 544437353 1881171567 544502383 1851859009 1869619300 1109423218 1869116192 543452277 1948280162 1931502952 543518049 544370534 1818326372 1919905824 1869422708 25956)
		(1869771333 1914714738 1601070436 1633886306 1953459822 1986095136 1818435685 544366949 1931505257 1819307369 1969496165 1881173089 544502383 1701080941 1919903264 825576736 1818370098 7037807)
		(1869771333 1411398258 1818326127 1836412448 544367970 1646290543 544437353 1881171567 544502383 1851859009 1869619300 1109423218 1869116192 543452277 1948280162 1931502952 543518049 544370534 1768188258 1969496178 1881173089 544502383 1701080941)
		(1869771333 1293957746 540160309 1668246626 2037653611 1679844720 1853056367 1931506727 1869639797 1646294130 1919509609 1635083296 1869422700 25956)
		(1869771333 1293957746 1296126509 1701798944 1948741235 1886745376 1953656688 1145851680 1413563487 1635131457 543520108 544370534 1145128274 1381319775 1598508617 1414091351 1330470725 1298089284 1145395273 1380929631 1881166676 1835102817 1919251557)
		(1095784770 21331)
		(1986356256 543515497 1768776038 31084)
		(1869771333 1109408370 1396789337 1635131475 543520108 544370534 1129270339 1313169227 1162625601 1347307871 1096766549 544434464 544501614 1886418291 1702130287 1852383332 32)
		(1869771333 1109408370 1396789337 1635131475 543520108 544370534 1129270339 1313169227 1162625601 1414877023 1599362384 1936269377 1953459744 1886745376 1953656688 1763730533 8302)
		(1869771333 1109408370 1396789337 1635131475 543520108 544370534 1129270339 1313169227 1162625601 1347307871 1113543765 544434464 544501614 1886418291 1702130287 1852383332 32)
		(1869771333 1109408370 1396789337 1635131475 543520108 544370534 1129270339 1313169227 1162625601 1414877023 1599362384 1936269378 1953459744 1886745376 1953656688 1763730533 8302)
		(4605519)
		(20047)
		(1869771333 1226848882 1734700140 1881173089 1835102817 1919251557 1818326560 1713399157 1763734127 1701605485 1953391981 1601071455 7562604)
		(1869771333 1293957746 540160309 1914729313 1650421089 1801678700 1887007839 1936269413 1953459744 1886745376 1953656688 1763730533 8302)
		(1869771333 1293957746 1380009797 1629506881 1634869363 1818386285 1600873327 1701869940 544434464 544501614 1886418291 1702130287 1852383332 32)
		(1129270339 12619)
		(1818326560 1713399157 1864397423 1633973365 1918853492 1633642341 544434464 544501614 1886418291 1702130287 11876)
		(1818326560 1713399157 1629516399 1701995620 1918858099 1650419557 544434464 544501614 1886418291 1702130287 11876)
		(1818326560 1713399157 1864397423 1633973365 1918853492 1650419557 544434464 544501614 1886418291 1702130287 11876)
		(1818326560 1713399157 1914729071 1852793700 1819243124 1734701663 1763730015 1869488243 1970479220 1919905904 778331508)
		(1818326560 1713399157 1763734127 1952539758 1701994337 543317863 1847620457 1931506799 1869639797 1684370546 46)
		(1818326560 1713399157 1998615151 1852793714 1819243124 1634891615 1701995620 1918858099 1650419557 544434464 544501614 1886418291 1702130287 11876)
		(1818326560 1713399157 1646293615 1701147769 1918853486 1650419557 544434464 544501614 1886418291 1702130287 11876)
		(())
		(1414680400 16735)
		(1414680400 16991)
		(1599554894 1096040772 1414092639 1112432456 1163026245 17473)
		(1919181889 544437093 1852403568 543450484 1881175137 544502383 1936269377 1953853216 543584032 1853189986 2105700)
		(1095060547 12370)
		(1095060547 12626)
		(1297239886 19521)
		(1919181889 544437093 1852403568 543450484 1881175137 544502383 1936269378 1953853216 543584032 1853189986 2105700)
		(2019911726)
		(33686018 33686018)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 2192481)
		(1852394587 8293)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 539063393)
		(12336)
		(12592)
		(12848)
		(13104)
		(13360)
		(13616)
		(1428175453 1818386798 1869881445 1768843552 1818323316 1684372073 1835363616 544830063 1752459639 1768453152 1633951859 1914724724 1919902565 1769152612 543515502 543516788 1667592307 1701406313 1684086884 1936028260 1936269427 1953853216 543584032 1768710518 1684086884 1936028260 1634869363 560293742)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 1713402977 1914729071 1919902565 2037653604 807429488 2105650)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 1713402977 1914729071 1919902565 2037653604 807429488 2105651)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 1713402977 1914729071 1919902565 2037653604 807429488 2105652)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 1713402977 1914729071 1919902565 2037653604 807429488 2105653)
		(1816738397 1634166124 1701978220 1685221219 1887007776 1852383333 1953384736 1210084453 1176533093 560295017 32)
		(1749236317 1936417637 1763732853 1768759411 1852404595 2105703)
		(1850292829 1920102243 544498533 1667590243 1836413803 33)
		(1718185262)
		(33686018 33686018)
		(6581861)
		(4476485)
		(6581829)
		(7890280)
		(7235938)
		(6514020)
		(7564917)
		(7627631)
		(1970499157 1919905904 543450484 1919181921 1601401701 1768186226 8568)
		(33686019 2)
		(515)
		(33751555)
		(33686019)
		(1970499157 1919905904 543450484 1635017060 1684107871 2193513)
		(1952737655 104)
		(1953523044 104)
		(1635017060 1684107871 30825)
		(1919181921 1601401701 1768186226 120)
		(1953394531 7630437)
		(1768383842 110)
		(541477197 1953394531 1936615777 1819044128 1818322789 1634231072 1952670066 29285)
		(8489)
		(1970499157 1919905904 543450484 1869440365 1763735922 1769236846 2053729377 1869182049 1768300654 1948280172 543518841 40)
		(1381258572 19777)
		(1111575629)
		(65)
		(1397506374 69)
		(66)
	)
	(_model . translated 244 -1)
)
V 000049 55 29035         1711853938222 behavior
(_unit VHDL(alt3pram 0 43324(behavior 0 43375))
	(_version vef)
	(_time 1711853938223 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 989ac897c3cec88b9b9aca9f8ac2c89ecc9e999ecb9f9c)
	(_coverage d)
	(_ent
		(_time 1711853938131)
	)
	(_comp
		(altsyncram
			(_object
				(_type(_int ~STRING~1318 0 43626(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int operation_mode 62 0 43626(_ent(_string \"SINGLE_PORT"\))))
				(_gen(_int width_a -1 0 43627(_ent((i 8)))))
				(_gen(_int widthad_a -1 0 43628(_ent((i 2)))))
				(_gen(_int numwords_a -1 0 43629(_ent((i 4)))))
				(_type(_int ~STRING~1319 0 43630(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int address_aclr_a 63 0 43630(_ent(_string \"NONE"\))))
				(_type(_int ~STRING~1320 0 43631(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int indata_aclr_a 64 0 43631(_ent(_string \"CLEAR0"\))))
				(_type(_int ~STRING~1321 0 43632(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int wrcontrol_aclr_a 65 0 43632(_ent(_string \"NONE"\))))
				(_gen(_int width_b -1 0 43633(_ent((i 8)))))
				(_gen(_int widthad_b -1 0 43634(_ent((i 4)))))
				(_gen(_int numwords_b -1 0 43635(_ent((i 4)))))
				(_type(_int ~STRING~1322 0 43636(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int rdcontrol_reg_b 66 0 43636(_ent(_string \"CLOCK1"\))))
				(_type(_int ~STRING~1323 0 43637(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int address_reg_b 67 0 43637(_ent(_string \"CLOCK1"\))))
				(_type(_int ~STRING~1324 0 43638(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int outdata_reg_b 68 0 43638(_ent(_string \"UNREGISTERED"\))))
				(_type(_int ~STRING~1325 0 43639(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int outdata_aclr_b 69 0 43639(_ent(_string \"NONE"\))))
				(_type(_int ~STRING~1326 0 43640(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int rdcontrol_aclr_b 70 0 43640(_ent(_string \"NONE"\))))
				(_type(_int ~STRING~1327 0 43641(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int address_aclr_b 71 0 43641(_ent(_string \"NONE"\))))
				(_type(_int ~STRING~1328 0 43642(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int read_during_write_mode_mixed_ports 72 0 43642(_ent(_code 33))))
				(_type(_int ~STRING~1329 0 43643(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int ram_block_type 73 0 43643(_ent(_string \"AUTO"\))))
				(_type(_int ~STRING~1330 0 43644(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int init_file 74 0 43644(_ent(_string \"UNUSED"\))))
				(_type(_int ~STRING~1331 0 43645(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int init_file_layout 75 0 43645(_ent(_string \"UNUSED"\))))
				(_gen(_int maximum_depth -3 0 43646(_ent((i 0)))))
				(_type(_int ~STRING~1332 0 43647(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int intended_device_family 76 0 43647(_ent(_string \"Stratix"\))))
				(_port(_int wren_a -4 0 43649(_ent (_in((i 2))))))
				(_port(_int rden_b -4 0 43650(_ent (_in((i 3))))))
				(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~13 0 43651(_array -4((_dto c 34 i 0)))))
				(_port(_int data_a 77 0 43651(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{widthad_a-1~downto~0}~13 0 43652(_array -4((_dto c 35 i 0)))))
				(_port(_int address_a 78 0 43652(_ent (_in((_others(i 2)))))))
				(_type(_int ~STD_LOGIC_VECTOR{widthad_b-1~downto~0}~13 0 43653(_array -4((_dto c 36 i 0)))))
				(_port(_int address_b 79 0 43653(_ent (_in((_others(i 2)))))))
				(_port(_int clock0 -4 0 43654(_ent (_in((i 3))))))
				(_port(_int clock1 -4 0 43655(_ent (_in((i 3))))))
				(_port(_int clocken0 -4 0 43656(_ent (_in((i 3))))))
				(_port(_int clocken1 -4 0 43657(_ent (_in((i 3))))))
				(_port(_int aclr0 -4 0 43658(_ent (_in((i 2))))))
				(_type(_int ~STD_LOGIC_VECTOR{width_a-1~downto~0}~1334 0 43659(_array -4((_dto c 37 i 0)))))
				(_port(_int q_a 80 0 43659(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{width_b-1~downto~0}~13 0 43660(_array -4((_dto c 38 i 0)))))
				(_port(_int q_b 81 0 43660(_ent (_out))))
			)
		)
	)
	(_generate STRATIX_DUALPORT_RAM0 0 43672(_if 39)
		(_inst U0 0 43674(_comp altsyncram)
			(_gen
				((operation_mode)(_string \"DUAL_PORT"\))
				((width_a)(_code 40))
				((widthad_a)(_code 41))
				((numwords_a)(_code 42))
				((address_aclr_a)(_code 43))
				((indata_aclr_a)(_code 44))
				((wrcontrol_aclr_a)(_code 45))
				((width_b)(_code 46))
				((widthad_b)(_code 47))
				((numwords_b)(_code 48))
				((rdcontrol_reg_b)(_code 49))
				((address_reg_b)(_code 50))
				((outdata_reg_b)(_code 51))
				((outdata_aclr_b)(_code 52))
				((rdcontrol_aclr_b)(_code 53))
				((address_aclr_b)(_code 54))
				((read_during_write_mode_mixed_ports)(_code 55))
				((ram_block_type)(_code 56))
				((init_file)(_code 57))
				((init_file_layout)(_string \"PORT_B"\))
				((maximum_depth)(_code 58))
				((intended_device_family)(_code 59))
			)
			(_port
				((wren_a)(wren))
				((rden_b)(rden_a))
				((data_a)(data))
				((address_a)(wraddress))
				((address_b)(rdaddress_a))
				((clock0)(inclock))
				((clock1)(outclock))
				((clocken0)(inclocken))
				((clocken1)(outclocken))
				((aclr0)(aclr))
				((q_a)(unused_port0))
				((q_b)(iqa_stratix))
			)
			(_use(_ent . altsyncram)
				(_gen
					((width_a)(_code 60))
					((widthad_a)(_code 61))
					((numwords_a)(_code 62))
					((address_aclr_a)(_code 63))
					((indata_aclr_a)(_code 64))
					((wrcontrol_aclr_a)(_code 65))
					((width_b)(_code 66))
					((widthad_b)(_code 67))
					((numwords_b)(_code 68))
					((rdcontrol_reg_b)(_code 69))
					((address_reg_b)(_code 70))
					((outdata_reg_b)(_code 71))
					((outdata_aclr_b)(_code 72))
					((rdcontrol_aclr_b)(_code 73))
					((address_aclr_b)(_code 74))
					((operation_mode)(_string \"DUAL_PORT"\))
					((read_during_write_mode_mixed_ports)(_code 75))
					((ram_block_type)(_code 76))
					((init_file)(_code 77))
					((init_file_layout)(_string \"PORT_B"\))
					((maximum_depth)(_code 78))
					((intended_device_family)(_code 79))
				)
				(_port
					((wren_a)(wren_a))
					((wren_b)(_open))
					((rden_a)(_open))
					((rden_b)(rden_b))
					((data_a)(data_a))
					((data_b)(_open))
					((address_a)(address_a))
					((address_b)(address_b))
					((clock0)(clock0))
					((clock1)(clock1))
					((clocken0)(clocken0))
					((clocken1)(clocken1))
					((clocken2)(_open))
					((clocken3)(_open))
					((aclr0)(aclr0))
					((aclr1)(_open))
					((addressstall_a)(_open))
					((addressstall_b)(_open))
					((byteena_a)(_open))
					((byteena_b)(_open))
					((q_a)(q_a))
					((q_b)(q_b))
					((eccstatus)(_open))
				)
			)
		)
	)
	(_generate STRATIX_DUALPORT_RAM1 0 43713(_if 80)
		(_inst U1 0 43715(_comp altsyncram)
			(_gen
				((operation_mode)(_string \"DUAL_PORT"\))
				((width_a)(_code 81))
				((widthad_a)(_code 82))
				((numwords_a)(_code 83))
				((address_aclr_a)(_code 84))
				((indata_aclr_a)(_code 85))
				((wrcontrol_aclr_a)(_code 86))
				((width_b)(_code 87))
				((widthad_b)(_code 88))
				((numwords_b)(_code 89))
				((rdcontrol_reg_b)(_code 90))
				((address_reg_b)(_code 91))
				((outdata_reg_b)(_code 92))
				((outdata_aclr_b)(_code 93))
				((rdcontrol_aclr_b)(_code 94))
				((address_aclr_b)(_code 95))
				((read_during_write_mode_mixed_ports)(_code 96))
				((ram_block_type)(_code 97))
				((init_file)(_code 98))
				((init_file_layout)(_string \"PORT_B"\))
				((maximum_depth)(_code 99))
				((intended_device_family)(_code 100))
			)
			(_port
				((wren_a)(wren))
				((rden_b)(rden_b))
				((data_a)(data))
				((address_a)(wraddress))
				((address_b)(rdaddress_b))
				((clock0)(inclock))
				((clock1)(outclock))
				((clocken0)(inclocken))
				((clocken1)(outclocken))
				((aclr0)(aclr))
				((q_a)(unused_port1))
				((q_b)(iqb_stratix))
			)
			(_use(_ent . altsyncram)
				(_gen
					((width_a)(_code 101))
					((widthad_a)(_code 102))
					((numwords_a)(_code 103))
					((address_aclr_a)(_code 104))
					((indata_aclr_a)(_code 105))
					((wrcontrol_aclr_a)(_code 106))
					((width_b)(_code 107))
					((widthad_b)(_code 108))
					((numwords_b)(_code 109))
					((rdcontrol_reg_b)(_code 110))
					((address_reg_b)(_code 111))
					((outdata_reg_b)(_code 112))
					((outdata_aclr_b)(_code 113))
					((rdcontrol_aclr_b)(_code 114))
					((address_aclr_b)(_code 115))
					((operation_mode)(_string \"DUAL_PORT"\))
					((read_during_write_mode_mixed_ports)(_code 116))
					((ram_block_type)(_code 117))
					((init_file)(_code 118))
					((init_file_layout)(_string \"PORT_B"\))
					((maximum_depth)(_code 119))
					((intended_device_family)(_code 120))
				)
				(_port
					((wren_a)(wren_a))
					((wren_b)(_open))
					((rden_a)(_open))
					((rden_b)(rden_b))
					((data_a)(data_a))
					((data_b)(_open))
					((address_a)(address_a))
					((address_b)(address_b))
					((clock0)(clock0))
					((clock1)(clock1))
					((clocken0)(clocken0))
					((clocken1)(clocken1))
					((clocken2)(_open))
					((clocken3)(_open))
					((aclr0)(aclr0))
					((aclr1)(_open))
					((addressstall_a)(_open))
					((addressstall_b)(_open))
					((byteena_a)(_open))
					((byteena_b)(_open))
					((q_a)(q_a))
					((q_b)(q_b))
					((eccstatus)(_open))
				)
			)
		)
	)
	(_generate IFG1 0 43911(_if 121)
		(_object
			(_prcs
				(line__43912(_arch 7 0 43912(_prcs(_simple)(_trgt(27))(_sens(44)(11))(_read(4)(7)))))
			)
		)
	)
	(_generate IFG2 0 43924(_if 122)
		(_object
			(_prcs
				(line__43925(_arch 8 0 43925(_prcs(_simple)(_trgt(35))(_sens(44)(11))(_read(4)(5)))))
			)
		)
	)
	(_generate IFG3 0 43937(_if 123)
		(_object
			(_prcs
				(line__43938(_arch 9 0 43938(_prcs(_simple)(_trgt(27))(_sens(45)(11))(_read(7)(10)))))
			)
		)
	)
	(_generate IFG4 0 43950(_if 124)
		(_object
			(_prcs
				(line__43951(_arch 10 0 43951(_prcs(_simple)(_trgt(35))(_sens(45)(11))(_read(5)(10)))))
			)
		)
	)
	(_generate IFG5 0 43963(_if 125)
		(_object
			(_prcs
				(line__43964(_arch 11 0 43964(_prcs(_simple)(_trgt(29))(_sens(44)(11))(_read(4)(8)))))
			)
		)
	)
	(_generate IFG6 0 43976(_if 126)
		(_object
			(_prcs
				(line__43977(_arch 12 0 43977(_prcs(_simple)(_trgt(37))(_sens(44)(11))(_read(4)(6)))))
			)
		)
	)
	(_generate IFG7 0 43989(_if 127)
		(_object
			(_prcs
				(line__43990(_arch 13 0 43990(_prcs(_simple)(_trgt(29))(_sens(45)(11))(_read(8)(10)))))
			)
		)
	)
	(_generate IFG8 0 44002(_if 128)
		(_object
			(_prcs
				(line__44003(_arch 14 0 44003(_prcs(_simple)(_trgt(37))(_sens(45)(11))(_read(6)(10)))))
			)
		)
	)
	(_object
		(_gen(_int width -1 0 43326(_ent gms)))
		(_gen(_int widthad -1 0 43327(_ent gms)))
		(_gen(_int numwords -1 0 43328 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 43329(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_file 0 0 43329(_ent gms(_string \"UNUSED"\))))
		(_type(_int ~STRING~121 0 43330(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 1 0 43330(_ent(_string \"USE_EAB=ON"\))))
		(_type(_int ~STRING~122 0 43331(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int indata_reg 2 0 43331(_ent(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~123 0 43332(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int indata_aclr 3 0 43332(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~124 0 43333(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int write_reg 4 0 43333(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~125 0 43334(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int write_aclr 5 0 43334(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~126 0 43335(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdaddress_reg_a 6 0 43335(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~127 0 43336(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdaddress_aclr_a 7 0 43336(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~128 0 43337(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdaddress_reg_b 8 0 43337(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~129 0 43338(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdaddress_aclr_b 9 0 43338(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~1210 0 43339(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdcontrol_reg_a 10 0 43339(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1211 0 43340(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdcontrol_aclr_a 11 0 43340(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~1212 0 43341(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdcontrol_reg_b 12 0 43341(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1213 0 43342(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int rdcontrol_aclr_b 13 0 43342(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~1214 0 43343(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outdata_reg_a 14 0 43343(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1215 0 43344(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outdata_aclr_a 15 0 43344(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~1216 0 43345(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outdata_reg_b 16 0 43345(_ent gms(_string \"UNREGISTERED"\))))
		(_type(_int ~STRING~1217 0 43346(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int outdata_aclr_b 17 0 43346(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~1218 0 43347(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 18 0 43347(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~1219 0 43348(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int ram_block_type 19 0 43348(_ent(_string \"AUTO"\))))
		(_gen(_int maximum_depth -3 0 43349 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1220 0 43350(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 20 0 43350(_ent(_string \"alt3pram"\))))
		(_port(_int wren -4 0 43354(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 43355(_array -4((_dto c 129 i 0)))))
		(_port(_int data 21 0 43355(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{widthad-1~downto~0}~12 0 43356(_array -4((_dto c 130 i 0)))))
		(_port(_int wraddress 22 0 43356(_ent(_in))))
		(_port(_int inclock -4 0 43357(_ent(_in((i 2))))))
		(_port(_int inclocken -4 0 43358(_ent(_in((i 3))))))
		(_port(_int rden_a -4 0 43359(_ent(_in((i 3))))))
		(_port(_int rden_b -4 0 43360(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{widthad-1~downto~0}~1222 0 43361(_array -4((_dto c 131 i 0)))))
		(_port(_int rdaddress_a 23 0 43361(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{widthad-1~downto~0}~1224 0 43362(_array -4((_dto c 132 i 0)))))
		(_port(_int rdaddress_b 24 0 43362(_ent(_in))))
		(_port(_int outclock -4 0 43363(_ent(_in((i 2))))))
		(_port(_int outclocken -4 0 43364(_ent(_in((i 3))))))
		(_port(_int aclr -4 0 43365(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1226 0 43366(_array -4((_dto c 133 i 0)))))
		(_port(_int qa 25 0 43366(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1228 0 43367(_array -4((_dto c 134 i 0)))))
		(_port(_int qb 26 0 43367(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 43542(_array -4((_dto c 135 i 0)))))
		(_type(_int alt_memory 0 43542(_array 27((_dto c 136 i 0)))))
		(_cnst(_int IS_STRATIX -6 0 43547(_arch gms(_code 137))))
		(_cnst(_int NUM_WORDS -3 0 43548(_arch gms(_code 138))))
		(_type(_int ~STRING~13 0 43549(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int READ_DURING_WRITE_MODE 29 0 43549(_arch gms(_code 139))))
		(_type(_int ~STRING~131 0 43550(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int WRITE_ACLR_A_CLK 30 0 43550(_arch gms(_code 140))))
		(_type(_int ~STRING~132 0 43551(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int INDATA_ACLR_A_CLK 31 0 43551(_arch gms(_code 141))))
		(_type(_int ~STRING~133 0 43552(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int RDCONTROL_REG_A_CLK 32 0 43552(_arch gms(_code 142))))
		(_type(_int ~STRING~134 0 43553(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int RDADDRESS_REG_A_CLK 33 0 43553(_arch gms(_code 143))))
		(_type(_int ~STRING~135 0 43554(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int OUTDATA_REG_A_CLK 34 0 43554(_arch gms(_code 144))))
		(_type(_int ~STRING~136 0 43555(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int OUTDATA_ACLR_A_CLK 35 0 43555(_arch gms(_code 145))))
		(_type(_int ~STRING~137 0 43556(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int RDCONTROL_ACLR_A_CLK 36 0 43556(_arch gms(_code 146))))
		(_type(_int ~STRING~138 0 43557(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int RDADDRESS_ACLR_A_CLK 37 0 43557(_arch gms(_code 147))))
		(_type(_int ~STRING~139 0 43558(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int RDCONTROL_REG_B_CLK 38 0 43558(_arch gms(_code 148))))
		(_type(_int ~STRING~1310 0 43559(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int RDADDRESS_REG_B_CLK 39 0 43559(_arch gms(_code 149))))
		(_type(_int ~STRING~1311 0 43560(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int OUTDATA_REG_B_CLK 40 0 43560(_arch gms(_code 150))))
		(_type(_int ~STRING~1312 0 43561(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int OUTDATA_ACLR_B_CLK 41 0 43561(_arch gms(_code 151))))
		(_type(_int ~STRING~1313 0 43562(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int RDCONTROL_ACLR_B_CLK 42 0 43562(_arch gms(_code 152))))
		(_type(_int ~STRING~1314 0 43563(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int RDADDRESS_ACLR_B_CLK 43 0 43563(_arch gms(_code 153))))
		(_type(_int ~STRING~1315 0 43564(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int LPM_HINT_USE_EAB 44 0 43564(_arch gms(_code 154))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1317 0 43570(_array -4((_dto c 155 i 0)))))
		(_sig(_int idata_tmp 45 0 43570(_arch(_uni((_others(i 2)))))))
		(_sig(_int idata_reg 45 0 43571(_arch(_uni((_others(i 2)))))))
		(_sig(_int idata_hi 45 0 43573(_arch(_uni((_others(i 2)))))))
		(_sig(_int idata_lo 45 0 43574(_arch(_uni((_others(i 2)))))))
		(_sig(_int iqa_tmp 45 0 43576(_arch(_uni((_others(i 2)))))))
		(_sig(_int iqa_reg 45 0 43577(_arch(_uni((_others(i 2)))))))
		(_sig(_int iqb_tmp 45 0 43579(_arch(_uni((_others(i 2)))))))
		(_sig(_int iqb_reg 45 0 43580(_arch(_uni((_others(i 2)))))))
		(_sig(_int iwren_tmp -4 0 43582(_arch(_uni((i 2))))))
		(_sig(_int iwren_reg -4 0 43583(_arch(_uni((i 2))))))
		(_sig(_int iwren_hi -4 0 43585(_arch(_uni((i 2))))))
		(_sig(_int iwren_lo -4 0 43586(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTHAD-1~downto~0}~13 0 43588(_array -4((_dto c 156 i 0)))))
		(_sig(_int irdaddress_tmp_a 46 0 43588(_arch(_uni((_others(i 2)))))))
		(_sig(_int irdaddress_reg_a 46 0 43589(_arch(_uni((_others(i 2)))))))
		(_sig(_int irdaddress_tmp_b 46 0 43591(_arch(_uni((_others(i 2)))))))
		(_sig(_int irdaddress_reg_b 46 0 43592(_arch(_uni((_others(i 2)))))))
		(_sig(_int iwraddress_tmp 46 0 43594(_arch(_uni((_others(i 2)))))))
		(_sig(_int iwraddress_reg 46 0 43595(_arch(_uni((_others(i 2)))))))
		(_sig(_int iwraddress_hi 46 0 43597(_arch(_uni((_others(i 2)))))))
		(_sig(_int iwraddress_lo 46 0 43598(_arch(_uni((_others(i 2)))))))
		(_sig(_int irden_tmp_a -4 0 43600(_arch(_uni((i 2))))))
		(_sig(_int irden_reg_a -4 0 43601(_arch(_uni((i 2))))))
		(_sig(_int irden_tmp_b -4 0 43603(_arch(_uni((i 2))))))
		(_sig(_int irden_reg_b -4 0 43604(_arch(_uni((i 2))))))
		(_sig(_int unused_port0 45 0 43606(_arch(_uni))))
		(_sig(_int unused_port1 45 0 43607(_arch(_uni))))
		(_sig(_int iqa_non_stratix 45 0 43609(_arch(_uni))))
		(_sig(_int iqb_non_stratix 45 0 43610(_arch(_uni))))
		(_sig(_int iqa_stratix 45 0 43612(_arch(_uni))))
		(_sig(_int iqb_stratix 45 0 43613(_arch(_uni))))
		(_sig(_int iinclock_non_stratix -4 0 43615(_arch(_uni)(_event))))
		(_sig(_int ioutclock_non_stratix -4 0 43616(_arch(_uni)(_event))))
		(_sig(_int write_at_low_clock -6 0 43618(_arch(_uni((i 0))))))
		(_sig(_int rden_low_output_0 -6 0 43619(_arch(_uni((i 0))))))
		(_var(_int init -6 0 43779(_prcs 4((i 0)))))
		(_var(_int mem_data 28 0 44091(_prcs 8)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1336 0 44092(_array -4((_dto c 157 i 0)))))
		(_var(_int mem_data_word 47 0 44092(_prcs 8((_others(i 2))))))
		(_var(_int mem_init -6 0 44093(_prcs 8((i 0)))))
		(_var(_int i -3 0 44094(_prcs 8((i 0)))))
		(_var(_int j -3 0 44095(_prcs 8((i 0)))))
		(_var(_int k -3 0 44096(_prcs 8((i 0)))))
		(_var(_int n -3 0 44097(_prcs 8((i 0)))))
		(_var(_int m -3 0 44098(_prcs 8((i 0)))))
		(_var(_int lineno -3 0 44099(_prcs 8((i 0)))))
		(_var(_int buf -8 0 44100(_prcs 8)))
		(_var(_int booval -6 0 44101(_prcs 8((i 0)))))
		(_var(_int mem_data_file -9 0 44102(_prcs 8)))
		(_type(_int ~STRING{1~downto~1}~13 0 44103(_array -2((_dto i 1 i 1)))))
		(_var(_int char 48 0 44103(_prcs 8(_string \" "\))))
		(_type(_int ~STRING{2~downto~1}~13 0 44104(_array -2((_dto i 2 i 1)))))
		(_var(_int base 49 0 44104(_prcs 8(_string \"  "\))))
		(_type(_int ~STRING{2~downto~1}~1338 0 44105(_array -2((_dto i 2 i 1)))))
		(_var(_int byte 50 0 44105(_prcs 8(_string \"  "\))))
		(_type(_int ~STRING{2~downto~1}~1340 0 44106(_array -2((_dto i 2 i 1)))))
		(_var(_int rec_type 51 0 44106(_prcs 8(_string \"  "\))))
		(_type(_int ~STRING{2~downto~1}~1342 0 44107(_array -2((_dto i 2 i 1)))))
		(_var(_int datain 52 0 44107(_prcs 8(_string \"  "\))))
		(_type(_int ~STRING{2~downto~1}~1344 0 44108(_array -2((_dto i 2 i 1)))))
		(_var(_int addr 53 0 44108(_prcs 8(_string \"  "\))))
		(_type(_int ~STRING{2~downto~1}~1346 0 44109(_array -2((_dto i 2 i 1)))))
		(_var(_int checksum 54 0 44109(_prcs 8(_string \"  "\))))
		(_type(_int ~STRING{4~downto~1}~13 0 44110(_array -2((_dto i 4 i 1)))))
		(_var(_int startadd 55 0 44110(_prcs 8(_string \"    "\))))
		(_var(_int ibase -3 0 44111(_prcs 8((i 0)))))
		(_var(_int ibyte -3 0 44112(_prcs 8((i 0)))))
		(_var(_int istartadd -3 0 44113(_prcs 8((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44114(_array -4((_dto i 7 i 0)))))
		(_var(_int check_sum_vec 56 0 44114(_prcs 8((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1348 0 44115(_array -4((_dto i 7 i 0)))))
		(_var(_int check_sum_vec_tmp 57 0 44115(_prcs 8((_others(i 2))))))
		(_type(_int ~STRING{1~to~15}~13 0 44116(_array -2((_to i 1 i 15)))))
		(_var(_int m_string 58 0 44116(_prcs 8)))
		(_type(_int ~STRING{1~to~3}~13 0 44117(_array -2((_to i 1 i 3)))))
		(_var(_int m_data_radix 59 0 44117(_prcs 8)))
		(_type(_int ~STRING{1~to~3}~1350 0 44118(_array -2((_to i 1 i 3)))))
		(_var(_int m_address_radix 60 0 44118(_prcs 8)))
		(_var(_int m_width -3 0 44119(_prcs 8)))
		(_var(_int m_depth -3 0 44120(_prcs 8)))
		(_var(_int m_start_address_int -3 0 44121(_prcs 8((i 0)))))
		(_var(_int m_end_address_int -3 0 44122(_prcs 8((i 0)))))
		(_var(_int m_address_int -3 0 44123(_prcs 8((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{width+4~downto~0}~13 0 44124(_array -4((_dto c 158 i 0)))))
		(_var(_int m_data_int 61 0 44124(_prcs 8((_others(i 2))))))
		(_var(_int found_keyword_content -6 0 44125(_prcs 8((i 0)))))
		(_var(_int get_memory_content -6 0 44126(_prcs 8((i 0)))))
		(_var(_int get_start_Address -6 0 44127(_prcs 8((i 0)))))
		(_var(_int get_end_Address -6 0 44128(_prcs 8((i 0)))))
		(_prcs
			(line__43757(_arch 0 0 43757(_assignment(_trgt(12))(_sens(40)(42)))))
			(line__43760(_arch 1 0 43760(_assignment(_trgt(13))(_sens(41)(43)))))
			(line__43763(_arch 2 0 43763(_assignment(_trgt(44))(_sens(3)))))
			(line__43766(_arch 3 0 43766(_assignment(_trgt(45))(_sens(9)))))
			(INITIAL(_arch 4 0 43778(_prcs(_simple)(_trgt(46))(_sens(44)(45)))))
			(SYNC(_arch 5 0 43804(_prcs(_simple)(_trgt(14)(22)(26)(28)(30)(34)(36)(40)(41))(_sens(15)(18)(19)(20)(21)(23)(27)(29)(31)(35)(37)(0)(1)(2)(5)(6)(7)(8)(11)))))
			(SYNC2(_arch 6 0 43891(_prcs(_simple)(_trgt(15)(23)(31))(_sens(16)(17)(24)(25)(32)(33)(46)))))
			(PROC_INCLOCK_OUTCLOCK(_arch 15 0 44026(_prcs(_simple)(_trgt(16)(17)(19)(21)(24)(25)(32)(33))(_sens(44)(45)(11))(_read(16)(18)(20)(24)(32)(0)(1)(2)(4)(10)))))
			(MEMORY(_arch 16 0 44089(_prcs(_simple)(_trgt(18)(20))(_sens(14)(22)(26)(28)(30)(34)(36)(47))(_mon))))
		)
		(_subprogram
			(_int get_num_words 17 0 43382(_arch(_func)))
			(_int get_read_during_write_mode_mixed_ports 18 0 43392(_arch(_func -5 -5)))
			(_int get_write_aclr_a_clk 19 0 43401(_arch(_func -5 -5)))
			(_int get_indata_aclr_a_clk 20 0 43410(_arch(_func -5 -5)))
			(_int get_rdcontrol_reg_a_clk 21 0 43419(_arch(_func -5 -5)))
			(_int get_rdaddress_reg_a_clk 22 0 43430(_arch(_func -5 -5)))
			(_int get_outdata_reg_a_clk 23 0 43441(_arch(_func -5 -5)))
			(_int get_outdata_aclr_a_clk 24 0 43452(_arch(_func -5 -5)))
			(_int get_rdcontrol_aclr_a_clk 25 0 43461(_arch(_func -5 -5)))
			(_int get_rdaddress_aclr_a_clk 26 0 43470(_arch(_func -5 -5)))
			(_int get_rdcontrol_reg_b_clk 27 0 43479(_arch(_func -5 -5)))
			(_int get_rdaddress_reg_b_clk 28 0 43490(_arch(_func -5 -5)))
			(_int get_outdata_reg_b_clk 29 0 43501(_arch(_func -5 -5)))
			(_int get_outdata_aclr_b_clk 30 0 43512(_arch(_func -5 -5)))
			(_int get_rdcontrol_aclr_b_clk 31 0 43521(_arch(_func -5 -5)))
			(_int get_rdaddress_aclr_b_clk 32 0 43530(_arch(_func -5 -5)))
			(_ext READLINE(2 0))
			(_ext SHRINK_LINE(3 7))
			(_ext READ(2 13))
			(_ext READ(2 14))
			(_ext ALPHA_TOLOWER(3 6))
			(_ext INT_TO_STR_RAM(3 0))
			(_ext HEX_STR_TO_INT(3 2))
			(_ext BIN_STR_TO_INT(3 3))
			(_ext INT_STR_TO_INT(3 5))
			(_ext OCT_STR_TO_INT(3 4))
			(_ext FEATURE_FAMILY_STRATIXII(5 36))
			(_ext FEATURE_FAMILY_STRATIX(5 42))
			(_ext get_parameter_value(6 0))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(.(ALTERA_COMMON_CONVERSION))(ieee(std_logic_arith))(.(ALTERA_DEVICE_FAMILIES))(.(ALTERA_MF_HINT_EVALUATION))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(20047)
		(1279479369 4932431)
		(1129600335 1262702412)
		(1163021909 1414744391 1145393733)
		(1398099541 17477)
		(2019911726)
		(33686018 33686018)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 2192481)
		(1852394587 8293)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 539063393)
		(12336)
		(12592)
		(12848)
		(13104)
		(13360)
		(13616)
		(1428175453 1818386798 1869881445 1768843552 1818323316 1684372073 1835363616 544830063 1752459639 1768453152 1633951859 1914724724 1919902565 1769152612 543515502 543516788 1667592307 1701406313 1684086884 1936028260 1936269427 1953853216 543584032 1768710518 1684086884 1936028260 1634869363 560293742)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 1713402977 1914729071 1919902565 2037653604 807429488 2105650)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 1713402977 1914729071 1919902565 2037653604 807429488 2105651)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 1713402977 1914729071 1919902565 2037653604 807429488 2105652)
		(1816738397 1634166124 1850286188 543974772 544761160 1836216134 1713402977 1914729071 1919902565 2037653604 807429488 2105653)
		(1816738397 1634166124 1701978220 1685221219 1887007776 1852383333 1953384736 1210084453 1176533093 560295017 32)
		(1749236317 1936417637 1763732853 1768759411 1852404595 2105703)
		(1850292829 1920102243 544498533 1667590243 1836413803 33)
		(1718185262)
		(6581861)
		(4476485)
		(6581829)
		(7890280)
		(7235938)
		(6514020)
		(7564917)
		(7627631)
		(1970499157 1919905904 543450484 1919181921 1601401701 1768186226 8568)
		(33686019 2)
		(515)
		(33751555)
		(33686019)
		(1970499157 1919905904 543450484 1635017060 1684107871 2193513)
		(1952737655 104)
		(1953523044 104)
		(1635017060 1684107871 30825)
		(1919181921 1601401701 1768186226 120)
		(1953394531 7630437)
		(1768383842 110)
		(8489)
		(1970499157 1919905904 543450484 1869440365 1763735922 1769236846 2053729377 1869182049 1768300654 1948280172 543518841 40)
		(1330926913)
		(1598311503 1096040772)
		(1414418244 1380008799 69)
		(1095060547 12370)
		(1162760014)
		(1129270339 12363)
		(1129270339 12619)
		(1598378837 4342085)
	)
	(_model . behavior 159 -1)
)
V 000050 55 5234          1711853938264 behaviour
(_unit VHDL(parallel_add 0 44814(behaviour 0 44844))
	(_version vef)
	(_time 1711853938265 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code c7c49692c19191d1c6c09793849d93c194c291c1c6c1c3)
	(_coverage d)
	(_ent
		(_time 1711853938255)
	)
	(_object
		(_gen(_int width -1 0 44817 \4\ (_ent gms((i 4)))))
		(_gen(_int size -1 0 44818 \2\ (_ent gms((i 2)))))
		(_gen(_int widthr -1 0 44819 \4\ (_ent gms((i 4)))))
		(_gen(_int shift -1 0 44820 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 44821(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int msw_subtract 0 0 44821(_ent(_string \"NO"\))))
		(_type(_int ~STRING~121 0 44822(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int representation 1 0 44822(_ent(_string \"UNSIGNED"\))))
		(_gen(_int pipeline -1 0 44823 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~122 0 44824(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int result_alignment 2 0 44824(_ent(_string \"LSB"\))))
		(_type(_int ~STRING~123 0 44825(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 3 0 44825(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~124 0 44826(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 4 0 44826(_ent(_string \"parallel_add"\))))
		(_type(_int ~altera_mf_logic_2D{size-1~downto~0,width-1~downto~0}~12 0 44831(_array -3((_dto c 11 i 0)(_dto c 12 i 0)))))
		(_port(_int data 5 0 44831(_ent(_in))))
		(_port(_int clock -3 0 44832(_ent(_in((i 3)))(_event)(_lastevent))))
		(_port(_int aclr -3 0 44833(_ent(_in((i 2))))))
		(_port(_int clken -3 0 44834(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{widthr-1~downto~0}~12 0 44837(_array -3((_dto c 13 i 0)))))
		(_port(_int result 6 0 44837(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{widthr-1~downto~0}~13 0 44847(_array -3((_dto c 14 i 0)))))
		(_type(_int pipeline_type 0 44847(_array 7((_dto c 15 i 0)))))
		(_cnst(_int MAX_PRECISION -1 0 44853(_arch gms(_code 16))))
		(_cnst(_int BEST_RESULT_WIDTH -1 0 45013(_arch gms(_code 17))))
		(_sig(_int isigned -3 0 45017(_arch(_uni))))
		(_sig(_int imsw_subtract -3 0 45018(_arch(_uni))))
		(_sig(_int imsb_align -3 0 45019(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{widthr-1~downto~0}~1315 0 45020(_array -3((_dto c 18 i 0)))))
		(_sig(_int aligned_result 9 0 45020(_arch(_uni))))
		(_sig(_int result_tmp 9 0 45021(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{MAX_PRECISION-width-1~downto~0}~13 0 45053(_array -3((_dto c 19 i 0)))))
		(_var(_int zero_padding 10 0 45053(_prcs 4((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{MAX_PRECISION-width-1~downto~0}~1317 0 45055(_array -3((_dto c 20 i 0)))))
		(_var(_int one_padding 11 0 45055(_prcs 4((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{MAX_PRECISION-1~downto~0}~1319 0 45057(_array -3((_dto c 21 i 0)))))
		(_var(_int tmp_result 12 0 45057(_prcs 4)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45058(_array -3((_dto c 22 i 0)))))
		(_var(_int idata_word 13 0 45058(_prcs 4)))
		(_type(_int ~STD_LOGIC_VECTOR{MAX_PRECISION-1~downto~0}~1321 0 45059(_array -3((_dto c 23 i 0)))))
		(_var(_int idata 14 0 45059(_prcs 4)))
		(_type(_int ~STD_LOGIC_VECTOR{MAX_PRECISION-1~downto~0}~1323 0 45060(_array -3((_dto c 24 i 0)))))
		(_var(_int idata_extended 15 0 45060(_prcs 4)))
		(_var(_int ni -1 0 45061(_prcs 4)))
		(_var(_int nj -1 0 45062(_prcs 4)))
		(_var(_int ni -1 0 45101(_prcs 5)))
		(_var(_int pipe_ptr -1 0 45102(_prcs 5((i 0)))))
		(_var(_int resultpipe 8 0 45103(_prcs 5((_others(_others(i 2)))))))
		(_prcs
			(MSG(_arch 0 0 45026(_prcs(_mon))))
			(line__45047(_arch 1 0 45047(_assignment(_trgt(5)))))
			(line__45048(_arch 2 0 45048(_assignment(_trgt(6)))))
			(line__45049(_arch 3 0 45049(_assignment(_trgt(7)))))
			(line__45052(_arch 4 0 45052(_prcs(_simple)(_trgt(8))(_sens(5)(6)(7)(0)))))
			(line__45100(_arch 5 0 45100(_prcs(_simple)(_trgt(9))(_sens(8)(1)(2)(3)))))
			(line__45121(_arch 6 0 45121(_assignment(_trgt(4))(_sens(8)(9)))))
		)
		(_subprogram
			(_int shift_left 7 0 44856(_arch(_proc)))
			(_int shift_right 8 0 44875(_arch(_proc)))
			(_int ceil_log2 9 0 44895(_arch(_func -1 0)))
			(_int get_best_result_width 10 0 44931(_arch(_func)))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(.(altera_mf_components))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(543516756 1952737655 1634738280 1701667186 544367988 1953723757 543515168 1634038375 544367988 1851877492 12320)
		(1869771333 1461723506 1213482057 1970085970 1847620723 1696625775 1701143416 1230446692 726160452 1163544915 1229476651 673862726 1163544915 774451501)
		(1869771333 1394614642 541416009 1953723757 543515168 1634038375 544367988 1851877492 3027232)
		(1230196309 1145392711)
		(5457241)
		(4346701)
	)
	(_model . behaviour 25 -1)
)
V 000049 55 9307          1711853938328 behavior
(_unit VHDL(scfifo 0 45146(behavior 0 45190))
	(_version vef)
	(_time 1711853938329 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 05065403035257130c000604435e5703060303030c0303)
	(_coverage d)
	(_ent
		(_time 1711853938280)
	)
	(_object
		(_gen(_int lpm_width -1 0 45149(_ent gms)))
		(_gen(_int lpm_widthu -1 0 45150(_ent gms)))
		(_gen(_int lpm_numwords -1 0 45151(_ent gms)))
		(_type(_int ~STRING~12 0 45152(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_showahead 0 0 45152(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~121 0 45153(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 1 0 45153(_ent(_string \"scfifo"\))))
		(_type(_int ~STRING~122 0 45154(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 2 0 45154(_ent(_string \"USE_EAB=ON"\))))
		(_type(_int ~STRING~123 0 45155(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 3 0 45155(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~124 0 45156(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int underflow_checking 4 0 45156(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~125 0 45157(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int overflow_checking 5 0 45157(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~126 0 45158(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int allow_rwcycle_when_full 6 0 45158(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~127 0 45159(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_eab 7 0 45159(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~128 0 45160(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int add_ram_output_register 8 0 45160(_ent gms(_string \"OFF"\))))
		(_gen(_int almost_full_value -1 0 45161 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~129 0 45162(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int ram_block_type 9 0 45162(_ent(_string \"AUTO"\))))
		(_gen(_int almost_empty_value -1 0 45163 \0\ (_ent gms((i 0)))))
		(_gen(_int maximum_depth -1 0 45164 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1210 0 45165(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_ecc 10 0 45165(_ent(_string \"FALSE"\))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~12 0 45171(_array -3((_dto c 8 i 0)))))
		(_port(_int data 11 0 45171(_ent(_in))))
		(_port(_int clock -3 0 45172(_ent(_in)(_event))))
		(_port(_int wrreq -3 0 45173(_ent(_in))))
		(_port(_int rdreq -3 0 45174(_ent(_in))))
		(_port(_int aclr -3 0 45175(_ent(_in((i 2))))))
		(_port(_int sclr -3 0 45176(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1212 0 45178(_array -3((_dto c 9 i 0)))))
		(_port(_int q 12 0 45178(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 45179(_array -3((_dto i 1 i 0)))))
		(_port(_int eccstatus 13 0 45179(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~12 0 45180(_array -3((_dto c 10 i 0)))))
		(_port(_int usedw 14 0 45180(_ent(_out))))
		(_port(_int full -3 0 45181(_ent(_out))))
		(_port(_int empty -3 0 45182(_ent(_out))))
		(_port(_int almost_full -3 0 45183(_ent(_out))))
		(_port(_int almost_empty -3 0 45184(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~13 0 45192(_array -3((_dto c 11 i 0)))))
		(_type(_int lpm_memory 0 45192(_array 15((_dto c 12 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~132 0 45195(_array -3((_dto c 13 i 0)))))
		(_cnst(_int ZEROS 17 0 45195(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2**lpm_widthu-1~downto~0}~13 0 45196(_array -3((_dto c 14 i 0)))))
		(_cnst(_int NIL 18 0 45196(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~134 0 45197(_array -3((_dto c 15 i 0)))))
		(_cnst(_int UNKNOWNS 19 0 45197(_arch((_others(i 1))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~13 0 45198(_array -3((_dto c 16 i 0)))))
		(_cnst(_int USEDW_UNKNOWNS 20 0 45198(_arch((_others(i 1))))))
		(_sig(_int i_count_id -4 0 45201(_arch(_uni((i 0))))))
		(_sig(_int i_read_id -4 0 45202(_arch(_uni((i 0))))))
		(_sig(_int i_full_flag -3 0 45203(_arch(_uni((i 2))))))
		(_sig(_int i_empty_flag -3 0 45204(_arch(_uni((i 3))))))
		(_sig(_int i_almost_full_flag -3 0 45205(_arch(_uni((i 2))))))
		(_sig(_int i_almost_empty_flag -3 0 45206(_arch(_uni((i 3))))))
		(_sig(_int i_set_q_to_x -3 0 45207(_arch(_uni((i 2))))))
		(_sig(_int i_set_q_to_x_by_empty -3 0 45208(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~136 0 45209(_array -3((_dto c 17 i 0)))))
		(_sig(_int i_tmp_q 21 0 45209(_arch(_uni(_code 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45210(_array -3((_dto i 1 i 0)))))
		(_sig(_int i_eccstatus 22 0 45210(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_write_id -4 0 45212(_arch(_uni((i 0))))))
		(_sig(_int i_write_latency1 -4 0 45213(_arch(_uni((i 0))))))
		(_sig(_int i_write_latency2 -4 0 45214(_arch(_uni((i 0))))))
		(_sig(_int i_write_latency3 -4 0 45215(_arch(_uni((i 0))))))
		(_sig(_int i_wrt_count -4 0 45216(_arch(_uni((i 0))))))
		(_sig(_int i_empty_latency1 -3 0 45217(_arch(_uni((i 3))))))
		(_sig(_int i_empty_latency2 -3 0 45218(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{2**lpm_widthu-1~downto~0}~138 0 45219(_array -3((_dto c 19 i 0)))))
		(_sig(_int i_data_ready 23 0 45219(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_data_shown 23 0 45220(_arch(_uni((_others(i 2)))))))
		(_var(_int mem_data 16 0 45226(_prcs 0(_code 20))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1310 0 45227(_array -3((_dto c 21 i 0)))))
		(_var(_int tmp_data 24 0 45227(_prcs 0(_code 22))))
		(_var(_int write_flag -5 0 45228(_prcs 0((i 0)))))
		(_var(_int full_flag -5 0 45229(_prcs 0((i 0)))))
		(_var(_int valid_rreq -5 0 45230(_prcs 0((i 0)))))
		(_var(_int valid_wreq -5 0 45231(_prcs 0((i 0)))))
		(_var(_int max_widthu -4 0 45232(_prcs 0((i 0)))))
		(_var(_int numwords_minus_one -4 0 45233(_prcs 0((i 0)))))
		(_var(_int almost_full_minus_one -4 0 45234(_prcs 0((i 0)))))
		(_var(_int almost_empty_minus_one -4 0 45235(_prcs 0((i 0)))))
		(_var(_int need_init -5 0 45236(_prcs 0((i 1)))))
		(_var(_int stratix_family -5 0 45237(_prcs 0(_code 23))))
		(_var(_int showahead_area -5 0 45238(_prcs 0(_code 24))))
		(_var(_int showahead_speed -5 0 45239(_prcs 0(_code 25))))
		(_var(_int legacy_speed -5 0 45240(_prcs 0(_code 26))))
		(_prcs
			(line__45224(_arch 0 0 45224(_prcs(_simple)(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(30(0))(31)(31(0)))(_sens(1)(4))(_mon)(_read(13)(14)(15)(16)(17)(18)(19)(20)(23)(24)(25)(26)(27)(28)(29)(30)(31)(0)(2)(3)(5)))))
			(line__45989(_arch 1 0 45989(_assignment(_trgt(6))(_sens(19)(20)(21)))))
			(line__45990(_arch 2 0 45990(_assignment(_trgt(9))(_sens(15)(19)(20)))))
			(line__45991(_arch 3 0 45991(_assignment(_trgt(10))(_sens(16)(19)(20)))))
			(line__45992(_arch 4 0 45992(_assignment(_trgt(11))(_sens(17)(19)(20)))))
			(line__45993(_arch 5 0 45993(_assignment(_trgt(12))(_sens(18)(19)(20)))))
			(line__45994(_arch 6 0 45994(_assignment(_trgt(8))(_sens(13)(19)(20)))))
			(line__45995(_arch 7 0 45995(_assignment(_alias((eccstatus)(i_eccstatus)))(_trgt(7))(_sens(22)))))
		)
		(_subprogram
			(_ext IS_VALID_FAMILY(2 76))
			(_ext FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM(2 70))
			(_ext FEATURE_FAMILY_STRATIX(2 42))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_split (31)(30)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_DEVICE_FAMILIES))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(20047)
		(4605519)
		(1701604425 543973735 1598902348 1464813651 1095059521 1919950916 1919250543 1981839732 1702194273 1919903264 1178817312 558843465)
		(1701604425 543973735 1162104405 1330398802 1212374871 1229669189 1881163598 1701867378 544830578 1970037110 1868963941 1129521266 1330006342 33)
		(1701604425 543973735 1380275791 1464814662 1162363743 1313426243 1919950919 1919250543 1981839732 1702194273 1919903264 1178817312 558843465)
		(1701604425 543973735 1330400321 1465016151 1279482179 1213685573 1180651077 541871189 1886351984 2037674597 1818326560 1713399157 1394635375 1179207235 8527)
		(1701604425 543973735 1163152969 1145390158 1447380063 1598374729 1229799750 1713396044 1394635375 1179207235 8527)
		(1869771333 1092624754 1381975108 1331645761 1431327829 1163026260 1414744391 1830834757 544502645 1327523170 1919885390 1179012896 46)
		(1852989783 543649385 1851072570 1718773092 544698220 1969447791 1684370034 1766203425 1864396646 1970304117 1936269428 1802401056 1853321070 1953396000 1948281961 1847616872 544503909 1702061426 1936269428 1936941344 1702130277 100)
		(1852989783 543649385 1984897082 1818653285 1864398703 1920295779 560227698 1718175264 1970217071 1953853556 544434464 1852534389 544110447 1769238133 1752440940 1701716069 1914729592 1952805733 544434464 1702064993 1684370546)
	)
	(_model . behavior 27 -1)
)
V 000049 55 1715          1711853938355 behavior
(_unit VHDL(dcfifo_dffpipe 0 46020(behavior 0 46038))
	(_version vef)
	(_time 1711853938356 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 25277321237277332820337f222073232123232323)
	(_coverage d)
	(_ent
		(_time 1711853938349)
	)
	(_object
		(_gen(_int lpm_delay -1 0 46023(_ent gms)))
		(_gen(_int lpm_width -1 0 46024(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~12 0 46028(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 46028(_ent(_in))))
		(_port(_int clock -2 0 46029(_ent(_in)(_event))))
		(_port(_int aclr -2 0 46030(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~122 0 46032(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 46032(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~13 0 46040(_array -2((_dto c 3 i 0)))))
		(_type(_int DELAYPIPE 0 46040(_array 2((_dto c 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~132 0 46043(_array -2((_dto c 5 i 0)))))
		(_cnst(_int ZEROS 4 0 46043(_arch((_others(i 2))))))
		(_var(_int intpipe 3 0 46049(_prcs 0(_code 6))))
		(_var(_int delay -3 0 46050(_prcs 0(_code 7))))
		(_var(_int need_init -4 0 46051(_prcs 0((i 1)))))
		(_prcs
			(line__46047(_arch 0 0 46047(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 8 -1)
)
V 000049 55 3208          1711853938377 behavior
(_unit VHDL(dcfifo_fefifo 0 46106(behavior 0 46130))
	(_version vef)
	(_time 1711853938378 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 34366231336366226c61226e333162323232313232)
	(_coverage d)
	(_ent
		(_time 1711853938366)
	)
	(_object
		(_gen(_int lpm_widthad -1 0 46109(_ent gms)))
		(_gen(_int lpm_numwords -1 0 46110(_ent gms)))
		(_type(_int ~STRING~12 0 46111(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int underflow_checking 0 0 46111(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~121 0 46112(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int overflow_checking 1 0 46112(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~122 0 46113(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_mode 2 0 46113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthad-1~downto~0}~12 0 46117(_array -3((_dto c 3 i 0)))))
		(_port(_int usedw_in 3 0 46117(_ent(_in))))
		(_port(_int wreq -3 0 46118(_ent(_in((i 4))))))
		(_port(_int rreq -3 0 46119(_ent(_in((i 4))))))
		(_port(_int clock -3 0 46120(_ent(_in)(_event))))
		(_port(_int aclr -3 0 46121(_ent(_in((i 2)))(_event))))
		(_port(_int empty -3 0 46123(_ent(_out))))
		(_port(_int full -3 0 46124(_ent(_out))))
		(_sig(_int i_empty -3 0 46133(_arch(_uni((i 3))))))
		(_sig(_int i_full -3 0 46134(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46141(_array -3((_dto i 1 i 0)))))
		(_var(_int sm_empty 4 0 46141(_prcs 0(_string \"00"\))))
		(_var(_int lrreq -3 0 46142(_prcs 0((i 2)))))
		(_var(_int almost_full -4 0 46143(_prcs 0((i 0)))))
		(_var(_int usedw_is_1 -5 0 46144(_prcs 0((i 0)))))
		(_var(_int need_init -5 0 46145(_prcs 0((i 1)))))
		(_prcs
			(line__46139(_arch 0 0 46139(_prcs(_simple)(_trgt(7)(8))(_sens(3)(4))(_mon)(_read(7)(0)(1)(2)))))
			(line__46272(_arch 1 0 46272(_assignment(_alias((empty)(i_empty)))(_simpleassign BUF)(_trgt(5))(_sens(7)))))
			(line__46273(_arch 2 0 46273(_assignment(_alias((full)(i_full)))(_simpleassign BUF)(_trgt(6))(_sens(8)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1145128274)
		(1414091351 69)
		(1869771333 1277174130 1298091344 541410383 1953723757 543515168 1145128274 544370464 1414091351 11845)
		(20047)
		(4605519)
		(1869771333 1428169074 1380271182 1464814662 1162363743 1313426243 1970085959 1646294131 1313808485 544370464 776357455)
		(1869771333 1327505778 1179796822 1599557452 1128613955 1196312907 1937075488 1700929652 542002976 1327526511 3032646)
		(514)
		(770)
		(515)
		(1869771333 1226842482 1818326638 1931502697 1835360109 544830576 1952543859 1852383333 1634038304 1869422692 3040612)
		(771)
		(1869771333 1226842482 1818326638 1931502697 1835360109 544830576 1952543859 1852383333 1769109280 1830839668 778396783)
	)
	(_model . behavior 4 -1)
)
V 000049 55 18186         1711853938429 behavior
(_unit VHDL(dcfifo_async 0 46300(behavior 0 46342))
	(_version vef)
	(_time 1711853938430 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 73712572732421657a777271352a7475727470747a7526)
	(_coverage d)
	(_ent
		(_time 1711853938388)
	)
	(_comp
		(DCFIFO_DFFPIPE
			(_object
				(_gen(_int lpm_delay -1 0 46421(_ent)))
				(_gen(_int lpm_width -1 0 46422(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1314 0 46424(_array -3((_dto c 24 i 0)))))
				(_port(_int d 23 0 46424(_ent (_in))))
				(_port(_int clock -3 0 46425(_ent (_in))))
				(_port(_int aclr -3 0 46426(_ent (_in((i 2))))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1316 0 46427(_array -3((_dto c 25 i 0)))))
				(_port(_int q 24 0 46427(_ent (_out))))
			)
		)
		(DCFIFO_FEFIFO
			(_object
				(_gen(_int lpm_widthad -1 0 46404(_ent)))
				(_gen(_int lpm_numwords -1 0 46405(_ent)))
				(_type(_int ~STRING~13 0 46406(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int underflow_checking 23 0 46406(_ent(_string \"ON"\))))
				(_type(_int ~STRING~1311 0 46407(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int overflow_checking 24 0 46407(_ent(_string \"ON"\))))
				(_type(_int ~STRING~1312 0 46408(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_mode 25 0 46408(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_widthad-1~downto~0}~13 0 46410(_array -3((_dto c 26 i 0)))))
				(_port(_int usedw_in 26 0 46410(_ent (_in))))
				(_port(_int wreq -3 0 46411(_ent (_in((i 4))))))
				(_port(_int rreq -3 0 46412(_ent (_in((i 4))))))
				(_port(_int clock -3 0 46413(_ent (_in))))
				(_port(_int aclr -3 0 46414(_ent (_in((i 2))))))
				(_port(_int empty -3 0 46415(_ent (_out))))
				(_port(_int full -3 0 46416(_ent (_out))))
			)
		)
	)
	(_inst DP_RDPTR_D 0 46433(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)((i 0)))
			((lpm_width)(_code 27))
		)
		(_port
			((d)(i_rdptr))
			((clock)(i_rdenclock))
			((aclr)(read_aclr))
			((q)(i_rdptrrg))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)((i 0)))
				((lpm_width)(_code 28))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst DP_WRPTR_D 0 46443(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)((i 1)))
			((lpm_width)(_code 29))
		)
		(_port
			((d)(i_wrptr))
			((clock)(wrclk))
			((aclr)(write_aclr))
			((q)(i_wrdelaycycle))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)((i 1)))
				((lpm_width)(_code 30))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst DP_WS_NBRP 0 46453(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)(_code 31))
			((lpm_width)(_code 32))
		)
		(_port
			((d)(i_rdptrrg))
			((clock)(wrclk))
			((aclr)(write_aclr))
			((q)(i_ws_nbrp))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)(_code 33))
				((lpm_width)(_code 34))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst DP_RS_NBWP 0 46463(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)(_code 35))
			((lpm_width)(_code 36))
		)
		(_port
			((d)(i_wrdelaycycle))
			((clock)(rdclk))
			((aclr)(read_aclr))
			((q)(i_rs_nbwp))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)(_code 37))
				((lpm_width)(_code 38))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst DP_WS_DBRP 0 46473(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)((i 1)))
			((lpm_width)(_code 39))
		)
		(_port
			((d)(i_ws_nbrp))
			((clock)(wrclk))
			((aclr)(write_aclr))
			((q)(i_ws_dbrp))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)((i 1)))
				((lpm_width)(_code 40))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst DP_RS_DBWP 0 46483(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)((i 1)))
			((lpm_width)(_code 41))
		)
		(_port
			((d)(i_rs_nbwp))
			((clock)(rdclk))
			((aclr)(read_aclr))
			((q)(i_rs_dbwp))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)((i 1)))
				((lpm_width)(_code 42))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst DP_WR_USEDW 0 46493(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)(_code 43))
			((lpm_width)(_code 44))
		)
		(_port
			((d)(i_wr_udwn))
			((clock)(wrclk))
			((aclr)(write_aclr))
			((q)(i_wrusedw))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)(_code 45))
				((lpm_width)(_code 46))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst DP_RD_USEDW 0 46503(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)(_code 47))
			((lpm_width)(_code 48))
		)
		(_port
			((d)(i_rd_udwn))
			((clock)(rdclk))
			((aclr)(read_aclr))
			((q)(i_rdusedw))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)(_code 49))
				((lpm_width)(_code 50))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst DP_WR_DBUW 0 46513(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)((i 1)))
			((lpm_width)(_code 51))
		)
		(_port
			((d)(i_wr_udwn))
			((clock)(wrclk))
			((aclr)(write_aclr))
			((q)(i_wr_dbuw))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)((i 1)))
				((lpm_width)(_code 52))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst DP_RD_DBUW 0 46523(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)((i 1)))
			((lpm_width)(_code 53))
		)
		(_port
			((d)(i_rd_udwn))
			((clock)(rdclk))
			((aclr)(read_aclr))
			((q)(i_rd_dbuw))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)((i 1)))
				((lpm_width)(_code 54))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst WR_FE 0 46534(_comp DCFIFO_FEFIFO)
		(_gen
			((lpm_widthad)(_code 55))
			((lpm_numwords)(_code 56))
			((underflow_checking)(_code 57))
			((overflow_checking)(_code 58))
			((lpm_mode)(_string \"WRITE"\))
		)
		(_port
			((usedw_in)(i_wr_dbuw))
			((wreq)(wrreq))
			((rreq)(i_zero))
			((clock)(wrclk))
			((aclr)(write_aclr))
			((empty)(i_wrempty))
			((full)(i_wrfull))
		)
		(_use(_ent . DCFIFO_FEFIFO)
			(_gen
				((lpm_widthad)(_code 59))
				((lpm_numwords)(_code 60))
				((underflow_checking)(_code 61))
				((overflow_checking)(_code 62))
				((lpm_mode)(_string \"WRITE"\))
			)
			(_port
				((usedw_in)(usedw_in))
				((wreq)(wreq))
				((rreq)(rreq))
				((clock)(clock))
				((aclr)(aclr))
				((empty)(empty))
				((full)(full))
			)
		)
	)
	(_inst RD_FE 0 46550(_comp DCFIFO_FEFIFO)
		(_gen
			((lpm_widthad)(_code 63))
			((lpm_numwords)(_code 64))
			((underflow_checking)(_code 65))
			((overflow_checking)(_code 66))
			((lpm_mode)(_string \"READ"\))
		)
		(_port
			((usedw_in)(i_rd_dbuw))
			((wreq)(i_zero))
			((rreq)(rdreq))
			((clock)(rdclk))
			((aclr)(read_aclr))
			((empty)(i_rdempty))
			((full)(i_rdfull))
		)
		(_use(_ent . DCFIFO_FEFIFO)
			(_gen
				((lpm_widthad)(_code 67))
				((lpm_numwords)(_code 68))
				((underflow_checking)(_code 69))
				((overflow_checking)(_code 70))
				((lpm_mode)(_string \"READ"\))
			)
			(_port
				((usedw_in)(usedw_in))
				((wreq)(wreq))
				((rreq)(rreq))
				((clock)(clock))
				((aclr)(aclr))
				((empty)(empty))
				((full)(full))
			)
		)
	)
	(_object
		(_gen(_int lpm_width -1 0 46303(_ent gms)))
		(_gen(_int lpm_widthu -1 0 46304(_ent gms)))
		(_gen(_int lpm_numwords -1 0 46305(_ent gms)))
		(_gen(_int delay_rdusedw -1 0 46306 \1\ (_ent((i 1)))))
		(_gen(_int delay_wrusedw -1 0 46307 \1\ (_ent((i 1)))))
		(_gen(_int rdsync_delaypipe -1 0 46308 \0\ (_ent gms((i 0)))))
		(_gen(_int wrsync_delaypipe -1 0 46309 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 46310(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 0 0 46310(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~121 0 46311(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_showahead 1 0 46311(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~122 0 46312(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int underflow_checking 2 0 46312(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~123 0 46313(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int overflow_checking 3 0 46313(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~124 0 46314(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int read_aclr_synch 4 0 46314(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~125 0 46315(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int write_aclr_synch 5 0 46315(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~126 0 46316(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_eab 6 0 46316(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~127 0 46317(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int add_ram_output_register 7 0 46317(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~128 0 46318(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clocks_are_synchronized 8 0 46318(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~129 0 46319(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 9 0 46319(_ent(_string \"USE_EAB=ON"\))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~12 0 46323(_array -3((_dto c 71 i 0)))))
		(_port(_int data 10 0 46323(_ent(_in))))
		(_port(_int rdclk -3 0 46324(_ent(_in)(_event))))
		(_port(_int wrclk -3 0 46325(_ent(_in)(_event))))
		(_port(_int rdreq -3 0 46326(_ent(_in))))
		(_port(_int wrreq -3 0 46327(_ent(_in))))
		(_port(_int aclr -3 0 46328(_ent(_in((i 2)))(_event))))
		(_port(_int rdempty -3 0 46330(_ent(_out))))
		(_port(_int wrempty -3 0 46331(_ent(_out))))
		(_port(_int rdfull -3 0 46332(_ent(_out))))
		(_port(_int wrfull -3 0 46333(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~12 0 46334(_array -3((_dto c 72 i 0)))))
		(_port(_int rdusedw 11 0 46334(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~1211 0 46335(_array -3((_dto c 73 i 0)))))
		(_port(_int wrusedw 12 0 46335(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1213 0 46336(_array -3((_dto c 74 i 0)))))
		(_port(_int q 13 0 46336(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~13 0 46344(_array -3((_dto c 75 i 0)))))
		(_type(_int LPM_MEMORY 0 46344(_array 14((_dto c 76 i 0)))))
		(_type(_int LPM_BOOLEAN 0 46345(_array -4((_dto c 77 i 0)))))
		(_type(_int LPM_NATURAL 0 46346(_array -1((_dto c 78 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~134 0 46349(_array -3((_dto c 79 i 0)))))
		(_cnst(_int ZEROS 18 0 46349(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~136 0 46350(_array -3((_dto c 80 i 0)))))
		(_cnst(_int UNKNOWN 19 0 46350(_arch((_others(i 1))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~13 0 46351(_array -3((_dto c 81 i 0)))))
		(_cnst(_int ZEROU 20 0 46351(_arch((_others(i 2))))))
		(_cnst(_int GRAY_DELAYPIPE -5 0 46352(_arch((i 1)))))
		(_cnst(_int WRUSEDW_DELAYPIPE -5 0 46353(_arch((i 1)))))
		(_cnst(_int RDUSEDW_DELAYPIPE -5 0 46354(_arch((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~138 0 46357(_array -3((_dto c 82 i 0)))))
		(_sig(_int i_data_tmp 21 0 46357(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~1310 0 46358(_array -3((_dto c 83 i 0)))))
		(_sig(_int i_rdptr 22 0 46358(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrptr 22 0 46359(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrptr_tmp 22 0 46360(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rdptrrg 22 0 46361(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrdelaycycle 22 0 46362(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rden -3 0 46363(_arch(_uni((i 2))))))
		(_sig(_int i_wren -3 0 46364(_arch(_uni((i 2))))))
		(_sig(_int i_rdenclock -3 0 46365(_arch(_uni((i 2))))))
		(_sig(_int i_wren_tmp -3 0 46366(_arch(_uni((i 2))))))
		(_sig(_int i_rdempty -3 0 46367(_arch(_uni((i 3))))))
		(_sig(_int i_wrempty -3 0 46368(_arch(_uni((i 3))))))
		(_sig(_int i_rdfull -3 0 46369(_arch(_uni((i 2))))))
		(_sig(_int i_wrfull -3 0 46370(_arch(_uni((i 2))))))
		(_sig(_int i_rdusedw 22 0 46371(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrusedw 22 0 46372(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_ws_nbrp 22 0 46373(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rs_nbwp 22 0 46374(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_ws_dbrp 22 0 46375(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rs_dbwp 22 0 46376(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wr_udwn 22 0 46377(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rd_udwn 22 0 46378(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wr_dbuw 22 0 46379(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rd_dbuw 22 0 46380(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_tmp 21 0 46381(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_showahead_flag -3 0 46382(_arch(_uni((i 2)))(_event))))
		(_sig(_int i_showahead_flag1 -3 0 46383(_arch(_uni((i 2))))))
		(_sig(_int i_showahead_flag2 -3 0 46384(_arch(_uni((i 2))))))
		(_sig(_int i_showahead_flag3 -3 0 46385(_arch(_uni((i 2))))))
		(_sig(_int i_data_ready 16 0 46386(_arch(_uni((_others(i 0)))))))
		(_sig(_int i_data_delay_count 17 0 46387(_arch(_uni((_others(i 0)))))))
		(_sig(_int i_zero -3 0 46388(_arch(_uni((i 2))))))
		(_sig(_int sync_rdaclr -3 0 46389(_arch(_uni((i 3))))))
		(_sig(_int sync_rdaclr_pre -3 0 46390(_arch(_uni((i 3))))))
		(_sig(_int read_aclr -3 0 46391(_arch(_uni((i 2))))))
		(_sig(_int sync_wraclr -3 0 46392(_arch(_uni((i 3))))))
		(_sig(_int sync_wraclr_pre -3 0 46393(_arch(_uni((i 3))))))
		(_sig(_int write_aclr -3 0 46394(_arch(_uni((i 2))))))
		(_sig(_int i_r_off -3 0 46395(_arch(_uni((i 2))))))
		(_sig(_int i_r_on -3 0 46396(_arch(_uni((i 2))))))
		(_sig(_int i_w_off -3 0 46397(_arch(_uni((i 2))))))
		(_sig(_int i_w_on -3 0 46398(_arch(_uni((i 2))))))
		(_var(_int max_widthu -5 0 46570(_prcs 0((i 0)))))
		(_var(_int max_widthu_minus_one -5 0 46571(_prcs 0((i 0)))))
		(_var(_int mem_data 15 0 46572(_prcs 0(_code 84))))
		(_var(_int mem_data2 15 0 46573(_prcs 0(_code 85))))
		(_var(_int wrptr_tmp -5 0 46574(_prcs 0((i 0)))))
		(_var(_int rdptr_tmp -5 0 46575(_prcs 0((i 0)))))
		(_var(_int need_init -4 0 46576(_prcs 0((i 1)))))
		(_prcs
			(line__46568(_arch 0 0 46568(_prcs(_simple)(_trgt(13)(14)(15)(16)(22)(37)(41)(42)(43))(_sens(38)(1)(2)(5))(_mon)(_read(13)(14)(15)(16)(19)(20)(22)(23)(42)(43)(0)))))
			(line__46819(_arch 1 0 46819(_prcs(_simple)(_trgt(48)(49))(_sens(2)(5))(_read(49)))))
			(line__46832(_arch 2 0 46832(_prcs(_simple)(_trgt(45)(46))(_sens(1)(5))(_read(46)))))
			(line__46845(_arch 3 0 46845(_prcs(_simple)(_trgt(40))(_sens(41)))))
			(line__46850(_arch 4 0 46850(_prcs(_simple)(_trgt(39))(_sens(40)))))
			(line__46855(_arch 5 0 46855(_prcs(_simple)(_trgt(38))(_sens(39)))))
			(line__46860(_arch 6 0 46860(_assignment(_trgt(51))(_sens(45)(3)))))
			(line__46862(_arch 7 0 46862(_assignment(_trgt(52))(_sens(23)(45)(3)))))
			(line__46864(_arch 8 0 46864(_assignment(_trgt(19))(_sens(51)(52)))))
			(line__46866(_arch 9 0 46866(_assignment(_trgt(53))(_sens(48)(4)))))
			(line__46868(_arch 10 0 46868(_assignment(_trgt(54))(_sens(26)(48)(4)))))
			(line__46870(_arch 11 0 46870(_assignment(_trgt(20))(_sens(53)(54)))))
			(line__46876(_arch 12 0 46876(_assignment(_trgt(47))(_sens(45)(5)))))
			(line__46878(_arch 13 0 46878(_assignment(_trgt(50))(_sens(48)(5)))))
			(line__46882(_arch 14 0 46882(_prcs(_simple)(_trgt(21))(_sens(1))(_read(19)))))
			(line__46896(_arch 15 0 46896(_prcs(_simple)(_trgt(33))(_sens(15)(31)))))
			(line__46904(_arch 16 0 46904(_prcs(_simple)(_trgt(34))(_sens(14)(32)))))
			(line__46913(_arch 17 0 46913(_assignment(_alias((rdempty)(i_rdempty)))(_simpleassign BUF)(_trgt(6))(_sens(23)))))
			(line__46914(_arch 18 0 46914(_assignment(_alias((rdfull)(i_rdfull)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__46915(_arch 19 0 46915(_assignment(_alias((wrempty)(i_wrempty)))(_simpleassign BUF)(_trgt(7))(_sens(24)))))
			(line__46916(_arch 20 0 46916(_assignment(_trgt(9))(_sens(26)(48)))))
			(line__46918(_arch 21 0 46918(_assignment(_trgt(10))(_sens(27)))))
			(line__46919(_arch 22 0 46919(_assignment(_trgt(11))(_sens(28)))))
			(line__46920(_arch 23 0 46920(_assignment(_trgt(12))(_sens(37)))))
		)
		(_subprogram
			(_ext IS_VALID_FAMILY(2 76))
			(_ext FEATURE_FAMILY_BASE_STRATIX(2 56))
			(_ext FEATURE_FAMILY_BASE_CYCLONE(2 58))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (42)(43)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_DEVICE_FAMILIES))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(20047)
		(4605519)
		(1869771333 1277174130 1398754640 1096240968 1145128264 1937075488 1700929652 542002976 1327526511 3032646)
		(1869771333 1428169074 1380271182 1464814662 1162363743 1313426243 1970085959 1646294131 1313808485 544370464 776357455)
		(1869771333 1327505778 1179796822 1599557452 1128613955 1196312907 1937075488 1700929652 542002976 1327526511 3032646)
		(1869771333 1428169074 1163871571 1830830657 544502645 1327523170 1919885390 1179012896 46)
		(1869771333 1092624754 1381975108 1331645761 1431327829 1163026260 1414744391 1830834757 544502645 1327523170 1919885390 1179012896 46)
		(1869771333 1226842482 1734700140 1226861665 1313166414 1598309700 1230390596 1180648771 1279872321 11865)
	)
	(_model . behavior 86 -1)
)
V 000049 55 9137          1711853938479 behavior
(_unit VHDL(dcfifo_sync 0 46946(behavior 0 46982))
	(_version vef)
	(_time 1711853938480 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code a2a0f4f5a3f5f0b4aba5a3ace4fba5a5a1a5aba4f7a4a1)
	(_coverage d)
	(_ent
		(_time 1711853938451)
	)
	(_comp
		(DCFIFO_DFFPIPE
			(_object
				(_gen(_int lpm_delay -1 0 47014(_ent)))
				(_gen(_int lpm_width -1 0 47015(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{LPM_WIDTH-1~downto~0}~138 0 47017(_array -3((_dto c 14 i 0)))))
				(_port(_int d 16 0 47017(_ent (_in))))
				(_port(_int clock -3 0 47018(_ent (_in))))
				(_port(_int aclr -3 0 47019(_ent (_in((i 2))))))
				(_type(_int ~STD_LOGIC_VECTOR{LPM_WIDTH-1~downto~0}~1310 0 47020(_array -3((_dto c 15 i 0)))))
				(_port(_int q 17 0 47020(_ent (_out))))
			)
		)
	)
	(_inst RDPTR_D 0 47025(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)((i 1)))
			((lpm_width)(_code 16))
		)
		(_port
			((d)(i_rdptr))
			((clock)(wrclk))
			((aclr)(aclr))
			((q)(i_rdptr_s))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)((i 1)))
				((lpm_width)(_code 17))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst WRPTR_D 0 47035(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)((i 1)))
			((lpm_width)(_code 18))
		)
		(_port
			((d)(i_wrptr))
			((clock)(wrclk))
			((aclr)(aclr))
			((q)(i_wrptr_r))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)((i 1)))
				((lpm_width)(_code 19))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst WRPTR_E 0 47045(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)((i 1)))
			((lpm_width)(_code 20))
		)
		(_port
			((d)(i_wrptr_r))
			((clock)(rdclk))
			((aclr)(aclr))
			((q)(i_wrptr_s))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)((i 1)))
				((lpm_width)(_code 21))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_object
		(_gen(_int lpm_width -1 0 46949(_ent gms)))
		(_gen(_int lpm_widthu -1 0 46950(_ent gms)))
		(_gen(_int lpm_numwords -1 0 46951(_ent gms)))
		(_type(_int ~STRING~12 0 46952(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 0 0 46952(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~121 0 46953(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_showahead 1 0 46953(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~122 0 46954(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int underflow_checking 2 0 46954(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~123 0 46955(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int overflow_checking 3 0 46955(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~124 0 46956(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_eab 4 0 46956(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~125 0 46957(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int add_ram_output_register 5 0 46957(_ent gms(_string \"OFF"\))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~12 0 46963(_array -3((_dto c 22 i 0)))))
		(_port(_int data 6 0 46963(_ent(_in))))
		(_port(_int rdclk -3 0 46964(_ent(_in)(_event))))
		(_port(_int wrclk -3 0 46965(_ent(_in)(_event))))
		(_port(_int aclr -3 0 46966(_ent(_in((i 2)))(_event))))
		(_port(_int rdreq -3 0 46967(_ent(_in))))
		(_port(_int wrreq -3 0 46968(_ent(_in))))
		(_port(_int rdfull -3 0 46970(_ent(_out))))
		(_port(_int wrfull -3 0 46971(_ent(_out))))
		(_port(_int rdempty -3 0 46972(_ent(_out))))
		(_port(_int wrempty -3 0 46973(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~12 0 46974(_array -3((_dto c 23 i 0)))))
		(_port(_int rdusedw 7 0 46974(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~127 0 46975(_array -3((_dto c 24 i 0)))))
		(_port(_int wrusedw 8 0 46975(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~129 0 46976(_array -3((_dto c 25 i 0)))))
		(_port(_int q 9 0 46976(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~13 0 46984(_array -3((_dto c 26 i 0)))))
		(_type(_int LPM_MEMORY 0 46984(_array 10((_dto c 27 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~132 0 46987(_array -3((_dto c 28 i 0)))))
		(_cnst(_int ZEROS 12 0 46987(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu~downto~0}~13 0 46988(_array -3((_dto c 29 i 0)))))
		(_cnst(_int ZEROU 13 0 46988(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~134 0 46991(_array -3((_dto c 30 i 0)))))
		(_sig(_int i_data_tmp 14 0 46991(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu~downto~0}~136 0 46992(_array -3((_dto c 31 i 0)))))
		(_sig(_int i_rdptr 15 0 46992(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrptr 15 0 46993(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrptr_tmp 15 0 46994(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rdptr_s 15 0 46995(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrptr_r 15 0 46996(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrptr_s 15 0 46997(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rdempty -3 0 46998(_arch(_uni((i 3))))))
		(_sig(_int i_wrempty -3 0 46999(_arch(_uni((i 3))))))
		(_sig(_int i_rdfull -3 0 47000(_arch(_uni((i 2))))))
		(_sig(_int i_wrfull -3 0 47001(_arch(_uni((i 2))))))
		(_sig(_int i_rden -3 0 47002(_arch(_uni((i 2))))))
		(_sig(_int i_wren -3 0 47003(_arch(_uni((i 2))))))
		(_sig(_int i_wren_tmp -3 0 47004(_arch(_uni((i 2))))))
		(_sig(_int i_rdusedw 15 0 47005(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrusedw 15 0 47006(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_tmp 14 0 47007(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_cnt_mod -1 0 47008(_arch(_uni((i 0))))))
		(_sig(_int i_max_widthu -1 0 47009(_arch(_uni((i 0))))))
		(_var(_int need_init -4 0 47058(_prcs 0((i 1)))))
		(_var(_int mem_data 11 0 47059(_prcs 0(_code 32))))
		(_prcs
			(line__47057(_arch 0 0 47057(_prcs(_simple)(_trgt(13)(14)(15)(16)(26)(29)(30)(31))(_sens(1)(2)(3))(_mon)(_read(13)(14)(15)(16)(24)(25)(26)(30)(31)(0)))))
			(line__47237(_arch 1 0 47237(_assignment(_trgt(24))(_sens(20)(4)))))
			(line__47241(_arch 2 0 47241(_assignment(_trgt(25))(_sens(23)(5)))))
			(line__47246(_arch 3 0 47246(_prcs(_simple)(_trgt(27))(_sens(14)(19)(30))(_mon))))
			(line__47259(_arch 4 0 47259(_prcs(_simple)(_trgt(28))(_sens(15)(17)(30))(_mon))))
			(line__47272(_arch 5 0 47272(_prcs(_simple)(_trgt(20)(22))(_sens(27)(31)))))
			(line__47290(_arch 6 0 47290(_prcs(_simple)(_trgt(21)(23))(_sens(28)(31)))))
			(line__47309(_arch 7 0 47309(_assignment(_alias((rdfull)(i_rdfull)))(_simpleassign BUF)(_trgt(6))(_sens(22)))))
			(line__47310(_arch 8 0 47310(_assignment(_alias((wrfull)(i_wrfull)))(_simpleassign BUF)(_trgt(7))(_sens(23)))))
			(line__47311(_arch 9 0 47311(_assignment(_alias((rdempty)(i_rdempty)))(_simpleassign BUF)(_trgt(8))(_sens(20)))))
			(line__47312(_arch 10 0 47312(_assignment(_alias((wrempty)(i_wrempty)))(_simpleassign BUF)(_trgt(9))(_sens(21)))))
			(line__47313(_arch 11 0 47313(_assignment(_trgt(10))(_sens(27(_range 33)))(_read(27(_range 34))))))
			(line__47314(_arch 12 0 47314(_assignment(_trgt(11))(_sens(28(_range 35)))(_read(28(_range 36))))))
			(line__47315(_arch 13 0 47315(_assignment(_trgt(12))(_sens(29)))))
		)
		(_subprogram
			(_ext IS_VALID_FAMILY(2 76))
			(_ext FEATURE_FAMILY_BASE_STRATIX(2 56))
			(_ext FEATURE_FAMILY_BASE_CYCLONE(2 58))
			(_ext FEATURE_FAMILY_STRATIXII(2 36))
			(_ext FEATURE_FAMILY_CYCLONEII(2 45))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_DEVICE_FAMILIES))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(20047)
		(4605519)
		(1869771333 1277174130 1398754640 1096240968 1145128264 1937075488 1700929652 542002976 1327526511 3032646)
		(1869771333 1428169074 1380271182 1464814662 1162363743 1313426243 1970085959 1646294131 1313808485 544370464 776357455)
		(1869771333 1327505778 1179796822 1599557452 1128613955 1196312907 1937075488 1700929652 542002976 1327526511 3032646)
		(1869771333 1428169074 1163871571 1830830657 544502645 1327523170 1919885390 1179012896 46)
		(1869771333 1277174130 1314868560 1331121493 542327890 1953723757 543515168 1936942444 1634235424 1919885422 1970365728 1948281953 707928175 1297108010 1145657183 777341012)
		(1869771333 1092624754 1381975108 1331645761 1431327829 1163026260 1414744391 1830834757 544502645 1327523170 1919885390 1179012896 46)
		(1869771333 1226842482 1734700140 1226861665 1313166414 1598309700 1230390596 1180648771 1279872321 11865)
	)
	(_model . behavior 37 -1)
)
V 000049 55 13636         1711853938560 behavior
(_unit VHDL(dcfifo_low_latency 0 47345(behavior 0 47389))
	(_version vef)
	(_time 1711853938561 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code f0f2a6a0f3a7a2e6f9f4a4f3b6a9f7f6a3f6a6f7f7f5a6)
	(_coverage d)
	(_ent
		(_time 1711853938497)
	)
	(_comp
		(DCFIFO_DFFPIPE
			(_object
				(_gen(_int lpm_delay -1 0 47629(_ent)))
				(_gen(_int lpm_width -1 0 47630(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1310 0 47632(_array -3((_dto c 27 i 0)))))
				(_port(_int d 22 0 47632(_ent (_in))))
				(_port(_int clock -3 0 47633(_ent (_in))))
				(_port(_int aclr -3 0 47634(_ent (_in((i 2))))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1312 0 47635(_array -3((_dto c 28 i 0)))))
				(_port(_int q 23 0 47635(_ent (_out))))
			)
		)
	)
	(_inst DP_WS_DGRP 0 47641(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)(_code 29))
			((lpm_width)(_code 30))
		)
		(_port
			((d)(i_rdptr_g))
			((clock)(wrclk))
			((aclr)(aclr))
			((q)(i_ws_dgrp))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)(_code 31))
				((lpm_width)(_code 32))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst DP_RS_DGWP 0 47651(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)(_code 33))
			((lpm_width)(_code 34))
		)
		(_port
			((d)(i_delayed_wrptr_g))
			((clock)(rdclk))
			((aclr)(aclr))
			((q)(i_rs_dgwp))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)(_code 35))
				((lpm_width)(_code 36))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst DP_RDUSEDW 0 47661(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)(_code 37))
			((lpm_width)(_code 38))
		)
		(_port
			((d)(i_rdusedw_tmp))
			((clock)(rdclk))
			((aclr)(aclr))
			((q)(i_rdusedw))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)(_code 39))
				((lpm_width)(_code 40))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_inst DP_WRUSEDW 0 47671(_comp DCFIFO_DFFPIPE)
		(_gen
			((lpm_delay)(_code 41))
			((lpm_width)(_code 42))
		)
		(_port
			((d)(i_wrusedw_tmp))
			((clock)(wrclk))
			((aclr)(aclr))
			((q)(i_wrusedw))
		)
		(_use(_ent . DCFIFO_DFFPIPE)
			(_gen
				((lpm_delay)(_code 43))
				((lpm_width)(_code 44))
			)
			(_port
				((d)(d))
				((clock)(clock))
				((aclr)(aclr))
				((q)(q))
			)
		)
	)
	(_object
		(_gen(_int lpm_width -1 0 47348(_ent gms)))
		(_gen(_int lpm_widthu -1 0 47349(_ent gms)))
		(_gen(_int lpm_width_r -1 0 47350(_ent gms)))
		(_gen(_int lpm_widthu_r -1 0 47351(_ent gms)))
		(_gen(_int lpm_numwords -1 0 47352(_ent)))
		(_gen(_int delay_rdusedw -1 0 47353 \2\ (_ent((i 2)))))
		(_gen(_int delay_wrusedw -1 0 47354 \2\ (_ent((i 2)))))
		(_gen(_int rdsync_delaypipe -1 0 47355 \0\ (_ent((i 0)))))
		(_gen(_int wrsync_delaypipe -1 0 47356 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 47357(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 0 0 47357(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~121 0 47358(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_showahead 1 0 47358(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~122 0 47359(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int underflow_checking 2 0 47359(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~123 0 47360(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int overflow_checking 3 0 47360(_ent gms(_string \"ON"\))))
		(_type(_int ~STRING~124 0 47361(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int add_usedw_msb_bit 4 0 47361(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~125 0 47362(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int read_aclr_synch 5 0 47362(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~126 0 47363(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int write_aclr_synch 6 0 47363(_ent gms(_string \"OFF"\))))
		(_type(_int ~STRING~127 0 47364(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 7 0 47364(_ent(_string \"USE_EAB=ON"\))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~12 0 47370(_array -3((_dto c 45 i 0)))))
		(_port(_int data 8 0 47370(_ent(_in))))
		(_port(_int rdclk -3 0 47371(_ent(_in)(_event))))
		(_port(_int wrclk -3 0 47372(_ent(_in)(_event))))
		(_port(_int aclr -3 0 47373(_ent(_in((i 2)))(_event))))
		(_port(_int rdreq -3 0 47374(_ent(_in))))
		(_port(_int wrreq -3 0 47375(_ent(_in))))
		(_port(_int rdfull -3 0 47377(_ent(_out))))
		(_port(_int wrfull -3 0 47378(_ent(_out))))
		(_port(_int rdempty -3 0 47379(_ent(_out))))
		(_port(_int wrempty -3 0 47380(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu_r-1~downto~0}~12 0 47381(_array -3((_dto c 46 i 0)))))
		(_port(_int rdusedw 9 0 47381(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~12 0 47382(_array -3((_dto c 47 i 0)))))
		(_port(_int wrusedw 10 0 47382(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width_r-1~downto~0}~12 0 47383(_array -3((_dto c 48 i 0)))))
		(_port(_int q 11 0 47383(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~13 0 47570(_array -3((_dto c 49 i 0)))))
		(_cnst(_int ZEROS 12 0 47570(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu+1~downto~0}~13 0 47571(_array -3((_dto c 50 i 0)))))
		(_cnst(_int ZEROU 13 0 47571(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width_r-1~downto~0}~13 0 47572(_array -3((_dto c 51 i 0)))))
		(_cnst(_int ZEROS_R 14 0 47572(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu_r+1~downto~0}~13 0 47573(_array -3((_dto c 52 i 0)))))
		(_cnst(_int ZEROU_R 15 0 47573(_arch((_others(i 2))))))
		(_type(_int ~STRING~13 0 47574(_array -2((_uto i 1 i 2147483647)))))
		(_cnst(_int MAXIMIZE_SPEED 16 0 47574(_arch gms(_code 53))))
		(_cnst(_int USE_WREMPTY_SPEED -6 0 47575(_arch gms(_code 54))))
		(_cnst(_int USE_RDFULL_SPEED -6 0 47576(_arch gms(_code 55))))
		(_cnst(_int CNT_MOD -1 0 47577(_arch gms(_code 56))))
		(_cnst(_int CNT_MOD_R -1 0 47578(_arch gms(_code 57))))
		(_cnst(_int WIDTH_RATIO -1 0 47579(_arch gms(_code 58))))
		(_cnst(_int FIFO_DEPTH -1 0 47580(_arch gms(_code 59))))
		(_cnst(_int USE_SYNC_READ_ACLR -6 0 47581(_arch gms(_code 60))))
		(_cnst(_int USE_SYNC_WRITE_ACLR -6 0 47584(_arch gms(_code 61))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width_r-1~downto~0}~132 0 47589(_array -3((_dto c 62 i 0)))))
		(_type(_int LPM_MEMORY 0 47589(_array 17((_dto c 63 i 0)))))
		(_sig(_int mem_data 18 0 47592(_arch(_uni(_code 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu_r+1~downto~0}~134 0 47593(_array -3((_dto c 65 i 0)))))
		(_sig(_int i_rdptr_g 19 0 47593(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rdptr_g1p 19 0 47594(_arch(_uni(_code 66)))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu+1~downto~0}~136 0 47595(_array -3((_dto c 67 i 0)))))
		(_sig(_int i_wrptr_g 20 0 47595(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrptr_g1 20 0 47596(_arch(_uni(_code 68)))))
		(_sig(_int i_delayed_wrptr_g 20 0 47597(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rden -3 0 47598(_arch(_uni((i 2))))))
		(_sig(_int i_wren -3 0 47599(_arch(_uni((i 2))))))
		(_sig(_int i_showahead_flag -3 0 47600(_arch(_uni((i 2))))))
		(_sig(_int i_rdempty -3 0 47601(_arch(_uni((i 3))))))
		(_sig(_int i_wrempty_area -3 0 47602(_arch(_uni((i 3))))))
		(_sig(_int i_wrempty_speed -3 0 47603(_arch(_uni((i 3))))))
		(_sig(_int i_rdempty_rreg -3 0 47604(_arch(_uni((i 3))))))
		(_sig(_int i_rdfull_area -3 0 47605(_arch(_uni((i 2))))))
		(_sig(_int i_rdfull_speed -3 0 47606(_arch(_uni((i 2))))))
		(_sig(_int i_wrfull -3 0 47607(_arch(_uni((i 2))))))
		(_sig(_int i_wrfull_wreg -3 0 47608(_arch(_uni((i 2))))))
		(_sig(_int i_rdusedw 19 0 47609(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrusedw 20 0 47610(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rdusedw_tmp 19 0 47611(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrusedw_tmp 20 0 47612(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rs_dgwp 20 0 47613(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_ws_dgrp 19 0 47614(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width_r-1~downto~0}~138 0 47615(_array -3((_dto c 69 i 0)))))
		(_sig(_int i_q 21 0 47615(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_rdaclr -3 0 47616(_arch(_uni((i 3))))))
		(_sig(_int sync_rdaclr_pre -3 0 47617(_arch(_uni((i 3))))))
		(_sig(_int read_aclr -3 0 47618(_arch(_uni((i 2))))))
		(_sig(_int sync_wraclr -3 0 47619(_arch(_uni((i 3))))))
		(_sig(_int sync_wraclr_pre -3 0 47620(_arch(_uni((i 3))))))
		(_sig(_int write_aclr -3 0 47621(_arch(_uni((i 2))))))
		(_sig(_int is_overflow -6 0 47622(_arch(_uni((i 0))))))
		(_sig(_int is_underflow -6 0 47623(_arch(_uni((i 0))))))
		(_var(_int need_init -6 0 47684(_prcs 0((i 1)))))
		(_var(_int mem_data 18 0 47685(_prcs 0(_code 70))))
		(_var(_int i_q_is_registered -6 0 47686(_prcs 0((i 0)))))
		(_var(_int max_widthu_r -5 0 47687(_prcs 0((i 0)))))
		(_var(_int no_warn -6 0 47688(_prcs 0((i 0)))))
		(_var(_int start_address -5 0 47689(_prcs 0((i 0)))))
		(_prcs
			(line__47683(_arch 0 0 47683(_prcs(_simple)(_trgt(14)(15)(16)(17)(18)(23)(25)(26)(29)(36)(43)(44))(_sens(39)(42)(1)(2)(3))(_mon)(_read(14)(15)(16)(17)(19)(20)(22)(25)(28)(29)(43)(44)(0)))))
			(line__47873(_arch 1 0 47873(_prcs(_simple)(_trgt(40)(41))(_sens(2)(3))(_read(41)))))
			(line__47886(_arch 2 0 47886(_prcs(_simple)(_trgt(37)(38))(_sens(1)(3))(_read(38)))))
			(line__47899(_arch 3 0 47899(_prcs(_simple)(_trgt(22))(_sens(14)(34))(_mon))))
			(line__47919(_arch 4 0 47919(_prcs(_simple)(_trgt(28))(_sens(17)(35))(_mon))))
			(line__47939(_arch 5 0 47939(_prcs(_simple)(_trgt(24)(33))(_sens(16)(35))(_mon))))
			(line__47967(_arch 6 0 47967(_prcs(_simple)(_trgt(27)(32))(_sens(14)(34))(_mon))))
			(line__47995(_arch 7 0 47995(_assignment(_trgt(19))(_sens(22)(37)(4)))))
			(line__47999(_arch 8 0 47999(_assignment(_trgt(20))(_sens(28)(40)(5)))))
			(line__48003(_arch 9 0 48003(_assignment(_trgt(39))(_sens(37)(3)))))
			(line__48007(_arch 10 0 48007(_assignment(_trgt(42))(_sens(40)(3)))))
			(line__48013(_arch 11 0 48013(_assignment(_trgt(8))(_sens(22)(37)(43)(44)))))
			(line__48016(_arch 12 0 48016(_assignment(_trgt(9))(_sens(23)(24)(43)(44)))))
			(line__48019(_arch 13 0 48019(_assignment(_trgt(6))(_sens(26)(27)(43)(44)))))
			(line__48022(_arch 14 0 48022(_assignment(_trgt(7))(_sens(28)(40)(43)(44)))))
			(line__48025(_arch 15 0 48025(_assignment(_trgt(11))(_sens(31(_range 71))(43)(44))(_read(31(_range 72))))))
			(line__48027(_arch 16 0 48027(_assignment(_trgt(10))(_sens(30(_range 73))(43)(44))(_read(30(_range 74))))))
			(line__48029(_arch 17 0 48029(_assignment(_trgt(12))(_sens(36)(43)(44)))))
		)
		(_subprogram
			(_int get_delay_rdusedw 18 0 47392(_arch(_func -1 -1)))
			(_int get_delay_wrusedw 19 0 47407(_arch(_func -1 -1)))
			(_int STR_TO_INT 20 0 47422(_arch(_func -5 -4)))
			(_int is_wrempty_speed 21 0 47458(_arch(_func -6 -4)))
			(_int is_rdfull_speed 22 0 47478(_arch(_func -6 -4)))
			(_int get_cnt_mod 23 0 47498(_arch(_func -1 -4)))
			(_int get_cnt_mod_r 24 0 47524(_arch(_func -1 -4)))
			(_int get_width_ratio 25 0 47550(_arch(_func)))
			(_int get_fifo_depth 26 0 47559(_arch(_func -1 -1)))
			(_ext IS_VALID_FAMILY(2 76))
			(_ext FEATURE_FAMILY_STRATIXII(2 36))
			(_ext FEATURE_FAMILY_CYCLONEII(2 45))
			(_ext FEATURE_FAMILY_STRATIXIII(2 31))
			(_ext FEATURE_FAMILY_CYCLONEIII(2 39))
			(_ext FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM(2 70))
			(_ext FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM(2 69))
			(_ext get_parameter_value(3 0))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_DEVICE_FAMILIES))(.(ALTERA_MF_HINT_EVALUATION))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(20047)
		(4605519)
		(1869771333 1277174130 1398754640 1096240968 1145128264 1937075488 1700929652 542002976 1327526511 3032646)
		(1869771333 1428169074 1380271182 1464814662 1162363743 1313426243 1970085959 1646294131 1313808485 544370464 776357455)
		(1869771333 1327505778 1179796822 1599557452 1128613955 1196312907 1937075488 1700929652 542002976 1327526511 3032646)
		(1869771333 1277174130 1314868560 1331121493 542327890 1953723757 543515168 1936942444 1634235424 1919885422 1970365728 1948281953 707928175 1297108010 1145657183 777341012)
		(1869771333 1226842482 1734700140 1226861665 1313166414 1598309700 1230390596 1180648771 1279872321 11865)
		(1919252047 2003790950 1667460896 1701999221 1176510820 544171625 1886680431 1763734645 1853169779 2003791467 1853169774 543975796 543516788 1954047342 1936028192 1763734629 1935745139 1953654131 25701)
		(1701080661 1869375090 1668227191 1920103779 539059301 1868982598 1953853216 544503152 1965060969 1869507438 1965059703 1818850414 1701344288 2019913248 1701978228 544499059 1629516649 1919251315 6579572)
		(1931505257 1852404340 1634738279 1701667186 561145204 32)
		(1701604425 543973735 1918986307 1702126433 8306)
		(1230520653 1163544909 1162892127 17477)
	)
	(_model . behavior 75 -1)
)
V 000049 55 21168         1711853938624 behavior
(_unit VHDL(dcfifo_mixed_widths 0 48058(behavior 0 48109))
	(_version vef)
	(_time 1711853938625 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 2e2c792a78797c3827292f2f687729287a28272926282b)
	(_coverage d)
	(_ent
		(_time 1711853938584)
	)
	(_comp
		(DCFIFO_ASYNC
			(_object
				(_gen(_int lpm_width -1 0 48197(_ent)))
				(_gen(_int lpm_widthu -1 0 48198(_ent)))
				(_gen(_int lpm_numwords -1 0 48199(_ent)))
				(_gen(_int delay_rdusedw -1 0 48200(_ent((i 1)))))
				(_gen(_int delay_wrusedw -1 0 48201(_ent((i 1)))))
				(_gen(_int rdsync_delaypipe -1 0 48202(_ent((i 0)))))
				(_gen(_int wrsync_delaypipe -1 0 48203(_ent((i 0)))))
				(_type(_int ~STRING~13 0 48204(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int intended_device_family 26 0 48204(_ent(_string \"Stratix"\))))
				(_type(_int ~STRING~131 0 48205(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_showahead 27 0 48205(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~132 0 48206(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int underflow_checking 28 0 48206(_ent(_string \"ON"\))))
				(_type(_int ~STRING~133 0 48207(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int overflow_checking 29 0 48207(_ent(_string \"ON"\))))
				(_type(_int ~STRING~134 0 48208(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int read_aclr_synch 30 0 48208(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~135 0 48209(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int write_aclr_synch 31 0 48209(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~136 0 48210(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int use_eab 32 0 48210(_ent(_string \"ON"\))))
				(_type(_int ~STRING~137 0 48211(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int add_ram_output_register 33 0 48211(_ent(_string \"OFF"\))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~139 0 48213(_array -3((_dto c 12 i 0)))))
				(_port(_int data 34 0 48213(_ent (_in))))
				(_port(_int rdclk -3 0 48214(_ent (_in))))
				(_port(_int wrclk -3 0 48215(_ent (_in))))
				(_port(_int aclr -3 0 48216(_ent (_in((i 2))))))
				(_port(_int rdreq -3 0 48217(_ent (_in))))
				(_port(_int wrreq -3 0 48218(_ent (_in))))
				(_port(_int rdfull -3 0 48219(_ent (_out))))
				(_port(_int wrfull -3 0 48220(_ent (_out))))
				(_port(_int rdempty -3 0 48221(_ent (_out))))
				(_port(_int wrempty -3 0 48222(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~1311 0 48223(_array -3((_dto c 13 i 0)))))
				(_port(_int rdusedw 35 0 48223(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~1313 0 48224(_array -3((_dto c 14 i 0)))))
				(_port(_int wrusedw 36 0 48224(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1315 0 48225(_array -3((_dto c 15 i 0)))))
				(_port(_int q 37 0 48225(_ent (_out))))
			)
		)
		(DCFIFO_SYNC
			(_object
				(_gen(_int lpm_width -1 0 48230(_ent)))
				(_gen(_int lpm_widthu -1 0 48231(_ent)))
				(_gen(_int lpm_numwords -1 0 48232(_ent)))
				(_type(_int ~STRING~1316 0 48233(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int intended_device_family 26 0 48233(_ent(_string \"Stratix"\))))
				(_type(_int ~STRING~1317 0 48234(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_showahead 27 0 48234(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~1318 0 48235(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int underflow_checking 28 0 48235(_ent(_string \"ON"\))))
				(_type(_int ~STRING~1319 0 48236(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int overflow_checking 29 0 48236(_ent(_string \"ON"\))))
				(_type(_int ~STRING~1320 0 48237(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int use_eab 30 0 48237(_ent(_string \"ON"\))))
				(_type(_int ~STRING~1321 0 48238(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int add_ram_output_register 31 0 48238(_ent(_string \"OFF"\))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1323 0 48240(_array -3((_dto c 16 i 0)))))
				(_port(_int data 32 0 48240(_ent (_in))))
				(_port(_int rdclk -3 0 48241(_ent (_in))))
				(_port(_int wrclk -3 0 48242(_ent (_in))))
				(_port(_int aclr -3 0 48243(_ent (_in((i 2))))))
				(_port(_int rdreq -3 0 48244(_ent (_in))))
				(_port(_int wrreq -3 0 48245(_ent (_in))))
				(_port(_int rdfull -3 0 48246(_ent (_out))))
				(_port(_int wrfull -3 0 48247(_ent (_out))))
				(_port(_int rdempty -3 0 48248(_ent (_out))))
				(_port(_int wrempty -3 0 48249(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~1325 0 48250(_array -3((_dto c 17 i 0)))))
				(_port(_int rdusedw 33 0 48250(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~1327 0 48251(_array -3((_dto c 18 i 0)))))
				(_port(_int wrusedw 34 0 48251(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1329 0 48252(_array -3((_dto c 19 i 0)))))
				(_port(_int q 35 0 48252(_ent (_out))))
			)
		)
		(DCFIFO_LOW_LATENCY
			(_object
				(_gen(_int lpm_width -1 0 48257(_ent)))
				(_gen(_int lpm_widthu -1 0 48258(_ent)))
				(_gen(_int lpm_width_r -1 0 48259(_ent)))
				(_gen(_int lpm_widthu_r -1 0 48260(_ent)))
				(_gen(_int lpm_numwords -1 0 48261(_ent)))
				(_gen(_int delay_rdusedw -1 0 48262(_ent((i 2)))))
				(_gen(_int delay_wrusedw -1 0 48263(_ent((i 2)))))
				(_gen(_int rdsync_delaypipe -1 0 48264(_ent((i 0)))))
				(_gen(_int wrsync_delaypipe -1 0 48265(_ent((i 0)))))
				(_type(_int ~STRING~1330 0 48266(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int intended_device_family 26 0 48266(_ent(_string \"Stratix"\))))
				(_type(_int ~STRING~1331 0 48267(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_showahead 27 0 48267(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~1332 0 48268(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int underflow_checking 28 0 48268(_ent(_string \"ON"\))))
				(_type(_int ~STRING~1333 0 48269(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int overflow_checking 29 0 48269(_ent(_string \"ON"\))))
				(_type(_int ~STRING~1334 0 48270(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int add_usedw_msb_bit 30 0 48270(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~1335 0 48271(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int read_aclr_synch 31 0 48271(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~1336 0 48272(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int write_aclr_synch 32 0 48272(_ent(_string \"OFF"\))))
				(_type(_int ~STRING~1337 0 48273(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_hint 33 0 48273(_ent(_string \"USE_EAB=ON"\))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1339 0 48275(_array -3((_dto c 20 i 0)))))
				(_port(_int data 34 0 48275(_ent (_in))))
				(_port(_int rdclk -3 0 48276(_ent (_in))))
				(_port(_int wrclk -3 0 48277(_ent (_in))))
				(_port(_int aclr -3 0 48278(_ent (_in((i 2))))))
				(_port(_int rdreq -3 0 48279(_ent (_in))))
				(_port(_int wrreq -3 0 48280(_ent (_in))))
				(_port(_int rdfull -3 0 48281(_ent (_out))))
				(_port(_int wrfull -3 0 48282(_ent (_out))))
				(_port(_int rdempty -3 0 48283(_ent (_out))))
				(_port(_int wrempty -3 0 48284(_ent (_out))))
				(_port(_int rdusedw 24 0 48285(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~1343 0 48286(_array -3((_dto c 21 i 0)))))
				(_port(_int wrusedw 35 0 48286(_ent (_out))))
				(_port(_int q 25 0 48287(_ent (_out))))
			)
		)
	)
	(_inst ASYNC 0 48292(_comp DCFIFO_ASYNC)
		(_gen
			((lpm_width)(_code 22))
			((lpm_widthu)(_code 23))
			((lpm_numwords)(_code 24))
			((delay_rdusedw)(_code 25))
			((delay_wrusedw)(_code 26))
			((rdsync_delaypipe)(_code 27))
			((wrsync_delaypipe)(_code 28))
			((intended_device_family)(_code 29))
			((lpm_showahead)(_code 30))
			((underflow_checking)(_code 31))
			((overflow_checking)(_code 32))
			((read_aclr_synch)(_code 33))
			((write_aclr_synch)(_code 34))
			((use_eab)(_code 35))
			((add_ram_output_register)(_code 36))
		)
		(_port
			((data)(data))
			((rdclk)(rdclk))
			((wrclk)(wrclk))
			((aclr)(aclr))
			((rdreq)(rdreq))
			((wrreq)(wrreq))
			((rdfull)(i_rdfull_a))
			((wrfull)(i_wrfull_a))
			((rdempty)(i_rdempty_a))
			((wrempty)(i_wrempty_a))
			((rdusedw)(i_rdusedw_a))
			((wrusedw)(i_wrusedw_a))
			((q)(i_q_a))
		)
		(_use(_ent . DCFIFO_ASYNC)
			(_gen
				((lpm_width)(_code 37))
				((lpm_widthu)(_code 38))
				((lpm_numwords)(_code 39))
				((delay_rdusedw)(_code 40))
				((delay_wrusedw)(_code 41))
				((rdsync_delaypipe)(_code 42))
				((wrsync_delaypipe)(_code 43))
				((intended_device_family)(_code 44))
				((lpm_showahead)(_code 45))
				((underflow_checking)(_code 46))
				((overflow_checking)(_code 47))
				((read_aclr_synch)(_code 48))
				((write_aclr_synch)(_code 49))
				((use_eab)(_code 50))
				((add_ram_output_register)(_code 51))
			)
			(_port
				((data)(data))
				((rdclk)(rdclk))
				((wrclk)(wrclk))
				((rdreq)(rdreq))
				((wrreq)(wrreq))
				((aclr)(aclr))
				((rdempty)(rdempty))
				((wrempty)(wrempty))
				((rdfull)(rdfull))
				((wrfull)(wrfull))
				((rdusedw)(rdusedw))
				((wrusedw)(wrusedw))
				((q)(q))
			)
		)
	)
	(_inst SYNC 0 48324(_comp DCFIFO_SYNC)
		(_gen
			((lpm_width)(_code 52))
			((lpm_widthu)(_code 53))
			((lpm_numwords)(_code 54))
			((intended_device_family)(_code 55))
			((lpm_showahead)(_code 56))
			((underflow_checking)(_code 57))
			((overflow_checking)(_code 58))
			((use_eab)(_code 59))
			((add_ram_output_register)(_code 60))
		)
		(_port
			((data)(data))
			((rdclk)(rdclk))
			((wrclk)(wrclk))
			((aclr)(aclr))
			((rdreq)(rdreq))
			((wrreq)(wrreq))
			((rdfull)(i_rdfull_s))
			((wrfull)(i_wrfull_s))
			((rdempty)(i_rdempty_s))
			((wrempty)(i_wrempty_s))
			((rdusedw)(i_rdusedw_s))
			((wrusedw)(i_wrusedw_s))
			((q)(i_q_s))
		)
		(_use(_ent . DCFIFO_SYNC)
			(_gen
				((lpm_width)(_code 61))
				((lpm_widthu)(_code 62))
				((lpm_numwords)(_code 63))
				((intended_device_family)(_code 64))
				((lpm_showahead)(_code 65))
				((underflow_checking)(_code 66))
				((overflow_checking)(_code 67))
				((use_eab)(_code 68))
				((add_ram_output_register)(_code 69))
			)
			(_port
				((data)(data))
				((rdclk)(rdclk))
				((wrclk)(wrclk))
				((aclr)(aclr))
				((rdreq)(rdreq))
				((wrreq)(wrreq))
				((rdfull)(rdfull))
				((wrfull)(wrfull))
				((rdempty)(rdempty))
				((wrempty)(wrempty))
				((rdusedw)(rdusedw))
				((wrusedw)(wrusedw))
				((q)(q))
			)
		)
	)
	(_generate LOWLATENCY_FIFO 0 48350(_if 70)
		(_inst LOWLATENCY 0 48353(_comp DCFIFO_LOW_LATENCY)
			(_gen
				((lpm_width)(_code 71))
				((lpm_widthu)(_code 72))
				((lpm_width_r)(_code 73))
				((lpm_widthu_r)(_code 74))
				((lpm_numwords)(_code 75))
				((delay_rdusedw)(_code 76))
				((delay_wrusedw)(_code 77))
				((rdsync_delaypipe)(_code 78))
				((wrsync_delaypipe)(_code 79))
				((intended_device_family)(_code 80))
				((lpm_showahead)(_code 81))
				((underflow_checking)(_code 82))
				((overflow_checking)(_code 83))
				((add_usedw_msb_bit)(_code 84))
				((read_aclr_synch)(_code 85))
				((write_aclr_synch)(_code 86))
				((lpm_hint)(_code 87))
			)
			(_port
				((data)(data))
				((rdclk)(rdclk))
				((wrclk)(wrclk))
				((aclr)(aclr))
				((rdreq)(rdreq))
				((wrreq)(wrreq))
				((rdfull)(i_rdfull_l))
				((wrfull)(i_wrfull_l))
				((rdempty)(i_rdempty_l))
				((wrempty)(i_wrempty_l))
				((rdusedw)(i_rdusedw_l))
				((wrusedw)(i_wrusedw_l))
				((q)(i_q_l))
			)
			(_use(_ent . DCFIFO_LOW_LATENCY)
				(_gen
					((lpm_width)(_code 88))
					((lpm_widthu)(_code 89))
					((lpm_width_r)(_code 90))
					((lpm_widthu_r)(_code 91))
					((lpm_numwords)(_code 92))
					((delay_rdusedw)(_code 93))
					((delay_wrusedw)(_code 94))
					((rdsync_delaypipe)(_code 95))
					((wrsync_delaypipe)(_code 96))
					((intended_device_family)(_code 97))
					((lpm_showahead)(_code 98))
					((underflow_checking)(_code 99))
					((overflow_checking)(_code 100))
					((add_usedw_msb_bit)(_code 101))
					((read_aclr_synch)(_code 102))
					((write_aclr_synch)(_code 103))
					((lpm_hint)(_code 104))
				)
				(_port
					((data)(data))
					((rdclk)(rdclk))
					((wrclk)(wrclk))
					((aclr)(aclr))
					((rdreq)(rdreq))
					((wrreq)(wrreq))
					((rdfull)(rdfull))
					((wrfull)(wrfull))
					((rdempty)(rdempty))
					((wrempty)(wrempty))
					((rdusedw)(rdusedw))
					((wrusedw)(wrusedw))
					((q)(q))
				)
			)
		)
	)
	(_object
		(_gen(_int lpm_width -1 0 48061(_ent gms)))
		(_gen(_int lpm_widthu -1 0 48062(_ent gms)))
		(_gen(_int lpm_width_r -1 0 48063 \0\ (_ent gms((i 0)))))
		(_gen(_int lpm_widthu_r -1 0 48064 \0\ (_ent gms((i 0)))))
		(_gen(_int lpm_numwords -1 0 48065(_ent)))
		(_gen(_int delay_rdusedw -1 0 48066 \1\ (_ent((i 1)))))
		(_gen(_int delay_wrusedw -1 0 48067 \1\ (_ent((i 1)))))
		(_gen(_int rdsync_delaypipe -1 0 48068 \0\ (_ent gms((i 0)))))
		(_gen(_int wrsync_delaypipe -1 0 48069 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 48070(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 0 0 48070(_ent gms(_string \"Stratix"\))))
		(_type(_int ~STRING~121 0 48071(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_showahead 1 0 48071(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~122 0 48072(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int underflow_checking 2 0 48072(_ent(_string \"ON"\))))
		(_type(_int ~STRING~123 0 48073(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int overflow_checking 3 0 48073(_ent(_string \"ON"\))))
		(_type(_int ~STRING~124 0 48074(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clocks_are_synchronized 4 0 48074(_ent gms(_string \"FALSE"\))))
		(_type(_int ~STRING~125 0 48075(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_eab 5 0 48075(_ent(_string \"ON"\))))
		(_type(_int ~STRING~126 0 48076(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int add_ram_output_register 6 0 48076(_ent(_string \"OFF"\))))
		(_gen(_int add_width -1 0 48077 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~127 0 48078(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int ram_block_type 7 0 48078(_ent(_string \"AUTO"\))))
		(_type(_int ~STRING~128 0 48079(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int add_usedw_msb_bit 8 0 48079(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~129 0 48080(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int read_aclr_synch 9 0 48080(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1210 0 48081(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int write_aclr_synch 10 0 48081(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1211 0 48082(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 11 0 48082(_ent(_string \"USE_EAB=ON"\))))
		(_type(_int ~STRING~1212 0 48083(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_ecc 12 0 48083(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1213 0 48084(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 13 0 48084(_ent(_string \"dcfifo_mixed_widths"\))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~12 0 48088(_array -3((_dto c 105 i 0)))))
		(_port(_int data 14 0 48088(_ent(_in))))
		(_port(_int rdclk -3 0 48089(_ent(_in))))
		(_port(_int wrclk -3 0 48090(_ent(_in))))
		(_port(_int aclr -3 0 48091(_ent(_in((i 2))))))
		(_port(_int rdreq -3 0 48092(_ent(_in))))
		(_port(_int wrreq -3 0 48093(_ent(_in))))
		(_port(_int rdfull -3 0 48096(_ent(_out))))
		(_port(_int wrfull -3 0 48097(_ent(_out))))
		(_port(_int rdempty -3 0 48098(_ent(_out))))
		(_port(_int wrempty -3 0 48099(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu_r-1~downto~0}~12 0 48100(_array -3((_dto c 106 i 0)))))
		(_port(_int rdusedw 15 0 48100(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~12 0 48101(_array -3((_dto c 107 i 0)))))
		(_port(_int wrusedw 16 0 48101(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48102(_array -3((_dto i 1 i 0)))))
		(_port(_int eccstatus 17 0 48102(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width_r-1~downto~0}~12 0 48103(_array -3((_dto c 108 i 0)))))
		(_port(_int q 18 0 48103(_ent(_out))))
		(_cnst(_int USE_LOW_LATENCY_FIFO -6 0 48154(_arch gms(_code 109))))
		(_cnst(_int READ_SIDE_SYNCHRONIZERS -1 0 48161(_arch gms(_code 110))))
		(_cnst(_int WRITE_SIDE_SYNCHRONIZERS -1 0 48162(_arch gms(_code 111))))
		(_cnst(_int LOW_RDSYNC_DELAYPIPE -1 0 48164(_arch gms(_code 112))))
		(_cnst(_int LOW_WRSYNC_DELAYPIPE -1 0 48165(_arch gms(_code 113))))
		(_cnst(_int WIDTH_R -1 0 48166(_arch gms(_code 114))))
		(_cnst(_int WIDTHU_R -1 0 48167(_arch gms(_code 115))))
		(_sig(_int i_rdfull_a -3 0 48170(_arch(_uni((i 2))))))
		(_sig(_int i_wrfull_a -3 0 48171(_arch(_uni((i 2))))))
		(_sig(_int i_rdempty_a -3 0 48172(_arch(_uni((i 3))))))
		(_sig(_int i_wrempty_a -3 0 48173(_arch(_uni((i 3))))))
		(_sig(_int i_rdfull_s -3 0 48174(_arch(_uni((i 2))))))
		(_sig(_int i_wrfull_s -3 0 48175(_arch(_uni((i 2))))))
		(_sig(_int i_rdempty_s -3 0 48176(_arch(_uni((i 3))))))
		(_sig(_int i_wrempty_s -3 0 48177(_arch(_uni((i 3))))))
		(_sig(_int i_rdfull_l -3 0 48178(_arch(_uni((i 2))))))
		(_sig(_int i_wrfull_l -3 0 48179(_arch(_uni((i 2))))))
		(_sig(_int i_rdempty_l -3 0 48180(_arch(_uni((i 3))))))
		(_sig(_int i_wrempty_l -3 0 48181(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~13 0 48182(_array -3((_dto c 116 i 0)))))
		(_sig(_int i_rdusedw_a 19 0 48182(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrusedw_a 19 0 48183(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_rdusedw_s 19 0 48184(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrusedw_s 19 0 48185(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTHU_R-1~downto~0}~13 0 48186(_array -3((_dto c 117 i 0)))))
		(_sig(_int i_rdusedw_l 20 0 48186(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrusedw_l 19 0 48187(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~13 0 48188(_array -3((_dto c 118 i 0)))))
		(_sig(_int i_q_a 21 0 48188(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_q_s 21 0 48189(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH_R-1~downto~0}~13 0 48190(_array -3((_dto c 119 i 0)))))
		(_sig(_int i_q_l 22 0 48190(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48191(_array -3((_dto i 1 i 0)))))
		(_sig(_int i_eccstatus 23 0 48191(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTHU_R-1~downto~0}~1341 0 48285(_array -3((_dto c 120 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH_R-1~downto~0}~1345 0 48287(_array -3((_dto c 121 i 0)))))
		(_prcs
			(line__48389(_arch 0 0 48389(_assignment(_trgt(6))(_sens(14)(18)(22)))))
			(line__48392(_arch 1 0 48392(_assignment(_trgt(7))(_sens(15)(19)(23)))))
			(line__48395(_arch 2 0 48395(_assignment(_trgt(8))(_sens(16)(20)(24)))))
			(line__48398(_arch 3 0 48398(_assignment(_trgt(9))(_sens(17)(21)(25)))))
			(line__48401(_arch 4 0 48401(_assignment(_trgt(10))(_sens(26)(28)(30)))))
			(line__48404(_arch 5 0 48404(_assignment(_trgt(11))(_sens(27)(29)(31)))))
			(line__48407(_arch 6 0 48407(_assignment(_trgt(13))(_sens(32)(33)(34)))))
			(line__48410(_arch 7 0 48410(_assignment(_alias((eccstatus)(i_eccstatus)))(_trgt(12))(_sens(35)))))
			(INITIAL(_arch 8 0 48414(_prcs(_mon))))
		)
		(_subprogram
			(_int dcfifo_max 9 0 48113(_arch(_func)))
			(_int get_rdsync_delaypipe 10 0 48122(_arch(_func -1 -1)))
			(_int get_wrsync_delaypipe 11 0 48137(_arch(_func -1 -1)))
			(_ext FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM(2 69))
			(_ext FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM(2 70))
			(_ext FEATURE_FAMILY_STRATIX(2 42))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(ALTERA_DEVICE_FAMILIES))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1163219540)
		(1397506374 69)
		(1651340622 1864397413 1701650534 1953718644 1818845793 544830569 1953460848 1769235301 1914728047 1936287589 1936876916 544434464 544501614 1667592307 1701406313 1109405284 1684370273 544108320 543516788 1634886000 1702126957 1635131506 543520108 1129270339 1096766283 1398752594 1212370521 1229868882 1027884378 1397506374 1948265541 1931502952 1751346809 1768845170 1769234810 1914728047 1936287589 544367988 1767991395 1701585006 1752459118 1952801312 1852138871 1634038304 1851859044 1920409700 543519849 1668246627 1868832875 1852399981 1769414771 1646292076 775037029)
		(20047)
		(4605519)
		(1397506374 1330405189 1095524183 1129203028 89)
	)
	(_model . behavior 122 -1)
)
V 000049 55 11116         1711853938645 behavior
(_unit VHDL(dcfifo 0 48448(behavior 0 48497))
	(_version vef)
	(_time 1711853938646 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 3e3c693b68696c283e6b286439383a383d38383837)
	(_coverage d)
	(_ent
		(_time 1711853938640)
	)
	(_comp
		(DCFIFO_MIXED_WIDTHS
			(_object
				(_gen(_int lpm_width -1 0 48513(_ent)))
				(_gen(_int lpm_widthu -1 0 48514(_ent)))
				(_gen(_int lpm_width_r -1 0 48515(_ent)))
				(_gen(_int lpm_widthu_r -1 0 48516(_ent)))
				(_gen(_int lpm_numwords -1 0 48517(_ent)))
				(_gen(_int delay_rdusedw -1 0 48518(_ent)))
				(_gen(_int delay_wrusedw -1 0 48519(_ent)))
				(_gen(_int rdsync_delaypipe -1 0 48520(_ent)))
				(_gen(_int wrsync_delaypipe -1 0 48521(_ent)))
				(_type(_int ~STRING~13 0 48522(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int intended_device_family 22 0 48522(_ent)))
				(_type(_int ~STRING~131 0 48523(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_showahead 23 0 48523(_ent)))
				(_type(_int ~STRING~132 0 48524(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int underflow_checking 24 0 48524(_ent)))
				(_type(_int ~STRING~133 0 48525(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int overflow_checking 25 0 48525(_ent)))
				(_type(_int ~STRING~134 0 48526(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int clocks_are_synchronized 26 0 48526(_ent)))
				(_type(_int ~STRING~135 0 48527(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int use_eab 27 0 48527(_ent)))
				(_type(_int ~STRING~136 0 48528(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int add_ram_output_register 28 0 48528(_ent)))
				(_gen(_int add_width -1 0 48529(_ent)))
				(_type(_int ~STRING~137 0 48530(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int ram_block_type 29 0 48530(_ent)))
				(_type(_int ~STRING~138 0 48531(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int add_usedw_msb_bit 30 0 48531(_ent)))
				(_type(_int ~STRING~139 0 48532(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int read_aclr_synch 31 0 48532(_ent)))
				(_type(_int ~STRING~1310 0 48533(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int write_aclr_synch 32 0 48533(_ent)))
				(_type(_int ~STRING~1311 0 48534(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_hint 33 0 48534(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1313 0 48536(_array -3((_dto c 8 i 0)))))
				(_port(_int data 34 0 48536(_ent (_in))))
				(_port(_int rdclk -3 0 48537(_ent (_in))))
				(_port(_int wrclk -3 0 48538(_ent (_in))))
				(_port(_int aclr -3 0 48539(_ent (_in((i 2))))))
				(_port(_int rdreq -3 0 48540(_ent (_in))))
				(_port(_int wrreq -3 0 48541(_ent (_in))))
				(_port(_int rdfull -3 0 48542(_ent (_out))))
				(_port(_int wrfull -3 0 48543(_ent (_out))))
				(_port(_int rdempty -3 0 48544(_ent (_out))))
				(_port(_int wrempty -3 0 48545(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~1315 0 48546(_array -3((_dto c 9 i 0)))))
				(_port(_int rdusedw 35 0 48546(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~1317 0 48547(_array -3((_dto c 10 i 0)))))
				(_port(_int wrusedw 36 0 48547(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1319 0 48548(_array -3((_dto c 11 i 0)))))
				(_port(_int q 37 0 48548(_ent (_out))))
			)
		)
	)
	(_inst DCFIFO_MW 0 48553(_comp DCFIFO_MIXED_WIDTHS)
		(_gen
			((lpm_width)(_code 12))
			((lpm_widthu)(_code 13))
			((lpm_width_r)(_code 14))
			((lpm_widthu_r)(_code 15))
			((lpm_numwords)(_code 16))
			((delay_rdusedw)(_code 17))
			((delay_wrusedw)(_code 18))
			((rdsync_delaypipe)(_code 19))
			((wrsync_delaypipe)(_code 20))
			((intended_device_family)(_code 21))
			((lpm_showahead)(_code 22))
			((underflow_checking)(_code 23))
			((overflow_checking)(_code 24))
			((clocks_are_synchronized)(_code 25))
			((use_eab)(_code 26))
			((add_ram_output_register)(_code 27))
			((add_width)(_code 28))
			((ram_block_type)(_code 29))
			((add_usedw_msb_bit)(_code 30))
			((read_aclr_synch)(_code 31))
			((write_aclr_synch)(_code 32))
			((lpm_hint)(_code 33))
		)
		(_port
			((data)(data))
			((rdclk)(rdclk))
			((wrclk)(wrclk))
			((aclr)(aclr))
			((rdreq)(rdreq))
			((wrreq)(wrreq))
			((rdfull)(i_rdfull))
			((wrfull)(i_wrfull))
			((rdempty)(i_rdempty))
			((wrempty)(i_wrempty))
			((rdusedw)(i_rdusedw))
			((wrusedw)(i_wrusedw))
			((q)(i_q))
		)
		(_use(_ent . DCFIFO_MIXED_WIDTHS)
			(_gen
				((lpm_width)(_code 34))
				((lpm_widthu)(_code 35))
				((lpm_width_r)(_code 36))
				((lpm_widthu_r)(_code 37))
				((lpm_numwords)(_code 38))
				((delay_rdusedw)(_code 39))
				((delay_wrusedw)(_code 40))
				((rdsync_delaypipe)(_code 41))
				((wrsync_delaypipe)(_code 42))
				((intended_device_family)(_code 43))
				((lpm_showahead)(_code 44))
				((underflow_checking)(_code 45))
				((overflow_checking)(_code 46))
				((clocks_are_synchronized)(_code 47))
				((use_eab)(_code 48))
				((add_ram_output_register)(_code 49))
				((add_width)(_code 50))
				((ram_block_type)(_code 51))
				((add_usedw_msb_bit)(_code 52))
				((read_aclr_synch)(_code 53))
				((write_aclr_synch)(_code 54))
				((lpm_hint)(_code 55))
			)
			(_port
				((data)(data))
				((rdclk)(rdclk))
				((wrclk)(wrclk))
				((aclr)(aclr))
				((rdreq)(rdreq))
				((wrreq)(wrreq))
				((rdfull)(rdfull))
				((wrfull)(wrfull))
				((rdempty)(rdempty))
				((wrempty)(wrempty))
				((rdusedw)(rdusedw))
				((wrusedw)(wrusedw))
				((eccstatus)(_open))
				((q)(q))
			)
		)
	)
	(_object
		(_gen(_int lpm_width -1 0 48451(_ent gms)))
		(_gen(_int lpm_widthu -1 0 48452(_ent gms)))
		(_gen(_int lpm_numwords -1 0 48453(_ent)))
		(_gen(_int delay_rdusedw -1 0 48454 \1\ (_ent((i 1)))))
		(_gen(_int delay_wrusedw -1 0 48455 \1\ (_ent((i 1)))))
		(_gen(_int rdsync_delaypipe -1 0 48456 \0\ (_ent((i 0)))))
		(_gen(_int wrsync_delaypipe -1 0 48457 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 48458(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 0 0 48458(_ent(_string \"Stratix"\))))
		(_type(_int ~STRING~121 0 48459(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_showahead 1 0 48459(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~122 0 48460(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int underflow_checking 2 0 48460(_ent(_string \"ON"\))))
		(_type(_int ~STRING~123 0 48461(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int overflow_checking 3 0 48461(_ent(_string \"ON"\))))
		(_type(_int ~STRING~124 0 48462(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int clocks_are_synchronized 4 0 48462(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~125 0 48463(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int use_eab 5 0 48463(_ent(_string \"ON"\))))
		(_type(_int ~STRING~126 0 48464(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int add_ram_output_register 6 0 48464(_ent(_string \"OFF"\))))
		(_gen(_int add_width -1 0 48465 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~127 0 48466(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int ram_block_type 7 0 48466(_ent(_string \"AUTO"\))))
		(_type(_int ~STRING~128 0 48467(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int add_usedw_msb_bit 8 0 48467(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~129 0 48468(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int read_aclr_synch 9 0 48468(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1210 0 48469(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int write_aclr_synch 10 0 48469(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~1211 0 48470(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 11 0 48470(_ent(_string \"USE_EAB=ON"\))))
		(_type(_int ~STRING~1212 0 48471(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int enable_ecc 12 0 48471(_ent(_string \"FALSE"\))))
		(_type(_int ~STRING~1213 0 48472(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 13 0 48472(_ent(_string \"dcfifo"\))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~12 0 48476(_array -3((_dto c 56 i 0)))))
		(_port(_int data 14 0 48476(_ent(_in))))
		(_port(_int rdclk -3 0 48477(_ent(_in))))
		(_port(_int wrclk -3 0 48478(_ent(_in))))
		(_port(_int aclr -3 0 48479(_ent(_in((i 2))))))
		(_port(_int rdreq -3 0 48480(_ent(_in))))
		(_port(_int wrreq -3 0 48481(_ent(_in))))
		(_port(_int rdfull -3 0 48484(_ent(_out))))
		(_port(_int wrfull -3 0 48485(_ent(_out))))
		(_port(_int rdempty -3 0 48486(_ent(_out))))
		(_port(_int wrempty -3 0 48487(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~12 0 48488(_array -3((_dto c 57 i 0)))))
		(_port(_int rdusedw 15 0 48488(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~1215 0 48489(_array -3((_dto c 58 i 0)))))
		(_port(_int wrusedw 16 0 48489(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~1217 0 48490(_array -3((_dto c 59 i 0)))))
		(_port(_int q 17 0 48490(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48491(_array -3((_dto i 1 i 0)))))
		(_port(_int eccstatus 18 0 48491(_ent(_out))))
		(_sig(_int i_rdfull -3 0 48500(_arch(_uni((i 2))))))
		(_sig(_int i_wrfull -3 0 48501(_arch(_uni((i 2))))))
		(_sig(_int i_rdempty -3 0 48502(_arch(_uni((i 3))))))
		(_sig(_int i_wrempty -3 0 48503(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_widthu-1~downto~0}~13 0 48504(_array -3((_dto c 60 i 0)))))
		(_sig(_int i_rdusedw 19 0 48504(_arch(_uni((_others(i 2)))))))
		(_sig(_int i_wrusedw 19 0 48505(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{lpm_width-1~downto~0}~13 0 48506(_array -3((_dto c 61 i 0)))))
		(_sig(_int i_q 20 0 48506(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48507(_array -3((_dto i 1 i 0)))))
		(_sig(_int i_eccstatus 21 0 48507(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__48592(_arch 0 0 48592(_assignment(_alias((rdfull)(i_rdfull)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__48593(_arch 1 0 48593(_assignment(_alias((wrfull)(i_wrfull)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__48594(_arch 2 0 48594(_assignment(_alias((rdempty)(i_rdempty)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__48595(_arch 3 0 48595(_assignment(_alias((wrempty)(i_wrempty)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__48596(_arch 4 0 48596(_assignment(_trgt(10))(_sens(18)))))
			(line__48597(_arch 5 0 48597(_assignment(_trgt(11))(_sens(19)))))
			(line__48598(_arch 6 0 48598(_assignment(_trgt(12))(_sens(20)))))
			(line__48599(_arch 7 0 48599(_assignment(_alias((eccstatus)(i_eccstatus)))(_trgt(13))(_sens(21)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . behavior 62 -1)
)
V 000052 55 2778          1711853938661 behavioural
(_unit VHDL(altshift_taps 0 48625(behavioural 0 48660))
	(_version vef)
	(_time 1711853938662 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 4d4f1f4f4a1b1d5a484d5517154b4b4a49481b4a49)
	(_coverage d)
	(_ent
		(_time 1711853938656)
	)
	(_object
		(_gen(_int number_of_taps -1 0 48627 \4\ (_ent gms((i 4)))))
		(_gen(_int tap_distance -1 0 48629 \3\ (_ent((i 3)))))
		(_gen(_int width -1 0 48633 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 48634(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int power_up_state 0 0 48634(_ent(_string \"CLEARED"\))))
		(_type(_int ~STRING~121 0 48635(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 1 0 48635(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~122 0 48636(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 2 0 48636(_ent(_string \"altshift_taps"\))))
		(_type(_int ~STRING~123 0 48637(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 3 0 48637(_ent(_string \"Stratix"\))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 48641(_array -3((_dto c 1 i 0)))))
		(_port(_int shiftin 4 0 48641(_ent(_in))))
		(_port(_int clock -3 0 48643(_ent(_in)(_event))))
		(_port(_int clken -3 0 48645(_ent(_in((i 3))))))
		(_port(_int aclr -3 0 48647(_ent(_in((i 2))))))
		(_port(_int sclr -3 0 48649(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~125 0 48651(_array -3((_dto c 2 i 0)))))
		(_port(_int shiftout 5 0 48651(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{width*number_of_taps}-1~downto~0}~12 0 48653(_array -3((_dto c 3 i 0)))))
		(_port(_int taps 6 0 48653(_ent(_out))))
		(_cnst(_int TOTAL_TAP_DISTANCE -1 0 48663(_arch gms(_code 4))))
		(_type(_int ~STD_LOGIC_VECTOR{width~downto~0}~13 0 48667(_array -3((_dto c 5 i 0)))))
		(_type(_int mxn_array 0 48666(_array 7((_dto c 6 i 0)))))
		(_sig(_int contents 8 0 48670(_arch(_uni))))
		(_sig(_int head_pipe -1 0 48671(_arch(_uni((i 0))))))
		(_sig(_int i -1 0 48672(_arch(_uni((i 0))))))
		(_var(_int head -1 0 48678(_prcs 0((i 0)))))
		(_var(_int init -4 0 48679(_prcs 0((i 1)))))
		(_prcs
			(SHIFT(_arch 0 0 48677(_prcs(_simple)(_trgt(7)(8)(5)(6))(_sens(1)(3))(_read(7)(8)(0)(2)(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (7)(6)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1095060547 4474194)
	)
	(_model . behavioural 7 -1)
)
V 000049 55 2616          1711853938675 behavior
(_unit VHDL(a_graycounter 0 48746(behavior 0 48771))
	(_version vef)
	(_time 1711853938676 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 5d5f0f5d5f0a0e4a5a5e4c06055b5e5b0b5a585b08)
	(_coverage d)
	(_ent
		(_time 1711853938670)
	)
	(_object
		(_gen(_int width -1 0 48749(_ent gms)))
		(_gen(_int pvalue -1 0 48750(_ent gms)))
		(_type(_int ~STRING~12 0 48751(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 0 0 48751(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~121 0 48752(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 1 0 48752(_ent(_string \"a_graycounter"\))))
		(_port(_int clock -3 0 48757(_ent(_in)(_event))))
		(_port(_int clk_en -3 0 48758(_ent(_in((i 3))))))
		(_port(_int cnt_en -3 0 48759(_ent(_in((i 3))))))
		(_port(_int updown -3 0 48760(_ent(_in((i 3))))))
		(_port(_int aclr -3 0 48761(_ent(_in((i 2)))(_event))))
		(_port(_int sclr -3 0 48762(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 48764(_array -3((_dto c 5 i 0)))))
		(_port(_int qbin 2 0 48764(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~123 0 48765(_array -3((_dto c 6 i 0)))))
		(_port(_int q 3 0 48765(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 48774(_array -3((_dto c 7 i 0)))))
		(_sig(_int cnt 4 0 48774(_arch(_uni))))
		(_sig(_int qbin_tmp 4 0 48775(_arch(_uni))))
		(_var(_int init -4 0 48792(_prcs 1((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 48817(_array -3((_dto c 8 i 0)))))
		(_var(_int qbin_rshift 5 0 48817(_prcs 3)))
		(_prcs
			(MSG(_arch 0 0 48780(_prcs(_mon))))
			(line__48791(_arch 1 0 48791(_prcs(_simple)(_trgt(8))(_sens(0)(4))(_read(8)(1)(2)(3)(5)))))
			(line__48815(_arch 2 0 48815(_assignment(_trgt(9))(_sens(8)))))
			(line__48816(_arch 3 0 48816(_prcs(_simple)(_trgt(7))(_sens(9)))))
			(line__48826(_arch 4 0 48826(_assignment(_trgt(6))(_sens(8)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1970037078 1718558821 1145657120 1881163860 1835102817 1919251557 543584032 1919377249 1868790113 1702129269 1970086002 1646294131 1919361125 1702125925 1752440946 807431777 33)
	)
	(_model . behavior 9 -1)
)
V 000054 55 3841          1711853938690 altsquare_syn
(_unit VHDL(altsquare 0 48855(altsquare_syn 0 48880))
	(_version vef)
	(_time 1711853938691 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 6d6f3f6d6a3b3d7a6b687c36396b6c6a6f6b686b6c)
	(_coverage d)
	(_ent
		(_time 1711853938683)
	)
	(_generate data_shrink_LSB 0 48922(_if 8)
		(_object
			(_prcs
				(line__48923(_arch 4 0 48923(_assignment(_trgt(4(_range 9)))(_sens(6(_range 10)))(_read(6(_range 11))))))
			)
		)
	)
	(_generate data_shrink_MSB 0 48925(_if 12)
		(_object
			(_prcs
				(line__48926(_arch 5 0 48926(_assignment(_trgt(4(_range 13)))(_sens(6(_range 14)))(_read(6(_range 15))))))
			)
		)
	)
	(_generate data_expand 0 48928(_if 16)
		(_object
			(_prcs
				(line__48929(_arch 6 0 48929(_assignment(_trgt(4(_range 17))))))
				(line__48930(_arch 7 0 48930(_assignment(_trgt(4(_range 18)))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen(_int data_width -1 0 48859(_ent gms)))
		(_gen(_int result_width -1 0 48860(_ent gms)))
		(_gen(_int pipeline -1 0 48861 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 48862(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int representation 0 0 48862(_ent gms(_string \"UNSIGNED"\))))
		(_type(_int ~STRING~121 0 48863(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int result_alignment 1 0 48863(_ent gms(_string \"LSB"\))))
		(_type(_int ~STRING~122 0 48864(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 2 0 48864(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~123 0 48865(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 3 0 48865(_ent(_string \"altsquare"\))))
		(_type(_int ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 48870(_array -3((_dto c 19 i 0)))))
		(_port(_int data 4 0 48870(_ent(_in))))
		(_port(_int clock -3 0 48871(_ent(_in((i 2)))(_event))))
		(_port(_int ena -3 0 48872(_ent(_in((i 3))))))
		(_port(_int aclr -3 0 48873(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{result_width-1~downto~0}~12 0 48874(_array -3((_dto c 20 i 0)))))
		(_port(_int result 5 0 48874(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2*data_width-1~downto~0}~13 0 48884(_array -3((_dto c 21 i 0)))))
		(_type(_int T_PIPE_ARRAY 0 48884(_array 6((_to i 0 c 22)))))
		(_sig(_int stage_value 7 0 48887(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2*data_width-1~downto~0}~132 0 48888(_array -3((_dto c 23 i 0)))))
		(_sig(_int next_value 8 0 48888(_arch(_uni))))
		(_var(_int stage_value 7 0 48900(_prcs 3)))
		(_prcs
			(line__48891(_arch 0 0 48891(_assertion(_mon))))
			(line__48893(_arch 1 0 48893(_assertion(_mon))))
			(line__48895(_arch 2 0 48895(_assertion(_mon))))
			(line__48899(_arch 3 0 48899(_prcs(_simple)(_trgt(6))(_sens(0)(1)(3))(_read(2)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1970037078 1718558821 1952539680 1769430881 543716452 1634886000 1702126957 1970086002 1646294131 1919361125 1702125925 1752440946 807431777)
		(1970037078 1718558821 1936028192 1601465461 1952737655 1634738280 1701667186 544367988 1953723757 543515168 1634038375 544367988 1851877492 12320)
		(1230196309 1145392711)
		(1313294675 17477)
		(1970037078 1718558821 1885696544 1702061426 1952543854 544108393 1634886000 1702126957 1970086002 1646294131 1769152613 1684368999 544370464 1769172597 1684368999)
		(4346700)
		(4346701)
	)
	(_model . altsquare_syn 24 -1)
)
V 000051 55 1736          1711853938706 behavioral
(_unit VHDL(altera_std_synchronizer 0 48962(behavioral 0 48977))
	(_version vef)
	(_time 1711853938707 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 7c7e2e7d7c2a2c6a7a2d6e262c792a7b7f7b787a78)
	(_coverage d)
	(_ent
		(_time 1711853938700)
	)
	(_generate g1 0 48992(_if 5)
		(_object
			(_prcs
				(line__48994(_arch 1 0 48994(_assignment(_alias((dout)(din_s1)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
			)
		)
	)
	(_generate g2 0 48997(_if 6)
		(_object
			(_prcs
				(line__48998(_arch 2 0 48998(_prcs(_simple)(_trgt(3))(_sens(0)(2))(_read(4)(1)))))
			)
		)
	)
	(_generate g3 0 49009(_if 7)
		(_object
			(_prcs
				(line__49010(_arch 3 0 49010(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(4)(5(_range 8))(1)))))
				(line__49019(_arch 4 0 49019(_assignment(_trgt(3))(_sens(5(_index 9)))(_read(5(_index 10))))))
			)
		)
	)
	(_object
		(_gen(_int depth -1 0 48964 \3\ (_ent gms((i 3)))))
		(_port(_int clk -2 0 48968(_ent(_in)(_event))))
		(_port(_int reset_n -2 0 48969(_ent(_in))))
		(_port(_int din -2 0 48970(_ent(_in))))
		(_port(_int dout -2 0 48971(_ent(_out))))
		(_sig(_int din_s1 -2 0 48979(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{depth-2~downto~0}~13 0 48980(_array -2((_dto c 11 i 0)))))
		(_sig(_int dreg 0 0 48980(_arch(_uni))))
		(_prcs
			(line__48982(_arch 0 0 48982(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavioral 12 -1)
)
V 000051 55 1808          1711853938717 behavioral
(_unit VHDL(altera_std_synchronizer_bundle 0 49059(behavioral 0 49075))
	(_version vef)
	(_time 1711853938718 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 8c8ede828cdadc9a8b839ed6dc89da8b8f8b888a88)
	(_coverage d)
	(_ent
		(_time 1711853938715)
	)
	(_comp
		(altera_std_synchronizer
			(_object
				(_gen(_int depth -1 0 49078(_ent((i 3)))))
				(_port(_int clk -2 0 49080(_ent (_in))))
				(_port(_int reset_n -2 0 49081(_ent (_in))))
				(_port(_int din -2 0 49082(_ent (_in))))
				(_port(_int dout -2 0 49083(_ent (_out))))
			)
		)
	)
	(_generate g1 0 49087(_for 2 )
		(_inst s 0 49088(_comp altera_std_synchronizer)
			(_gen
				((depth)(_code 0))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((din)(din(_object 2)))
				((dout)(dout(_object 2)))
			)
			(_use(_ent . altera_std_synchronizer)
				(_gen
					((depth)(_code 1))
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 49087(_arch)))
		)
	)
	(_object
		(_gen(_int depth -1 0 49061 \3\ (_ent((i 3)))))
		(_gen(_int width -1 0 49062 \1\ (_ent gms((i 1)))))
		(_port(_int clk -2 0 49066(_ent(_in))))
		(_port(_int reset_n -2 0 49067(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 49068(_array -2((_dto c 2 i 0)))))
		(_port(_int din 0 0 49068(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 49069(_array -2((_dto c 3 i 0)))))
		(_port(_int dout 1 0 49069(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~width-1~13 0 49087(_scalar (_to i 0 c 4))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavioral 5 -1)
)
V 000044 55 7528          1711853938738 RTL
(_unit VHDL(alt_cal 0 49106(rtl 0 49135))
	(_version vef)
	(_time 1711853938739 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 9c9ece939ccacc89c2938fc6cc9acf9a9d9acf9b98)
	(_coverage d)
	(_ent
		(_time 1711853938725)
	)
	(_generate loop0 0 49181(_for 10 )
		(_object
			(_cnst(_int i 10 0 49181(_arch)))
			(_prcs
				(line__49182(_arch 0 0 49182(_assignment(_trgt(25(_object 5)))(_sens(18(_object 5))(21(0))(26(0))(11))(_read(18(_object 5))))))
			)
		)
	)
	(_generate loop1 0 49187(_for 11 )
		(_object
			(_cnst(_int i 11 0 49187(_arch)))
			(_prcs
				(line__49188(_arch 3 0 49188(_assignment(_trgt(28(_object 6)))(_sens(20(_object 6))(33(0)))(_read(20(_object 6))))))
			)
		)
	)
	(_generate loop2 0 49210(_for 12 )
		(_object
			(_cnst(_int i 12 0 49210(_arch)))
			(_prcs
				(line__49211(_arch 20 0 49211(_assignment(_trgt(17(_object 7)))(_sens(19(0))(34(_object 7)))(_read(34(_object 7))))))
			)
		)
	)
	(_generate loop3 0 49213(_for 13 )
		(_object
			(_cnst(_int i 13 0 49213(_arch)))
			(_prcs
				(line__49214(_arch 21 0 49214(_assignment(_trgt(18(_object 8)))(_sens(17(_object 8))(28(_object 8)))(_read(17(_object 8))(28(_object 8))))))
			)
		)
	)
	(_object
		(_gen(_int number_of_channels -1 0 49108 \1\ (_ent gms((i 1)))))
		(_gen(_int channel_address_width -1 0 49109 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 49110(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sim_model_mode 0 0 49110(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~121 0 49111(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 1 0 49111(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~122 0 49112(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 2 0 49112(_ent(_string \"alt_cal"\))))
		(_port(_int busy -3 0 49116(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~12 0 49117(_array -3((_dto c 28 i 0)))))
		(_port(_int cal_error 3 0 49117(_ent(_out))))
		(_port(_int clock -3 0 49118(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 49119(_array -3((_dto i 15 i 0)))))
		(_port(_int dprio_addr 4 0 49119(_ent(_out))))
		(_port(_int dprio_busy -3 0 49120(_ent(_in))))
		(_port(_int dprio_datain 4 0 49121(_ent(_in))))
		(_port(_int dprio_dataout 4 0 49122(_ent(_out))))
		(_port(_int dprio_rden -3 0 49123(_ent(_out))))
		(_port(_int dprio_wren -3 0 49124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 49125(_array -3((_dto i 8 i 0)))))
		(_port(_int quad_addr 5 0 49125(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 49126(_array -3((_dto i 11 i 0)))))
		(_port(_int remap_addr 6 0 49126(_ent(_in((_others(i 2)))))))
		(_port(_int reset -3 0 49127(_ent(_in((i 2))))))
		(_port(_int retain_addr -3 0 49128(_ent(_out))))
		(_port(_int start -3 0 49129(_ent(_in((i 2))))))
		(_port(_int transceiver_init -3 0 49130(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4*number_of_channels-1~downto~0}~12 0 49131(_array -3((_dto c 29 i 0)))))
		(_port(_int testbuses 7 0 49131(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 49142(_array -3((_dto i 0 i 0)))))
		(_sig(_int p0addr_sim 8 0 49142(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49149(_array -3((_dto i 3 i 0)))))
		(_sig(_int wire_p0addr_sim_w_lg_w_lg_q4w5w 9 0 49149(_arch(_uni))))
		(_sig(_int wire_p0addr_sim_w_lg_w_lg_w_lg_q4w5w6w 9 0 49150(_arch(_uni))))
		(_sig(_int wire_p0addr_sim_w_lg_q4w 8 0 49151(_arch(_uni))))
		(_sig(_int sim_counter_reg 9 0 49152(_arch(_uni((_others(i 2)))))))
		(_sig(_int first_run 8 0 49158(_arch(_uni((_others(i 3)))))))
		(_sig(_int wire_next_scount_num_dataa 9 0 49165(_arch(_uni))))
		(_sig(_int wire_next_scount_num_datab 9 0 49166(_arch(_uni))))
		(_sig(_int wire_next_scount_num_result 9 0 49167(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_w_lg_reset7w8w9w 9 0 49168(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_reset7w8w 8 0 49169(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_sim_counter_and2w3w 8 0 49170(_arch(_uni))))
		(_sig(_int wire_w_lg_sim_counter_and1w 9 0 49171(_arch(_uni))))
		(_sig(_int wire_w_lg_reset7w 8 0 49172(_arch(_uni))))
		(_sig(_int wire_w_lg_sim_counter_and2w 8 0 49173(_arch(_uni))))
		(_sig(_int busy_sim 8 0 49174(_arch(_uni))))
		(_sig(_int sim_activator 8 0 49175(_arch(_uni))))
		(_sig(_int sim_counter_and 8 0 49176(_arch(_uni))))
		(_sig(_int sim_counter_next 9 0 49177(_arch(_uni))))
		(_sig(_int sim_counter_or 8 0 49178(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 49181(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 49187(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~132 0 49210(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~133 0 49213(_scalar (_to i 0 i 3))))
		(_prcs
			(line__49185(_arch 1 0 49185(_assignment(_trgt(26(0)))(_sens(32(0))(13)(14)))))
			(line__49186(_arch 2 0 49186(_assignment(_trgt(27(0)))(_sens(30(0))(35(0))))))
			(line__49190(_arch 4 0 49190(_assignment(_alias((wire_w_lg_reset7w(0))(reset)))(_trgt(29(0)))(_sens(11)))))
			(line__49191(_arch 5 0 49191(_assignment(_alias((wire_w_lg_sim_counter_and2w(0))(sim_counter_and(0))))(_trgt(30(0)))(_sens(33(0))))))
			(line__49192(_arch 6 0 49192(_assignment(_alias((busy)(busy_sim(0))))(_simpleassign BUF)(_trgt(0))(_sens(31(0))))))
			(line__49193(_arch 7 0 49193(_assignment(_trgt(31(0)))(_sens(16(0))(29(0))(30(0))))))
			(line__49194(_arch 8 0 49194(_assignment(_trgt(1)))))
			(line__49195(_arch 9 0 49195(_assignment(_trgt(3)))))
			(line__49196(_arch 10 0 49196(_assignment(_trgt(6)))))
			(line__49197(_arch 11 0 49197(_assignment(_alias((dprio_rden)(_string \"0"\)))(_trgt(7)))))
			(line__49198(_arch 12 0 49198(_assignment(_alias((dprio_wren)(_string \"0"\)))(_trgt(8)))))
			(line__49199(_arch 13 0 49199(_assignment(_trgt(9)))))
			(line__49200(_arch 14 0 49200(_assignment(_alias((retain_addr)(_string \"0"\)))(_trgt(12)))))
			(line__49201(_arch 15 0 49201(_assignment(_alias((sim_activator)(p0addr_sim)))(_trgt(32))(_sens(16)))))
			(line__49202(_arch 16 0 49202(_assignment(_trgt(33(0)))(_sens(20(3))(20(2))(20(1))(20(0))))))
			(line__49203(_arch 17 0 49203(_assignment(_alias((sim_counter_next)(wire_next_scount_num_result)))(_trgt(34))(_sens(24)))))
			(line__49204(_arch 18 0 49204(_assignment(_trgt(35(0)))(_sens(20(3))(20(2))(20(1))(20(0))))))
			(line__49205(_arch 19 0 49205(_prcs(_simple)(_trgt(16))(_sens(2)))))
			(line__49216(_arch 22 0 49216(_assignment(_trgt(19(0)))(_sens(16(0))(27(0))))))
			(line__49217(_arch 23 0 49217(_prcs(_simple)(_trgt(20))(_sens(2))(_read(25)))))
			(line__49222(_arch 24 0 49222(_prcs(_simple)(_trgt(21(0)))(_sens(2))(_read(21(0))(33(0))))))
			(line__49232(_arch 25 0 49232(_assignment(_trgt(24))(_sens(22)(23)))))
			(line__49233(_arch 26 0 49233(_assignment(_alias((wire_next_scount_num_dataa)(sim_counter_reg)))(_trgt(22))(_sens(20)))))
			(line__49234(_arch 27 0 49234(_assignment(_trgt(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(3)
		(50463234)
	)
	(_model . RTL 30 -1)
)
V 000044 55 9955          1711853938762 RTL
(_unit VHDL(alt_cal_mm 0 49246(rtl 0 49294))
	(_version vef)
	(_time 1711853938763 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code bbb9e9efbaedebaee4efa8e1ebbde8beedbdefbdef)
	(_coverage d)
	(_ent
		(_time 1711853938753)
	)
	(_generate loop0 0 49340(_for 26 )
		(_object
			(_cnst(_int i 26 0 49340(_arch)))
			(_prcs
				(line__49341(_arch 0 0 49341(_assignment(_trgt(25(_object 24)))(_sens(18(_object 24))(21(0))(11)(13)(14))(_read(18(_object 24))))))
			)
		)
	)
	(_generate loop1 0 49345(_for 27 )
		(_object
			(_cnst(_int i 27 0 49345(_arch)))
			(_prcs
				(line__49346(_arch 3 0 49346(_assignment(_trgt(28(_object 25)))(_sens(20(_object 25))(33(0)))(_read(20(_object 25))))))
			)
		)
	)
	(_generate loop2 0 49368(_for 28 )
		(_object
			(_cnst(_int i 28 0 49368(_arch)))
			(_prcs
				(line__49369(_arch 20 0 49369(_assignment(_trgt(17(_object 26)))(_sens(19(0))(34(_object 26)))(_read(34(_object 26))))))
			)
		)
	)
	(_generate loop3 0 49371(_for 29 )
		(_object
			(_cnst(_int i 29 0 49371(_arch)))
			(_prcs
				(line__49372(_arch 21 0 49372(_assignment(_trgt(18(_object 27)))(_sens(17(_object 27))(28(_object 27)))(_read(17(_object 27))(28(_object 27))))))
			)
		)
	)
	(_object
		(_gen(_int number_of_channels -1 0 49248 \1\ (_ent gms((i 1)))))
		(_gen(_int channel_address_width -1 0 49249 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 49250(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sim_model_mode 0 0 49250(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~121 0 49251(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int CAL_PD_WR 1 0 49251(_ent(_string \"00101"\))))
		(_type(_int ~STRING~122 0 49252(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int CAL_RX_RD 2 0 49252(_ent(_string \"00110"\))))
		(_type(_int ~STRING~123 0 49253(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int CAL_RX_WR 3 0 49253(_ent(_string \"00111"\))))
		(_type(_int ~STRING~124 0 49254(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int CH_ADV 4 0 49254(_ent(_string \"01100"\))))
		(_type(_int ~STRING~125 0 49255(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int CH_WAIT 5 0 49255(_ent(_string \"00001"\))))
		(_type(_int ~STRING~126 0 49256(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int DPRIO_READ 6 0 49256(_ent(_string \"01110"\))))
		(_type(_int ~STRING~127 0 49257(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int DPRIO_WAIT 7 0 49257(_ent(_string \"01000"\))))
		(_type(_int ~STRING~128 0 49258(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int DPRIO_WRITE 8 0 49258(_ent(_string \"01111"\))))
		(_type(_int ~STRING~129 0 49259(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int IDLE 9 0 49259(_ent(_string \"00000"\))))
		(_gen(_int KICK_DELAY_OC -1 0 49260 \10010\ (_ent((i 10010)))))
		(_gen(_int KICK_PAUSE -1 0 49261 \10001\ (_ent((i 10001)))))
		(_type(_int ~STRING~1210 0 49262(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int KICK_START_RD 10 0 49262(_ent(_string \"01101"\))))
		(_gen(_int KICK_START_WR -1 0 49263 \10000\ (_ent((i 10000)))))
		(_type(_int ~STRING~1211 0 49264(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int OFFSETS_PDEN_RD 11 0 49264(_ent(_string \"00011"\))))
		(_type(_int ~STRING~1212 0 49265(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int OFFSETS_PDEN_WR 12 0 49265(_ent(_string \"00100"\))))
		(_type(_int ~STRING~1213 0 49266(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sample_length 13 0 49266(_ent(_string \"01100100"\))))
		(_type(_int ~STRING~1214 0 49267(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int SAMPLE_TB 14 0 49267(_ent(_string \"01001"\))))
		(_type(_int ~STRING~1215 0 49268(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int TEST_INPUT 15 0 49268(_ent(_string \"01010"\))))
		(_type(_int ~STRING~1216 0 49269(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int TESTBUS_SET 16 0 49269(_ent(_string \"00010"\))))
		(_type(_int ~STRING~1217 0 49270(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 17 0 49270(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~1218 0 49271(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 18 0 49271(_ent(_string \"alt_cal_mm"\))))
		(_port(_int busy -3 0 49275(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~12 0 49276(_array -3((_dto c 28 i 0)))))
		(_port(_int cal_error 19 0 49276(_ent(_out))))
		(_port(_int clock -3 0 49277(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 49278(_array -3((_dto i 15 i 0)))))
		(_port(_int dprio_addr 20 0 49278(_ent(_out))))
		(_port(_int dprio_busy -3 0 49279(_ent(_in))))
		(_port(_int dprio_datain 20 0 49280(_ent(_in))))
		(_port(_int dprio_dataout 20 0 49281(_ent(_out))))
		(_port(_int dprio_rden -3 0 49282(_ent(_out))))
		(_port(_int dprio_wren -3 0 49283(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 49284(_array -3((_dto i 8 i 0)))))
		(_port(_int quad_addr 21 0 49284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 49285(_array -3((_dto i 11 i 0)))))
		(_port(_int remap_addr 22 0 49285(_ent(_in((_others(i 2)))))))
		(_port(_int reset -3 0 49286(_ent(_in((i 2))))))
		(_port(_int retain_addr -3 0 49287(_ent(_out))))
		(_port(_int start -3 0 49288(_ent(_in((i 2))))))
		(_port(_int transceiver_init -3 0 49289(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4*number_of_channels-1~downto~0}~12 0 49290(_array -3((_dto c 29 i 0)))))
		(_port(_int testbuses 23 0 49290(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 49301(_array -3((_dto i 0 i 0)))))
		(_sig(_int p0addr_sim 24 0 49301(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49308(_array -3((_dto i 3 i 0)))))
		(_sig(_int wire_p0addr_sim_w_lg_w_lg_q4w5w 25 0 49308(_arch(_uni))))
		(_sig(_int wire_p0addr_sim_w_lg_w_lg_w_lg_q4w5w6w 25 0 49309(_arch(_uni))))
		(_sig(_int wire_p0addr_sim_w_lg_q4w 24 0 49310(_arch(_uni))))
		(_sig(_int sim_counter_reg 25 0 49311(_arch(_uni((_others(i 2)))))))
		(_sig(_int first_run 24 0 49317(_arch(_uni((_others(i 3)))))))
		(_sig(_int wire_next_scount_num_dataa 25 0 49324(_arch(_uni))))
		(_sig(_int wire_next_scount_num_datab 25 0 49325(_arch(_uni))))
		(_sig(_int wire_next_scount_num_result 25 0 49326(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_w_lg_reset7w8w9w 25 0 49327(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_reset7w8w 24 0 49328(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_sim_counter_and2w3w 24 0 49329(_arch(_uni))))
		(_sig(_int wire_w_lg_sim_counter_and1w 25 0 49330(_arch(_uni))))
		(_sig(_int wire_w_lg_reset7w 24 0 49331(_arch(_uni))))
		(_sig(_int wire_w_lg_sim_counter_and2w 24 0 49332(_arch(_uni))))
		(_sig(_int busy_sim 24 0 49333(_arch(_uni))))
		(_sig(_int sim_activator 24 0 49334(_arch(_uni))))
		(_sig(_int sim_counter_and 24 0 49335(_arch(_uni))))
		(_sig(_int sim_counter_next 25 0 49336(_arch(_uni))))
		(_sig(_int sim_counter_or 24 0 49337(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 49340(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 49345(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~132 0 49368(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~133 0 49371(_scalar (_to i 0 i 3))))
		(_prcs
			(line__49343(_arch 1 0 49343(_assignment(_trgt(26(0)))(_sens(29(0))(32(0))))))
			(line__49344(_arch 2 0 49344(_assignment(_trgt(27(0)))(_sens(30(0))(35(0))))))
			(line__49348(_arch 4 0 49348(_assignment(_alias((wire_w_lg_reset7w(0))(reset)))(_trgt(29(0)))(_sens(11)))))
			(line__49349(_arch 5 0 49349(_assignment(_alias((wire_w_lg_sim_counter_and2w(0))(sim_counter_and(0))))(_trgt(30(0)))(_sens(33(0))))))
			(line__49350(_arch 6 0 49350(_assignment(_alias((busy)(busy_sim(0))))(_simpleassign BUF)(_trgt(0))(_sens(31(0))))))
			(line__49351(_arch 7 0 49351(_assignment(_trgt(31(0)))(_sens(16(0))(29(0))(30(0))))))
			(line__49352(_arch 8 0 49352(_assignment(_trgt(1)))))
			(line__49353(_arch 9 0 49353(_assignment(_trgt(3)))))
			(line__49354(_arch 10 0 49354(_assignment(_trgt(6)))))
			(line__49355(_arch 11 0 49355(_assignment(_alias((dprio_rden)(_string \"0"\)))(_trgt(7)))))
			(line__49356(_arch 12 0 49356(_assignment(_alias((dprio_wren)(_string \"0"\)))(_trgt(8)))))
			(line__49357(_arch 13 0 49357(_assignment(_trgt(9)))))
			(line__49358(_arch 14 0 49358(_assignment(_alias((retain_addr)(_string \"0"\)))(_trgt(12)))))
			(line__49359(_arch 15 0 49359(_assignment(_alias((sim_activator)(p0addr_sim)))(_trgt(32))(_sens(16)))))
			(line__49360(_arch 16 0 49360(_assignment(_trgt(33(0)))(_sens(20(3))(20(2))(20(1))(20(0))))))
			(line__49361(_arch 17 0 49361(_assignment(_alias((sim_counter_next)(wire_next_scount_num_result)))(_trgt(34))(_sens(24)))))
			(line__49362(_arch 18 0 49362(_assignment(_trgt(35(0)))(_sens(20(3))(20(2))(20(1))(20(0))))))
			(line__49363(_arch 19 0 49363(_prcs(_simple)(_trgt(16))(_sens(2)))))
			(line__49374(_arch 22 0 49374(_assignment(_trgt(19(0)))(_sens(16(0))(27(0))))))
			(line__49375(_arch 23 0 49375(_prcs(_simple)(_trgt(20))(_sens(2))(_read(25)))))
			(line__49380(_arch 24 0 49380(_prcs(_simple)(_trgt(21(0)))(_sens(2))(_read(21(0))(33(0))))))
			(line__49390(_arch 25 0 49390(_assignment(_trgt(24))(_sens(22)(23)))))
			(line__49391(_arch 26 0 49391(_assignment(_alias((wire_next_scount_num_dataa)(sim_counter_reg)))(_trgt(22))(_sens(20)))))
			(line__49392(_arch 27 0 49392(_assignment(_trgt(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(3)
		(50463234)
	)
	(_model . RTL 30 -1)
)
V 000044 55 7472          1711853938784 RTL
(_unit VHDL(alt_cal_c3gxb 0 49404(rtl 0 49432))
	(_version vef)
	(_time 1711853938785 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code cac8989fc89c9adf94cbd9909acc99cf9cccc9c9c9)
	(_coverage d)
	(_ent
		(_time 1711853938772)
	)
	(_generate loop0 0 49478(_for 10 )
		(_object
			(_cnst(_int i 10 0 49478(_arch)))
			(_prcs
				(line__49479(_arch 0 0 49479(_assignment(_trgt(24(_object 5)))(_sens(17(_object 5))(20(0))(25(0))(11))(_read(17(_object 5))))))
			)
		)
	)
	(_generate loop1 0 49483(_for 11 )
		(_object
			(_cnst(_int i 11 0 49483(_arch)))
			(_prcs
				(line__49484(_arch 3 0 49484(_assignment(_trgt(27(_object 6)))(_sens(19(_object 6))(32(0)))(_read(19(_object 6))))))
			)
		)
	)
	(_generate loop2 0 49506(_for 12 )
		(_object
			(_cnst(_int i 12 0 49506(_arch)))
			(_prcs
				(line__49507(_arch 20 0 49507(_assignment(_trgt(16(_object 7)))(_sens(18(0))(33(_object 7)))(_read(33(_object 7))))))
			)
		)
	)
	(_generate loop3 0 49509(_for 13 )
		(_object
			(_cnst(_int i 13 0 49509(_arch)))
			(_prcs
				(line__49510(_arch 21 0 49510(_assignment(_trgt(17(_object 8)))(_sens(16(_object 8))(27(_object 8)))(_read(16(_object 8))(27(_object 8))))))
			)
		)
	)
	(_object
		(_gen(_int number_of_channels -1 0 49406 \1\ (_ent gms((i 1)))))
		(_gen(_int channel_address_width -1 0 49407 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 49408(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sim_model_mode 0 0 49408(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~121 0 49409(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 1 0 49409(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~122 0 49410(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 2 0 49410(_ent(_string \"alt_cal_c3gxb"\))))
		(_port(_int busy -3 0 49414(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~12 0 49415(_array -3((_dto c 28 i 0)))))
		(_port(_int cal_error 3 0 49415(_ent(_out))))
		(_port(_int clock -3 0 49416(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 49417(_array -3((_dto i 15 i 0)))))
		(_port(_int dprio_addr 4 0 49417(_ent(_out))))
		(_port(_int dprio_busy -3 0 49418(_ent(_in))))
		(_port(_int dprio_datain 4 0 49419(_ent(_in))))
		(_port(_int dprio_dataout 4 0 49420(_ent(_out))))
		(_port(_int dprio_rden -3 0 49421(_ent(_out))))
		(_port(_int dprio_wren -3 0 49422(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 49423(_array -3((_dto i 8 i 0)))))
		(_port(_int quad_addr 5 0 49423(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 49424(_array -3((_dto i 11 i 0)))))
		(_port(_int remap_addr 6 0 49424(_ent(_in((_others(i 2)))))))
		(_port(_int reset -3 0 49425(_ent(_in((i 2))))))
		(_port(_int retain_addr -3 0 49426(_ent(_out))))
		(_port(_int start -3 0 49427(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~124 0 49428(_array -3((_dto c 29 i 0)))))
		(_port(_int testbuses 7 0 49428(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 49439(_array -3((_dto i 0 i 0)))))
		(_sig(_int p0addr_sim 8 0 49439(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49446(_array -3((_dto i 3 i 0)))))
		(_sig(_int wire_p0addr_sim_w_lg_w_lg_q4w5w 9 0 49446(_arch(_uni))))
		(_sig(_int wire_p0addr_sim_w_lg_w_lg_w_lg_q4w5w6w 9 0 49447(_arch(_uni))))
		(_sig(_int wire_p0addr_sim_w_lg_q4w 8 0 49448(_arch(_uni))))
		(_sig(_int sim_counter_reg 9 0 49449(_arch(_uni((_others(i 2)))))))
		(_sig(_int first_run 8 0 49455(_arch(_uni((_others(i 3)))))))
		(_sig(_int wire_next_scount_num_dataa 9 0 49462(_arch(_uni))))
		(_sig(_int wire_next_scount_num_datab 9 0 49463(_arch(_uni))))
		(_sig(_int wire_next_scount_num_result 9 0 49464(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_w_lg_reset7w8w9w 9 0 49465(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_reset7w8w 8 0 49466(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_sim_counter_and2w3w 8 0 49467(_arch(_uni))))
		(_sig(_int wire_w_lg_sim_counter_and1w 9 0 49468(_arch(_uni))))
		(_sig(_int wire_w_lg_reset7w 8 0 49469(_arch(_uni))))
		(_sig(_int wire_w_lg_sim_counter_and2w 8 0 49470(_arch(_uni))))
		(_sig(_int busy_sim 8 0 49471(_arch(_uni))))
		(_sig(_int sim_activator 8 0 49472(_arch(_uni))))
		(_sig(_int sim_counter_and 8 0 49473(_arch(_uni))))
		(_sig(_int sim_counter_next 9 0 49474(_arch(_uni))))
		(_sig(_int sim_counter_or 8 0 49475(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 49478(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~131 0 49483(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~132 0 49506(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~133 0 49509(_scalar (_to i 0 i 3))))
		(_prcs
			(line__49481(_arch 1 0 49481(_assignment(_trgt(25(0)))(_sens(31(0))(13)))))
			(line__49482(_arch 2 0 49482(_assignment(_trgt(26(0)))(_sens(29(0))(34(0))))))
			(line__49486(_arch 4 0 49486(_assignment(_alias((wire_w_lg_reset7w(0))(reset)))(_trgt(28(0)))(_sens(11)))))
			(line__49487(_arch 5 0 49487(_assignment(_alias((wire_w_lg_sim_counter_and2w(0))(sim_counter_and(0))))(_trgt(29(0)))(_sens(32(0))))))
			(line__49488(_arch 6 0 49488(_assignment(_alias((busy)(busy_sim(0))))(_simpleassign BUF)(_trgt(0))(_sens(30(0))))))
			(line__49489(_arch 7 0 49489(_assignment(_trgt(30(0)))(_sens(15(0))(28(0))(29(0))))))
			(line__49490(_arch 8 0 49490(_assignment(_trgt(1)))))
			(line__49491(_arch 9 0 49491(_assignment(_trgt(3)))))
			(line__49492(_arch 10 0 49492(_assignment(_trgt(6)))))
			(line__49493(_arch 11 0 49493(_assignment(_alias((dprio_rden)(_string \"0"\)))(_trgt(7)))))
			(line__49494(_arch 12 0 49494(_assignment(_alias((dprio_wren)(_string \"0"\)))(_trgt(8)))))
			(line__49495(_arch 13 0 49495(_assignment(_trgt(9)))))
			(line__49496(_arch 14 0 49496(_assignment(_alias((retain_addr)(_string \"0"\)))(_trgt(12)))))
			(line__49497(_arch 15 0 49497(_assignment(_alias((sim_activator)(p0addr_sim)))(_trgt(31))(_sens(15)))))
			(line__49498(_arch 16 0 49498(_assignment(_trgt(32(0)))(_sens(19(3))(19(2))(19(1))(19(0))))))
			(line__49499(_arch 17 0 49499(_assignment(_alias((sim_counter_next)(wire_next_scount_num_result)))(_trgt(33))(_sens(23)))))
			(line__49500(_arch 18 0 49500(_assignment(_trgt(34(0)))(_sens(19(3))(19(2))(19(1))(19(0))))))
			(line__49501(_arch 19 0 49501(_prcs(_simple)(_trgt(15))(_sens(2)))))
			(line__49512(_arch 22 0 49512(_assignment(_trgt(18(0)))(_sens(15(0))(26(0))))))
			(line__49513(_arch 23 0 49513(_prcs(_simple)(_trgt(19))(_sens(2))(_read(24)))))
			(line__49518(_arch 24 0 49518(_prcs(_simple)(_trgt(20(0)))(_sens(2))(_read(20(0))(32(0))))))
			(line__49528(_arch 25 0 49528(_assignment(_trgt(23))(_sens(21)(22)))))
			(line__49529(_arch 26 0 49529(_assignment(_alias((wire_next_scount_num_dataa)(sim_counter_reg)))(_trgt(21))(_sens(19)))))
			(line__49530(_arch 27 0 49530(_assignment(_trgt(22)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(3)
		(50463234)
	)
	(_model . RTL 30 -1)
)
V 000044 55 7287          1711853938809 RTL
(_unit VHDL(alt_cal_sv 0 49542(rtl 0 49570))
	(_version vef)
	(_time 1711853938810 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code eae8b8b9e8bcbaffb4e9f9b0baecb9efbcede9edec)
	(_coverage d)
	(_ent
		(_time 1711853938797)
	)
	(_generate loop0 0 49616(_for 9 )
		(_object
			(_cnst(_int i 9 0 49616(_arch)))
			(_prcs
				(line__49617(_arch 0 0 49617(_assignment(_trgt(22(_object 7)))(_sens(15(_object 7))(18(0))(23(0))(10))(_read(15(_object 7))))))
			)
		)
	)
	(_generate loop1 0 49621(_for 10 )
		(_object
			(_cnst(_int i 10 0 49621(_arch)))
			(_prcs
				(line__49622(_arch 3 0 49622(_assignment(_trgt(25(_object 8)))(_sens(17(_object 8))(30(0)))(_read(17(_object 8))))))
			)
		)
	)
	(_generate loop2 0 49642(_for 11 )
		(_object
			(_cnst(_int i 11 0 49642(_arch)))
			(_prcs
				(line__49643(_arch 18 0 49643(_assignment(_trgt(14(_object 9)))(_sens(16(0))(31(_object 9)))(_read(31(_object 9))))))
			)
		)
	)
	(_generate loop3 0 49645(_for 12 )
		(_object
			(_cnst(_int i 12 0 49645(_arch)))
			(_prcs
				(line__49646(_arch 19 0 49646(_assignment(_trgt(15(_object 10)))(_sens(14(_object 10))(25(_object 10)))(_read(14(_object 10))(25(_object 10))))))
			)
		)
	)
	(_object
		(_gen(_int number_of_channels -1 0 49544 \1\ (_ent((i 1)))))
		(_gen(_int channel_address_width -1 0 49545 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 49546(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sim_model_mode 0 0 49546(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~121 0 49547(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 1 0 49547(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~122 0 49548(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 2 0 49548(_ent(_string \"alt_cal_sv"\))))
		(_gen(_int sample_length -1 0 49549 \100\ (_ent((i 100)))))
		(_gen(_int pma_base_address -1 0 49550 \0\ (_ent((i 0)))))
		(_port(_int busy -3 0 49554(_ent(_out))))
		(_port(_int clock -3 0 49555(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 49556(_array -3((_dto i 15 i 0)))))
		(_port(_int dprio_addr 3 0 49556(_ent(_out))))
		(_port(_int dprio_busy -3 0 49557(_ent(_in))))
		(_port(_int dprio_datain 3 0 49558(_ent(_in))))
		(_port(_int dprio_dataout 3 0 49559(_ent(_out))))
		(_port(_int dprio_rden -3 0 49560(_ent(_out))))
		(_port(_int dprio_wren -3 0 49561(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 49562(_array -3((_dto i 8 i 0)))))
		(_port(_int quad_addr 4 0 49562(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 49563(_array -3((_dto i 11 i 0)))))
		(_port(_int remap_addr 5 0 49563(_ent(_in((_others(i 2)))))))
		(_port(_int reset -3 0 49564(_ent(_in((i 2))))))
		(_port(_int start -3 0 49565(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 49566(_array -3((_dto i 7 i 0)))))
		(_port(_int testbuses 6 0 49566(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 49577(_array -3((_dto i 0 i 0)))))
		(_sig(_int p0addr_sim 7 0 49577(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 49584(_array -3((_dto i 8 i 0)))))
		(_sig(_int wire_p0addr_sim_w_lg_w_lg_q4w5w 8 0 49584(_arch(_uni))))
		(_sig(_int wire_p0addr_sim_w_lg_w_lg_w_lg_q4w5w6w 8 0 49585(_arch(_uni))))
		(_sig(_int wire_p0addr_sim_w_lg_q4w 7 0 49586(_arch(_uni))))
		(_sig(_int sim_counter_reg 8 0 49587(_arch(_uni((_others(i 2)))))))
		(_sig(_int first_run 7 0 49593(_arch(_uni((_others(i 3)))))))
		(_sig(_int wire_next_scount_num_dataa 8 0 49600(_arch(_uni))))
		(_sig(_int wire_next_scount_num_datab 8 0 49601(_arch(_uni))))
		(_sig(_int wire_next_scount_num_result 8 0 49602(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_w_lg_reset7w8w9w 8 0 49603(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_reset7w8w 7 0 49604(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_sim_counter_and2w3w 7 0 49605(_arch(_uni))))
		(_sig(_int wire_w_lg_sim_counter_and1w 8 0 49606(_arch(_uni))))
		(_sig(_int wire_w_lg_reset7w 7 0 49607(_arch(_uni))))
		(_sig(_int wire_w_lg_sim_counter_and2w 7 0 49608(_arch(_uni))))
		(_sig(_int busy_sim 7 0 49609(_arch(_uni))))
		(_sig(_int sim_activator 7 0 49610(_arch(_uni))))
		(_sig(_int sim_counter_and 7 0 49611(_arch(_uni))))
		(_sig(_int sim_counter_next 8 0 49612(_arch(_uni))))
		(_sig(_int sim_counter_or 7 0 49613(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 49616(_scalar (_to i 0 i 8))))
		(_type(_int ~INTEGER~range~0~to~8~131 0 49621(_scalar (_to i 0 i 8))))
		(_type(_int ~INTEGER~range~0~to~8~132 0 49642(_scalar (_to i 0 i 8))))
		(_type(_int ~INTEGER~range~0~to~8~133 0 49645(_scalar (_to i 0 i 8))))
		(_prcs
			(line__49619(_arch 1 0 49619(_assignment(_trgt(23(0)))(_sens(29(0))(11)))))
			(line__49620(_arch 2 0 49620(_assignment(_trgt(24(0)))(_sens(27(0))(32(0))))))
			(line__49624(_arch 4 0 49624(_assignment(_alias((wire_w_lg_reset7w(0))(reset)))(_trgt(26(0)))(_sens(10)))))
			(line__49625(_arch 5 0 49625(_assignment(_alias((wire_w_lg_sim_counter_and2w(0))(sim_counter_and(0))))(_trgt(27(0)))(_sens(30(0))))))
			(line__49626(_arch 6 0 49626(_assignment(_alias((busy)(busy_sim(0))))(_simpleassign BUF)(_trgt(0))(_sens(28(0))))))
			(line__49627(_arch 7 0 49627(_assignment(_trgt(28(0)))(_sens(13(0))(26(0))(27(0))))))
			(line__49628(_arch 8 0 49628(_assignment(_trgt(2)))))
			(line__49629(_arch 9 0 49629(_assignment(_trgt(5)))))
			(line__49630(_arch 10 0 49630(_assignment(_alias((dprio_rden)(_string \"0"\)))(_trgt(6)))))
			(line__49631(_arch 11 0 49631(_assignment(_alias((dprio_wren)(_string \"0"\)))(_trgt(7)))))
			(line__49632(_arch 12 0 49632(_assignment(_trgt(8)))))
			(line__49633(_arch 13 0 49633(_assignment(_alias((sim_activator)(p0addr_sim)))(_trgt(29))(_sens(13)))))
			(line__49634(_arch 14 0 49634(_assignment(_trgt(30(0)))(_sens(17(8))(17(7))(17(6))(17(5))(17(4))(17(3))(17(2))(17(1))(17(0))))))
			(line__49635(_arch 15 0 49635(_assignment(_alias((sim_counter_next)(wire_next_scount_num_result)))(_trgt(31))(_sens(21)))))
			(line__49636(_arch 16 0 49636(_assignment(_trgt(32(0)))(_sens(17(8))(17(7))(17(6))(17(5))(17(4))(17(3))(17(2))(17(1))(17(0))))))
			(line__49637(_arch 17 0 49637(_prcs(_simple)(_trgt(13))(_sens(1)))))
			(line__49648(_arch 20 0 49648(_assignment(_trgt(16(0)))(_sens(13(0))(24(0))))))
			(line__49649(_arch 21 0 49649(_prcs(_simple)(_trgt(17))(_sens(1))(_read(22)))))
			(line__49654(_arch 22 0 49654(_prcs(_simple)(_trgt(18(0)))(_sens(1))(_read(18(0))(30(0))))))
			(line__49664(_arch 23 0 49664(_assignment(_trgt(21))(_sens(19)(20)))))
			(line__49665(_arch 24 0 49665(_assignment(_alias((wire_next_scount_num_dataa)(sim_counter_reg)))(_trgt(19))(_sens(17)))))
			(line__49666(_arch 25 0 49666(_assignment(_trgt(20)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(3)
		(33686018 33686018 3)
	)
	(_model . RTL 26 -1)
)
V 000044 55 7287          1711853938833 RTL
(_unit VHDL(alt_cal_av 0 49678(rtl 0 49706))
	(_version vef)
	(_time 1711853938834 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code f9fbaba9a3afa9eca7faeaa3a9ffaafcaffff8feff)
	(_coverage d)
	(_ent
		(_time 1711853938821)
	)
	(_generate loop0 0 49752(_for 9 )
		(_object
			(_cnst(_int i 9 0 49752(_arch)))
			(_prcs
				(line__49753(_arch 0 0 49753(_assignment(_trgt(22(_object 7)))(_sens(15(_object 7))(18(0))(23(0))(10))(_read(15(_object 7))))))
			)
		)
	)
	(_generate loop1 0 49757(_for 10 )
		(_object
			(_cnst(_int i 10 0 49757(_arch)))
			(_prcs
				(line__49758(_arch 3 0 49758(_assignment(_trgt(25(_object 8)))(_sens(17(_object 8))(30(0)))(_read(17(_object 8))))))
			)
		)
	)
	(_generate loop2 0 49778(_for 11 )
		(_object
			(_cnst(_int i 11 0 49778(_arch)))
			(_prcs
				(line__49779(_arch 18 0 49779(_assignment(_trgt(14(_object 9)))(_sens(16(0))(31(_object 9)))(_read(31(_object 9))))))
			)
		)
	)
	(_generate loop3 0 49781(_for 12 )
		(_object
			(_cnst(_int i 12 0 49781(_arch)))
			(_prcs
				(line__49782(_arch 19 0 49782(_assignment(_trgt(15(_object 10)))(_sens(14(_object 10))(25(_object 10)))(_read(14(_object 10))(25(_object 10))))))
			)
		)
	)
	(_object
		(_gen(_int number_of_channels -1 0 49680 \1\ (_ent((i 1)))))
		(_gen(_int channel_address_width -1 0 49681 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 49682(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int sim_model_mode 0 0 49682(_ent(_string \"TRUE"\))))
		(_type(_int ~STRING~121 0 49683(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 1 0 49683(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~122 0 49684(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 2 0 49684(_ent(_string \"alt_cal_av"\))))
		(_gen(_int sample_length -1 0 49685 \100\ (_ent((i 100)))))
		(_gen(_int pma_base_address -1 0 49686 \0\ (_ent((i 0)))))
		(_port(_int busy -3 0 49690(_ent(_out))))
		(_port(_int clock -3 0 49691(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 49692(_array -3((_dto i 15 i 0)))))
		(_port(_int dprio_addr 3 0 49692(_ent(_out))))
		(_port(_int dprio_busy -3 0 49693(_ent(_in))))
		(_port(_int dprio_datain 3 0 49694(_ent(_in))))
		(_port(_int dprio_dataout 3 0 49695(_ent(_out))))
		(_port(_int dprio_rden -3 0 49696(_ent(_out))))
		(_port(_int dprio_wren -3 0 49697(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 49698(_array -3((_dto i 8 i 0)))))
		(_port(_int quad_addr 4 0 49698(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 49699(_array -3((_dto i 11 i 0)))))
		(_port(_int remap_addr 5 0 49699(_ent(_in((_others(i 2)))))))
		(_port(_int reset -3 0 49700(_ent(_in((i 2))))))
		(_port(_int start -3 0 49701(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 49702(_array -3((_dto i 7 i 0)))))
		(_port(_int testbuses 6 0 49702(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 49713(_array -3((_dto i 0 i 0)))))
		(_sig(_int p0addr_sim 7 0 49713(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 49720(_array -3((_dto i 8 i 0)))))
		(_sig(_int wire_p0addr_sim_w_lg_w_lg_q4w5w 8 0 49720(_arch(_uni))))
		(_sig(_int wire_p0addr_sim_w_lg_w_lg_w_lg_q4w5w6w 8 0 49721(_arch(_uni))))
		(_sig(_int wire_p0addr_sim_w_lg_q4w 7 0 49722(_arch(_uni))))
		(_sig(_int sim_counter_reg 8 0 49723(_arch(_uni((_others(i 2)))))))
		(_sig(_int first_run 7 0 49729(_arch(_uni((_others(i 3)))))))
		(_sig(_int wire_next_scount_num_dataa 8 0 49736(_arch(_uni))))
		(_sig(_int wire_next_scount_num_datab 8 0 49737(_arch(_uni))))
		(_sig(_int wire_next_scount_num_result 8 0 49738(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_w_lg_reset7w8w9w 8 0 49739(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_reset7w8w 7 0 49740(_arch(_uni))))
		(_sig(_int wire_w_lg_w_lg_sim_counter_and2w3w 7 0 49741(_arch(_uni))))
		(_sig(_int wire_w_lg_sim_counter_and1w 8 0 49742(_arch(_uni))))
		(_sig(_int wire_w_lg_reset7w 7 0 49743(_arch(_uni))))
		(_sig(_int wire_w_lg_sim_counter_and2w 7 0 49744(_arch(_uni))))
		(_sig(_int busy_sim 7 0 49745(_arch(_uni))))
		(_sig(_int sim_activator 7 0 49746(_arch(_uni))))
		(_sig(_int sim_counter_and 7 0 49747(_arch(_uni))))
		(_sig(_int sim_counter_next 8 0 49748(_arch(_uni))))
		(_sig(_int sim_counter_or 7 0 49749(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 49752(_scalar (_to i 0 i 8))))
		(_type(_int ~INTEGER~range~0~to~8~131 0 49757(_scalar (_to i 0 i 8))))
		(_type(_int ~INTEGER~range~0~to~8~132 0 49778(_scalar (_to i 0 i 8))))
		(_type(_int ~INTEGER~range~0~to~8~133 0 49781(_scalar (_to i 0 i 8))))
		(_prcs
			(line__49755(_arch 1 0 49755(_assignment(_trgt(23(0)))(_sens(29(0))(11)))))
			(line__49756(_arch 2 0 49756(_assignment(_trgt(24(0)))(_sens(27(0))(32(0))))))
			(line__49760(_arch 4 0 49760(_assignment(_alias((wire_w_lg_reset7w(0))(reset)))(_trgt(26(0)))(_sens(10)))))
			(line__49761(_arch 5 0 49761(_assignment(_alias((wire_w_lg_sim_counter_and2w(0))(sim_counter_and(0))))(_trgt(27(0)))(_sens(30(0))))))
			(line__49762(_arch 6 0 49762(_assignment(_alias((busy)(busy_sim(0))))(_simpleassign BUF)(_trgt(0))(_sens(28(0))))))
			(line__49763(_arch 7 0 49763(_assignment(_trgt(28(0)))(_sens(13(0))(26(0))(27(0))))))
			(line__49764(_arch 8 0 49764(_assignment(_trgt(2)))))
			(line__49765(_arch 9 0 49765(_assignment(_trgt(5)))))
			(line__49766(_arch 10 0 49766(_assignment(_alias((dprio_rden)(_string \"0"\)))(_trgt(6)))))
			(line__49767(_arch 11 0 49767(_assignment(_alias((dprio_wren)(_string \"0"\)))(_trgt(7)))))
			(line__49768(_arch 12 0 49768(_assignment(_trgt(8)))))
			(line__49769(_arch 13 0 49769(_assignment(_alias((sim_activator)(p0addr_sim)))(_trgt(29))(_sens(13)))))
			(line__49770(_arch 14 0 49770(_assignment(_trgt(30(0)))(_sens(17(8))(17(7))(17(6))(17(5))(17(4))(17(3))(17(2))(17(1))(17(0))))))
			(line__49771(_arch 15 0 49771(_assignment(_alias((sim_counter_next)(wire_next_scount_num_result)))(_trgt(31))(_sens(21)))))
			(line__49772(_arch 16 0 49772(_assignment(_trgt(32(0)))(_sens(17(8))(17(7))(17(6))(17(5))(17(4))(17(3))(17(2))(17(1))(17(0))))))
			(line__49773(_arch 17 0 49773(_prcs(_simple)(_trgt(13))(_sens(1)))))
			(line__49784(_arch 20 0 49784(_assignment(_trgt(16(0)))(_sens(13(0))(24(0))))))
			(line__49785(_arch 21 0 49785(_prcs(_simple)(_trgt(17))(_sens(1))(_read(22)))))
			(line__49790(_arch 22 0 49790(_prcs(_simple)(_trgt(18(0)))(_sens(1))(_read(18(0))(30(0))))))
			(line__49800(_arch 23 0 49800(_assignment(_trgt(21))(_sens(19)(20)))))
			(line__49801(_arch 24 0 49801(_assignment(_alias((wire_next_scount_num_dataa)(sim_counter_reg)))(_trgt(19))(_sens(17)))))
			(line__49802(_arch 25 0 49802(_assignment(_trgt(20)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(3)
		(33686018 33686018 3)
	)
	(_model . RTL 26 -1)
)
V 000046 55 839 1711853938845 alt_aeq_s4_func
(_unit VHDL(alt_aeq_s4_func 0 49825(alt_aeq_s4_func 0 49837))
	(_version vef)
	(_time 1711853938852 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 191b4c1e434f490c4c4908434d1e181c4f1e1a1a1d)
	(_coverage d)
	(_ent
		(_time 1711853938845)
	)
	(_object
		(_subprogram
			(_int to_integer 0 0 49839(_ent(_func -1 -2)))
			(_int to_integer 1 0 49854(_ent(_func -1 -3)))
			(_int or_br 2 0 49868(_ent(_func -2 -3)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . alt_aeq_s4_func 3 -1)
)
V 000046 55 5561          1711853938871 trans
(_unit VHDL(alt_aeq_s4 0 49892(trans 0 49938))
	(_version vef)
	(_time 1711853938872 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 282a7d2c737e783d782f39727c2f292d7e2f2b2b2c)
	(_coverage d)
	(_ent
		(_time 1711853938863)
	)
	(_object
		(_type(_int ~STRING~12 0 49895(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int show_errors 0 0 49895(_ent(_string \"NO"\))))
		(_gen(_int radce_hflck -2 0 49896 \0\ (_ent((i 0)))))
		(_gen(_int radce_lflck -2 0 49897 \0\ (_ent((i 0)))))
		(_gen(_int use_hw_conv_det -2 0 49898 \0\ (_ent((i 0)))))
		(_gen(_int number_of_channels -2 0 49900 \5\ (_ent gms((i 5)))))
		(_gen(_int channel_address_width -2 0 49901 \3\ (_ent gms((i 3)))))
		(_type(_int ~STRING~121 0 49902(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 1 0 49902(_ent(_string \"alt_aeq_s4"\))))
		(_type(_int ~STRING~122 0 49903(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 2 0 49903(_ent(_string \"UNUSED"\))))
		(_port(_int reconfig_clk -3 0 49907(_ent(_in)(_event))))
		(_port(_int aclr -3 0 49908(_ent(_in))))
		(_port(_int calibrate -3 0 49909(_ent(_in))))
		(_port(_int shutdown -3 0 49910(_ent(_in))))
		(_port(_int all_channels -3 0 49911(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{channel_address_width-1~downto~0}~12 0 49912(_array -3((_dto c 15 i 0)))))
		(_port(_int logical_channel_address 3 0 49912(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 49913(_array -3((_dto i 11 i 0)))))
		(_port(_int remap_address 4 0 49913(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 49914(_array -3((_dto i 8 i 0)))))
		(_port(_int quad_address 5 0 49914(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~12 0 49915(_array -3((_dto c 16 i 0)))))
		(_port(_int adce_done 6 0 49915(_ent(_in))))
		(_port(_int busy -3 0 49916(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~124 0 49917(_array -3((_dto c 17 i 0)))))
		(_port(_int adce_standby 7 0 49917(_ent(_out))))
		(_port(_int adce_continuous -3 0 49918(_ent(_in))))
		(_port(_int adce_cal_busy -3 0 49919(_ent(_out))))
		(_port(_int dprio_busy -3 0 49921(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 49922(_array -3((_dto i 15 i 0)))))
		(_port(_int dprio_in 8 0 49922(_ent(_in))))
		(_port(_int dprio_wren -3 0 49923(_ent(_out))))
		(_port(_int dprio_rden -3 0 49924(_ent(_out))))
		(_port(_int dprio_addr 8 0 49925(_ent(_out))))
		(_port(_int dprio_data 8 0 49926(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 49928(_array -3((_dto i 3 i 0)))))
		(_port(_int eqout 9 0 49928(_ent(_out))))
		(_port(_int timeout -3 0 49929(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7*number_of_channels-1~downto~0}~12 0 49930(_array -3((_dto c 18 i 0)))))
		(_port(_int testbuses 10 0 49930(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4*number_of_channels-1~downto~0}~12 0 49931(_array -3((_dto c 19 i 0)))))
		(_port(_int testbus_sels 11 0 49931(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~126 0 49933(_array -3((_dto c 20 i 0)))))
		(_port(_int conv_error 12 0 49933(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{number_of_channels-1~downto~0}~128 0 49934(_array -3((_dto c 21 i 0)))))
		(_port(_int error 13 0 49934(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49940(_array -3((_dto i 7 i 0)))))
		(_sig(_int busy_counter 14 0 49940(_arch(_uni))))
		(_sig(_int busy_xhdl0 -3 0 49943(_arch(_uni))))
		(_sig(_int adce_cal_busy_xhdl0 -3 0 49944(_arch(_uni))))
		(_prcs
			(line__49947(_arch 0 0 49947(_assignment(_alias((busy)(busy_xhdl0)))(_simpleassign BUF)(_trgt(9))(_sens(26)))))
			(line__49948(_arch 1 0 49948(_assignment(_alias((adce_cal_busy)(adce_cal_busy_xhdl0)))(_simpleassign BUF)(_trgt(12))(_sens(27)))))
			(line__49950(_arch 2 0 49950(_assignment(_trgt(17)))))
			(line__49951(_arch 3 0 49951(_assignment(_trgt(18)))))
			(line__49952(_arch 4 0 49952(_assignment(_alias((dprio_rden)(_string \"0"\)))(_trgt(16)))))
			(line__49953(_arch 5 0 49953(_assignment(_alias((dprio_wren)(_string \"0"\)))(_trgt(15)))))
			(line__49954(_arch 6 0 49954(_assignment(_trgt(7)))))
			(line__49955(_arch 7 0 49955(_assignment(_trgt(26))(_sens(25)))))
			(line__49956(_arch 8 0 49956(_assignment(_trgt(27))(_sens(25(d_7_4))))))
			(line__49957(_arch 9 0 49957(_assignment(_alias((timeout)(_string \"0"\)))(_trgt(20)))))
			(line__49959(_arch 10 0 49959(_assignment(_trgt(24)))))
			(line__49960(_arch 11 0 49960(_assignment(_trgt(23)))))
			(line__49961(_arch 12 0 49961(_assignment(_trgt(19)))))
			(line__49962(_arch 13 0 49962(_assignment(_trgt(22)))))
			(line__49965(_arch 14 0 49965(_prcs(_simple)(_trgt(25)(10))(_sens(0))(_read(25)(26)(1)(2)(3)(5)))))
		)
		(_subprogram
			(_ext or_br(2 2))
			(_ext to_integer(2 1))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(alt_aeq_s4_func))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33686018)
		(33686018 33686018)
		(50529027 50529027)
		(33686018 50529027)
		(33686018 50463234)
	)
	(_model . trans 22 -1)
)
V 000047 55 1191 1711853938883 alt_eyemon_func
(_unit VHDL(alt_eyemon_func 0 50006(alt_eyemon_func 0 50033))
	(_version vef)
	(_time 1711853938894 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 383a6d3d636e682d666b2d63603e3d3e6c3e6e3e6d)
	(_coverage d)
	(_ent
		(_time 1711853938883)
	)
	(_object
		(_subprogram
			(_int or_br 0 0 50067(_ent(_func -1 -2)))
			(_int to_integer 1 0 50035(_ent(_func -3 -4)))
			(_int to_integer 2 0 50051(_ent(_func -3 -2)))
			(_int to_integer 3 0 50080(_ent(_func -3 -1)))
			(_int to_stdlogic 4 0 50095(_ent(_func -1 -5)))
			(_int to_stdlogicvector 5 0 50107(_ent(_func)))
			(_int to_stdlogicvector 6 0 50129(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.BIT_VECTOR(1 BIT_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext std.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . alt_eyemon_func 7 -1)
)
V 000046 55 7601          1711853938937 trans
(_unit VHDL(alt_eyemon 0 50153(trans 0 50199))
	(_version vef)
	(_time 1711853938938 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 6765326733313772316062317e3d336133613161326166)
	(_coverage d)
	(_ent
		(_time 1711853938908)
	)
	(_object
		(_gen(_int channel_address_width -1 0 50155 \3\ (_ent gms((i 3)))))
		(_type(_int ~STRING~12 0 50156(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 0 0 50156(_ent(_string \"alt_eyemon"\))))
		(_type(_int ~STRING~121 0 50157(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 1 0 50157(_ent(_string \"UNUSED"\))))
		(_gen(_int avmm_slave_addr_width -1 0 50159 \16\ (_ent gms((i 16)))))
		(_gen(_int avmm_slave_rdata_width -1 0 50160 \16\ (_ent gms((i 16)))))
		(_gen(_int avmm_slave_wdata_width -1 0 50161 \16\ (_ent gms((i 16)))))
		(_gen(_int avmm_master_addr_width -1 0 50163 \16\ (_ent((i 16)))))
		(_gen(_int avmm_master_rdata_width -1 0 50164 \16\ (_ent((i 16)))))
		(_gen(_int avmm_master_wdata_width -1 0 50165 \16\ (_ent((i 16)))))
		(_gen(_int dprio_addr_width -1 0 50167 \16\ (_ent gms((i 16)))))
		(_gen(_int dprio_data_width -1 0 50168 \16\ (_ent gms((i 16)))))
		(_gen(_int ireg_wdaddr_width -1 0 50169 \2\ (_ent gms((i 2)))))
		(_gen(_int ireg_chaddr_width -1 0 50170 \2\ (_ent((i 2)))))
		(_gen(_int ireg_data_width -1 0 50171 \16\ (_ent gms((i 16)))))
		(_port(_int i_resetn -3 0 50175(_ent(_in))))
		(_port(_int i_avmm_clk -3 0 50176(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{avmm_slave_addr_width-1~downto~0}~12 0 50178(_array -3((_dto c 16 i 0)))))
		(_port(_int i_avmm_saddress 2 0 50178(_ent(_in))))
		(_port(_int i_avmm_sread -3 0 50179(_ent(_in))))
		(_port(_int i_avmm_swrite -3 0 50180(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{avmm_slave_wdata_width-1~downto~0}~12 0 50181(_array -3((_dto c 17 i 0)))))
		(_port(_int i_avmm_swritedata 3 0 50181(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{avmm_slave_rdata_width-1~downto~0}~12 0 50182(_array -3((_dto c 18 i 0)))))
		(_port(_int o_avmm_sreaddata 4 0 50182(_ent(_out))))
		(_port(_int o_avmm_swaitrequest -3 0 50183(_ent(_out))))
		(_port(_int i_remap_phase -3 0 50185(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 50186(_array -3((_dto i 11 i 0)))))
		(_port(_int i_remap_address 5 0 50186(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 50187(_array -3((_dto i 8 i 0)))))
		(_port(_int o_quad_address 6 0 50187(_ent(_out))))
		(_port(_int o_reconfig_busy -3 0 50188(_ent(_out))))
		(_port(_int i_dprio_busy -3 0 50190(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{dprio_data_width-1~downto~0}~12 0 50191(_array -3((_dto c 19 i 0)))))
		(_port(_int i_dprio_in 7 0 50191(_ent(_in))))
		(_port(_int o_dprio_wren -3 0 50192(_ent(_out))))
		(_port(_int o_dprio_rden -3 0 50193(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{dprio_addr_width-1~downto~0}~12 0 50194(_array -3((_dto c 20 i 0)))))
		(_port(_int o_dprio_addr 8 0 50194(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{dprio_data_width-1~downto~0}~123 0 50195(_array -3((_dto c 21 i 0)))))
		(_port(_int o_dprio_data 9 0 50195(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 50200(_array -3((_dto i 6 i 0)))))
		(_type(_int type_xhdl0 0 50200(_array 10((_dto c 22 i 0)))))
		(_type(_int state_type 0 50201(_enum1 ST_IDLE ST_WRITE ST_READ (_to i 0 i 2))))
		(_sig(_int state 12 0 50203(_arch(_uni((i 0))))))
		(_sig(_int state0q 12 0 50204(_arch(_uni((i 0))))))
		(_sig(_int reg_read -3 0 50205(_arch(_uni))))
		(_sig(_int reg_write -3 0 50206(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 50207(_array -3((_dto i 5 i 0)))))
		(_sig(_int busy_counter 13 0 50207(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{channel_address_width-1~downto~0}~13 0 50209(_array -3((_dto c 23 i 0)))))
		(_sig(_int reg_chaddress 14 0 50209(_arch(_uni(_code 24)))))
		(_sig(_int reg_chaddress0q 14 0 50210(_arch(_uni(_code 25)))))
		(_type(_int ~STD_LOGIC_VECTOR{ireg_data_width-1~downto~0}~13 0 50211(_array -3((_dto c 26 i 0)))))
		(_sig(_int reg_data 15 0 50211(_arch(_uni(_code 27)))))
		(_sig(_int reg_data0q 15 0 50212(_arch(_uni(_code 28)))))
		(_sig(_int reg_ctrlstatus 15 0 50213(_arch(_uni(_code 29)))))
		(_sig(_int reg_ctrlstatus0q 15 0 50214(_arch(_uni(_code 30)))))
		(_type(_int ~STD_LOGIC_VECTOR{ireg_wdaddr_width-1~downto~0}~13 0 50215(_array -3((_dto c 31 i 0)))))
		(_sig(_int reg_wdaddress 16 0 50215(_arch(_uni(_code 32)))))
		(_sig(_int reg_wdaddress0q 16 0 50216(_arch(_uni(_code 33)))))
		(_sig(_int dprio_reg 11 0 50218(_arch(_uni))))
		(_sig(_int dprio_reg0q 11 0 50219(_arch(_uni))))
		(_sig(_int invalid_channel_address -3 0 50221(_arch(_uni))))
		(_sig(_int invalid_word_address -3 0 50222(_arch(_uni))))
		(_sig(_int i -1 0 50223(_arch(_uni))))
		(_sig(_int xhdl1 -3 0 50226(_arch(_uni))))
		(_sig(_int xhdl2 -3 0 50227(_arch(_uni))))
		(_prcs
			(line__50230(_arch 0 0 50230(_assignment(_alias((o_dprio_wren)(_string \"0"\)))(_trgt(14)))))
			(line__50231(_arch 1 0 50231(_assignment(_alias((o_dprio_rden)(_string \"0"\)))(_trgt(15)))))
			(line__50232(_arch 2 0 50232(_assignment(_trgt(16)))))
			(line__50233(_arch 3 0 50233(_assignment(_trgt(17)))))
			(line__50234(_arch 4 0 50234(_assignment(_trgt(10)))))
			(line__50235(_arch 5 0 50235(_assignment(_alias((o_reconfig_busy)(reg_ctrlstatus0q(15))))(_simpleassign BUF)(_trgt(11))(_sens(28(15))))))
			(line__50237(_arch 6 0 50237(_prcs(_simple)(_trgt(19))(_sens(1))(_read(18)(0)))))
			(line__50249(_arch 7 0 50249(_prcs(_simple)(_trgt(22))(_sens(1))(_read(22)(27(1))(27(0))(28(0))(0)))))
			(line__50265(_arch 8 0 50265(_prcs(_simple)(_trgt(18)(20)(21)(7))(_sens(19)(28)(3)(4)))))
			(line__50300(_arch 9 0 50300(_prcs(_simple)(_trgt(24)(26)(28)(30)(32))(_sens(1))(_read(23)(25)(27)(29)(31)(0)))))
			(line__50323(_arch 10 0 50323(_prcs(_simple)(_trgt(6)(6(_range 34))(6(_range 35))(6(_range 36)))(_sens(20)(24)(26)(28)(30)(2)))))
			(line__50341(_arch 11 0 50341(_assignment(_trgt(33))(_sens(9)))))
			(line__50342(_arch 12 0 50342(_assignment(_trgt(34))(_sens(30)))))
			(line__50345(_arch 13 0 50345(_assignment(_trgt(36))(_sens(28(14))(5(14))))))
			(line__50347(_arch 14 0 50347(_assignment(_trgt(37))(_sens(28(13))(5(13))))))
			(line__50349(_arch 15 0 50349(_prcs(_simple)(_trgt(23)(25(d_15_6))(25(d_5_0))(25(d_15_1))(25(0))(25)(27(13))(27(14))(27(1))(27(0))(27(15))(27)(29)(31)(32))(_sens(21)(22)(24)(26)(28)(30)(31)(32)(33)(34)(35)(2)(5))(_read(36)(37)))))
		)
		(_subprogram
			(_ext or_br(2 0))
			(_ext to_stdlogic(2 4))
			(_ext to_integer(2 2))
			(_ext to_stdlogicvector(2 5))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_split (32)(31)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(alt_eyemon_func))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 514)
		(50529027 771)
		(50529026 771)
		(33686018 770)
		(33686018 131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(50529027 50529027 50529027)
		(770)
		(514)
		(33686018 33686018 33686018 131586)
		(33686018 33686018 514)
	)
	(_model . trans 37 -1)
)
V 000044 55 1182 1711853938953 alt_dfe_func
(_unit VHDL(alt_dfe_func 0 50431(alt_dfe_func 0 50458))
	(_version vef)
	(_time 1711853938965 2024.03.30 19:58:58)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 8684d388d3d0d693d8d592dcd1808383d080808183)
	(_coverage d)
	(_ent
		(_time 1711853938953)
	)
	(_object
		(_subprogram
			(_int or_br 0 0 50492(_ent(_func -1 -2)))
			(_int to_integer 1 0 50460(_ent(_func -3 -4)))
			(_int to_integer 2 0 50476(_ent(_func -3 -2)))
			(_int to_integer 3 0 50505(_ent(_func -3 -1)))
			(_int to_stdlogic 4 0 50520(_ent(_func -1 -5)))
			(_int to_stdlogicvector 5 0 50532(_ent(_func)))
			(_int to_stdlogicvector 6 0 50554(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.BIT_VECTOR(1 BIT_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext std.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . alt_dfe_func 7 -1)
)
V 000046 55 7616          1711853939010 trans
(_unit VHDL(alt_dfe 0 50578(trans 0 50623))
	(_version vef)
	(_time 1711853939011 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code b5b7e0e1e3e3e5a0e3b2b1e6a3efe1b3b4b3e6b2b1b0e3)
	(_coverage d)
	(_ent
		(_time 1711853938979)
	)
	(_object
		(_gen(_int channel_address_width -1 0 50580 \3\ (_ent gms((i 3)))))
		(_type(_int ~STRING~12 0 50581(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 0 0 50581(_ent(_string \"alt_dfe"\))))
		(_type(_int ~STRING~121 0 50582(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 1 0 50582(_ent(_string \"UNUSED"\))))
		(_gen(_int avmm_slave_addr_width -1 0 50584 \16\ (_ent gms((i 16)))))
		(_gen(_int avmm_slave_rdata_width -1 0 50585 \16\ (_ent gms((i 16)))))
		(_gen(_int avmm_slave_wdata_width -1 0 50586 \16\ (_ent gms((i 16)))))
		(_gen(_int avmm_master_addr_width -1 0 50588 \16\ (_ent((i 16)))))
		(_gen(_int avmm_master_rdata_width -1 0 50589 \16\ (_ent((i 16)))))
		(_gen(_int avmm_master_wdata_width -1 0 50590 \16\ (_ent((i 16)))))
		(_gen(_int dprio_addr_width -1 0 50592 \16\ (_ent gms((i 16)))))
		(_gen(_int dprio_data_width -1 0 50593 \16\ (_ent gms((i 16)))))
		(_gen(_int ireg_chaddr_width -1 0 50594 \2\ (_ent((i 2)))))
		(_gen(_int ireg_wdaddr_width -1 0 50595 \2\ (_ent gms((i 2)))))
		(_gen(_int ireg_data_width -1 0 50596 \16\ (_ent gms((i 16)))))
		(_port(_int i_resetn -3 0 50600(_ent(_in))))
		(_port(_int i_avmm_clk -3 0 50601(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{avmm_slave_addr_width-1~downto~0}~12 0 50603(_array -3((_dto c 16 i 0)))))
		(_port(_int i_avmm_saddress 2 0 50603(_ent(_in))))
		(_port(_int i_avmm_sread -3 0 50604(_ent(_in))))
		(_port(_int i_avmm_swrite -3 0 50605(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{avmm_slave_wdata_width-1~downto~0}~12 0 50606(_array -3((_dto c 17 i 0)))))
		(_port(_int i_avmm_swritedata 3 0 50606(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{avmm_slave_rdata_width-1~downto~0}~12 0 50607(_array -3((_dto c 18 i 0)))))
		(_port(_int o_avmm_sreaddata 4 0 50607(_ent(_out))))
		(_port(_int o_avmm_swaitrequest -3 0 50608(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 50610(_array -3((_dto i 11 i 0)))))
		(_port(_int i_remap_address 5 0 50610(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 50611(_array -3((_dto i 8 i 0)))))
		(_port(_int o_quad_address 6 0 50611(_ent(_out))))
		(_port(_int o_reconfig_busy -3 0 50612(_ent(_out))))
		(_port(_int i_dprio_busy -3 0 50614(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{dprio_data_width-1~downto~0}~12 0 50615(_array -3((_dto c 19 i 0)))))
		(_port(_int i_dprio_in 7 0 50615(_ent(_in))))
		(_port(_int o_dprio_wren -3 0 50616(_ent(_out))))
		(_port(_int o_dprio_rden -3 0 50617(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{dprio_addr_width-1~downto~0}~12 0 50618(_array -3((_dto c 20 i 0)))))
		(_port(_int o_dprio_addr 8 0 50618(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{dprio_data_width-1~downto~0}~123 0 50619(_array -3((_dto c 21 i 0)))))
		(_port(_int o_dprio_data 9 0 50619(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~13 0 50624(_array -3((_dto i 12 i 0)))))
		(_type(_int type_xhdl0 0 50624(_array 10((_dto c 22 i 0)))))
		(_type(_int state_type 0 50625(_enum1 ST_IDLE ST_WRITE ST_READ (_to i 0 i 2))))
		(_sig(_int state 12 0 50627(_arch(_uni((i 0))))))
		(_sig(_int state0q 12 0 50628(_arch(_uni((i 0))))))
		(_sig(_int reg_read -3 0 50629(_arch(_uni))))
		(_sig(_int reg_write -3 0 50630(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 50631(_array -3((_dto i 5 i 0)))))
		(_sig(_int busy_counter 13 0 50631(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{channel_address_width-1~downto~0}~13 0 50633(_array -3((_dto c 23 i 0)))))
		(_sig(_int reg_chaddress 14 0 50633(_arch(_uni(_code 24)))))
		(_sig(_int reg_chaddress0q 14 0 50634(_arch(_uni(_code 25)))))
		(_type(_int ~STD_LOGIC_VECTOR{ireg_data_width-1~downto~0}~13 0 50635(_array -3((_dto c 26 i 0)))))
		(_sig(_int reg_data 15 0 50635(_arch(_uni(_code 27)))))
		(_sig(_int reg_data0q 15 0 50636(_arch(_uni(_code 28)))))
		(_sig(_int reg_ctrlstatus 15 0 50637(_arch(_uni(_code 29)))))
		(_sig(_int reg_ctrlstatus0q 15 0 50638(_arch(_uni(_code 30)))))
		(_type(_int ~STD_LOGIC_VECTOR{ireg_wdaddr_width-1~downto~0}~13 0 50639(_array -3((_dto c 31 i 0)))))
		(_sig(_int reg_wdaddress 16 0 50639(_arch(_uni(_code 32)))))
		(_sig(_int reg_wdaddress0q 16 0 50640(_arch(_uni(_code 33)))))
		(_sig(_int dprio_reg 11 0 50642(_arch(_uni))))
		(_sig(_int dprio_reg0q 11 0 50643(_arch(_uni))))
		(_sig(_int invalid_channel_address -3 0 50645(_arch(_uni))))
		(_sig(_int invalid_word_address -3 0 50646(_arch(_uni))))
		(_sig(_int i -1 0 50647(_arch(_uni))))
		(_sig(_int xhdl1 -3 0 50650(_arch(_uni))))
		(_sig(_int xhdl2 -3 0 50651(_arch(_uni))))
		(_prcs
			(line__50654(_arch 0 0 50654(_assignment(_alias((o_dprio_wren)(_string \"0"\)))(_trgt(13)))))
			(line__50655(_arch 1 0 50655(_assignment(_alias((o_dprio_rden)(_string \"0"\)))(_trgt(14)))))
			(line__50656(_arch 2 0 50656(_assignment(_trgt(15)))))
			(line__50657(_arch 3 0 50657(_assignment(_trgt(16)))))
			(line__50658(_arch 4 0 50658(_assignment(_trgt(9)))))
			(line__50659(_arch 5 0 50659(_assignment(_alias((o_reconfig_busy)(reg_ctrlstatus0q(15))))(_simpleassign BUF)(_trgt(10))(_sens(27(15))))))
			(line__50661(_arch 6 0 50661(_prcs(_simple)(_trgt(18))(_sens(1))(_read(17)(0)))))
			(line__50673(_arch 7 0 50673(_prcs(_simple)(_trgt(21))(_sens(1))(_read(21)(26(1))(26(0))(27(0))(0)))))
			(line__50689(_arch 8 0 50689(_prcs(_simple)(_trgt(17)(19)(20)(7))(_sens(18)(27)(3)(4)))))
			(line__50724(_arch 9 0 50724(_prcs(_simple)(_trgt(23)(25)(27)(29)(31))(_sens(1))(_read(22)(24)(26)(28)(30)(0)))))
			(line__50747(_arch 10 0 50747(_prcs(_simple)(_trgt(6)(6(_range 34))(6(_range 35))(6(_range 36)))(_sens(19)(23)(25)(27)(29)(2)))))
			(line__50765(_arch 11 0 50765(_assignment(_trgt(32))(_sens(8)))))
			(line__50766(_arch 12 0 50766(_assignment(_trgt(33))(_sens(29)))))
			(line__50769(_arch 13 0 50769(_assignment(_trgt(35))(_sens(27(14))(5(14))))))
			(line__50771(_arch 14 0 50771(_assignment(_trgt(36))(_sens(27(13))(5(13))))))
			(line__50773(_arch 15 0 50773(_prcs(_simple)(_trgt(22)(24(d_15_6))(24(d_5_0))(24(d_15_4))(24(d_3_0))(24(d_15_3))(24(d_2_0))(24)(26(13))(26(14))(26(1))(26(0))(26(15))(26)(28)(30)(31))(_sens(20)(21)(23)(25)(27)(29)(30)(31)(32)(33)(34)(2)(5))(_read(35)(36)))))
		)
		(_subprogram
			(_ext or_br(2 0))
			(_ext to_stdlogic(2 4))
			(_ext to_integer(2 2))
			(_ext to_stdlogicvector(2 5))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_split (31)(30)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(alt_dfe_func))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 514)
		(50529027 771)
		(50529026 771)
		(33686018 770)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(50529027 50529027 50529027)
		(515)
		(514)
		(33686018 33686018 33686018 2)
		(770)
		(33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . trans 37 -1)
)
V 000040 55 3703 1711853939027 sld_node
(_unit VHDL(sld_node 0 50851(sld_node 0 50969))
	(_version vef)
	(_time 1711853939049 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code d4d78386838384c182d081d3928e81d2d1d3d7d287d2d0)
	(_coverage d)
	(_ent
		(_time 1711853939027)
	)
	(_object
		(_cnst(_int CLK_PERIOD -1 0 50853(_ent((NS 4636737291354636288)))))
		(_cnst(_int NUM_SELECTION_BITS -2 0 50855(_ent((i 4)))))
		(_type(_int ~STRING~15 0 50859(_array -3((_to i 1 i 53)))))
		(_cnst(_int PARAM_ERROR 0 0 50859(_ent(_string \"Invalid parameter specification : SLD_NODE_SIM_ACTION"\))))
		(_type(_int ~STRING~151 0 50862(_array -3((_to i 1 i 51)))))
		(_cnst(_int HEXCON_ERROR 1 0 50862(_ent(_string \"Invalid hexadecimal character : SLD_NODE_SIM_ACTION"\))))
		(_type(_int ~STRING~152 0 50866(_array -3((_to i 1 i 49)))))
		(_cnst(_int TYPE_ERROR 2 0 50866(_ent(_string \"Invalid Scan type specified : SLD_NODE_SIM_ACTION"\))))
		(_type(_int ~STRING~153 0 50869(_array -3((_to i 1 i 61)))))
		(_cnst(_int FIRST_TYPE_ERROR 3 0 50869(_ent(_string \"First scan should always be an IR scan. : SLD_NODE_SIM_ACTION"\))))
		(_type(_int ~STRING~154 0 50872(_array -3((_to i 1 i 72)))))
		(_cnst(_int LENGTH_ERROR 4 0 50872(_ent(_string \"IR length specified is less than SLD_NODE_IR_WIDTH : SLD_NODE_SIM_ACTION"\))))
		(_type(_int ~STRING~155 0 50875(_array -3((_to i 1 i 58)))))
		(_cnst(_int ZERO_LENGTH_ERROR 5 0 50875(_ent(_string \"Zero is not a valid length parameter : SLD_NODE_SIM_ACTION"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 50878(_array -4((_dto i 3 i 0)))))
		(_cnst(_int V_IR_SCAN_TYPE 6 0 50878(_ent(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~157 0 50880(_array -4((_dto i 3 i 0)))))
		(_cnst(_int V_DR_SCAN_TYPE 7 0 50880(_ent(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~15 0 50882(_array -4((_dto i 9 i 0)))))
		(_cnst(_int JTAG_USR1_INSTR 8 0 50882(_ent(_string \"0000001110"\))))
		(_type(_int ~UNSIGNED{3~downto~0}~16 0 50994(_array -4((_dto i 3 i 0)))))
		(_type(_int ~UNSIGNED{3~downto~0}~162 0 51033(_array -4((_dto i 3 i 0)))))
		(_subprogram
			(_int message 0 0 50972(_ent(_proc)))
			(_int hexmessage 1 0 50980(_ent(_proc)))
			(_int hexToBits 2 0 50991(_ent(_func -7 -3)))
			(_int hexToExactBits 3 0 51029(_ent(_func)))
			(_int goto_dr_shift_state 4 0 51041(_ent(_proc)))
			(_int jtag_ir_usr0 5 0 51149(_ent(_proc)))
			(_int jtag_ir_usr1 6 0 51075(_ent(_proc)))
			(_int send_force_ir_capture 7 0 51226(_ent(_proc)))
			(_int dr_scan 8 0 51263(_ent(_proc)))
			(_int v_dr_scan 9 0 51302(_ent(_proc)))
			(_int v_ir_scan 10 0 51321(_ent(_proc)))
			(_int goto_update_state 11 0 51060(_arch(_proc)))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1634222880 1952670066 1763734117 540680307)
		(33686018)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(33686018)
	)
	(_model . SLD_NODE 12 -1)
)
V 000049 55 4289          1711853939088 simModel
(_unit VHDL(signal_gen 0 51384(simmodel 0 51399))
	(_version vef)
	(_time 1711853939089 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 030055050954501503531259010655050405060556)
	(_coverage d)
	(_ent
		(_time 1711853939064)
	)
	(_object
		(_gen(_int sld_node_ir_width -1 0 51387(_ent gms)))
		(_gen(_int sld_node_n_scan -2 0 51388(_ent gms)))
		(_gen(_int sld_node_total_length -2 0 51389(_ent gms)))
		(_type(_int ~STRING~12 0 51390(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int sld_node_sim_action 0 0 51390(_ent gms)))
		(_port(_int tck -4 0 51392(_ent(_out)(_param_out))))
		(_port(_int tms -4 0 51393(_ent(_out)(_param_out))))
		(_port(_int tdi -4 0 51394(_ent(_out)(_param_out))))
		(_port(_int jtag_usr1 -4 0 51395(_ent(_in)(_param_in))))
		(_port(_int tdo -4 0 51396(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51406(_array -4((_dto i 3 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 51408(_array -4((_dto i 31 i 0)))))
		(_type(_int instr 0 51403(_record(scan_time -5)(scan_type 1)(length 2)(idx_lsb -2)(idx_msb -2))))
		(_type(_int scansArray 0 51418(_array 3((_dto c 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{sld_node_total_length-1~downto~0}~13 0 51426(_array -4((_dto c 4 i 0)))))
		(_type(_int decodedScans 0 51423(_record(scans 4)(values 5))))
		(_type(_int mStates 0 51435(_enum1 STARTSTATE TIMESTATE TYPESTATE LENGTHSTATE VALUESTATE (_to i 0 i 4))))
		(_type(_int ~UNSIGNED{31~downto~0}~134 0 51446(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 51452(_array -4((_dto i 3 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~138 0 51457(_array -4((_dto i 31 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~1313 0 51530(_array -4((_dto i 31 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~1317 0 51530(_array -4((_dto i 31 i 0)))))
		(_sig(_int myScans 6 0 51554(_arch(_uni))))
		(_prcs
			(simulate(_arch 0 0 51563(_prcs(_wait_for)(_trgt(5)(0)(1)(2))(_mon)(_read(5)(3)))))
		)
		(_subprogram
			(_int decode 1 0 51431(_arch(_func 6 -6)))
			(_int reset_jtag 2 0 51529(_arch(_proc)))
			(_ext message(3 0))
			(_ext jtag_ir_usr1(3 6))
			(_ext v_ir_scan(3 10))
			(_ext v_dr_scan(3 9))
			(_ext hexToBits(3 2))
			(_ext hexToExactBits(3 3))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
		(_type(_ext altera_mf.SLD_NODE.STRING~155(3 ~STRING~155)))
		(_var(_ext altera_mf.SLD_NODE.ZERO_LENGTH_ERROR(3 ZERO_LENGTH_ERROR)))
		(_type(_ext std.standard.SEVERITY_LEVEL(0 SEVERITY_LEVEL)))
		(_var(_ext altera_mf.SLD_NODE.CLK_PERIOD(3 CLK_PERIOD)))
		(_type(_ext altera_mf.SLD_NODE.STD_LOGIC_VECTOR{3~downto~0}~15(3 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var(_ext altera_mf.SLD_NODE.V_IR_SCAN_TYPE(3 V_IR_SCAN_TYPE)))
		(_type(_ext altera_mf.SLD_NODE.STRING~153(3 ~STRING~153)))
		(_var(_ext altera_mf.SLD_NODE.FIRST_TYPE_ERROR(3 FIRST_TYPE_ERROR)))
		(_type(_ext altera_mf.SLD_NODE.STD_LOGIC_VECTOR{3~downto~0}~157(3 ~STD_LOGIC_VECTOR{3~downto~0}~157)))
		(_var(_ext altera_mf.SLD_NODE.V_DR_SCAN_TYPE(3 V_DR_SCAN_TYPE)))
		(_type(_ext altera_mf.SLD_NODE.STRING~154(3 ~STRING~154)))
		(_var(_ext altera_mf.SLD_NODE.LENGTH_ERROR(3 LENGTH_ERROR)))
		(_type(_ext altera_mf.SLD_NODE.STRING~152(3 ~STRING~152)))
		(_var(_ext altera_mf.SLD_NODE.TYPE_ERROR(3 TYPE_ERROR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(.(SLD_NODE))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . simModel 5 -1)
)
V 000044 55 3854          1711853939114 FSM
(_unit VHDL(jtag_tap_controller 0 51625(fsm 0 51659))
	(_version vef)
	(_time 1711853939115 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 13111715144446051417451d0749431413164515101545)
	(_coverage d)
	(_ent
		(_time 1711853939102)
	)
	(_object
		(_gen(_int ir_register_width -1 0 51627(_ent gms)))
		(_port(_int tck -2 0 51630(_ent(_in)(_event))))
		(_port(_int tms -2 0 51631(_ent(_in))))
		(_port(_int tdi -2 0 51632(_ent(_in))))
		(_port(_int jtag_tdo -2 0 51633(_ent(_in))))
		(_port(_int tdo -2 0 51634(_ent(_out))))
		(_port(_int jtag_tck -2 0 51635(_ent(_out))))
		(_port(_int jtag_tms -2 0 51636(_ent(_out))))
		(_port(_int jtag_tdi -2 0 51637(_ent(_out))))
		(_port(_int jtag_state_tlr -2 0 51638(_ent(_out))))
		(_port(_int jtag_state_rti -2 0 51639(_ent(_out))))
		(_port(_int jtag_state_drs -2 0 51640(_ent(_out))))
		(_port(_int jtag_state_cdr -2 0 51641(_ent(_out))))
		(_port(_int jtag_state_sdr -2 0 51642(_ent(_out))))
		(_port(_int jtag_state_e1dr -2 0 51643(_ent(_out))))
		(_port(_int jtag_state_pdr -2 0 51644(_ent(_out))))
		(_port(_int jtag_state_e2dr -2 0 51645(_ent(_out))))
		(_port(_int jtag_state_udr -2 0 51646(_ent(_out))))
		(_port(_int jtag_state_irs -2 0 51647(_ent(_out))))
		(_port(_int jtag_state_cir -2 0 51648(_ent(_out))))
		(_port(_int jtag_state_sir -2 0 51649(_ent(_out))))
		(_port(_int jtag_state_e1ir -2 0 51650(_ent(_out))))
		(_port(_int jtag_state_pir -2 0 51651(_ent(_out))))
		(_port(_int jtag_state_e2ir -2 0 51652(_ent(_out))))
		(_port(_int jtag_state_uir -2 0 51653(_ent(_out))))
		(_port(_int jtag_usr1 -2 0 51654(_ent(_out))))
		(_type(_int tap_states 0 51661(_enum1 TLR_ST RTI_ST DRS_ST CDR_ST SDR_ST E1DR_ST PDR_ST E2DR_ST UDR_ST IRS_ST CIR_ST SIR_ST E1IR_ST PIR_ST E2IR_ST UIR_ST (_to i 0 i 15))))
		(_sig(_int nState 0 0 51666(_arch(_uni))))
		(_sig(_int cState 0 0 51667(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ir_register_width-1~downto~0}~13 0 51668(_array -2((_dto c 8 i 0)))))
		(_sig(_int ir_srl 1 0 51668(_arch(_uni))))
		(_sig(_int ir_srl_hold 1 0 51670(_arch(_uni))))
		(_sig(_int jtag_usr1_c -2 0 51672(_arch(_uni))))
		(_sig(_int jtag_usr1_r -2 0 51673(_arch(_uni))))
		(_sig(_int jtag_e1ir_i -2 0 51674(_arch(_uni))))
		(_sig(_int tdo_i -2 0 51676(_arch(_uni))))
		(_sig(_int tdo_i_c -2 0 51677(_arch(_uni))))
		(_sig(_int jtag_reset_i -2 0 51679(_arch(_uni))))
		(_prcs
			(stateTrans(_arch 0 0 51687(_prcs(_simple)(_trgt(25)(29)(31)(34)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(26)(28)(30)(1)))))
			(stateReg(_arch 1 0 51828(_prcs(_simple)(_trgt(26)(27(_index 9))(27(_range 10))(27)(30)(32)(33))(_sens(34)(0))(_read(25)(26)(27(_range 11))(29)(33)(2)(3)))))
			(line__51852(_arch 2 0 51852(_assignment(_alias((jtag_usr1)(jtag_usr1_r)))(_simpleassign BUF)(_trgt(24))(_sens(30)))))
			(line__51853(_arch 3 0 51853(_assignment(_alias((tdo)(tdo_i)))(_simpleassign BUF)(_trgt(4))(_sens(32)))))
			(line__51856(_arch 4 0 51856(_assignment(_alias((jtag_tck)(tck)))(_simpleassign BUF)(_trgt(5))(_sens(0)))))
			(line__51857(_arch 5 0 51857(_assignment(_alias((jtag_tdi)(tdi)))(_simpleassign BUF)(_trgt(7))(_sens(2)))))
			(line__51858(_arch 6 0 51858(_assignment(_alias((jtag_tms)(tms)))(_simpleassign BUF)(_trgt(6))(_sens(1)))))
			(holdReg(_arch 7 0 51864(_prcs(_simple)(_trgt(28))(_sens(34)(0))(_read(27)(31)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext altera_mf.SLD_NODE.STD_LOGIC_VECTOR{9~downto~0}~15(2 ~STD_LOGIC_VECTOR{9~downto~0}~15)))
		(_var(_ext altera_mf.SLD_NODE.JTAG_USR1_INSTR(2 JTAG_USR1_INSTR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SLD_NODE)))
	(_model . FSM 12 -1)
)
V 000049 55 7677          1711853939141 behavior
(_unit VHDL(dummy_hub 0 51894(behavior 0 51956))
	(_version vef)
	(_time 1711853939142 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 323063363565322434642b6b35343a353734303436)
	(_coverage d)
	(_ent
		(_time 1711853939127)
	)
	(_object
		(_gen(_int sld_node_ir_width -1 0 51897(_ent gms)))
		(_port(_int jtag_tck -2 0 51900(_ent(_in)(_event))))
		(_port(_int jtag_tdi -2 0 51901(_ent(_in))))
		(_port(_int jtag_tms -2 0 51902(_ent(_in))))
		(_port(_int jtag_usr1 -2 0 51903(_ent(_in))))
		(_port(_int jtag_state_tlr -2 0 51904(_ent(_in))))
		(_port(_int jtag_state_rti -2 0 51905(_ent(_in))))
		(_port(_int jtag_state_drs -2 0 51906(_ent(_in))))
		(_port(_int jtag_state_cdr -2 0 51907(_ent(_in))))
		(_port(_int jtag_state_sdr -2 0 51908(_ent(_in))))
		(_port(_int jtag_state_e1dr -2 0 51909(_ent(_in))))
		(_port(_int jtag_state_pdr -2 0 51910(_ent(_in))))
		(_port(_int jtag_state_e2dr -2 0 51911(_ent(_in))))
		(_port(_int jtag_state_udr -2 0 51912(_ent(_in))))
		(_port(_int jtag_state_irs -2 0 51913(_ent(_in))))
		(_port(_int jtag_state_cir -2 0 51914(_ent(_in))))
		(_port(_int jtag_state_sir -2 0 51915(_ent(_in))))
		(_port(_int jtag_state_e1ir -2 0 51916(_ent(_in))))
		(_port(_int jtag_state_pir -2 0 51917(_ent(_in))))
		(_port(_int jtag_state_e2ir -2 0 51918(_ent(_in))))
		(_port(_int jtag_state_uir -2 0 51919(_ent(_in))))
		(_port(_int dummy_tdo -2 0 51920(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{sld_node_ir_width-1~downto~0}~12 0 51921(_array -2((_dto c 28 i 0)))))
		(_port(_int virtual_ir_out 0 0 51921(_ent(_in))))
		(_port(_int jtag_tdo -2 0 51924(_ent(_out))))
		(_port(_int dummy_tck -2 0 51925(_ent(_out))))
		(_port(_int dummy_tdi -2 0 51926(_ent(_out))))
		(_port(_int dummy_tms -2 0 51927(_ent(_out))))
		(_port(_int dummy_state_tlr -2 0 51928(_ent(_out))))
		(_port(_int dummy_state_rti -2 0 51929(_ent(_out))))
		(_port(_int dummy_state_drs -2 0 51930(_ent(_out))))
		(_port(_int dummy_state_cdr -2 0 51931(_ent(_out))))
		(_port(_int dummy_state_sdr -2 0 51932(_ent(_out))))
		(_port(_int dummy_state_e1dr -2 0 51933(_ent(_out))))
		(_port(_int dummy_state_pdr -2 0 51934(_ent(_out))))
		(_port(_int dummy_state_e2dr -2 0 51935(_ent(_out))))
		(_port(_int dummy_state_udr -2 0 51936(_ent(_out))))
		(_port(_int dummy_state_irs -2 0 51937(_ent(_out))))
		(_port(_int dummy_state_cir -2 0 51938(_ent(_out))))
		(_port(_int dummy_state_sir -2 0 51939(_ent(_out))))
		(_port(_int dummy_state_e1ir -2 0 51940(_ent(_out))))
		(_port(_int dummy_state_pir -2 0 51941(_ent(_out))))
		(_port(_int dummy_state_e2ir -2 0 51942(_ent(_out))))
		(_port(_int dummy_state_uir -2 0 51943(_ent(_out))))
		(_port(_int virtual_state_cdr -2 0 51944(_ent(_out))))
		(_port(_int virtual_state_sdr -2 0 51945(_ent(_out))))
		(_port(_int virtual_state_e1dr -2 0 51946(_ent(_out))))
		(_port(_int virtual_state_pdr -2 0 51947(_ent(_out))))
		(_port(_int virtual_state_e2dr -2 0 51948(_ent(_out))))
		(_port(_int virtual_state_udr -2 0 51949(_ent(_out))))
		(_port(_int virtual_state_cir -2 0 51950(_ent(_out))))
		(_port(_int virtual_state_uir -2 0 51951(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{sld_node_ir_width-1~downto~0}~122 0 51952(_array -2((_dto c 29 i 0)))))
		(_port(_int virtual_ir_in 1 0 51952(_ent(_out))))
		(_cnst(_int SLD_NODE_IR_WIDTH_i -1 0 51958(_arch gms(_code 30))))
		(_type(_int ~STD_LOGIC_VECTOR{SLD_NODE_IR_WIDTH_i-1~downto~0}~13 0 51960(_array -2((_dto c 31 i 0)))))
		(_sig(_int ir_srl 2 0 51960(_arch(_uni))))
		(_sig(_int virtual_ir_in_i 2 0 51962(_arch(_uni))))
		(_sig(_int capture_ir -2 0 51964(_arch(_uni))))
		(_prcs
			(stateReg(_arch 0 0 51971(_prcs(_simple)(_trgt(51(_index 32))(51(_range 33))(51(_range 34))(51(_index 35))(51(_range 36))(51)(53)(22)(24)(50))(_sens(0)(4))(_read(51(_range 37))(51(0))(51(_range 38))(51(_index 39))(52(_range 40))(53)(1)(3)(7)(8)(9)(12)(20)(21)))))
			(line__52018(_arch 1 0 52018(_assignment(_alias((dummy_state_tlr)(jtag_state_tlr)))(_simpleassign BUF)(_trgt(26))(_sens(4)))))
			(line__52019(_arch 2 0 52019(_assignment(_alias((dummy_state_rti)(jtag_state_rti)))(_simpleassign BUF)(_trgt(27))(_sens(5)))))
			(line__52020(_arch 3 0 52020(_assignment(_alias((dummy_state_drs)(jtag_state_drs)))(_simpleassign BUF)(_trgt(28))(_sens(6)))))
			(line__52021(_arch 4 0 52021(_assignment(_alias((dummy_state_cdr)(jtag_state_cdr)))(_simpleassign BUF)(_trgt(29))(_sens(7)))))
			(line__52022(_arch 5 0 52022(_assignment(_alias((dummy_state_sdr)(jtag_state_sdr)))(_simpleassign BUF)(_trgt(30))(_sens(8)))))
			(line__52023(_arch 6 0 52023(_assignment(_alias((dummy_state_e1dr)(jtag_state_e1dr)))(_simpleassign BUF)(_trgt(31))(_sens(9)))))
			(line__52024(_arch 7 0 52024(_assignment(_alias((dummy_state_pdr)(jtag_state_pdr)))(_simpleassign BUF)(_trgt(32))(_sens(10)))))
			(line__52025(_arch 8 0 52025(_assignment(_alias((dummy_state_e2dr)(jtag_state_e2dr)))(_simpleassign BUF)(_trgt(33))(_sens(11)))))
			(line__52026(_arch 9 0 52026(_assignment(_alias((dummy_state_udr)(jtag_state_udr)))(_simpleassign BUF)(_trgt(34))(_sens(12)))))
			(line__52027(_arch 10 0 52027(_assignment(_alias((dummy_state_irs)(jtag_state_irs)))(_simpleassign BUF)(_trgt(35))(_sens(13)))))
			(line__52028(_arch 11 0 52028(_assignment(_alias((dummy_state_cir)(jtag_state_cir)))(_simpleassign BUF)(_trgt(36))(_sens(14)))))
			(line__52029(_arch 12 0 52029(_assignment(_alias((dummy_state_sir)(jtag_state_sir)))(_simpleassign BUF)(_trgt(37))(_sens(15)))))
			(line__52030(_arch 13 0 52030(_assignment(_alias((dummy_state_e1ir)(jtag_state_e1ir)))(_simpleassign BUF)(_trgt(38))(_sens(16)))))
			(line__52031(_arch 14 0 52031(_assignment(_alias((dummy_state_pir)(jtag_state_pir)))(_simpleassign BUF)(_trgt(39))(_sens(17)))))
			(line__52032(_arch 15 0 52032(_assignment(_alias((dummy_state_e2ir)(jtag_state_e2ir)))(_simpleassign BUF)(_trgt(40))(_sens(18)))))
			(line__52033(_arch 16 0 52033(_assignment(_alias((dummy_state_uir)(jtag_state_uir)))(_simpleassign BUF)(_trgt(41))(_sens(19)))))
			(line__52034(_arch 17 0 52034(_assignment(_alias((dummy_tms)(jtag_tms)))(_simpleassign BUF)(_trgt(25))(_sens(2)))))
			(line__52035(_arch 18 0 52035(_assignment(_alias((dummy_tck)(jtag_tck)))(_simpleassign BUF)(_trgt(23))(_sens(0)))))
			(line__52037(_arch 19 0 52037(_assignment(_trgt(49))(_sens(52(_index 41))(3)(12))(_read(52(_index 42))))))
			(line__52038(_arch 20 0 52038(_assignment(_trgt(48))(_sens(52(_index 43))(3)(7))(_read(52(_index 44))))))
			(line__52039(_arch 21 0 52039(_assignment(_trgt(47))(_sens(52(_index 45))(3)(12))(_read(52(_index 46))))))
			(line__52040(_arch 22 0 52040(_assignment(_trgt(46))(_sens(52(_index 47))(3)(11))(_read(52(_index 48))))))
			(line__52041(_arch 23 0 52041(_assignment(_trgt(45))(_sens(52(_index 49))(3)(10))(_read(52(_index 50))))))
			(line__52042(_arch 24 0 52042(_assignment(_trgt(44))(_sens(52(_index 51))(3)(9))(_read(52(_index 52))))))
			(line__52043(_arch 25 0 52043(_assignment(_trgt(43))(_sens(52(_index 53))(3)(8))(_read(52(_index 54))))))
			(line__52044(_arch 26 0 52044(_assignment(_trgt(42))(_sens(52(_index 55))(3)(7))(_read(52(_index 56))))))
			(SHIFT_REG_HOLD(_arch 27 0 52051(_prcs(_simple)(_trgt(52))(_sens(0)(4))(_read(51)(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_var(_ext altera_mf.SLD_NODE.NUM_SELECTION_BITS(2 NUM_SELECTION_BITS)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SLD_NODE)))
	(_model . behavior 57 -1)
)
V 000051 55 15872         1711853939162 structural
(_unit VHDL(sld_virtual_jtag 0 52088(structural 0 52143))
	(_version vef)
	(_time 1711853939163 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 414217431316115417474440581a124645464447404712)
	(_coverage d)
	(_ent
		(_time 1711853939155)
	)
	(_comp
		(signal_gen
			(_object
				(_gen(_int sld_node_ir_width -2 0 52147(_ent)))
				(_gen(_int sld_node_n_scan -4 0 52148(_ent)))
				(_gen(_int sld_node_total_length -4 0 52149(_ent)))
				(_type(_int ~STRING~13 0 52150(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int sld_node_sim_action 6 0 52150(_ent)))
				(_port(_int tck -3 0 52152(_ent (_out))))
				(_port(_int tms -3 0 52153(_ent (_out))))
				(_port(_int tdi -3 0 52154(_ent (_out))))
				(_port(_int jtag_usr1 -3 0 52155(_ent (_in))))
				(_port(_int tdo -3 0 52156(_ent (_in))))
			)
		)
		(jtag_tap_controller
			(_object
				(_gen(_int ir_register_width -2 0 52161(_ent)))
				(_port(_int tck -3 0 52163(_ent (_in))))
				(_port(_int tms -3 0 52164(_ent (_in))))
				(_port(_int tdi -3 0 52165(_ent (_in))))
				(_port(_int jtag_tdo -3 0 52166(_ent (_in))))
				(_port(_int tdo -3 0 52167(_ent (_out))))
				(_port(_int jtag_tck -3 0 52168(_ent (_out))))
				(_port(_int jtag_tms -3 0 52169(_ent (_out))))
				(_port(_int jtag_tdi -3 0 52170(_ent (_out))))
				(_port(_int jtag_state_tlr -3 0 52171(_ent (_out))))
				(_port(_int jtag_state_rti -3 0 52172(_ent (_out))))
				(_port(_int jtag_state_drs -3 0 52173(_ent (_out))))
				(_port(_int jtag_state_cdr -3 0 52174(_ent (_out))))
				(_port(_int jtag_state_sdr -3 0 52175(_ent (_out))))
				(_port(_int jtag_state_e1dr -3 0 52176(_ent (_out))))
				(_port(_int jtag_state_pdr -3 0 52177(_ent (_out))))
				(_port(_int jtag_state_e2dr -3 0 52178(_ent (_out))))
				(_port(_int jtag_state_udr -3 0 52179(_ent (_out))))
				(_port(_int jtag_state_irs -3 0 52180(_ent (_out))))
				(_port(_int jtag_state_cir -3 0 52181(_ent (_out))))
				(_port(_int jtag_state_sir -3 0 52182(_ent (_out))))
				(_port(_int jtag_state_e1ir -3 0 52183(_ent (_out))))
				(_port(_int jtag_state_pir -3 0 52184(_ent (_out))))
				(_port(_int jtag_state_e2ir -3 0 52185(_ent (_out))))
				(_port(_int jtag_state_uir -3 0 52186(_ent (_out))))
				(_port(_int jtag_usr1 -3 0 52187(_ent (_out))))
			)
		)
		(dummy_hub
			(_object
				(_gen(_int sld_node_ir_width -2 0 52192(_ent)))
				(_port(_int jtag_tck -3 0 52194(_ent (_in))))
				(_port(_int jtag_tdi -3 0 52195(_ent (_in))))
				(_port(_int jtag_tms -3 0 52196(_ent (_in))))
				(_port(_int jtag_usr1 -3 0 52197(_ent (_in))))
				(_port(_int jtag_state_tlr -3 0 52198(_ent (_in))))
				(_port(_int jtag_state_rti -3 0 52199(_ent (_in))))
				(_port(_int jtag_state_drs -3 0 52200(_ent (_in))))
				(_port(_int jtag_state_cdr -3 0 52201(_ent (_in))))
				(_port(_int jtag_state_sdr -3 0 52202(_ent (_in))))
				(_port(_int jtag_state_e1dr -3 0 52203(_ent (_in))))
				(_port(_int jtag_state_pdr -3 0 52204(_ent (_in))))
				(_port(_int jtag_state_e2dr -3 0 52205(_ent (_in))))
				(_port(_int jtag_state_udr -3 0 52206(_ent (_in))))
				(_port(_int jtag_state_irs -3 0 52207(_ent (_in))))
				(_port(_int jtag_state_cir -3 0 52208(_ent (_in))))
				(_port(_int jtag_state_sir -3 0 52209(_ent (_in))))
				(_port(_int jtag_state_e1ir -3 0 52210(_ent (_in))))
				(_port(_int jtag_state_pir -3 0 52211(_ent (_in))))
				(_port(_int jtag_state_e2ir -3 0 52212(_ent (_in))))
				(_port(_int jtag_state_uir -3 0 52213(_ent (_in))))
				(_port(_int dummy_tdo -3 0 52214(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{sld_node_ir_width-1~downto~0}~13 0 52215(_array -3((_dto c 0 i 0)))))
				(_port(_int virtual_ir_out 6 0 52215(_ent (_in))))
				(_port(_int jtag_tdo -3 0 52216(_ent (_out))))
				(_port(_int dummy_tck -3 0 52217(_ent (_out))))
				(_port(_int dummy_tdi -3 0 52218(_ent (_out))))
				(_port(_int dummy_tms -3 0 52219(_ent (_out))))
				(_port(_int dummy_state_tlr -3 0 52220(_ent (_out))))
				(_port(_int dummy_state_rti -3 0 52221(_ent (_out))))
				(_port(_int dummy_state_drs -3 0 52222(_ent (_out))))
				(_port(_int dummy_state_cdr -3 0 52223(_ent (_out))))
				(_port(_int dummy_state_sdr -3 0 52224(_ent (_out))))
				(_port(_int dummy_state_e1dr -3 0 52225(_ent (_out))))
				(_port(_int dummy_state_pdr -3 0 52226(_ent (_out))))
				(_port(_int dummy_state_e2dr -3 0 52227(_ent (_out))))
				(_port(_int dummy_state_udr -3 0 52228(_ent (_out))))
				(_port(_int dummy_state_irs -3 0 52229(_ent (_out))))
				(_port(_int dummy_state_cir -3 0 52230(_ent (_out))))
				(_port(_int dummy_state_sir -3 0 52231(_ent (_out))))
				(_port(_int dummy_state_e1ir -3 0 52232(_ent (_out))))
				(_port(_int dummy_state_pir -3 0 52233(_ent (_out))))
				(_port(_int dummy_state_e2ir -3 0 52234(_ent (_out))))
				(_port(_int dummy_state_uir -3 0 52235(_ent (_out))))
				(_port(_int virtual_state_cdr -3 0 52236(_ent (_out))))
				(_port(_int virtual_state_sdr -3 0 52237(_ent (_out))))
				(_port(_int virtual_state_e1dr -3 0 52238(_ent (_out))))
				(_port(_int virtual_state_pdr -3 0 52239(_ent (_out))))
				(_port(_int virtual_state_e2dr -3 0 52240(_ent (_out))))
				(_port(_int virtual_state_udr -3 0 52241(_ent (_out))))
				(_port(_int virtual_state_cir -3 0 52242(_ent (_out))))
				(_port(_int virtual_state_uir -3 0 52243(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{sld_node_ir_width-1~downto~0}~132 0 52244(_array -3((_dto c 1 i 0)))))
				(_port(_int virtual_ir_in 7 0 52244(_ent (_out))))
			)
		)
	)
	(_inst user_input 0 52280(_comp signal_gen)
		(_gen
			((sld_node_ir_width)(_code 2))
			((sld_node_n_scan)(_code 3))
			((sld_node_total_length)(_code 4))
			((sld_node_sim_action)(_code 5))
		)
		(_port
			((tck)(tck_i))
			((tms)(tms_i))
			((tdi)(tdi_i))
			((jtag_usr1)(jtag_usr1_i))
			((tdo)(tdo_i))
		)
		(_use(_ent . signal_gen)
			(_gen
				((sld_node_ir_width)(_code 6))
				((sld_node_n_scan)(_code 7))
				((sld_node_total_length)(_code 8))
				((sld_node_sim_action)(_code 9))
			)
		)
	)
	(_inst jtag 0 52293(_comp jtag_tap_controller)
		(_gen
			((ir_register_width)((i 10)))
		)
		(_port
			((tck)(tck_i))
			((tms)(tms_i))
			((tdi)(tdi_i))
			((jtag_tdo)(jtag_tdo_i))
			((tdo)(tdo_i))
			((jtag_tck)(jtag_tck_i))
			((jtag_tms)(jtag_tms_i))
			((jtag_tdi)(jtag_tdi_i))
			((jtag_state_tlr)(jtag_state_tlr_i))
			((jtag_state_rti)(jtag_state_rti_i))
			((jtag_state_drs)(jtag_state_drs_i))
			((jtag_state_cdr)(jtag_state_cdr_i))
			((jtag_state_sdr)(jtag_state_sdr_i))
			((jtag_state_e1dr)(jtag_state_e1dr_i))
			((jtag_state_pdr)(jtag_state_pdr_i))
			((jtag_state_e2dr)(jtag_state_e2dr_i))
			((jtag_state_udr)(jtag_state_udr_i))
			((jtag_state_irs)(jtag_state_irs_i))
			((jtag_state_cir)(jtag_state_cir_i))
			((jtag_state_sir)(jtag_state_sir_i))
			((jtag_state_e1ir)(jtag_state_e1ir_i))
			((jtag_state_pir)(jtag_state_pir_i))
			((jtag_state_e2ir)(jtag_state_e2ir_i))
			((jtag_state_uir)(jtag_state_uir_i))
			((jtag_usr1)(jtag_usr1_i))
		)
		(_use(_ent . jtag_tap_controller)
			(_gen
				((ir_register_width)((i 10)))
			)
		)
	)
	(_inst hub 0 52323(_comp dummy_hub)
		(_gen
			((sld_node_ir_width)(_code 10))
		)
		(_port
			((jtag_tck)(jtag_tck_i))
			((jtag_tdi)(jtag_tdi_i))
			((jtag_tms)(jtag_tms_i))
			((jtag_usr1)(jtag_usr1_i))
			((jtag_state_tlr)(jtag_state_tlr_i))
			((jtag_state_rti)(jtag_state_rti_i))
			((jtag_state_drs)(jtag_state_drs_i))
			((jtag_state_cdr)(jtag_state_cdr_i))
			((jtag_state_sdr)(jtag_state_sdr_i))
			((jtag_state_e1dr)(jtag_state_e1dr_i))
			((jtag_state_pdr)(jtag_state_pdr_i))
			((jtag_state_e2dr)(jtag_state_e2dr_i))
			((jtag_state_udr)(jtag_state_udr_i))
			((jtag_state_irs)(jtag_state_irs_i))
			((jtag_state_cir)(jtag_state_cir_i))
			((jtag_state_sir)(jtag_state_sir_i))
			((jtag_state_e1ir)(jtag_state_e1ir_i))
			((jtag_state_pir)(jtag_state_pir_i))
			((jtag_state_e2ir)(jtag_state_e2ir_i))
			((jtag_state_uir)(jtag_state_uir_i))
			((dummy_tdo)(tdo))
			((virtual_ir_out)(ir_out))
			((jtag_tdo)(jtag_tdo_i))
			((dummy_tck)(tck))
			((dummy_tdi)(tdi))
			((dummy_tms)(tms))
			((dummy_state_tlr)(jtag_state_tlr))
			((dummy_state_rti)(jtag_state_rti))
			((dummy_state_drs)(jtag_state_sdrs))
			((dummy_state_cdr)(jtag_state_cdr))
			((dummy_state_sdr)(jtag_state_sdr))
			((dummy_state_e1dr)(jtag_state_e1dr))
			((dummy_state_pdr)(jtag_state_pdr))
			((dummy_state_e2dr)(jtag_state_e2dr))
			((dummy_state_udr)(jtag_state_udr))
			((dummy_state_irs)(jtag_state_sirs))
			((dummy_state_cir)(jtag_state_cir))
			((dummy_state_sir)(jtag_state_sir))
			((dummy_state_e1ir)(jtag_state_e1ir))
			((dummy_state_pir)(jtag_state_pir))
			((dummy_state_e2ir)(jtag_state_e2ir))
			((dummy_state_uir)(jtag_state_uir))
			((virtual_state_cdr)(virtual_state_cdr))
			((virtual_state_sdr)(virtual_state_sdr))
			((virtual_state_e1dr)(virtual_state_e1dr))
			((virtual_state_pdr)(virtual_state_pdr))
			((virtual_state_e2dr)(virtual_state_e2dr))
			((virtual_state_udr)(virtual_state_udr))
			((virtual_state_cir)(virtual_state_cir))
			((virtual_state_uir)(virtual_state_uir))
			((virtual_ir_in)(ir_in))
		)
		(_use(_ent . dummy_hub)
			(_gen
				((sld_node_ir_width)(_code 11))
			)
			(_port
				((jtag_tck)(jtag_tck))
				((jtag_tdi)(jtag_tdi))
				((jtag_tms)(jtag_tms))
				((jtag_usr1)(jtag_usr1))
				((jtag_state_tlr)(jtag_state_tlr))
				((jtag_state_rti)(jtag_state_rti))
				((jtag_state_drs)(jtag_state_drs))
				((jtag_state_cdr)(jtag_state_cdr))
				((jtag_state_sdr)(jtag_state_sdr))
				((jtag_state_e1dr)(jtag_state_e1dr))
				((jtag_state_pdr)(jtag_state_pdr))
				((jtag_state_e2dr)(jtag_state_e2dr))
				((jtag_state_udr)(jtag_state_udr))
				((jtag_state_irs)(jtag_state_irs))
				((jtag_state_cir)(jtag_state_cir))
				((jtag_state_sir)(jtag_state_sir))
				((jtag_state_e1ir)(jtag_state_e1ir))
				((jtag_state_pir)(jtag_state_pir))
				((jtag_state_e2ir)(jtag_state_e2ir))
				((jtag_state_uir)(jtag_state_uir))
				((dummy_tdo)(dummy_tdo))
				((virtual_ir_out)(virtual_ir_out))
				((jtag_tdo)(jtag_tdo))
				((dummy_tck)(dummy_tck))
				((dummy_tdi)(dummy_tdi))
				((dummy_tms)(dummy_tms))
				((dummy_state_tlr)(dummy_state_tlr))
				((dummy_state_rti)(dummy_state_rti))
				((dummy_state_drs)(dummy_state_drs))
				((dummy_state_cdr)(dummy_state_cdr))
				((dummy_state_sdr)(dummy_state_sdr))
				((dummy_state_e1dr)(dummy_state_e1dr))
				((dummy_state_pdr)(dummy_state_pdr))
				((dummy_state_e2dr)(dummy_state_e2dr))
				((dummy_state_udr)(dummy_state_udr))
				((dummy_state_irs)(dummy_state_irs))
				((dummy_state_cir)(dummy_state_cir))
				((dummy_state_sir)(dummy_state_sir))
				((dummy_state_e1ir)(dummy_state_e1ir))
				((dummy_state_pir)(dummy_state_pir))
				((dummy_state_e2ir)(dummy_state_e2ir))
				((dummy_state_uir)(dummy_state_uir))
				((virtual_state_cdr)(virtual_state_cdr))
				((virtual_state_sdr)(virtual_state_sdr))
				((virtual_state_e1dr)(virtual_state_e1dr))
				((virtual_state_pdr)(virtual_state_pdr))
				((virtual_state_e2dr)(virtual_state_e2dr))
				((virtual_state_udr)(virtual_state_udr))
				((virtual_state_cir)(virtual_state_cir))
				((virtual_state_uir)(virtual_state_uir))
				((virtual_ir_in)(virtual_ir_in))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 52091(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 0 0 52091(_ent(_string \"SLD_VIRTUAL_JTAG"\))))
		(_type(_int ~STRING~121 0 52093(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 1 0 52093(_ent(_string \"SLD_VIRTUAL_JTAG"\))))
		(_type(_int ~STRING~122 0 52094(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sld_auto_instance_index 2 0 52094(_ent(_string \"NO"\))))
		(_gen(_int sld_instance_index -2 0 52096 \0\ (_ent((i 0)))))
		(_gen(_int sld_ir_width -2 0 52098 \1\ (_ent gms((i 1)))))
		(_gen(_int sld_sim_n_scan -2 0 52100 \0\ (_ent((i 0)))))
		(_gen(_int sld_sim_total_length -2 0 52102 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~123 0 52104(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sld_sim_action 3 0 52104(_ent(_string \""\))))
		(_port(_int tdo -3 0 52107(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{sld_ir_width-1~downto~0}~12 0 52108(_array -3((_dto c 12 i 0)))))
		(_port(_int ir_out 4 0 52108(_ent(_in((_others(i 2)))))))
		(_port(_int tck -3 0 52110(_ent(_out))))
		(_port(_int tdi -3 0 52111(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{sld_ir_width-1~downto~0}~125 0 52112(_array -3((_dto c 13 i 0)))))
		(_port(_int ir_in 5 0 52112(_ent(_out))))
		(_port(_int virtual_state_cdr -3 0 52114(_ent(_out))))
		(_port(_int virtual_state_sdr -3 0 52115(_ent(_out))))
		(_port(_int virtual_state_e1dr -3 0 52116(_ent(_out))))
		(_port(_int virtual_state_pdr -3 0 52118(_ent(_out))))
		(_port(_int virtual_state_e2dr -3 0 52119(_ent(_out))))
		(_port(_int virtual_state_udr -3 0 52121(_ent(_out))))
		(_port(_int virtual_state_cir -3 0 52122(_ent(_out))))
		(_port(_int virtual_state_uir -3 0 52123(_ent(_out))))
		(_port(_int jtag_state_tlr -3 0 52124(_ent(_out))))
		(_port(_int jtag_state_rti -3 0 52125(_ent(_out))))
		(_port(_int jtag_state_sdrs -3 0 52126(_ent(_out))))
		(_port(_int jtag_state_cdr -3 0 52127(_ent(_out))))
		(_port(_int jtag_state_sdr -3 0 52128(_ent(_out))))
		(_port(_int jtag_state_e1dr -3 0 52129(_ent(_out))))
		(_port(_int jtag_state_pdr -3 0 52130(_ent(_out))))
		(_port(_int jtag_state_e2dr -3 0 52131(_ent(_out))))
		(_port(_int jtag_state_udr -3 0 52132(_ent(_out))))
		(_port(_int jtag_state_sirs -3 0 52133(_ent(_out))))
		(_port(_int jtag_state_cir -3 0 52134(_ent(_out))))
		(_port(_int jtag_state_sir -3 0 52135(_ent(_out))))
		(_port(_int jtag_state_e1ir -3 0 52136(_ent(_out))))
		(_port(_int jtag_state_pir -3 0 52137(_ent(_out))))
		(_port(_int jtag_state_e2ir -3 0 52138(_ent(_out))))
		(_port(_int jtag_state_uir -3 0 52139(_ent(_out))))
		(_port(_int tms -3 0 52140(_ent(_out))))
		(_sig(_int tck_i -3 0 52249(_arch(_uni))))
		(_sig(_int tms_i -3 0 52250(_arch(_uni))))
		(_sig(_int tdi_i -3 0 52251(_arch(_uni))))
		(_sig(_int tdo_i -3 0 52252(_arch(_uni))))
		(_sig(_int jtag_tdo_i -3 0 52253(_arch(_uni))))
		(_sig(_int jtag_tck_i -3 0 52254(_arch(_uni))))
		(_sig(_int jtag_tms_i -3 0 52255(_arch(_uni))))
		(_sig(_int jtag_tdi_i -3 0 52256(_arch(_uni))))
		(_sig(_int jtag_state_tlr_i -3 0 52257(_arch(_uni))))
		(_sig(_int jtag_state_rti_i -3 0 52258(_arch(_uni))))
		(_sig(_int jtag_state_drs_i -3 0 52259(_arch(_uni))))
		(_sig(_int jtag_state_cdr_i -3 0 52260(_arch(_uni))))
		(_sig(_int jtag_state_sdr_i -3 0 52261(_arch(_uni))))
		(_sig(_int jtag_state_e1dr_i -3 0 52262(_arch(_uni))))
		(_sig(_int jtag_state_pdr_i -3 0 52263(_arch(_uni))))
		(_sig(_int jtag_state_e2dr_i -3 0 52264(_arch(_uni))))
		(_sig(_int jtag_state_udr_i -3 0 52265(_arch(_uni))))
		(_sig(_int jtag_state_irs_i -3 0 52266(_arch(_uni))))
		(_sig(_int jtag_state_cir_i -3 0 52267(_arch(_uni))))
		(_sig(_int jtag_state_sir_i -3 0 52268(_arch(_uni))))
		(_sig(_int jtag_state_e1ir_i -3 0 52269(_arch(_uni))))
		(_sig(_int jtag_state_pir_i -3 0 52270(_arch(_uni))))
		(_sig(_int jtag_state_e2ir_i -3 0 52271(_arch(_uni))))
		(_sig(_int jtag_state_uir_i -3 0 52272(_arch(_uni))))
		(_sig(_int jtag_usr1_i -3 0 52273(_arch(_uni))))
		(_cnst(_int ir_register_width -2 0 52275(_arch((i 10)))))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural 14 -1)
)
V 000058 55 9049          1711853939177 sim_sld_signaltap
(_unit VHDL(sld_signaltap 0 52384(sim_sld_signaltap 0 52485))
	(_version vef)
	(_time 1711853939178 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 51520752030601440105420b095756570457505702)
	(_coverage d)
	(_ent
		(_time 1711853939174)
	)
	(_object
		(_gen(_int SLD_USE_JTAG_SIGNAL_ADAPTER -1 0 52386 \1\ (_ent((i 1)))))
		(_gen(_int SLD_CURRENT_RESOURCE_WIDTH -1 0 52387 \0\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 52388(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int SLD_INVERSION_MASK 0 0 52388(_ent(_string \"0"\))))
		(_gen(_int SLD_POWER_UP_TRIGGER -1 0 52389 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 52390(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_ADVANCED_TRIGGER_6 1 0 52390(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~121 0 52391(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_ADVANCED_TRIGGER_9 2 0 52391(_ent(_string \"NONE"\))))
		(_gen(_int SLD_RAM_PIPELINE -1 0 52392 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~122 0 52393(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_ADVANCED_TRIGGER_7 3 0 52393(_ent(_string \"NONE"\))))
		(_gen(_int SLD_HPS_EVENT_ENABLED -1 0 52394 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~123 0 52395(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY 4 0 52395(_ent(_string \"basic"\))))
		(_gen(_int SLD_STORAGE_QUALIFIER_GAP_RECORD -1 0 52396 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~124 0 52397(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_SECTION_ID 5 0 52397(_ent(_string \"hdl_signaltap_0"\))))
		(_gen(_int SLD_INCREMENTAL_ROUTING -1 0 52398 \0\ (_ent((i 0)))))
		(_gen(_int SLD_STORAGE_QUALIFIER_PIPELINE -1 0 52399 \0\ (_ent((i 0)))))
		(_gen(_int SLD_TRIGGER_IN_ENABLED -1 0 52400 \0\ (_ent((i 0)))))
		(_gen(_int SLD_STATE_BITS -1 0 52401 \11\ (_ent((i 11)))))
		(_gen(_int SLD_HPS_EVENT_ID -1 0 52402 \0\ (_ent((i 0)))))
		(_gen(_int SLD_CREATE_MONITOR_INTERFACE -1 0 52403 \0\ (_ent((i 0)))))
		(_gen(_int SLD_STATE_FLOW_USE_GENERATED -1 0 52404 \0\ (_ent((i 0)))))
		(_gen(_int SLD_INVERSION_MASK_LENGTH -4 0 52405 \1\ (_ent((i 1)))))
		(_gen(_int SLD_DATA_BITS -1 0 52406 \1\ (_ent gms((i 1)))))
		(_gen(_int SLD_COUNTER_PIPELINE -1 0 52407 \0\ (_ent((i 0)))))
		(_gen(_int SLD_BUFFER_FULL_STOP -1 0 52408 \1\ (_ent((i 1)))))
		(_gen(_int SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH -1 0 52409 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~125 0 52410(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_ATTRIBUTE_MEM_MODE 6 0 52410(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~126 0 52411(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_STORAGE_QUALIFIER_MODE 7 0 52411(_ent(_string \"OFF"\))))
		(_type(_int ~STRING~127 0 52412(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_STATE_FLOW_MGR_ENTITY 8 0 52412(_ent(_string \"state_flow_mgr_entity.vhd"\))))
		(_gen(_int SLD_HPS_TRIGGER_IN_ENABLED -1 0 52413 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~128 0 52414(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_ADVANCED_TRIGGER_5 9 0 52414(_ent(_string \"NONE"\))))
		(_gen(_int SLD_NODE_CRC_LOWORD -1 0 52415 \50132\ (_ent((i 50132)))))
		(_gen(_int SLD_TRIGGER_BITS -1 0 52416 \1\ (_ent gms((i 1)))))
		(_gen(_int SLD_STORAGE_QUALIFIER_BITS -1 0 52417 \1\ (_ent gms((i 1)))))
		(_gen(_int SLD_TRIGGER_PIPELINE -1 0 52418 \0\ (_ent((i 0)))))
		(_gen(_int SLD_HPS_TRIGGER_OUT_ENABLED -1 0 52419 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~129 0 52420(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_ADVANCED_TRIGGER_10 10 0 52420(_ent(_string \"NONE"\))))
		(_gen(_int SLD_MEM_ADDRESS_BITS -1 0 52421 \7\ (_ent((i 7)))))
		(_type(_int ~STRING~1210 0 52422(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_ADVANCED_TRIGGER_ENTITY 11 0 52422(_ent(_string \"basic"\))))
		(_type(_int ~STRING~1211 0 52423(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_ADVANCED_TRIGGER_4 12 0 52423(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~1212 0 52424(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_ADVANCED_TRIGGER_8 13 0 52424(_ent(_string \"NONE"\))))
		(_gen(_int SLD_TRIGGER_LEVEL -1 0 52425 \10\ (_ent((i 10)))))
		(_type(_int ~STRING~1213 0 52426(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_RAM_BLOCK_TYPE 14 0 52426(_ent(_string \"AUTO"\))))
		(_type(_int ~STRING~1214 0 52427(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_ADVANCED_TRIGGER_2 15 0 52427(_ent(_string \"NONE"\))))
		(_type(_int ~STRING~1215 0 52428(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_ADVANCED_TRIGGER_1 16 0 52428(_ent(_string \"NONE"\))))
		(_gen(_int SLD_DATA_BIT_CNTR_BITS -1 0 52429 \4\ (_ent((i 4)))))
		(_gen(_int SLD_SAMPLE_DEPTH -1 0 52430 \16\ (_ent((i 16)))))
		(_type(_int ~STRING~1216 0 52431(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 17 0 52431(_ent(_string \"sld_signaltap"\))))
		(_gen(_int SLD_NODE_CRC_BITS -1 0 52432 \32\ (_ent gms((i 32)))))
		(_gen(_int SLD_ENABLE_ADVANCED_TRIGGER -1 0 52433 \0\ (_ent((i 0)))))
		(_gen(_int SLD_SEGMENT_SIZE -1 0 52434 \0\ (_ent((i 0)))))
		(_gen(_int SLD_NODE_INFO -1 0 52435 \0\ (_ent((i 0)))))
		(_gen(_int SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION -1 0 52436 \0\ (_ent((i 0)))))
		(_gen(_int SLD_NODE_CRC_HIWORD -1 0 52437 \41394\ (_ent((i 41394)))))
		(_gen(_int SLD_TRIGGER_LEVEL_PIPELINE -1 0 52438 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~1217 0 52439(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int SLD_ADVANCED_TRIGGER_3 18 0 52439(_ent(_string \"NONE"\))))
		(_port(_int jtag_state_sdr -2 0 52442(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{SLD_IR_BITS-1~downto~0}~12 0 52443(_array -2((_dto i 9 i 0)))))
		(_port(_int ir_in 19 0 52443(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{SLD_TRIGGER_BITS-1~downto~0}~12 0 52444(_array -2((_dto c 0 i 0)))))
		(_port(_int acq_trigger_out 20 0 52444(_ent(_out))))
		(_port(_int gnd -2 0 52445(_ent(_out))))
		(_port(_int jtag_state_cir -2 0 52446(_ent(_in((i 2))))))
		(_port(_int jtag_state_e2ir -2 0 52447(_ent(_in((i 2))))))
		(_port(_int jtag_state_pir -2 0 52448(_ent(_in((i 2))))))
		(_port(_int jtag_state_udr -2 0 52449(_ent(_in((i 2))))))
		(_port(_int vcc -2 0 52450(_ent(_out))))
		(_port(_int jtag_state_e1dr -2 0 52451(_ent(_in((i 2))))))
		(_port(_int jtag_state_rti -2 0 52452(_ent(_in((i 2))))))
		(_port(_int jtag_state_e1ir -2 0 52453(_ent(_in((i 2))))))
		(_port(_int jtag_state_pdr -2 0 52454(_ent(_in((i 2))))))
		(_port(_int acq_clk -2 0 52455(_ent(_in))))
		(_port(_int clr -2 0 52456(_ent(_in((i 2))))))
		(_port(_int trigger_in -2 0 52457(_ent(_in((i 2))))))
		(_port(_int ir_out 19 0 52458(_ent(_out))))
		(_port(_int jtag_state_sirs -2 0 52459(_ent(_in((i 2))))))
		(_port(_int jtag_state_cdr -2 0 52460(_ent(_in((i 2))))))
		(_port(_int jtag_state_sir -2 0 52461(_ent(_in((i 2))))))
		(_port(_int jtag_state_e2dr -2 0 52462(_ent(_in((i 2))))))
		(_port(_int tms -2 0 52463(_ent(_in((i 2))))))
		(_port(_int jtag_state_tlr -2 0 52464(_ent(_in((i 2))))))
		(_port(_int jtag_state_sdrs -2 0 52465(_ent(_in((i 2))))))
		(_port(_int tdi -2 0 52466(_ent(_in((i 2))))))
		(_port(_int jtag_state_uir -2 0 52467(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{SLD_TRIGGER_BITS-1~downto~0}~1219 0 52468(_array -2((_dto c 1 i 0)))))
		(_port(_int acq_trigger_in 21 0 52468(_ent(_in((_others(i 2)))))))
		(_port(_int trigger_out -2 0 52469(_ent(_out))))
		(_port(_int storage_enable -2 0 52470(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{SLD_DATA_BITS-1~downto~0}~12 0 52471(_array -2((_dto c 2 i 0)))))
		(_port(_int acq_data_out 22 0 52471(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{SLD_STORAGE_QUALIFIER_BITS-1~downto~0}~12 0 52472(_array -2((_dto c 3 i 0)))))
		(_port(_int acq_storage_qualifier_in 23 0 52472(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{SLD_DATA_BITS-1~downto~0}~1221 0 52473(_array -2((_dto c 4 i 0)))))
		(_port(_int acq_data_in 24 0 52473(_ent(_in((_others(i 2)))))))
		(_port(_int vir_tdi -2 0 52474(_ent(_in((i 2))))))
		(_port(_int tdo -2 0 52475(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{SLD_NODE_CRC_BITS-1~downto~0}~12 0 52476(_array -2((_dto c 5 i 0)))))
		(_port(_int crc 25 0 52476(_ent(_in((_others(i 2)))))))
		(_port(_int clrn -2 0 52477(_ent(_in((i 2))))))
		(_port(_int raw_tck -2 0 52478(_ent(_in((i 2))))))
		(_port(_int irq -2 0 52479(_ent(_out))))
		(_port(_int usr1 -2 0 52480(_ent(_in((i 2))))))
		(_port(_int ena -2 0 52481(_ent(_in((i 2))))))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_var(_ext altera_mf.altera_mf_components.SLD_IR_BITS(2 SLD_IR_BITS)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(altera_mf_components)))
	(_model . sim_sld_signaltap 6 -1)
)
V 000061 55 900           1711853939189 sim_altstratixii_oct
(_unit VHDL(altstratixii_oct 0 52494(sim_altstratixii_oct 0 52506))
	(_version vef)
	(_time 1711853939190 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 61633561333731766365753a326760666567686669)
	(_coverage d)
	(_ent
		(_time 1711853939187)
	)
	(_object
		(_type(_int ~STRING~12 0 52496(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 0 0 52496(_ent(_string \"altstratixii_oct"\))))
		(_port(_int terminationenable -2 0 52499(_ent(_in))))
		(_port(_int terminationclock -2 0 52500(_ent(_in))))
		(_port(_int rdn -2 0 52501(_ent(_in))))
		(_port(_int rup -2 0 52502(_ent(_in))))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(altera_mf_components)))
)
V 000069 55 7065          1711853939204 sim_altparallel_flash_loader
(_unit VHDL(altparallel_flash_loader 0 52515(sim_altparallel_flash_loader 0 52601))
	(_version vef)
	(_time 1711853939205 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 70722471232620677522612b237671762376237675)
	(_coverage d)
	(_ent
		(_time 1711853939199)
	)
	(_object
		(_gen(_int FLASH_STATIC_WAIT_WIDTH -1 0 52517 \15\ (_ent((i 15)))))
		(_gen(_int EXTRA_ADDR_BYTE -1 0 52518 \0\ (_ent((i 0)))))
		(_gen(_int FEATURES_CFG -1 0 52519 \1\ (_ent((i 1)))))
		(_gen(_int PAGE_CLK_DIVISOR -1 0 52520 \1\ (_ent((i 1)))))
		(_gen(_int BURST_MODE_SPANSION -1 0 52521 \0\ (_ent((i 0)))))
		(_gen(_int ENHANCED_FLASH_PROGRAMMING -1 0 52522 \0\ (_ent((i 0)))))
		(_gen(_int FLASH_ECC_CHECKBOX -1 0 52523 \0\ (_ent((i 0)))))
		(_gen(_int FLASH_NRESET_COUNTER -1 0 52524 \1\ (_ent((i 1)))))
		(_gen(_int PAGE_MODE -1 0 52525 \0\ (_ent((i 0)))))
		(_gen(_int NRB_ADDR -1 0 52526 \65667072\ (_ent((i 65667072)))))
		(_gen(_int BURST_MODE -1 0 52527 \0\ (_ent((i 0)))))
		(_gen(_int SAFE_MODE_REVERT_ADDR -1 0 52528 \0\ (_ent((i 0)))))
		(_gen(_int US_UNIT_COUNTER -1 0 52529 \1\ (_ent((i 1)))))
		(_gen(_int FIFO_SIZE -1 0 52530 \16\ (_ent((i 16)))))
		(_gen(_int CONF_DATA_WIDTH -1 0 52531 \1\ (_ent gms((i 1)))))
		(_gen(_int CONF_WAIT_TIMER_WIDTH -1 0 52532 \16\ (_ent((i 16)))))
		(_type(_int ~STRING~12 0 52533(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NFLASH_MFC 0 0 52533(_ent(_string \"NUMONYX"\))))
		(_gen(_int OPTION_BITS_START_ADDRESS -1 0 52534 \0\ (_ent((i 0)))))
		(_gen(_int SAFE_MODE_RETRY -1 0 52535 \1\ (_ent((i 1)))))
		(_gen(_int DCLK_DIVISOR -1 0 52536 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~121 0 52537(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int FLASH_TYPE 1 0 52537(_ent(_string \"CFI_FLASH"\))))
		(_gen(_int N_FLASH -1 0 52538 \1\ (_ent gms((i 1)))))
		(_gen(_int BURST_MODE_LATENCY_COUNT -1 0 52539 \4\ (_ent((i 4)))))
		(_gen(_int QSPI_DATA_DELAY -1 0 52540 \0\ (_ent((i 0)))))
		(_gen(_int FLASH_BURST_EXTRA_CYCLE -1 0 52541 \0\ (_ent((i 0)))))
		(_gen(_int TRISTATE_CHECKBOX -1 0 52542 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~122 0 52543(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int QFLASH_MFC 2 0 52543(_ent(_string \"ALTERA"\))))
		(_gen(_int FEATURES_PGM -1 0 52544 \1\ (_ent((i 1)))))
		(_gen(_int QFLASH_FAST_SPEED -1 0 52545 \0\ (_ent((i 0)))))
		(_gen(_int DISABLE_CRC_CHECKBOX -1 0 52546 \0\ (_ent((i 0)))))
		(_gen(_int FLASH_DATA_WIDTH -1 0 52547 \16\ (_ent gms((i 16)))))
		(_gen(_int RSU_WATCHDOG_COUNTER -1 0 52548 \100000000\ (_ent((i 100000000)))))
		(_gen(_int PFL_RSU_WATCHDOG_ENABLED -1 0 52549 \0\ (_ent((i 0)))))
		(_gen(_int MT28EW_PAGE_MODE -1 0 52550 \0\ (_ent((i 0)))))
		(_gen(_int SAFE_MODE_HALT -1 0 52551 \0\ (_ent((i 0)))))
		(_gen(_int ADDR_WIDTH -1 0 52552 \20\ (_ent gms((i 20)))))
		(_gen(_int NAND_SIZE -1 0 52553 \67108864\ (_ent((i 67108864)))))
		(_gen(_int NORMAL_MODE -1 0 52554 \1\ (_ent((i 1)))))
		(_gen(_int FLASH_NRESET_CHECKBOX -1 0 52555 \0\ (_ent((i 0)))))
		(_gen(_int SAFE_MODE_REVERT -1 0 52556 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~123 0 52557(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int LPM_TYPE 3 0 52557(_ent(_string \"ALTPARALLEL_FLASH_LOADER"\))))
		(_type(_int ~STRING~124 0 52558(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int AUTO_RESTART 4 0 52558(_ent(_string \"OFF"\))))
		(_gen(_int DCLK_CREATE_DELAY -1 0 52559 \0\ (_ent((i 0)))))
		(_gen(_int CLK_DIVISOR -1 0 52560 \1\ (_ent((i 1)))))
		(_gen(_int BURST_MODE_INTEL -1 0 52561 \0\ (_ent((i 0)))))
		(_gen(_int BURST_MODE_NUMONYX -1 0 52562 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~125 0 52563(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int DECOMPRESSOR_MODE 5 0 52563(_ent(_string \"NONE"\))))
		(_gen(_int QSPI_DATA_DELAY_COUNT -1 0 52564 \1\ (_ent((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{N_FLASH-1~downto~0}~12 0 52567(_array -3((_dto c 0 i 0)))))
		(_port(_int flash_nce 6 0 52567(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{CONF_DATA_WIDTH-1~downto~0}~12 0 52568(_array -3((_dto c 1 i 0)))))
		(_port(_int fpga_data 7 0 52568(_ent(_out))))
		(_port(_int fpga_dclk -3 0 52569(_ent(_out))))
		(_port(_int fpga_nstatus -3 0 52570(_ent(_in((i 2))))))
		(_port(_int flash_ale -3 0 52571(_ent(_out))))
		(_port(_int pfl_clk -3 0 52572(_ent(_in((i 2))))))
		(_port(_int fpga_nconfig -3 0 52573(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N_FLASH-1~downto~0}~127 0 52574(_array -3((_dto c 2 i 0)))))
		(_port(_int flash_io2 8 0 52574(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{N_FLASH-1~downto~0}~129 0 52575(_array -3((_dto c 3 i 0)))))
		(_port(_int flash_sck 9 0 52575(_ent(_out))))
		(_port(_int flash_noe -3 0 52576(_ent(_out))))
		(_port(_int flash_nwe -3 0 52577(_ent(_out))))
		(_port(_int pfl_watchdog_error -3 0 52578(_ent(_out))))
		(_port(_int pfl_reset_watchdog -3 0 52579(_ent(_in((i 2))))))
		(_port(_int fpga_conf_done -3 0 52580(_ent(_in((i 2))))))
		(_port(_int flash_rdy -3 0 52581(_ent(_in((i 3))))))
		(_port(_int pfl_flash_access_granted -3 0 52582(_ent(_in((i 2))))))
		(_port(_int pfl_nreconfigure -3 0 52583(_ent(_in((i 3))))))
		(_port(_int flash_cle -3 0 52584(_ent(_out))))
		(_port(_int flash_nreset -3 0 52585(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N_FLASH-1~downto~0}~1211 0 52586(_array -3((_dto c 4 i 0)))))
		(_port(_int flash_io0 10 0 52586(_ent(_inout))))
		(_port(_int pfl_nreset -3 0 52587(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{FLASH_DATA_WIDTH-1~downto~0}~12 0 52588(_array -3((_dto c 5 i 0)))))
		(_port(_int flash_data 11 0 52588(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{N_FLASH-1~downto~0}~1213 0 52589(_array -3((_dto c 6 i 0)))))
		(_port(_int flash_io1 12 0 52589(_ent(_inout))))
		(_port(_int flash_nadv -3 0 52590(_ent(_out))))
		(_port(_int flash_clk -3 0 52591(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N_FLASH-1~downto~0}~1215 0 52592(_array -3((_dto c 7 i 0)))))
		(_port(_int flash_io3 13 0 52592(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 52593(_array -3((_dto i 7 i 0)))))
		(_port(_int flash_io 14 0 52593(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 52594(_array -3((_dto c 8 i 0)))))
		(_port(_int flash_addr 15 0 52594(_ent(_out))))
		(_port(_int pfl_flash_access_request -3 0 52595(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N_FLASH-1~downto~0}~1217 0 52596(_array -3((_dto c 9 i 0)))))
		(_port(_int flash_ncs 16 0 52596(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 52597(_array -3((_dto i 2 i 0)))))
		(_port(_int fpga_pgm 17 0 52597(_ent(_in((_others(i 2)))))))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(altera_mf_components)))
	(_model . sim_altparallel_flash_loader 10 -1)
)
V 000067 55 2219          1711853939214 sim_altserial_flash_loader
(_unit VHDL(altserial_flash_loader 0 52610(sim_altserial_flash_loader 0 52634))
	(_version vef)
	(_time 1711853939215 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 70722471232620677220652b237679767176237526)
	(_coverage d)
	(_ent
		(_time 1711853939212)
	)
	(_object
		(_type(_int ~STRING~12 0 52612(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 0 0 52612(_ent(_string \"UNUSED"\))))
		(_gen(_int enhanced_mode -2 0 52613 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~121 0 52614(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int intended_device_family 1 0 52614(_ent(_string \"Cyclone"\))))
		(_type(_int ~STRING~122 0 52615(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_shared_access 2 0 52615(_ent(_string \"OFF"\))))
		(_gen(_int enable_quad_spi_support -2 0 52616 \0\ (_ent((i 0)))))
		(_gen(_int ncso_width -2 0 52617 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~123 0 52618(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 3 0 52618(_ent(_string \"ALTSERIAL_FLASH_LOADER"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52621(_array -3((_dto i 3 i 0)))))
		(_port(_int data_in 4 0 52621(_ent(_in((_others(i 2)))))))
		(_port(_int noe -3 0 52622(_ent(_in((i 2))))))
		(_port(_int asmi_access_granted -3 0 52623(_ent(_in((i 3))))))
		(_port(_int data_out 4 0 52624(_ent(_out))))
		(_port(_int data_oe 4 0 52625(_ent(_in((_others(i 2)))))))
		(_port(_int sdoin -3 0 52626(_ent(_in((i 2))))))
		(_port(_int asmi_access_request -3 0 52627(_ent(_out))))
		(_port(_int data0out -3 0 52628(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{ncso_width-1~downto~0}~12 0 52629(_array -3((_dto c 0 i 0)))))
		(_port(_int scein 5 0 52629(_ent(_in((_others(i 2)))))))
		(_port(_int dclkin -3 0 52630(_ent(_in((i 2))))))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(altera_mf_components)))
	(_model . sim_altserial_flash_loader 1 -1)
)
V 000064 55 2849          1711853939221 sim_alt_fault_injection
(_unit VHDL(alt_fault_injection 0 52643(sim_alt_fault_injection 0 52676))
	(_version vef)
	(_time 1711853939222 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 8082d48ed3d6d095d48e96dad0878586d3878485d6)
	(_coverage d)
	(_ent
		(_time 1711853939219)
	)
	(_object
		(_gen(_int CRC_OSC_DIVIDER -1 0 52645 \8\ (_ent((i 8)))))
		(_type(_int ~STRING~12 0 52646(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int ENABLE_EMR_SHARE 0 0 52646(_ent(_string \"NO"\))))
		(_type(_int ~STRING~121 0 52647(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int INTENDED_DEVICE_FAMILY 1 0 52647(_ent(_string \"Stratix V"\))))
		(_type(_int ~STRING~122 0 52648(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int TEST_LOGIC_TYPE 2 0 52648(_ent(_string \"OR"\))))
		(_type(_int ~STRING~123 0 52649(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int ENABLE_INTOSC_SHARE 3 0 52649(_ent(_string \"NO"\))))
		(_gen(_int EMR_WIDTH -1 0 52650 \67\ (_ent gms((i 67)))))
		(_type(_int ~STRING~124 0 52651(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int INIT_EMR 4 0 52651(_ent(_string \"NO"\))))
		(_type(_int ~STRING~125 0 52652(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int LPM_TYPE 5 0 52652(_ent(_string \"ALT_FAULT_INJECTION"\))))
		(_gen(_int EMR_ARRAY_SIZE -1 0 52653 \128\ (_ent((i 128)))))
		(_gen(_int INSTANTIATE_PR_BLOCK -1 0 52654 \1\ (_ent((i 1)))))
		(_gen(_int DATA_REG_WIDTH -1 0 52655 \16\ (_ent gms((i 16)))))
		(_port(_int system_error -3 0 52658(_ent(_in((i 2))))))
		(_port(_int pr_ready -3 0 52659(_ent(_in((i 2))))))
		(_port(_int system_reset -3 0 52660(_ent(_out))))
		(_port(_int pr_request -3 0 52661(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{EMR_WIDTH-1~downto~0}~12 0 52662(_array -3((_dto c 0 i 0)))))
		(_port(_int emr_data 6 0 52662(_ent(_in))))
		(_port(_int error_scrubbed -3 0 52663(_ent(_out))))
		(_port(_int user_intosc -3 0 52664(_ent(_out))))
		(_port(_int pr_ext_request -3 0 52665(_ent(_in((i 2))))))
		(_port(_int pr_error -3 0 52666(_ent(_in((i 2))))))
		(_port(_int emr_valid -3 0 52667(_ent(_in))))
		(_port(_int crc_error -3 0 52668(_ent(_in))))
		(_port(_int error_injected -3 0 52669(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_REG_WIDTH-1~downto~0}~12 0 52670(_array -3((_dto c 1 i 0)))))
		(_port(_int pr_data 7 0 52670(_ent(_out))))
		(_port(_int pr_clk -3 0 52671(_ent(_out))))
		(_port(_int pr_done -3 0 52672(_ent(_in((i 2))))))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(altera_mf_components)))
	(_model . sim_alt_fault_injection 2 -1)
)
V 000067 55 3517          1711853939230 sim_sld_virtual_jtag_basic
(_unit VHDL(sld_virtual_jtag_basic 0 52685(sim_sld_virtual_jtag_basic 0 52733))
	(_version vef)
	(_time 1711853939231 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 8083d68ed3d7d095d58096dad88782878487858681)
	(_coverage d)
	(_ent
		(_time 1711853939228)
	)
	(_object
		(_type(_int ~STRING~12 0 52687(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 0 0 52687(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~121 0 52688(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sld_sim_action 1 0 52688(_ent(_string \"UNUSED"\))))
		(_gen(_int sld_instance_index -2 0 52689 \0\ (_ent((i 0)))))
		(_gen(_int sld_ir_width -2 0 52690 \1\ (_ent gms((i 1)))))
		(_gen(_int sld_sim_n_scan -2 0 52691 \0\ (_ent((i 0)))))
		(_gen(_int sld_mfg_id -2 0 52692 \0\ (_ent((i 0)))))
		(_gen(_int sld_version -2 0 52693 \0\ (_ent((i 0)))))
		(_gen(_int sld_type_id -2 0 52694 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~122 0 52695(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 2 0 52695(_ent(_string \"sld_virtual_jtag_basic"\))))
		(_type(_int ~STRING~123 0 52696(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sld_auto_instance_index 3 0 52696(_ent(_string \"NO"\))))
		(_gen(_int sld_sim_total_length -2 0 52697 \0\ (_ent((i 0)))))
		(_port(_int jtag_state_sdr -3 0 52700(_ent(_out))))
		(_port(_int jtag_state_sirs -3 0 52701(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{sld_ir_width-1~downto~0}~12 0 52702(_array -3((_dto c 0 i 0)))))
		(_port(_int ir_out 4 0 52702(_ent(_in))))
		(_port(_int jtag_state_sir -3 0 52703(_ent(_out))))
		(_port(_int jtag_state_cdr -3 0 52704(_ent(_out))))
		(_port(_int jtag_state_e2dr -3 0 52705(_ent(_out))))
		(_port(_int tms -3 0 52706(_ent(_out))))
		(_port(_int jtag_state_sdrs -3 0 52707(_ent(_out))))
		(_port(_int jtag_state_tlr -3 0 52708(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{sld_ir_width-1~downto~0}~125 0 52709(_array -3((_dto c 1 i 0)))))
		(_port(_int ir_in 5 0 52709(_ent(_out))))
		(_port(_int virtual_state_sdr -3 0 52710(_ent(_out))))
		(_port(_int tdi -3 0 52711(_ent(_out))))
		(_port(_int jtag_state_uir -3 0 52712(_ent(_out))))
		(_port(_int jtag_state_cir -3 0 52713(_ent(_out))))
		(_port(_int virtual_state_cdr -3 0 52714(_ent(_out))))
		(_port(_int virtual_state_uir -3 0 52715(_ent(_out))))
		(_port(_int virtual_state_e2dr -3 0 52716(_ent(_out))))
		(_port(_int jtag_state_e2ir -3 0 52717(_ent(_out))))
		(_port(_int virtual_state_cir -3 0 52718(_ent(_out))))
		(_port(_int jtag_state_pir -3 0 52719(_ent(_out))))
		(_port(_int jtag_state_udr -3 0 52720(_ent(_out))))
		(_port(_int virtual_state_udr -3 0 52721(_ent(_out))))
		(_port(_int tdo -3 0 52722(_ent(_in))))
		(_port(_int jtag_state_e1dr -3 0 52723(_ent(_out))))
		(_port(_int jtag_state_rti -3 0 52724(_ent(_out))))
		(_port(_int virtual_state_pdr -3 0 52725(_ent(_out))))
		(_port(_int virtual_state_e1dr -3 0 52726(_ent(_out))))
		(_port(_int jtag_state_e1ir -3 0 52727(_ent(_out))))
		(_port(_int jtag_state_pdr -3 0 52728(_ent(_out))))
		(_port(_int tck -3 0 52729(_ent(_out))))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(altera_mf_components)))
	(_model . sim_sld_virtual_jtag_basic 2 -1)
)
V 000060 55 2235          1711853939238 sim_altsource_probe
(_unit VHDL(altsource_probe 0 52742(sim_altsource_probe 0 52764))
	(_version vef)
	(_time 1711853939239 2024.03.30 19:58:59)
	(_source(\../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd\))
	(_parameters dbg tan)
	(_code 9092c49fc3c6c08792c2d6cbc497929693969595c6)
	(_coverage d)
	(_ent
		(_time 1711853939236)
	)
	(_object
		(_type(_int ~STRING~12 0 52744(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_hint 0 0 52744(_ent(_string \"UNUSED"\))))
		(_gen(_int sld_instance_index -2 0 52745 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~121 0 52746(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int source_initial_value 1 0 52746(_ent(_string \"0"\))))
		(_gen(_int sld_ir_width -2 0 52747 \4\ (_ent((i 4)))))
		(_gen(_int probe_width -2 0 52748 \1\ (_ent gms((i 1)))))
		(_gen(_int source_width -2 0 52749 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~122 0 52750(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int instance_id 2 0 52750(_ent(_string \"UNUSED"\))))
		(_type(_int ~STRING~123 0 52751(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int lpm_type 3 0 52751(_ent(_string \"altsource_probe"\))))
		(_type(_int ~STRING~124 0 52752(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int sld_auto_instance_index 4 0 52752(_ent(_string \"YES"\))))
		(_gen(_int SLD_NODE_INFO -2 0 52753 \4746752\ (_ent((i 4746752)))))
		(_type(_int ~STRING~125 0 52754(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int enable_metastability 5 0 52754(_ent(_string \"NO"\))))
		(_port(_int source_clk -3 0 52757(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{probe_width-1~downto~0}~12 0 52758(_array -3((_dto c 0 i 0)))))
		(_port(_int probe 6 0 52758(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{source_width-1~downto~0}~12 0 52759(_array -3((_dto c 1 i 0)))))
		(_port(_int source 7 0 52759(_ent(_out))))
		(_port(_int source_ena -3 0 52760(_ent(_in))))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(altera_mf_components)))
	(_model . sim_altsource_probe 2 -1)
)
