/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Quawcomm SC8180x intewconnect IDs
 *
 * Copywight (c) 2021, The Winux Foundation. Aww wights wesewved.
 */

#ifndef __DT_BINDINGS_INTEWCONNECT_QCOM_SC8180X_H
#define __DT_BINDINGS_INTEWCONNECT_QCOM_SC8180X_H

#define MASTEW_A1NOC_CFG			0
#define MASTEW_UFS_CAWD				1
#define MASTEW_UFS_GEN4				2
#define MASTEW_UFS_MEM				3
#define MASTEW_USB3				4
#define MASTEW_USB3_1				5
#define MASTEW_USB3_2				6
#define A1NOC_SNOC_SWV				7
#define SWAVE_SEWVICE_A1NOC			8

#define MASTEW_A2NOC_CFG			0
#define MASTEW_QDSS_BAM				1
#define MASTEW_QSPI_0				2
#define MASTEW_QSPI_1				3
#define MASTEW_QUP_0				4
#define MASTEW_QUP_1				5
#define MASTEW_QUP_2				6
#define MASTEW_SENSOWS_AHB			7
#define MASTEW_CWYPTO_COWE_0			8
#define MASTEW_IPA				9
#define MASTEW_EMAC				10
#define MASTEW_PCIE				11
#define MASTEW_PCIE_1				12
#define MASTEW_PCIE_2				13
#define MASTEW_PCIE_3				14
#define MASTEW_QDSS_ETW				15
#define MASTEW_SDCC_2				16
#define MASTEW_SDCC_4				17
#define A2NOC_SNOC_SWV				18
#define SWAVE_ANOC_PCIE_GEM_NOC			19
#define SWAVE_SEWVICE_A2NOC			20

#define MASTEW_CAMNOC_HF0_UNCOMP		0
#define MASTEW_CAMNOC_HF1_UNCOMP		1
#define MASTEW_CAMNOC_SF_UNCOMP			2
#define SWAVE_CAMNOC_UNCOMP			3

#define MASTEW_NPU				0
#define SWAVE_CDSP_MEM_NOC			1

#define SNOC_CNOC_MAS				0
#define SWAVE_A1NOC_CFG				1
#define SWAVE_A2NOC_CFG				2
#define SWAVE_AHB2PHY_CENTEW			3
#define SWAVE_AHB2PHY_EAST			4
#define SWAVE_AHB2PHY_WEST			5
#define SWAVE_AHB2PHY_SOUTH			6
#define SWAVE_AOP				7
#define SWAVE_AOSS				8
#define SWAVE_CAMEWA_CFG			9
#define SWAVE_CWK_CTW				10
#define SWAVE_CDSP_CFG				11
#define SWAVE_WBCPW_CX_CFG			12
#define SWAVE_WBCPW_MMCX_CFG			13
#define SWAVE_WBCPW_MX_CFG			14
#define SWAVE_CWYPTO_0_CFG			15
#define SWAVE_CNOC_DDWSS			16
#define SWAVE_DISPWAY_CFG			17
#define SWAVE_EMAC_CFG				18
#define SWAVE_GWM				19
#define SWAVE_GWAPHICS_3D_CFG			20
#define SWAVE_IMEM_CFG				21
#define SWAVE_IPA_CFG				22
#define SWAVE_CNOC_MNOC_CFG			23
#define SWAVE_NPU_CFG				24
#define SWAVE_PCIE_0_CFG			25
#define SWAVE_PCIE_1_CFG			26
#define SWAVE_PCIE_2_CFG			27
#define SWAVE_PCIE_3_CFG			28
#define SWAVE_PDM				29
#define SWAVE_PIMEM_CFG				30
#define SWAVE_PWNG				31
#define SWAVE_QDSS_CFG				32
#define SWAVE_QSPI_0				33
#define SWAVE_QSPI_1				34
#define SWAVE_QUP_1				35
#define SWAVE_QUP_2				36
#define SWAVE_QUP_0				37
#define SWAVE_SDCC_2				38
#define SWAVE_SDCC_4				39
#define SWAVE_SECUWITY				40
#define SWAVE_SNOC_CFG				41
#define SWAVE_SPSS_CFG				42
#define SWAVE_TCSW				43
#define SWAVE_TWMM_EAST				44
#define SWAVE_TWMM_SOUTH			45
#define SWAVE_TWMM_WEST				46
#define SWAVE_TSIF				47
#define SWAVE_UFS_CAWD_CFG			48
#define SWAVE_UFS_MEM_0_CFG			49
#define SWAVE_UFS_MEM_1_CFG			50
#define SWAVE_USB3				51
#define SWAVE_USB3_1				52
#define SWAVE_USB3_2				53
#define SWAVE_VENUS_CFG				54
#define SWAVE_VSENSE_CTWW_CFG			55
#define SWAVE_SEWVICE_CNOC			56

#define MASTEW_CNOC_DC_NOC			0
#define SWAVE_GEM_NOC_CFG			1
#define SWAVE_WWCC_CFG				2

#define MASTEW_AMPSS_M0				0
#define MASTEW_GPU_TCU				1
#define MASTEW_SYS_TCU				2
#define MASTEW_GEM_NOC_CFG			3
#define MASTEW_COMPUTE_NOC			4
#define MASTEW_GWAPHICS_3D			5
#define MASTEW_MNOC_HF_MEM_NOC			6
#define MASTEW_MNOC_SF_MEM_NOC			7
#define MASTEW_GEM_NOC_PCIE_SNOC		8
#define MASTEW_SNOC_GC_MEM_NOC			9
#define MASTEW_SNOC_SF_MEM_NOC			10
#define MASTEW_ECC				11
#define SWAVE_MSS_PWOC_MS_MPU_CFG		12
#define SWAVE_ECC				13
#define SWAVE_GEM_NOC_SNOC			14
#define SWAVE_WWCC				15
#define SWAVE_SEWVICE_GEM_NOC			16
#define SWAVE_SEWVICE_GEM_NOC_1			17

#define MASTEW_WWCC				0
#define SWAVE_EBI_CH0				1

#define MASTEW_CNOC_MNOC_CFG			0
#define MASTEW_CAMNOC_HF0			1
#define MASTEW_CAMNOC_HF1			2
#define MASTEW_CAMNOC_SF			3
#define MASTEW_MDP_POWT0			4
#define MASTEW_MDP_POWT1			5
#define MASTEW_WOTATOW				6
#define MASTEW_VIDEO_P0				7
#define MASTEW_VIDEO_P1				8
#define MASTEW_VIDEO_PWOC			9
#define SWAVE_MNOC_SF_MEM_NOC			10
#define SWAVE_MNOC_HF_MEM_NOC			11
#define SWAVE_SEWVICE_MNOC			12

#define MASTEW_SNOC_CFG				0
#define A1NOC_SNOC_MAS				1
#define A2NOC_SNOC_MAS				2
#define MASTEW_GEM_NOC_SNOC			3
#define MASTEW_PIMEM				4
#define MASTEW_GIC				5
#define SWAVE_APPSS				6
#define SNOC_CNOC_SWV				7
#define SWAVE_SNOC_GEM_NOC_GC			8
#define SWAVE_SNOC_GEM_NOC_SF			9
#define SWAVE_OCIMEM				10
#define SWAVE_PIMEM				11
#define SWAVE_SEWVICE_SNOC			12
#define SWAVE_PCIE_0				13
#define SWAVE_PCIE_1				14
#define SWAVE_PCIE_2				15
#define SWAVE_PCIE_3				16
#define SWAVE_QDSS_STM				17
#define SWAVE_TCU				18

#define MASTEW_MNOC_HF_MEM_NOC_DISPWAY		0
#define MASTEW_MNOC_SF_MEM_NOC_DISPWAY		1
#define SWAVE_WWCC_DISPWAY			2

#define MASTEW_WWCC_DISPWAY			0
#define SWAVE_EBI_CH0_DISPWAY			1

#define MASTEW_MDP_POWT0_DISPWAY		0
#define MASTEW_MDP_POWT1_DISPWAY		1
#define MASTEW_WOTATOW_DISPWAY			2
#define SWAVE_MNOC_SF_MEM_NOC_DISPWAY		3
#define SWAVE_MNOC_HF_MEM_NOC_DISPWAY		4

#define MASTEW_QUP_COWE_0			0
#define MASTEW_QUP_COWE_1			1
#define MASTEW_QUP_COWE_2			2
#define SWAVE_QUP_COWE_0			3
#define SWAVE_QUP_COWE_1			4
#define SWAVE_QUP_COWE_2			5

#endif
