

================================================================
== Vitis HLS Report for 'straightLineProjectorFromLayerIJtoK'
================================================================
* Date:           Tue Jul  9 11:00:37 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PartitionAcceleratorHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.666 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 51


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 1, D = 51, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%j_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %j"   --->   Operation 52 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%z_j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_j"   --->   Operation 53 'read' 'z_j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%z_i_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %z_i"   --->   Operation 54 'read' 'z_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.56ns)   --->   "%icmp_ln870 = icmp_eq  i3 %j_read, i3 0"   --->   Operation 55 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.71ns)   --->   "%add_ln31 = add i3 %j_read, i3 7" [PartitionAcceleratorHLS/src/system.cpp:31]   --->   Operation 56 'add' 'add_ln31' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %add_ln31" [PartitionAcceleratorHLS/include/types.h:98]   --->   Operation 57 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%get_radiiradii_addr = getelementptr i32 %get_radiiradii, i64 0, i64 %zext_ln98" [PartitionAcceleratorHLS/include/types.h:98]   --->   Operation 58 'getelementptr' 'get_radiiradii_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.73ns)   --->   "%tmp = load i3 %get_radiiradii_addr" [PartitionAcceleratorHLS/include/types.h:98]   --->   Operation 59 'load' 'tmp' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 60 [1/2] (0.73ns)   --->   "%tmp = load i3 %get_radiiradii_addr" [PartitionAcceleratorHLS/include/types.h:98]   --->   Operation 60 'load' 'tmp' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5> <ROM>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%trunc_ln731 = trunc i32 %tmp"   --->   Operation 61 'trunc' 'trunc_ln731' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%radius_j_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i5.i20, i5 %trunc_ln731, i20 0"   --->   Operation 62 'bitconcatenate' 'radius_j_V' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%radius_j_V_2 = select i1 %icmp_ln870, i25 0, i25 %radius_j_V"   --->   Operation 63 'select' 'radius_j_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln1193 = zext i25 %radius_j_V_2"   --->   Operation 64 'zext' 'zext_ln1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.13ns) (out node of the LUT)   --->   "%ret_V = add i26 %zext_ln1193, i26 61865984"   --->   Operation 65 'add' 'ret_V' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i26 %ret_V"   --->   Operation 66 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [50/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 67 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.48>
ST_3 : Operation 68 [49/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 68 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.48>
ST_4 : Operation 69 [48/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 69 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 70 [47/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 70 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.48>
ST_6 : Operation 71 [46/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 71 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.48>
ST_7 : Operation 72 [45/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 72 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.48>
ST_8 : Operation 73 [44/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 73 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.48>
ST_9 : Operation 74 [43/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 74 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.48>
ST_10 : Operation 75 [42/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 75 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.48>
ST_11 : Operation 76 [41/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 76 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.48>
ST_12 : Operation 77 [40/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 77 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.48>
ST_13 : Operation 78 [39/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 78 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.48>
ST_14 : Operation 79 [38/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 79 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.48>
ST_15 : Operation 80 [37/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 80 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.48>
ST_16 : Operation 81 [36/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 81 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.48>
ST_17 : Operation 82 [35/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 82 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.48>
ST_18 : Operation 83 [34/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 83 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.48>
ST_19 : Operation 84 [33/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 84 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.48>
ST_20 : Operation 85 [32/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 85 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.48>
ST_21 : Operation 86 [31/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 86 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.48>
ST_22 : Operation 87 [30/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 87 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.48>
ST_23 : Operation 88 [29/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 88 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.48>
ST_24 : Operation 89 [28/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 89 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.48>
ST_25 : Operation 90 [27/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 90 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.48>
ST_26 : Operation 91 [26/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 91 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.48>
ST_27 : Operation 92 [25/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 92 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.48>
ST_28 : Operation 93 [24/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 93 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.48>
ST_29 : Operation 94 [23/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 94 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.48>
ST_30 : Operation 95 [22/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 95 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.48>
ST_31 : Operation 96 [21/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 96 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.48>
ST_32 : Operation 97 [20/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 97 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.48>
ST_33 : Operation 98 [19/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 98 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.48>
ST_34 : Operation 99 [18/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 99 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.48>
ST_35 : Operation 100 [17/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 100 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.48>
ST_36 : Operation 101 [16/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 101 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.48>
ST_37 : Operation 102 [15/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 102 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.48>
ST_38 : Operation 103 [14/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 103 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.48>
ST_39 : Operation 104 [13/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 104 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.48>
ST_40 : Operation 105 [12/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 105 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.48>
ST_41 : Operation 106 [11/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 106 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.48>
ST_42 : Operation 107 [10/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 107 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.48>
ST_43 : Operation 108 [9/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 108 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.48>
ST_44 : Operation 109 [8/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 109 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.48>
ST_45 : Operation 110 [7/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 110 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.48>
ST_46 : Operation 111 [6/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 111 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.48>
ST_47 : Operation 112 [5/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 112 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.48>
ST_48 : Operation 113 [4/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 113 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.48>
ST_49 : Operation 114 [3/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 114 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.48>
ST_50 : Operation 115 [2/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 115 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.66>
ST_51 : Operation 116 [1/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 116 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 117 [1/1] (0.00ns)   --->   "%radii_leverArm = trunc i32 %sdiv_ln1148"   --->   Operation 117 'trunc' 'radii_leverArm' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i32 %z_j_read"   --->   Operation 118 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i26 %z_i_read"   --->   Operation 119 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 120 [1/1] (1.14ns)   --->   "%ret_V_3 = sub i33 %sext_ln703, i33 %sext_ln703_1"   --->   Operation 120 'sub' 'ret_V_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i33 %ret_V_3"   --->   Operation 121 'sext' 'sext_ln1115' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %radii_leverArm"   --->   Operation 122 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 123 [1/1] (3.86ns)   --->   "%r_V_1 = mul i52 %sext_ln1115, i52 %sext_ln1118"   --->   Operation 123 'mul' 'r_V_1' <Predicate = true> <Delay = 3.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 124 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i26.i20, i26 %z_i_read, i20 0"   --->   Operation 124 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i46 %lhs_1"   --->   Operation 125 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 126 [1/1] (1.31ns)   --->   "%ret_V_2 = add i52 %r_V_1, i52 %sext_ln728"   --->   Operation 126 'add' 'ret_V_2' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 127 [1/1] (0.00ns)   --->   "%this_V_write_assign = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_2, i32 20, i32 51"   --->   Operation 127 'partselect' 'this_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln41 = ret i32 %this_V_write_assign" [PartitionAcceleratorHLS/src/system.cpp:41]   --->   Operation 128 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.45ns
The critical path consists of the following:
	wire read on port 'j' [6]  (0 ns)
	'add' operation ('idx', PartitionAcceleratorHLS/src/system.cpp:31) [10]  (0.715 ns)
	'getelementptr' operation ('get_radiiradii_addr', PartitionAcceleratorHLS/include/types.h:98) [12]  (0 ns)
	'load' operation ('v', PartitionAcceleratorHLS/include/types.h:98) on array 'get_radiiradii' [13]  (0.73 ns)

 <State 2>: 3.35ns
The critical path consists of the following:
	'load' operation ('v', PartitionAcceleratorHLS/include/types.h:98) on array 'get_radiiradii' [13]  (0.73 ns)
	'select' operation ('radius_j.V') [16]  (0 ns)
	'add' operation ('ret.V') [18]  (1.13 ns)
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 3>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 4>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 5>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 6>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 7>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 8>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 9>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 10>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 11>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 12>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 13>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 14>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 15>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 16>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 17>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 18>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 19>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 20>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 21>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 22>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 23>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 24>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 25>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 26>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 27>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 28>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 29>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 30>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 31>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 32>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 33>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 34>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 35>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 36>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 37>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 38>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 39>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 40>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 41>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 42>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 43>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 44>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 45>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 46>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 47>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 48>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 49>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 50>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)

 <State 51>: 6.67ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [20]  (1.48 ns)
	'mul' operation ('r.V') [27]  (3.87 ns)
	'add' operation ('ret.V') [30]  (1.31 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
