============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sun Nov 12 11:17:05 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/rom_weight.v
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(360)
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(361)
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(362)
HDL-5007 WARNING: identifier 'weight2' is used before its declaration in ../../ahb_pwm.v(363)
HDL-5007 WARNING: identifier 'weight3' is used before its declaration in ../../ahb_pwm.v(364)
HDL-5007 WARNING: identifier 'weight4' is used before its declaration in ../../ahb_pwm.v(365)
HDL-5007 WARNING: identifier 'weight5' is used before its declaration in ../../ahb_pwm.v(366)
HDL-5007 WARNING: identifier 'weight6' is used before its declaration in ../../ahb_pwm.v(367)
HDL-5007 WARNING: identifier 'weight7' is used before its declaration in ../../ahb_pwm.v(368)
HDL-5007 WARNING: identifier 'weight8' is used before its declaration in ../../ahb_pwm.v(369)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 6 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (1156 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 2054 instances
RUN-0007 : 875 luts, 1141 seqs, 0 mslices, 0 lslices, 25 pads, 7 brams, 0 dsps
RUN-1001 : There are total 2206 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2056 nets have 2 pins
RUN-1001 : 54 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |    1104     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  36   |     1      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 37
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2052 instances, 875 luts, 1141 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Huge net I_rst_n_dup_1 with 1154 pins
PHY-0007 : Cell area utilization is 19%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 10321, tnet num: 2204, tinst num: 2052, tnode num: 14869, tedge num: 16284.
TMR-2508 : Levelizing timing graph completed, there are 15 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2204 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.227236s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 270198
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 19%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 182545, overlap = 15.75
PHY-3002 : Step(2): len = 149276, overlap = 15.75
PHY-3002 : Step(3): len = 99178.3, overlap = 15.75
PHY-3002 : Step(4): len = 81124.1, overlap = 11.25
PHY-3002 : Step(5): len = 73582, overlap = 15.75
PHY-3002 : Step(6): len = 67570.3, overlap = 16.3125
PHY-3002 : Step(7): len = 59801.4, overlap = 18.375
PHY-3002 : Step(8): len = 55651.9, overlap = 20.6562
PHY-3002 : Step(9): len = 51070.2, overlap = 22.375
PHY-3002 : Step(10): len = 49712, overlap = 24.7812
PHY-3002 : Step(11): len = 49123.2, overlap = 28.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67466e-05
PHY-3002 : Step(12): len = 51878.8, overlap = 23.625
PHY-3002 : Step(13): len = 52347.4, overlap = 23.2812
PHY-3002 : Step(14): len = 51616.3, overlap = 23.1562
PHY-3002 : Step(15): len = 50903.3, overlap = 24.9375
PHY-3002 : Step(16): len = 47637, overlap = 22.8438
PHY-3002 : Step(17): len = 46899.1, overlap = 22.9375
PHY-3002 : Step(18): len = 46412, overlap = 22.7188
PHY-3002 : Step(19): len = 47415.7, overlap = 21.7188
PHY-3002 : Step(20): len = 47740.6, overlap = 23.6562
PHY-3002 : Step(21): len = 46725.1, overlap = 23.7812
PHY-3002 : Step(22): len = 46524, overlap = 23.7812
PHY-3002 : Step(23): len = 46308.2, overlap = 24.625
PHY-3002 : Step(24): len = 46306.1, overlap = 20.4688
PHY-3002 : Step(25): len = 46394.8, overlap = 17.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.34932e-05
PHY-3002 : Step(26): len = 46769.9, overlap = 17.3125
PHY-3002 : Step(27): len = 46781.2, overlap = 17.125
PHY-3002 : Step(28): len = 46058.3, overlap = 21
PHY-3002 : Step(29): len = 45951, overlap = 20.9375
PHY-3002 : Step(30): len = 45862.5, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004820s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2204 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.046219s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.52418e-06
PHY-3002 : Step(31): len = 48713.7, overlap = 42.9375
PHY-3002 : Step(32): len = 48760.8, overlap = 43.1562
PHY-3002 : Step(33): len = 45529.6, overlap = 52.9062
PHY-3002 : Step(34): len = 45582.7, overlap = 54.3125
PHY-3002 : Step(35): len = 43853.6, overlap = 67.9062
PHY-3002 : Step(36): len = 43957.2, overlap = 77.0625
PHY-3002 : Step(37): len = 40859.7, overlap = 80.9688
PHY-3002 : Step(38): len = 40762.7, overlap = 87.1562
PHY-3002 : Step(39): len = 40537.3, overlap = 91.9375
PHY-3002 : Step(40): len = 39936.8, overlap = 99.625
PHY-3002 : Step(41): len = 40053.2, overlap = 100.094
PHY-3002 : Step(42): len = 39590.5, overlap = 99.625
PHY-3002 : Step(43): len = 40020, overlap = 98.5625
PHY-3002 : Step(44): len = 40536.7, overlap = 96.9062
PHY-3002 : Step(45): len = 40968.8, overlap = 97.6562
PHY-3002 : Step(46): len = 41391.1, overlap = 93.1562
PHY-3002 : Step(47): len = 41104.4, overlap = 91.4375
PHY-3002 : Step(48): len = 41240, overlap = 84
PHY-3002 : Step(49): len = 40521.3, overlap = 74.5312
PHY-3002 : Step(50): len = 39662.2, overlap = 71.3125
PHY-3002 : Step(51): len = 39420.3, overlap = 71.9062
PHY-3002 : Step(52): len = 38230.9, overlap = 74.25
PHY-3002 : Step(53): len = 37833.2, overlap = 74
PHY-3002 : Step(54): len = 36556.6, overlap = 72.25
PHY-3002 : Step(55): len = 35841.4, overlap = 70.0312
PHY-3002 : Step(56): len = 35140.6, overlap = 72.625
PHY-3002 : Step(57): len = 34335.7, overlap = 75.125
PHY-3002 : Step(58): len = 34253, overlap = 77.9375
PHY-3002 : Step(59): len = 32938.8, overlap = 88.0312
PHY-3002 : Step(60): len = 31610.6, overlap = 88.4062
PHY-3002 : Step(61): len = 30888.9, overlap = 87.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04837e-06
PHY-3002 : Step(62): len = 31163.7, overlap = 86.2812
PHY-3002 : Step(63): len = 31618, overlap = 85.6875
PHY-3002 : Step(64): len = 32858.5, overlap = 81.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.09674e-06
PHY-3002 : Step(65): len = 32604, overlap = 75.9688
PHY-3002 : Step(66): len = 33749.9, overlap = 74.4688
PHY-3002 : Step(67): len = 35593.7, overlap = 59.2188
PHY-3002 : Step(68): len = 33975.3, overlap = 48
PHY-3002 : Step(69): len = 33259.3, overlap = 48.2812
PHY-3002 : Step(70): len = 33259.3, overlap = 48.2812
PHY-3002 : Step(71): len = 33009.7, overlap = 48.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.21935e-05
PHY-3002 : Step(72): len = 34759.8, overlap = 47.875
PHY-3002 : Step(73): len = 35035.8, overlap = 47.4062
PHY-3002 : Step(74): len = 34115, overlap = 42.0625
PHY-3002 : Step(75): len = 34366.1, overlap = 40.875
PHY-3002 : Step(76): len = 35210, overlap = 38.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.43869e-05
PHY-3002 : Step(77): len = 35021.5, overlap = 37.5938
PHY-3002 : Step(78): len = 35529.7, overlap = 37.5
PHY-3002 : Step(79): len = 38195.9, overlap = 33.5
PHY-3002 : Step(80): len = 39637.8, overlap = 31.9062
PHY-3002 : Step(81): len = 36994.5, overlap = 31.1562
PHY-3002 : Step(82): len = 37476.4, overlap = 30.75
PHY-3002 : Step(83): len = 37987.8, overlap = 30.5625
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2204 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.045615s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.85053e-05
PHY-3002 : Step(84): len = 38241.3, overlap = 56.0938
PHY-3002 : Step(85): len = 38981.1, overlap = 54
PHY-3002 : Step(86): len = 37784.3, overlap = 51.6562
PHY-3002 : Step(87): len = 37608.8, overlap = 52.625
PHY-3002 : Step(88): len = 37501.5, overlap = 51.9062
PHY-3002 : Step(89): len = 37722.4, overlap = 54.2188
PHY-3002 : Step(90): len = 36487, overlap = 58.6562
PHY-3002 : Step(91): len = 35400.3, overlap = 58.2188
PHY-3002 : Step(92): len = 35005.7, overlap = 60.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.70106e-05
PHY-3002 : Step(93): len = 35603.8, overlap = 55.6562
PHY-3002 : Step(94): len = 35879.4, overlap = 54.5625
PHY-3002 : Step(95): len = 35183.1, overlap = 49.4375
PHY-3002 : Step(96): len = 35403.8, overlap = 48.6562
PHY-3002 : Step(97): len = 35567.5, overlap = 47.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.40212e-05
PHY-3002 : Step(98): len = 35997.7, overlap = 44.1562
PHY-3002 : Step(99): len = 36169, overlap = 43.3438
PHY-3002 : Step(100): len = 36636.4, overlap = 40.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000148042
PHY-3002 : Step(101): len = 36646.3, overlap = 35.9688
PHY-3002 : Step(102): len = 37032.6, overlap = 36.5
PHY-3002 : Step(103): len = 38185.8, overlap = 36.6562
PHY-3002 : Step(104): len = 38526.5, overlap = 35.5625
PHY-3002 : Step(105): len = 38060.1, overlap = 36.625
PHY-3002 : Step(106): len = 38158.8, overlap = 37.5312
PHY-3002 : Step(107): len = 38479, overlap = 36.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000296085
PHY-3002 : Step(108): len = 38534, overlap = 36.2812
PHY-3002 : Step(109): len = 38714.9, overlap = 35.8438
PHY-3002 : Step(110): len = 39220.2, overlap = 36.3125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 10321, tnet num: 2204, tinst num: 2052, tnode num: 14869, tedge num: 16284.
TMR-2508 : Levelizing timing graph completed, there are 15 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 36.31 peak overflow 1.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2206.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 57720, over cnt = 285(2%), over = 1019, worst = 17
PHY-1001 : End global iterations;  0.118745s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (131.6%)

PHY-1001 : Congestion index: top1 = 57.43, top5 = 44.27, top10 = 36.38, top15 = 32.31.
PHY-1001 : End incremental global routing;  0.142526s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (120.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2204 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.054741s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (114.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.228862s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (116.1%)

OPT-1001 : Current memory(MB): used = 162, reserve = 134, peak = 162.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1255/2206.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 57720, over cnt = 285(2%), over = 1019, worst = 17
PHY-1002 : len = 62512, over cnt = 152(1%), over = 354, worst = 11
PHY-1002 : len = 66240, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 66352, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 66432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.188246s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (107.9%)

PHY-1001 : Congestion index: top1 = 53.96, top5 = 42.96, top10 = 36.25, top15 = 32.69.
OPT-1001 : End congestion update;  0.209991s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (104.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2204 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041600s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.251672s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (105.5%)

OPT-1001 : Current memory(MB): used = 164, reserve = 136, peak = 164.
OPT-1001 : End physical optimization;  0.709560s wall, 0.703125s user + 0.062500s system = 0.765625s CPU (107.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 875 LUT to BLE ...
SYN-4008 : Packed 875 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 1106 remaining SEQ's ...
SYN-4005 : Packed 804 SEQ with LUT/SLICE
SYN-4006 : 36 single LUT's are left
SYN-4006 : 302 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 1177/1285 primitive instances ...
PHY-3001 : End packing;  0.112773s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.0%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 766 instances
RUN-1001 : 364 mslices, 364 lslices, 25 pads, 7 brams, 0 dsps
RUN-1001 : There are total 2171 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1973 nets have 2 pins
RUN-1001 : 102 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 764 instances, 728 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 30%
PHY-3001 : After packing: Len = 45271.2, Over = 78.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9060, tnet num: 2169, tinst num: 764, tnode num: 12317, tedge num: 14265.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2169 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.273241s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (102.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.72234e-05
PHY-3002 : Step(111): len = 42664.9, overlap = 74.25
PHY-3002 : Step(112): len = 42251.7, overlap = 77.25
PHY-3002 : Step(113): len = 42129, overlap = 73.75
PHY-3002 : Step(114): len = 40880.7, overlap = 78.25
PHY-3002 : Step(115): len = 40475.3, overlap = 82.5
PHY-3002 : Step(116): len = 40285.8, overlap = 83
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.44469e-05
PHY-3002 : Step(117): len = 41100.3, overlap = 81.75
PHY-3002 : Step(118): len = 41430.7, overlap = 82
PHY-3002 : Step(119): len = 41360.9, overlap = 78.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.27655e-05
PHY-3002 : Step(120): len = 42081.7, overlap = 78.75
PHY-3002 : Step(121): len = 42775.7, overlap = 75.5
PHY-3002 : Step(122): len = 42854.4, overlap = 70.25
PHY-3002 : Step(123): len = 43036.3, overlap = 67.25
PHY-3002 : Step(124): len = 43491.8, overlap = 67.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000101555
PHY-3002 : Step(125): len = 43832, overlap = 63.25
PHY-3002 : Step(126): len = 44519.4, overlap = 64.75
PHY-3002 : Step(127): len = 45605.1, overlap = 62.75
PHY-3002 : Step(128): len = 45937.8, overlap = 61.5
PHY-3002 : Step(129): len = 46203.4, overlap = 60
PHY-3002 : Step(130): len = 46493.8, overlap = 58.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000189309
PHY-3002 : Step(131): len = 46909.4, overlap = 57.25
PHY-3002 : Step(132): len = 47330.4, overlap = 55.5
PHY-3002 : Step(133): len = 47440.4, overlap = 55.5
PHY-3002 : Step(134): len = 47652.8, overlap = 55.75
PHY-3002 : Step(135): len = 48058.7, overlap = 55.25
PHY-3002 : Step(136): len = 48524.9, overlap = 58
PHY-3002 : Step(137): len = 48885.1, overlap = 52.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.133762s wall, 0.171875s user + 0.218750s system = 0.390625s CPU (292.0%)

PHY-3001 : Trial Legalized: Len = 53531.2
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2169 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037707s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.07894e-05
PHY-3002 : Step(138): len = 49579.4, overlap = 29.75
PHY-3002 : Step(139): len = 48679.6, overlap = 48.5
PHY-3002 : Step(140): len = 48153.4, overlap = 55.75
PHY-3002 : Step(141): len = 47952, overlap = 57.5
PHY-3002 : Step(142): len = 47528.7, overlap = 55.25
PHY-3002 : Step(143): len = 47179.8, overlap = 58.25
PHY-3002 : Step(144): len = 47066.8, overlap = 57.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000145945
PHY-3002 : Step(145): len = 47546.5, overlap = 56.75
PHY-3002 : Step(146): len = 47897.8, overlap = 55.25
PHY-3002 : Step(147): len = 48016.7, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000269144
PHY-3002 : Step(148): len = 48328.1, overlap = 55.25
PHY-3002 : Step(149): len = 48710.3, overlap = 53.25
PHY-3002 : Step(150): len = 48798.2, overlap = 47.5
PHY-3002 : Step(151): len = 49029.9, overlap = 46.25
PHY-3002 : Step(152): len = 49378.2, overlap = 45
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004181s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 52827.2, Over = 0
PHY-3001 : End spreading;  0.004574s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (341.6%)

PHY-3001 : Final: Len = 52827.2, Over = 0
RUN-1003 : finish command "place" in  3.961809s wall, 6.625000s user + 2.437500s system = 9.062500s CPU (228.7%)

RUN-1004 : used memory is 149 MB, reserved memory is 126 MB, peak memory is 167 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 766 instances
RUN-1001 : 364 mslices, 364 lslices, 25 pads, 7 brams, 0 dsps
RUN-1001 : There are total 2171 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1973 nets have 2 pins
RUN-1001 : 102 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9060, tnet num: 2169, tinst num: 764, tnode num: 12317, tedge num: 14265.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 364 mslices, 364 lslices, 25 pads, 7 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2169 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 74920, over cnt = 296(2%), over = 428, worst = 4
PHY-1002 : len = 77304, over cnt = 142(1%), over = 155, worst = 3
PHY-1002 : len = 79112, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 79224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.242738s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (109.4%)

PHY-1001 : Congestion index: top1 = 48.61, top5 = 41.03, top10 = 36.75, top15 = 33.78.
PHY-1001 : End global routing;  0.276493s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (107.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 182, reserve = 155, peak = 182.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 271, reserve = 246, peak = 271.
PHY-1001 : End build detailed router design. 1.341468s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 16768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.103858s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.3%)

PHY-1001 : Current memory(MB): used = 283, reserve = 258, peak = 283.
PHY-1001 : End phase 1; 0.105789s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Patch 906 net; 1.480960s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (100.2%)

PHY-1022 : len = 145336, over cnt = 578(0%), over = 589, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 285, reserve = 259, peak = 285.
PHY-1001 : End initial routed; 1.598207s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (104.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2155(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.346470s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 290, reserve = 264, peak = 290.
PHY-1001 : End phase 2; 1.944733s wall, 2.000000s user + 0.015625s system = 2.015625s CPU (103.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 145336, over cnt = 578(0%), over = 589, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.006282s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 144248, over cnt = 149(0%), over = 149, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.156396s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 144968, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.250374s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 145568, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.119292s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (91.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 145664, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.034821s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 145664, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.035247s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 145664, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.061072s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 145664, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.108790s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 145664, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.024792s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.0%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 145600, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.016568s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2155(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.349307s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (102.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 276 feed throughs used by 101 nets
PHY-1001 : End commit to database; 0.207080s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.1%)

PHY-1001 : Current memory(MB): used = 304, reserve = 279, peak = 304.
PHY-1001 : End phase 3; 2.411799s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (99.8%)

PHY-1003 : Routed, final wirelength = 145600
PHY-1001 : Current memory(MB): used = 304, reserve = 279, peak = 304.
PHY-1001 : End export database. 0.006558s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.889796s wall, 5.953125s user + 0.015625s system = 5.968750s CPU (101.3%)

RUN-1003 : finish command "route" in  6.475934s wall, 6.531250s user + 0.046875s system = 6.578125s CPU (101.6%)

RUN-1004 : used memory is 274 MB, reserved memory is 252 MB, peak memory is 304 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                      900   out of   5824   15.45%
#reg                     1141   out of   5824   19.59%
#le                      1202
  #lut only                61   out of   1202    5.07%
  #reg only               302   out of   1202   25.12%
  #lut&reg                839   out of   1202   69.80%
#dsp                        0   out of     10    0.00%
#bram                       7   out of     26   26.92%
  #bram9k                   7
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet           Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf     GCLK               pll                u_pll/pll_inst.clkc0    724
#2        I_clk_25m_dup_1    GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance    |Module     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------+
|top         |SF1_SOC    |1202   |900     |0       |1141    |7       |0       |
|  u_SF1_MCU |SF1_MCU    |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm    |1202   |900     |0       |1141    |7       |0       |
|    uut     |rom_weight |0      |0       |0       |0       |7       |0       |
|  u_pll     |pll        |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1962  
    #2          2        91   
    #3          3        3    
    #4          4        7    
    #5        5-10       8    
    #6        11-50      74   
    #7       51-100      3    
    #8       101-500     3    
    #9        >500       2    
  Average     2.85            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 764
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2171, pip num: 18495
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 276
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 592 valid insts, and 48020 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100100000000000000000000
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  1.718608s wall, 9.265625s user + 0.046875s system = 9.312500s CPU (541.9%)

RUN-1004 : used memory is 284 MB, reserved memory is 261 MB, peak memory is 433 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231112_111705.log"
