###############################################################################
#                                                                             #
#     IAR Assembler V6.70.1.929/W32 for Atmel AVR 05/Apr/2016  13:30:38       #
#     Copyright 2015 IAR Systems AB.                                          #
#                                                                             #
#           Target option =  Relative jumps do not wrap                       #
#           Source file   =  C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\firmware\signatureTest\src\signatureTest_asm.s90#
#           List file     =  C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\appl\libFwROM\IAR\Debug\List\signatureTest_asm.lst#
#           Object file   =  C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\appl\libFwROM\IAR\Debug\Obj\signatureTest_asm.r90#
#           Command line  =  C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\firmware\signatureTest\src\signatureTest_asm.s90 #
#                            -v3                                              #
#                            -OC:\Users\grueter\Documents\CDB_\Apps\SW_Lib\Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\appl\libFwROM\IAR\Debug\Obj #
#                            -s+ -w+ -r -DHAVE_BITREVERSAL -M<>               #
#                            -LC:\Users\grueter\Documents\CDB_\Apps\SW_Lib\Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\appl\libFwROM\IAR\Debug\List #
#                            -t8 -u_enhancedCore -D__HAS_ENHANCED_CORE__=1    #
#                            -D__HAS_MUL__=1                                  #
#                            -IC:\Program Files (x86)\IAR Systems\Embedded Workbench 7.3\avr\INC\ #
#                            -IC:\Users\grueter\Documents\CDB_\Apps\SW_Lib\Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\appl\libFwROM\IAR\..\..\..\firmware\stdc\src\ #
#                            -IC:\Users\grueter\Documents\CDB_\Apps\SW_Lib\Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\appl\libFwROM\IAR\..\..\..\firmware\globals\src\ #
#                            -IC:\Users\grueter\Documents\CDB_\Apps\SW_Lib\Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\appl\libFwROM\IAR\..\..\..\firmware\eep\src\ #
#                            -IC:\Users\grueter\Documents\CDB_\Apps\SW_Lib\Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\appl\libFwROM\IAR\..\..\..\firmware\rf\src\ #
#                            -IC:\Users\grueter\Documents\CDB_\Apps\SW_Lib\Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\appl\libFwROM\IAR\..\..\..\firmware\calib\src\ #
#                            -D__MEMORY_MODEL__=2                             #
#                                                                             #
###############################################################################

                                     LDI     R16, (1<<IVCE)    
                                 ---------------^
                                 "C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\
                      Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\fir
                      mware\signatureTest\src\s
                                 ignatureTest_asm.s90",121  Error[50]:
                       Undefined symbol:'IVCE'
                                     IOST    I2BR, R16        ; Write Access
                       to I2C Bit Rate Register   
                                 ----^
                                 "C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\
                      Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\fir
                      mware\signatureTest\src\s
                                 ignatureTest_asm.s90",1115  Error[50]:
                       Undefined symbol:'I2BR'
                                     IOST    LFRSMR , R16     ; Write Access
                       to LF RSSI Mode Register
                                 ----^
                                 "C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\
                      Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\fir
                      mware\signatureTest\src\s
                                 ignatureTest_asm.s90",1123  Error[50]:
                       Undefined symbol:'LFRSMR'
                                    SBIS     T3IFR, T3ICF
                                 -----------------^
                                 "C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\
                      Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\fir
                      mware\signatureTest\src\s
                                 ignatureTest_asm.s90",1546  Error[416]: Port
                       address out of range. Valid range is 0 to 31 (0x1F).
                                    SBIS     T3IFR, T3ICF
                                 -----------------^
                                 "C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\
                      Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\fir
                      mware\signatureTest\src\s
                                 ignatureTest_asm.s90",1559  Error[416]: Port
                       address out of range. Valid range is 0 to 31 (0x1F).


      1    00000000              /* *ASM***************************************
                                 *********************************
      2    00000000                Use of this software is subject to Atmel's
                                  Software License Agreement.
      3    00000000              ----------------------------------------------
                                 ---------------------------------
      4    00000000                $URL: http://svnservulm.corp.atmel.com/svn/C
                                 DB/Apps/SW_Lib/Car_Access/CARS_GEN2/ATAB5702A/
                                 Branches/P2_Gen2_Merge/firmware/signatureTest/
                                 src/signatureTest_asm.s90 $
      5    00000000                $LastChangedRevision: 328482 $
      6    00000000                $LastChangedDate: 2015-07-22 13:17:23 -0600
                                  (Wed, 22 Jul 2015) $
      7    00000000                $LastChangedBy: grueter $
      8    00000000              ----------------------------------------------
                                 ---------------------------------
      9    00000000                Project:      ATA5700
     10    00000000                Target MCU:   ATA5700
     11    00000000                Compiler:     IAR Assembler for AVR
                                  5.51.0
     12    00000000              ----------------------------------------------
                                 ---------------------------------
     13    00000000                Purpose:
     14    00000000              **********************************************
                                 ********************************
     15    00000000              * Copyright 2011, Atmel Automotive GmbH       
                                                                 *
     16    00000000              *                                             
                                                                 *
     17    00000000              * This software is owned by the Atmel
                                  Automotive GmbH                        
                                  *
     18    00000000              * and is protected by and subject to worldwide
                                  patent protection.             *
     19    00000000              * Atmel hereby grants to licensee a personal, 
                                                                 *
     20    00000000              * non-exclusive, non-transferable license to
                                  copy, use, modify, create        *
     21    00000000              * derivative works of, and compile the Atmel
                                  Source Code and derivative       *
     22    00000000              * works for the sole purpose of creating
                                  custom software in support of       
                                  *
     23    00000000              * licensee product to be used only in
                                  conjunction with a Atmel integrated    
                                  *
     24    00000000              * circuit as specified in the applicable
                                  agreement. Any reproduction,        
                                  *
     25    00000000              * modification, translation, compilation, or
                                  representation of this           *
     26    00000000              * software except as specified above is
                                  prohibited without the express       
                                  *
     27    00000000              * written permission of Atmel.                
                                                                 *
     28    00000000              *                                             
                                                                 *
     29    00000000              * Disclaimer: ATMEL MAKES NO WARRANTY OF ANY
                                  KIND,EXPRESS OR IMPLIED,         *
     30    00000000              * WITH REGARD TO THIS MATERIAL, INCLUDING, BUT
                                  NOT LIMITED TO, THE IMPLIED    *
     31    00000000              * WARRANTIES OF MERCHANTABILITY AND FITNESS
                                  FOR A PARTICULAR PURPOSE.         *
     32    00000000              * Atmel reserves the right to make changes
                                  without further notice to the      *
     33    00000000              * materials described herein. Atmel does not
                                  assume any liability arising     *
     34    00000000              * out of the application or use of any product
                                  or circuit described herein.   *
     35    00000000              * Atmel does not authorize its products for
                                  use as critical components in     *
     36    00000000              * life-support systems where a malfunction or
                                  failure may reasonably be       *
     37    00000000              * expected to result in significant injury to
                                  the user. The inclusion of      *
     38    00000000              * Atmel products in a life-support systems
                                  application implies that the       *
     39    00000000              * manufacturer assumes all risk of such use
                                  and in doing so indemnifies       *
     40    00000000              * Atmel against all charges.                  
                                                                 *
     41    00000000              *                                             
                                                                 *
     42    00000000              * Use may be limited by and subject to the
                                  applicable Atmel software          *
     43    00000000              * license agreement.                          
                                                                 *
     44    00000000              **********************************************
                                 *********************************/
     45    00000000              
     46    00000000              /*--------------------------------------------
                                 ----------------------------------------------
     47    00000000              * | Test                                     
                                  Input Sign. PB [7:0] | Dez |   Bin   |  Hex 
                                  |
     48    00000000              * --------------------------------------------
                                 ----------------------------------------------
     49    00000000              * | Reserved (do not use)                     
                                                      |  0  | 000 0000 | 0x00
                                  |
     50    00000000              * | Set Group 1 as Input, Set Group 2 as
                                  Output                    |  1  | 000 0001 |
                                  0x01 |
     51    00000000              * | Set Group 2 as Input, Set Group 1 as
                                  Output                    |  2  | 000 0010 |
                                  0x02 |
     52    00000000              * | Set Group 3 as Input, Set Group 4 as
                                  Output                    |  3  | 000 0011 |
                                  0x03 |
     53    00000000              * | Set Group 4 as Input, Set Group 3 as
                                  Output                    |  4  | 000 0100 |
                                  0x04 |
     54    00000000              * | Enable Pull Ups                           
                                                      |  5  | 000 0101 | 0x05
                                  |
     55    00000000              * | activate LED Amplifier PDSC[4:0]          
                                                      |  6  | 000 0110 | 0x06
                                  |
     56    00000000              * | CLKXTO/2                                  
                                                      |  7  | 000 0111 | 0x07
                                  |
     57    00000000              * | RAM March LR Algorithm                    
                                                      |  8  | 000 1000 | 0x08
                                  |
     58    00000000              * | Clock Generator All (Executes Signatures
                                  11,12,13,14,15,16,17) |  9  | 000 1001 | 0x09
                                  |
     59    00000000              * | Clock Generator (System Clock and CLT
                                  Prescaler)               | 10  | 000 1010 |
                                  0x0A |
     60    00000000              * | Clock Generator (System Clock MUX and
                                  CLOCKOUT MUX)            | 11  | 000 1011 |
                                  0x0B |
     61    00000000              * | Clock Generator (Timer1-5 Prescaler,
                                  Timer1-5 MUX with CLKT)   | 12  | 000 1100 |
                                  0x0C |
     62    00000000              * | Clock Generator (Timer1-5 MUX, all clocks
                                  selected except CLKT)| 13  | 000 1101 | 0x0D
                                  |
     63    00000000              * | Clock Generator (CLOCKOUT Prescaler)      
                                                      | 14  | 000 1110 | 0x0E
                                  |
     64    00000000              * | Clock Generator (IP Power Reduction)      
                                                      | 15  | 000 1111 | 0x0F
                                  |
     65    00000000              * | Clock Generator (Debounce Clock Switch)   
                                                      | 16  | 001 0000 | 0x10
                                  |
     66    00000000              * | Trace Unit clk_ext                        
                                                      | 17  | 001 0001 | 0x11
                                  |
     67    00000000              * | Watchdog Timer Reset                      
                                                      | 18  | 001 0010 | 0x12
                                  |
     68    00000000              * --------------------------------------------
                                 --------------------------------------------/*
     69    00000000              
     70    00000000                  NAME SignatureTest_asm
     71    00000000              
     72    00000000                  PUBLIC ATA_SignatureTestAsmSubFunc
     73    00000000                  EXTERN ATA_SignatureTestAsm     
                                  
     74    00000000              /*********************************************
                                 **********************************************
                                 ******/
     75    00000000              /*                                           
                                  INCLUDES                                     
                                       */
     76    00000000              /*********************************************
                                 **********************************************
                                 ******/
     77    00000000                  #include "regs.inc"                       
                                                                               
                                         
     78    00000000                  
     79    00000000              ;*********************************************
                                 **********************************************
                                 ******
     80    00000000              ;*                                            
                                  MACROS                                       
                                      *
     81    00000000              ;*********************************************
                                 **********************************************
                                 ******
     85    00000000              
     89    00000000                  
     90    00000000                  
     91    00000000                  
     92    00000000              ;*********************************************
                                 **********************************************
                                 ******
     93    00000000              ;*                                  INTERRUPT
                                  VECTOR TABLE                                 
                                       *
     94    00000000              ;*********************************************
                                 **********************************************
                                 ******
     95    00000000              COMMON TESTCODE:CODE:ROOT(1)
     96    00000000                  ORG 0
     97    00000000 ........         JMP ATA_SignatureTestAsm
     98    00000004              
     99    00000004                  ORG 4
    100    00000004 ........         JMP     INT0H_irq
    101    00000008              
    102    00000010                  ORG 16
    103    00000010 ........         JMP     PCINT1_irq
    104    00000014                  
    105    00000014              ;*********************************************
                                 **********************************************
                                 ******
    106    00000014              ;*                                       
                                  INITIALIZATION                               
                                           *
    107    00000014              ;*********************************************
                                 **********************************************
                                 ******
    108    00000014              ATA_SignatureTestAsm:
    109    00000014              
    110    00000014 94F8             CLI
    111    00000016                                                            
                                                                               
                                     
    112    00000016                  ; Init Stack Pointer                      
                                                                             
                                  
    113    00000016                  ; =====================       
    114    00000016 E015             LDI     R17,HIGH(RAMEND)    ; Load high
                                                                  byte
    115    00000018 EF0F                   LDI     R16,LOW(RAMEND)           ;
                                                        Load low byte
    116    0000001A BF1E                   OUT       SPH,R17                   
                                                             ; SPH - Ignored by
                                                          parts with small
                                                          SRAM
    117    0000001C BF0D             OUT     SPL,R16                       ;
                                                  SPL
    118    0000001E                  
    119    0000001E                  ; Enable Port Settings and set Interrupt
                                  vector table                                 
                                                                   
    120    0000001E                  ; ========================================
                                 ============
                                     LDI     R16, (1<<IVCE)    
                                 ---------------^
                                 "C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\
                      Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\fir
                      mware\signatureTest\src\s
                                 ignatureTest_asm.s90",121  Error[50]:
                       Undefined symbol:'IVCE'
    122    00000020 B11E             IN      R17, MCUCR
    123    00000022 6818             ORI     R17, (1<<IVSEL | 1<<ENPS)
                                                   
    124    00000024 B90E             OUT     MCUCR, R16
    125    00000026 B91E             OUT     MCUCR, R17
    126    00000028              
    127    00000028                                                            
                                                                               
                                       
    128    00000028              ;*********************************************
                                 **********************************************
                                 ******
    129    00000028              ;*                                      SELECT
                                  TEST SIGNATURE                               
                                      *
    130    00000028              ;*********************************************
                                 **********************************************
                                 ******
    131    00000028                                                            
                                                                               
                                       
    132    00000028              READ_INPUT_SIGNATURE:               ; read
                                  input-Signature                              
                                           
    133    00000028                                                            
                                                                               
                                       
    134    00000028 B123             IN      R18,PINB                          
                                                                               
                                                                      
                                                  
    135    0000002A                                                            
                                                                               
                                       
    136    0000002A                  ; if # of signatures changes, adapt
                                  constant for he following instruction        
                                              
    137    0000002A                                                            
                                                                               
                                       
    138    0000002A 3124             CPI     R18,0x14                ; check
                                                  for signature greater than
                                                  max                        
                                                  
    139    0000002C F00C             BRLT    CALCJMP                 ; go to
                                                                      default
                                                                      if
                                                                      signature
                                                                      ok       
                                                                               
                                                                               
                                                                         
                                                                      
    140    0000002E CFFC             RJMP    READ_INPUT_SIGNATURE    ; read
                                                                      again
                                                                      input-Sig
                                                                     nature 
                                                                      
    141    00000030                                                            
                                                                               
                                       
    142    00000030              ;*********************************************
                                 **********************************************
                                 ******
    143    00000030              ;*                                          
                                  JUMP TABLE                                   
                                        *
    144    00000030              ;*********************************************
                                 **********************************************
                                 ******
    145    00000030              
    146    00000030              CALCJMP:                                      
                                                                               
                                       
    147    00000030              
    148    00000030 ....             LDI     R31,high(TESTJMPTABLE/2); load
                                                  jump table base address      
                                                                          
                                                  
    149    00000032 ....             LDI     R30,low(TESTJMPTABLE/2) ; load
                                                  jump table base address      
                                                                          
                                                  
    150    00000034 0FE2             ADD     R30,R18                 ; ADD
                                                  signature (R23) as offset    
                                                                           
                                                  
    151    00000036 E020             LDI     R18,0x00                          
                                                                               
                                                                     
                                                  
    152    00000038 1FF2             ADC     R31,R18                 ;
                                                  propagates carry up to R31 in
                                                  case R30 + R23 is > 255      
                                                  
    153    0000003A 9409             IJMP                            ; indirect
                                                                      jump to
                                                                      specified
                                                                      signature
                                                                               
                                                                               
                                                                        
                                                                      
    154    0000003C                                                            
                                                                               
                                       
    155    0000003C              TESTJMPTABLE:  
    156    0000003C CFF5             RJMP    READ_INPUT_SIGNATURE              
                                                                         
  
    157    0000003E C012             RJMP    SIGN01                            
                                                        
    158    00000040 C016             RJMP    SIGN02                            
                                                        
    159    00000042 C01A             RJMP    SIGN03                            
                                                        
    160    00000044 C01E             RJMP    SIGN04                            
                                                        
    161    00000046 C022             RJMP    SIGN05                            
                                                        
    162    00000048 C026             RJMP    SIGN06                            
                                                        
    163    0000004A C02B             RJMP    SIGN07                            
                                                        
    164    0000004C C03A             RJMP    SIGN08                            
                                                        
    165    0000004E C07F             RJMP    SIGN09                            
                                                        
    166    00000050 C093             RJMP    SIGN10                            
                                                        
    167    00000052 C097             RJMP    SIGN11                            
                                                        
    168    00000054 C09B             RJMP    SIGN12                            
                                                        
    169    00000056 C09F             RJMP    SIGN13                            
                                                        
    170    00000058 C0A3             RJMP    SIGN14                            
                                                        
    171    0000005A C0A7             RJMP    SIGN15                            
                                                        
    172    0000005C C0AB             RJMP    SIGN16
    173    0000005E C0AF             RJMP    SIGN17
    174    00000060 C0B3             RJMP    SIGN18
    175    00000062 C0B7             RJMP    SIGN19
    176    00000064                  
    177    00000064              ;*********************************************
                                 **********************************************
                                 ******
    178    00000064              ;*                                           
                                  SIGNATURES                                   
                                       *
    179    00000064              ;*********************************************
                                 **********************************************
                                 ******
    180    00000064                                                            
                                                                               
                                       
    181    00000064                                                            
                                                                               
                                       
    182    00000064              ;*********************************************
                                 **********************************************
                                 ******
    183    00000064                                                            
                                                                               
                                       
    184    00000064              SIGN01:     ; set I/O Pin Group 1 (PB[7:0]) as
                                  input, set I/O Pin Group 2 (PD[7:0]) as
                                  output                         
    185    00000064                                                            
                                                                               
                                       
    186    00000064 EF0F             SER     R16
    187    00000066 B90A             OUT     DDRD,R16                   ; set
                                                   PORTD as output             
                                                                     
    188    00000068                  PBIN_PDOUT:                               
                                                                               
                                       
    189    00000068 B103             IN      R16,PINB                   ; read
                                                  from PinB                    
                                                                       
                                                  
    190    0000006A B90B             OUT     PORTD,R16                  ;
                                                    output on PORTD            
                                                                           
                                                    
    191    0000006C CFFD             RJMP    PBIN_PDOUT                 ; jump
                                                                         to
                                                                         label 
                                                                               
                                                                               
                                                                               
                                                                               
                                                                               
                                                                               
                                                                               
                                                                              
                                                                         
    192    0000006E                                                            
                                                                               
                                      
    193    0000006E              ;*********************************************
                                 **********************************************
                                 ******
    194    0000006E                                                            
                                                                               
                                       
    195    0000006E              SIGN02:     ; set I/O Pin Group 2 (PD[7:0]) as
                                  input, set I/O Pin Group 1 (PB[7:0]) as
                                  output                         
    196    0000006E              
    197    0000006E EF0F             SER     R16
    198    00000070 B904             OUT     DDRB,R16                   ; set
                                                   PORTD as output             
                                                                     
    199    00000072                  PDIN_PBOUT:                               
                                                                               
                                       
    200    00000072 B109             IN      R16,PIND                   ; read
                                                  from PinB                    
                                                                       
                                                  
    201    00000074 B905             OUT     PORTB,R16                  ; set
                                                    Bit 7 of Port B            
                                                                            
                                                    
    202    00000076 CFFD             RJMP    PDIN_PBOUT                 ; jump
                                                                         to
                                                                         label 
                                                                               
                                                                               
                                                                               
                                                                               
                                                                               
                                                                               
                                                                               
                                                                              
                                                                         
    203    00000078              
    204    00000078              ;*********************************************
                                 **********************************************
                                 ******
    205    00000078                                                            
                                                                               
                                       
    206    00000078              SIGN03:     ; set I/O Pin Group 3 (PD[2:0]) as
                                  input, set I/O Pin Group 4 (PC[2:0]) as
                                  output                         
    207    00000078              
    208    00000078 EF0F             SER     R16
    209    0000007A B907             OUT     DDRC,R16                   ; set
                                                   PORTD as output             
                                                                     
    210    0000007C                  PDIN_PCOUT:                               
                                                                               
                                       
    211    0000007C B109             IN      R16,PIND                   ; read
                                                  from PinB                    
                                                                       
                                                  
    212    0000007E B908             OUT     PORTC,R16                  ; set
                                                    Bit 7 of Port B            
                                                                            
                                                    
    213    00000080 CFFD             RJMP    PDIN_PCOUT                 ; jump
                                                                         to
                                                                         label 
                                                                               
                                                                               
                                                                               
                                                                               
                                                                               
                                                                               
                                                                               
                                                                              
                                                                         
    214    00000082                                                            
                                                                               
                                       
    215    00000082              ;*********************************************
                                 **********************************************
                                 ******
    216    00000082                                                            
                                                                               
                                       
    217    00000082              SIGN04:     ; set I/O Pin Group 4 (PC[2:0]) as
                                  input, set I/O Pin Group 3 (PD[2:0]) as
                                  output                         
    218    00000082              
    219    00000082 EF0F             SER     R16
    220    00000084 B90A             OUT     DDRD,R16                   ; set
                                                   PORTD as output             
                                                                     
    221    00000086                  PCIN_PDOUT:                               
                                                                               
                                       
    222    00000086 B106             IN      R16,PINC                   ; read
                                                  from PinB                    
                                                                       
                                                  
    223    00000088 B90B             OUT     PORTD,R16                  ; set
                                                    Bit 7 of Port B            
                                                                            
                                                    
    224    0000008A CFFD             RJMP    PCIN_PDOUT                 ; jump
                                                                         to
                                                                         label 
                                                                               
                                                                               
                                                                               
                                                                               
                                                                               
                                                                               
                                                                               
                                                                              
                                                                         
    225    0000008C                                                            
                                                                               
                                       
    226    0000008C              ;*********************************************
                                 **********************************************
                                 ******
    227    0000008C                                                            
                                                                               
                                       
    228    0000008C              SIGN05:     ; enable all PullUps for resistor
                                  measurements                                 
                                        
    229    0000008C                                                            
                                                                               
                                       
    230    0000008C EF0F             SER     R16                               
         
    231    0000008E B905             OUT     PORTB,R16                  ;
                                                    enable PullUps PB[7:0]     
                                                                               
                                                     
    232    00000090 B908             OUT     PORTC,R16                  ;
                                                    enable PullUps PC[2:0]     
                                                                               
                                                     
    233    00000092 B90B             OUT     PORTD,R16                  ;
                                                    enable PullUps PC[7:0]     
                                                                               
                                                     
    234    00000094                  PU_EN:                                    
                                                                               
                                       
    235    00000094 CFFF             RJMP    PU_EN          
    236    00000096                  
    237    00000096              ;*********************************************
                                 **********************************************
                                 ******
    238    00000096                                                            
                                                                               
                                       
    239    00000096              SIGN06:     ; activate LED Amplifier PDSC[4:0]
                                         
    240    00000096                                                            
                                                                               
                                       
    241    00000096 EF0F             SER     R16                               
         
    242    00000098 B90A             OUT     DDRD,R16                  ; set to
                                                   output
    243    0000009A E11F             LDI     R17,(1<<PDSC4|1<<PDSC3|1<<PDSC2|1<
                                                 <PDSC1|1<<PDSC0)              
                                                         
    244    0000009C                  IOST    PDSCR,R17                         
                                                                      
                                  
    244.1  0000009C 931001EF          sts        PDSCR+0x20*(PDSCR<0x40), R17  
  ; SRAM address
    244.2  000000A0                   ENDM
    245    000000A0                    
    246    000000A0                  LO_SIDELO:                                
                                                                               
                                       
    247    000000A0 CFFF             RJMP     LO_SIDELO                        
                                                      
    248    000000A2                                                            
                                                                               
                                       
    249    000000A2              ;*********************************************
                                 **********************************************
                                 ******
    250    000000A2                                                            
                                                                               
                                       
    251    000000A2              SIGN07:     ; CLKXTO/4                        
                                                                               
                                       
    252    000000A2 ........         CALL    TEST_INIT_SIG1X
    253    000000A6              
    254    000000A6 E00B             LDI     R16, (1<<T2PS1|1<<T2CS1|1<<T2CS0) 
                                                     ; Configure Timer
                                                   3
    255    000000A8                  IOST    T2MR, R16
    255.1  000000A8 93000075          sts        T2MR+0x20*(T2MR<0x40), R16   ;
                                                        SRAM address
    255.2  000000AC                   ENDM
    256    000000AC E005             LDI     R16, 0x05 ;Compare Value
    257    000000AE                  IOST    T2COR, R16
    257.1  000000AE 93000074          sts        T2COR+0x20*(T2COR<0x40), R16  
                                                         ; SRAM address
    257.2  000000B2                   ENDM
    258    000000B2 E006             LDI     R16, (1<<T2CRM|1<<T2CTM)
    259    000000B4                  IOST    T2CR, R16
    259.1  000000B4 93000032          sts        T2CR+0x20*(T2CR<0x40), R16   ;
                                                        SRAM address
    259.2  000000B8                   ENDM
    260    000000B8 9A97             SBI     T2CR, T2ENA
    261    000000BA                  
    262    000000BA E008             LDI     R16, (1<<TO2PIS1)    ; Configure
                                                                   Timer
                                                                   Modulator
    263    000000BC                  IOST    TMOCR , R16
    263.1  000000BC 930001F0          sts        TMOCR+0x20*(TMOCR<0x40), R16  
                                                          ; SRAM address
    263.2  000000C0                   ENDM
    264    000000C0              
    265    000000C0                                                            
                                                                               
                                       
    266    000000C0                  ; measure the clock at Pin C3             
                                                                               
                                       
    267    000000C0                  MeasureCLKXTO:
    268    000000C0 CFFF             RJMP    MeasureCLKXTO 
    269    000000C2                  
    270    000000C2              ;*********************************************
                                 **********************************************
                                 ******
    271    000000C2                                                            
                                                                               
                                       
    272    000000C2              SIGN08: ; RAM March LR Algorithm    
    273    000000C2              
    274    000000C2 94F8             CLI
    275    000000C4 9A53             SBI     DDRD,3
    276    000000C6 9A54             SBI     DDRD,4
    277    000000C8 985B             CBI     PORTD,3                    ;
                                                    Initialization of PD3:
                                                    output '0' (will only be
                                                    set to '1' if test
                                                    passes)
    278    000000CA 985C             CBI     PORTD,4                    ;
                                                    Initialization of PD4:
                                                    output '0' (will only be
                                                    set to '1' if test
                                                    fails)
    279    000000CC                  
    280    000000CC E800             LDI     R16, 0x80       ; set system clock
                                                              source 
    281    000000CE E01A             LDI     R17, 0x0A
    282    000000D0                  IOST    CMCR, R16       ; according
                                  R17
    282.1  000000D0 930001E3          sts        CMCR+0x20*(CMCR<0x40), R16   ;
  SRAM address
    282.2  000000D4                   ENDM
    283    000000D4                  IOST    CMCR, R17
    283.1  000000D4 931001E3          sts        CMCR+0x20*(CMCR<0x40), R17   ;
                                                        SRAM address
    283.2  000000D8                   ENDM
    284    000000D8              
    285    000000D8              
    286    000000D8                  ; Load March Pattern for Test 1 (pattern0=
                                 0x55  and pattern1 = 0xAA)
    287    000000D8 E585             LDI     R24,0x55
    288    000000DA EA9A             LDI     R25,0xAA
    289    000000DC              
    290    000000DC                  START_MARCH_ALGORITHM:
    291    000000DC                  ; March LR Test 1: W0(up)      
    292    000000DC E0F2             LDI     R31,high(SRAM_START)
    293    000000DE E0E0             LDI     R30,low(SRAM_START) 
    294    000000E0                  
    295    000000E0                  MARCH1_W0:
    296    000000E0 9381             ST      Z+,R24
    297    000000E2 30F6             CPI     R31,high(RAMEND + 1)
    298    000000E4 F7E9             BRNE    MARCH1_W0
    299    000000E6              
    300    000000E6 9102             LD      R16,-Z
    301    000000E8                      
    302    000000E8                  ; March LR Test 2/3: R0, W1 (down)  
                                  
    303    000000E8                  MARCH1_R0_W1:   
    304    000000E8 8100             LD      R16,Z 
    305    000000EA 1380             CPSE    R24,R16
    306    000000EC C02E             RJMP    MARCH_ERROR ; Check if error so
                                                          far
    307    000000EE                  
    308    000000EE 8390             ST      Z,R25
    309    000000F0 9102             LD      R16,-Z 
    310    000000F2 30F1             CPI     R31,high(SRAM_START-1)  ;only
                                                  works if SRAM_START is 0x100
                                                  or 0x200 or ox300 ...
                                                  
    311    000000F4 F7C9             BRNE    MARCH1_R0_W1
    312    000000F6                  
    313    000000F6 9101             LD      R16,Z+
    314    000000F8                  
    315    000000F8                  ; March LR Test 4/5/6/7: R1, W0,R0.W1 (up)
                                   
    316    000000F8                  MARCH1_R1_W0_R0_W1: 
    317    000000F8 8100             LD      R16,Z 
    318    000000FA 1390             CPSE    R25,R16
    319    000000FC C026             RJMP    MARCH_ERROR ; Check if error so
                                                          far
    320    000000FE                  
    321    000000FE 8380             ST      Z,R24
    322    00000100 8100             LD      R16,Z 
    323    00000102 1380             CPSE    R24,R16
    324    00000104 C022             RJMP    MARCH_ERROR ; Check if error so
                                                          far
    325    00000106 9391             ST      Z+,R25
    326    00000108                  
    327    00000108 30F6             CPI     R31,high(RAMEND + 1)
    328    0000010A F7B1             BRNE    MARCH1_R1_W0_R0_W1
    329    0000010C                  
    330    0000010C E0F2             LDI     R31,high(SRAM_START)
    331    0000010E              
    332    0000010E                  ; March LR Test 8/9: R1, W0 (up)   
                                  
    333    0000010E                  MARCH1_R1_W0:   
    334    0000010E 8100             LD      R16,Z 
    335    00000110 1390             CPSE    R25,R16
    336    00000112 C01B             RJMP    MARCH_ERROR ; Check if error so
                                                          far
    337    00000114                  
    338    00000114 9381             ST      Z+,R24
    339    00000116 30F6             CPI     R31,high(RAMEND + 1)
    340    00000118 F7D1             BRNE    MARCH1_R1_W0
    341    0000011A                  
    342    0000011A E0F2             LDI     R31,high(SRAM_START)
    343    0000011C              
    344    0000011C                  ; March LR Test 10/11/12/13: R0, W1,R1.W0
                                  (up)      
    345    0000011C                  MARCH1_R0_W1_R1_W0: 
    346    0000011C 8100             LD      R16,Z 
    347    0000011E 1380             CPSE    R24,R16
    348    00000120 C014             RJMP    MARCH_ERROR ; Check if error so
                                                          far
    349    00000122                  
    350    00000122 8390             ST      Z,R25
    351    00000124 8100             LD      R16,Z 
    352    00000126 1390             CPSE    R25,R16
    353    00000128 C010             RJMP    MARCH_ERROR ; Check if error so
                                                          far
    354    0000012A 9381             ST      Z+,R24
    355    0000012C                  
    356    0000012C 30F6             CPI     R31,high(RAMEND + 1)
    357    0000012E F7B1             BRNE    MARCH1_R0_W1_R1_W0
    358    00000130                  
    359    00000130 E0F2             LDI     R31,high(SRAM_START)
    360    00000132              
    361    00000132                  ; March LR Test 14: R0 (up)     
    362    00000132                  MARCH1_R0:  
    363    00000132 9101             LD      R16,Z+ 
    364    00000134 1380             CPSE    R24,R16
    365    00000136 C009             RJMP    MARCH_ERROR ; Check if error so
                                                          far
    366    00000138                  
    367    00000138 30F6             CPI     R31,high(RAMEND + 1)
    368    0000013A F7D9             BRNE    MARCH1_R0
    369    0000013C                  
    370    0000013C 3585             CPI     R24,0x55
    371    0000013E F419             BRNE    MARCH_OK
    372    00000140                  
    373    00000140                  ; Load March Pattern for Test 2 (pattern0=
                                 0x55  and pattern1 = 0xAA)
    374    00000140 E080             LDI     R24,0x00
    375    00000142 EF9F             LDI     R25,0xFF
    376    00000144 CFCB             RJMP    START_MARCH_ALGORITHM
    377    00000146                  ; Load March Pattern for Test 1 (pattern0=
                                 0x55  and pattern1 = 0xAA)
    378    00000146                  
    379    00000146                  MARCH_OK:
    380    00000146                  
    381    00000146 9A5B             SBI     PORTD,3 ; Signalize PASS (PC3 set
                                                      to '1')
    382    00000148                  MARCH_LOOP:
    383    00000148 CFFF             RJMP    MARCH_LOOP
    384    0000014A                  
    385    0000014A                  MARCH_ERROR:
    386    0000014A 9A5C             SBI     PORTD,4 ; Signalize FAIL (PC4 set
                                                      to '1')
    387    0000014C                  MARCH_ERROR_LOOP:
    388    0000014C CFFF             RJMP    MARCH_ERROR_LOOP
    389    0000014E                                                        
                                  
    390    0000014E              ;*********************************************
                                 **********************************************
                                 ******
    391    0000014E              
    392    0000014E              SIGN09:
    393    0000014E ........         CALL    TEST_INIT_SIG1X
    394    00000152 ........         CALL    TEST_SIG10
    395    00000156 ........         CALL    TEST_SIG11
    396    0000015A ........         CALL    TEST_SIG12
    397    0000015E ........         CALL    TEST_SIG13
    398    00000162 ........         CALL    TEST_SIG14
    399    00000166 ........         CALL    TEST_SIG15
    400    0000016A ........         CALL    TEST_SIG16
    401    0000016E ........         CALL    TEST_SIG17
    402    00000172 ........         CALL    TEST_SIG18
    403    00000176 C333             RJMP    TEST_SIG1X_OK
    404    00000178              
    405    00000178               SIGN10:
    406    00000178 ........         CALL    TEST_INIT_SIG1X
    407    0000017C ........         CALL    TEST_SIG10
    408    00000180 C32E             RJMP    TEST_SIG1X_OK
    409    00000182              
    410    00000182              SIGN11:
    411    00000182 ........         CALL    TEST_INIT_SIG1X
    412    00000186 ........         CALL    TEST_SIG11
    413    0000018A C329             RJMP    TEST_SIG1X_OK
    414    0000018C              
    415    0000018C              SIGN12:
    416    0000018C ........         CALL    TEST_INIT_SIG1X
    417    00000190 ........         CALL    TEST_SIG12
    418    00000194 C324             RJMP    TEST_SIG1X_OK
    419    00000196              
    420    00000196              SIGN13:
    421    00000196 ........         CALL    TEST_INIT_SIG1X
    422    0000019A ........         CALL    TEST_SIG13
    423    0000019E C31F             RJMP    TEST_SIG1X_OK
    424    000001A0              
    425    000001A0              SIGN14:
    426    000001A0 ........         CALL    TEST_INIT_SIG1X
    427    000001A4 ........         CALL    TEST_SIG14
    428    000001A8 C31A             RJMP    TEST_SIG1X_OK
    429    000001AA              
    430    000001AA              SIGN15:
    431    000001AA ........         CALL    TEST_INIT_SIG1X
    432    000001AE ........         CALL    TEST_SIG15
    433    000001B2 C315             RJMP    TEST_SIG1X_OK
    434    000001B4              
    435    000001B4              SIGN16:
    436    000001B4 ........         CALL    TEST_INIT_SIG1X
    437    000001B8 ........         CALL    TEST_SIG16
    438    000001BC C310             RJMP    TEST_SIG1X_OK
    439    000001BE              
    440    000001BE              SIGN17:
    441    000001BE ........         CALL    TEST_INIT_SIG1X
    442    000001C2 ........         CALL    TEST_SIG17
    443    000001C6 C30B             RJMP    TEST_SIG1X_OK
    444    000001C8              
    445    000001C8              SIGN18:
    446    000001C8 ........         CALL    TEST_INIT_SIG1X
    447    000001CC ........         CALL    TEST_SIG18
    448    000001D0 C306             RJMP    TEST_SIG1X_OK
    449    000001D2              
    450    000001D2              ;***** SIGN19 - ******************************
                                 ***********************
    451    000001D2              ; Watchdog Reset
    452    000001D2              ;*********************************************
                                 ***********************
    453    000001D2              SIGN19:
    454    000001D2                  
    455    000001D2 9A53             SBI     DDRD, 3
    456    000001D4 9A54             SBI     DDRD, 4
    457    000001D6 985B             CBI     PORTD,3                    ;
                                                    Initialization of PC3:
                                                    output '0' (will only be
                                                    set to '1' if test
                                                    passes)
    458    000001D8 985C             CBI     PORTD,4                    ;
                                                    Initialization of PC4:
                                                    output '0' (will only be
                                                    set to '1' if test
                                                    fails)
    459    000001DA E118             LDI     R17, 0x18
    460    000001DC                  IOST    WDTCR, R17
    460.1  000001DC 9310006E          sts        WDTCR+0x20*(WDTCR<0x40), R17  
                                                         ; SRAM address
    460.2  000001E0                   ENDM
    461    000001E0                  IOST    WDTCR, R17
    461.1  000001E0 9310006E          sts        WDTCR+0x20*(WDTCR<0x40), R17  
                                                         ; SRAM address
    461.2  000001E4                   ENDM
    462    000001E4              
    463    000001E4              SIGN19_WAIT_LOOP    
    464    000001E4                  IOLD    R16, MCUSR
    464.1  000001E4 9100004B          lds        R16, MCUSR+0x20*(MCUSR<0x40)  
                                                         ; SRAM address
    464.2  000001E8                   ENDM    
    465    000001E8 FF03             SBRS    R16, WDRF
    466    000001EA CFFC             RJMP    SIGN19_WAIT_LOOP
    467    000001EC              
    468    000001EC              SIGN19_END_LOOP:
    469    000001EC 9A5B             SBI     PORTD, 3
    470    000001EE 95A8             WDR
    471    000001F0 CFFD             RJMP    SIGN19_END_LOOP
    472    000001F2              
    473    000001F2                                                            
                                                                               
                                    
    474    000001F2              ; ***** EN_XTO *******************************
                                 **************
    475    000001F2              ; pass control message to fec to enable the
                                  XTO
    476    000001F2              ;*********************************************
                                 **************
    477    000001F2              
    478    000001F2              TEST_EN_XTO:
    479    000001F2 930F             PUSH    R16
    480    000001F4              
    481    000001F4                  IOLD    R16, SUPCR     ;read supply
                                  control register
    481.1  000001F4 910000CC          lds        R16, SUPCR+0x20*(SUPCR<0x40)  
  ; SRAM address
    481.2  000001F8                   ENDM    
    482    000001F8 6100             ORI     R16, (1<<AVEN) ;enable AVCC
    483    000001FA                  IOST    SUPCR, R16     ;write supply
                                  control register
    483.1  000001FA 930000CC          sts        SUPCR+0x20*(SUPCR<0x40), R16  
  ; SRAM address
    483.2  000001FE                   ENDM
    484    000001FE              
    485    000001FE E001             LDI     R16, (1<<AVCCRF)
    486    00000200                  TEST_EN_XTO_AVCC_WAIT:
    487    00000200                  IOST    SUPFR, R16     ;reset AVCCLF
                                  flag
    487.1  00000200 930000CB          sts        SUPFR+0x20*(SUPFR<0x40), R16  
  ; SRAM address
    487.2  00000204                   ENDM
    488    00000204                  IOLD    R16, SUPFR     ;reread SUPFR
                                  register
    488.1  00000204 910000CB          lds        R16, SUPFR+0x20*(SUPFR<0x40)  
  ; SRAM address
    488.2  00000208                   ENDM    
    489    00000208 7001             ANDI    R16, (1<<AVCCRF) ;check if flag is
                                                               still set
    490    0000020A F7D1             BRNE    TEST_EN_XTO_AVCC_WAIT
    491    0000020C              
    492    0000020C                  IOLD    R16, FEEN1
    492.1  0000020C 91000101          lds        R16, FEEN1+0x20*(FEEN1<0x40)  
                                                         ; SRAM address
    492.2  00000210                   ENDM    
    493    00000210 6004             ORI     R16, (1<<XTOEN) ;set bit
                                                              XTOEN
    494    00000212                  IOST    FEEN1, R16      ;write XTOEN bit
                                  in FEEN1
    494.1  00000212 93000101          sts        FEEN1+0x20*(FEEN1<0x40), R16  
  ; SRAM address
    494.2  00000216                   ENDM
    495    00000216              
    496    00000216                  TEST_EN_XTO_WAIT1:
    497    00000216                  IOLD    R16, FESR
    497.1  00000216 91000100          lds        R16, FESR+0x20*(FESR<0x40)   ;
                                                        SRAM address
    497.2  0000021A                   ENDM    
    498    0000021A FF02             SBRS    R16, XRDY       ;check XRDY
                                                              bit
    499    0000021C CFFC             RJMP    TEST_EN_XTO_WAIT1
    500    0000021E              
    501    0000021E 910F             POP     R16
    502    00000220 9508             RET
    503    00000222                  
    504    00000222              ; ***** TEST_EN_PLL **************************
                                 **************
    505    00000222              ; pass control message to fec to enable the
                                  PLL
    506    00000222              ;*********************************************
                                 **************
    507    00000222              TEST_EN_PLL:
    508    00000222 930F             PUSH    R16
    509    00000224              
    510    00000224                  IOLD    R16, SUPCR     ;read supply
                                  control register
    510.1  00000224 910000CC          lds        R16, SUPCR+0x20*(SUPCR<0x40)  
  ; SRAM address
    510.2  00000228                   ENDM    
    511    00000228 6100             ORI     R16, (1<<AVEN) ;enable AVCC
    512    0000022A                  IOST    SUPCR, R16     ;write supply
                                  control register
    512.1  0000022A 930000CC          sts        SUPCR+0x20*(SUPCR<0x40), R16  
  ; SRAM address
    512.2  0000022E                   ENDM
    513    0000022E              
    514    0000022E E001             LDI     R16, (1<<AVCCRF)
    515    00000230                  TEST_EN_PLL_AVCC_WAIT:
    516    00000230                  IOST    SUPFR, R16     ;reset AVCCLF
                                  flag
    516.1  00000230 930000CB          sts        SUPFR+0x20*(SUPFR<0x40), R16  
  ; SRAM address
    516.2  00000234                   ENDM
    517    00000234                  IOLD    R16, SUPFR     ;reread SUPFR
                                  register
    517.1  00000234 910000CB          lds        R16, SUPFR+0x20*(SUPFR<0x40)  
  ; SRAM address
    517.2  00000238                   ENDM    
    518    00000238 7001             ANDI    R16, (1<<AVCCRF) ;check if flag is
                                                               still set
    519    0000023A F7D1             BRNE    TEST_EN_PLL_AVCC_WAIT
    520    0000023C              
    521    0000023C                  ;PLL lockdetect Gate
    522    0000023C                  ;*******************
    523    0000023C                  IOLD    R16, FECR
    523.1  0000023C 9100010A          lds        R16, FECR+0x20*(FECR<0x40)   ;
                                                        SRAM address
    523.2  00000240                   ENDM    
    524    00000240 6100             ORI     R16, (1<<PLCKG) ;set bit
                                                              PLCKG
    525    00000242                  IOST    FECR, R16
    525.1  00000242 9300010A          sts        FECR+0x20*(FECR<0x40), R16   ;
                                                        SRAM address
    525.2  00000246                   ENDM
    526    00000246              
    527    00000246                  ;write FEMS config value (433MHz
                                  config)
    528    00000246                  ;***************************************
    529    00000246 E805             LDI     R16, (0x8<<4)|(0x5) ;config for
                                                                  433,92MHz
    530    00000248                  IOST    FEMS, R16           ;write config
                                  in FEMS
    530.1  00000248 93000108          sts        FEMS+0x20*(FEMS<0x40), R16   ;
  SRAM address
    530.2  0000024C                   ENDM
    531    0000024C              
    532    0000024C                  ;write FEVCT config value
    533    0000024C                  ;***************************************
    534    0000024C E007             LDI     R16, 0x07           ;config for
                                                                  433,92MHz
    535    0000024E                  IOST    FEVCT, R16          ;write config
                                  in FEVCT
    535.1  0000024E 93000106          sts        FEVCT+0x20*(FEVCT<0x40), R16  
  ; SRAM address
    535.2  00000252                   ENDM
    536    00000252              
    537    00000252                  ;write FEVCO config value)
    538    00000252                  ;***************************************
    539    00000252 E707             LDI     R16, 0x77           ;config for
                                                                  433,92MHz
    540    00000254                  IOST    FEVCO, R16          ;write config
                                  in FEVCO
    540.1  00000254 9300010B          sts        FEVCO+0x20*(FEVCO<0x40), R16  
  ; SRAM address
    540.2  00000258                   ENDM
    541    00000258              
    542    00000258                  ;enable PLL
    543    00000258                  ;**********
    544    00000258                  IOLD    R16, FEEN1
    544.1  00000258 91000101          lds        R16, FEEN1+0x20*(FEEN1<0x40)  
                                                         ; SRAM address
    544.2  0000025C                   ENDM    
    545    0000025C 6001             ORI     R16, (1<<PLEN) ;set bit PLEN
    546    0000025E                  IOST    FEEN1, R16     ;write PLEN bit in
                                  FEEN1
    546.1  0000025E 93000101          sts        FEEN1+0x20*(FEEN1<0x40), R16  
  ; SRAM address
    546.2  00000262                   ENDM
    547    00000262              
    548    00000262                  IOLD    R16, FEEN2
    548.1  00000262 91000102          lds        R16, FEEN2+0x20*(FEEN2<0x40)  
                                                         ; SRAM address
    548.2  00000266                   ENDM    
    549    00000266 6100             ORI     R16, (1<<PLPEN) ;set bit
                                                              PLPEN
    550    00000268                  IOST    FEEN2, R16     ;write PLPEN bit in
                                  FEEN2
    550.1  00000268 93000102          sts        FEEN2+0x20*(FEEN2<0x40), R16  
  ; SRAM address
    550.2  0000026C                   ENDM
    551    0000026C              
    552    0000026C 910F             POP     R16
    553    0000026E 9508             RET    
    554    00000270              
    555    00000270              
    556    00000270              
    557    00000270              ;***** TEST_INIT_SIG1X - *********************
                                 ****************************
    558    00000270              ; enables XTO, PLL and ADC 
    559    00000270              ; clear all power reduction bits
    560    00000270              ;*********************************************
                                 ****************************
    561    00000270              TEST_INIT_SIG1X: 
    562    00000270 9A53             SBI     DDRD, 3
    563    00000272 9A54             SBI     DDRD, 4
    564    00000274 985B             CBI     PORTD,3                    ;
                                                    Initialization of PC3:
                                                    output '0' (will only be
                                                    set to '1' if test
                                                    passes)
    565    00000276 985C             CBI     PORTD,4                    ;
                                                    Initialization of PC4:
                                                    output '0' (will only be
                                                    set to '1' if test
                                                    fails)
    566    00000278              
    567    00000278                  ;enable XTO
    568    00000278 ........         CALL    TEST_EN_XTO
    569    0000027C                  ;enable PLL
    570    0000027C ........         CALL    TEST_EN_PLL
    571    00000280                 
    572    00000280 2700             CLR     R16         ; disable Power
                                                          Reduction for
                                                          Timers
    573    00000282                  IOST    PRR0, R16   ; disable Power
                                  Reduction for Timers
    573.1  00000282 9300003A          sts        PRR0+0x20*(PRR0<0x40), R16   ;
  SRAM address
    573.2  00000286                   ENDM
    574    00000286                  IOST    PRR1, R16   ; disable Power
                                  Reduction for Timers
    574.1  00000286 93000021          sts        PRR1+0x20*(PRR1<0x40), R16   ;
  SRAM address
    574.2  0000028A                   ENDM
    575    0000028A E400             LDI     R16, 0x40
    576    0000028C                  IOST    PRR2, R16   ; disable Power
                                  Reduction for Timers
    576.1  0000028C 93000022          sts        PRR2+0x20*(PRR2<0x40), R16   ;
  SRAM address
    576.2  00000290                   ENDM
    577    00000290 9508             RET
    578    00000292              
    579    00000292              ;***** TEST_SIG10 - **************************
                                 ***********************
    580    00000292              ; Tests System Clock Prescaler and CLT
                                  Prescaler
    581    00000292              ;*********************************************
                                 ***********************************
    582    00000292              TEST_SIG10:
    583    00000292 E800             LDI     R16, (1<<CMCCE) ; set system clock
                                                              source to
                                                              frc
    584    00000294 E019             LDI     R17, (1<<CCS | 1<<CMM0)
    585    00000296                  IOST    CMCR, R16       ; according
                                  R17
    585.1  00000296 930001E3          sts        CMCR+0x20*(CMCR<0x40), R16   ;
  SRAM address
    585.2  0000029A                   ENDM
    586    0000029A                  IOST    CMCR, R17
    586.1  0000029A 931001E3          sts        CMCR+0x20*(CMCR<0x40), R17   ;
                                                        SRAM address
    586.2  0000029E                   ENDM
    587    0000029E              
    588    0000029E 989F             CBI     T3CR, T3ENA     ; disable
                                                              timer3
    589    000002A0 98A7             CBI     T4CR, T3ENA     ; disable
                                                              timer3
    590    000002A2               
    591    000002A2 2700             CLR     R16             ; set timer3 input
                                                              clock to
                                                              FRC
    592    000002A4                  IOST    T3MRA, R16      ; set timer3 input
                                  clock to FRC
    592.1  000002A4 9300007D          sts        T3MRA+0x20*(T3MRA<0x40), R16  
  ; SRAM address
    592.2  000002A8                   ENDM
    593    000002A8               
    594    000002A8 E001             LDI     R16, (1<<T4CS0) ; set timer4 input
                                                              clock to
                                                              clk_t
    595    000002AA                  IOST    T4MRA, R16      ; set timer4 input
                                  clock to clk_t
    595.1  000002AA 93000086          sts        T4MRA+0x20*(T4MRA<0x40), R16  
  ; SRAM address
    595.2  000002AE                   ENDM
    596    000002AE              
    597    000002AE E006             LDI     R16, 0x06       ; compare value
                                                              timer 3 low
                                                              byte
    598    000002B0 E016             LDI     R17, 0x06       ; compare value
                                                              timer 4 low
                                                              byte
    599    000002B2 E830             LDI     R19, 0x80       ; Clock Prescaler
                                                              Change Enable
    600    000002B4 E048             LDI     R20, 0x08       ; System Clock
                                                              Prescaler
                                                              Value
    601    000002B6 E059             LDI     R21, 0x09       ; Increment Value
                                                              for the
                                                              Prescaler
    602    000002B8 2766             CLR     R22
    603    000002BA                  
    604    000002BA                  SYSCLK_PRESCALER_TEST_LOOP:
    605    000002BA 9A9D             SBI     T3CR, T3RES     ; reset timer3
    606    000002BC 9AA5             SBI     T4CR, T4RES     ; reset timer4
    607    000002BE              
    608    000002BE                  IOST    CLPR, R19      ; set system clock
                                  prescaler
    608.1  000002BE 933001E5          sts        CLPR+0x20*(CLPR<0x40), R19   ;
  SRAM address
    608.2  000002C2                   ENDM
    609    000002C2                  IOST    CLPR, R20      ; set system clock
                                  prescaler
    609.1  000002C2 934001E5          sts        CLPR+0x20*(CLPR<0x40), R20   ;
  SRAM address
    609.2  000002C6                   ENDM
    610    000002C6              
    611    000002C6 9AA7             SBI     T4CR, T4ENA     ; enable
                                                              timer4
    612    000002C8 9A9F             SBI     T3CR, T3ENA     ; enable
                                                              timer3
    613    000002CA 0000             NOP    
    614    000002CC 0000             NOP
    615    000002CE 98A7             CBI     T4CR, T4ENA     ; disable
                                                              timer4
    616    000002D0 989F             CBI     T3CR, T3ENA     ; disable
                                                              timer3
    617    000002D2              
    618    000002D2                  IOLD    R18, T4CNTL     ; read timer4
                                  Count Low Register
    618.1  000002D2 91200080          lds        R18, T4CNTL+0x20*(T4CNTL<0x40)
    ; SRAM address
    618.2  000002D6                   ENDM    
    619    000002D6 FD46             SBRC    R20, 6          ; change expected
                                                              (R18) value if
                                                              CLTPS=0x0
    620    000002D8 2711             CLR     R17             ; from 0x06 to
                                                              0x00
    621    000002DA 1321             CPSE    R18, R17        ; compare with
                                                              expected
                                                              value
    622    000002DC C282             RJMP    TEST_SIG1X_ERROR
    623    000002DE              
    624    000002DE                  IOLD    R18, T3CNTL     ; read timer3
                                  Count Low Register
    624.1  000002DE 91200077          lds        R18, T3CNTL+0x20*(T3CNTL<0x40)
    ; SRAM address
    624.2  000002E2                   ENDM    
    625    000002E2 1320             CPSE    R18, R16        ; compare with
                                                              expected
                                                              value
    626    000002E4 C27E             RJMP    TEST_SIG1X_ERROR
    627    000002E6              
    628    000002E6 0F00             LSL     R16             ; calculate new
                                                              expected value
                                                              for Timer
                                                              3
    629    000002E8              
    630    000002E8 0F45             ADD     R20, R21        ; increase system
                                                              clock prescaler
                                                              values
    631    000002EA 3540             CPI     R20, 0x50
    632    000002EC F731             BRNE    SYSCLK_PRESCALER_TEST_LOOP
                                                                         
    633    000002EE              
    634    000002EE                  IOST    CLPR, R19      ; set system clock
                                  prescaler
    634.1  000002EE 933001E5          sts        CLPR+0x20*(CLPR<0x40), R19   ;
  SRAM address
    634.2  000002F2                   ENDM
    635    000002F2                  IOST    CLPR, R22      ; set system clock
                                  prescaler
    635.1  000002F2 936001E5          sts        CLPR+0x20*(CLPR<0x40), R22   ;
  SRAM address
    635.2  000002F6                   ENDM
    636    000002F6 9508             RET    
    637    000002F8              
    638    000002F8                  
    639    000002F8                  
    640    000002F8              ;***** TEST_SIG11 - **************************
                                 ***********************
    641    000002F8              ; Tests System Clock MUX and Clockout MUX
                                  Test
    642    000002F8              ;*********************************************
                                 ***********************
    643    000002F8              TEST_SIG11:
    644    000002F8 94F8             CLI 
    645    000002FA                  
    646    000002FA E002             LDI     R16, (1<<PCIE1)       ; enable Pin
                                                                    Change
                                                                    Interrupt
                                                                    1
    647    000002FC                  IOST    PCICR, R16      ; 
    647.1  000002FC 93000046          sts        PCICR+0x20*(PCICR<0x40), R16  
                                                                 ; SRAM
                                                                 address
    647.2  00000300                   ENDM
    648    00000300 E008             LDI     R16, (1<<PCINT11)     ;
    649    00000302                  IOST    PCMSK1, R16     ;
    649.1  00000302 9300006D          sts        PCMSK1+0x20*(PCMSK1<0x40), R16
                                                                  ; SRAM
                                                                address
    649.2  00000306                   ENDM
    650    00000306              
    651    00000306 2700             CLR     R16             ; Clear R16, used
                                                              in SIG10_SET_CLKO
                                                             UT_SYSCLOCK
    652    00000308                  
    653    00000308 E011             LDI     R17, 0x01        ;CLKOCR  
                                                               ;---------------
                                                              ----------
    654    0000030A E029             LDI     R18, 0x09        ;CMCR     ; FRC
                                                               Test
    655    0000030C E04B             LDI     R20, 0x0B                 
                                                   ;
    656    0000030E E250             LDI     R21, 0x20        ;CLKOD   
                                                               ;
    657    00000310 ........         CALL    TEST_SET_CLKOUT_SYSCLOCK  
                                                                         ;-----
                                                                        -------
                                                                        -------
                                                                        ------
    658    00000314              
    659    00000314 E010             LDI     R17, 0x00                 
                                                   ;-------------------------
    660    00000316 E028             LDI     R18, 0x08                  ; SRC
                                                   Test
    661    00000318                  ;LDI     R20, 0x0B                 ;
                                  
    662    00000318                  ;LDI     R21, 0x20                 ;
                                  
    663    00000318 ........         CALL    TEST_SET_CLKOUT_SYSCLOCK 
                                                                        ;------
                                                                       --------
                                                                       --------
                                                                       ---
    664    0000031C              
    665    0000031C E012             LDI     R17, 0x02                 
                                                   ;-------------------------
    666    0000031E E020             LDI     R18, 0x00                  ; MRC
                                                   Test
    667    00000320                  ;LDI     R20, 0x0B                 ;
                                  
    668    00000320                  ;LDI     R21, 0x20                 ;
                                  
    669    00000320 ........         CALL    TEST_SET_CLKOUT_SYSCLOCK 
                                                                        ;------
                                                                       --------
                                                                       --------
                                                                       ---
    670    00000324              
    671    00000324 E013             LDI     R17, 0x03                 
                                                   ;-------------------------
    672    00000326 E02B             LDI     R18, 0x0B                  ;
                                                   CLK_XTO / CLK_XTO6
                                                   Test
    673    00000328                  ;LDI     R20, 0x0B                 ;
                                  
    674    00000328 EC50             LDI     R21, 0xC0                  ;
                                                   
    675    0000032A ........         CALL    TEST_SET_CLKOUT_SYSCLOCK 
                                                                        ;------
                                                                       --------
                                                                       --------
                                                                       ---
    676    0000032E              
    677    0000032E E013             LDI     R17, 0x03                
                                                   ;-------------------------
    678    00000330 E02C             LDI     R18, 0x0C                  ;
                                                   CLK_XTO / CLK_XTO4
                                                   Test
    679    00000332                  ;LDI     R20, 0x0B                 ;
                                  
    680    00000332 E850             LDI     R21, 0x80                  ;
                                                   
    681    00000334 ........         CALL    TEST_SET_CLKOUT_SYSCLOCK 
                                                                        ;------
                                                                       --------
                                                                       --------
                                                                       ---
    682    00000338              
    683    00000338 E000             LDI     R16, 0x00       ; disable Pin
                                                              Change Interrupt
                                                              0
    684    0000033A                  IOST    PCICR, R16      ; 
    684.1  0000033A 93000046          sts        PCICR+0x20*(PCICR<0x40), R16  
                                                                 ; SRAM
                                                                 address
    684.2  0000033E                   ENDM
    685    0000033E                  IOST    PCMSK1, R16     ;
    685.1  0000033E 9300006D          sts        PCMSK1+0x20*(PCMSK1<0x40), R16
                                                                  ; SRAM
                                                                address
    685.2  00000342                   ENDM
    686    00000342                 
    687    00000342                  IOST    CLKOCR, R16     ; disbale
                                  CLKOUT
    687.1  00000342 93000116          sts        CLKOCR+0x20*(CLKOCR<0x40), R16
    ; SRAM address
    687.2  00000346                   ENDM
    688    00000346                  
    689    00000346 9508             RET    
    690    00000348              
    691    00000348                  
    692    00000348              ;***** TEST_SIG12 - **************************
                                 ***********************
    693    00000348              ; Tests Timer Prescaler
    694    00000348              ;*********************************************
                                 ***********************
    695    00000348              TEST_SIG12:
    696    00000348 E800             LDI     R16, 0x80       ; set system clock
                                                              source 
    697    0000034A E03C             LDI     R19, 0x0C       ; to XTO/4
    698    0000034C                  IOST    CMCR, R16 
    698.1  0000034C 930001E3          sts        CMCR+0x20*(CMCR<0x40), R16   ;
                                                         SRAM address
    698.2  00000350                   ENDM
    699    00000350                  IOST    CMCR, R19 
    699.1  00000350 933001E3          sts        CMCR+0x20*(CMCR<0x40), R19   ;
                                                         SRAM address
    699.2  00000354                   ENDM
    700    00000354              
    701    00000354                  ;CALL TEST3_DISABLE_CLKT
    702    00000354 E800             LDI     R16, 0x80
    703    00000356 E010             LDI     R17, 0x00
    704    00000358                  IOST    CLPR, R16       ; set system clock
                                  prescaler
    704.1  00000358 930001E5          sts        CLPR+0x20*(CLPR<0x40), R16   ;
  SRAM address
    704.2  0000035C                   ENDM
    705    0000035C                  IOST    CLPR, R17       ; set system clock
                                  prescaler
    705.1  0000035C 931001E5          sts        CLPR+0x20*(CLPR<0x40), R17   ;
  SRAM address
    705.2  00000360                   ENDM
    706    00000360              
    707    00000360 E36E             LDI     R22, 0x3E       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    708    00000362 E070             LDI     R23, 0x00       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    709    00000364 E280             LDI     R24, 0x20       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    710    00000366 E0D6             LDI     R29, 0x06       ; Compare value
                                                              for TxCNTL (Timer
                                                              3 and 4)
    711    00000368 E8E0             LDI     R30, 0x80       ; Compare value
                                                              for TxCNTH (Timer
                                                              3 and 4)
    712    0000036A E0F1             LDI     R31, 0x01       ; Compare value
                                                              for TxCNT (Timer
                                                              1, 2 and
                                                              5)
    713    0000036C ........         CALL    TEST_TIMER_PRESCALER_CHECK
    714    00000370              
    715    00000370 E36A             LDI     R22, 0x3A       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    716    00000372                  ;LDI    R23, 0x00       ; Initial value
                                  for wait loop in TEST3_WAIT
    717    00000372 E180             LDI     R24, 0x10       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    718    00000374 E0D0             LDI     R29, 0x00       ; Compare value
                                                              for TxCNTL (Timer
                                                              3 and 4)
    719    00000376 E0E1             LDI     R30, 0x01       ; Compare value
                                                              for TxCNTH (Timer
                                                              3 and 4)
    720    00000378                  ;LDI    R31, 0x01       ; Compare value
                                  for TxCNT (Timer 1, 2 and 5)
    721    00000378 ........         CALL    TEST_TIMER_PRESCALER_CHECK
    722    0000037C              
    723    0000037C E366             LDI     R22, 0x36       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    724    0000037E                  ;LDI    R23, 0x00       ; Initial value
                                  for wait loop in TEST3_WAIT
    725    0000037E E088             LDI     R24, 0x08       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    726    00000380                  ;LDI    R29, 0x00       ; Compare value
                                  for TxCNTL (Timer 3 and 4)
    727    00000380                  ;LDI    R30, 0x01       ; Compare value
                                  for TxCNTH (Timer 3 and 4)
    728    00000380                  ;LDI    R31, 0x01       ; Compare value
                                  for TxCNT (Timer 1, 2 and 5)
    729    00000380 ........         CALL    TEST_TIMER_PRESCALER_CHECK
    730    00000384              
    731    00000384 E362             LDI     R22, 0x32       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    732    00000386                  ;LDI    R23, 0x00       ; Initial value
                                  for wait loop in TEST3_WAIT
    733    00000386 E084             LDI     R24, 0x04       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    734    00000388                  ;LDI    R29, 0x00       ; Compare value
                                  for TxCNTL (Timer 3 and 4)
    735    00000388                  ;LDI    R30, 0x01       ; Compare value
                                  for TxCNTH (Timer 3 and 4)
    736    00000388                  ;LDI    R31, 0x01       ; Compare value
                                  for TxCNT (Timer 1, 2 and 5)
    737    00000388 ........         CALL    TEST_TIMER_PRESCALER_CHECK
    738    0000038C              
    739    0000038C E26E             LDI     R22, 0x2E       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    740    0000038E                  ;LDI    R23, 0x00       ; Initial value
                                  for wait loop in TEST3_WAIT
    741    0000038E E082             LDI     R24, 0x02       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    742    00000390                  ;LDI    R29, 0x00       ; Compare value
                                  for TxCNTL (Timer 3 and 4)
    743    00000390                  ;LDI    R30, 0x01       ; Compare value
                                  for TxCNTH (Timer 3 and 4)
    744    00000390                  ;LDI    R31, 0x01       ; Compare value
                                  for TxCNT (Timer 1, 2 and 5)
    745    00000390 ........         CALL    TEST_TIMER_PRESCALER_CHECK
    746    00000394              
    747    00000394 E26A             LDI     R22, 0x2A       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    748    00000396                  ;LDI    R23, 0x00       ; Initial value
                                  for wait loop in TEST3_WAIT
    749    00000396 E081             LDI     R24, 0x01       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    750    00000398 E0D1             LDI     R29, 0x01       ; Compare value
                                                              for TxCNTL (Timer
                                                              3 and 4)
    751    0000039A                  ;LDI    R30, 0x01       ; Compare value
                                  for TxCNTH (Timer 3 and 4)
    752    0000039A                  ;LDI    R31, 0x01       ; Compare value
                                  for TxCNT (Timer 1, 2 and 5)
    753    0000039A ........         CALL    TEST_TIMER_PRESCALER_CHECK
    754    0000039E              
    755    0000039E E266             LDI     R22, 0x26       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    756    000003A0 E870             LDI     R23, 0x80       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    757    000003A2                  ;LDI    R24, 0x01       ; Initial value
                                  for wait loop in TEST3_WAIT
    758    000003A2 E0D3             LDI     R29, 0x03       ; Compare value
                                                              for TxCNTL (Timer
                                                              3 and 4)
    759    000003A4                  ;LDI    R30, 0x01       ; Compare value
                                  for TxCNTH (Timer 3 and 4)
    760    000003A4                  ;LDI    R31, 0x01       ; Compare value
                                  for TxCNT (Timer 1, 2 and 5)
    761    000003A4 ........         CALL    TEST_TIMER_PRESCALER_CHECK
    762    000003A8              
    763    000003A8 E262             LDI     R22, 0x22       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    764    000003AA E470             LDI     R23, 0x40       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    765    000003AC                  ;LDI    R24, 0x01       ; Initial value
                                  for wait loop in TEST3_WAIT
    766    000003AC E0D6             LDI     R29, 0x06       ; Compare value
                                                              for TxCNTL (Timer
                                                              3 and 4)
    767    000003AE E0E1             LDI     R30, 0x01       ; Compare value
                                                              for TxCNTH (Timer
                                                              3 and 4)
    768    000003B0 E0F1             LDI     R31, 0x01       ; Compare value
                                                              for TxCNT (Timer
                                                              1, 2 and
                                                              5)
    769    000003B2 ........         CALL    TEST_TIMER_PRESCALER_CHECK
    770    000003B6                
    771    000003B6 E16E             LDI     R22, 0x1E       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    772    000003B8 E270             LDI     R23, 0x20       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    773    000003BA                  ;LDI    R24, 0x01       ; Initial value
                                  for wait loop in TEST3_WAIT
    774    000003BA E8D6             LDI     R29, 0x86       ; Compare value
                                                              for TxCNTL (Timer
                                                              3 and 4)
    775    000003BC E0E0             LDI     R30, 0x00       ; Compare value
                                                              for TxCNTH (Timer
                                                              3 and 4)
    776    000003BE                  ;LDI    R31, 0x01       ; Compare value
                                  for TxCNT (Timer 1, 2 and 5)
    777    000003BE ........         CALL    TEST_TIMER_PRESCALER_CHECK
    778    000003C2                
    779    000003C2 E16A             LDI     R22, 0x1A       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    780    000003C4 E170             LDI     R23, 0x10       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    781    000003C6                  ;LDI    R24, 0x01       ; Initial value
                                  for wait loop in TEST3_WAIT
    782    000003C6 E0D1             LDI     R29, 0x01       ; Compare value
                                                              for TxCNTL (Timer
                                                              3 and 4)
    783    000003C8 E0E0             LDI     R30, 0x00       ; Compare value
                                                              for TxCNTH (Timer
                                                              3 and 4)
    784    000003CA                  ;LDI    R31, 0x01       ; Compare value
                                  for TxCNT (Timer 1, 2 and 5)
    785    000003CA ........         CALL    TEST_TIMER_PRESCALER_CHECK
    786    000003CE                    
    787    000003CE E166             LDI     R22, 0x16       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    788    000003D0 E078             LDI     R23, 0x08       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    789    000003D2                  ;LDI    R24, 0x01       ; Initial value
                                  for wait loop in TEST3_WAIT
    790    000003D2                  ;LDI    R29, 0x01       ; Compare value
                                  for TxCNTL (Timer 3 and 4)
    791    000003D2                  ;LDI    R30, 0x00       ; Compare value
                                  for TxCNTH (Timer 3 and 4)
    792    000003D2                  ;LDI    R31, 0x01       ; Compare value
                                  for TxCNT (Timer 1, 2 and 5)
    793    000003D2 ........         CALL    TEST_TIMER_PRESCALER_CHECK
    794    000003D6                
    795    000003D6 E162             LDI     R22, 0x12       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    796    000003D8 E074             LDI     R23, 0x04       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    797    000003DA                  ;LDI    R24, 0x01       ; Initial value
                                  for wait loop in TEST3_WAIT
    798    000003DA                  ;LDI    R29, 0x01       ; Compare value
                                  for TxCNTL (Timer 3 and 4)
    799    000003DA                  ;LDI    R30, 0x00       ; Compare value
                                  for TxCNTH (Timer 3 and 4)
    800    000003DA                  ;LDI    R31, 0x01       ; Compare value
                                  for TxCNT (Timer 1, 2 and 5)
    801    000003DA ........         CALL    TEST_TIMER_PRESCALER_CHECK
    802    000003DE                
    803    000003DE E06E             LDI     R22, 0x0E       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    804    000003E0 E074             LDI     R23, 0x04       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    805    000003E2 E081             LDI     R24, 0x01       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    806    000003E4 E0D2             LDI     R29, 0x02       ; Compare value
                                                              for TxCNTL (Timer
                                                              3 and 4)
    807    000003E6                  ;LDI    R30, 0x00       ; Compare value
                                  for TxCNTH (Timer 3 and 4)
    808    000003E6 E0F2             LDI     R31, 0x02       ; Compare value
                                                              for TxCNT (Timer
                                                              1, 2 and
                                                              5)
    809    000003E8 ........         CALL    TEST_TIMER_PRESCALER_CHECK
    810    000003EC                  
    811    000003EC E06A             LDI     R22, 0x0A       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    812    000003EE E074             LDI     R23, 0x04       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    813    000003F0                  ;LDI    R24, 0x01       ; Initial value
                                  for wait loop in TEST3_WAIT
    814    000003F0 E0D5             LDI     R29, 0x05       ; Compare value
                                                              for TxCNTL (Timer
                                                              3 and 4)
    815    000003F2                  ;LDI    R30, 0x00       ; Compare value
                                  for TxCNTH (Timer 3 and 4)
    816    000003F2 E0F5             LDI     R31, 0x05       ; Compare value
                                                              for TxCNT (Timer
                                                              1, 2 and
                                                              5)
    817    000003F4 ........         CALL    TEST_TIMER_PRESCALER_CHECK
    818    000003F8                
    819    000003F8 E066             LDI     R22, 0x06       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    820    000003FA E074             LDI     R23, 0x04       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    821    000003FC                  ;LDI    R24, 0x01       ; Initial value
                                  for wait loop in TEST3_WAIT
    822    000003FC E0DB             LDI     R29, 0x0B       ; Compare value
                                                              for TxCNTL (Timer
                                                              3 and 4)
    823    000003FE                  ;LDI    R30, 0x00       ; Compare value
                                  for TxCNTH (Timer 3 and 4)
    824    000003FE E0FB             LDI     R31, 0x0B       ; Compare value
                                                              for TxCNT (Timer
                                                              1, 2 and
                                                              5)
    825    00000400 ........         CALL    TEST_TIMER_PRESCALER_CHECK
    826    00000404                
    827    00000404 E062             LDI     R22, 0x02       ; Value for TxMR
                                                              Register (Timer
                                                              1,2 and
                                                              5)
    828    00000406 E074             LDI     R23, 0x04       ; Initial value
                                                              for wait loop in
                                                              TEST3_WAIT
    829    00000408                  ;LDI    R24, 0x01       ; Initial value
                                  for wait loop in TEST3_WAIT
    830    00000408 E1D6             LDI     R29, 0x16       ; Compare value
                                                              for TxCNTL (Timer
                                                              3 and 4)
    831    0000040A                  ;LDI    R30, 0x00       ; Compare value
                                  for TxCNTH (Timer 3 and 4)
    832    0000040A E1F6             LDI     R31, 0x16       ; Compare value
                                                              for TxCNT (Timer
                                                              1, 2 and
                                                              5)
    833    0000040C ........         CALL    TEST_TIMER_PRESCALER_CHECK
    834    00000410 9508             RET    
    835    00000412                  
    836    00000412              ;***** TEST_SIG13 - **************************
                                 ***********************
    837    00000412              ; Tests Clock sources for Timers
    838    00000412              ;*********************************************
                                 ***********************
    839    00000412              TEST_SIG13:
    840    00000412                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 ;;;;;;;;;;;;;;;;;;
    841    00000412                  ;;  TEST13.1 Timer MUX (XTO Clock
                                  Source)
    842    00000412                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 ;;;;;;;;;;;;;;;;;;   
    843    00000412 E800             LDI     R16, 0x80       ; set system clock
                                                              source 
    844    00000414 E03C             LDI     R19, 0x0C       ; to XTO/4
    845    00000416                  IOST    CMCR, R16 
    845.1  00000416 930001E3          sts        CMCR+0x20*(CMCR<0x40), R16   ;
                                                         SRAM address
    845.2  0000041A                   ENDM
    846    0000041A                  IOST    CMCR, R19     
    846.1  0000041A 933001E3          sts        CMCR+0x20*(CMCR<0x40), R19   ;
                                                             SRAM address
    846.2  0000041E                   ENDM
    847    0000041E ........         CALL    TEST_DISABLE_TIMERS  
    848    00000422 ........         CALL    TEST_RESET_TIMERS
    849    00000426              
    850    00000426 E003             LDI     R16, 0x03
    851    00000428                  IOST    T2MR, R16       ; set prescaler
                                  value
    851.1  00000428 93000075          sts        T2MR+0x20*(T2MR<0x40), R16   ;
  SRAM address
    851.2  0000042C                   ENDM
    852    0000042C E002             LDI     R16, 0x02
    853    0000042E                  IOST    T3MRA, R16      ; set prescaler
                                  value
    853.1  0000042E 9300007D          sts        T3MRA+0x20*(T3MRA<0x40), R16  
  ; SRAM address
    853.2  00000432                   ENDM
    854    00000432              
    855    00000432 ........         CALL    TEST_ENABLE_TIMERS
    856    00000436              
    857    00000436 E077             LDI     R23, 0x07
    858    00000438                  SIG13_TEST1_WAIT_LOOP1:     ; WAIT
                                  LOOP
    859    00000438 0000             NOP
    860    0000043A 957A             DEC     R23
    861    0000043C F7E9             BRNE    SIG13_TEST1_WAIT_LOOP1 ;32 CPU
                                                                     Cycles
                                                                     loop
    862    0000043E 0000             NOP
    863    00000440 0000             NOP
    864    00000442                  
    865    00000442 ........         CALL    TEST_DISABLE_TIMERS
    866    00000446              
    867    00000446 9A8D             SBI     T1CR, 5      ; reset timers
    868    00000448 9AA5             SBI     T4CR, 5      ; reset timers
    869    0000044A                  
    870    0000044A E800             LDI     R16, 0x80     ; set system clock
                                                            source 
    871    0000044C E030             LDI     R19, 0x00     ; to MRC
    872    0000044E                  IOST    CMCR, R16 
    872.1  0000044E 930001E3          sts        CMCR+0x20*(CMCR<0x40), R16   ;
                                                         SRAM address
    872.2  00000452                   ENDM
    873    00000452                  IOST    CMCR, R19
    873.1  00000452 933001E3          sts        CMCR+0x20*(CMCR<0x40), R19   ;
                                                        SRAM address
    873.2  00000456                   ENDM
    874    00000456              
    875    00000456 E090             LDI     R25, 0x00     ; Check Counter
                                                            Values
    876    00000458 E2AE             LDI     R26, 0x2E
    877    0000045A E2BE             LDI     R27, 0x2E
    878    0000045C E0C0             LDI     R28, 0x00
    879    0000045E E0D0             LDI     R29, 0x00
    880    00000460 E0E0             LDI     R30, 0x00
    881    00000462 ........         CALL    TEST_CHECK_TIMER_VALUE
    882    00000466 ........         CALL    TEST_RESET_TIMERS
    883    0000046A              
    884    0000046A              
    885    0000046A                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 ;;;;;;;;;;;;;;;;;;
    886    0000046A                  ;;  TEST13.2 Timer MUX (FRC Clock
                                  Source)
    887    0000046A                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 ;;;;;;;;;;;;;;;;;;    
    888    0000046A E800             LDI     R16, 0x80     ; set system clock
                                                            source 
    889    0000046C E039             LDI     R19, 0x09     ; to FRC
    890    0000046E                  IOST    CMCR, R16 
    890.1  0000046E 930001E3          sts        CMCR+0x20*(CMCR<0x40), R16   ;
                                                         SRAM address
    890.2  00000472                   ENDM
    891    00000472                  IOST    CMCR, R19
    891.1  00000472 933001E3          sts        CMCR+0x20*(CMCR<0x40), R19   ;
                                                        SRAM address
    891.2  00000476                   ENDM
    892    00000476              
    893    00000476 E001             LDI     R16, 0x01
    894    00000478                  IOST    T1MR, R16       ; set prescaler
                                  value
    894.1  00000478 93000071          sts        T1MR+0x20*(T1MR<0x40), R16   ;
  SRAM address
    894.2  0000047C                   ENDM
    895    0000047C E000             LDI     R16, 0x00
    896    0000047E                  IOST    T3MRA, R16      ; set prescaler
                                  value
    896.1  0000047E 9300007D          sts        T3MRA+0x20*(T3MRA<0x40), R16  
  ; SRAM address
    896.2  00000482                   ENDM
    897    00000482 E003             LDI     R16, 0x03
    898    00000484                  IOST    T4MRA, R16      ; set prescaler
                                  value
    898.1  00000484 93000086          sts        T4MRA+0x20*(T4MRA<0x40), R16  
  ; SRAM address
    898.2  00000488                   ENDM
    899    00000488              
    900    00000488 ........         CALL    TEST_ENABLE_TIMERS
    901    0000048C              
    902    0000048C E077             LDI     R23, 0x07
    903    0000048E                  SIG13_TEST2_WAIT_LOOP1:     ; WAIT
                                  LOOP
    904    0000048E 0000             NOP
    905    00000490 957A             DEC     R23
    906    00000492 F7E9             BRNE    SIG13_TEST2_WAIT_LOOP1 ;32 CPU
                                                                     Cycles
                                                                     loop
    907    00000494 0000             NOP
    908    00000496 0000             NOP   
    909    00000498                  
    910    00000498 ........         CALL    TEST_DISABLE_TIMERS
    911    0000049C                  
    912    0000049C E800             LDI     R16, 0x80     ; set system clock
                                                            source 
    913    0000049E E030             LDI     R19, 0x00     ; to MRC
    914    000004A0                  IOST    CMCR, R16 
    914.1  000004A0 930001E3          sts        CMCR+0x20*(CMCR<0x40), R16   ;
                                                         SRAM address
    914.2  000004A4                   ENDM
    915    000004A4                  IOST    CMCR, R19
    915.1  000004A4 933001E3          sts        CMCR+0x20*(CMCR<0x40), R19   ;
                                                        SRAM address
    915.2  000004A8                   ENDM
    916    000004A8                  
    917    000004A8 9A95             SBI     T2CR, T2RES      ; reset
                                                               timers
    918    000004AA              
    919    000004AA E29E             LDI     R25, 0x2E
    920    000004AC E0A0             LDI     R26, 0x00
    921    000004AE E2BE             LDI     R27, 0x2E
    922    000004B0                  ;LDI    R28, 0x00
    923    000004B0 E2DE             LDI     R29, 0x2E
    924    000004B2                  ;LDI    R30, 0x00
    925    000004B2 ........         CALL    TEST_CHECK_TIMER_VALUE
    926    000004B6 ........         CALL    TEST_RESET_TIMERS
    927    000004BA              
    928    000004BA                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 ;;;;;;;;;;;;;;;;;;
    929    000004BA                  ;;  TEST13.3 Timer MUX (MRC Clock
                                  Source)
    930    000004BA                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 ;;;;;;;;;;;;;;;;;;    
    931    000004BA              
    932    000004BA E003             LDI     R16, 0x03
    933    000004BC                  IOST    T1MR, R16        ; set prescaler
                                  value
    933.1  000004BC 93000071          sts        T1MR+0x20*(T1MR<0x40), R16   ;
  SRAM address
    933.2  000004C0                   ENDM
    934    000004C0 E001             LDI     R16, 0x01
    935    000004C2                  IOST    T2MR, R16        ; set prescaler
                                  value
    935.1  000004C2 93000075          sts        T2MR+0x20*(T2MR<0x40), R16   ;
  SRAM address
    935.2  000004C6                   ENDM
    936    000004C6                  ;IOST   T3MRA, R16       ; set prescaler
                                  value
    937    000004C6 E002             LDI     R16, 0x02
    938    000004C8                  IOST    T4MRA, R16       ; set prescaler
                                  value
    938.1  000004C8 93000086          sts        T4MRA+0x20*(T4MRA<0x40), R16  
  ; SRAM address
    938.2  000004CC                   ENDM
    939    000004CC              
    940    000004CC ........         CALL    TEST_ENABLE_TIMERS
    941    000004D0              
    942    000004D0 E077             LDI     R23, 0x07
    943    000004D2                  SIG13_TEST3_WAIT_LOOP1:     ; WAIT
                                  LOOP
    944    000004D2 0000             NOP
    945    000004D4 957A             DEC     R23
    946    000004D6 F7E9             BRNE    SIG13_TEST3_WAIT_LOOP1 ;32 CPU
                                                                     Cycles
                                                                     loop
    947    000004D8 0000             NOP
    948    000004DA 0000             NOP
    949    000004DC                
    950    000004DC ........         CALL    TEST_DISABLE_TIMERS
    951    000004E0              
    952    000004E0 9A9D             SBI     T3CR, T3RES       ; reset timers
                                                                because no src
                                                                clock source
                                                                available
    953    000004E2              
    954    000004E2                  ;LDI    R25, 0x2E
    955    000004E2 E2AE             LDI     R26, 0x2E
    956    000004E4 E0B0             LDI     R27, 0x00
    957    000004E6                  ;LDI    R28, 0x00
    958    000004E6 E2DE             LDI     R29, 0x2E
    959    000004E8                  ;LDI    R30, 0x00
    960    000004E8 ........         CALL    TEST_CHECK_TIMER_VALUE
    961    000004EC ........         CALL    TEST_RESET_TIMERS
    962    000004F0              
    963    000004F0                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 ;;;;;;;;;;;;;;;;;;
    964    000004F0                  ;;  TEST13.4 Timer MUX (SRC Clock
                                  Source)
    965    000004F0                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 ;;;;;;;;;;;;;;;;;;    
    966    000004F0 E800             LDI     R16, 0x80       ; set system clock
                                                              source 
    967    000004F2 E038             LDI     R19, 0x08       ; to SRC
    968    000004F4                  IOST    CMCR, R16 
    968.1  000004F4 930001E3          sts        CMCR+0x20*(CMCR<0x40), R16   ;
                                                         SRAM address
    968.2  000004F8                   ENDM
    969    000004F8                  IOST    CMCR, R19
    969.1  000004F8 933001E3          sts        CMCR+0x20*(CMCR<0x40), R19   ;
                                                        SRAM address
    969.2  000004FC                   ENDM
    970    000004FC              
    971    000004FC              
    972    000004FC E000             LDI     R16, 0x00
    973    000004FE                  IOST    T1MR, R16        ; set prescaler
                                  value
    973.1  000004FE 93000071          sts        T1MR+0x20*(T1MR<0x40), R16   ;
  SRAM address
    973.2  00000502                   ENDM
    974    00000502                  IOST    T2MR, R16        ; set prescaler
                                  value
    974.1  00000502 93000075          sts        T2MR+0x20*(T2MR<0x40), R16   ;
  SRAM address
    974.2  00000506                   ENDM
    975    00000506                  ;IOST   T3MRA, R16       ; set prescaler
                                  value
    976    00000506                  IOST    T4MRA, R16       ; set prescaler
                                  value
    976.1  00000506 93000086          sts        T4MRA+0x20*(T4MRA<0x40), R16  
  ; SRAM address
    976.2  0000050A                   ENDM
    977    0000050A              
    978    0000050A ........         CALL    TEST_ENABLE_TIMERS
    979    0000050E              
    980    0000050E E077             LDI     R23, 0x07
    981    00000510                  SIG13_TEST4_WAIT_LOOP1:     ; WAIT
                                  LOOP
    982    00000510 0000             NOP
    983    00000512 957A             DEC     R23
    984    00000514 F7E9             BRNE    SIG13_TEST4_WAIT_LOOP1 ;32 CPU
                                                                     Cycles
                                                                     loop
    985    00000516 0000             NOP
    986    00000518 0000             NOP
    987    0000051A                
    988    0000051A ........         CALL    TEST_DISABLE_TIMERS
    989    0000051E              
    990    0000051E E800             LDI     R16, 0x80     ; set system clock
                                                            source 
    991    00000520 E030             LDI     R19, 0x00     ; to MRC
    992    00000522                  IOST    CMCR, R16 
    992.1  00000522 930001E3          sts        CMCR+0x20*(CMCR<0x40), R16   ;
                                                         SRAM address
    992.2  00000526                   ENDM
    993    00000526                  IOST    CMCR, R19
    993.1  00000526 933001E3          sts        CMCR+0x20*(CMCR<0x40), R19   ;
                                                        SRAM address
    993.2  0000052A                   ENDM
    994    0000052A              
    995    0000052A 9A9D             SBI     T3CR, T3RES   ; reset timers
                                                            because no src
                                                            clock source
                                                            available
    996    0000052C              
    997    0000052C                  ;LDI     R25, 0x2E
    998    0000052C                  ;LDI     R26, 0x2E
    999    0000052C                  ;LDI     R27, 0x00
   1000    0000052C                  ;LDI     R28, 0x00
   1001    0000052C                  ;LDI     R29, 0x2E
   1002    0000052C                  ;LDI     R30, 0x00
   1003    0000052C ........         CALL    TEST_CHECK_TIMER_VALUE
   1004    00000530 ........         CALL    TEST_RESET_TIMERS
   1005    00000534              
   1006    00000534                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 ;;;;;;;;;;;;;;;;;;
   1007    00000534                  ;;  TEST13.5 Timer MUX (CLKTEI)
   1008    00000534                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 ;;;;;;;;;;;;;;;;;;    
   1009    00000534              
   1010    00000534 9A50             SBI     DDRD, 0
   1011    00000536 9858             CBI     PORTD, 0
   1012    00000538                  
   1013    00000538 E003             LDI     R16, (1<<T3CS1) | (1<<T3CS0)
   1014    0000053A                  IOST    T3MRA, R16          ; set
                                  prescaler value
   1014.1  0000053A 9300007D          sts        T3MRA+0x20*(T3MRA<0x40), R16  
  ; SRAM address
   1014.2  0000053E                   ENDM
   1015    0000053E 9A9F             SBI     T3CR, T3ENA         ; enable
                                                                  timer
   1016    00000540                 
   1017    00000540 E170             LDI     R23, 0x10
   1018    00000542                  SIG13_TEST5_WAIT_LOOP1:     ; WAIT
                                  LOOP
   1019    00000542 9A58             SBI     PORTD, 0
   1020    00000544 9858             CBI     PORTD, 0
   1021    00000546 957A             DEC     R23
   1022    00000548 F7E1             BRNE    SIG13_TEST5_WAIT_LOOP1 ;32 CPU
                                                                     Cycles
                                                                     loop
   1023    0000054A              
   1024    0000054A 989F             CBI     T3CR, T3ENA         ; disable
                                                                  timers
   1025    0000054C                
   1026    0000054C                  IOLD    R19, T3CNTL         ; compare
                                  Timer 3 Count Low Register 
   1026.1  0000054C 91300077          lds        R19, T3CNTL+0x20*(T3CNTL<0x40)
    ; SRAM address
   1026.2  00000550                   ENDM    
   1027    00000550 E09E             LDI     R25, 0x0E
   1028    00000552 1393             CPSE    R25, R19            ; with
                                                                  expected
                                                                  value
   1029    00000554 C146             RJMP    TEST_SIG1X_ERROR
   1030    00000556              
   1031    00000556 9A9D             SBI     T3CR, T3RES         ; reset
                                                                  timers
   1032    00000558 9508             RET     
   1033    0000055A                  
   1034    0000055A              
   1035    0000055A              ;***** TEST_SIG14 - **************************
                                 ***********************
   1036    0000055A              ; Tests CLKOUT Prescaler
   1037    0000055A              ;*********************************************
                                 ***********************
   1038    0000055A              TEST_SIG14:
   1039    0000055A 94F8             CLI                       ; disable global
                                                                interrupt
   1040    0000055C               
   1041    0000055C E002             LDI     R16, (1<<PCIE1)   ; enable Pin
                                                                Change
                                                                Interrupt
                                                                1
   1042    0000055E                  IOST    PCICR, R16        ; 
   1042.1  0000055E 93000046          sts        PCICR+0x20*(PCICR<0x40), R16  
                                                                   ; SRAM
                                                                   address
   1042.2  00000562                   ENDM
   1043    00000562 E008             LDI     R16, (1<<PCINT11) ;
   1044    00000564                  IOST    PCMSK1, R16       ;
   1044.1  00000564 9300006D          sts        PCMSK1+0x20*(PCMSK1<0x40), R16
                                                                    ; SRAM
                                                                  address
   1044.2  00000568                   ENDM
   1045    00000568              
   1046    00000568               
   1047    00000568 E012             LDI     R17, (1<<CLKOS1)
   1048    0000056A                  IOST    CLKOCR, R17     ; disable clkout
                                  according to R17
   1048.1  0000056A 93100116          sts        CLKOCR+0x20*(CLKOCR<0x40), R17
    ; SRAM address
   1048.2  0000056E                   ENDM
   1049    0000056E              
   1050    0000056E                  IOLD    R22, PCIFR      ; clear pin change
                                  interrupt flags
   1050.1  0000056E 91600161          lds        R22, PCIFR+0x20*(PCIFR<0x40)  
  ; SRAM address
   1050.2  00000572                   ENDM    
   1051    00000572                  IOST    PCIFR, R22      ;
   1051.1  00000572 93600161          sts        PCIFR+0x20*(PCIFR<0x40), R22  
                                                                ; SRAM
                                                                address
   1051.2  00000576                   ENDM
   1052    00000576 9478             SEI    
   1053    00000578              
   1054    00000578 EF1F             LDI     R17, 0xFF            ; CLKOUT
                                                                   Divider
                                                                   Setting
   1055    0000057A E74B             LDI     R20, 0x7B            ; Expected
                                                                   Value after
                                                                   Reset
   1056    0000057C ........         CALL TEST_CLKOUT_PRESCALER
   1057    00000580              
   1058    00000580 EA1A             LDI     R17, 0xAA            ; CLKOUT
                                                                   Divider
                                                                   Setting
   1059    00000582 E540             LDI     R20, 0x50            ; Expected
                                                                   Value after
                                                                   Reset
   1060    00000584 ........         CALL TEST_CLKOUT_PRESCALER
   1061    00000588              
   1062    00000588 E515             LDI     R17, 0x55            ; CLKOUT
                                                                   Divider
                                                                   Setting
   1063    0000058A E246             LDI     R20, 0x26            ; Expected
                                                                   Value after
                                                                   Reset
   1064    0000058C ........         CALL TEST_CLKOUT_PRESCALER
   1065    00000590 9508             RET
   1066    00000592              
   1067    00000592              ;***** TEST_SIG15 - **************************
                                 ***********************
   1068    00000592              ; Power Reduction Test
   1069    00000592              ;*********************************************
                                 ***********************
   1070    00000592              TEST_SIG15:
   1071    00000592 94F8             CLI
   1072    00000594              
   1073    00000594 E000             LDI     R16, 0x00        ; Compare Value
                                                               for IP
                                                               Registers
   1074    00000596 E020             LDI     R18, 0x00        ; Compare Value
                                                               for IP
                                                               Registers
   1075    00000598 E040             LDI     R20, 0x00        ; Compare Value
                                                               for IP
                                                               Registers
   1076    0000059A ........         CALL    TEST_PR_WRITE_IP_REGS
   1077    0000059E ........         CALL    TEST_PR_CHECK_IP_REGS
   1078    000005A2                  
   1079    000005A2 E001             LDI     R16, 0x01        ; Value which is
                                                               stored in IP
                                                               registers 
                                                               
   1080    000005A4 E024             LDI     R18, 0x04        ; Value which is
                                                               stored in IP
                                                               registers 
                                                               
   1081    000005A6 E040             LDI     R20, 0x00        ; Value which is
                                                               stored in IP
                                                               registers 
                                                               
   1082    000005A8 ........         CALL    TEST_PR_WRITE_IP_REGS
   1083    000005AC ........         CALL    TEST_PR_CHECK_IP_REGS
   1084    000005B0              
   1085    000005B0 E000             LDI     R16, 0x00        ; Compare Value
                                                               for IP
                                                               Registers
   1086    000005B2 E020             LDI     R18, 0x00        ; Compare Value
                                                               for IP
                                                               Registers
   1087    000005B4 E040             LDI     R20, 0x00        ; Compare Value
                                                               for IP
                                                               Registers
   1088    000005B6 ........         CALL    TEST_PR_WRITE_IP_REGS
   1089    000005BA ........         CALL    TEST_PR_CHECK_IP_REGS
   1090    000005BE               
   1091    000005BE EF0F             SER     R16
   1092    000005C0                  IOST    PRR0, R16
   1092.1  000005C0 9300003A          sts        PRR0+0x20*(PRR0<0x40), R16   ;
                                                        SRAM address
   1092.2  000005C4                   ENDM
   1093    000005C4                  IOST    PRR1, R16
   1093.1  000005C4 93000021          sts        PRR1+0x20*(PRR1<0x40), R16   ;
                                                        SRAM address
   1093.2  000005C8                   ENDM
   1094    000005C8 EB0C             LDI     R16, 0xBC
   1095    000005CA                  IOST    PRR2, R16
   1095.1  000005CA 93000022          sts        PRR2+0x20*(PRR2<0x40), R16   ;
                                                        SRAM address
   1095.2  000005CE                   ENDM
   1096    000005CE               
   1097    000005CE E001             LDI     R16, 0x01        ; Value which is
                                                               stored in IP
                                                               registers 
                                                               
   1098    000005D0 E024             LDI     R18, 0x04        ; Value which is
                                                               stored in IP
                                                               registers 
                                                               
   1099    000005D2 ........         CALL    TEST_PR_WRITE_IP_REGS
   1100    000005D6 E000             LDI     R16, 0x00        ; Compare Value
                                                               for IP
                                                               Registers
   1101    000005D8 E020             LDI     R18, 0x00        ; Compare Value
                                                               for IP
                                                               Registers
   1102    000005DA E743             LDI     R20, 0x73        ; Compare Value
                                                               for IP
                                                               Registers
   1103    000005DC ........         CALL    TEST_PR_CHECK_IP_REGS
   1104    000005E0                  
   1105    000005E0 9508             RET
   1106    000005E2              
   1107    000005E2              TEST_PR_WRITE_IP_REGS:
   1108    000005E2                  ; PRR0 Test
   1109    000005E2                  IOST    SPCR  , R16      ; Write Access to
                                  SPI Control Register
   1109.1  000005E2 9300004C          sts        SPCR+0x20*(SPCR<0x40), R16   ;
  SRAM address
   1109.2  000005E6                   ENDM
   1110    000005E6                  IOST    FSCR  , R16      ; Write Access to
                                  TxDSP_Ctrl Control Register
   1110.1  000005E6 9300002F          sts        FSCR+0x20*(FSCR<0x40), R16   ;
  SRAM address
   1110.2  000005EA                   ENDM
   1111    000005EA                  IOST    CRCCR  , R18     ; Write Access to
                                  TxDSP_Ctrl Control Register
   1111.1  000005EA 93200145          sts        CRCCR+0x20*(CRCCR<0x40), R18  
  ; SRAM address
   1111.2  000005EE                   ENDM
   1112    000005EE                  IOST    VMCR , R16       ; Write Access to
                                  Voltage Monitor Control
   1112.1  000005EE 930001E6          sts        VMCR+0x20*(VMCR<0x40), R16   ;
  SRAM address
   1112.2  000005F2                   ENDM
   1113    000005F2                  IOST    CLKOCR, R16      ; Write Access to
                                  CLOCKOUT Control Register
   1113.1  000005F2 93000116          sts        CLKOCR+0x20*(CLKOCR<0x40), R16
    ; SRAM address
   1113.2  000005F6                   ENDM
   1114    000005F6                  IOST    AESCR, R16       ; Write Access to
                                  AES Key Register   
   1114.1  000005F6 9300003D          sts        AESCR+0x20*(AESCR<0x40), R16  
  ; SRAM address
   1114.2  000005FA                   ENDM
                                     IOST    I2BR, R16        ; Write Access
                       to I2C Bit Rate Register   
                                 ----^
                                 "C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\
                      Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\fir
                      mware\signatureTest\src\s
                                 ignatureTest_asm.s90",1115  Error[50]:
                       Undefined symbol:'I2BR'
   1114.3  000005FA 9300....          sts        I2BR+0x20*(I2BR<0x40), R16   ;
  SRAM address
   1114.4  000005FE                   ENDM
   1116    000005FE              
   1117    000005FE                  ; PRR1 Test
   1118    000005FE                  IOST    T1MR , R16       ; Write Access to
                                  Timer 1 Compare Register
   1118.1  000005FE 93000071          sts        T1MR+0x20*(T1MR<0x40), R16   ;
  SRAM address
   1118.2  00000602                   ENDM
   1119    00000602                  IOST    T2MR , R16       ; Write Access to
                                  Timer 2 Compare Register
   1119.1  00000602 93000075          sts        T2MR+0x20*(T2MR<0x40), R16   ;
  SRAM address
   1119.2  00000606                   ENDM
   1120    00000606                  IOST    T3MRA, R16       ; Write Access to
                                  Timer 3 Compare Low Register
   1120.1  00000606 9300007D          sts        T3MRA+0x20*(T3MRA<0x40), R16  
  ; SRAM address
   1120.2  0000060A                   ENDM
   1121    0000060A                  IOST    T4MRA, R16       ; Write Access to
                                  Timer 4 Compare Low Register
   1121.1  0000060A 93000086          sts        T4MRA+0x20*(T4MRA<0x40), R16  
  ; SRAM address
   1121.2  0000060E                   ENDM
   1122    0000060E                  IOST    T5CCR , R16      ; Write Access to
                                  Timer 5 Compare Register
   1122.1  0000060E 9300008C          sts        T5CCR+0x20*(T5CCR<0x40), R16  
  ; SRAM address
   1122.2  00000612                   ENDM
                                     IOST    LFRSMR , R16     ; Write Access
                       to LF RSSI Mode Register
                                 ----^
                                 "C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\
                      Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\fir
                      mware\signatureTest\src\s
                                 ignatureTest_asm.s90",1123  Error[50]:
                       Undefined symbol:'LFRSMR'
   1122.3  00000612 9300....          sts        LFRSMR+0x20*(LFRSMR<0x40), R16
    ; SRAM address
   1122.4  00000616                   ENDM
   1124    00000616                  
   1125    00000616                  ; PRR2 Test
   1126    00000616                  IOST    SFWP , R16       ; Write Access to
                                  RSSI Fifo Write Pointer Register
   1126.1  00000616 930000DD          sts        SFWP+0x20*(SFWP<0x40), R16   ;
  SRAM address
   1126.2  0000061A                   ENDM
   1127    0000061A                  IOST    DFWP , R16       ; Write Access to
                                  Data Fifo Write Pointer Register
   1127.1  0000061A 930000D6          sts        DFWP+0x20*(DFWP<0x40), R16   ;
  SRAM address
   1127.2  0000061E                   ENDM
   1128    0000061E                  IOST    SSMCR , R18      ; Write Access to
                                  SSM Control Register
   1128.1  0000061E 932000E2          sts        SSMCR+0x20*(SSMCR<0x40), R18  
  ; SRAM address
   1128.2  00000622                   ENDM
   1129    00000622                  
   1130    00000622 9508             RET
   1131    00000624              
   1132    00000624                  TEST_PR_CHECK_IP_REGS:
   1133    00000624                  ; PRR0 Test
   1134    00000624                  IOLD    R19, SPCR
   1134.1  00000624 9130004C          lds        R19, SPCR+0x20*(SPCR<0x40)   ;
                                                        SRAM address
   1134.2  00000628                   ENDM    
   1135    00000628 1330             CPSE    R19, R16
   1136    0000062A C0DB             RJMP    TEST_SIG1X_ERROR
   1137    0000062C                  IOLD    R19, FSCR
   1137.1  0000062C 9130002F          lds        R19, FSCR+0x20*(FSCR<0x40)   ;
                                                        SRAM address
   1137.2  00000630                   ENDM    
   1138    00000630 1330             CPSE    R19, R16
   1139    00000632 C0D7             RJMP    TEST_SIG1X_ERROR
   1140    00000634                  IOLD    R19, CRCCR
   1140.1  00000634 91300145          lds        R19, CRCCR+0x20*(CRCCR<0x40)  
                                                         ; SRAM address
   1140.2  00000638                   ENDM    
   1141    00000638 1332             CPSE    R19, R18
   1142    0000063A C0D3             RJMP    TEST_SIG1X_ERROR
   1143    0000063C                  IOLD    R19, VMCR
   1143.1  0000063C 913001E6          lds        R19, VMCR+0x20*(VMCR<0x40)   ;
                                                        SRAM address
   1143.2  00000640                   ENDM    
   1144    00000640 1330             CPSE    R19, R16
   1145    00000642 C0CF             RJMP    TEST_SIG1X_ERROR
   1146    00000644                  IOLD    R19, CLKOCR
   1146.1  00000644 91300116          lds        R19, CLKOCR+0x20*(CLKOCR<0x40)
                                                            ; SRAM address
   1146.2  00000648                   ENDM    
   1147    00000648 1330             CPSE    R19, R16
   1148    0000064A C0CB             RJMP    TEST_SIG1X_ERROR
   1149    0000064C                  IOLD    R19, AESCR
   1149.1  0000064C 9130003D          lds        R19, AESCR+0x20*(AESCR<0x40)  
                                                         ; SRAM address
   1149.2  00000650                   ENDM    
   1150    00000650 1330             CPSE    R19, R16
   1151    00000652 C0C7             RJMP    TEST_SIG1X_ERROR
   1152    00000654                  IOLD    R19, I2BR
   1152.1  00000654 9130....          lds        R19, I2BR+0x20*(I2BR<0x40)   ;
                                                        SRAM address
   1152.2  00000658                   ENDM    
   1153    00000658 1330             CPSE    R19, R16
   1154    0000065A C0C3             RJMP    TEST_SIG1X_ERROR
   1155    0000065C              
   1156    0000065C                  ; PRR1 Test
   1157    0000065C                  IOLD    R19, T1MR
   1157.1  0000065C 91300071          lds        R19, T1MR+0x20*(T1MR<0x40)   ;
                                                        SRAM address
   1157.2  00000660                   ENDM    
   1158    00000660 1330             CPSE    R19, R16
   1159    00000662 C0BF             RJMP    TEST_SIG1X_ERROR
   1160    00000664                  IOLD    R19, T2MR
   1160.1  00000664 91300075          lds        R19, T2MR+0x20*(T2MR<0x40)   ;
                                                        SRAM address
   1160.2  00000668                   ENDM    
   1161    00000668 1330             CPSE    R19, R16
   1162    0000066A C0BB             RJMP    TEST_SIG1X_ERROR
   1163    0000066C                  IOLD    R19, T3MRA
   1163.1  0000066C 9130007D          lds        R19, T3MRA+0x20*(T3MRA<0x40)  
                                                         ; SRAM address
   1163.2  00000670                   ENDM    
   1164    00000670 1330             CPSE    R19, R16
   1165    00000672 C0B7             RJMP    TEST_SIG1X_ERROR
   1166    00000674                  IOLD    R19, T4MRA
   1166.1  00000674 91300086          lds        R19, T4MRA+0x20*(T4MRA<0x40)  
                                                         ; SRAM address
   1166.2  00000678                   ENDM    
   1167    00000678 1330             CPSE    R19, R16
   1168    0000067A C0B3             RJMP    TEST_SIG1X_ERROR
   1169    0000067C                  IOLD    R19, T5CCR
   1169.1  0000067C 9130008C          lds        R19, T5CCR+0x20*(T5CCR<0x40)  
                                                         ; SRAM address
   1169.2  00000680                   ENDM    
   1170    00000680 1330             CPSE    R19, R16
   1171    00000682 C0AF             RJMP    TEST_SIG1X_ERROR
   1172    00000684                  
   1173    00000684                  ; PRR2 Test
   1174    00000684                  IOLD    R19, SFWP
   1174.1  00000684 913000DD          lds        R19, SFWP+0x20*(SFWP<0x40)   ;
                                                        SRAM address
   1174.2  00000688                   ENDM    
   1175    00000688 1330             CPSE    R19, R16
   1176    0000068A C0AB             RJMP    TEST_SIG1X_ERROR
   1177    0000068C                  IOLD    R19, DFWP
   1177.1  0000068C 913000D6          lds        R19, DFWP+0x20*(DFWP<0x40)   ;
                                                        SRAM address
   1177.2  00000690                   ENDM    
   1178    00000690 1330             CPSE    R19, R16
   1179    00000692 C0A7             RJMP    TEST_SIG1X_ERROR
   1180    00000694              
   1181    00000694                  IOLD    R19, TMFSM
   1181.1  00000694 91300120          lds        R19, TMFSM+0x20*(TMFSM<0x40)  
                                                         ; SRAM address
   1181.2  00000698                   ENDM    
   1182    00000698 1334             CPSE    R19, R20
   1183    0000069A C0A3             RJMP    TEST_SIG1X_ERROR
   1184    0000069C              
   1185    0000069C                  IOLD    R19, SSMCR
   1185.1  0000069C 913000E2          lds        R19, SSMCR+0x20*(SSMCR<0x40)  
                                                         ; SRAM address
   1185.2  000006A0                   ENDM    
   1186    000006A0 1332             CPSE    R19, R18
   1187    000006A2 C09F             RJMP    TEST_SIG1X_ERROR
   1188    000006A4 9508             RET    
   1189    000006A6                  
   1190    000006A6                 
   1191    000006A6              ;***** TEST_SET_CLKOUT_SYSCLOCK - ************
                                 **********************************
   1192    000006A6              ; sets CLOKOUT and SYSCLK to the same clock
                                  source
   1193    000006A6              ; waits on PIN Change Interrupt wich is caused
                                  by CLKOUT
   1194    000006A6              ; check if counter which is incremented in the
                                  wait loop has the expected value
   1195    000006A6              ;*********************************************
                                 ***********************************
   1196    000006A6              TEST_SET_CLKOUT_SYSCLOCK:
   1197    000006A6                  IOST    CLKOCR, R16     ; disable
                                  clkout
   1197.1  000006A6 93000116          sts        CLKOCR+0x20*(CLKOCR<0x40), R16
    ; SRAM address
   1197.2  000006AA                   ENDM
   1198    000006AA              
   1199    000006AA                  IOLD    R22, PCIFR      ; clear pin change
                                  interrupt flags
   1199.1  000006AA 91600161          lds        R22, PCIFR+0x20*(PCIFR<0x40)  
  ; SRAM address
   1199.2  000006AE                   ENDM    
   1200    000006AE                  IOST    PCIFR, R22      ;
   1200.1  000006AE 93600161          sts        PCIFR+0x20*(PCIFR<0x40), R22  
                                                                ; SRAM
                                                                address
   1200.2  000006B2                   ENDM
   1201    000006B2              
   1202    000006B2 9478             SEI                     ; enable global
                                                              interrupt
   1203    000006B4              
   1204    000006B4                  IOST    CLKOCR, R17     ; set clkout
                                  according to R17
   1204.1  000006B4 93100116          sts        CLKOCR+0x20*(CLKOCR<0x40), R17
    ; SRAM address
   1204.2  000006B8                   ENDM
   1205    000006B8                  IOST    CLKOD, R21      ; 
   1205.1  000006B8 93500115          sts        CLKOD+0x20*(CLKOD<0x40), R21  
                                                                 ; SRAM
                                                                 address
   1205.2  000006BC                   ENDM
   1206    000006BC              
   1207    000006BC E860             LDI     R22, 0x80       ; set system clock
                                                              source 
   1208    000006BE                  IOST    CMCR, R22       ; according
                                  R18
   1208.1  000006BE 936001E3          sts        CMCR+0x20*(CMCR<0x40), R22   ;
  SRAM address
   1208.2  000006C2                   ENDM
   1209    000006C2                  IOST    CMCR, R18
   1209.1  000006C2 932001E3          sts        CMCR+0x20*(CMCR<0x40), R18   ;
                                                        SRAM address
   1209.2  000006C6                   ENDM
   1210    000006C6              
   1211    000006C6 2777             CLR     R23             ; initialize count
                                                              registers
   1212    000006C8 2788             CLR     R24             ; 
   1213    000006CA              
   1214    000006CA 6014             ORI     R17, (1<<CLKOEN)
   1215    000006CC                  IOST    CLKOCR, R17     ; enable clockout
                                  according to R19
   1215.1  000006CC 93100116          sts        CLKOCR+0x20*(CLKOCR<0x40), R17
    ; SRAM address
   1215.2  000006D0                   ENDM
   1216    000006D0              
   1217    000006D0                  SIG12_SCS_WAIT_LOOP1:
   1218    000006D0 FF82             SBRS    R24, 2
   1219    000006D2 CFFE             RJMP    SIG12_SCS_WAIT_LOOP1
   1220    000006D4                  SIG12_SCS_WAIT_LOOP2:
   1221    000006D4 9573             INC     R23
   1222    000006D6 FF81             SBRS    R24, 1
   1223    000006D8 CFFD             RJMP    SIG12_SCS_WAIT_LOOP2
   1224    000006DA 94F8             CLI
   1225    000006DC              
   1226    000006DC                  IOST    CMCR, R22       ; set system clock
                                  source (R22 = 0x80)
   1226.1  000006DC 936001E3          sts        CMCR+0x20*(CMCR<0x40), R22   ;
  SRAM address
   1226.2  000006E0                   ENDM
   1227    000006E0                  IOST    CMCR, R16       ; to FRC          
                                         (R16 = 0x00)
   1227.1  000006E0 930001E3          sts        CMCR+0x20*(CMCR<0x40), R16   ;
  SRAM address
   1227.2  000006E4                   ENDM
   1228    000006E4              
   1229    000006E4 1347             CPSE    R20, R23
   1230    000006E6 C07D             RJMP    TEST_SIG1X_ERROR
   1231    000006E8 9508             RET
   1232    000006EA              
   1233    000006EA              ;***** TEST_TIMER_PRESCALER_CHECK - **********
                                 **********************************
   1234    000006EA              ; set all timers to clkt and set prescaler
                                  value
   1235    000006EA              ; enable timers
   1236    000006EA              ; wait a defined time (WAIT_LOOP)
   1237    000006EA              ; disable timers
   1238    000006EA              ; check if Timer Count Registers have the
                                  expected value
   1239    000006EA              ;*********************************************
                                 ***********************************
   1240    000006EA              TEST_TIMER_PRESCALER_CHECK:
   1241    000006EA ........         CALL    TEST_DISABLE_TIMERS    
   1242    000006EE ........         CALL    TEST_RESET_TIMERS
   1243    000006F2               
   1244    000006F2                  IOST    T1MR, R22       ; set prescaler
                                  value
   1244.1  000006F2 93600071          sts        T1MR+0x20*(T1MR<0x40), R22   ;
  SRAM address
   1244.2  000006F6                   ENDM
   1245    000006F6                  IOST    T2MR, R22       ; set prescaler
                                  value
   1245.1  000006F6 93600075          sts        T2MR+0x20*(T2MR<0x40), R22   ;
  SRAM address
   1245.2  000006FA                   ENDM
   1246    000006FA 956A             DEC     R22             ; set prescaler
                                                              value
   1247    000006FC                  IOST    T3MRA, R22      ; set prescaler
                                  value
   1247.1  000006FC 9360007D          sts        T3MRA+0x20*(T3MRA<0x40), R22  
  ; SRAM address
   1247.2  00000700                   ENDM
   1248    00000700                  IOST    T4MRA, R22      ; set prescaler
                                  value
   1248.1  00000700 93600086          sts        T4MRA+0x20*(T4MRA<0x40), R22  
  ; SRAM address
   1248.2  00000704                   ENDM
   1249    00000704              
   1250    00000704 ........         CALL    TEST_ENABLE_TIMERS
   1251    00000708              
   1252    00000708 E800             LDI     R16, 0x80       ; enable
                                                              clkt
   1253    0000070A E018             LDI     R17, 0x08       ; enable
                                                              clkt
   1254    0000070C E020             LDI     R18, 0x00       ; enable
                                                              clkt
   1255    0000070E                  IOST    CLPR, R16      ; enable clkt
   1255.1  0000070E 930001E5          sts        CLPR+0x20*(CLPR<0x40), R16   ;
  SRAM address
   1255.2  00000712                   ENDM
   1256    00000712                  IOST    CLPR, R17      ; enable clkt
   1256.1  00000712 931001E5          sts        CLPR+0x20*(CLPR<0x40), R17   ;
  SRAM address
   1256.2  00000716                   ENDM
   1257    00000716              
   1258    00000716                  SIG12_TEST3_WAIT_LOOP1:         ; WAIT
                                  LOOP
   1259    00000716 0000             NOP
   1260    00000718 957A             DEC     R23
   1261    0000071A F7E9             BRNE    SIG12_TEST3_WAIT_LOOP1  ;1024
                                                                      clock
                                                                      cycles
                                                                      loop
   1262    0000071C 957A             DEC     R23
   1263    0000071E 958A             DEC     R24
   1264    00000720 0000             NOP
   1265    00000722 F7C9             BRNE    SIG12_TEST3_WAIT_LOOP1  ;r24-1 *
                                                                      1024
                                                                      clock
                                                                      cycles
   1266    00000724               
   1267    00000724                  IOST    CLPR, R16      ; disable
                                  clkt
   1267.1  00000724 930001E5          sts        CLPR+0x20*(CLPR<0x40), R16   ;
  SRAM address
   1267.2  00000728                   ENDM
   1268    00000728                  IOST    CLPR, R18      ; disable
                                  clkt
   1268.1  00000728 932001E5          sts        CLPR+0x20*(CLPR<0x40), R18   ;
  SRAM address
   1268.2  0000072C                   ENDM
   1269    0000072C              
   1270    0000072C 9573             INC     R23
   1271    0000072E 9583             INC     R24
   1272    00000730              
   1273    00000730 2F9F             MOV     R25, R31
   1274    00000732 2FAF             MOV     R26, R31
   1275    00000734 2FBD             MOV     R27, R29
   1276    00000736 2FCE             MOV     R28, R30
   1277    00000738 ........         CALL    TEST_CHECK_TIMER_VALUE
   1278    0000073C 9508             RET
   1279    0000073E              
   1280    0000073E              ;***** TEST_DISABLE_TIMERS - *****************
                                 ************************************
   1281    0000073E              ; disable all timers
   1282    0000073E              ;*********************************************
                                 ***********************************
   1283    0000073E              TEST_DISABLE_TIMERS:  
   1284    0000073E 988F             CBI     T1CR, 7         ; disable
                                                              timers
   1285    00000740 9897             CBI     T2CR, 7         ; disable
                                                              timers
   1286    00000742 989F             CBI     T3CR, 7         ; disable
                                                              timers
   1287    00000744 98A7             CBI     T4CR, 7         ; disable
                                                              timers
   1288    00000746 9508             RET
   1289    00000748              
   1290    00000748              ;***** TEST_RESET_TIMERS - *******************
                                 **********************************
   1291    00000748              ; reset all timers
   1292    00000748              ;*********************************************
                                 ***********************************
   1293    00000748              TEST_RESET_TIMERS:  
   1294    00000748 9A8D             SBI     T1CR, 5         ; reset timers
   1295    0000074A 9A95             SBI     T2CR, 5         ; reset timers
   1296    0000074C 9A9D             SBI     T3CR, 5         ; reset timers
   1297    0000074E 9AA5             SBI     T4CR, 5         ; reset timers
   1298    00000750 9508             RET
   1299    00000752              
   1300    00000752              ;***** TEST_ENABLE_TIMERS - ******************
                                 ***********************************
   1301    00000752              ; enable all timers
   1302    00000752              ;*********************************************
                                 ***********************************
   1303    00000752              TEST_ENABLE_TIMERS:  
   1304    00000752 9A8F             SBI     T1CR, 7         ; enable
                                                              timers
   1305    00000754 9A97             SBI     T2CR, 7         ; enable
                                                              timers
   1306    00000756 9A9F             SBI     T3CR, 7         ; enable
                                                              timers
   1307    00000758 9AA7             SBI     T4CR, 7         ; enable
                                                              timers
   1308    0000075A 9508             RET
   1309    0000075C              
   1310    0000075C              ;***** TEST_CHECK_TIMER_VALUE - **************
                                 ***********************************
   1311    0000075C              ; check all timer count values with the
                                  expected values 
   1312    0000075C              ;*********************************************
                                 ***********************************
   1313    0000075C              TEST_CHECK_TIMER_VALUE:
   1314    0000075C                  IOLD    R19, T1CNT      ; compare Timer 1
                                  Count Register 
   1314.1  0000075C 9130006F          lds        R19, T1CNT+0x20*(T1CNT<0x40)  
  ; SRAM address
   1314.2  00000760                   ENDM    
   1315    00000760 1393             CPSE    R25, R19        ; with expected
                                                              value
   1316    00000762 9533             INC     R19   
   1317    00000764 1393             CPSE    R25, R19        ; with expected
                                                              value
   1318    00000766 C03D             RJMP    TEST_SIG1X_ERROR
   1319    00000768                  IOLD    R19, T2CNT      ; compare Timer 2
                                  Count Register 
   1319.1  00000768 91300073          lds        R19, T2CNT+0x20*(T2CNT<0x40)  
  ; SRAM address
   1319.2  0000076C                   ENDM    
   1320    0000076C 13A3             CPSE    R26, R19        ; with expected
                                                              value
   1321    0000076E 9533             INC     R19   
   1322    00000770 13A3             CPSE    R26, R19        ; with expected
                                                              value
   1323    00000772 C037             RJMP    TEST_SIG1X_ERROR
   1324    00000774                  IOLD    R19, T3CNTL     ; compare Timer 3
                                  Count Low Register 
   1324.1  00000774 91300077          lds        R19, T3CNTL+0x20*(T3CNTL<0x40)
    ; SRAM address
   1324.2  00000778                   ENDM    
   1325    00000778 13B3             CPSE    R27, R19        ; with expected
                                                              value
   1326    0000077A 9533             INC     R19   
   1327    0000077C 13B3             CPSE    R27, R19        ; with expected
                                                              value
   1328    0000077E C031             RJMP    TEST_SIG1X_ERROR
   1329    00000780                  IOLD    R19, T3CNTH     ; compare Timer 3
                                  Count High Register 
   1329.1  00000780 91300078          lds        R19, T3CNTH+0x20*(T3CNTH<0x40)
    ; SRAM address
   1329.2  00000784                   ENDM    
   1330    00000784 13C3             CPSE    R28, R19        ; with expected
                                                              value
   1331    00000786 C02D             RJMP    TEST_SIG1X_ERROR
   1332    00000788                  IOLD    R19, T4CNTL     ; compare Timer 4
                                  Count Low Register 
   1332.1  00000788 91300080          lds        R19, T4CNTL+0x20*(T4CNTL<0x40)
    ; SRAM address
   1332.2  0000078C                   ENDM    
   1333    0000078C 13D3             CPSE    R29, R19        ; with expected
                                                              value
   1334    0000078E 9533             INC     R19   
   1335    00000790 13D3             CPSE    R29, R19        ; with expected
                                                              value
   1336    00000792 C027             RJMP    TEST_SIG1X_ERROR
   1337    00000794                  IOLD    R19, T4CNTH     ; compare Timer 4
                                  Count High Register 
   1337.1  00000794 91300081          lds        R19, T4CNTH+0x20*(T4CNTH<0x40)
    ; SRAM address
   1337.2  00000798                   ENDM    
   1338    00000798 13E3             CPSE    R30, R19        ; with expected
                                                              value
   1339    0000079A C023             RJMP    TEST_SIG1X_ERROR
   1340    0000079C 9508             RET
   1341    0000079E              
   1342    0000079E              
   1343    0000079E              ;***** TEST_CLKOUT_PRESCALER - ***************
                                 ***********************
   1344    0000079E              ; Tests Clockout Prescaler 
   1345    0000079E              ;*********************************************
                                 ***********************
   1346    0000079E              TEST_CLKOUT_PRESCALER:    
   1347    0000079E E002             LDI     R16, (1<<CLKOS1)
   1348    000007A0                  IOST    CLKOCR, R16     ; disable
                                  clkout
   1348.1  000007A0 93000116          sts        CLKOCR+0x20*(CLKOCR<0x40), R16
    ; SRAM address
   1348.2  000007A4                   ENDM
   1349    000007A4              
   1350    000007A4                  IOLD    R22, PCIFR      ; clear pin change
                                  interrupt flags
   1350.1  000007A4 91600161          lds        R22, PCIFR+0x20*(PCIFR<0x40)  
  ; SRAM address
   1350.2  000007A8                   ENDM    
   1351    000007A8                  IOST    PCIFR, R22      ;
   1351.1  000007A8 93600161          sts        PCIFR+0x20*(PCIFR<0x40), R22  
                                                                ; SRAM
                                                                address
   1351.2  000007AC                   ENDM
   1352    000007AC                
   1353    000007AC 9478             SEI                     ; enable global
                                                              interrupt
   1354    000007AE              
   1355    000007AE                  IOST    CLKOD, R17      ; set output
                                  divider according to R17
   1355.1  000007AE 93100115          sts        CLKOD+0x20*(CLKOD<0x40), R17  
  ; SRAM address
   1355.2  000007B2                   ENDM
   1356    000007B2              
   1357    000007B2 2777             CLR     R23             ; initialize count
                                                              registers
   1358    000007B4 2788             CLR     R24             ; 
   1359    000007B6              
   1360    000007B6 E006             LDI   R16, (1<<CLKOEN) | (1<<CLKOS1)
   1361    000007B8                  IOST    CLKOCR, R16     ; enable clockout
                                  according to R19
   1361.1  000007B8 93000116          sts        CLKOCR+0x20*(CLKOCR<0x40), R16
    ; SRAM address
   1361.2  000007BC                   ENDM
   1362    000007BC              
   1363    000007BC                  SIG15_SCS_WAIT_LOOP1:
   1364    000007BC FF82             SBRS    R24, 2
   1365    000007BE CFFE             RJMP    SIG15_SCS_WAIT_LOOP1
   1366    000007C0                  SIG15_SCS_WAIT_LOOP2:
   1367    000007C0 9573             INC     R23
   1368    000007C2 FF81             SBRS    R24, 1
   1369    000007C4 CFFD             RJMP    SIG15_SCS_WAIT_LOOP2
   1370    000007C6              
   1371    000007C6 94F8             CLI
   1372    000007C8              
   1373    000007C8 954A             DEC     R20
   1374    000007CA 1347             CPSE    R20, R23
   1375    000007CC 9543             INC     R20
   1376    000007CE 1347             CPSE    R20, R23
   1377    000007D0 9543             INC     R20
   1378    000007D2 1347             CPSE    R20, R23
   1379    000007D4 C006             RJMP    TEST_SIG1X_ERROR
   1380    000007D6              
   1381    000007D6 E002             LDI     R16, (1<<CLKOS1)
   1382    000007D8                  IOST    CLKOCR, R16     ; disable clkout
                                  
   1382.1  000007D8 93000116          sts        CLKOCR+0x20*(CLKOCR<0x40), R16
    ; SRAM address
   1382.2  000007DC                   ENDM
   1383    000007DC 9508             RET
   1384    000007DE              
   1385    000007DE              
   1386    000007DE                  
   1387    000007DE              TEST_SIG1X_OK:
   1388    000007DE 9A5B             SBI     PORTD,3                    ; PC3
                                                    indicates Pass to
                                                    tester
   1389    000007E0 CFFE             RJMP    TEST_SIG1X_OK
   1390    000007E2              
   1391    000007E2              TEST_SIG1X_ERROR:
   1392    000007E2 9A5C             SBI     PORTD,4                    ; PC4
                                                    indicates Fail to
                                                    tester
   1393    000007E4 CFFE             RJMP    TEST_SIG1X_ERROR
   1394    000007E6                  
   1395    000007E6               
   1396    000007E6              
   1397    000007E6              
   1398    000007E6              ;***** TEST_SIG16 - **************************
                                 ***********************
   1399    000007E6              ; Debounce clock switch
   1400    000007E6              ;*********************************************
                                 ***********************
   1401    000007E6              
   1402    000007E6              TEST_SIG16:                     
   1403    000007E6                  
   1404    000007E6 9A55             SBI     DDRD, 5
   1405    000007E8 9A5D             SBI     PORTD, 5
   1406    000007EA                  
   1407    000007EA E006             LDI     R16, 0x06
   1408    000007EC                  IOST    DBCR, R16
   1408.1  000007EC 93000152          sts        DBCR+0x20*(DBCR<0x40), R16   ;
                                                        SRAM address
   1408.2  000007F0                   ENDM
   1409    000007F0 E200             LDI     R16, 0x20
   1410    000007F2                  IOST    DBTC, R16
   1410.1  000007F2 93000153          sts        DBTC+0x20*(DBTC<0x40), R16   ;
                                                        SRAM address
   1410.2  000007F6                   ENDM
   1411    000007F6 E200             LDI     R16, 0x20
   1412    000007F8                  IOST    DBEND, R16
   1412.1  000007F8 93000164          sts        DBEND+0x20*(DBEND<0x40), R16  
                                                         ; SRAM address
   1412.2  000007FC                   ENDM
   1413    000007FC              
   1414    000007FC E005             LDI     R16, 0x5
   1415    000007FE                  SIGN16_WAIT_LOOP1:
   1416    000007FE 950A             DEC     R16
   1417    00000800 F7F1             BRNE    SIGN16_WAIT_LOOP1
   1418    00000802               
   1419    00000802 985D             CBI     PORTD, 5
   1420    00000804                  
   1421    00000804                  SIGN16_PIND5_SET1:
   1422    00000804 9B4D             SBIS    PIND, 5
   1423    00000806 ........         JMP     SIGN16_PIND5_CLEARED1   
                                                                       
   1424    0000080A 9503             INC     R16
   1425    0000080C 0000             NOP
   1426    0000080E 0000             NOP
   1427    00000810 0000             NOP
   1428    00000812 0000             NOP
   1429    00000814 ........         JMP     SIGN16_PIND5_SET1
   1430    00000818              
   1431    00000818                  SIGN16_PIND5_CLEARED1:
   1432    00000818 3004             CPI     R16, 0x04
   1433    0000081A F501             BRNE    SIGN16_ERROR_LOOP
   1434    0000081C              
   1435    0000081C              
   1436    0000081C 2700             CLR     R16
   1437    0000081E                  IOST    DBEND, R16
   1437.1  0000081E 93000164          sts        DBEND+0x20*(DBEND<0x40), R16  
                                                         ; SRAM address
   1437.2  00000822                   ENDM
   1438    00000822 E004             LDI     R16, 0x04
   1439    00000824                  IOST    DBCR, R16
   1439.1  00000824 93000152          sts        DBCR+0x20*(DBCR<0x40), R16   ;
                                                        SRAM address
   1439.2  00000828                   ENDM
   1440    00000828 E200             LDI     R16, 0x20
   1441    0000082A                  IOST    DBEND, R16
   1441.1  0000082A 93000164          sts        DBEND+0x20*(DBEND<0x40), R16  
                                                         ; SRAM address
   1441.2  0000082E                   ENDM
   1442    0000082E              
   1443    0000082E 9A5D             SBI     PORTD, 5
   1444    00000830              
   1445    00000830 E800             LDI     R16, 0x80       ; set system clock
                                                              source 
   1446    00000832 E038             LDI     R19, 0x08       ; to SRC
   1447    00000834                  IOST    CMCR, R16 
   1447.1  00000834 930001E3          sts        CMCR+0x20*(CMCR<0x40), R16   ;
                                                         SRAM address
   1447.2  00000838                   ENDM
   1448    00000838                  IOST    CMCR, R19
   1448.1  00000838 933001E3          sts        CMCR+0x20*(CMCR<0x40), R19   ;
                                                        SRAM address
   1448.2  0000083C                   ENDM
   1449    0000083C                  
   1450    0000083C                 
   1451    0000083C E005             LDI     R16, 0x5
   1452    0000083E                  SIGN16_WAIT_LOOP2:
   1453    0000083E 950A             DEC     R16
   1454    00000840 F7F1             BRNE    SIGN16_WAIT_LOOP2
   1455    00000842              
   1456    00000842 985D             CBI     PORTD, 5
   1457    00000844                
   1458    00000844                  SIGN16_PIND5_SET2:
   1459    00000844 9B4D             SBIS    PIND, 5
   1460    00000846 ........         JMP     SIGN16_PIND5_CLEARED2   
                                                                       
   1461    0000084A 9503             INC     R16
   1462    0000084C 0000             NOP
   1463    0000084E 0000             NOP
   1464    00000850 0000             NOP
   1465    00000852 0000             NOP
   1466    00000854 ........         JMP     SIGN16_PIND5_SET2
   1467    00000858                                                            
                                                                               
                                       
   1468    00000858                  SIGN16_PIND5_CLEARED2:
   1469    00000858 3004             CPI     R16, 0x04
   1470    0000085A F011             BREQ    SIGN16_OK
   1471    0000085C                  
   1472    0000085C                  SIGN16_ERROR_LOOP:
   1473    0000085C 9A5C             SBI     PORTD,4                    ; PC3
                                                    indicates Pass to
                                                    tester
   1474    0000085E CFFE             RJMP    SIGN16_ERROR_LOOP
   1475    00000860                   
   1476    00000860                  SIGN16_OK:
   1477    00000860 9508             RET
   1478    00000862              
   1479    00000862              ;***** TEST_SIG17 - **************************
                                 ***********************
   1480    00000862              ; Trace Unit clk_ext
   1481    00000862              ;*********************************************
                                 ***********************
   1482    00000862              TEST_SIG17:
   1483    00000862              
   1484    00000862 9A50            SBI      DDRD, 0 ; Set Port D to Output
   1485    00000864                 
   1486    00000864                 IOLD     R16, MCUCR ; Enable Trace
                                  Unit
   1486.1  00000864 9100002E          lds        R16, MCUCR+0x20*(MCUCR<0x40)  
  ; SRAM address
   1486.2  00000868                   ENDM    
   1487    00000868 6600            ORI      R16, (1<<TRCEN) | (1<<TRCCE)
   1488    0000086A                 IOST     MCUCR,R16 
   1488.1  0000086A 9300002E          sts        MCUCR+0x20*(MCUCR<0x40), R16  
                                                         ; SRAM address
   1488.2  0000086E                   ENDM
   1489    0000086E                 IOST     MCUCR,R16 
   1489.1  0000086E 9300002E          sts        MCUCR+0x20*(MCUCR<0x40), R16  
                                                         ; SRAM address
   1489.2  00000872                   ENDM
   1490    00000872                 
   1491    00000872 EA0A            LDI      R16, 0xAA
   1492    00000874                 IOST     TRCDR , R16
   1492.1  00000874 930000FF          sts        TRCDR+0x20*(TRCDR<0x40), R16  
                                                          ; SRAM address
   1492.2  00000878                   ENDM
   1493    00000878                 IOST     TRCIDL, R16
   1493.1  00000878 930000FC          sts        TRCIDL+0x20*(TRCIDL<0x40), R16
                                                            ; SRAM address
   1493.2  0000087C                   ENDM
   1494    0000087C                 IOST     TRCIDH, R16
   1494.1  0000087C 930000FD          sts        TRCIDH+0x20*(TRCIDH<0x40), R16
                                                            ; SRAM address
   1494.2  00000880                   ENDM
   1495    00000880 E515            LDI      R17, 0x55
   1496    00000882                 IOST     TRCDR , R17
   1496.1  00000882 931000FF          sts        TRCDR+0x20*(TRCDR<0x40), R17  
                                                          ; SRAM address
   1496.2  00000886                   ENDM
   1497    00000886                 IOST     TRCIDL, R17
   1497.1  00000886 931000FC          sts        TRCIDL+0x20*(TRCIDL<0x40), R17
                                                            ; SRAM address
   1497.2  0000088A                   ENDM
   1498    0000088A                 IOST     TRCIDH, R17
   1498.1  0000088A 931000FD          sts        TRCIDH+0x20*(TRCIDH<0x40), R17
                                                            ; SRAM address
   1498.2  0000088E                   ENDM
   1499    0000088E                 
   1500    0000088E                 IOLD     R18, TRCDR
   1500.1  0000088E 912000FF          lds        R18, TRCDR+0x20*(TRCDR<0x40)  
                                                         ; SRAM address
   1500.2  00000892                   ENDM    
   1501    00000892 1320            CPSE     R18, R16
   1502    00000894 ........        JMP      TEST_SIG1X_ERROR  
   1503    00000898                 
   1504    00000898 E320            LDI      R18, 0x30
   1505    0000089A              SIGN17_WAIT_LOOP:
   1506    0000089A 9A58            SBI      PORTD, 0
   1507    0000089C 9858            CBI      PORTD, 0   
   1508    0000089E 952A            DEC      R18
   1509    000008A0 F7E1            BRNE SIGN17_WAIT_LOOP
   1510    000008A2                  
   1511    000008A2                 IOLD     R18, TRCDR
   1511.1  000008A2 912000FF          lds        R18, TRCDR+0x20*(TRCDR<0x40)  
                                                         ; SRAM address
   1511.2  000008A6                   ENDM    
   1512    000008A6 1320            CPSE     R18, R16
   1513    000008A8 ........        JMP      TEST_SIG1X_ERROR  
   1514    000008AC              
   1515    000008AC E515            LDI      R17, 0x55
   1516    000008AE                 IOST     TRCDR , R17
   1516.1  000008AE 931000FF          sts        TRCDR+0x20*(TRCDR<0x40), R17  
                                                          ; SRAM address
   1516.2  000008B2                   ENDM
   1517    000008B2                 IOST     TRCIDL, R17
   1517.1  000008B2 931000FC          sts        TRCIDL+0x20*(TRCIDL<0x40), R17
                                                            ; SRAM address
   1517.2  000008B6                   ENDM
   1518    000008B6                 IOST     TRCIDH, R17
   1518.1  000008B6 931000FD          sts        TRCIDH+0x20*(TRCIDH<0x40), R17
                                                            ; SRAM address
   1518.2  000008BA                   ENDM
   1519    000008BA                 
   1520    000008BA                 IOLD     R18, TRCDR
   1520.1  000008BA 912000FF          lds        R18, TRCDR+0x20*(TRCDR<0x40)  
                                                         ; SRAM address
   1520.2  000008BE                   ENDM    
   1521    000008BE 1321            CPSE     R18, R17
   1522    000008C0 ........        JMP      TEST_SIG1X_ERROR 
   1523    000008C4 9508            RET   
   1524    000008C6              
   1525    000008C6              ;***** TEST_SIG18 - **************************
                                 ***********************
   1526    000008C6              ; clk_src_sc test
   1527    000008C6              ;*********************************************
                                 ***********************
   1528    000008C6              TEST_SIG18:
   1529    000008C6 E800            LDI      R16, 0x80     ; set system clock
                                                            source 
   1530    000008C8 E039            LDI      R19, 0x09     ; to FRC
   1531    000008CA                 IOST     CMCR, R16 
   1531.1  000008CA 930001E3          sts        CMCR+0x20*(CMCR<0x40), R16   ;
                                                         SRAM address
   1531.2  000008CE                   ENDM
   1532    000008CE                 IOST     CMCR, R19
   1532.1  000008CE 933001E3          sts        CMCR+0x20*(CMCR<0x40), R19   ;
                                                        SRAM address
   1532.2  000008D2                   ENDM
   1533    000008D2              
   1534    000008D2 980A            CBI      PRR1, PRT3
   1535    000008D4                 
   1536    000008D4 EA08            LDI      R16, (1<<T3ICS2)|(1<<T3ICS0)|(1<<T
                                                  3CE0)
   1537    000008D6                 IOST     T3MRB, R16
   1537.1  000008D6 9300007E          sts        T3MRB+0x20*(T3MRB<0x40), R16  
                                                         ; SRAM address
   1537.2  000008DA                   ENDM
   1538    000008DA                 
   1539    000008DA EF0F            SER      R16           ;clear interrupt
                                                            Flags
   1540    000008DC                 IOST     T3IFR, R16
   1540.1  000008DC 930001E1          sts        T3IFR+0x20*(T3IFR<0x40), R16  
                                                         ; SRAM address
   1540.2  000008E0                   ENDM
   1541    000008E0                 
   1542    000008E0 E810            LDI      R17, (1<<T3ENA)
   1543    000008E2                 IOST     T3CR, R17
   1543.1  000008E2 93100033          sts        T3CR+0x20*(T3CR<0x40), R17   ;
                                                        SRAM address
   1543.2  000008E6                   ENDM
   1544    000008E6                 
   1545    000008E6              SIGN18_WAIT_LOOP1:
                                    SBIS     T3IFR, T3ICF
                                 -----------------^
                                 "C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\
                      Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\fir
                      mware\signatureTest\src\s
                                 ignatureTest_asm.s90",1546  Error[416]: Port
                       address out of range. Valid range is 0 to 31 (0x1F).
   1547    000008E8 CFFE            RJMP     SIGN18_WAIT_LOOP1
   1548    000008EA              
   1549    000008EA                 IOST     T3IFR, R16     ;clear interrupt
                                  Flags
   1549.1  000008EA 930001E1          sts        T3IFR+0x20*(T3IFR<0x40), R16  
  ; SRAM address
   1549.2  000008EE                   ENDM
   1550    000008EE E010            LDI      R17, (0<<T3ENA)
   1551    000008F0                 IOST     T3CR, R17
   1551.1  000008F0 93100033          sts        T3CR+0x20*(T3CR<0x40), R17   ;
                                                        SRAM address
   1551.2  000008F4                   ENDM
   1552    000008F4 E210            LDI      R17, (1<<T3RES)
   1553    000008F6                 IOST     T3CR, R17
   1553.1  000008F6 93100033          sts        T3CR+0x20*(T3CR<0x40), R17   ;
                                                        SRAM address
   1553.2  000008FA                   ENDM
   1554    000008FA E810            LDI      R17, (1<<T3ENA)
   1555    000008FC                 IOST     T3CR, R17
   1555.1  000008FC 93100033          sts        T3CR+0x20*(T3CR<0x40), R17   ;
                                                        SRAM address
   1555.2  00000900                   ENDM
   1556    00000900                     
   1557    00000900 E130            LDI      R19, 0x10
   1558    00000902              SIGN18_WAIT_LOOP2:
                                    SBIS     T3IFR, T3ICF
                                 -----------------^
                                 "C:\Users\grueter\Documents\CDB_\Apps\SW_Lib\
                      Car_Access\CARS_GEN2\ATAB5702A\Branches\P2_Gen2_Merge\fir
                      mware\signatureTest\src\s
                                 ignatureTest_asm.s90",1559  Error[416]: Port
                       address out of range. Valid range is 0 to 31 (0x1F).
   1560    00000904 CFFE            RJMP     SIGN18_WAIT_LOOP2
   1561    00000906                 IOST     T3IFR, R16     ;clear interrupt
                                  Flags
   1561.1  00000906 930001E1          sts        T3IFR+0x20*(T3IFR<0x40), R16  
  ; SRAM address
   1561.2  0000090A                   ENDM
   1562    0000090A 953A            DEC      R19
   1563    0000090C F7D1            BRNE     SIGN18_WAIT_LOOP2
   1564    0000090E                 
   1565    0000090E 9508            RET
   1566    00000910               
   1567    00000910              ;*********************************************
                                 ******************************
   1568    00000910              ; External Interrupt Routine
   1569    00000910              ;*********************************************
                                 ******************************
   1570    00000910              INT0H_irq:
   1571    00000910                 IOLD     R17,SREG
   1571.1  00000910 9110005F          lds        R17, SREG+0x20*(SREG<0x40)   ;
                                                       SRAM address
   1571.2  00000914                   ENDM    
   1572    00000914 9553            INC      R21
   1573    00000916 0F61            ADD      R22,R17
   1574    00000918                 IOST     SREG,R17
   1574.1  00000918 9310005F          sts        SREG+0x20*(SREG<0x40), R17   ;
                                                       SRAM address
   1574.2  0000091C                   ENDM
   1575    0000091C 9518            RETI
   1576    0000091E                  
   1577    0000091E              ;*********************************************
                                 ******************************
   1578    0000091E              ; Pin Change 0 Interrupt Routine
   1579    0000091E              ;*********************************************
                                 ******************************
   1580    0000091E              PCINT1_irq:
   1581    0000091E 9583            INC     R24
   1582    00000920 9518            RETI    
   1583    00000922              
   1584    00000922              END
##############################
#        Errors:   5         #
#        Warnings: 0         #
#        Bytes: 2328         #
##############################



