$date
	Tue Aug 19 14:05:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_vending_mealy $end
$var wire 1 ! dispense $end
$var wire 1 " chg5 $end
$var reg 1 # clk $end
$var reg 2 $ coin [1:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " chg5 $end
$var wire 1 # clk $end
$var wire 2 & coin [1:0] $end
$var wire 1 ! dispense $end
$var wire 1 % rst $end
$var parameter 2 ' init $end
$var parameter 2 ( s10 $end
$var parameter 2 ) s15 $end
$var parameter 2 * s5 $end
$var reg 1 + chg5_reg $end
$var reg 1 , dispense_reg $end
$var reg 2 - state_next [1:0] $end
$var reg 2 . state_present [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 *
b11 )
b10 (
b0 '
$end
#0
$dumpvars
bx .
b0 -
0,
0+
b0 &
1%
b0 $
0#
0"
0!
$end
#5000
b0 .
1#
#10000
0#
0%
#15000
1#
#20000
b1 -
0#
b1 $
b1 &
#25000
b10 -
b1 .
1#
#30000
0#
#35000
b11 -
b10 .
1#
#40000
1!
1,
b0 -
0#
b10 $
b10 &
#45000
b10 -
0!
0,
b0 .
1#
#50000
b0 -
0#
b0 $
b0 &
#55000
1#
#60000
b10 -
0#
b10 $
b10 &
#65000
1!
1,
b0 -
b10 .
1#
#70000
0#
#75000
b10 -
0!
0,
b0 .
1#
#80000
b0 -
0#
b0 $
b0 &
#85000
1#
#90000
b10 -
0#
b10 $
b10 &
#95000
1!
1,
b0 -
b10 .
1#
#100000
0!
0,
b11 -
0#
b1 $
b1 &
#105000
1!
1,
b0 -
b11 .
1#
#110000
1"
1+
1!
1,
b0 -
0#
b10 $
b10 &
#115000
b10 -
0"
0+
0!
0,
b0 .
1#
#120000
b0 -
0#
b0 $
b0 &
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
