// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module __rs_kernel3_aux_split_aux_140 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 6,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_M_AXI_GMEM_A_ID_WIDTH     = 1,
    parameter C_M_AXI_GMEM_A_ADDR_WIDTH   = 64,
    parameter C_M_AXI_GMEM_A_DATA_WIDTH   = 512,
    parameter C_M_AXI_GMEM_A_AWUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_A_ARUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_A_WUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_A_RUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_A_BUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_A_USER_VALUE   = 0,
    parameter C_M_AXI_GMEM_A_PROT_VALUE   = 0,
    parameter C_M_AXI_GMEM_A_CACHE_VALUE  = 3,
    parameter C_M_AXI_DATA_WIDTH          = 32,
    parameter C_M_AXI_GMEM_B_ID_WIDTH     = 1,
    parameter C_M_AXI_GMEM_B_ADDR_WIDTH   = 64,
    parameter C_M_AXI_GMEM_B_DATA_WIDTH   = 512,
    parameter C_M_AXI_GMEM_B_AWUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_B_ARUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_B_WUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_B_RUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_B_BUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_B_USER_VALUE   = 0,
    parameter C_M_AXI_GMEM_B_PROT_VALUE   = 0,
    parameter C_M_AXI_GMEM_B_CACHE_VALUE  = 3,
    parameter C_M_AXI_GMEM_C_ID_WIDTH     = 1,
    parameter C_M_AXI_GMEM_C_ADDR_WIDTH   = 64,
    parameter C_M_AXI_GMEM_C_DATA_WIDTH   = 512,
    parameter C_M_AXI_GMEM_C_AWUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_C_ARUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_C_WUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_C_RUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_C_BUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_C_USER_VALUE   = 0,
    parameter C_M_AXI_GMEM_C_PROT_VALUE   = 0,
    parameter C_M_AXI_GMEM_C_CACHE_VALUE  = 3,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4,
    parameter C_M_AXI_GMEM_A_WSTRB_WIDTH  = 64,
    parameter C_M_AXI_WSTRB_WIDTH         = 4,
    parameter C_M_AXI_GMEM_B_WSTRB_WIDTH  = 64,
    parameter C_M_AXI_GMEM_C_WSTRB_WIDTH  = 64
) (
    output wire A_IO_L2_in_10_U0_ap_clk,
    output wire A_IO_L2_in_11_U0_ap_clk,
    output wire A_IO_L2_in_1_U0_ap_clk,
    output wire A_IO_L2_in_2_U0_ap_clk,
    output wire A_IO_L2_in_3_U0_ap_clk,
    output wire A_IO_L2_in_4_U0_ap_clk,
    output wire A_IO_L2_in_5_U0_ap_clk,
    output wire A_IO_L2_in_6_U0_ap_clk,
    output wire A_IO_L2_in_7_U0_ap_clk,
    output wire A_IO_L2_in_8_U0_ap_clk,
    output wire A_IO_L2_in_9_U0_ap_clk,
    output wire A_IO_L2_in_U0_ap_clk,
    output wire A_IO_L2_in_boundary_U0_ap_clk,
    output wire A_IO_L3_in_U0_ap_clk,
    output wire A_PE_dummy_12_U0_ap_clk,
    output wire A_PE_dummy_13_U0_ap_clk,
    output wire A_PE_dummy_14_U0_ap_clk,
    output wire A_PE_dummy_15_U0_ap_clk,
    output wire A_PE_dummy_16_U0_ap_clk,
    output wire A_PE_dummy_17_U0_ap_clk,
    output wire A_PE_dummy_18_U0_ap_clk,
    output wire A_PE_dummy_19_U0_ap_clk,
    output wire A_PE_dummy_20_U0_ap_clk,
    output wire A_PE_dummy_21_U0_ap_clk,
    output wire A_PE_dummy_22_U0_ap_clk,
    output wire A_PE_dummy_23_U0_ap_clk,
    output wire A_PE_dummy_U0_ap_clk,
    output wire B_IO_L2_in_U0_ap_clk,
    output wire B_IO_L2_in_boundary_U0_ap_clk,
    output wire B_IO_L3_in_U0_ap_clk,
    output wire B_PE_dummy_24_U0_ap_clk,
    output wire B_PE_dummy_U0_ap_clk,
    output wire C_c_U_clk,
    output wire C_drain_IO_L1_out_25_U0_ap_clk,
    output wire C_drain_IO_L1_out_26_U0_ap_clk,
    output wire C_drain_IO_L1_out_27_U0_ap_clk,
    output wire C_drain_IO_L1_out_28_U0_ap_clk,
    output wire C_drain_IO_L1_out_29_U0_ap_clk,
    output wire C_drain_IO_L1_out_30_U0_ap_clk,
    output wire C_drain_IO_L1_out_31_U0_ap_clk,
    output wire C_drain_IO_L1_out_32_U0_ap_clk,
    output wire C_drain_IO_L1_out_33_U0_ap_clk,
    output wire C_drain_IO_L1_out_34_U0_ap_clk,
    output wire C_drain_IO_L1_out_35_U0_ap_clk,
    output wire C_drain_IO_L1_out_37_U0_ap_clk,
    output wire C_drain_IO_L1_out_38_U0_ap_clk,
    output wire C_drain_IO_L1_out_39_U0_ap_clk,
    output wire C_drain_IO_L1_out_40_U0_ap_clk,
    output wire C_drain_IO_L1_out_41_U0_ap_clk,
    output wire C_drain_IO_L1_out_42_U0_ap_clk,
    output wire C_drain_IO_L1_out_43_U0_ap_clk,
    output wire C_drain_IO_L1_out_44_U0_ap_clk,
    output wire C_drain_IO_L1_out_45_U0_ap_clk,
    output wire C_drain_IO_L1_out_46_U0_ap_clk,
    output wire C_drain_IO_L1_out_47_U0_ap_clk,
    output wire C_drain_IO_L1_out_48_U0_ap_clk,
    output wire C_drain_IO_L1_out_U0_ap_clk,
    output wire C_drain_IO_L1_out_boundary_36_U0_ap_clk,
    output wire C_drain_IO_L1_out_boundary_U0_ap_clk,
    output wire C_drain_IO_L2_out_U0_ap_clk,
    output wire C_drain_IO_L2_out_boundary_U0_ap_clk,
    output wire C_drain_IO_L3_out_U0_ap_clk,
    output wire PE_wrapper_0_0_U0_ap_clk,
    output wire PE_wrapper_0_1_U0_ap_clk,
    output wire PE_wrapper_10_0_U0_ap_clk,
    output wire PE_wrapper_10_1_U0_ap_clk,
    output wire PE_wrapper_11_0_U0_ap_clk,
    output wire PE_wrapper_11_1_U0_ap_clk,
    output wire PE_wrapper_12_0_U0_ap_clk,
    output wire PE_wrapper_12_1_U0_ap_clk,
    output wire PE_wrapper_1_0_U0_ap_clk,
    output wire PE_wrapper_1_1_U0_ap_clk,
    output wire PE_wrapper_2_0_U0_ap_clk,
    output wire PE_wrapper_2_1_U0_ap_clk,
    output wire PE_wrapper_3_0_U0_ap_clk,
    output wire PE_wrapper_3_1_U0_ap_clk,
    output wire PE_wrapper_4_0_U0_ap_clk,
    output wire PE_wrapper_4_1_U0_ap_clk,
    output wire PE_wrapper_5_0_U0_ap_clk,
    output wire PE_wrapper_5_1_U0_ap_clk,
    output wire PE_wrapper_6_0_U0_ap_clk,
    output wire PE_wrapper_6_1_U0_ap_clk,
    output wire PE_wrapper_7_0_U0_ap_clk,
    output wire PE_wrapper_7_1_U0_ap_clk,
    output wire PE_wrapper_8_0_U0_ap_clk,
    output wire PE_wrapper_8_1_U0_ap_clk,
    output wire PE_wrapper_9_0_U0_ap_clk,
    output wire PE_wrapper_9_1_U0_ap_clk,
    input wire  ap_clk,
    output wire control_s_axi_U_ACLK,
    output wire entry_proc_U0_ap_clk,
    output wire fifo_A_A_IO_L2_in_0_U_clk,
    output wire fifo_A_A_IO_L2_in_10_U_clk,
    output wire fifo_A_A_IO_L2_in_11_U_clk,
    output wire fifo_A_A_IO_L2_in_12_U_clk,
    output wire fifo_A_A_IO_L2_in_1_U_clk,
    output wire fifo_A_A_IO_L2_in_2_U_clk,
    output wire fifo_A_A_IO_L2_in_3_U_clk,
    output wire fifo_A_A_IO_L2_in_4_U_clk,
    output wire fifo_A_A_IO_L2_in_5_U_clk,
    output wire fifo_A_A_IO_L2_in_6_U_clk,
    output wire fifo_A_A_IO_L2_in_7_U_clk,
    output wire fifo_A_A_IO_L2_in_8_U_clk,
    output wire fifo_A_A_IO_L2_in_9_U_clk,
    output wire fifo_A_PE_0_0_U_clk,
    output wire fifo_A_PE_0_1_U_clk,
    output wire fifo_A_PE_0_2_U_clk,
    output wire fifo_A_PE_10_0_U_clk,
    output wire fifo_A_PE_10_1_U_clk,
    output wire fifo_A_PE_10_2_U_clk,
    output wire fifo_A_PE_11_0_U_clk,
    output wire fifo_A_PE_11_1_U_clk,
    output wire fifo_A_PE_11_2_U_clk,
    output wire fifo_A_PE_12_0_U_clk,
    output wire fifo_A_PE_12_1_U_clk,
    output wire fifo_A_PE_12_2_U_clk,
    output wire fifo_A_PE_1_0_U_clk,
    output wire fifo_A_PE_1_1_U_clk,
    output wire fifo_A_PE_1_2_U_clk,
    output wire fifo_A_PE_2_0_U_clk,
    output wire fifo_A_PE_2_1_U_clk,
    output wire fifo_A_PE_2_2_U_clk,
    output wire fifo_A_PE_3_0_U_clk,
    output wire fifo_A_PE_3_1_U_clk,
    output wire fifo_A_PE_3_2_U_clk,
    output wire fifo_A_PE_4_0_U_clk,
    output wire fifo_A_PE_4_1_U_clk,
    output wire fifo_A_PE_4_2_U_clk,
    output wire fifo_A_PE_5_0_U_clk,
    output wire fifo_A_PE_5_1_U_clk,
    output wire fifo_A_PE_5_2_U_clk,
    output wire fifo_A_PE_6_0_U_clk,
    output wire fifo_A_PE_6_1_U_clk,
    output wire fifo_A_PE_6_2_U_clk,
    output wire fifo_A_PE_7_0_U_clk,
    output wire fifo_A_PE_7_1_U_clk,
    output wire fifo_A_PE_7_2_U_clk,
    output wire fifo_A_PE_8_0_U_clk,
    output wire fifo_A_PE_8_1_U_clk,
    output wire fifo_A_PE_8_2_U_clk,
    output wire fifo_A_PE_9_0_U_clk,
    output wire fifo_A_PE_9_1_U_clk,
    output wire fifo_A_PE_9_2_U_clk,
    output wire fifo_B_B_IO_L2_in_0_U_clk,
    output wire fifo_B_B_IO_L2_in_1_U_clk,
    output wire fifo_B_PE_0_0_U_clk,
    output wire fifo_B_PE_0_1_U_clk,
    output wire fifo_B_PE_10_0_U_clk,
    output wire fifo_B_PE_10_1_U_clk,
    output wire fifo_B_PE_11_0_U_clk,
    output wire fifo_B_PE_11_1_U_clk,
    output wire fifo_B_PE_12_0_U_clk,
    output wire fifo_B_PE_12_1_U_clk,
    output wire fifo_B_PE_13_0_U_clk,
    output wire fifo_B_PE_13_1_U_clk,
    output wire fifo_B_PE_1_0_U_clk,
    output wire fifo_B_PE_1_1_U_clk,
    output wire fifo_B_PE_2_0_U_clk,
    output wire fifo_B_PE_2_1_U_clk,
    output wire fifo_B_PE_3_0_U_clk,
    output wire fifo_B_PE_3_1_U_clk,
    output wire fifo_B_PE_4_0_U_clk,
    output wire fifo_B_PE_4_1_U_clk,
    output wire fifo_B_PE_5_0_U_clk,
    output wire fifo_B_PE_5_1_U_clk,
    output wire fifo_B_PE_6_0_U_clk,
    output wire fifo_B_PE_6_1_U_clk,
    output wire fifo_B_PE_7_0_U_clk,
    output wire fifo_B_PE_7_1_U_clk,
    output wire fifo_B_PE_8_0_U_clk,
    output wire fifo_B_PE_8_1_U_clk,
    output wire fifo_B_PE_9_0_U_clk,
    output wire fifo_B_PE_9_1_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_0_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_10_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_11_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_12_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_1_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_2_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_3_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_4_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_5_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_6_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_7_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_8_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_0_9_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_0_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_10_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_11_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_12_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_1_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_2_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_3_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_4_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_5_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_6_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_7_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_8_U_clk,
    output wire fifo_C_drain_C_drain_IO_L1_out_1_9_U_clk,
    output wire fifo_C_drain_C_drain_IO_L2_out_0_U_clk,
    output wire fifo_C_drain_C_drain_IO_L2_out_1_U_clk,
    output wire fifo_C_drain_PE_0_0_U_clk,
    output wire fifo_C_drain_PE_0_1_U_clk,
    output wire fifo_C_drain_PE_10_0_U_clk,
    output wire fifo_C_drain_PE_10_1_U_clk,
    output wire fifo_C_drain_PE_11_0_U_clk,
    output wire fifo_C_drain_PE_11_1_U_clk,
    output wire fifo_C_drain_PE_12_0_U_clk,
    output wire fifo_C_drain_PE_12_1_U_clk,
    output wire fifo_C_drain_PE_1_0_U_clk,
    output wire fifo_C_drain_PE_1_1_U_clk,
    output wire fifo_C_drain_PE_2_0_U_clk,
    output wire fifo_C_drain_PE_2_1_U_clk,
    output wire fifo_C_drain_PE_3_0_U_clk,
    output wire fifo_C_drain_PE_3_1_U_clk,
    output wire fifo_C_drain_PE_4_0_U_clk,
    output wire fifo_C_drain_PE_4_1_U_clk,
    output wire fifo_C_drain_PE_5_0_U_clk,
    output wire fifo_C_drain_PE_5_1_U_clk,
    output wire fifo_C_drain_PE_6_0_U_clk,
    output wire fifo_C_drain_PE_6_1_U_clk,
    output wire fifo_C_drain_PE_7_0_U_clk,
    output wire fifo_C_drain_PE_7_1_U_clk,
    output wire fifo_C_drain_PE_8_0_U_clk,
    output wire fifo_C_drain_PE_8_1_U_clk,
    output wire fifo_C_drain_PE_9_0_U_clk,
    output wire fifo_C_drain_PE_9_1_U_clk,
    output wire gmem_A_m_axi_U_ACLK,
    output wire gmem_B_m_axi_U_ACLK,
    output wire gmem_C_m_axi_U_ACLK
);



__rs_kernel3_aux #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_0 (
    .A_IO_L2_in_10_U0_ap_clk                   (A_IO_L2_in_10_U0_ap_clk),
    .A_IO_L2_in_11_U0_ap_clk                   (A_IO_L2_in_11_U0_ap_clk),
    .A_IO_L2_in_1_U0_ap_clk                    (A_IO_L2_in_1_U0_ap_clk),
    .A_IO_L2_in_2_U0_ap_clk                    (A_IO_L2_in_2_U0_ap_clk),
    .A_IO_L2_in_3_U0_ap_clk                    (A_IO_L2_in_3_U0_ap_clk),
    .A_IO_L2_in_4_U0_ap_clk                    (A_IO_L2_in_4_U0_ap_clk),
    .A_IO_L2_in_5_U0_ap_clk                    (A_IO_L2_in_5_U0_ap_clk),
    .A_IO_L2_in_6_U0_ap_clk                    (A_IO_L2_in_6_U0_ap_clk),
    .A_IO_L2_in_7_U0_ap_clk                    (A_IO_L2_in_7_U0_ap_clk),
    .A_IO_L2_in_8_U0_ap_clk                    (A_IO_L2_in_8_U0_ap_clk),
    .A_IO_L2_in_9_U0_ap_clk                    (A_IO_L2_in_9_U0_ap_clk),
    .A_IO_L2_in_U0_ap_clk                      (A_IO_L2_in_U0_ap_clk),
    .A_IO_L2_in_boundary_U0_ap_clk             (A_IO_L2_in_boundary_U0_ap_clk),
    .A_IO_L3_in_U0_ap_clk                      (A_IO_L3_in_U0_ap_clk),
    .A_PE_dummy_12_U0_ap_clk                   (A_PE_dummy_12_U0_ap_clk),
    .A_PE_dummy_13_U0_ap_clk                   (A_PE_dummy_13_U0_ap_clk),
    .A_PE_dummy_14_U0_ap_clk                   (A_PE_dummy_14_U0_ap_clk),
    .A_PE_dummy_15_U0_ap_clk                   (A_PE_dummy_15_U0_ap_clk),
    .A_PE_dummy_16_U0_ap_clk                   (A_PE_dummy_16_U0_ap_clk),
    .A_PE_dummy_17_U0_ap_clk                   (A_PE_dummy_17_U0_ap_clk),
    .A_PE_dummy_18_U0_ap_clk                   (A_PE_dummy_18_U0_ap_clk),
    .A_PE_dummy_19_U0_ap_clk                   (A_PE_dummy_19_U0_ap_clk),
    .A_PE_dummy_20_U0_ap_clk                   (A_PE_dummy_20_U0_ap_clk),
    .A_PE_dummy_21_U0_ap_clk                   (A_PE_dummy_21_U0_ap_clk),
    .A_PE_dummy_22_U0_ap_clk                   (A_PE_dummy_22_U0_ap_clk),
    .A_PE_dummy_23_U0_ap_clk                   (A_PE_dummy_23_U0_ap_clk),
    .A_PE_dummy_U0_ap_clk                      (A_PE_dummy_U0_ap_clk),
    .B_IO_L2_in_U0_ap_clk                      (B_IO_L2_in_U0_ap_clk),
    .B_IO_L2_in_boundary_U0_ap_clk             (B_IO_L2_in_boundary_U0_ap_clk),
    .B_IO_L3_in_U0_ap_clk                      (B_IO_L3_in_U0_ap_clk),
    .B_PE_dummy_24_U0_ap_clk                   (B_PE_dummy_24_U0_ap_clk),
    .B_PE_dummy_U0_ap_clk                      (B_PE_dummy_U0_ap_clk),
    .C_c_U_clk                                 (C_c_U_clk),
    .C_drain_IO_L1_out_25_U0_ap_clk            (C_drain_IO_L1_out_25_U0_ap_clk),
    .C_drain_IO_L1_out_26_U0_ap_clk            (C_drain_IO_L1_out_26_U0_ap_clk),
    .C_drain_IO_L1_out_27_U0_ap_clk            (C_drain_IO_L1_out_27_U0_ap_clk),
    .C_drain_IO_L1_out_28_U0_ap_clk            (C_drain_IO_L1_out_28_U0_ap_clk),
    .C_drain_IO_L1_out_29_U0_ap_clk            (C_drain_IO_L1_out_29_U0_ap_clk),
    .C_drain_IO_L1_out_30_U0_ap_clk            (C_drain_IO_L1_out_30_U0_ap_clk),
    .C_drain_IO_L1_out_31_U0_ap_clk            (C_drain_IO_L1_out_31_U0_ap_clk),
    .C_drain_IO_L1_out_32_U0_ap_clk            (C_drain_IO_L1_out_32_U0_ap_clk),
    .C_drain_IO_L1_out_33_U0_ap_clk            (C_drain_IO_L1_out_33_U0_ap_clk),
    .C_drain_IO_L1_out_34_U0_ap_clk            (C_drain_IO_L1_out_34_U0_ap_clk),
    .C_drain_IO_L1_out_35_U0_ap_clk            (C_drain_IO_L1_out_35_U0_ap_clk),
    .C_drain_IO_L1_out_37_U0_ap_clk            (C_drain_IO_L1_out_37_U0_ap_clk),
    .C_drain_IO_L1_out_38_U0_ap_clk            (C_drain_IO_L1_out_38_U0_ap_clk),
    .C_drain_IO_L1_out_39_U0_ap_clk            (C_drain_IO_L1_out_39_U0_ap_clk),
    .C_drain_IO_L1_out_40_U0_ap_clk            (C_drain_IO_L1_out_40_U0_ap_clk),
    .C_drain_IO_L1_out_41_U0_ap_clk            (C_drain_IO_L1_out_41_U0_ap_clk),
    .C_drain_IO_L1_out_42_U0_ap_clk            (C_drain_IO_L1_out_42_U0_ap_clk),
    .C_drain_IO_L1_out_43_U0_ap_clk            (C_drain_IO_L1_out_43_U0_ap_clk),
    .C_drain_IO_L1_out_44_U0_ap_clk            (C_drain_IO_L1_out_44_U0_ap_clk),
    .C_drain_IO_L1_out_45_U0_ap_clk            (C_drain_IO_L1_out_45_U0_ap_clk),
    .C_drain_IO_L1_out_46_U0_ap_clk            (C_drain_IO_L1_out_46_U0_ap_clk),
    .C_drain_IO_L1_out_47_U0_ap_clk            (C_drain_IO_L1_out_47_U0_ap_clk),
    .C_drain_IO_L1_out_48_U0_ap_clk            (C_drain_IO_L1_out_48_U0_ap_clk),
    .C_drain_IO_L1_out_U0_ap_clk               (C_drain_IO_L1_out_U0_ap_clk),
    .C_drain_IO_L1_out_boundary_36_U0_ap_clk   (C_drain_IO_L1_out_boundary_36_U0_ap_clk),
    .C_drain_IO_L1_out_boundary_U0_ap_clk      (C_drain_IO_L1_out_boundary_U0_ap_clk),
    .C_drain_IO_L2_out_U0_ap_clk               (C_drain_IO_L2_out_U0_ap_clk),
    .C_drain_IO_L2_out_boundary_U0_ap_clk      (C_drain_IO_L2_out_boundary_U0_ap_clk),
    .C_drain_IO_L3_out_U0_ap_clk               (C_drain_IO_L3_out_U0_ap_clk),
    .PE_wrapper_0_0_U0_ap_clk                  (PE_wrapper_0_0_U0_ap_clk),
    .PE_wrapper_0_1_U0_ap_clk                  (PE_wrapper_0_1_U0_ap_clk),
    .PE_wrapper_10_0_U0_ap_clk                 (PE_wrapper_10_0_U0_ap_clk),
    .PE_wrapper_10_1_U0_ap_clk                 (PE_wrapper_10_1_U0_ap_clk),
    .PE_wrapper_11_0_U0_ap_clk                 (PE_wrapper_11_0_U0_ap_clk),
    .PE_wrapper_11_1_U0_ap_clk                 (PE_wrapper_11_1_U0_ap_clk),
    .PE_wrapper_12_0_U0_ap_clk                 (PE_wrapper_12_0_U0_ap_clk),
    .PE_wrapper_12_1_U0_ap_clk                 (PE_wrapper_12_1_U0_ap_clk),
    .PE_wrapper_1_0_U0_ap_clk                  (PE_wrapper_1_0_U0_ap_clk),
    .PE_wrapper_1_1_U0_ap_clk                  (PE_wrapper_1_1_U0_ap_clk),
    .PE_wrapper_2_0_U0_ap_clk                  (PE_wrapper_2_0_U0_ap_clk),
    .PE_wrapper_2_1_U0_ap_clk                  (PE_wrapper_2_1_U0_ap_clk),
    .PE_wrapper_3_0_U0_ap_clk                  (PE_wrapper_3_0_U0_ap_clk),
    .PE_wrapper_3_1_U0_ap_clk                  (PE_wrapper_3_1_U0_ap_clk),
    .PE_wrapper_4_0_U0_ap_clk                  (PE_wrapper_4_0_U0_ap_clk),
    .PE_wrapper_4_1_U0_ap_clk                  (PE_wrapper_4_1_U0_ap_clk),
    .PE_wrapper_5_0_U0_ap_clk                  (PE_wrapper_5_0_U0_ap_clk),
    .PE_wrapper_5_1_U0_ap_clk                  (PE_wrapper_5_1_U0_ap_clk),
    .PE_wrapper_6_0_U0_ap_clk                  (PE_wrapper_6_0_U0_ap_clk),
    .PE_wrapper_6_1_U0_ap_clk                  (PE_wrapper_6_1_U0_ap_clk),
    .PE_wrapper_7_0_U0_ap_clk                  (PE_wrapper_7_0_U0_ap_clk),
    .PE_wrapper_7_1_U0_ap_clk                  (PE_wrapper_7_1_U0_ap_clk),
    .PE_wrapper_8_0_U0_ap_clk                  (PE_wrapper_8_0_U0_ap_clk),
    .PE_wrapper_8_1_U0_ap_clk                  (PE_wrapper_8_1_U0_ap_clk),
    .PE_wrapper_9_0_U0_ap_clk                  (PE_wrapper_9_0_U0_ap_clk),
    .PE_wrapper_9_1_U0_ap_clk                  (PE_wrapper_9_1_U0_ap_clk),
    .ap_clk                                    (ap_clk),
    .control_s_axi_U_ACLK                      (control_s_axi_U_ACLK),
    .entry_proc_U0_ap_clk                      (entry_proc_U0_ap_clk),
    .fifo_A_A_IO_L2_in_0_U_clk                 (fifo_A_A_IO_L2_in_0_U_clk),
    .fifo_A_A_IO_L2_in_10_U_clk                (fifo_A_A_IO_L2_in_10_U_clk),
    .fifo_A_A_IO_L2_in_11_U_clk                (fifo_A_A_IO_L2_in_11_U_clk),
    .fifo_A_A_IO_L2_in_12_U_clk                (fifo_A_A_IO_L2_in_12_U_clk),
    .fifo_A_A_IO_L2_in_1_U_clk                 (fifo_A_A_IO_L2_in_1_U_clk),
    .fifo_A_A_IO_L2_in_2_U_clk                 (fifo_A_A_IO_L2_in_2_U_clk),
    .fifo_A_A_IO_L2_in_3_U_clk                 (fifo_A_A_IO_L2_in_3_U_clk),
    .fifo_A_A_IO_L2_in_4_U_clk                 (fifo_A_A_IO_L2_in_4_U_clk),
    .fifo_A_A_IO_L2_in_5_U_clk                 (fifo_A_A_IO_L2_in_5_U_clk),
    .fifo_A_A_IO_L2_in_6_U_clk                 (fifo_A_A_IO_L2_in_6_U_clk),
    .fifo_A_A_IO_L2_in_7_U_clk                 (fifo_A_A_IO_L2_in_7_U_clk),
    .fifo_A_A_IO_L2_in_8_U_clk                 (fifo_A_A_IO_L2_in_8_U_clk),
    .fifo_A_A_IO_L2_in_9_U_clk                 (fifo_A_A_IO_L2_in_9_U_clk),
    .fifo_A_PE_0_0_U_clk                       (fifo_A_PE_0_0_U_clk),
    .fifo_A_PE_0_1_U_clk                       (fifo_A_PE_0_1_U_clk),
    .fifo_A_PE_0_2_U_clk                       (fifo_A_PE_0_2_U_clk),
    .fifo_A_PE_10_0_U_clk                      (fifo_A_PE_10_0_U_clk),
    .fifo_A_PE_10_1_U_clk                      (fifo_A_PE_10_1_U_clk),
    .fifo_A_PE_10_2_U_clk                      (fifo_A_PE_10_2_U_clk),
    .fifo_A_PE_11_0_U_clk                      (fifo_A_PE_11_0_U_clk),
    .fifo_A_PE_11_1_U_clk                      (fifo_A_PE_11_1_U_clk),
    .fifo_A_PE_11_2_U_clk                      (fifo_A_PE_11_2_U_clk),
    .fifo_A_PE_12_0_U_clk                      (fifo_A_PE_12_0_U_clk),
    .fifo_A_PE_12_1_U_clk                      (fifo_A_PE_12_1_U_clk),
    .fifo_A_PE_12_2_U_clk                      (fifo_A_PE_12_2_U_clk),
    .fifo_A_PE_1_0_U_clk                       (fifo_A_PE_1_0_U_clk),
    .fifo_A_PE_1_1_U_clk                       (fifo_A_PE_1_1_U_clk),
    .fifo_A_PE_1_2_U_clk                       (fifo_A_PE_1_2_U_clk),
    .fifo_A_PE_2_0_U_clk                       (fifo_A_PE_2_0_U_clk),
    .fifo_A_PE_2_1_U_clk                       (fifo_A_PE_2_1_U_clk),
    .fifo_A_PE_2_2_U_clk                       (fifo_A_PE_2_2_U_clk),
    .fifo_A_PE_3_0_U_clk                       (fifo_A_PE_3_0_U_clk),
    .fifo_A_PE_3_1_U_clk                       (fifo_A_PE_3_1_U_clk),
    .fifo_A_PE_3_2_U_clk                       (fifo_A_PE_3_2_U_clk),
    .fifo_A_PE_4_0_U_clk                       (fifo_A_PE_4_0_U_clk),
    .fifo_A_PE_4_1_U_clk                       (fifo_A_PE_4_1_U_clk),
    .fifo_A_PE_4_2_U_clk                       (fifo_A_PE_4_2_U_clk),
    .fifo_A_PE_5_0_U_clk                       (fifo_A_PE_5_0_U_clk),
    .fifo_A_PE_5_1_U_clk                       (fifo_A_PE_5_1_U_clk),
    .fifo_A_PE_5_2_U_clk                       (fifo_A_PE_5_2_U_clk),
    .fifo_A_PE_6_0_U_clk                       (fifo_A_PE_6_0_U_clk),
    .fifo_A_PE_6_1_U_clk                       (fifo_A_PE_6_1_U_clk),
    .fifo_A_PE_6_2_U_clk                       (fifo_A_PE_6_2_U_clk),
    .fifo_A_PE_7_0_U_clk                       (fifo_A_PE_7_0_U_clk),
    .fifo_A_PE_7_1_U_clk                       (fifo_A_PE_7_1_U_clk),
    .fifo_A_PE_7_2_U_clk                       (fifo_A_PE_7_2_U_clk),
    .fifo_A_PE_8_0_U_clk                       (fifo_A_PE_8_0_U_clk),
    .fifo_A_PE_8_1_U_clk                       (fifo_A_PE_8_1_U_clk),
    .fifo_A_PE_8_2_U_clk                       (fifo_A_PE_8_2_U_clk),
    .fifo_A_PE_9_0_U_clk                       (fifo_A_PE_9_0_U_clk),
    .fifo_A_PE_9_1_U_clk                       (fifo_A_PE_9_1_U_clk),
    .fifo_A_PE_9_2_U_clk                       (fifo_A_PE_9_2_U_clk),
    .fifo_B_B_IO_L2_in_0_U_clk                 (fifo_B_B_IO_L2_in_0_U_clk),
    .fifo_B_B_IO_L2_in_1_U_clk                 (fifo_B_B_IO_L2_in_1_U_clk),
    .fifo_B_PE_0_0_U_clk                       (fifo_B_PE_0_0_U_clk),
    .fifo_B_PE_0_1_U_clk                       (fifo_B_PE_0_1_U_clk),
    .fifo_B_PE_10_0_U_clk                      (fifo_B_PE_10_0_U_clk),
    .fifo_B_PE_10_1_U_clk                      (fifo_B_PE_10_1_U_clk),
    .fifo_B_PE_11_0_U_clk                      (fifo_B_PE_11_0_U_clk),
    .fifo_B_PE_11_1_U_clk                      (fifo_B_PE_11_1_U_clk),
    .fifo_B_PE_12_0_U_clk                      (fifo_B_PE_12_0_U_clk),
    .fifo_B_PE_12_1_U_clk                      (fifo_B_PE_12_1_U_clk),
    .fifo_B_PE_13_0_U_clk                      (fifo_B_PE_13_0_U_clk),
    .fifo_B_PE_13_1_U_clk                      (fifo_B_PE_13_1_U_clk),
    .fifo_B_PE_1_0_U_clk                       (fifo_B_PE_1_0_U_clk),
    .fifo_B_PE_1_1_U_clk                       (fifo_B_PE_1_1_U_clk),
    .fifo_B_PE_2_0_U_clk                       (fifo_B_PE_2_0_U_clk),
    .fifo_B_PE_2_1_U_clk                       (fifo_B_PE_2_1_U_clk),
    .fifo_B_PE_3_0_U_clk                       (fifo_B_PE_3_0_U_clk),
    .fifo_B_PE_3_1_U_clk                       (fifo_B_PE_3_1_U_clk),
    .fifo_B_PE_4_0_U_clk                       (fifo_B_PE_4_0_U_clk),
    .fifo_B_PE_4_1_U_clk                       (fifo_B_PE_4_1_U_clk),
    .fifo_B_PE_5_0_U_clk                       (fifo_B_PE_5_0_U_clk),
    .fifo_B_PE_5_1_U_clk                       (fifo_B_PE_5_1_U_clk),
    .fifo_B_PE_6_0_U_clk                       (fifo_B_PE_6_0_U_clk),
    .fifo_B_PE_6_1_U_clk                       (fifo_B_PE_6_1_U_clk),
    .fifo_B_PE_7_0_U_clk                       (fifo_B_PE_7_0_U_clk),
    .fifo_B_PE_7_1_U_clk                       (fifo_B_PE_7_1_U_clk),
    .fifo_B_PE_8_0_U_clk                       (fifo_B_PE_8_0_U_clk),
    .fifo_B_PE_8_1_U_clk                       (fifo_B_PE_8_1_U_clk),
    .fifo_B_PE_9_0_U_clk                       (fifo_B_PE_9_0_U_clk),
    .fifo_B_PE_9_1_U_clk                       (fifo_B_PE_9_1_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_0_U_clk  (fifo_C_drain_C_drain_IO_L1_out_0_0_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_10_U_clk (fifo_C_drain_C_drain_IO_L1_out_0_10_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_11_U_clk (fifo_C_drain_C_drain_IO_L1_out_0_11_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_12_U_clk (fifo_C_drain_C_drain_IO_L1_out_0_12_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_1_U_clk  (fifo_C_drain_C_drain_IO_L1_out_0_1_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_2_U_clk  (fifo_C_drain_C_drain_IO_L1_out_0_2_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_3_U_clk  (fifo_C_drain_C_drain_IO_L1_out_0_3_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_4_U_clk  (fifo_C_drain_C_drain_IO_L1_out_0_4_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_5_U_clk  (fifo_C_drain_C_drain_IO_L1_out_0_5_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_6_U_clk  (fifo_C_drain_C_drain_IO_L1_out_0_6_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_7_U_clk  (fifo_C_drain_C_drain_IO_L1_out_0_7_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_8_U_clk  (fifo_C_drain_C_drain_IO_L1_out_0_8_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_9_U_clk  (fifo_C_drain_C_drain_IO_L1_out_0_9_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_0_U_clk  (fifo_C_drain_C_drain_IO_L1_out_1_0_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_10_U_clk (fifo_C_drain_C_drain_IO_L1_out_1_10_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_11_U_clk (fifo_C_drain_C_drain_IO_L1_out_1_11_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_12_U_clk (fifo_C_drain_C_drain_IO_L1_out_1_12_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_1_U_clk  (fifo_C_drain_C_drain_IO_L1_out_1_1_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_2_U_clk  (fifo_C_drain_C_drain_IO_L1_out_1_2_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_3_U_clk  (fifo_C_drain_C_drain_IO_L1_out_1_3_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_4_U_clk  (fifo_C_drain_C_drain_IO_L1_out_1_4_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_5_U_clk  (fifo_C_drain_C_drain_IO_L1_out_1_5_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_6_U_clk  (fifo_C_drain_C_drain_IO_L1_out_1_6_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_7_U_clk  (fifo_C_drain_C_drain_IO_L1_out_1_7_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_8_U_clk  (fifo_C_drain_C_drain_IO_L1_out_1_8_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_9_U_clk  (fifo_C_drain_C_drain_IO_L1_out_1_9_U_clk),
    .fifo_C_drain_C_drain_IO_L2_out_0_U_clk    (fifo_C_drain_C_drain_IO_L2_out_0_U_clk),
    .fifo_C_drain_C_drain_IO_L2_out_1_U_clk    (fifo_C_drain_C_drain_IO_L2_out_1_U_clk),
    .fifo_C_drain_PE_0_0_U_clk                 (fifo_C_drain_PE_0_0_U_clk),
    .fifo_C_drain_PE_0_1_U_clk                 (fifo_C_drain_PE_0_1_U_clk),
    .fifo_C_drain_PE_10_0_U_clk                (fifo_C_drain_PE_10_0_U_clk),
    .fifo_C_drain_PE_10_1_U_clk                (fifo_C_drain_PE_10_1_U_clk),
    .fifo_C_drain_PE_11_0_U_clk                (fifo_C_drain_PE_11_0_U_clk),
    .fifo_C_drain_PE_11_1_U_clk                (fifo_C_drain_PE_11_1_U_clk),
    .fifo_C_drain_PE_12_0_U_clk                (fifo_C_drain_PE_12_0_U_clk),
    .fifo_C_drain_PE_12_1_U_clk                (fifo_C_drain_PE_12_1_U_clk),
    .fifo_C_drain_PE_1_0_U_clk                 (fifo_C_drain_PE_1_0_U_clk),
    .fifo_C_drain_PE_1_1_U_clk                 (fifo_C_drain_PE_1_1_U_clk),
    .fifo_C_drain_PE_2_0_U_clk                 (fifo_C_drain_PE_2_0_U_clk),
    .fifo_C_drain_PE_2_1_U_clk                 (fifo_C_drain_PE_2_1_U_clk),
    .fifo_C_drain_PE_3_0_U_clk                 (fifo_C_drain_PE_3_0_U_clk),
    .fifo_C_drain_PE_3_1_U_clk                 (fifo_C_drain_PE_3_1_U_clk),
    .fifo_C_drain_PE_4_0_U_clk                 (fifo_C_drain_PE_4_0_U_clk),
    .fifo_C_drain_PE_4_1_U_clk                 (fifo_C_drain_PE_4_1_U_clk),
    .fifo_C_drain_PE_5_0_U_clk                 (fifo_C_drain_PE_5_0_U_clk),
    .fifo_C_drain_PE_5_1_U_clk                 (fifo_C_drain_PE_5_1_U_clk),
    .fifo_C_drain_PE_6_0_U_clk                 (fifo_C_drain_PE_6_0_U_clk),
    .fifo_C_drain_PE_6_1_U_clk                 (fifo_C_drain_PE_6_1_U_clk),
    .fifo_C_drain_PE_7_0_U_clk                 (fifo_C_drain_PE_7_0_U_clk),
    .fifo_C_drain_PE_7_1_U_clk                 (fifo_C_drain_PE_7_1_U_clk),
    .fifo_C_drain_PE_8_0_U_clk                 (fifo_C_drain_PE_8_0_U_clk),
    .fifo_C_drain_PE_8_1_U_clk                 (fifo_C_drain_PE_8_1_U_clk),
    .fifo_C_drain_PE_9_0_U_clk                 (fifo_C_drain_PE_9_0_U_clk),
    .fifo_C_drain_PE_9_1_U_clk                 (fifo_C_drain_PE_9_1_U_clk),
    .gmem_A_m_axi_U_ACLK                       (gmem_A_m_axi_U_ACLK),
    .gmem_B_m_axi_U_ACLK                       (gmem_B_m_axi_U_ACLK),
    .gmem_C_m_axi_U_ACLK                       (gmem_C_m_axi_U_ACLK)
);

endmodule  // __rs_kernel3_aux_split_aux_140
