--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Demux1_to_4.twx Demux1_to_4.ncd -o Demux1_to_4.twr
Demux1_to_4.pcf -ucf Demux1_to_4.ucf

Design file:              Demux1_to_4.ncd
Physical constraint file: Demux1_to_4.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock S<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Xin         |   -0.037(F)|      FAST  |    1.222(F)|      SLOW  |_n0031            |   0.000|
            |   -0.287(F)|      FAST  |    1.556(F)|      SLOW  |_n0035            |   0.000|
            |   -0.250(F)|      FAST  |    1.520(F)|      SLOW  |_n0039            |   0.000|
            |   -0.268(F)|      FAST  |    1.580(F)|      SLOW  |_n0043            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock S<1>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Xin         |    0.018(F)|      FAST  |    1.181(F)|      SLOW  |_n0031            |   0.000|
            |   -0.232(F)|      FAST  |    1.515(F)|      SLOW  |_n0035            |   0.000|
            |   -0.089(F)|      FAST  |    1.254(F)|      SLOW  |_n0039            |   0.000|
            |   -0.107(F)|      FAST  |    1.314(F)|      SLOW  |_n0043            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock S<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Yout<0>     |         6.761(F)|      SLOW  |         3.760(F)|      FAST  |_n0031            |   0.000|
Yout<1>     |         6.705(F)|      SLOW  |         3.762(F)|      FAST  |_n0035            |   0.000|
Yout<2>     |         6.917(F)|      SLOW  |         3.910(F)|      FAST  |_n0039            |   0.000|
Yout<3>     |         6.973(F)|      SLOW  |         3.908(F)|      FAST  |_n0043            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock S<1> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Yout<0>     |         6.720(F)|      SLOW  |         3.705(F)|      FAST  |_n0031            |   0.000|
Yout<1>     |         6.664(F)|      SLOW  |         3.707(F)|      FAST  |_n0035            |   0.000|
Yout<2>     |         6.651(F)|      SLOW  |         3.749(F)|      FAST  |_n0039            |   0.000|
Yout<3>     |         6.707(F)|      SLOW  |         3.747(F)|      FAST  |_n0043            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Sat Mar 23 11:13:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



