
*** Running vivado
    with args -log pong.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pong.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source pong.tcl -notrace
Command: synth_design -top pong -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9408 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 826.805 ; gain = 178.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pong' [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/sources_1/new/pong.vhd:20]
WARNING: [Synth 8-614] signal 'led_total' is read in the process but is not in the sensitivity list [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/sources_1/new/pong.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'pong' (1#1) [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/sources_1/new/pong.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 890.031 ; gain = 241.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 890.031 ; gain = 241.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 890.031 ; gain = 241.324
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/constrs_1/new/BASYS3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pong_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pong_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1012.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.648 ; gain = 363.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.648 ; gain = 363.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.648 ; gain = 363.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "LED" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'RED_reg' [C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.srcs/sources_1/new/pong.vhd:280]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.648 ; gain = 363.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pong 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'ydirection_reg[11]' (FDRE) to 'ydirection_reg[12]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[12]' (FDRE) to 'ydirection_reg[13]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[13]' (FDRE) to 'ydirection_reg[14]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[14]' (FDRE) to 'ydirection_reg[15]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[15]' (FDRE) to 'ydirection_reg[16]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[16]' (FDRE) to 'ydirection_reg[17]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[17]' (FDRE) to 'ydirection_reg[18]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[18]' (FDRE) to 'ydirection_reg[19]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[19]' (FDRE) to 'ydirection_reg[20]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[20]' (FDRE) to 'ydirection_reg[21]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[21]' (FDRE) to 'ydirection_reg[22]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[22]' (FDRE) to 'ydirection_reg[23]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[23]' (FDRE) to 'ydirection_reg[24]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[24]' (FDRE) to 'ydirection_reg[25]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[25]' (FDRE) to 'ydirection_reg[26]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[26]' (FDRE) to 'ydirection_reg[27]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[27]' (FDRE) to 'ydirection_reg[28]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[28]' (FDRE) to 'ydirection_reg[29]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[29]' (FDRE) to 'ydirection_reg[30]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[30]' (FDRE) to 'ydirection_reg[31]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[31]' (FDRE) to 'ydirection_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ydirection_reg[0] )
INFO: [Synth 8-3886] merging instance 'ydirection_reg[1]' (FDRE) to 'ydirection_reg[2]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[2]' (FDRE) to 'ydirection_reg[3]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[3]' (FDRE) to 'ydirection_reg[4]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[4]' (FDRE) to 'ydirection_reg[5]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[5]' (FDRE) to 'ydirection_reg[6]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[6]' (FDRE) to 'ydirection_reg[7]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[7]' (FDRE) to 'ydirection_reg[8]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[8]' (FDRE) to 'ydirection_reg[9]'
INFO: [Synth 8-3886] merging instance 'ydirection_reg[9]' (FDRE) to 'ydirection_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xdirection_reg[0] )
INFO: [Synth 8-3886] merging instance 'xdirection_reg[1]' (FDRE) to 'xdirection_reg[2]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[2]' (FDRE) to 'xdirection_reg[3]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[3]' (FDRE) to 'xdirection_reg[4]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[4]' (FDRE) to 'xdirection_reg[5]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[5]' (FDRE) to 'xdirection_reg[6]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[6]' (FDRE) to 'xdirection_reg[7]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[7]' (FDRE) to 'xdirection_reg[8]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[8]' (FDRE) to 'xdirection_reg[9]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[9]' (FDRE) to 'xdirection_reg[10]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[10]' (FDRE) to 'xdirection_reg[11]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[11]' (FDRE) to 'xdirection_reg[12]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[12]' (FDRE) to 'xdirection_reg[13]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[13]' (FDRE) to 'xdirection_reg[14]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[14]' (FDRE) to 'xdirection_reg[15]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[15]' (FDRE) to 'xdirection_reg[16]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[16]' (FDRE) to 'xdirection_reg[17]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[17]' (FDRE) to 'xdirection_reg[18]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[18]' (FDRE) to 'xdirection_reg[19]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[19]' (FDRE) to 'xdirection_reg[20]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[20]' (FDRE) to 'xdirection_reg[21]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[21]' (FDRE) to 'xdirection_reg[22]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[22]' (FDRE) to 'xdirection_reg[23]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[23]' (FDRE) to 'xdirection_reg[24]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[24]' (FDRE) to 'xdirection_reg[25]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[25]' (FDRE) to 'xdirection_reg[26]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[26]' (FDRE) to 'xdirection_reg[27]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[27]' (FDRE) to 'xdirection_reg[28]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[28]' (FDRE) to 'xdirection_reg[29]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[29]' (FDRE) to 'xdirection_reg[30]'
INFO: [Synth 8-3886] merging instance 'xdirection_reg[30]' (FDRE) to 'xdirection_reg[31]'
INFO: [Synth 8-3886] merging instance 'RED_reg[0]' (LDCP) to 'RED_reg[3]'
INFO: [Synth 8-3886] merging instance 'RED_reg[1]' (LDCP) to 'RED_reg[3]'
INFO: [Synth 8-3886] merging instance 'RED_reg[2]' (LDCP) to 'RED_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1012.648 ; gain = 363.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.648 ; gain = 363.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1038.879 ; gain = 390.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1038.879 ; gain = 390.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.730 ; gain = 392.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.730 ; gain = 392.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1040.730 ; gain = 392.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1040.730 ; gain = 392.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1040.730 ; gain = 392.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1040.730 ; gain = 392.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   155|
|3     |LUT1   |   145|
|4     |LUT2   |   297|
|5     |LUT3   |   159|
|6     |LUT4   |   174|
|7     |LUT5   |    36|
|8     |LUT6   |    66|
|9     |FDCE   |    26|
|10    |FDRE   |   166|
|11    |FDSE   |     7|
|12    |LDCP   |     1|
|13    |IBUF   |     6|
|14    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1266|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1040.730 ; gain = 392.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1040.730 ; gain = 269.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1040.730 ; gain = 392.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'pong' is not ideal for floorplanning, since the cellview 'pong' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1055.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 17 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1055.828 ; gain = 660.562
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1055.828 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/_index/Documents/Programming/projet-vhdl/sujet_9/sujet_9.runs/synth_1/pong.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pong_utilization_synth.rpt -pb pong_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 16 17:39:10 2024...
