--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml L1_muu.twx L1_muu.ncd -o L1_muu.twr L1_muu.pcf

Design file:              L1_muu.ncd
Physical constraint file: L1_muu.pcf
Device,package,speed:     xc6slx45,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    0.487(R)|      FAST  |    0.768(R)|      SLOW  |clk_BUFGP         |   0.000|
hit         |    0.984(R)|      SLOW  |    0.010(R)|      SLOW  |clk_BUFGP         |   0.000|
l2ack       |    0.776(R)|      FAST  |    0.423(R)|      SLOW  |clk_BUFGP         |   0.000|
rd          |    0.825(R)|      FAST  |   -0.132(R)|      SLOW  |clk_BUFGP         |   0.000|
wr          |    0.955(R)|      FAST  |   -0.297(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ack         |         8.239(R)|      SLOW  |         4.275(R)|      FAST  |clk_BUFGP         |   0.000|
ch          |         8.079(R)|      SLOW  |         4.293(R)|      FAST  |clk_BUFGP         |   0.000|
dwr         |         7.943(R)|      SLOW  |         4.207(R)|      FAST  |clk_BUFGP         |   0.000|
l2rd        |         7.838(R)|      SLOW  |         4.136(R)|      FAST  |clk_BUFGP         |   0.000|
l2wr        |         7.456(R)|      SLOW  |         3.971(R)|      FAST  |clk_BUFGP         |   0.000|
lfu         |         7.706(R)|      SLOW  |         4.042(R)|      FAST  |clk_BUFGP         |   0.000|
twr         |         7.914(R)|      SLOW  |         4.186(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.198|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
hit            |lfu            |    6.644|
l2ack          |ack            |    6.666|
l2ack          |dwr            |    6.748|
l2ack          |twr            |    6.719|
rd             |lfu            |    6.222|
wr             |lfu            |    6.102|
---------------+---------------+---------+


Analysis completed Tue Apr 23 17:52:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 186 MB



