
freertos_test_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fc8  081002a0  081002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08108268  08108268  00009268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08108384  08108384  00009384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810838c  0810838c  0000938c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08108390  08108390  00009390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000064  10000000  08108394  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004c38  10000064  081083f8  0000a064  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  10004c9c  081083f8  0000ac9c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000a064  2**0
                  CONTENTS, READONLY
 10 .debug_info   000203c4  00000000  00000000  0000a094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003cac  00000000  00000000  0002a458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000018c0  00000000  00000000  0002e108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001340  00000000  00000000  0002f9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003bcf0  00000000  00000000  00030d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001da41  00000000  00000000  0006c9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0019096f  00000000  00000000  0008a439  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0021ada8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006c24  00000000  00000000  0021adec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006d  00000000  00000000  00221a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	@ (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	@ (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	@ (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000064 	.word	0x10000064
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08108250 	.word	0x08108250

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	@ (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	@ (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	@ (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000068 	.word	0x10000068
 81002dc:	08108250 	.word	0x08108250

081002e0 <strlen>:
 81002e0:	4603      	mov	r3, r0
 81002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002e6:	2a00      	cmp	r2, #0
 81002e8:	d1fb      	bne.n	81002e2 <strlen+0x2>
 81002ea:	1a18      	subs	r0, r3, r0
 81002ec:	3801      	subs	r0, #1
 81002ee:	4770      	bx	lr

081002f0 <__aeabi_uldivmod>:
 81002f0:	b953      	cbnz	r3, 8100308 <__aeabi_uldivmod+0x18>
 81002f2:	b94a      	cbnz	r2, 8100308 <__aeabi_uldivmod+0x18>
 81002f4:	2900      	cmp	r1, #0
 81002f6:	bf08      	it	eq
 81002f8:	2800      	cmpeq	r0, #0
 81002fa:	bf1c      	itt	ne
 81002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8100300:	f04f 30ff 	movne.w	r0, #4294967295
 8100304:	f000 b988 	b.w	8100618 <__aeabi_idiv0>
 8100308:	f1ad 0c08 	sub.w	ip, sp, #8
 810030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100310:	f000 f806 	bl	8100320 <__udivmoddi4>
 8100314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810031c:	b004      	add	sp, #16
 810031e:	4770      	bx	lr

08100320 <__udivmoddi4>:
 8100320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100324:	9d08      	ldr	r5, [sp, #32]
 8100326:	468e      	mov	lr, r1
 8100328:	4604      	mov	r4, r0
 810032a:	4688      	mov	r8, r1
 810032c:	2b00      	cmp	r3, #0
 810032e:	d14a      	bne.n	81003c6 <__udivmoddi4+0xa6>
 8100330:	428a      	cmp	r2, r1
 8100332:	4617      	mov	r7, r2
 8100334:	d962      	bls.n	81003fc <__udivmoddi4+0xdc>
 8100336:	fab2 f682 	clz	r6, r2
 810033a:	b14e      	cbz	r6, 8100350 <__udivmoddi4+0x30>
 810033c:	f1c6 0320 	rsb	r3, r6, #32
 8100340:	fa01 f806 	lsl.w	r8, r1, r6
 8100344:	fa20 f303 	lsr.w	r3, r0, r3
 8100348:	40b7      	lsls	r7, r6
 810034a:	ea43 0808 	orr.w	r8, r3, r8
 810034e:	40b4      	lsls	r4, r6
 8100350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100354:	fa1f fc87 	uxth.w	ip, r7
 8100358:	fbb8 f1fe 	udiv	r1, r8, lr
 810035c:	0c23      	lsrs	r3, r4, #16
 810035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8100362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8100366:	fb01 f20c 	mul.w	r2, r1, ip
 810036a:	429a      	cmp	r2, r3
 810036c:	d909      	bls.n	8100382 <__udivmoddi4+0x62>
 810036e:	18fb      	adds	r3, r7, r3
 8100370:	f101 30ff 	add.w	r0, r1, #4294967295
 8100374:	f080 80ea 	bcs.w	810054c <__udivmoddi4+0x22c>
 8100378:	429a      	cmp	r2, r3
 810037a:	f240 80e7 	bls.w	810054c <__udivmoddi4+0x22c>
 810037e:	3902      	subs	r1, #2
 8100380:	443b      	add	r3, r7
 8100382:	1a9a      	subs	r2, r3, r2
 8100384:	b2a3      	uxth	r3, r4
 8100386:	fbb2 f0fe 	udiv	r0, r2, lr
 810038a:	fb0e 2210 	mls	r2, lr, r0, r2
 810038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8100392:	fb00 fc0c 	mul.w	ip, r0, ip
 8100396:	459c      	cmp	ip, r3
 8100398:	d909      	bls.n	81003ae <__udivmoddi4+0x8e>
 810039a:	18fb      	adds	r3, r7, r3
 810039c:	f100 32ff 	add.w	r2, r0, #4294967295
 81003a0:	f080 80d6 	bcs.w	8100550 <__udivmoddi4+0x230>
 81003a4:	459c      	cmp	ip, r3
 81003a6:	f240 80d3 	bls.w	8100550 <__udivmoddi4+0x230>
 81003aa:	443b      	add	r3, r7
 81003ac:	3802      	subs	r0, #2
 81003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 81003b2:	eba3 030c 	sub.w	r3, r3, ip
 81003b6:	2100      	movs	r1, #0
 81003b8:	b11d      	cbz	r5, 81003c2 <__udivmoddi4+0xa2>
 81003ba:	40f3      	lsrs	r3, r6
 81003bc:	2200      	movs	r2, #0
 81003be:	e9c5 3200 	strd	r3, r2, [r5]
 81003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003c6:	428b      	cmp	r3, r1
 81003c8:	d905      	bls.n	81003d6 <__udivmoddi4+0xb6>
 81003ca:	b10d      	cbz	r5, 81003d0 <__udivmoddi4+0xb0>
 81003cc:	e9c5 0100 	strd	r0, r1, [r5]
 81003d0:	2100      	movs	r1, #0
 81003d2:	4608      	mov	r0, r1
 81003d4:	e7f5      	b.n	81003c2 <__udivmoddi4+0xa2>
 81003d6:	fab3 f183 	clz	r1, r3
 81003da:	2900      	cmp	r1, #0
 81003dc:	d146      	bne.n	810046c <__udivmoddi4+0x14c>
 81003de:	4573      	cmp	r3, lr
 81003e0:	d302      	bcc.n	81003e8 <__udivmoddi4+0xc8>
 81003e2:	4282      	cmp	r2, r0
 81003e4:	f200 8105 	bhi.w	81005f2 <__udivmoddi4+0x2d2>
 81003e8:	1a84      	subs	r4, r0, r2
 81003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 81003ee:	2001      	movs	r0, #1
 81003f0:	4690      	mov	r8, r2
 81003f2:	2d00      	cmp	r5, #0
 81003f4:	d0e5      	beq.n	81003c2 <__udivmoddi4+0xa2>
 81003f6:	e9c5 4800 	strd	r4, r8, [r5]
 81003fa:	e7e2      	b.n	81003c2 <__udivmoddi4+0xa2>
 81003fc:	2a00      	cmp	r2, #0
 81003fe:	f000 8090 	beq.w	8100522 <__udivmoddi4+0x202>
 8100402:	fab2 f682 	clz	r6, r2
 8100406:	2e00      	cmp	r6, #0
 8100408:	f040 80a4 	bne.w	8100554 <__udivmoddi4+0x234>
 810040c:	1a8a      	subs	r2, r1, r2
 810040e:	0c03      	lsrs	r3, r0, #16
 8100410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100414:	b280      	uxth	r0, r0
 8100416:	b2bc      	uxth	r4, r7
 8100418:	2101      	movs	r1, #1
 810041a:	fbb2 fcfe 	udiv	ip, r2, lr
 810041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8100422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8100426:	fb04 f20c 	mul.w	r2, r4, ip
 810042a:	429a      	cmp	r2, r3
 810042c:	d907      	bls.n	810043e <__udivmoddi4+0x11e>
 810042e:	18fb      	adds	r3, r7, r3
 8100430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8100434:	d202      	bcs.n	810043c <__udivmoddi4+0x11c>
 8100436:	429a      	cmp	r2, r3
 8100438:	f200 80e0 	bhi.w	81005fc <__udivmoddi4+0x2dc>
 810043c:	46c4      	mov	ip, r8
 810043e:	1a9b      	subs	r3, r3, r2
 8100440:	fbb3 f2fe 	udiv	r2, r3, lr
 8100444:	fb0e 3312 	mls	r3, lr, r2, r3
 8100448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 810044c:	fb02 f404 	mul.w	r4, r2, r4
 8100450:	429c      	cmp	r4, r3
 8100452:	d907      	bls.n	8100464 <__udivmoddi4+0x144>
 8100454:	18fb      	adds	r3, r7, r3
 8100456:	f102 30ff 	add.w	r0, r2, #4294967295
 810045a:	d202      	bcs.n	8100462 <__udivmoddi4+0x142>
 810045c:	429c      	cmp	r4, r3
 810045e:	f200 80ca 	bhi.w	81005f6 <__udivmoddi4+0x2d6>
 8100462:	4602      	mov	r2, r0
 8100464:	1b1b      	subs	r3, r3, r4
 8100466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 810046a:	e7a5      	b.n	81003b8 <__udivmoddi4+0x98>
 810046c:	f1c1 0620 	rsb	r6, r1, #32
 8100470:	408b      	lsls	r3, r1
 8100472:	fa22 f706 	lsr.w	r7, r2, r6
 8100476:	431f      	orrs	r7, r3
 8100478:	fa0e f401 	lsl.w	r4, lr, r1
 810047c:	fa20 f306 	lsr.w	r3, r0, r6
 8100480:	fa2e fe06 	lsr.w	lr, lr, r6
 8100484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8100488:	4323      	orrs	r3, r4
 810048a:	fa00 f801 	lsl.w	r8, r0, r1
 810048e:	fa1f fc87 	uxth.w	ip, r7
 8100492:	fbbe f0f9 	udiv	r0, lr, r9
 8100496:	0c1c      	lsrs	r4, r3, #16
 8100498:	fb09 ee10 	mls	lr, r9, r0, lr
 810049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 81004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 81004a4:	45a6      	cmp	lr, r4
 81004a6:	fa02 f201 	lsl.w	r2, r2, r1
 81004aa:	d909      	bls.n	81004c0 <__udivmoddi4+0x1a0>
 81004ac:	193c      	adds	r4, r7, r4
 81004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 81004b2:	f080 809c 	bcs.w	81005ee <__udivmoddi4+0x2ce>
 81004b6:	45a6      	cmp	lr, r4
 81004b8:	f240 8099 	bls.w	81005ee <__udivmoddi4+0x2ce>
 81004bc:	3802      	subs	r0, #2
 81004be:	443c      	add	r4, r7
 81004c0:	eba4 040e 	sub.w	r4, r4, lr
 81004c4:	fa1f fe83 	uxth.w	lr, r3
 81004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 81004cc:	fb09 4413 	mls	r4, r9, r3, r4
 81004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 81004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 81004d8:	45a4      	cmp	ip, r4
 81004da:	d908      	bls.n	81004ee <__udivmoddi4+0x1ce>
 81004dc:	193c      	adds	r4, r7, r4
 81004de:	f103 3eff 	add.w	lr, r3, #4294967295
 81004e2:	f080 8082 	bcs.w	81005ea <__udivmoddi4+0x2ca>
 81004e6:	45a4      	cmp	ip, r4
 81004e8:	d97f      	bls.n	81005ea <__udivmoddi4+0x2ca>
 81004ea:	3b02      	subs	r3, #2
 81004ec:	443c      	add	r4, r7
 81004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 81004f2:	eba4 040c 	sub.w	r4, r4, ip
 81004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 81004fa:	4564      	cmp	r4, ip
 81004fc:	4673      	mov	r3, lr
 81004fe:	46e1      	mov	r9, ip
 8100500:	d362      	bcc.n	81005c8 <__udivmoddi4+0x2a8>
 8100502:	d05f      	beq.n	81005c4 <__udivmoddi4+0x2a4>
 8100504:	b15d      	cbz	r5, 810051e <__udivmoddi4+0x1fe>
 8100506:	ebb8 0203 	subs.w	r2, r8, r3
 810050a:	eb64 0409 	sbc.w	r4, r4, r9
 810050e:	fa04 f606 	lsl.w	r6, r4, r6
 8100512:	fa22 f301 	lsr.w	r3, r2, r1
 8100516:	431e      	orrs	r6, r3
 8100518:	40cc      	lsrs	r4, r1
 810051a:	e9c5 6400 	strd	r6, r4, [r5]
 810051e:	2100      	movs	r1, #0
 8100520:	e74f      	b.n	81003c2 <__udivmoddi4+0xa2>
 8100522:	fbb1 fcf2 	udiv	ip, r1, r2
 8100526:	0c01      	lsrs	r1, r0, #16
 8100528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 810052c:	b280      	uxth	r0, r0
 810052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8100532:	463b      	mov	r3, r7
 8100534:	4638      	mov	r0, r7
 8100536:	463c      	mov	r4, r7
 8100538:	46b8      	mov	r8, r7
 810053a:	46be      	mov	lr, r7
 810053c:	2620      	movs	r6, #32
 810053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8100542:	eba2 0208 	sub.w	r2, r2, r8
 8100546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 810054a:	e766      	b.n	810041a <__udivmoddi4+0xfa>
 810054c:	4601      	mov	r1, r0
 810054e:	e718      	b.n	8100382 <__udivmoddi4+0x62>
 8100550:	4610      	mov	r0, r2
 8100552:	e72c      	b.n	81003ae <__udivmoddi4+0x8e>
 8100554:	f1c6 0220 	rsb	r2, r6, #32
 8100558:	fa2e f302 	lsr.w	r3, lr, r2
 810055c:	40b7      	lsls	r7, r6
 810055e:	40b1      	lsls	r1, r6
 8100560:	fa20 f202 	lsr.w	r2, r0, r2
 8100564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100568:	430a      	orrs	r2, r1
 810056a:	fbb3 f8fe 	udiv	r8, r3, lr
 810056e:	b2bc      	uxth	r4, r7
 8100570:	fb0e 3318 	mls	r3, lr, r8, r3
 8100574:	0c11      	lsrs	r1, r2, #16
 8100576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 810057a:	fb08 f904 	mul.w	r9, r8, r4
 810057e:	40b0      	lsls	r0, r6
 8100580:	4589      	cmp	r9, r1
 8100582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8100586:	b280      	uxth	r0, r0
 8100588:	d93e      	bls.n	8100608 <__udivmoddi4+0x2e8>
 810058a:	1879      	adds	r1, r7, r1
 810058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8100590:	d201      	bcs.n	8100596 <__udivmoddi4+0x276>
 8100592:	4589      	cmp	r9, r1
 8100594:	d81f      	bhi.n	81005d6 <__udivmoddi4+0x2b6>
 8100596:	eba1 0109 	sub.w	r1, r1, r9
 810059a:	fbb1 f9fe 	udiv	r9, r1, lr
 810059e:	fb09 f804 	mul.w	r8, r9, r4
 81005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 81005a6:	b292      	uxth	r2, r2
 81005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 81005ac:	4542      	cmp	r2, r8
 81005ae:	d229      	bcs.n	8100604 <__udivmoddi4+0x2e4>
 81005b0:	18ba      	adds	r2, r7, r2
 81005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 81005b6:	d2c4      	bcs.n	8100542 <__udivmoddi4+0x222>
 81005b8:	4542      	cmp	r2, r8
 81005ba:	d2c2      	bcs.n	8100542 <__udivmoddi4+0x222>
 81005bc:	f1a9 0102 	sub.w	r1, r9, #2
 81005c0:	443a      	add	r2, r7
 81005c2:	e7be      	b.n	8100542 <__udivmoddi4+0x222>
 81005c4:	45f0      	cmp	r8, lr
 81005c6:	d29d      	bcs.n	8100504 <__udivmoddi4+0x1e4>
 81005c8:	ebbe 0302 	subs.w	r3, lr, r2
 81005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 81005d0:	3801      	subs	r0, #1
 81005d2:	46e1      	mov	r9, ip
 81005d4:	e796      	b.n	8100504 <__udivmoddi4+0x1e4>
 81005d6:	eba7 0909 	sub.w	r9, r7, r9
 81005da:	4449      	add	r1, r9
 81005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 81005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 81005e4:	fb09 f804 	mul.w	r8, r9, r4
 81005e8:	e7db      	b.n	81005a2 <__udivmoddi4+0x282>
 81005ea:	4673      	mov	r3, lr
 81005ec:	e77f      	b.n	81004ee <__udivmoddi4+0x1ce>
 81005ee:	4650      	mov	r0, sl
 81005f0:	e766      	b.n	81004c0 <__udivmoddi4+0x1a0>
 81005f2:	4608      	mov	r0, r1
 81005f4:	e6fd      	b.n	81003f2 <__udivmoddi4+0xd2>
 81005f6:	443b      	add	r3, r7
 81005f8:	3a02      	subs	r2, #2
 81005fa:	e733      	b.n	8100464 <__udivmoddi4+0x144>
 81005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8100600:	443b      	add	r3, r7
 8100602:	e71c      	b.n	810043e <__udivmoddi4+0x11e>
 8100604:	4649      	mov	r1, r9
 8100606:	e79c      	b.n	8100542 <__udivmoddi4+0x222>
 8100608:	eba1 0109 	sub.w	r1, r1, r9
 810060c:	46c4      	mov	ip, r8
 810060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8100612:	fb09 f804 	mul.w	r8, r9, r4
 8100616:	e7c4      	b.n	81005a2 <__udivmoddi4+0x282>

08100618 <__aeabi_idiv0>:
 8100618:	4770      	bx	lr
 810061a:	bf00      	nop

0810061c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 810061c:	b480      	push	{r7}
 810061e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100620:	4b09      	ldr	r3, [pc, #36]	@ (8100648 <SystemInit+0x2c>)
 8100622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8100626:	4a08      	ldr	r2, [pc, #32]	@ (8100648 <SystemInit+0x2c>)
 8100628:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 810062c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100630:	4b05      	ldr	r3, [pc, #20]	@ (8100648 <SystemInit+0x2c>)
 8100632:	691b      	ldr	r3, [r3, #16]
 8100634:	4a04      	ldr	r2, [pc, #16]	@ (8100648 <SystemInit+0x2c>)
 8100636:	f043 0310 	orr.w	r3, r3, #16
 810063a:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 810063c:	bf00      	nop
 810063e:	46bd      	mov	sp, r7
 8100640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100644:	4770      	bx	lr
 8100646:	bf00      	nop
 8100648:	e000ed00 	.word	0xe000ed00

0810064c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 810064c:	b480      	push	{r7}
 810064e:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8100650:	4b09      	ldr	r3, [pc, #36]	@ (8100678 <ExitRun0Mode+0x2c>)
 8100652:	68db      	ldr	r3, [r3, #12]
 8100654:	4a08      	ldr	r2, [pc, #32]	@ (8100678 <ExitRun0Mode+0x2c>)
 8100656:	f023 0302 	bic.w	r3, r3, #2
 810065a:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 810065c:	bf00      	nop
 810065e:	4b06      	ldr	r3, [pc, #24]	@ (8100678 <ExitRun0Mode+0x2c>)
 8100660:	685b      	ldr	r3, [r3, #4]
 8100662:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8100666:	2b00      	cmp	r3, #0
 8100668:	d0f9      	beq.n	810065e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 810066a:	bf00      	nop
 810066c:	bf00      	nop
 810066e:	46bd      	mov	sp, r7
 8100670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100674:	4770      	bx	lr
 8100676:	bf00      	nop
 8100678:	58024800 	.word	0x58024800

0810067c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 810067c:	b580      	push	{r7, lr}
 810067e:	b082      	sub	sp, #8
 8100680:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8100682:	4b2d      	ldr	r3, [pc, #180]	@ (8100738 <main+0xbc>)
 8100684:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100688:	4a2b      	ldr	r2, [pc, #172]	@ (8100738 <main+0xbc>)
 810068a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 810068e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100692:	4b29      	ldr	r3, [pc, #164]	@ (8100738 <main+0xbc>)
 8100694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100698:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810069c:	607b      	str	r3, [r7, #4]
 810069e:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81006a0:	2001      	movs	r0, #1
 81006a2:	f000 fda5 	bl	81011f0 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 81006a6:	f000 fe2f 	bl	8101308 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 81006aa:	2201      	movs	r2, #1
 81006ac:	2102      	movs	r1, #2
 81006ae:	2000      	movs	r0, #0
 81006b0:	f000 fdb0 	bl	8101214 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81006b4:	4b21      	ldr	r3, [pc, #132]	@ (810073c <main+0xc0>)
 81006b6:	681b      	ldr	r3, [r3, #0]
 81006b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 81006bc:	2b70      	cmp	r3, #112	@ 0x70
 81006be:	d108      	bne.n	81006d2 <main+0x56>
 81006c0:	4b1f      	ldr	r3, [pc, #124]	@ (8100740 <main+0xc4>)
 81006c2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 81006c6:	4a1e      	ldr	r2, [pc, #120]	@ (8100740 <main+0xc4>)
 81006c8:	f043 0301 	orr.w	r3, r3, #1
 81006cc:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 81006d0:	e007      	b.n	81006e2 <main+0x66>
 81006d2:	4b1b      	ldr	r3, [pc, #108]	@ (8100740 <main+0xc4>)
 81006d4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 81006d8:	4a19      	ldr	r2, [pc, #100]	@ (8100740 <main+0xc4>)
 81006da:	f043 0301 	orr.w	r3, r3, #1
 81006de:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81006e2:	f000 fa65 	bl	8100bb0 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81006e6:	f000 f88f 	bl	8100808 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 81006ea:	f000 f841 	bl	8100770 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 81006ee:	f004 fad3 	bl	8104c98 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of uartMutex */
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 81006f2:	4814      	ldr	r0, [pc, #80]	@ (8100744 <main+0xc8>)
 81006f4:	f004 fbc7 	bl	8104e86 <osMutexNew>
 81006f8:	4603      	mov	r3, r0
 81006fa:	4a13      	ldr	r2, [pc, #76]	@ (8100748 <main+0xcc>)
 81006fc:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 81006fe:	4a13      	ldr	r2, [pc, #76]	@ (810074c <main+0xd0>)
 8100700:	2100      	movs	r1, #0
 8100702:	4813      	ldr	r0, [pc, #76]	@ (8100750 <main+0xd4>)
 8100704:	f004 fb12 	bl	8104d2c <osThreadNew>
 8100708:	4603      	mov	r3, r0
 810070a:	4a12      	ldr	r2, [pc, #72]	@ (8100754 <main+0xd8>)
 810070c:	6013      	str	r3, [r2, #0]

  /* creation of Task_A */
  Task_AHandle = osThreadNew(StartTask02, NULL, &Task_A_attributes);
 810070e:	4a12      	ldr	r2, [pc, #72]	@ (8100758 <main+0xdc>)
 8100710:	2100      	movs	r1, #0
 8100712:	4812      	ldr	r0, [pc, #72]	@ (810075c <main+0xe0>)
 8100714:	f004 fb0a 	bl	8104d2c <osThreadNew>
 8100718:	4603      	mov	r3, r0
 810071a:	4a11      	ldr	r2, [pc, #68]	@ (8100760 <main+0xe4>)
 810071c:	6013      	str	r3, [r2, #0]

  /* creation of Task_B */
  Task_BHandle = osThreadNew(StartTask03, NULL, &Task_B_attributes);
 810071e:	4a11      	ldr	r2, [pc, #68]	@ (8100764 <main+0xe8>)
 8100720:	2100      	movs	r1, #0
 8100722:	4811      	ldr	r0, [pc, #68]	@ (8100768 <main+0xec>)
 8100724:	f004 fb02 	bl	8104d2c <osThreadNew>
 8100728:	4603      	mov	r3, r0
 810072a:	4a10      	ldr	r2, [pc, #64]	@ (810076c <main+0xf0>)
 810072c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 810072e:	f004 fad7 	bl	8104ce0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8100732:	bf00      	nop
 8100734:	e7fd      	b.n	8100732 <main+0xb6>
 8100736:	bf00      	nop
 8100738:	58024400 	.word	0x58024400
 810073c:	e000ed00 	.word	0xe000ed00
 8100740:	58026400 	.word	0x58026400
 8100744:	0810834c 	.word	0x0810834c
 8100748:	10000120 	.word	0x10000120
 810074c:	081082e0 	.word	0x081082e0
 8100750:	0810083d 	.word	0x0810083d
 8100754:	10000114 	.word	0x10000114
 8100758:	08108304 	.word	0x08108304
 810075c:	0810084d 	.word	0x0810084d
 8100760:	10000118 	.word	0x10000118
 8100764:	08108328 	.word	0x08108328
 8100768:	081008a1 	.word	0x081008a1
 810076c:	1000011c 	.word	0x1000011c

08100770 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8100770:	b580      	push	{r7, lr}
 8100772:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8100774:	4b22      	ldr	r3, [pc, #136]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 8100776:	4a23      	ldr	r2, [pc, #140]	@ (8100804 <MX_USART3_UART_Init+0x94>)
 8100778:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 810077a:	4b21      	ldr	r3, [pc, #132]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 810077c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8100780:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8100782:	4b1f      	ldr	r3, [pc, #124]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 8100784:	2200      	movs	r2, #0
 8100786:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8100788:	4b1d      	ldr	r3, [pc, #116]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 810078a:	2200      	movs	r2, #0
 810078c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 810078e:	4b1c      	ldr	r3, [pc, #112]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 8100790:	2200      	movs	r2, #0
 8100792:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8100794:	4b1a      	ldr	r3, [pc, #104]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 8100796:	220c      	movs	r2, #12
 8100798:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 810079a:	4b19      	ldr	r3, [pc, #100]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 810079c:	2200      	movs	r2, #0
 810079e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 81007a0:	4b17      	ldr	r3, [pc, #92]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 81007a2:	2200      	movs	r2, #0
 81007a4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 81007a6:	4b16      	ldr	r3, [pc, #88]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 81007a8:	2200      	movs	r2, #0
 81007aa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 81007ac:	4b14      	ldr	r3, [pc, #80]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 81007ae:	2200      	movs	r2, #0
 81007b0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 81007b2:	4b13      	ldr	r3, [pc, #76]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 81007b4:	2200      	movs	r2, #0
 81007b6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 81007b8:	4811      	ldr	r0, [pc, #68]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 81007ba:	f003 f8c1 	bl	8103940 <HAL_UART_Init>
 81007be:	4603      	mov	r3, r0
 81007c0:	2b00      	cmp	r3, #0
 81007c2:	d001      	beq.n	81007c8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 81007c4:	f000 f8a8 	bl	8100918 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 81007c8:	2100      	movs	r1, #0
 81007ca:	480d      	ldr	r0, [pc, #52]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 81007cc:	f004 f956 	bl	8104a7c <HAL_UARTEx_SetTxFifoThreshold>
 81007d0:	4603      	mov	r3, r0
 81007d2:	2b00      	cmp	r3, #0
 81007d4:	d001      	beq.n	81007da <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 81007d6:	f000 f89f 	bl	8100918 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 81007da:	2100      	movs	r1, #0
 81007dc:	4808      	ldr	r0, [pc, #32]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 81007de:	f004 f98b 	bl	8104af8 <HAL_UARTEx_SetRxFifoThreshold>
 81007e2:	4603      	mov	r3, r0
 81007e4:	2b00      	cmp	r3, #0
 81007e6:	d001      	beq.n	81007ec <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 81007e8:	f000 f896 	bl	8100918 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 81007ec:	4804      	ldr	r0, [pc, #16]	@ (8100800 <MX_USART3_UART_Init+0x90>)
 81007ee:	f004 f90c 	bl	8104a0a <HAL_UARTEx_DisableFifoMode>
 81007f2:	4603      	mov	r3, r0
 81007f4:	2b00      	cmp	r3, #0
 81007f6:	d001      	beq.n	81007fc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 81007f8:	f000 f88e 	bl	8100918 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 81007fc:	bf00      	nop
 81007fe:	bd80      	pop	{r7, pc}
 8100800:	10000080 	.word	0x10000080
 8100804:	40004800 	.word	0x40004800

08100808 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100808:	b480      	push	{r7}
 810080a:	b083      	sub	sp, #12
 810080c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 810080e:	4b0a      	ldr	r3, [pc, #40]	@ (8100838 <MX_GPIO_Init+0x30>)
 8100810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100814:	4a08      	ldr	r2, [pc, #32]	@ (8100838 <MX_GPIO_Init+0x30>)
 8100816:	f043 0302 	orr.w	r3, r3, #2
 810081a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810081e:	4b06      	ldr	r3, [pc, #24]	@ (8100838 <MX_GPIO_Init+0x30>)
 8100820:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100824:	f003 0302 	and.w	r3, r3, #2
 8100828:	607b      	str	r3, [r7, #4]
 810082a:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 810082c:	bf00      	nop
 810082e:	370c      	adds	r7, #12
 8100830:	46bd      	mov	sp, r7
 8100832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100836:	4770      	bx	lr
 8100838:	58024400 	.word	0x58024400

0810083c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 810083c:	b580      	push	{r7, lr}
 810083e:	b082      	sub	sp, #8
 8100840:	af00      	add	r7, sp, #0
 8100842:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8100844:	2001      	movs	r0, #1
 8100846:	f004 fb03 	bl	8104e50 <osDelay>
 810084a:	e7fb      	b.n	8100844 <StartDefaultTask+0x8>

0810084c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 810084c:	b580      	push	{r7, lr}
 810084e:	b084      	sub	sp, #16
 8100850:	af00      	add	r7, sp, #0
 8100852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	char *msg = "M4 Core: Tick...\r\n";
 8100854:	4b0f      	ldr	r3, [pc, #60]	@ (8100894 <StartTask02+0x48>)
 8100856:	60fb      	str	r3, [r7, #12]

	  for(;;)
	  {
		// 1. Wait to grab the Mutex (Token)
		// If "myMutex01Handle" is red/undefined, scroll up to top of main.c to check the name
		if (osMutexAcquire(uartMutexHandle, osWaitForever) == osOK)
 8100858:	4b0f      	ldr	r3, [pc, #60]	@ (8100898 <StartTask02+0x4c>)
 810085a:	681b      	ldr	r3, [r3, #0]
 810085c:	f04f 31ff 	mov.w	r1, #4294967295
 8100860:	4618      	mov	r0, r3
 8100862:	f004 fb96 	bl	8104f92 <osMutexAcquire>
 8100866:	4603      	mov	r3, r0
 8100868:	2b00      	cmp	r3, #0
 810086a:	d10e      	bne.n	810088a <StartTask02+0x3e>
		{
		   // 2. Transmit Data
		   HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 100);
 810086c:	68f8      	ldr	r0, [r7, #12]
 810086e:	f7ff fd37 	bl	81002e0 <strlen>
 8100872:	4603      	mov	r3, r0
 8100874:	b29a      	uxth	r2, r3
 8100876:	2364      	movs	r3, #100	@ 0x64
 8100878:	68f9      	ldr	r1, [r7, #12]
 810087a:	4808      	ldr	r0, [pc, #32]	@ (810089c <StartTask02+0x50>)
 810087c:	f003 f8b0 	bl	81039e0 <HAL_UART_Transmit>

		   // 3. Release Mutex so Task B can speak
		   osMutexRelease(uartMutexHandle);
 8100880:	4b05      	ldr	r3, [pc, #20]	@ (8100898 <StartTask02+0x4c>)
 8100882:	681b      	ldr	r3, [r3, #0]
 8100884:	4618      	mov	r0, r3
 8100886:	f004 fbcf 	bl	8105028 <osMutexRelease>
		}

		// 4. Wait 1000ms
		osDelay(1000);
 810088a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 810088e:	f004 fadf 	bl	8104e50 <osDelay>
		if (osMutexAcquire(uartMutexHandle, osWaitForever) == osOK)
 8100892:	e7e1      	b.n	8100858 <StartTask02+0xc>
 8100894:	08108290 	.word	0x08108290
 8100898:	10000120 	.word	0x10000120
 810089c:	10000080 	.word	0x10000080

081008a0 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 81008a0:	b580      	push	{r7, lr}
 81008a2:	b084      	sub	sp, #16
 81008a4:	af00      	add	r7, sp, #0
 81008a6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTask_B */
	  char *msg = "M4 Core: Tock!!!!\r\n";
 81008a8:	4b0f      	ldr	r3, [pc, #60]	@ (81008e8 <StartTask03+0x48>)
 81008aa:	60fb      	str	r3, [r7, #12]

	  for(;;)
	  {
	    if (osMutexAcquire(uartMutexHandle, osWaitForever) == osOK)
 81008ac:	4b0f      	ldr	r3, [pc, #60]	@ (81008ec <StartTask03+0x4c>)
 81008ae:	681b      	ldr	r3, [r3, #0]
 81008b0:	f04f 31ff 	mov.w	r1, #4294967295
 81008b4:	4618      	mov	r0, r3
 81008b6:	f004 fb6c 	bl	8104f92 <osMutexAcquire>
 81008ba:	4603      	mov	r3, r0
 81008bc:	2b00      	cmp	r3, #0
 81008be:	d10e      	bne.n	81008de <StartTask03+0x3e>
	    {
	       HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 100);
 81008c0:	68f8      	ldr	r0, [r7, #12]
 81008c2:	f7ff fd0d 	bl	81002e0 <strlen>
 81008c6:	4603      	mov	r3, r0
 81008c8:	b29a      	uxth	r2, r3
 81008ca:	2364      	movs	r3, #100	@ 0x64
 81008cc:	68f9      	ldr	r1, [r7, #12]
 81008ce:	4808      	ldr	r0, [pc, #32]	@ (81008f0 <StartTask03+0x50>)
 81008d0:	f003 f886 	bl	81039e0 <HAL_UART_Transmit>
	       osMutexRelease(uartMutexHandle);
 81008d4:	4b05      	ldr	r3, [pc, #20]	@ (81008ec <StartTask03+0x4c>)
 81008d6:	681b      	ldr	r3, [r3, #0]
 81008d8:	4618      	mov	r0, r3
 81008da:	f004 fba5 	bl	8105028 <osMutexRelease>
	    }

	    osDelay(500);
 81008de:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 81008e2:	f004 fab5 	bl	8104e50 <osDelay>
	    if (osMutexAcquire(uartMutexHandle, osWaitForever) == osOK)
 81008e6:	e7e1      	b.n	81008ac <StartTask03+0xc>
 81008e8:	081082a4 	.word	0x081082a4
 81008ec:	10000120 	.word	0x10000120
 81008f0:	10000080 	.word	0x10000080

081008f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 81008f4:	b580      	push	{r7, lr}
 81008f6:	b082      	sub	sp, #8
 81008f8:	af00      	add	r7, sp, #0
 81008fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 81008fc:	687b      	ldr	r3, [r7, #4]
 81008fe:	681b      	ldr	r3, [r3, #0]
 8100900:	4a04      	ldr	r2, [pc, #16]	@ (8100914 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8100902:	4293      	cmp	r3, r2
 8100904:	d101      	bne.n	810090a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8100906:	f000 f9b1 	bl	8100c6c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 810090a:	bf00      	nop
 810090c:	3708      	adds	r7, #8
 810090e:	46bd      	mov	sp, r7
 8100910:	bd80      	pop	{r7, pc}
 8100912:	bf00      	nop
 8100914:	40001400 	.word	0x40001400

08100918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100918:	b480      	push	{r7}
 810091a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810091c:	b672      	cpsid	i
}
 810091e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100920:	bf00      	nop
 8100922:	e7fd      	b.n	8100920 <Error_Handler+0x8>

08100924 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100924:	b580      	push	{r7, lr}
 8100926:	b082      	sub	sp, #8
 8100928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810092a:	4b0c      	ldr	r3, [pc, #48]	@ (810095c <HAL_MspInit+0x38>)
 810092c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100930:	4a0a      	ldr	r2, [pc, #40]	@ (810095c <HAL_MspInit+0x38>)
 8100932:	f043 0302 	orr.w	r3, r3, #2
 8100936:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 810093a:	4b08      	ldr	r3, [pc, #32]	@ (810095c <HAL_MspInit+0x38>)
 810093c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100940:	f003 0302 	and.w	r3, r3, #2
 8100944:	607b      	str	r3, [r7, #4]
 8100946:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8100948:	2200      	movs	r2, #0
 810094a:	210f      	movs	r1, #15
 810094c:	f06f 0001 	mvn.w	r0, #1
 8100950:	f000 fa64 	bl	8100e1c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100954:	bf00      	nop
 8100956:	3708      	adds	r7, #8
 8100958:	46bd      	mov	sp, r7
 810095a:	bd80      	pop	{r7, pc}
 810095c:	58024400 	.word	0x58024400

08100960 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8100960:	b580      	push	{r7, lr}
 8100962:	b0ba      	sub	sp, #232	@ 0xe8
 8100964:	af00      	add	r7, sp, #0
 8100966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100968:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 810096c:	2200      	movs	r2, #0
 810096e:	601a      	str	r2, [r3, #0]
 8100970:	605a      	str	r2, [r3, #4]
 8100972:	609a      	str	r2, [r3, #8]
 8100974:	60da      	str	r2, [r3, #12]
 8100976:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100978:	f107 0310 	add.w	r3, r7, #16
 810097c:	22c0      	movs	r2, #192	@ 0xc0
 810097e:	2100      	movs	r1, #0
 8100980:	4618      	mov	r0, r3
 8100982:	f007 fb75 	bl	8108070 <memset>
  if(huart->Instance==USART3)
 8100986:	687b      	ldr	r3, [r7, #4]
 8100988:	681b      	ldr	r3, [r3, #0]
 810098a:	4a27      	ldr	r2, [pc, #156]	@ (8100a28 <HAL_UART_MspInit+0xc8>)
 810098c:	4293      	cmp	r3, r2
 810098e:	d146      	bne.n	8100a1e <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8100990:	f04f 0202 	mov.w	r2, #2
 8100994:	f04f 0300 	mov.w	r3, #0
 8100998:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 810099c:	2300      	movs	r3, #0
 810099e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81009a2:	f107 0310 	add.w	r3, r7, #16
 81009a6:	4618      	mov	r0, r3
 81009a8:	f000 fed6 	bl	8101758 <HAL_RCCEx_PeriphCLKConfig>
 81009ac:	4603      	mov	r3, r0
 81009ae:	2b00      	cmp	r3, #0
 81009b0:	d001      	beq.n	81009b6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 81009b2:	f7ff ffb1 	bl	8100918 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 81009b6:	4b1d      	ldr	r3, [pc, #116]	@ (8100a2c <HAL_UART_MspInit+0xcc>)
 81009b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81009bc:	4a1b      	ldr	r2, [pc, #108]	@ (8100a2c <HAL_UART_MspInit+0xcc>)
 81009be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 81009c2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81009c6:	4b19      	ldr	r3, [pc, #100]	@ (8100a2c <HAL_UART_MspInit+0xcc>)
 81009c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81009cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 81009d0:	60fb      	str	r3, [r7, #12]
 81009d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81009d4:	4b15      	ldr	r3, [pc, #84]	@ (8100a2c <HAL_UART_MspInit+0xcc>)
 81009d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81009da:	4a14      	ldr	r2, [pc, #80]	@ (8100a2c <HAL_UART_MspInit+0xcc>)
 81009dc:	f043 0302 	orr.w	r3, r3, #2
 81009e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81009e4:	4b11      	ldr	r3, [pc, #68]	@ (8100a2c <HAL_UART_MspInit+0xcc>)
 81009e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81009ea:	f003 0302 	and.w	r3, r3, #2
 81009ee:	60bb      	str	r3, [r7, #8]
 81009f0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 81009f2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 81009f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81009fa:	2302      	movs	r3, #2
 81009fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100a00:	2300      	movs	r3, #0
 8100a02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100a06:	2300      	movs	r3, #0
 8100a08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8100a0c:	2307      	movs	r3, #7
 8100a0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100a12:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8100a16:	4619      	mov	r1, r3
 8100a18:	4805      	ldr	r0, [pc, #20]	@ (8100a30 <HAL_UART_MspInit+0xd0>)
 8100a1a:	f000 fa39 	bl	8100e90 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8100a1e:	bf00      	nop
 8100a20:	37e8      	adds	r7, #232	@ 0xe8
 8100a22:	46bd      	mov	sp, r7
 8100a24:	bd80      	pop	{r7, pc}
 8100a26:	bf00      	nop
 8100a28:	40004800 	.word	0x40004800
 8100a2c:	58024400 	.word	0x58024400
 8100a30:	58020400 	.word	0x58020400

08100a34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100a34:	b580      	push	{r7, lr}
 8100a36:	b090      	sub	sp, #64	@ 0x40
 8100a38:	af00      	add	r7, sp, #0
 8100a3a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100a3c:	687b      	ldr	r3, [r7, #4]
 8100a3e:	2b0f      	cmp	r3, #15
 8100a40:	d827      	bhi.n	8100a92 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8100a42:	2200      	movs	r2, #0
 8100a44:	6879      	ldr	r1, [r7, #4]
 8100a46:	2037      	movs	r0, #55	@ 0x37
 8100a48:	f000 f9e8 	bl	8100e1c <HAL_NVIC_SetPriority>

     /* Enable the TIM7 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8100a4c:	2037      	movs	r0, #55	@ 0x37
 8100a4e:	f000 f9ff 	bl	8100e50 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8100a52:	4a29      	ldr	r2, [pc, #164]	@ (8100af8 <HAL_InitTick+0xc4>)
 8100a54:	687b      	ldr	r3, [r7, #4]
 8100a56:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8100a58:	4b28      	ldr	r3, [pc, #160]	@ (8100afc <HAL_InitTick+0xc8>)
 8100a5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8100a5e:	4a27      	ldr	r2, [pc, #156]	@ (8100afc <HAL_InitTick+0xc8>)
 8100a60:	f043 0320 	orr.w	r3, r3, #32
 8100a64:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8100a68:	4b24      	ldr	r3, [pc, #144]	@ (8100afc <HAL_InitTick+0xc8>)
 8100a6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8100a6e:	f003 0320 	and.w	r3, r3, #32
 8100a72:	60fb      	str	r3, [r7, #12]
 8100a74:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8100a76:	f107 0210 	add.w	r2, r7, #16
 8100a7a:	f107 0314 	add.w	r3, r7, #20
 8100a7e:	4611      	mov	r1, r2
 8100a80:	4618      	mov	r0, r3
 8100a82:	f000 fe27 	bl	81016d4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8100a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8100a88:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8100a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8100a8c:	2b00      	cmp	r3, #0
 8100a8e:	d106      	bne.n	8100a9e <HAL_InitTick+0x6a>
 8100a90:	e001      	b.n	8100a96 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8100a92:	2301      	movs	r3, #1
 8100a94:	e02b      	b.n	8100aee <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8100a96:	f000 fdf1 	bl	810167c <HAL_RCC_GetPCLK1Freq>
 8100a9a:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8100a9c:	e004      	b.n	8100aa8 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8100a9e:	f000 fded 	bl	810167c <HAL_RCC_GetPCLK1Freq>
 8100aa2:	4603      	mov	r3, r0
 8100aa4:	005b      	lsls	r3, r3, #1
 8100aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8100aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8100aaa:	4a15      	ldr	r2, [pc, #84]	@ (8100b00 <HAL_InitTick+0xcc>)
 8100aac:	fba2 2303 	umull	r2, r3, r2, r3
 8100ab0:	0c9b      	lsrs	r3, r3, #18
 8100ab2:	3b01      	subs	r3, #1
 8100ab4:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8100ab6:	4b13      	ldr	r3, [pc, #76]	@ (8100b04 <HAL_InitTick+0xd0>)
 8100ab8:	4a13      	ldr	r2, [pc, #76]	@ (8100b08 <HAL_InitTick+0xd4>)
 8100aba:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8100abc:	4b11      	ldr	r3, [pc, #68]	@ (8100b04 <HAL_InitTick+0xd0>)
 8100abe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8100ac2:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8100ac4:	4a0f      	ldr	r2, [pc, #60]	@ (8100b04 <HAL_InitTick+0xd0>)
 8100ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8100ac8:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8100aca:	4b0e      	ldr	r3, [pc, #56]	@ (8100b04 <HAL_InitTick+0xd0>)
 8100acc:	2200      	movs	r2, #0
 8100ace:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8100ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8100b04 <HAL_InitTick+0xd0>)
 8100ad2:	2200      	movs	r2, #0
 8100ad4:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8100ad6:	480b      	ldr	r0, [pc, #44]	@ (8100b04 <HAL_InitTick+0xd0>)
 8100ad8:	f002 fc6a 	bl	81033b0 <HAL_TIM_Base_Init>
 8100adc:	4603      	mov	r3, r0
 8100ade:	2b00      	cmp	r3, #0
 8100ae0:	d104      	bne.n	8100aec <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8100ae2:	4808      	ldr	r0, [pc, #32]	@ (8100b04 <HAL_InitTick+0xd0>)
 8100ae4:	f002 fcc6 	bl	8103474 <HAL_TIM_Base_Start_IT>
 8100ae8:	4603      	mov	r3, r0
 8100aea:	e000      	b.n	8100aee <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8100aec:	2301      	movs	r3, #1
}
 8100aee:	4618      	mov	r0, r3
 8100af0:	3740      	adds	r7, #64	@ 0x40
 8100af2:	46bd      	mov	sp, r7
 8100af4:	bd80      	pop	{r7, pc}
 8100af6:	bf00      	nop
 8100af8:	10000008 	.word	0x10000008
 8100afc:	58024400 	.word	0x58024400
 8100b00:	431bde83 	.word	0x431bde83
 8100b04:	10000124 	.word	0x10000124
 8100b08:	40001400 	.word	0x40001400

08100b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100b0c:	b480      	push	{r7}
 8100b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8100b10:	bf00      	nop
 8100b12:	e7fd      	b.n	8100b10 <NMI_Handler+0x4>

08100b14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100b14:	b480      	push	{r7}
 8100b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100b18:	bf00      	nop
 8100b1a:	e7fd      	b.n	8100b18 <HardFault_Handler+0x4>

08100b1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100b1c:	b480      	push	{r7}
 8100b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100b20:	bf00      	nop
 8100b22:	e7fd      	b.n	8100b20 <MemManage_Handler+0x4>

08100b24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100b24:	b480      	push	{r7}
 8100b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100b28:	bf00      	nop
 8100b2a:	e7fd      	b.n	8100b28 <BusFault_Handler+0x4>

08100b2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100b2c:	b480      	push	{r7}
 8100b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100b30:	bf00      	nop
 8100b32:	e7fd      	b.n	8100b30 <UsageFault_Handler+0x4>

08100b34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100b34:	b480      	push	{r7}
 8100b36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100b38:	bf00      	nop
 8100b3a:	46bd      	mov	sp, r7
 8100b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b40:	4770      	bx	lr
	...

08100b44 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8100b44:	b580      	push	{r7, lr}
 8100b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8100b48:	4802      	ldr	r0, [pc, #8]	@ (8100b54 <TIM7_IRQHandler+0x10>)
 8100b4a:	f002 fd0b 	bl	8103564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8100b4e:	bf00      	nop
 8100b50:	bd80      	pop	{r7, pc}
 8100b52:	bf00      	nop
 8100b54:	10000124 	.word	0x10000124

08100b58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100b58:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8100b94 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8100b5c:	f7ff fd76 	bl	810064c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8100b60:	f7ff fd5c 	bl	810061c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100b64:	480c      	ldr	r0, [pc, #48]	@ (8100b98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100b66:	490d      	ldr	r1, [pc, #52]	@ (8100b9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100b68:	4a0d      	ldr	r2, [pc, #52]	@ (8100ba0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100b6c:	e002      	b.n	8100b74 <LoopCopyDataInit>

08100b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8100b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100b72:	3304      	adds	r3, #4

08100b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100b78:	d3f9      	bcc.n	8100b6e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8100ba4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100b7c:	4c0a      	ldr	r4, [pc, #40]	@ (8100ba8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8100b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8100b80:	e001      	b.n	8100b86 <LoopFillZerobss>

08100b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8100b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100b84:	3204      	adds	r2, #4

08100b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100b88:	d3fb      	bcc.n	8100b82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100b8a:	f007 fad7 	bl	810813c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8100b8e:	f7ff fd75 	bl	810067c <main>
  bx  lr
 8100b92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100b94:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100b98:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100b9c:	10000064 	.word	0x10000064
  ldr r2, =_sidata
 8100ba0:	08108394 	.word	0x08108394
  ldr r2, =_sbss
 8100ba4:	10000064 	.word	0x10000064
  ldr r4, =_ebss
 8100ba8:	10004c9c 	.word	0x10004c9c

08100bac <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100bac:	e7fe      	b.n	8100bac <ADC3_IRQHandler>
	...

08100bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8100bb0:	b580      	push	{r7, lr}
 8100bb2:	b082      	sub	sp, #8
 8100bb4:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100bb6:	4b28      	ldr	r3, [pc, #160]	@ (8100c58 <HAL_Init+0xa8>)
 8100bb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100bbc:	4a26      	ldr	r2, [pc, #152]	@ (8100c58 <HAL_Init+0xa8>)
 8100bbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8100bc2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100bc6:	4b24      	ldr	r3, [pc, #144]	@ (8100c58 <HAL_Init+0xa8>)
 8100bc8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100bcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8100bd0:	603b      	str	r3, [r7, #0]
 8100bd2:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100bd4:	4b21      	ldr	r3, [pc, #132]	@ (8100c5c <HAL_Init+0xac>)
 8100bd6:	681b      	ldr	r3, [r3, #0]
 8100bd8:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8100bdc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8100be0:	4a1e      	ldr	r2, [pc, #120]	@ (8100c5c <HAL_Init+0xac>)
 8100be2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8100be6:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8100be8:	4b1c      	ldr	r3, [pc, #112]	@ (8100c5c <HAL_Init+0xac>)
 8100bea:	681b      	ldr	r3, [r3, #0]
 8100bec:	4a1b      	ldr	r2, [pc, #108]	@ (8100c5c <HAL_Init+0xac>)
 8100bee:	f043 0301 	orr.w	r3, r3, #1
 8100bf2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100bf4:	2003      	movs	r0, #3
 8100bf6:	f000 f906 	bl	8100e06 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8100bfa:	f000 fb93 	bl	8101324 <HAL_RCC_GetSysClockFreq>
 8100bfe:	4602      	mov	r2, r0
 8100c00:	4b15      	ldr	r3, [pc, #84]	@ (8100c58 <HAL_Init+0xa8>)
 8100c02:	699b      	ldr	r3, [r3, #24]
 8100c04:	0a1b      	lsrs	r3, r3, #8
 8100c06:	f003 030f 	and.w	r3, r3, #15
 8100c0a:	4915      	ldr	r1, [pc, #84]	@ (8100c60 <HAL_Init+0xb0>)
 8100c0c:	5ccb      	ldrb	r3, [r1, r3]
 8100c0e:	f003 031f 	and.w	r3, r3, #31
 8100c12:	fa22 f303 	lsr.w	r3, r2, r3
 8100c16:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100c18:	4b0f      	ldr	r3, [pc, #60]	@ (8100c58 <HAL_Init+0xa8>)
 8100c1a:	699b      	ldr	r3, [r3, #24]
 8100c1c:	f003 030f 	and.w	r3, r3, #15
 8100c20:	4a0f      	ldr	r2, [pc, #60]	@ (8100c60 <HAL_Init+0xb0>)
 8100c22:	5cd3      	ldrb	r3, [r2, r3]
 8100c24:	f003 031f 	and.w	r3, r3, #31
 8100c28:	687a      	ldr	r2, [r7, #4]
 8100c2a:	fa22 f303 	lsr.w	r3, r2, r3
 8100c2e:	4a0d      	ldr	r2, [pc, #52]	@ (8100c64 <HAL_Init+0xb4>)
 8100c30:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8100c32:	4b0c      	ldr	r3, [pc, #48]	@ (8100c64 <HAL_Init+0xb4>)
 8100c34:	681b      	ldr	r3, [r3, #0]
 8100c36:	4a0c      	ldr	r2, [pc, #48]	@ (8100c68 <HAL_Init+0xb8>)
 8100c38:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100c3a:	200f      	movs	r0, #15
 8100c3c:	f7ff fefa 	bl	8100a34 <HAL_InitTick>
 8100c40:	4603      	mov	r3, r0
 8100c42:	2b00      	cmp	r3, #0
 8100c44:	d001      	beq.n	8100c4a <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100c46:	2301      	movs	r3, #1
 8100c48:	e002      	b.n	8100c50 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100c4a:	f7ff fe6b 	bl	8100924 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100c4e:	2300      	movs	r3, #0
}
 8100c50:	4618      	mov	r0, r3
 8100c52:	3708      	adds	r7, #8
 8100c54:	46bd      	mov	sp, r7
 8100c56:	bd80      	pop	{r7, pc}
 8100c58:	58024400 	.word	0x58024400
 8100c5c:	40024400 	.word	0x40024400
 8100c60:	081082d0 	.word	0x081082d0
 8100c64:	10000004 	.word	0x10000004
 8100c68:	10000000 	.word	0x10000000

08100c6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100c6c:	b480      	push	{r7}
 8100c6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100c70:	4b06      	ldr	r3, [pc, #24]	@ (8100c8c <HAL_IncTick+0x20>)
 8100c72:	781b      	ldrb	r3, [r3, #0]
 8100c74:	461a      	mov	r2, r3
 8100c76:	4b06      	ldr	r3, [pc, #24]	@ (8100c90 <HAL_IncTick+0x24>)
 8100c78:	681b      	ldr	r3, [r3, #0]
 8100c7a:	4413      	add	r3, r2
 8100c7c:	4a04      	ldr	r2, [pc, #16]	@ (8100c90 <HAL_IncTick+0x24>)
 8100c7e:	6013      	str	r3, [r2, #0]
}
 8100c80:	bf00      	nop
 8100c82:	46bd      	mov	sp, r7
 8100c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c88:	4770      	bx	lr
 8100c8a:	bf00      	nop
 8100c8c:	1000000c 	.word	0x1000000c
 8100c90:	10000170 	.word	0x10000170

08100c94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8100c94:	b480      	push	{r7}
 8100c96:	af00      	add	r7, sp, #0
  return uwTick;
 8100c98:	4b03      	ldr	r3, [pc, #12]	@ (8100ca8 <HAL_GetTick+0x14>)
 8100c9a:	681b      	ldr	r3, [r3, #0]
}
 8100c9c:	4618      	mov	r0, r3
 8100c9e:	46bd      	mov	sp, r7
 8100ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ca4:	4770      	bx	lr
 8100ca6:	bf00      	nop
 8100ca8:	10000170 	.word	0x10000170

08100cac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100cac:	b480      	push	{r7}
 8100cae:	b085      	sub	sp, #20
 8100cb0:	af00      	add	r7, sp, #0
 8100cb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8100cb4:	687b      	ldr	r3, [r7, #4]
 8100cb6:	f003 0307 	and.w	r3, r3, #7
 8100cba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8100cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8100cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8100cbe:	68db      	ldr	r3, [r3, #12]
 8100cc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8100cc2:	68ba      	ldr	r2, [r7, #8]
 8100cc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8100cc8:	4013      	ands	r3, r2
 8100cca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8100ccc:	68fb      	ldr	r3, [r7, #12]
 8100cce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8100cd0:	68bb      	ldr	r3, [r7, #8]
 8100cd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8100cd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8100cd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8100cdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8100cde:	4a04      	ldr	r2, [pc, #16]	@ (8100cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8100ce0:	68bb      	ldr	r3, [r7, #8]
 8100ce2:	60d3      	str	r3, [r2, #12]
}
 8100ce4:	bf00      	nop
 8100ce6:	3714      	adds	r7, #20
 8100ce8:	46bd      	mov	sp, r7
 8100cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100cee:	4770      	bx	lr
 8100cf0:	e000ed00 	.word	0xe000ed00

08100cf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8100cf4:	b480      	push	{r7}
 8100cf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8100cf8:	4b04      	ldr	r3, [pc, #16]	@ (8100d0c <__NVIC_GetPriorityGrouping+0x18>)
 8100cfa:	68db      	ldr	r3, [r3, #12]
 8100cfc:	0a1b      	lsrs	r3, r3, #8
 8100cfe:	f003 0307 	and.w	r3, r3, #7
}
 8100d02:	4618      	mov	r0, r3
 8100d04:	46bd      	mov	sp, r7
 8100d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d0a:	4770      	bx	lr
 8100d0c:	e000ed00 	.word	0xe000ed00

08100d10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8100d10:	b480      	push	{r7}
 8100d12:	b083      	sub	sp, #12
 8100d14:	af00      	add	r7, sp, #0
 8100d16:	4603      	mov	r3, r0
 8100d18:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100d1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100d1e:	2b00      	cmp	r3, #0
 8100d20:	db0b      	blt.n	8100d3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8100d22:	88fb      	ldrh	r3, [r7, #6]
 8100d24:	f003 021f 	and.w	r2, r3, #31
 8100d28:	4907      	ldr	r1, [pc, #28]	@ (8100d48 <__NVIC_EnableIRQ+0x38>)
 8100d2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100d2e:	095b      	lsrs	r3, r3, #5
 8100d30:	2001      	movs	r0, #1
 8100d32:	fa00 f202 	lsl.w	r2, r0, r2
 8100d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8100d3a:	bf00      	nop
 8100d3c:	370c      	adds	r7, #12
 8100d3e:	46bd      	mov	sp, r7
 8100d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d44:	4770      	bx	lr
 8100d46:	bf00      	nop
 8100d48:	e000e100 	.word	0xe000e100

08100d4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8100d4c:	b480      	push	{r7}
 8100d4e:	b083      	sub	sp, #12
 8100d50:	af00      	add	r7, sp, #0
 8100d52:	4603      	mov	r3, r0
 8100d54:	6039      	str	r1, [r7, #0]
 8100d56:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100d58:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100d5c:	2b00      	cmp	r3, #0
 8100d5e:	db0a      	blt.n	8100d76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100d60:	683b      	ldr	r3, [r7, #0]
 8100d62:	b2da      	uxtb	r2, r3
 8100d64:	490c      	ldr	r1, [pc, #48]	@ (8100d98 <__NVIC_SetPriority+0x4c>)
 8100d66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100d6a:	0112      	lsls	r2, r2, #4
 8100d6c:	b2d2      	uxtb	r2, r2
 8100d6e:	440b      	add	r3, r1
 8100d70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8100d74:	e00a      	b.n	8100d8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100d76:	683b      	ldr	r3, [r7, #0]
 8100d78:	b2da      	uxtb	r2, r3
 8100d7a:	4908      	ldr	r1, [pc, #32]	@ (8100d9c <__NVIC_SetPriority+0x50>)
 8100d7c:	88fb      	ldrh	r3, [r7, #6]
 8100d7e:	f003 030f 	and.w	r3, r3, #15
 8100d82:	3b04      	subs	r3, #4
 8100d84:	0112      	lsls	r2, r2, #4
 8100d86:	b2d2      	uxtb	r2, r2
 8100d88:	440b      	add	r3, r1
 8100d8a:	761a      	strb	r2, [r3, #24]
}
 8100d8c:	bf00      	nop
 8100d8e:	370c      	adds	r7, #12
 8100d90:	46bd      	mov	sp, r7
 8100d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d96:	4770      	bx	lr
 8100d98:	e000e100 	.word	0xe000e100
 8100d9c:	e000ed00 	.word	0xe000ed00

08100da0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100da0:	b480      	push	{r7}
 8100da2:	b089      	sub	sp, #36	@ 0x24
 8100da4:	af00      	add	r7, sp, #0
 8100da6:	60f8      	str	r0, [r7, #12]
 8100da8:	60b9      	str	r1, [r7, #8]
 8100daa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8100dac:	68fb      	ldr	r3, [r7, #12]
 8100dae:	f003 0307 	and.w	r3, r3, #7
 8100db2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8100db4:	69fb      	ldr	r3, [r7, #28]
 8100db6:	f1c3 0307 	rsb	r3, r3, #7
 8100dba:	2b04      	cmp	r3, #4
 8100dbc:	bf28      	it	cs
 8100dbe:	2304      	movcs	r3, #4
 8100dc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8100dc2:	69fb      	ldr	r3, [r7, #28]
 8100dc4:	3304      	adds	r3, #4
 8100dc6:	2b06      	cmp	r3, #6
 8100dc8:	d902      	bls.n	8100dd0 <NVIC_EncodePriority+0x30>
 8100dca:	69fb      	ldr	r3, [r7, #28]
 8100dcc:	3b03      	subs	r3, #3
 8100dce:	e000      	b.n	8100dd2 <NVIC_EncodePriority+0x32>
 8100dd0:	2300      	movs	r3, #0
 8100dd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8100dd8:	69bb      	ldr	r3, [r7, #24]
 8100dda:	fa02 f303 	lsl.w	r3, r2, r3
 8100dde:	43da      	mvns	r2, r3
 8100de0:	68bb      	ldr	r3, [r7, #8]
 8100de2:	401a      	ands	r2, r3
 8100de4:	697b      	ldr	r3, [r7, #20]
 8100de6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8100de8:	f04f 31ff 	mov.w	r1, #4294967295
 8100dec:	697b      	ldr	r3, [r7, #20]
 8100dee:	fa01 f303 	lsl.w	r3, r1, r3
 8100df2:	43d9      	mvns	r1, r3
 8100df4:	687b      	ldr	r3, [r7, #4]
 8100df6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100df8:	4313      	orrs	r3, r2
         );
}
 8100dfa:	4618      	mov	r0, r3
 8100dfc:	3724      	adds	r7, #36	@ 0x24
 8100dfe:	46bd      	mov	sp, r7
 8100e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e04:	4770      	bx	lr

08100e06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100e06:	b580      	push	{r7, lr}
 8100e08:	b082      	sub	sp, #8
 8100e0a:	af00      	add	r7, sp, #0
 8100e0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8100e0e:	6878      	ldr	r0, [r7, #4]
 8100e10:	f7ff ff4c 	bl	8100cac <__NVIC_SetPriorityGrouping>
}
 8100e14:	bf00      	nop
 8100e16:	3708      	adds	r7, #8
 8100e18:	46bd      	mov	sp, r7
 8100e1a:	bd80      	pop	{r7, pc}

08100e1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100e1c:	b580      	push	{r7, lr}
 8100e1e:	b086      	sub	sp, #24
 8100e20:	af00      	add	r7, sp, #0
 8100e22:	4603      	mov	r3, r0
 8100e24:	60b9      	str	r1, [r7, #8]
 8100e26:	607a      	str	r2, [r7, #4]
 8100e28:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8100e2a:	f7ff ff63 	bl	8100cf4 <__NVIC_GetPriorityGrouping>
 8100e2e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8100e30:	687a      	ldr	r2, [r7, #4]
 8100e32:	68b9      	ldr	r1, [r7, #8]
 8100e34:	6978      	ldr	r0, [r7, #20]
 8100e36:	f7ff ffb3 	bl	8100da0 <NVIC_EncodePriority>
 8100e3a:	4602      	mov	r2, r0
 8100e3c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8100e40:	4611      	mov	r1, r2
 8100e42:	4618      	mov	r0, r3
 8100e44:	f7ff ff82 	bl	8100d4c <__NVIC_SetPriority>
}
 8100e48:	bf00      	nop
 8100e4a:	3718      	adds	r7, #24
 8100e4c:	46bd      	mov	sp, r7
 8100e4e:	bd80      	pop	{r7, pc}

08100e50 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8100e50:	b580      	push	{r7, lr}
 8100e52:	b082      	sub	sp, #8
 8100e54:	af00      	add	r7, sp, #0
 8100e56:	4603      	mov	r3, r0
 8100e58:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8100e5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100e5e:	4618      	mov	r0, r3
 8100e60:	f7ff ff56 	bl	8100d10 <__NVIC_EnableIRQ>
}
 8100e64:	bf00      	nop
 8100e66:	3708      	adds	r7, #8
 8100e68:	46bd      	mov	sp, r7
 8100e6a:	bd80      	pop	{r7, pc}

08100e6c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8100e6c:	b480      	push	{r7}
 8100e6e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8100e70:	4b06      	ldr	r3, [pc, #24]	@ (8100e8c <HAL_GetCurrentCPUID+0x20>)
 8100e72:	681b      	ldr	r3, [r3, #0]
 8100e74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8100e78:	2b70      	cmp	r3, #112	@ 0x70
 8100e7a:	d101      	bne.n	8100e80 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8100e7c:	2303      	movs	r3, #3
 8100e7e:	e000      	b.n	8100e82 <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8100e80:	2301      	movs	r3, #1
  }
}
 8100e82:	4618      	mov	r0, r3
 8100e84:	46bd      	mov	sp, r7
 8100e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e8a:	4770      	bx	lr
 8100e8c:	e000ed00 	.word	0xe000ed00

08100e90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8100e90:	b480      	push	{r7}
 8100e92:	b089      	sub	sp, #36	@ 0x24
 8100e94:	af00      	add	r7, sp, #0
 8100e96:	6078      	str	r0, [r7, #4]
 8100e98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8100e9a:	2300      	movs	r3, #0
 8100e9c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8100e9e:	4b89      	ldr	r3, [pc, #548]	@ (81010c4 <HAL_GPIO_Init+0x234>)
 8100ea0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8100ea2:	e194      	b.n	81011ce <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8100ea4:	683b      	ldr	r3, [r7, #0]
 8100ea6:	681a      	ldr	r2, [r3, #0]
 8100ea8:	2101      	movs	r1, #1
 8100eaa:	69fb      	ldr	r3, [r7, #28]
 8100eac:	fa01 f303 	lsl.w	r3, r1, r3
 8100eb0:	4013      	ands	r3, r2
 8100eb2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8100eb4:	693b      	ldr	r3, [r7, #16]
 8100eb6:	2b00      	cmp	r3, #0
 8100eb8:	f000 8186 	beq.w	81011c8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8100ebc:	683b      	ldr	r3, [r7, #0]
 8100ebe:	685b      	ldr	r3, [r3, #4]
 8100ec0:	f003 0303 	and.w	r3, r3, #3
 8100ec4:	2b01      	cmp	r3, #1
 8100ec6:	d005      	beq.n	8100ed4 <HAL_GPIO_Init+0x44>
 8100ec8:	683b      	ldr	r3, [r7, #0]
 8100eca:	685b      	ldr	r3, [r3, #4]
 8100ecc:	f003 0303 	and.w	r3, r3, #3
 8100ed0:	2b02      	cmp	r3, #2
 8100ed2:	d130      	bne.n	8100f36 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8100ed4:	687b      	ldr	r3, [r7, #4]
 8100ed6:	689b      	ldr	r3, [r3, #8]
 8100ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8100eda:	69fb      	ldr	r3, [r7, #28]
 8100edc:	005b      	lsls	r3, r3, #1
 8100ede:	2203      	movs	r2, #3
 8100ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8100ee4:	43db      	mvns	r3, r3
 8100ee6:	69ba      	ldr	r2, [r7, #24]
 8100ee8:	4013      	ands	r3, r2
 8100eea:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8100eec:	683b      	ldr	r3, [r7, #0]
 8100eee:	68da      	ldr	r2, [r3, #12]
 8100ef0:	69fb      	ldr	r3, [r7, #28]
 8100ef2:	005b      	lsls	r3, r3, #1
 8100ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8100ef8:	69ba      	ldr	r2, [r7, #24]
 8100efa:	4313      	orrs	r3, r2
 8100efc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8100efe:	687b      	ldr	r3, [r7, #4]
 8100f00:	69ba      	ldr	r2, [r7, #24]
 8100f02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8100f04:	687b      	ldr	r3, [r7, #4]
 8100f06:	685b      	ldr	r3, [r3, #4]
 8100f08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8100f0a:	2201      	movs	r2, #1
 8100f0c:	69fb      	ldr	r3, [r7, #28]
 8100f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8100f12:	43db      	mvns	r3, r3
 8100f14:	69ba      	ldr	r2, [r7, #24]
 8100f16:	4013      	ands	r3, r2
 8100f18:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8100f1a:	683b      	ldr	r3, [r7, #0]
 8100f1c:	685b      	ldr	r3, [r3, #4]
 8100f1e:	091b      	lsrs	r3, r3, #4
 8100f20:	f003 0201 	and.w	r2, r3, #1
 8100f24:	69fb      	ldr	r3, [r7, #28]
 8100f26:	fa02 f303 	lsl.w	r3, r2, r3
 8100f2a:	69ba      	ldr	r2, [r7, #24]
 8100f2c:	4313      	orrs	r3, r2
 8100f2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8100f30:	687b      	ldr	r3, [r7, #4]
 8100f32:	69ba      	ldr	r2, [r7, #24]
 8100f34:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8100f36:	683b      	ldr	r3, [r7, #0]
 8100f38:	685b      	ldr	r3, [r3, #4]
 8100f3a:	f003 0303 	and.w	r3, r3, #3
 8100f3e:	2b03      	cmp	r3, #3
 8100f40:	d017      	beq.n	8100f72 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8100f42:	687b      	ldr	r3, [r7, #4]
 8100f44:	68db      	ldr	r3, [r3, #12]
 8100f46:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8100f48:	69fb      	ldr	r3, [r7, #28]
 8100f4a:	005b      	lsls	r3, r3, #1
 8100f4c:	2203      	movs	r2, #3
 8100f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8100f52:	43db      	mvns	r3, r3
 8100f54:	69ba      	ldr	r2, [r7, #24]
 8100f56:	4013      	ands	r3, r2
 8100f58:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8100f5a:	683b      	ldr	r3, [r7, #0]
 8100f5c:	689a      	ldr	r2, [r3, #8]
 8100f5e:	69fb      	ldr	r3, [r7, #28]
 8100f60:	005b      	lsls	r3, r3, #1
 8100f62:	fa02 f303 	lsl.w	r3, r2, r3
 8100f66:	69ba      	ldr	r2, [r7, #24]
 8100f68:	4313      	orrs	r3, r2
 8100f6a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8100f6c:	687b      	ldr	r3, [r7, #4]
 8100f6e:	69ba      	ldr	r2, [r7, #24]
 8100f70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8100f72:	683b      	ldr	r3, [r7, #0]
 8100f74:	685b      	ldr	r3, [r3, #4]
 8100f76:	f003 0303 	and.w	r3, r3, #3
 8100f7a:	2b02      	cmp	r3, #2
 8100f7c:	d123      	bne.n	8100fc6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8100f7e:	69fb      	ldr	r3, [r7, #28]
 8100f80:	08da      	lsrs	r2, r3, #3
 8100f82:	687b      	ldr	r3, [r7, #4]
 8100f84:	3208      	adds	r2, #8
 8100f86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8100f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8100f8c:	69fb      	ldr	r3, [r7, #28]
 8100f8e:	f003 0307 	and.w	r3, r3, #7
 8100f92:	009b      	lsls	r3, r3, #2
 8100f94:	220f      	movs	r2, #15
 8100f96:	fa02 f303 	lsl.w	r3, r2, r3
 8100f9a:	43db      	mvns	r3, r3
 8100f9c:	69ba      	ldr	r2, [r7, #24]
 8100f9e:	4013      	ands	r3, r2
 8100fa0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8100fa2:	683b      	ldr	r3, [r7, #0]
 8100fa4:	691a      	ldr	r2, [r3, #16]
 8100fa6:	69fb      	ldr	r3, [r7, #28]
 8100fa8:	f003 0307 	and.w	r3, r3, #7
 8100fac:	009b      	lsls	r3, r3, #2
 8100fae:	fa02 f303 	lsl.w	r3, r2, r3
 8100fb2:	69ba      	ldr	r2, [r7, #24]
 8100fb4:	4313      	orrs	r3, r2
 8100fb6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8100fb8:	69fb      	ldr	r3, [r7, #28]
 8100fba:	08da      	lsrs	r2, r3, #3
 8100fbc:	687b      	ldr	r3, [r7, #4]
 8100fbe:	3208      	adds	r2, #8
 8100fc0:	69b9      	ldr	r1, [r7, #24]
 8100fc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8100fc6:	687b      	ldr	r3, [r7, #4]
 8100fc8:	681b      	ldr	r3, [r3, #0]
 8100fca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8100fcc:	69fb      	ldr	r3, [r7, #28]
 8100fce:	005b      	lsls	r3, r3, #1
 8100fd0:	2203      	movs	r2, #3
 8100fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8100fd6:	43db      	mvns	r3, r3
 8100fd8:	69ba      	ldr	r2, [r7, #24]
 8100fda:	4013      	ands	r3, r2
 8100fdc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8100fde:	683b      	ldr	r3, [r7, #0]
 8100fe0:	685b      	ldr	r3, [r3, #4]
 8100fe2:	f003 0203 	and.w	r2, r3, #3
 8100fe6:	69fb      	ldr	r3, [r7, #28]
 8100fe8:	005b      	lsls	r3, r3, #1
 8100fea:	fa02 f303 	lsl.w	r3, r2, r3
 8100fee:	69ba      	ldr	r2, [r7, #24]
 8100ff0:	4313      	orrs	r3, r2
 8100ff2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8100ff4:	687b      	ldr	r3, [r7, #4]
 8100ff6:	69ba      	ldr	r2, [r7, #24]
 8100ff8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8100ffa:	683b      	ldr	r3, [r7, #0]
 8100ffc:	685b      	ldr	r3, [r3, #4]
 8100ffe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8101002:	2b00      	cmp	r3, #0
 8101004:	f000 80e0 	beq.w	81011c8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101008:	4b2f      	ldr	r3, [pc, #188]	@ (81010c8 <HAL_GPIO_Init+0x238>)
 810100a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810100e:	4a2e      	ldr	r2, [pc, #184]	@ (81010c8 <HAL_GPIO_Init+0x238>)
 8101010:	f043 0302 	orr.w	r3, r3, #2
 8101014:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101018:	4b2b      	ldr	r3, [pc, #172]	@ (81010c8 <HAL_GPIO_Init+0x238>)
 810101a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810101e:	f003 0302 	and.w	r3, r3, #2
 8101022:	60fb      	str	r3, [r7, #12]
 8101024:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8101026:	4a29      	ldr	r2, [pc, #164]	@ (81010cc <HAL_GPIO_Init+0x23c>)
 8101028:	69fb      	ldr	r3, [r7, #28]
 810102a:	089b      	lsrs	r3, r3, #2
 810102c:	3302      	adds	r3, #2
 810102e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101032:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8101034:	69fb      	ldr	r3, [r7, #28]
 8101036:	f003 0303 	and.w	r3, r3, #3
 810103a:	009b      	lsls	r3, r3, #2
 810103c:	220f      	movs	r2, #15
 810103e:	fa02 f303 	lsl.w	r3, r2, r3
 8101042:	43db      	mvns	r3, r3
 8101044:	69ba      	ldr	r2, [r7, #24]
 8101046:	4013      	ands	r3, r2
 8101048:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810104a:	687b      	ldr	r3, [r7, #4]
 810104c:	4a20      	ldr	r2, [pc, #128]	@ (81010d0 <HAL_GPIO_Init+0x240>)
 810104e:	4293      	cmp	r3, r2
 8101050:	d052      	beq.n	81010f8 <HAL_GPIO_Init+0x268>
 8101052:	687b      	ldr	r3, [r7, #4]
 8101054:	4a1f      	ldr	r2, [pc, #124]	@ (81010d4 <HAL_GPIO_Init+0x244>)
 8101056:	4293      	cmp	r3, r2
 8101058:	d031      	beq.n	81010be <HAL_GPIO_Init+0x22e>
 810105a:	687b      	ldr	r3, [r7, #4]
 810105c:	4a1e      	ldr	r2, [pc, #120]	@ (81010d8 <HAL_GPIO_Init+0x248>)
 810105e:	4293      	cmp	r3, r2
 8101060:	d02b      	beq.n	81010ba <HAL_GPIO_Init+0x22a>
 8101062:	687b      	ldr	r3, [r7, #4]
 8101064:	4a1d      	ldr	r2, [pc, #116]	@ (81010dc <HAL_GPIO_Init+0x24c>)
 8101066:	4293      	cmp	r3, r2
 8101068:	d025      	beq.n	81010b6 <HAL_GPIO_Init+0x226>
 810106a:	687b      	ldr	r3, [r7, #4]
 810106c:	4a1c      	ldr	r2, [pc, #112]	@ (81010e0 <HAL_GPIO_Init+0x250>)
 810106e:	4293      	cmp	r3, r2
 8101070:	d01f      	beq.n	81010b2 <HAL_GPIO_Init+0x222>
 8101072:	687b      	ldr	r3, [r7, #4]
 8101074:	4a1b      	ldr	r2, [pc, #108]	@ (81010e4 <HAL_GPIO_Init+0x254>)
 8101076:	4293      	cmp	r3, r2
 8101078:	d019      	beq.n	81010ae <HAL_GPIO_Init+0x21e>
 810107a:	687b      	ldr	r3, [r7, #4]
 810107c:	4a1a      	ldr	r2, [pc, #104]	@ (81010e8 <HAL_GPIO_Init+0x258>)
 810107e:	4293      	cmp	r3, r2
 8101080:	d013      	beq.n	81010aa <HAL_GPIO_Init+0x21a>
 8101082:	687b      	ldr	r3, [r7, #4]
 8101084:	4a19      	ldr	r2, [pc, #100]	@ (81010ec <HAL_GPIO_Init+0x25c>)
 8101086:	4293      	cmp	r3, r2
 8101088:	d00d      	beq.n	81010a6 <HAL_GPIO_Init+0x216>
 810108a:	687b      	ldr	r3, [r7, #4]
 810108c:	4a18      	ldr	r2, [pc, #96]	@ (81010f0 <HAL_GPIO_Init+0x260>)
 810108e:	4293      	cmp	r3, r2
 8101090:	d007      	beq.n	81010a2 <HAL_GPIO_Init+0x212>
 8101092:	687b      	ldr	r3, [r7, #4]
 8101094:	4a17      	ldr	r2, [pc, #92]	@ (81010f4 <HAL_GPIO_Init+0x264>)
 8101096:	4293      	cmp	r3, r2
 8101098:	d101      	bne.n	810109e <HAL_GPIO_Init+0x20e>
 810109a:	2309      	movs	r3, #9
 810109c:	e02d      	b.n	81010fa <HAL_GPIO_Init+0x26a>
 810109e:	230a      	movs	r3, #10
 81010a0:	e02b      	b.n	81010fa <HAL_GPIO_Init+0x26a>
 81010a2:	2308      	movs	r3, #8
 81010a4:	e029      	b.n	81010fa <HAL_GPIO_Init+0x26a>
 81010a6:	2307      	movs	r3, #7
 81010a8:	e027      	b.n	81010fa <HAL_GPIO_Init+0x26a>
 81010aa:	2306      	movs	r3, #6
 81010ac:	e025      	b.n	81010fa <HAL_GPIO_Init+0x26a>
 81010ae:	2305      	movs	r3, #5
 81010b0:	e023      	b.n	81010fa <HAL_GPIO_Init+0x26a>
 81010b2:	2304      	movs	r3, #4
 81010b4:	e021      	b.n	81010fa <HAL_GPIO_Init+0x26a>
 81010b6:	2303      	movs	r3, #3
 81010b8:	e01f      	b.n	81010fa <HAL_GPIO_Init+0x26a>
 81010ba:	2302      	movs	r3, #2
 81010bc:	e01d      	b.n	81010fa <HAL_GPIO_Init+0x26a>
 81010be:	2301      	movs	r3, #1
 81010c0:	e01b      	b.n	81010fa <HAL_GPIO_Init+0x26a>
 81010c2:	bf00      	nop
 81010c4:	580000c0 	.word	0x580000c0
 81010c8:	58024400 	.word	0x58024400
 81010cc:	58000400 	.word	0x58000400
 81010d0:	58020000 	.word	0x58020000
 81010d4:	58020400 	.word	0x58020400
 81010d8:	58020800 	.word	0x58020800
 81010dc:	58020c00 	.word	0x58020c00
 81010e0:	58021000 	.word	0x58021000
 81010e4:	58021400 	.word	0x58021400
 81010e8:	58021800 	.word	0x58021800
 81010ec:	58021c00 	.word	0x58021c00
 81010f0:	58022000 	.word	0x58022000
 81010f4:	58022400 	.word	0x58022400
 81010f8:	2300      	movs	r3, #0
 81010fa:	69fa      	ldr	r2, [r7, #28]
 81010fc:	f002 0203 	and.w	r2, r2, #3
 8101100:	0092      	lsls	r2, r2, #2
 8101102:	4093      	lsls	r3, r2
 8101104:	69ba      	ldr	r2, [r7, #24]
 8101106:	4313      	orrs	r3, r2
 8101108:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 810110a:	4938      	ldr	r1, [pc, #224]	@ (81011ec <HAL_GPIO_Init+0x35c>)
 810110c:	69fb      	ldr	r3, [r7, #28]
 810110e:	089b      	lsrs	r3, r3, #2
 8101110:	3302      	adds	r3, #2
 8101112:	69ba      	ldr	r2, [r7, #24]
 8101114:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8101118:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 810111c:	681b      	ldr	r3, [r3, #0]
 810111e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101120:	693b      	ldr	r3, [r7, #16]
 8101122:	43db      	mvns	r3, r3
 8101124:	69ba      	ldr	r2, [r7, #24]
 8101126:	4013      	ands	r3, r2
 8101128:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 810112a:	683b      	ldr	r3, [r7, #0]
 810112c:	685b      	ldr	r3, [r3, #4]
 810112e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8101132:	2b00      	cmp	r3, #0
 8101134:	d003      	beq.n	810113e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8101136:	69ba      	ldr	r2, [r7, #24]
 8101138:	693b      	ldr	r3, [r7, #16]
 810113a:	4313      	orrs	r3, r2
 810113c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 810113e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8101142:	69bb      	ldr	r3, [r7, #24]
 8101144:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8101146:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 810114a:	685b      	ldr	r3, [r3, #4]
 810114c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810114e:	693b      	ldr	r3, [r7, #16]
 8101150:	43db      	mvns	r3, r3
 8101152:	69ba      	ldr	r2, [r7, #24]
 8101154:	4013      	ands	r3, r2
 8101156:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8101158:	683b      	ldr	r3, [r7, #0]
 810115a:	685b      	ldr	r3, [r3, #4]
 810115c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8101160:	2b00      	cmp	r3, #0
 8101162:	d003      	beq.n	810116c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8101164:	69ba      	ldr	r2, [r7, #24]
 8101166:	693b      	ldr	r3, [r7, #16]
 8101168:	4313      	orrs	r3, r2
 810116a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 810116c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8101170:	69bb      	ldr	r3, [r7, #24]
 8101172:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8101174:	697b      	ldr	r3, [r7, #20]
 8101176:	685b      	ldr	r3, [r3, #4]
 8101178:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810117a:	693b      	ldr	r3, [r7, #16]
 810117c:	43db      	mvns	r3, r3
 810117e:	69ba      	ldr	r2, [r7, #24]
 8101180:	4013      	ands	r3, r2
 8101182:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8101184:	683b      	ldr	r3, [r7, #0]
 8101186:	685b      	ldr	r3, [r3, #4]
 8101188:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810118c:	2b00      	cmp	r3, #0
 810118e:	d003      	beq.n	8101198 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8101190:	69ba      	ldr	r2, [r7, #24]
 8101192:	693b      	ldr	r3, [r7, #16]
 8101194:	4313      	orrs	r3, r2
 8101196:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8101198:	697b      	ldr	r3, [r7, #20]
 810119a:	69ba      	ldr	r2, [r7, #24]
 810119c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 810119e:	697b      	ldr	r3, [r7, #20]
 81011a0:	681b      	ldr	r3, [r3, #0]
 81011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81011a4:	693b      	ldr	r3, [r7, #16]
 81011a6:	43db      	mvns	r3, r3
 81011a8:	69ba      	ldr	r2, [r7, #24]
 81011aa:	4013      	ands	r3, r2
 81011ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 81011ae:	683b      	ldr	r3, [r7, #0]
 81011b0:	685b      	ldr	r3, [r3, #4]
 81011b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 81011b6:	2b00      	cmp	r3, #0
 81011b8:	d003      	beq.n	81011c2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 81011ba:	69ba      	ldr	r2, [r7, #24]
 81011bc:	693b      	ldr	r3, [r7, #16]
 81011be:	4313      	orrs	r3, r2
 81011c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81011c2:	697b      	ldr	r3, [r7, #20]
 81011c4:	69ba      	ldr	r2, [r7, #24]
 81011c6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81011c8:	69fb      	ldr	r3, [r7, #28]
 81011ca:	3301      	adds	r3, #1
 81011cc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81011ce:	683b      	ldr	r3, [r7, #0]
 81011d0:	681a      	ldr	r2, [r3, #0]
 81011d2:	69fb      	ldr	r3, [r7, #28]
 81011d4:	fa22 f303 	lsr.w	r3, r2, r3
 81011d8:	2b00      	cmp	r3, #0
 81011da:	f47f ae63 	bne.w	8100ea4 <HAL_GPIO_Init+0x14>
  }
}
 81011de:	bf00      	nop
 81011e0:	bf00      	nop
 81011e2:	3724      	adds	r7, #36	@ 0x24
 81011e4:	46bd      	mov	sp, r7
 81011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011ea:	4770      	bx	lr
 81011ec:	58000400 	.word	0x58000400

081011f0 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81011f0:	b480      	push	{r7}
 81011f2:	b083      	sub	sp, #12
 81011f4:	af00      	add	r7, sp, #0
 81011f6:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81011f8:	4b05      	ldr	r3, [pc, #20]	@ (8101210 <HAL_HSEM_ActivateNotification+0x20>)
 81011fa:	681a      	ldr	r2, [r3, #0]
 81011fc:	4904      	ldr	r1, [pc, #16]	@ (8101210 <HAL_HSEM_ActivateNotification+0x20>)
 81011fe:	687b      	ldr	r3, [r7, #4]
 8101200:	4313      	orrs	r3, r2
 8101202:	600b      	str	r3, [r1, #0]
#endif
}
 8101204:	bf00      	nop
 8101206:	370c      	adds	r7, #12
 8101208:	46bd      	mov	sp, r7
 810120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810120e:	4770      	bx	lr
 8101210:	58026510 	.word	0x58026510

08101214 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8101214:	b580      	push	{r7, lr}
 8101216:	b084      	sub	sp, #16
 8101218:	af00      	add	r7, sp, #0
 810121a:	60f8      	str	r0, [r7, #12]
 810121c:	460b      	mov	r3, r1
 810121e:	607a      	str	r2, [r7, #4]
 8101220:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8101222:	4b37      	ldr	r3, [pc, #220]	@ (8101300 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101224:	681b      	ldr	r3, [r3, #0]
 8101226:	f023 0201 	bic.w	r2, r3, #1
 810122a:	4935      	ldr	r1, [pc, #212]	@ (8101300 <HAL_PWREx_EnterSTOPMode+0xec>)
 810122c:	68fb      	ldr	r3, [r7, #12]
 810122e:	4313      	orrs	r3, r2
 8101230:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8101232:	687b      	ldr	r3, [r7, #4]
 8101234:	2b00      	cmp	r3, #0
 8101236:	d123      	bne.n	8101280 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8101238:	f7ff fe18 	bl	8100e6c <HAL_GetCurrentCPUID>
 810123c:	4603      	mov	r3, r0
 810123e:	2b03      	cmp	r3, #3
 8101240:	d158      	bne.n	81012f4 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8101242:	4b2f      	ldr	r3, [pc, #188]	@ (8101300 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101244:	691b      	ldr	r3, [r3, #16]
 8101246:	4a2e      	ldr	r2, [pc, #184]	@ (8101300 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101248:	f023 0301 	bic.w	r3, r3, #1
 810124c:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810124e:	4b2d      	ldr	r3, [pc, #180]	@ (8101304 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101250:	691b      	ldr	r3, [r3, #16]
 8101252:	4a2c      	ldr	r2, [pc, #176]	@ (8101304 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101254:	f043 0304 	orr.w	r3, r3, #4
 8101258:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 810125a:	f3bf 8f4f 	dsb	sy
}
 810125e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101260:	f3bf 8f6f 	isb	sy
}
 8101264:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101266:	7afb      	ldrb	r3, [r7, #11]
 8101268:	2b01      	cmp	r3, #1
 810126a:	d101      	bne.n	8101270 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810126c:	bf30      	wfi
 810126e:	e000      	b.n	8101272 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101270:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101272:	4b24      	ldr	r3, [pc, #144]	@ (8101304 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101274:	691b      	ldr	r3, [r3, #16]
 8101276:	4a23      	ldr	r2, [pc, #140]	@ (8101304 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101278:	f023 0304 	bic.w	r3, r3, #4
 810127c:	6113      	str	r3, [r2, #16]
 810127e:	e03c      	b.n	81012fa <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101280:	687b      	ldr	r3, [r7, #4]
 8101282:	2b01      	cmp	r3, #1
 8101284:	d123      	bne.n	81012ce <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8101286:	f7ff fdf1 	bl	8100e6c <HAL_GetCurrentCPUID>
 810128a:	4603      	mov	r3, r0
 810128c:	2b01      	cmp	r3, #1
 810128e:	d133      	bne.n	81012f8 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101290:	4b1b      	ldr	r3, [pc, #108]	@ (8101300 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101292:	695b      	ldr	r3, [r3, #20]
 8101294:	4a1a      	ldr	r2, [pc, #104]	@ (8101300 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101296:	f023 0302 	bic.w	r3, r3, #2
 810129a:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810129c:	4b19      	ldr	r3, [pc, #100]	@ (8101304 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810129e:	691b      	ldr	r3, [r3, #16]
 81012a0:	4a18      	ldr	r2, [pc, #96]	@ (8101304 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81012a2:	f043 0304 	orr.w	r3, r3, #4
 81012a6:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81012a8:	f3bf 8f4f 	dsb	sy
}
 81012ac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81012ae:	f3bf 8f6f 	isb	sy
}
 81012b2:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81012b4:	7afb      	ldrb	r3, [r7, #11]
 81012b6:	2b01      	cmp	r3, #1
 81012b8:	d101      	bne.n	81012be <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81012ba:	bf30      	wfi
 81012bc:	e000      	b.n	81012c0 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81012be:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81012c0:	4b10      	ldr	r3, [pc, #64]	@ (8101304 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81012c2:	691b      	ldr	r3, [r3, #16]
 81012c4:	4a0f      	ldr	r2, [pc, #60]	@ (8101304 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81012c6:	f023 0304 	bic.w	r3, r3, #4
 81012ca:	6113      	str	r3, [r2, #16]
 81012cc:	e015      	b.n	81012fa <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81012ce:	f7ff fdcd 	bl	8100e6c <HAL_GetCurrentCPUID>
 81012d2:	4603      	mov	r3, r0
 81012d4:	2b03      	cmp	r3, #3
 81012d6:	d106      	bne.n	81012e6 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81012d8:	4b09      	ldr	r3, [pc, #36]	@ (8101300 <HAL_PWREx_EnterSTOPMode+0xec>)
 81012da:	691b      	ldr	r3, [r3, #16]
 81012dc:	4a08      	ldr	r2, [pc, #32]	@ (8101300 <HAL_PWREx_EnterSTOPMode+0xec>)
 81012de:	f023 0304 	bic.w	r3, r3, #4
 81012e2:	6113      	str	r3, [r2, #16]
 81012e4:	e009      	b.n	81012fa <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81012e6:	4b06      	ldr	r3, [pc, #24]	@ (8101300 <HAL_PWREx_EnterSTOPMode+0xec>)
 81012e8:	695b      	ldr	r3, [r3, #20]
 81012ea:	4a05      	ldr	r2, [pc, #20]	@ (8101300 <HAL_PWREx_EnterSTOPMode+0xec>)
 81012ec:	f023 0304 	bic.w	r3, r3, #4
 81012f0:	6153      	str	r3, [r2, #20]
 81012f2:	e002      	b.n	81012fa <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81012f4:	bf00      	nop
 81012f6:	e000      	b.n	81012fa <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81012f8:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81012fa:	3710      	adds	r7, #16
 81012fc:	46bd      	mov	sp, r7
 81012fe:	bd80      	pop	{r7, pc}
 8101300:	58024800 	.word	0x58024800
 8101304:	e000ed00 	.word	0xe000ed00

08101308 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8101308:	b580      	push	{r7, lr}
 810130a:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810130c:	f7ff fdae 	bl	8100e6c <HAL_GetCurrentCPUID>
 8101310:	4603      	mov	r3, r0
 8101312:	2b03      	cmp	r3, #3
 8101314:	d101      	bne.n	810131a <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8101316:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8101318:	e001      	b.n	810131e <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 810131a:	bf40      	sev
    __WFE ();
 810131c:	bf20      	wfe
}
 810131e:	bf00      	nop
 8101320:	bd80      	pop	{r7, pc}
	...

08101324 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8101324:	b480      	push	{r7}
 8101326:	b089      	sub	sp, #36	@ 0x24
 8101328:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 810132a:	4bb3      	ldr	r3, [pc, #716]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810132c:	691b      	ldr	r3, [r3, #16]
 810132e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8101332:	2b18      	cmp	r3, #24
 8101334:	f200 8155 	bhi.w	81015e2 <HAL_RCC_GetSysClockFreq+0x2be>
 8101338:	a201      	add	r2, pc, #4	@ (adr r2, 8101340 <HAL_RCC_GetSysClockFreq+0x1c>)
 810133a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810133e:	bf00      	nop
 8101340:	081013a5 	.word	0x081013a5
 8101344:	081015e3 	.word	0x081015e3
 8101348:	081015e3 	.word	0x081015e3
 810134c:	081015e3 	.word	0x081015e3
 8101350:	081015e3 	.word	0x081015e3
 8101354:	081015e3 	.word	0x081015e3
 8101358:	081015e3 	.word	0x081015e3
 810135c:	081015e3 	.word	0x081015e3
 8101360:	081013cb 	.word	0x081013cb
 8101364:	081015e3 	.word	0x081015e3
 8101368:	081015e3 	.word	0x081015e3
 810136c:	081015e3 	.word	0x081015e3
 8101370:	081015e3 	.word	0x081015e3
 8101374:	081015e3 	.word	0x081015e3
 8101378:	081015e3 	.word	0x081015e3
 810137c:	081015e3 	.word	0x081015e3
 8101380:	081013d1 	.word	0x081013d1
 8101384:	081015e3 	.word	0x081015e3
 8101388:	081015e3 	.word	0x081015e3
 810138c:	081015e3 	.word	0x081015e3
 8101390:	081015e3 	.word	0x081015e3
 8101394:	081015e3 	.word	0x081015e3
 8101398:	081015e3 	.word	0x081015e3
 810139c:	081015e3 	.word	0x081015e3
 81013a0:	081013d7 	.word	0x081013d7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81013a4:	4b94      	ldr	r3, [pc, #592]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81013a6:	681b      	ldr	r3, [r3, #0]
 81013a8:	f003 0320 	and.w	r3, r3, #32
 81013ac:	2b00      	cmp	r3, #0
 81013ae:	d009      	beq.n	81013c4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81013b0:	4b91      	ldr	r3, [pc, #580]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81013b2:	681b      	ldr	r3, [r3, #0]
 81013b4:	08db      	lsrs	r3, r3, #3
 81013b6:	f003 0303 	and.w	r3, r3, #3
 81013ba:	4a90      	ldr	r2, [pc, #576]	@ (81015fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 81013bc:	fa22 f303 	lsr.w	r3, r2, r3
 81013c0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 81013c2:	e111      	b.n	81015e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81013c4:	4b8d      	ldr	r3, [pc, #564]	@ (81015fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 81013c6:	61bb      	str	r3, [r7, #24]
      break;
 81013c8:	e10e      	b.n	81015e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 81013ca:	4b8d      	ldr	r3, [pc, #564]	@ (8101600 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81013cc:	61bb      	str	r3, [r7, #24]
      break;
 81013ce:	e10b      	b.n	81015e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 81013d0:	4b8c      	ldr	r3, [pc, #560]	@ (8101604 <HAL_RCC_GetSysClockFreq+0x2e0>)
 81013d2:	61bb      	str	r3, [r7, #24]
      break;
 81013d4:	e108      	b.n	81015e8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81013d6:	4b88      	ldr	r3, [pc, #544]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81013d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81013da:	f003 0303 	and.w	r3, r3, #3
 81013de:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 81013e0:	4b85      	ldr	r3, [pc, #532]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81013e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81013e4:	091b      	lsrs	r3, r3, #4
 81013e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 81013ea:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 81013ec:	4b82      	ldr	r3, [pc, #520]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81013ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81013f0:	f003 0301 	and.w	r3, r3, #1
 81013f4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81013f6:	4b80      	ldr	r3, [pc, #512]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81013f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81013fa:	08db      	lsrs	r3, r3, #3
 81013fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8101400:	68fa      	ldr	r2, [r7, #12]
 8101402:	fb02 f303 	mul.w	r3, r2, r3
 8101406:	ee07 3a90 	vmov	s15, r3
 810140a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810140e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8101412:	693b      	ldr	r3, [r7, #16]
 8101414:	2b00      	cmp	r3, #0
 8101416:	f000 80e1 	beq.w	81015dc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 810141a:	697b      	ldr	r3, [r7, #20]
 810141c:	2b02      	cmp	r3, #2
 810141e:	f000 8083 	beq.w	8101528 <HAL_RCC_GetSysClockFreq+0x204>
 8101422:	697b      	ldr	r3, [r7, #20]
 8101424:	2b02      	cmp	r3, #2
 8101426:	f200 80a1 	bhi.w	810156c <HAL_RCC_GetSysClockFreq+0x248>
 810142a:	697b      	ldr	r3, [r7, #20]
 810142c:	2b00      	cmp	r3, #0
 810142e:	d003      	beq.n	8101438 <HAL_RCC_GetSysClockFreq+0x114>
 8101430:	697b      	ldr	r3, [r7, #20]
 8101432:	2b01      	cmp	r3, #1
 8101434:	d056      	beq.n	81014e4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8101436:	e099      	b.n	810156c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101438:	4b6f      	ldr	r3, [pc, #444]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810143a:	681b      	ldr	r3, [r3, #0]
 810143c:	f003 0320 	and.w	r3, r3, #32
 8101440:	2b00      	cmp	r3, #0
 8101442:	d02d      	beq.n	81014a0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8101444:	4b6c      	ldr	r3, [pc, #432]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101446:	681b      	ldr	r3, [r3, #0]
 8101448:	08db      	lsrs	r3, r3, #3
 810144a:	f003 0303 	and.w	r3, r3, #3
 810144e:	4a6b      	ldr	r2, [pc, #428]	@ (81015fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101450:	fa22 f303 	lsr.w	r3, r2, r3
 8101454:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101456:	687b      	ldr	r3, [r7, #4]
 8101458:	ee07 3a90 	vmov	s15, r3
 810145c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101460:	693b      	ldr	r3, [r7, #16]
 8101462:	ee07 3a90 	vmov	s15, r3
 8101466:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810146a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810146e:	4b62      	ldr	r3, [pc, #392]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101476:	ee07 3a90 	vmov	s15, r3
 810147a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810147e:	ed97 6a02 	vldr	s12, [r7, #8]
 8101482:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8101608 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101486:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810148a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810148e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101492:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101496:	ee67 7a27 	vmul.f32	s15, s14, s15
 810149a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 810149e:	e087      	b.n	81015b0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81014a0:	693b      	ldr	r3, [r7, #16]
 81014a2:	ee07 3a90 	vmov	s15, r3
 81014a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81014aa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 810160c <HAL_RCC_GetSysClockFreq+0x2e8>
 81014ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81014b2:	4b51      	ldr	r3, [pc, #324]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81014b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81014ba:	ee07 3a90 	vmov	s15, r3
 81014be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81014c2:	ed97 6a02 	vldr	s12, [r7, #8]
 81014c6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8101608 <HAL_RCC_GetSysClockFreq+0x2e4>
 81014ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81014ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81014d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81014d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81014da:	ee67 7a27 	vmul.f32	s15, s14, s15
 81014de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81014e2:	e065      	b.n	81015b0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81014e4:	693b      	ldr	r3, [r7, #16]
 81014e6:	ee07 3a90 	vmov	s15, r3
 81014ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81014ee:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8101610 <HAL_RCC_GetSysClockFreq+0x2ec>
 81014f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81014f6:	4b40      	ldr	r3, [pc, #256]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81014f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81014fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81014fe:	ee07 3a90 	vmov	s15, r3
 8101502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101506:	ed97 6a02 	vldr	s12, [r7, #8]
 810150a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8101608 <HAL_RCC_GetSysClockFreq+0x2e4>
 810150e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810151a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810151e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101522:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101526:	e043      	b.n	81015b0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101528:	693b      	ldr	r3, [r7, #16]
 810152a:	ee07 3a90 	vmov	s15, r3
 810152e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101532:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8101614 <HAL_RCC_GetSysClockFreq+0x2f0>
 8101536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810153a:	4b2f      	ldr	r3, [pc, #188]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810153e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101542:	ee07 3a90 	vmov	s15, r3
 8101546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810154a:	ed97 6a02 	vldr	s12, [r7, #8]
 810154e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8101608 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810155a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810155e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101566:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810156a:	e021      	b.n	81015b0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810156c:	693b      	ldr	r3, [r7, #16]
 810156e:	ee07 3a90 	vmov	s15, r3
 8101572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101576:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8101610 <HAL_RCC_GetSysClockFreq+0x2ec>
 810157a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810157e:	4b1e      	ldr	r3, [pc, #120]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101586:	ee07 3a90 	vmov	s15, r3
 810158a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810158e:	ed97 6a02 	vldr	s12, [r7, #8]
 8101592:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8101608 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810159a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810159e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81015a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81015a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81015aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81015ae:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 81015b0:	4b11      	ldr	r3, [pc, #68]	@ (81015f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81015b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81015b4:	0a5b      	lsrs	r3, r3, #9
 81015b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81015ba:	3301      	adds	r3, #1
 81015bc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 81015be:	683b      	ldr	r3, [r7, #0]
 81015c0:	ee07 3a90 	vmov	s15, r3
 81015c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81015c8:	edd7 6a07 	vldr	s13, [r7, #28]
 81015cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81015d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81015d4:	ee17 3a90 	vmov	r3, s15
 81015d8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 81015da:	e005      	b.n	81015e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 81015dc:	2300      	movs	r3, #0
 81015de:	61bb      	str	r3, [r7, #24]
      break;
 81015e0:	e002      	b.n	81015e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 81015e2:	4b07      	ldr	r3, [pc, #28]	@ (8101600 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81015e4:	61bb      	str	r3, [r7, #24]
      break;
 81015e6:	bf00      	nop
  }

  return sysclockfreq;
 81015e8:	69bb      	ldr	r3, [r7, #24]
}
 81015ea:	4618      	mov	r0, r3
 81015ec:	3724      	adds	r7, #36	@ 0x24
 81015ee:	46bd      	mov	sp, r7
 81015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81015f4:	4770      	bx	lr
 81015f6:	bf00      	nop
 81015f8:	58024400 	.word	0x58024400
 81015fc:	03d09000 	.word	0x03d09000
 8101600:	003d0900 	.word	0x003d0900
 8101604:	017d7840 	.word	0x017d7840
 8101608:	46000000 	.word	0x46000000
 810160c:	4c742400 	.word	0x4c742400
 8101610:	4a742400 	.word	0x4a742400
 8101614:	4bbebc20 	.word	0x4bbebc20

08101618 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8101618:	b580      	push	{r7, lr}
 810161a:	b082      	sub	sp, #8
 810161c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 810161e:	f7ff fe81 	bl	8101324 <HAL_RCC_GetSysClockFreq>
 8101622:	4602      	mov	r2, r0
 8101624:	4b11      	ldr	r3, [pc, #68]	@ (810166c <HAL_RCC_GetHCLKFreq+0x54>)
 8101626:	699b      	ldr	r3, [r3, #24]
 8101628:	0a1b      	lsrs	r3, r3, #8
 810162a:	f003 030f 	and.w	r3, r3, #15
 810162e:	4910      	ldr	r1, [pc, #64]	@ (8101670 <HAL_RCC_GetHCLKFreq+0x58>)
 8101630:	5ccb      	ldrb	r3, [r1, r3]
 8101632:	f003 031f 	and.w	r3, r3, #31
 8101636:	fa22 f303 	lsr.w	r3, r2, r3
 810163a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810163c:	4b0b      	ldr	r3, [pc, #44]	@ (810166c <HAL_RCC_GetHCLKFreq+0x54>)
 810163e:	699b      	ldr	r3, [r3, #24]
 8101640:	f003 030f 	and.w	r3, r3, #15
 8101644:	4a0a      	ldr	r2, [pc, #40]	@ (8101670 <HAL_RCC_GetHCLKFreq+0x58>)
 8101646:	5cd3      	ldrb	r3, [r2, r3]
 8101648:	f003 031f 	and.w	r3, r3, #31
 810164c:	687a      	ldr	r2, [r7, #4]
 810164e:	fa22 f303 	lsr.w	r3, r2, r3
 8101652:	4a08      	ldr	r2, [pc, #32]	@ (8101674 <HAL_RCC_GetHCLKFreq+0x5c>)
 8101654:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101656:	4b07      	ldr	r3, [pc, #28]	@ (8101674 <HAL_RCC_GetHCLKFreq+0x5c>)
 8101658:	681b      	ldr	r3, [r3, #0]
 810165a:	4a07      	ldr	r2, [pc, #28]	@ (8101678 <HAL_RCC_GetHCLKFreq+0x60>)
 810165c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 810165e:	4b05      	ldr	r3, [pc, #20]	@ (8101674 <HAL_RCC_GetHCLKFreq+0x5c>)
 8101660:	681b      	ldr	r3, [r3, #0]
}
 8101662:	4618      	mov	r0, r3
 8101664:	3708      	adds	r7, #8
 8101666:	46bd      	mov	sp, r7
 8101668:	bd80      	pop	{r7, pc}
 810166a:	bf00      	nop
 810166c:	58024400 	.word	0x58024400
 8101670:	081082d0 	.word	0x081082d0
 8101674:	10000004 	.word	0x10000004
 8101678:	10000000 	.word	0x10000000

0810167c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 810167c:	b580      	push	{r7, lr}
 810167e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8101680:	f7ff ffca 	bl	8101618 <HAL_RCC_GetHCLKFreq>
 8101684:	4602      	mov	r2, r0
 8101686:	4b06      	ldr	r3, [pc, #24]	@ (81016a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8101688:	69db      	ldr	r3, [r3, #28]
 810168a:	091b      	lsrs	r3, r3, #4
 810168c:	f003 0307 	and.w	r3, r3, #7
 8101690:	4904      	ldr	r1, [pc, #16]	@ (81016a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8101692:	5ccb      	ldrb	r3, [r1, r3]
 8101694:	f003 031f 	and.w	r3, r3, #31
 8101698:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 810169c:	4618      	mov	r0, r3
 810169e:	bd80      	pop	{r7, pc}
 81016a0:	58024400 	.word	0x58024400
 81016a4:	081082d0 	.word	0x081082d0

081016a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 81016a8:	b580      	push	{r7, lr}
 81016aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 81016ac:	f7ff ffb4 	bl	8101618 <HAL_RCC_GetHCLKFreq>
 81016b0:	4602      	mov	r2, r0
 81016b2:	4b06      	ldr	r3, [pc, #24]	@ (81016cc <HAL_RCC_GetPCLK2Freq+0x24>)
 81016b4:	69db      	ldr	r3, [r3, #28]
 81016b6:	0a1b      	lsrs	r3, r3, #8
 81016b8:	f003 0307 	and.w	r3, r3, #7
 81016bc:	4904      	ldr	r1, [pc, #16]	@ (81016d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 81016be:	5ccb      	ldrb	r3, [r1, r3]
 81016c0:	f003 031f 	and.w	r3, r3, #31
 81016c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 81016c8:	4618      	mov	r0, r3
 81016ca:	bd80      	pop	{r7, pc}
 81016cc:	58024400 	.word	0x58024400
 81016d0:	081082d0 	.word	0x081082d0

081016d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 81016d4:	b480      	push	{r7}
 81016d6:	b083      	sub	sp, #12
 81016d8:	af00      	add	r7, sp, #0
 81016da:	6078      	str	r0, [r7, #4]
 81016dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 81016de:	687b      	ldr	r3, [r7, #4]
 81016e0:	223f      	movs	r2, #63	@ 0x3f
 81016e2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 81016e4:	4b1a      	ldr	r3, [pc, #104]	@ (8101750 <HAL_RCC_GetClockConfig+0x7c>)
 81016e6:	691b      	ldr	r3, [r3, #16]
 81016e8:	f003 0207 	and.w	r2, r3, #7
 81016ec:	687b      	ldr	r3, [r7, #4]
 81016ee:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 81016f0:	4b17      	ldr	r3, [pc, #92]	@ (8101750 <HAL_RCC_GetClockConfig+0x7c>)
 81016f2:	699b      	ldr	r3, [r3, #24]
 81016f4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 81016f8:	687b      	ldr	r3, [r7, #4]
 81016fa:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 81016fc:	4b14      	ldr	r3, [pc, #80]	@ (8101750 <HAL_RCC_GetClockConfig+0x7c>)
 81016fe:	699b      	ldr	r3, [r3, #24]
 8101700:	f003 020f 	and.w	r2, r3, #15
 8101704:	687b      	ldr	r3, [r7, #4]
 8101706:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8101708:	4b11      	ldr	r3, [pc, #68]	@ (8101750 <HAL_RCC_GetClockConfig+0x7c>)
 810170a:	699b      	ldr	r3, [r3, #24]
 810170c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8101710:	687b      	ldr	r3, [r7, #4]
 8101712:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8101714:	4b0e      	ldr	r3, [pc, #56]	@ (8101750 <HAL_RCC_GetClockConfig+0x7c>)
 8101716:	69db      	ldr	r3, [r3, #28]
 8101718:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 810171c:	687b      	ldr	r3, [r7, #4]
 810171e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8101720:	4b0b      	ldr	r3, [pc, #44]	@ (8101750 <HAL_RCC_GetClockConfig+0x7c>)
 8101722:	69db      	ldr	r3, [r3, #28]
 8101724:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8101728:	687b      	ldr	r3, [r7, #4]
 810172a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 810172c:	4b08      	ldr	r3, [pc, #32]	@ (8101750 <HAL_RCC_GetClockConfig+0x7c>)
 810172e:	6a1b      	ldr	r3, [r3, #32]
 8101730:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8101734:	687b      	ldr	r3, [r7, #4]
 8101736:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8101738:	4b06      	ldr	r3, [pc, #24]	@ (8101754 <HAL_RCC_GetClockConfig+0x80>)
 810173a:	681b      	ldr	r3, [r3, #0]
 810173c:	f003 020f 	and.w	r2, r3, #15
 8101740:	683b      	ldr	r3, [r7, #0]
 8101742:	601a      	str	r2, [r3, #0]
}
 8101744:	bf00      	nop
 8101746:	370c      	adds	r7, #12
 8101748:	46bd      	mov	sp, r7
 810174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810174e:	4770      	bx	lr
 8101750:	58024400 	.word	0x58024400
 8101754:	52002000 	.word	0x52002000

08101758 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8101758:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 810175c:	b0ca      	sub	sp, #296	@ 0x128
 810175e:	af00      	add	r7, sp, #0
 8101760:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8101764:	2300      	movs	r3, #0
 8101766:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 810176a:	2300      	movs	r3, #0
 810176c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8101770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101778:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 810177c:	2500      	movs	r5, #0
 810177e:	ea54 0305 	orrs.w	r3, r4, r5
 8101782:	d049      	beq.n	8101818 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8101784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101788:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 810178a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 810178e:	d02f      	beq.n	81017f0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8101790:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8101794:	d828      	bhi.n	81017e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8101796:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810179a:	d01a      	beq.n	81017d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 810179c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81017a0:	d822      	bhi.n	81017e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 81017a2:	2b00      	cmp	r3, #0
 81017a4:	d003      	beq.n	81017ae <HAL_RCCEx_PeriphCLKConfig+0x56>
 81017a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81017aa:	d007      	beq.n	81017bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 81017ac:	e01c      	b.n	81017e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81017ae:	4bb8      	ldr	r3, [pc, #736]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81017b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81017b2:	4ab7      	ldr	r2, [pc, #732]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81017b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81017b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81017ba:	e01a      	b.n	81017f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81017bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81017c0:	3308      	adds	r3, #8
 81017c2:	2102      	movs	r1, #2
 81017c4:	4618      	mov	r0, r3
 81017c6:	f001 fc8f 	bl	81030e8 <RCCEx_PLL2_Config>
 81017ca:	4603      	mov	r3, r0
 81017cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81017d0:	e00f      	b.n	81017f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81017d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81017d6:	3328      	adds	r3, #40	@ 0x28
 81017d8:	2102      	movs	r1, #2
 81017da:	4618      	mov	r0, r3
 81017dc:	f001 fd36 	bl	810324c <RCCEx_PLL3_Config>
 81017e0:	4603      	mov	r3, r0
 81017e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81017e6:	e004      	b.n	81017f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81017e8:	2301      	movs	r3, #1
 81017ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81017ee:	e000      	b.n	81017f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 81017f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81017f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81017f6:	2b00      	cmp	r3, #0
 81017f8:	d10a      	bne.n	8101810 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 81017fa:	4ba5      	ldr	r3, [pc, #660]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81017fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81017fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8101802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101806:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8101808:	4aa1      	ldr	r2, [pc, #644]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810180a:	430b      	orrs	r3, r1
 810180c:	6513      	str	r3, [r2, #80]	@ 0x50
 810180e:	e003      	b.n	8101818 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101810:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101814:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8101818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810181c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101820:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8101824:	f04f 0900 	mov.w	r9, #0
 8101828:	ea58 0309 	orrs.w	r3, r8, r9
 810182c:	d047      	beq.n	81018be <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 810182e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101834:	2b04      	cmp	r3, #4
 8101836:	d82a      	bhi.n	810188e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8101838:	a201      	add	r2, pc, #4	@ (adr r2, 8101840 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 810183a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810183e:	bf00      	nop
 8101840:	08101855 	.word	0x08101855
 8101844:	08101863 	.word	0x08101863
 8101848:	08101879 	.word	0x08101879
 810184c:	08101897 	.word	0x08101897
 8101850:	08101897 	.word	0x08101897
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101854:	4b8e      	ldr	r3, [pc, #568]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101858:	4a8d      	ldr	r2, [pc, #564]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810185a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810185e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101860:	e01a      	b.n	8101898 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101866:	3308      	adds	r3, #8
 8101868:	2100      	movs	r1, #0
 810186a:	4618      	mov	r0, r3
 810186c:	f001 fc3c 	bl	81030e8 <RCCEx_PLL2_Config>
 8101870:	4603      	mov	r3, r0
 8101872:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101876:	e00f      	b.n	8101898 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810187c:	3328      	adds	r3, #40	@ 0x28
 810187e:	2100      	movs	r1, #0
 8101880:	4618      	mov	r0, r3
 8101882:	f001 fce3 	bl	810324c <RCCEx_PLL3_Config>
 8101886:	4603      	mov	r3, r0
 8101888:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810188c:	e004      	b.n	8101898 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810188e:	2301      	movs	r3, #1
 8101890:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101894:	e000      	b.n	8101898 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8101896:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101898:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810189c:	2b00      	cmp	r3, #0
 810189e:	d10a      	bne.n	81018b6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 81018a0:	4b7b      	ldr	r3, [pc, #492]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81018a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81018a4:	f023 0107 	bic.w	r1, r3, #7
 81018a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81018ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81018ae:	4a78      	ldr	r2, [pc, #480]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81018b0:	430b      	orrs	r3, r1
 81018b2:	6513      	str	r3, [r2, #80]	@ 0x50
 81018b4:	e003      	b.n	81018be <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81018b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81018ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 81018be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81018c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81018c6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 81018ca:	f04f 0b00 	mov.w	fp, #0
 81018ce:	ea5a 030b 	orrs.w	r3, sl, fp
 81018d2:	d04c      	beq.n	810196e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 81018d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81018d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81018da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81018de:	d030      	beq.n	8101942 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 81018e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81018e4:	d829      	bhi.n	810193a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81018e6:	2bc0      	cmp	r3, #192	@ 0xc0
 81018e8:	d02d      	beq.n	8101946 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 81018ea:	2bc0      	cmp	r3, #192	@ 0xc0
 81018ec:	d825      	bhi.n	810193a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81018ee:	2b80      	cmp	r3, #128	@ 0x80
 81018f0:	d018      	beq.n	8101924 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 81018f2:	2b80      	cmp	r3, #128	@ 0x80
 81018f4:	d821      	bhi.n	810193a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81018f6:	2b00      	cmp	r3, #0
 81018f8:	d002      	beq.n	8101900 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 81018fa:	2b40      	cmp	r3, #64	@ 0x40
 81018fc:	d007      	beq.n	810190e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 81018fe:	e01c      	b.n	810193a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101900:	4b63      	ldr	r3, [pc, #396]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101904:	4a62      	ldr	r2, [pc, #392]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101906:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810190a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 810190c:	e01c      	b.n	8101948 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810190e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101912:	3308      	adds	r3, #8
 8101914:	2100      	movs	r1, #0
 8101916:	4618      	mov	r0, r3
 8101918:	f001 fbe6 	bl	81030e8 <RCCEx_PLL2_Config>
 810191c:	4603      	mov	r3, r0
 810191e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101922:	e011      	b.n	8101948 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101928:	3328      	adds	r3, #40	@ 0x28
 810192a:	2100      	movs	r1, #0
 810192c:	4618      	mov	r0, r3
 810192e:	f001 fc8d 	bl	810324c <RCCEx_PLL3_Config>
 8101932:	4603      	mov	r3, r0
 8101934:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101938:	e006      	b.n	8101948 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810193a:	2301      	movs	r3, #1
 810193c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101940:	e002      	b.n	8101948 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8101942:	bf00      	nop
 8101944:	e000      	b.n	8101948 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8101946:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101948:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810194c:	2b00      	cmp	r3, #0
 810194e:	d10a      	bne.n	8101966 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8101950:	4b4f      	ldr	r3, [pc, #316]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101954:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8101958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810195c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810195e:	4a4c      	ldr	r2, [pc, #304]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101960:	430b      	orrs	r3, r1
 8101962:	6513      	str	r3, [r2, #80]	@ 0x50
 8101964:	e003      	b.n	810196e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810196a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 810196e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101976:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 810197a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 810197e:	2300      	movs	r3, #0
 8101980:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8101984:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8101988:	460b      	mov	r3, r1
 810198a:	4313      	orrs	r3, r2
 810198c:	d053      	beq.n	8101a36 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 810198e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101992:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8101996:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810199a:	d035      	beq.n	8101a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 810199c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81019a0:	d82e      	bhi.n	8101a00 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81019a2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81019a6:	d031      	beq.n	8101a0c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 81019a8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81019ac:	d828      	bhi.n	8101a00 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81019ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81019b2:	d01a      	beq.n	81019ea <HAL_RCCEx_PeriphCLKConfig+0x292>
 81019b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81019b8:	d822      	bhi.n	8101a00 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81019ba:	2b00      	cmp	r3, #0
 81019bc:	d003      	beq.n	81019c6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 81019be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81019c2:	d007      	beq.n	81019d4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 81019c4:	e01c      	b.n	8101a00 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81019c6:	4b32      	ldr	r3, [pc, #200]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81019c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81019ca:	4a31      	ldr	r2, [pc, #196]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81019cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81019d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81019d2:	e01c      	b.n	8101a0e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81019d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81019d8:	3308      	adds	r3, #8
 81019da:	2100      	movs	r1, #0
 81019dc:	4618      	mov	r0, r3
 81019de:	f001 fb83 	bl	81030e8 <RCCEx_PLL2_Config>
 81019e2:	4603      	mov	r3, r0
 81019e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81019e8:	e011      	b.n	8101a0e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81019ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81019ee:	3328      	adds	r3, #40	@ 0x28
 81019f0:	2100      	movs	r1, #0
 81019f2:	4618      	mov	r0, r3
 81019f4:	f001 fc2a 	bl	810324c <RCCEx_PLL3_Config>
 81019f8:	4603      	mov	r3, r0
 81019fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81019fe:	e006      	b.n	8101a0e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8101a00:	2301      	movs	r3, #1
 8101a02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101a06:	e002      	b.n	8101a0e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8101a08:	bf00      	nop
 8101a0a:	e000      	b.n	8101a0e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8101a0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101a0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101a12:	2b00      	cmp	r3, #0
 8101a14:	d10b      	bne.n	8101a2e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8101a16:	4b1e      	ldr	r3, [pc, #120]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101a1a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8101a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a22:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8101a26:	4a1a      	ldr	r2, [pc, #104]	@ (8101a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101a28:	430b      	orrs	r3, r1
 8101a2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8101a2c:	e003      	b.n	8101a36 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101a32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8101a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101a3e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8101a42:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8101a46:	2300      	movs	r3, #0
 8101a48:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8101a4c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8101a50:	460b      	mov	r3, r1
 8101a52:	4313      	orrs	r3, r2
 8101a54:	d056      	beq.n	8101b04 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8101a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a5a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8101a5e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8101a62:	d038      	beq.n	8101ad6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8101a64:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8101a68:	d831      	bhi.n	8101ace <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101a6a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8101a6e:	d034      	beq.n	8101ada <HAL_RCCEx_PeriphCLKConfig+0x382>
 8101a70:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8101a74:	d82b      	bhi.n	8101ace <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101a76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8101a7a:	d01d      	beq.n	8101ab8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8101a7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8101a80:	d825      	bhi.n	8101ace <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101a82:	2b00      	cmp	r3, #0
 8101a84:	d006      	beq.n	8101a94 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8101a86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8101a8a:	d00a      	beq.n	8101aa2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8101a8c:	e01f      	b.n	8101ace <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101a8e:	bf00      	nop
 8101a90:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101a94:	4ba2      	ldr	r3, [pc, #648]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101a98:	4aa1      	ldr	r2, [pc, #644]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101a9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101a9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101aa0:	e01c      	b.n	8101adc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101aa6:	3308      	adds	r3, #8
 8101aa8:	2100      	movs	r1, #0
 8101aaa:	4618      	mov	r0, r3
 8101aac:	f001 fb1c 	bl	81030e8 <RCCEx_PLL2_Config>
 8101ab0:	4603      	mov	r3, r0
 8101ab2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8101ab6:	e011      	b.n	8101adc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101abc:	3328      	adds	r3, #40	@ 0x28
 8101abe:	2100      	movs	r1, #0
 8101ac0:	4618      	mov	r0, r3
 8101ac2:	f001 fbc3 	bl	810324c <RCCEx_PLL3_Config>
 8101ac6:	4603      	mov	r3, r0
 8101ac8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101acc:	e006      	b.n	8101adc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8101ace:	2301      	movs	r3, #1
 8101ad0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101ad4:	e002      	b.n	8101adc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8101ad6:	bf00      	nop
 8101ad8:	e000      	b.n	8101adc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8101ada:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101adc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101ae0:	2b00      	cmp	r3, #0
 8101ae2:	d10b      	bne.n	8101afc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8101ae4:	4b8e      	ldr	r3, [pc, #568]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101ae8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8101aec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101af0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8101af4:	4a8a      	ldr	r2, [pc, #552]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101af6:	430b      	orrs	r3, r1
 8101af8:	6593      	str	r3, [r2, #88]	@ 0x58
 8101afa:	e003      	b.n	8101b04 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101afc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101b00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8101b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101b0c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8101b10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8101b14:	2300      	movs	r3, #0
 8101b16:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8101b1a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8101b1e:	460b      	mov	r3, r1
 8101b20:	4313      	orrs	r3, r2
 8101b22:	d03a      	beq.n	8101b9a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8101b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101b2a:	2b30      	cmp	r3, #48	@ 0x30
 8101b2c:	d01f      	beq.n	8101b6e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8101b2e:	2b30      	cmp	r3, #48	@ 0x30
 8101b30:	d819      	bhi.n	8101b66 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8101b32:	2b20      	cmp	r3, #32
 8101b34:	d00c      	beq.n	8101b50 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8101b36:	2b20      	cmp	r3, #32
 8101b38:	d815      	bhi.n	8101b66 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8101b3a:	2b00      	cmp	r3, #0
 8101b3c:	d019      	beq.n	8101b72 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8101b3e:	2b10      	cmp	r3, #16
 8101b40:	d111      	bne.n	8101b66 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101b42:	4b77      	ldr	r3, [pc, #476]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101b46:	4a76      	ldr	r2, [pc, #472]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101b48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101b4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8101b4e:	e011      	b.n	8101b74 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8101b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b54:	3308      	adds	r3, #8
 8101b56:	2102      	movs	r1, #2
 8101b58:	4618      	mov	r0, r3
 8101b5a:	f001 fac5 	bl	81030e8 <RCCEx_PLL2_Config>
 8101b5e:	4603      	mov	r3, r0
 8101b60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8101b64:	e006      	b.n	8101b74 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8101b66:	2301      	movs	r3, #1
 8101b68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101b6c:	e002      	b.n	8101b74 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8101b6e:	bf00      	nop
 8101b70:	e000      	b.n	8101b74 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8101b72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101b74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101b78:	2b00      	cmp	r3, #0
 8101b7a:	d10a      	bne.n	8101b92 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8101b7c:	4b68      	ldr	r3, [pc, #416]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101b80:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8101b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101b8a:	4a65      	ldr	r2, [pc, #404]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101b8c:	430b      	orrs	r3, r1
 8101b8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8101b90:	e003      	b.n	8101b9a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101b92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101b96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8101b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101ba2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8101ba6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8101baa:	2300      	movs	r3, #0
 8101bac:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8101bb0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8101bb4:	460b      	mov	r3, r1
 8101bb6:	4313      	orrs	r3, r2
 8101bb8:	d051      	beq.n	8101c5e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8101bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101bbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8101bc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8101bc4:	d035      	beq.n	8101c32 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8101bc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8101bca:	d82e      	bhi.n	8101c2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8101bcc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8101bd0:	d031      	beq.n	8101c36 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8101bd2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8101bd6:	d828      	bhi.n	8101c2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8101bd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8101bdc:	d01a      	beq.n	8101c14 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8101bde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8101be2:	d822      	bhi.n	8101c2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8101be4:	2b00      	cmp	r3, #0
 8101be6:	d003      	beq.n	8101bf0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8101be8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8101bec:	d007      	beq.n	8101bfe <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8101bee:	e01c      	b.n	8101c2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101bf0:	4b4b      	ldr	r3, [pc, #300]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101bf4:	4a4a      	ldr	r2, [pc, #296]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101bf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101bfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8101bfc:	e01c      	b.n	8101c38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c02:	3308      	adds	r3, #8
 8101c04:	2100      	movs	r1, #0
 8101c06:	4618      	mov	r0, r3
 8101c08:	f001 fa6e 	bl	81030e8 <RCCEx_PLL2_Config>
 8101c0c:	4603      	mov	r3, r0
 8101c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8101c12:	e011      	b.n	8101c38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c18:	3328      	adds	r3, #40	@ 0x28
 8101c1a:	2100      	movs	r1, #0
 8101c1c:	4618      	mov	r0, r3
 8101c1e:	f001 fb15 	bl	810324c <RCCEx_PLL3_Config>
 8101c22:	4603      	mov	r3, r0
 8101c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8101c28:	e006      	b.n	8101c38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101c2a:	2301      	movs	r3, #1
 8101c2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101c30:	e002      	b.n	8101c38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8101c32:	bf00      	nop
 8101c34:	e000      	b.n	8101c38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8101c36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101c3c:	2b00      	cmp	r3, #0
 8101c3e:	d10a      	bne.n	8101c56 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8101c40:	4b37      	ldr	r3, [pc, #220]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101c44:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8101c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8101c4e:	4a34      	ldr	r2, [pc, #208]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101c50:	430b      	orrs	r3, r1
 8101c52:	6513      	str	r3, [r2, #80]	@ 0x50
 8101c54:	e003      	b.n	8101c5e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101c5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8101c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101c66:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8101c6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8101c6e:	2300      	movs	r3, #0
 8101c70:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8101c74:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8101c78:	460b      	mov	r3, r1
 8101c7a:	4313      	orrs	r3, r2
 8101c7c:	d056      	beq.n	8101d2c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8101c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8101c84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8101c88:	d033      	beq.n	8101cf2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8101c8a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8101c8e:	d82c      	bhi.n	8101cea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8101c90:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8101c94:	d02f      	beq.n	8101cf6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8101c96:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8101c9a:	d826      	bhi.n	8101cea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8101c9c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8101ca0:	d02b      	beq.n	8101cfa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8101ca2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8101ca6:	d820      	bhi.n	8101cea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8101ca8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8101cac:	d012      	beq.n	8101cd4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8101cae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8101cb2:	d81a      	bhi.n	8101cea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8101cb4:	2b00      	cmp	r3, #0
 8101cb6:	d022      	beq.n	8101cfe <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8101cb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8101cbc:	d115      	bne.n	8101cea <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8101cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101cc2:	3308      	adds	r3, #8
 8101cc4:	2101      	movs	r1, #1
 8101cc6:	4618      	mov	r0, r3
 8101cc8:	f001 fa0e 	bl	81030e8 <RCCEx_PLL2_Config>
 8101ccc:	4603      	mov	r3, r0
 8101cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8101cd2:	e015      	b.n	8101d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8101cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101cd8:	3328      	adds	r3, #40	@ 0x28
 8101cda:	2101      	movs	r1, #1
 8101cdc:	4618      	mov	r0, r3
 8101cde:	f001 fab5 	bl	810324c <RCCEx_PLL3_Config>
 8101ce2:	4603      	mov	r3, r0
 8101ce4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8101ce8:	e00a      	b.n	8101d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101cea:	2301      	movs	r3, #1
 8101cec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101cf0:	e006      	b.n	8101d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8101cf2:	bf00      	nop
 8101cf4:	e004      	b.n	8101d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8101cf6:	bf00      	nop
 8101cf8:	e002      	b.n	8101d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8101cfa:	bf00      	nop
 8101cfc:	e000      	b.n	8101d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8101cfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101d00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101d04:	2b00      	cmp	r3, #0
 8101d06:	d10d      	bne.n	8101d24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8101d08:	4b05      	ldr	r3, [pc, #20]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101d0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101d0c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8101d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8101d16:	4a02      	ldr	r2, [pc, #8]	@ (8101d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101d18:	430b      	orrs	r3, r1
 8101d1a:	6513      	str	r3, [r2, #80]	@ 0x50
 8101d1c:	e006      	b.n	8101d2c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8101d1e:	bf00      	nop
 8101d20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101d24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101d28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8101d2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101d34:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8101d38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8101d3c:	2300      	movs	r3, #0
 8101d3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8101d42:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8101d46:	460b      	mov	r3, r1
 8101d48:	4313      	orrs	r3, r2
 8101d4a:	d055      	beq.n	8101df8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8101d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8101d54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8101d58:	d033      	beq.n	8101dc2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8101d5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8101d5e:	d82c      	bhi.n	8101dba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8101d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8101d64:	d02f      	beq.n	8101dc6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8101d66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8101d6a:	d826      	bhi.n	8101dba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8101d6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8101d70:	d02b      	beq.n	8101dca <HAL_RCCEx_PeriphCLKConfig+0x672>
 8101d72:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8101d76:	d820      	bhi.n	8101dba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8101d78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8101d7c:	d012      	beq.n	8101da4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8101d7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8101d82:	d81a      	bhi.n	8101dba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8101d84:	2b00      	cmp	r3, #0
 8101d86:	d022      	beq.n	8101dce <HAL_RCCEx_PeriphCLKConfig+0x676>
 8101d88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8101d8c:	d115      	bne.n	8101dba <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8101d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d92:	3308      	adds	r3, #8
 8101d94:	2101      	movs	r1, #1
 8101d96:	4618      	mov	r0, r3
 8101d98:	f001 f9a6 	bl	81030e8 <RCCEx_PLL2_Config>
 8101d9c:	4603      	mov	r3, r0
 8101d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8101da2:	e015      	b.n	8101dd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8101da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101da8:	3328      	adds	r3, #40	@ 0x28
 8101daa:	2101      	movs	r1, #1
 8101dac:	4618      	mov	r0, r3
 8101dae:	f001 fa4d 	bl	810324c <RCCEx_PLL3_Config>
 8101db2:	4603      	mov	r3, r0
 8101db4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8101db8:	e00a      	b.n	8101dd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8101dba:	2301      	movs	r3, #1
 8101dbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101dc0:	e006      	b.n	8101dd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8101dc2:	bf00      	nop
 8101dc4:	e004      	b.n	8101dd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8101dc6:	bf00      	nop
 8101dc8:	e002      	b.n	8101dd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8101dca:	bf00      	nop
 8101dcc:	e000      	b.n	8101dd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8101dce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101dd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101dd4:	2b00      	cmp	r3, #0
 8101dd6:	d10b      	bne.n	8101df0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8101dd8:	4ba4      	ldr	r3, [pc, #656]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101ddc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8101de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101de4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8101de8:	4aa0      	ldr	r2, [pc, #640]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101dea:	430b      	orrs	r3, r1
 8101dec:	6593      	str	r3, [r2, #88]	@ 0x58
 8101dee:	e003      	b.n	8101df8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101df0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101df4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8101df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101e00:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8101e04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8101e08:	2300      	movs	r3, #0
 8101e0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8101e0e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8101e12:	460b      	mov	r3, r1
 8101e14:	4313      	orrs	r3, r2
 8101e16:	d037      	beq.n	8101e88 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8101e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8101e1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8101e22:	d00e      	beq.n	8101e42 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8101e24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8101e28:	d816      	bhi.n	8101e58 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8101e2a:	2b00      	cmp	r3, #0
 8101e2c:	d018      	beq.n	8101e60 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8101e2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8101e32:	d111      	bne.n	8101e58 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101e34:	4b8d      	ldr	r3, [pc, #564]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101e38:	4a8c      	ldr	r2, [pc, #560]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101e3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101e3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8101e40:	e00f      	b.n	8101e62 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8101e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e46:	3308      	adds	r3, #8
 8101e48:	2101      	movs	r1, #1
 8101e4a:	4618      	mov	r0, r3
 8101e4c:	f001 f94c 	bl	81030e8 <RCCEx_PLL2_Config>
 8101e50:	4603      	mov	r3, r0
 8101e52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8101e56:	e004      	b.n	8101e62 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101e58:	2301      	movs	r3, #1
 8101e5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101e5e:	e000      	b.n	8101e62 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8101e60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101e62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101e66:	2b00      	cmp	r3, #0
 8101e68:	d10a      	bne.n	8101e80 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8101e6a:	4b80      	ldr	r3, [pc, #512]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101e6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101e6e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8101e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8101e78:	4a7c      	ldr	r2, [pc, #496]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101e7a:	430b      	orrs	r3, r1
 8101e7c:	6513      	str	r3, [r2, #80]	@ 0x50
 8101e7e:	e003      	b.n	8101e88 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101e80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101e84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8101e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101e90:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8101e94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8101e98:	2300      	movs	r3, #0
 8101e9a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8101e9e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8101ea2:	460b      	mov	r3, r1
 8101ea4:	4313      	orrs	r3, r2
 8101ea6:	d039      	beq.n	8101f1c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8101ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8101eae:	2b03      	cmp	r3, #3
 8101eb0:	d81c      	bhi.n	8101eec <HAL_RCCEx_PeriphCLKConfig+0x794>
 8101eb2:	a201      	add	r2, pc, #4	@ (adr r2, 8101eb8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8101eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101eb8:	08101ef5 	.word	0x08101ef5
 8101ebc:	08101ec9 	.word	0x08101ec9
 8101ec0:	08101ed7 	.word	0x08101ed7
 8101ec4:	08101ef5 	.word	0x08101ef5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101ec8:	4b68      	ldr	r3, [pc, #416]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101ecc:	4a67      	ldr	r2, [pc, #412]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101ece:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101ed2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8101ed4:	e00f      	b.n	8101ef6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8101ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101eda:	3308      	adds	r3, #8
 8101edc:	2102      	movs	r1, #2
 8101ede:	4618      	mov	r0, r3
 8101ee0:	f001 f902 	bl	81030e8 <RCCEx_PLL2_Config>
 8101ee4:	4603      	mov	r3, r0
 8101ee6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8101eea:	e004      	b.n	8101ef6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8101eec:	2301      	movs	r3, #1
 8101eee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101ef2:	e000      	b.n	8101ef6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8101ef4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101ef6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101efa:	2b00      	cmp	r3, #0
 8101efc:	d10a      	bne.n	8101f14 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8101efe:	4b5b      	ldr	r3, [pc, #364]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101f02:	f023 0103 	bic.w	r1, r3, #3
 8101f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8101f0c:	4a57      	ldr	r2, [pc, #348]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101f0e:	430b      	orrs	r3, r1
 8101f10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8101f12:	e003      	b.n	8101f1c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101f14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101f18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8101f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101f24:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8101f28:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8101f2c:	2300      	movs	r3, #0
 8101f2e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8101f32:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8101f36:	460b      	mov	r3, r1
 8101f38:	4313      	orrs	r3, r2
 8101f3a:	f000 809f 	beq.w	810207c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8101f3e:	4b4c      	ldr	r3, [pc, #304]	@ (8102070 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8101f40:	681b      	ldr	r3, [r3, #0]
 8101f42:	4a4b      	ldr	r2, [pc, #300]	@ (8102070 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8101f44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8101f48:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8101f4a:	f7fe fea3 	bl	8100c94 <HAL_GetTick>
 8101f4e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8101f52:	e00b      	b.n	8101f6c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8101f54:	f7fe fe9e 	bl	8100c94 <HAL_GetTick>
 8101f58:	4602      	mov	r2, r0
 8101f5a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8101f5e:	1ad3      	subs	r3, r2, r3
 8101f60:	2b64      	cmp	r3, #100	@ 0x64
 8101f62:	d903      	bls.n	8101f6c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8101f64:	2303      	movs	r3, #3
 8101f66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101f6a:	e005      	b.n	8101f78 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8101f6c:	4b40      	ldr	r3, [pc, #256]	@ (8102070 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8101f6e:	681b      	ldr	r3, [r3, #0]
 8101f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8101f74:	2b00      	cmp	r3, #0
 8101f76:	d0ed      	beq.n	8101f54 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8101f78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101f7c:	2b00      	cmp	r3, #0
 8101f7e:	d179      	bne.n	8102074 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8101f80:	4b3a      	ldr	r3, [pc, #232]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101f82:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8101f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8101f8c:	4053      	eors	r3, r2
 8101f8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8101f92:	2b00      	cmp	r3, #0
 8101f94:	d015      	beq.n	8101fc2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8101f96:	4b35      	ldr	r3, [pc, #212]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8101f9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8101f9e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8101fa2:	4b32      	ldr	r3, [pc, #200]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8101fa6:	4a31      	ldr	r2, [pc, #196]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101fa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8101fac:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8101fae:	4b2f      	ldr	r3, [pc, #188]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8101fb2:	4a2e      	ldr	r2, [pc, #184]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101fb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8101fb8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8101fba:	4a2c      	ldr	r2, [pc, #176]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101fbc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8101fc0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8101fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101fc6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8101fca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8101fce:	d118      	bne.n	8102002 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8101fd0:	f7fe fe60 	bl	8100c94 <HAL_GetTick>
 8101fd4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8101fd8:	e00d      	b.n	8101ff6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8101fda:	f7fe fe5b 	bl	8100c94 <HAL_GetTick>
 8101fde:	4602      	mov	r2, r0
 8101fe0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8101fe4:	1ad2      	subs	r2, r2, r3
 8101fe6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8101fea:	429a      	cmp	r2, r3
 8101fec:	d903      	bls.n	8101ff6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8101fee:	2303      	movs	r3, #3
 8101ff0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8101ff4:	e005      	b.n	8102002 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8101ff6:	4b1d      	ldr	r3, [pc, #116]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8101ffa:	f003 0302 	and.w	r3, r3, #2
 8101ffe:	2b00      	cmp	r3, #0
 8102000:	d0eb      	beq.n	8101fda <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8102002:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102006:	2b00      	cmp	r3, #0
 8102008:	d12b      	bne.n	8102062 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810200a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810200e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102012:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8102016:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810201a:	d110      	bne.n	810203e <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 810201c:	4b13      	ldr	r3, [pc, #76]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810201e:	691b      	ldr	r3, [r3, #16]
 8102020:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8102024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102028:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810202c:	091b      	lsrs	r3, r3, #4
 810202e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8102032:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8102036:	4a0d      	ldr	r2, [pc, #52]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102038:	430b      	orrs	r3, r1
 810203a:	6113      	str	r3, [r2, #16]
 810203c:	e005      	b.n	810204a <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 810203e:	4b0b      	ldr	r3, [pc, #44]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102040:	691b      	ldr	r3, [r3, #16]
 8102042:	4a0a      	ldr	r2, [pc, #40]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102044:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8102048:	6113      	str	r3, [r2, #16]
 810204a:	4b08      	ldr	r3, [pc, #32]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810204c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 810204e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102052:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102056:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810205a:	4a04      	ldr	r2, [pc, #16]	@ (810206c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810205c:	430b      	orrs	r3, r1
 810205e:	6713      	str	r3, [r2, #112]	@ 0x70
 8102060:	e00c      	b.n	810207c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8102062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102066:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 810206a:	e007      	b.n	810207c <HAL_RCCEx_PeriphCLKConfig+0x924>
 810206c:	58024400 	.word	0x58024400
 8102070:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102074:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102078:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 810207c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102084:	f002 0301 	and.w	r3, r2, #1
 8102088:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 810208c:	2300      	movs	r3, #0
 810208e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8102092:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8102096:	460b      	mov	r3, r1
 8102098:	4313      	orrs	r3, r2
 810209a:	f000 8089 	beq.w	81021b0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 810209e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81020a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81020a4:	2b28      	cmp	r3, #40	@ 0x28
 81020a6:	d86b      	bhi.n	8102180 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 81020a8:	a201      	add	r2, pc, #4	@ (adr r2, 81020b0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 81020aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81020ae:	bf00      	nop
 81020b0:	08102189 	.word	0x08102189
 81020b4:	08102181 	.word	0x08102181
 81020b8:	08102181 	.word	0x08102181
 81020bc:	08102181 	.word	0x08102181
 81020c0:	08102181 	.word	0x08102181
 81020c4:	08102181 	.word	0x08102181
 81020c8:	08102181 	.word	0x08102181
 81020cc:	08102181 	.word	0x08102181
 81020d0:	08102155 	.word	0x08102155
 81020d4:	08102181 	.word	0x08102181
 81020d8:	08102181 	.word	0x08102181
 81020dc:	08102181 	.word	0x08102181
 81020e0:	08102181 	.word	0x08102181
 81020e4:	08102181 	.word	0x08102181
 81020e8:	08102181 	.word	0x08102181
 81020ec:	08102181 	.word	0x08102181
 81020f0:	0810216b 	.word	0x0810216b
 81020f4:	08102181 	.word	0x08102181
 81020f8:	08102181 	.word	0x08102181
 81020fc:	08102181 	.word	0x08102181
 8102100:	08102181 	.word	0x08102181
 8102104:	08102181 	.word	0x08102181
 8102108:	08102181 	.word	0x08102181
 810210c:	08102181 	.word	0x08102181
 8102110:	08102189 	.word	0x08102189
 8102114:	08102181 	.word	0x08102181
 8102118:	08102181 	.word	0x08102181
 810211c:	08102181 	.word	0x08102181
 8102120:	08102181 	.word	0x08102181
 8102124:	08102181 	.word	0x08102181
 8102128:	08102181 	.word	0x08102181
 810212c:	08102181 	.word	0x08102181
 8102130:	08102189 	.word	0x08102189
 8102134:	08102181 	.word	0x08102181
 8102138:	08102181 	.word	0x08102181
 810213c:	08102181 	.word	0x08102181
 8102140:	08102181 	.word	0x08102181
 8102144:	08102181 	.word	0x08102181
 8102148:	08102181 	.word	0x08102181
 810214c:	08102181 	.word	0x08102181
 8102150:	08102189 	.word	0x08102189
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102158:	3308      	adds	r3, #8
 810215a:	2101      	movs	r1, #1
 810215c:	4618      	mov	r0, r3
 810215e:	f000 ffc3 	bl	81030e8 <RCCEx_PLL2_Config>
 8102162:	4603      	mov	r3, r0
 8102164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8102168:	e00f      	b.n	810218a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810216a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810216e:	3328      	adds	r3, #40	@ 0x28
 8102170:	2101      	movs	r1, #1
 8102172:	4618      	mov	r0, r3
 8102174:	f001 f86a 	bl	810324c <RCCEx_PLL3_Config>
 8102178:	4603      	mov	r3, r0
 810217a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 810217e:	e004      	b.n	810218a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102180:	2301      	movs	r3, #1
 8102182:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102186:	e000      	b.n	810218a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8102188:	bf00      	nop
    }

    if (ret == HAL_OK)
 810218a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810218e:	2b00      	cmp	r3, #0
 8102190:	d10a      	bne.n	81021a8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8102192:	4bbf      	ldr	r3, [pc, #764]	@ (8102490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102196:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 810219a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810219e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81021a0:	4abb      	ldr	r2, [pc, #748]	@ (8102490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81021a2:	430b      	orrs	r3, r1
 81021a4:	6553      	str	r3, [r2, #84]	@ 0x54
 81021a6:	e003      	b.n	81021b0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81021a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81021ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 81021b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81021b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81021b8:	f002 0302 	and.w	r3, r2, #2
 81021bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 81021c0:	2300      	movs	r3, #0
 81021c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 81021c6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 81021ca:	460b      	mov	r3, r1
 81021cc:	4313      	orrs	r3, r2
 81021ce:	d041      	beq.n	8102254 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 81021d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81021d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 81021d6:	2b05      	cmp	r3, #5
 81021d8:	d824      	bhi.n	8102224 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 81021da:	a201      	add	r2, pc, #4	@ (adr r2, 81021e0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 81021dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81021e0:	0810222d 	.word	0x0810222d
 81021e4:	081021f9 	.word	0x081021f9
 81021e8:	0810220f 	.word	0x0810220f
 81021ec:	0810222d 	.word	0x0810222d
 81021f0:	0810222d 	.word	0x0810222d
 81021f4:	0810222d 	.word	0x0810222d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81021f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81021fc:	3308      	adds	r3, #8
 81021fe:	2101      	movs	r1, #1
 8102200:	4618      	mov	r0, r3
 8102202:	f000 ff71 	bl	81030e8 <RCCEx_PLL2_Config>
 8102206:	4603      	mov	r3, r0
 8102208:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 810220c:	e00f      	b.n	810222e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810220e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102212:	3328      	adds	r3, #40	@ 0x28
 8102214:	2101      	movs	r1, #1
 8102216:	4618      	mov	r0, r3
 8102218:	f001 f818 	bl	810324c <RCCEx_PLL3_Config>
 810221c:	4603      	mov	r3, r0
 810221e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8102222:	e004      	b.n	810222e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102224:	2301      	movs	r3, #1
 8102226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810222a:	e000      	b.n	810222e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 810222c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810222e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102232:	2b00      	cmp	r3, #0
 8102234:	d10a      	bne.n	810224c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8102236:	4b96      	ldr	r3, [pc, #600]	@ (8102490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102238:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810223a:	f023 0107 	bic.w	r1, r3, #7
 810223e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102242:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8102244:	4a92      	ldr	r2, [pc, #584]	@ (8102490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102246:	430b      	orrs	r3, r1
 8102248:	6553      	str	r3, [r2, #84]	@ 0x54
 810224a:	e003      	b.n	8102254 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810224c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102250:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8102254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102258:	e9d3 2300 	ldrd	r2, r3, [r3]
 810225c:	f002 0304 	and.w	r3, r2, #4
 8102260:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8102264:	2300      	movs	r3, #0
 8102266:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 810226a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 810226e:	460b      	mov	r3, r1
 8102270:	4313      	orrs	r3, r2
 8102272:	d044      	beq.n	81022fe <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8102274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102278:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 810227c:	2b05      	cmp	r3, #5
 810227e:	d825      	bhi.n	81022cc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8102280:	a201      	add	r2, pc, #4	@ (adr r2, 8102288 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8102282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102286:	bf00      	nop
 8102288:	081022d5 	.word	0x081022d5
 810228c:	081022a1 	.word	0x081022a1
 8102290:	081022b7 	.word	0x081022b7
 8102294:	081022d5 	.word	0x081022d5
 8102298:	081022d5 	.word	0x081022d5
 810229c:	081022d5 	.word	0x081022d5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81022a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022a4:	3308      	adds	r3, #8
 81022a6:	2101      	movs	r1, #1
 81022a8:	4618      	mov	r0, r3
 81022aa:	f000 ff1d 	bl	81030e8 <RCCEx_PLL2_Config>
 81022ae:	4603      	mov	r3, r0
 81022b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 81022b4:	e00f      	b.n	81022d6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81022b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022ba:	3328      	adds	r3, #40	@ 0x28
 81022bc:	2101      	movs	r1, #1
 81022be:	4618      	mov	r0, r3
 81022c0:	f000 ffc4 	bl	810324c <RCCEx_PLL3_Config>
 81022c4:	4603      	mov	r3, r0
 81022c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 81022ca:	e004      	b.n	81022d6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81022cc:	2301      	movs	r3, #1
 81022ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81022d2:	e000      	b.n	81022d6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 81022d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81022d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81022da:	2b00      	cmp	r3, #0
 81022dc:	d10b      	bne.n	81022f6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 81022de:	4b6c      	ldr	r3, [pc, #432]	@ (8102490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81022e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81022e2:	f023 0107 	bic.w	r1, r3, #7
 81022e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 81022ee:	4a68      	ldr	r2, [pc, #416]	@ (8102490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81022f0:	430b      	orrs	r3, r1
 81022f2:	6593      	str	r3, [r2, #88]	@ 0x58
 81022f4:	e003      	b.n	81022fe <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81022f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81022fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 81022fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102306:	f002 0320 	and.w	r3, r2, #32
 810230a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 810230e:	2300      	movs	r3, #0
 8102310:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8102314:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8102318:	460b      	mov	r3, r1
 810231a:	4313      	orrs	r3, r2
 810231c:	d055      	beq.n	81023ca <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 810231e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8102326:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810232a:	d033      	beq.n	8102394 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 810232c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8102330:	d82c      	bhi.n	810238c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8102332:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8102336:	d02f      	beq.n	8102398 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8102338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810233c:	d826      	bhi.n	810238c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810233e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102342:	d02b      	beq.n	810239c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8102344:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102348:	d820      	bhi.n	810238c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810234a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810234e:	d012      	beq.n	8102376 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8102350:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102354:	d81a      	bhi.n	810238c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8102356:	2b00      	cmp	r3, #0
 8102358:	d022      	beq.n	81023a0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 810235a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810235e:	d115      	bne.n	810238c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102364:	3308      	adds	r3, #8
 8102366:	2100      	movs	r1, #0
 8102368:	4618      	mov	r0, r3
 810236a:	f000 febd 	bl	81030e8 <RCCEx_PLL2_Config>
 810236e:	4603      	mov	r3, r0
 8102370:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8102374:	e015      	b.n	81023a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810237a:	3328      	adds	r3, #40	@ 0x28
 810237c:	2102      	movs	r1, #2
 810237e:	4618      	mov	r0, r3
 8102380:	f000 ff64 	bl	810324c <RCCEx_PLL3_Config>
 8102384:	4603      	mov	r3, r0
 8102386:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 810238a:	e00a      	b.n	81023a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810238c:	2301      	movs	r3, #1
 810238e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102392:	e006      	b.n	81023a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8102394:	bf00      	nop
 8102396:	e004      	b.n	81023a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8102398:	bf00      	nop
 810239a:	e002      	b.n	81023a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 810239c:	bf00      	nop
 810239e:	e000      	b.n	81023a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81023a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81023a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81023a6:	2b00      	cmp	r3, #0
 81023a8:	d10b      	bne.n	81023c2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81023aa:	4b39      	ldr	r3, [pc, #228]	@ (8102490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81023ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81023ae:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 81023b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81023ba:	4a35      	ldr	r2, [pc, #212]	@ (8102490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81023bc:	430b      	orrs	r3, r1
 81023be:	6553      	str	r3, [r2, #84]	@ 0x54
 81023c0:	e003      	b.n	81023ca <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81023c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81023c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81023ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 81023d2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 81023d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 81023da:	2300      	movs	r3, #0
 81023dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 81023e0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 81023e4:	460b      	mov	r3, r1
 81023e6:	4313      	orrs	r3, r2
 81023e8:	d058      	beq.n	810249c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 81023ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 81023f2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 81023f6:	d033      	beq.n	8102460 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 81023f8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 81023fc:	d82c      	bhi.n	8102458 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81023fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102402:	d02f      	beq.n	8102464 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8102404:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102408:	d826      	bhi.n	8102458 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810240a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 810240e:	d02b      	beq.n	8102468 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8102410:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8102414:	d820      	bhi.n	8102458 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102416:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 810241a:	d012      	beq.n	8102442 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 810241c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8102420:	d81a      	bhi.n	8102458 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102422:	2b00      	cmp	r3, #0
 8102424:	d022      	beq.n	810246c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8102426:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 810242a:	d115      	bne.n	8102458 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810242c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102430:	3308      	adds	r3, #8
 8102432:	2100      	movs	r1, #0
 8102434:	4618      	mov	r0, r3
 8102436:	f000 fe57 	bl	81030e8 <RCCEx_PLL2_Config>
 810243a:	4603      	mov	r3, r0
 810243c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8102440:	e015      	b.n	810246e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102446:	3328      	adds	r3, #40	@ 0x28
 8102448:	2102      	movs	r1, #2
 810244a:	4618      	mov	r0, r3
 810244c:	f000 fefe 	bl	810324c <RCCEx_PLL3_Config>
 8102450:	4603      	mov	r3, r0
 8102452:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8102456:	e00a      	b.n	810246e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102458:	2301      	movs	r3, #1
 810245a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810245e:	e006      	b.n	810246e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102460:	bf00      	nop
 8102462:	e004      	b.n	810246e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102464:	bf00      	nop
 8102466:	e002      	b.n	810246e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102468:	bf00      	nop
 810246a:	e000      	b.n	810246e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 810246c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810246e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102472:	2b00      	cmp	r3, #0
 8102474:	d10e      	bne.n	8102494 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8102476:	4b06      	ldr	r3, [pc, #24]	@ (8102490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810247a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 810247e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102482:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8102486:	4a02      	ldr	r2, [pc, #8]	@ (8102490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102488:	430b      	orrs	r3, r1
 810248a:	6593      	str	r3, [r2, #88]	@ 0x58
 810248c:	e006      	b.n	810249c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 810248e:	bf00      	nop
 8102490:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102494:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102498:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 810249c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81024a4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 81024a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 81024ac:	2300      	movs	r3, #0
 81024ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 81024b2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 81024b6:	460b      	mov	r3, r1
 81024b8:	4313      	orrs	r3, r2
 81024ba:	d055      	beq.n	8102568 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 81024bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 81024c4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 81024c8:	d033      	beq.n	8102532 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 81024ca:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 81024ce:	d82c      	bhi.n	810252a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81024d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81024d4:	d02f      	beq.n	8102536 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 81024d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81024da:	d826      	bhi.n	810252a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81024dc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 81024e0:	d02b      	beq.n	810253a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 81024e2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 81024e6:	d820      	bhi.n	810252a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81024e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81024ec:	d012      	beq.n	8102514 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 81024ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81024f2:	d81a      	bhi.n	810252a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81024f4:	2b00      	cmp	r3, #0
 81024f6:	d022      	beq.n	810253e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 81024f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81024fc:	d115      	bne.n	810252a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81024fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102502:	3308      	adds	r3, #8
 8102504:	2100      	movs	r1, #0
 8102506:	4618      	mov	r0, r3
 8102508:	f000 fdee 	bl	81030e8 <RCCEx_PLL2_Config>
 810250c:	4603      	mov	r3, r0
 810250e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8102512:	e015      	b.n	8102540 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102514:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102518:	3328      	adds	r3, #40	@ 0x28
 810251a:	2102      	movs	r1, #2
 810251c:	4618      	mov	r0, r3
 810251e:	f000 fe95 	bl	810324c <RCCEx_PLL3_Config>
 8102522:	4603      	mov	r3, r0
 8102524:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8102528:	e00a      	b.n	8102540 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810252a:	2301      	movs	r3, #1
 810252c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102530:	e006      	b.n	8102540 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102532:	bf00      	nop
 8102534:	e004      	b.n	8102540 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102536:	bf00      	nop
 8102538:	e002      	b.n	8102540 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810253a:	bf00      	nop
 810253c:	e000      	b.n	8102540 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810253e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102540:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102544:	2b00      	cmp	r3, #0
 8102546:	d10b      	bne.n	8102560 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8102548:	4ba1      	ldr	r3, [pc, #644]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810254a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810254c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8102550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102554:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8102558:	4a9d      	ldr	r2, [pc, #628]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810255a:	430b      	orrs	r3, r1
 810255c:	6593      	str	r3, [r2, #88]	@ 0x58
 810255e:	e003      	b.n	8102568 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102560:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102564:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8102568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810256c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102570:	f002 0308 	and.w	r3, r2, #8
 8102574:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8102578:	2300      	movs	r3, #0
 810257a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 810257e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8102582:	460b      	mov	r3, r1
 8102584:	4313      	orrs	r3, r2
 8102586:	d01e      	beq.n	81025c6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8102588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810258c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8102590:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102594:	d10c      	bne.n	81025b0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8102596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810259a:	3328      	adds	r3, #40	@ 0x28
 810259c:	2102      	movs	r1, #2
 810259e:	4618      	mov	r0, r3
 81025a0:	f000 fe54 	bl	810324c <RCCEx_PLL3_Config>
 81025a4:	4603      	mov	r3, r0
 81025a6:	2b00      	cmp	r3, #0
 81025a8:	d002      	beq.n	81025b0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 81025aa:	2301      	movs	r3, #1
 81025ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 81025b0:	4b87      	ldr	r3, [pc, #540]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81025b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81025b4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 81025b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81025c0:	4a83      	ldr	r2, [pc, #524]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81025c2:	430b      	orrs	r3, r1
 81025c4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 81025c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 81025ce:	f002 0310 	and.w	r3, r2, #16
 81025d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 81025d6:	2300      	movs	r3, #0
 81025d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 81025dc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 81025e0:	460b      	mov	r3, r1
 81025e2:	4313      	orrs	r3, r2
 81025e4:	d01e      	beq.n	8102624 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 81025e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 81025ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81025f2:	d10c      	bne.n	810260e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 81025f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025f8:	3328      	adds	r3, #40	@ 0x28
 81025fa:	2102      	movs	r1, #2
 81025fc:	4618      	mov	r0, r3
 81025fe:	f000 fe25 	bl	810324c <RCCEx_PLL3_Config>
 8102602:	4603      	mov	r3, r0
 8102604:	2b00      	cmp	r3, #0
 8102606:	d002      	beq.n	810260e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8102608:	2301      	movs	r3, #1
 810260a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 810260e:	4b70      	ldr	r3, [pc, #448]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102612:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8102616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810261a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 810261e:	4a6c      	ldr	r2, [pc, #432]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102620:	430b      	orrs	r3, r1
 8102622:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8102624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102628:	e9d3 2300 	ldrd	r2, r3, [r3]
 810262c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8102630:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8102634:	2300      	movs	r3, #0
 8102636:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 810263a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 810263e:	460b      	mov	r3, r1
 8102640:	4313      	orrs	r3, r2
 8102642:	d03e      	beq.n	81026c2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8102644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102648:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 810264c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8102650:	d022      	beq.n	8102698 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8102652:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8102656:	d81b      	bhi.n	8102690 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8102658:	2b00      	cmp	r3, #0
 810265a:	d003      	beq.n	8102664 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 810265c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102660:	d00b      	beq.n	810267a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8102662:	e015      	b.n	8102690 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102668:	3308      	adds	r3, #8
 810266a:	2100      	movs	r1, #0
 810266c:	4618      	mov	r0, r3
 810266e:	f000 fd3b 	bl	81030e8 <RCCEx_PLL2_Config>
 8102672:	4603      	mov	r3, r0
 8102674:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8102678:	e00f      	b.n	810269a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810267a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810267e:	3328      	adds	r3, #40	@ 0x28
 8102680:	2102      	movs	r1, #2
 8102682:	4618      	mov	r0, r3
 8102684:	f000 fde2 	bl	810324c <RCCEx_PLL3_Config>
 8102688:	4603      	mov	r3, r0
 810268a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 810268e:	e004      	b.n	810269a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102690:	2301      	movs	r3, #1
 8102692:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102696:	e000      	b.n	810269a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8102698:	bf00      	nop
    }

    if (ret == HAL_OK)
 810269a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810269e:	2b00      	cmp	r3, #0
 81026a0:	d10b      	bne.n	81026ba <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 81026a2:	4b4b      	ldr	r3, [pc, #300]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81026a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81026a6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 81026aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026ae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 81026b2:	4a47      	ldr	r2, [pc, #284]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81026b4:	430b      	orrs	r3, r1
 81026b6:	6593      	str	r3, [r2, #88]	@ 0x58
 81026b8:	e003      	b.n	81026c2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81026ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81026be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 81026c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81026ca:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 81026ce:	67bb      	str	r3, [r7, #120]	@ 0x78
 81026d0:	2300      	movs	r3, #0
 81026d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 81026d4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 81026d8:	460b      	mov	r3, r1
 81026da:	4313      	orrs	r3, r2
 81026dc:	d03b      	beq.n	8102756 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 81026de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81026e6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 81026ea:	d01f      	beq.n	810272c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 81026ec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 81026f0:	d818      	bhi.n	8102724 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 81026f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81026f6:	d003      	beq.n	8102700 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 81026f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81026fc:	d007      	beq.n	810270e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 81026fe:	e011      	b.n	8102724 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102700:	4b33      	ldr	r3, [pc, #204]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102704:	4a32      	ldr	r2, [pc, #200]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102706:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810270a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 810270c:	e00f      	b.n	810272e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810270e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102712:	3328      	adds	r3, #40	@ 0x28
 8102714:	2101      	movs	r1, #1
 8102716:	4618      	mov	r0, r3
 8102718:	f000 fd98 	bl	810324c <RCCEx_PLL3_Config>
 810271c:	4603      	mov	r3, r0
 810271e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8102722:	e004      	b.n	810272e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102724:	2301      	movs	r3, #1
 8102726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810272a:	e000      	b.n	810272e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 810272c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810272e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102732:	2b00      	cmp	r3, #0
 8102734:	d10b      	bne.n	810274e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8102736:	4b26      	ldr	r3, [pc, #152]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810273a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 810273e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8102746:	4a22      	ldr	r2, [pc, #136]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102748:	430b      	orrs	r3, r1
 810274a:	6553      	str	r3, [r2, #84]	@ 0x54
 810274c:	e003      	b.n	8102756 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810274e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102752:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8102756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810275a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810275e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8102762:	673b      	str	r3, [r7, #112]	@ 0x70
 8102764:	2300      	movs	r3, #0
 8102766:	677b      	str	r3, [r7, #116]	@ 0x74
 8102768:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 810276c:	460b      	mov	r3, r1
 810276e:	4313      	orrs	r3, r2
 8102770:	d034      	beq.n	81027dc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8102772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102776:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102778:	2b00      	cmp	r3, #0
 810277a:	d003      	beq.n	8102784 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 810277c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102780:	d007      	beq.n	8102792 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8102782:	e011      	b.n	81027a8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102784:	4b12      	ldr	r3, [pc, #72]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102788:	4a11      	ldr	r2, [pc, #68]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810278a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810278e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8102790:	e00e      	b.n	81027b0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102796:	3308      	adds	r3, #8
 8102798:	2102      	movs	r1, #2
 810279a:	4618      	mov	r0, r3
 810279c:	f000 fca4 	bl	81030e8 <RCCEx_PLL2_Config>
 81027a0:	4603      	mov	r3, r0
 81027a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 81027a6:	e003      	b.n	81027b0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 81027a8:	2301      	movs	r3, #1
 81027aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81027ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 81027b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81027b4:	2b00      	cmp	r3, #0
 81027b6:	d10d      	bne.n	81027d4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 81027b8:	4b05      	ldr	r3, [pc, #20]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81027ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81027bc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 81027c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81027c6:	4a02      	ldr	r2, [pc, #8]	@ (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81027c8:	430b      	orrs	r3, r1
 81027ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81027cc:	e006      	b.n	81027dc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 81027ce:	bf00      	nop
 81027d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81027d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81027d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 81027dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81027e4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 81027e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 81027ea:	2300      	movs	r3, #0
 81027ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 81027ee:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 81027f2:	460b      	mov	r3, r1
 81027f4:	4313      	orrs	r3, r2
 81027f6:	d00c      	beq.n	8102812 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 81027f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027fc:	3328      	adds	r3, #40	@ 0x28
 81027fe:	2102      	movs	r1, #2
 8102800:	4618      	mov	r0, r3
 8102802:	f000 fd23 	bl	810324c <RCCEx_PLL3_Config>
 8102806:	4603      	mov	r3, r0
 8102808:	2b00      	cmp	r3, #0
 810280a:	d002      	beq.n	8102812 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 810280c:	2301      	movs	r3, #1
 810280e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8102812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102816:	e9d3 2300 	ldrd	r2, r3, [r3]
 810281a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 810281e:	663b      	str	r3, [r7, #96]	@ 0x60
 8102820:	2300      	movs	r3, #0
 8102822:	667b      	str	r3, [r7, #100]	@ 0x64
 8102824:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8102828:	460b      	mov	r3, r1
 810282a:	4313      	orrs	r3, r2
 810282c:	d038      	beq.n	81028a0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 810282e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102832:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8102836:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810283a:	d018      	beq.n	810286e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 810283c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102840:	d811      	bhi.n	8102866 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8102842:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8102846:	d014      	beq.n	8102872 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8102848:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 810284c:	d80b      	bhi.n	8102866 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 810284e:	2b00      	cmp	r3, #0
 8102850:	d011      	beq.n	8102876 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8102852:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102856:	d106      	bne.n	8102866 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102858:	4bc3      	ldr	r3, [pc, #780]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810285a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810285c:	4ac2      	ldr	r2, [pc, #776]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810285e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102862:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8102864:	e008      	b.n	8102878 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102866:	2301      	movs	r3, #1
 8102868:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810286c:	e004      	b.n	8102878 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 810286e:	bf00      	nop
 8102870:	e002      	b.n	8102878 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102872:	bf00      	nop
 8102874:	e000      	b.n	8102878 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102876:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102878:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810287c:	2b00      	cmp	r3, #0
 810287e:	d10b      	bne.n	8102898 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8102880:	4bb9      	ldr	r3, [pc, #740]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102882:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102884:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8102888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810288c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8102890:	4ab5      	ldr	r2, [pc, #724]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102892:	430b      	orrs	r3, r1
 8102894:	6553      	str	r3, [r2, #84]	@ 0x54
 8102896:	e003      	b.n	81028a0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102898:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810289c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 81028a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81028a8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 81028ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 81028ae:	2300      	movs	r3, #0
 81028b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 81028b2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 81028b6:	460b      	mov	r3, r1
 81028b8:	4313      	orrs	r3, r2
 81028ba:	d009      	beq.n	81028d0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 81028bc:	4baa      	ldr	r3, [pc, #680]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81028be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81028c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 81028c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 81028ca:	4aa7      	ldr	r2, [pc, #668]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81028cc:	430b      	orrs	r3, r1
 81028ce:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 81028d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81028d8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 81028dc:	653b      	str	r3, [r7, #80]	@ 0x50
 81028de:	2300      	movs	r3, #0
 81028e0:	657b      	str	r3, [r7, #84]	@ 0x54
 81028e2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 81028e6:	460b      	mov	r3, r1
 81028e8:	4313      	orrs	r3, r2
 81028ea:	d00a      	beq.n	8102902 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 81028ec:	4b9e      	ldr	r3, [pc, #632]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81028ee:	691b      	ldr	r3, [r3, #16]
 81028f0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 81028f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028f8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 81028fc:	4a9a      	ldr	r2, [pc, #616]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81028fe:	430b      	orrs	r3, r1
 8102900:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8102902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102906:	e9d3 2300 	ldrd	r2, r3, [r3]
 810290a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 810290e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8102910:	2300      	movs	r3, #0
 8102912:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8102914:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8102918:	460b      	mov	r3, r1
 810291a:	4313      	orrs	r3, r2
 810291c:	d009      	beq.n	8102932 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 810291e:	4b92      	ldr	r3, [pc, #584]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102922:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8102926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810292a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810292c:	4a8e      	ldr	r2, [pc, #568]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810292e:	430b      	orrs	r3, r1
 8102930:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8102932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102936:	e9d3 2300 	ldrd	r2, r3, [r3]
 810293a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 810293e:	643b      	str	r3, [r7, #64]	@ 0x40
 8102940:	2300      	movs	r3, #0
 8102942:	647b      	str	r3, [r7, #68]	@ 0x44
 8102944:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8102948:	460b      	mov	r3, r1
 810294a:	4313      	orrs	r3, r2
 810294c:	d00e      	beq.n	810296c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 810294e:	4b86      	ldr	r3, [pc, #536]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102950:	691b      	ldr	r3, [r3, #16]
 8102952:	4a85      	ldr	r2, [pc, #532]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102954:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8102958:	6113      	str	r3, [r2, #16]
 810295a:	4b83      	ldr	r3, [pc, #524]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810295c:	6919      	ldr	r1, [r3, #16]
 810295e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102962:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8102966:	4a80      	ldr	r2, [pc, #512]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102968:	430b      	orrs	r3, r1
 810296a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 810296c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102974:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8102978:	63bb      	str	r3, [r7, #56]	@ 0x38
 810297a:	2300      	movs	r3, #0
 810297c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810297e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8102982:	460b      	mov	r3, r1
 8102984:	4313      	orrs	r3, r2
 8102986:	d009      	beq.n	810299c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8102988:	4b77      	ldr	r3, [pc, #476]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810298a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810298c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8102990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102996:	4a74      	ldr	r2, [pc, #464]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102998:	430b      	orrs	r3, r1
 810299a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 810299c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81029a4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 81029a8:	633b      	str	r3, [r7, #48]	@ 0x30
 81029aa:	2300      	movs	r3, #0
 81029ac:	637b      	str	r3, [r7, #52]	@ 0x34
 81029ae:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 81029b2:	460b      	mov	r3, r1
 81029b4:	4313      	orrs	r3, r2
 81029b6:	d00a      	beq.n	81029ce <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 81029b8:	4b6b      	ldr	r3, [pc, #428]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81029ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81029bc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 81029c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 81029c8:	4a67      	ldr	r2, [pc, #412]	@ (8102b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81029ca:	430b      	orrs	r3, r1
 81029cc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 81029ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81029d6:	2100      	movs	r1, #0
 81029d8:	62b9      	str	r1, [r7, #40]	@ 0x28
 81029da:	f003 0301 	and.w	r3, r3, #1
 81029de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 81029e0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 81029e4:	460b      	mov	r3, r1
 81029e6:	4313      	orrs	r3, r2
 81029e8:	d011      	beq.n	8102a0e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81029ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029ee:	3308      	adds	r3, #8
 81029f0:	2100      	movs	r1, #0
 81029f2:	4618      	mov	r0, r3
 81029f4:	f000 fb78 	bl	81030e8 <RCCEx_PLL2_Config>
 81029f8:	4603      	mov	r3, r0
 81029fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 81029fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a02:	2b00      	cmp	r3, #0
 8102a04:	d003      	beq.n	8102a0e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8102a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102a16:	2100      	movs	r1, #0
 8102a18:	6239      	str	r1, [r7, #32]
 8102a1a:	f003 0302 	and.w	r3, r3, #2
 8102a1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8102a20:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8102a24:	460b      	mov	r3, r1
 8102a26:	4313      	orrs	r3, r2
 8102a28:	d011      	beq.n	8102a4e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a2e:	3308      	adds	r3, #8
 8102a30:	2101      	movs	r1, #1
 8102a32:	4618      	mov	r0, r3
 8102a34:	f000 fb58 	bl	81030e8 <RCCEx_PLL2_Config>
 8102a38:	4603      	mov	r3, r0
 8102a3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102a3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a42:	2b00      	cmp	r3, #0
 8102a44:	d003      	beq.n	8102a4e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8102a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102a56:	2100      	movs	r1, #0
 8102a58:	61b9      	str	r1, [r7, #24]
 8102a5a:	f003 0304 	and.w	r3, r3, #4
 8102a5e:	61fb      	str	r3, [r7, #28]
 8102a60:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8102a64:	460b      	mov	r3, r1
 8102a66:	4313      	orrs	r3, r2
 8102a68:	d011      	beq.n	8102a8e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a6e:	3308      	adds	r3, #8
 8102a70:	2102      	movs	r1, #2
 8102a72:	4618      	mov	r0, r3
 8102a74:	f000 fb38 	bl	81030e8 <RCCEx_PLL2_Config>
 8102a78:	4603      	mov	r3, r0
 8102a7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102a7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a82:	2b00      	cmp	r3, #0
 8102a84:	d003      	beq.n	8102a8e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8102a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102a96:	2100      	movs	r1, #0
 8102a98:	6139      	str	r1, [r7, #16]
 8102a9a:	f003 0308 	and.w	r3, r3, #8
 8102a9e:	617b      	str	r3, [r7, #20]
 8102aa0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8102aa4:	460b      	mov	r3, r1
 8102aa6:	4313      	orrs	r3, r2
 8102aa8:	d011      	beq.n	8102ace <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102aae:	3328      	adds	r3, #40	@ 0x28
 8102ab0:	2100      	movs	r1, #0
 8102ab2:	4618      	mov	r0, r3
 8102ab4:	f000 fbca 	bl	810324c <RCCEx_PLL3_Config>
 8102ab8:	4603      	mov	r3, r0
 8102aba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8102abe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102ac2:	2b00      	cmp	r3, #0
 8102ac4:	d003      	beq.n	8102ace <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102ac6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102aca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8102ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102ad6:	2100      	movs	r1, #0
 8102ad8:	60b9      	str	r1, [r7, #8]
 8102ada:	f003 0310 	and.w	r3, r3, #16
 8102ade:	60fb      	str	r3, [r7, #12]
 8102ae0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8102ae4:	460b      	mov	r3, r1
 8102ae6:	4313      	orrs	r3, r2
 8102ae8:	d011      	beq.n	8102b0e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102aee:	3328      	adds	r3, #40	@ 0x28
 8102af0:	2101      	movs	r1, #1
 8102af2:	4618      	mov	r0, r3
 8102af4:	f000 fbaa 	bl	810324c <RCCEx_PLL3_Config>
 8102af8:	4603      	mov	r3, r0
 8102afa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102afe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102b02:	2b00      	cmp	r3, #0
 8102b04:	d003      	beq.n	8102b0e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102b06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102b0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8102b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102b16:	2100      	movs	r1, #0
 8102b18:	6039      	str	r1, [r7, #0]
 8102b1a:	f003 0320 	and.w	r3, r3, #32
 8102b1e:	607b      	str	r3, [r7, #4]
 8102b20:	e9d7 1200 	ldrd	r1, r2, [r7]
 8102b24:	460b      	mov	r3, r1
 8102b26:	4313      	orrs	r3, r2
 8102b28:	d011      	beq.n	8102b4e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b2e:	3328      	adds	r3, #40	@ 0x28
 8102b30:	2102      	movs	r1, #2
 8102b32:	4618      	mov	r0, r3
 8102b34:	f000 fb8a 	bl	810324c <RCCEx_PLL3_Config>
 8102b38:	4603      	mov	r3, r0
 8102b3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102b3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102b42:	2b00      	cmp	r3, #0
 8102b44:	d003      	beq.n	8102b4e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102b46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102b4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8102b4e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8102b52:	2b00      	cmp	r3, #0
 8102b54:	d101      	bne.n	8102b5a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8102b56:	2300      	movs	r3, #0
 8102b58:	e000      	b.n	8102b5c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8102b5a:	2301      	movs	r3, #1
}
 8102b5c:	4618      	mov	r0, r3
 8102b5e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8102b62:	46bd      	mov	sp, r7
 8102b64:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8102b68:	58024400 	.word	0x58024400

08102b6c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8102b6c:	b580      	push	{r7, lr}
 8102b6e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8102b70:	f7fe fd52 	bl	8101618 <HAL_RCC_GetHCLKFreq>
 8102b74:	4602      	mov	r2, r0
 8102b76:	4b06      	ldr	r3, [pc, #24]	@ (8102b90 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8102b78:	6a1b      	ldr	r3, [r3, #32]
 8102b7a:	091b      	lsrs	r3, r3, #4
 8102b7c:	f003 0307 	and.w	r3, r3, #7
 8102b80:	4904      	ldr	r1, [pc, #16]	@ (8102b94 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8102b82:	5ccb      	ldrb	r3, [r1, r3]
 8102b84:	f003 031f 	and.w	r3, r3, #31
 8102b88:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8102b8c:	4618      	mov	r0, r3
 8102b8e:	bd80      	pop	{r7, pc}
 8102b90:	58024400 	.word	0x58024400
 8102b94:	081082d0 	.word	0x081082d0

08102b98 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8102b98:	b480      	push	{r7}
 8102b9a:	b089      	sub	sp, #36	@ 0x24
 8102b9c:	af00      	add	r7, sp, #0
 8102b9e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102ba0:	4ba1      	ldr	r3, [pc, #644]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102ba4:	f003 0303 	and.w	r3, r3, #3
 8102ba8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8102baa:	4b9f      	ldr	r3, [pc, #636]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102bae:	0b1b      	lsrs	r3, r3, #12
 8102bb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8102bb4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8102bb6:	4b9c      	ldr	r3, [pc, #624]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102bba:	091b      	lsrs	r3, r3, #4
 8102bbc:	f003 0301 	and.w	r3, r3, #1
 8102bc0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8102bc2:	4b99      	ldr	r3, [pc, #612]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102bc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8102bc6:	08db      	lsrs	r3, r3, #3
 8102bc8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102bcc:	693a      	ldr	r2, [r7, #16]
 8102bce:	fb02 f303 	mul.w	r3, r2, r3
 8102bd2:	ee07 3a90 	vmov	s15, r3
 8102bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102bda:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8102bde:	697b      	ldr	r3, [r7, #20]
 8102be0:	2b00      	cmp	r3, #0
 8102be2:	f000 8111 	beq.w	8102e08 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8102be6:	69bb      	ldr	r3, [r7, #24]
 8102be8:	2b02      	cmp	r3, #2
 8102bea:	f000 8083 	beq.w	8102cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8102bee:	69bb      	ldr	r3, [r7, #24]
 8102bf0:	2b02      	cmp	r3, #2
 8102bf2:	f200 80a1 	bhi.w	8102d38 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8102bf6:	69bb      	ldr	r3, [r7, #24]
 8102bf8:	2b00      	cmp	r3, #0
 8102bfa:	d003      	beq.n	8102c04 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8102bfc:	69bb      	ldr	r3, [r7, #24]
 8102bfe:	2b01      	cmp	r3, #1
 8102c00:	d056      	beq.n	8102cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8102c02:	e099      	b.n	8102d38 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102c04:	4b88      	ldr	r3, [pc, #544]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102c06:	681b      	ldr	r3, [r3, #0]
 8102c08:	f003 0320 	and.w	r3, r3, #32
 8102c0c:	2b00      	cmp	r3, #0
 8102c0e:	d02d      	beq.n	8102c6c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102c10:	4b85      	ldr	r3, [pc, #532]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102c12:	681b      	ldr	r3, [r3, #0]
 8102c14:	08db      	lsrs	r3, r3, #3
 8102c16:	f003 0303 	and.w	r3, r3, #3
 8102c1a:	4a84      	ldr	r2, [pc, #528]	@ (8102e2c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8102c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8102c20:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8102c22:	68bb      	ldr	r3, [r7, #8]
 8102c24:	ee07 3a90 	vmov	s15, r3
 8102c28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102c2c:	697b      	ldr	r3, [r7, #20]
 8102c2e:	ee07 3a90 	vmov	s15, r3
 8102c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102c36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102c3a:	4b7b      	ldr	r3, [pc, #492]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102c42:	ee07 3a90 	vmov	s15, r3
 8102c46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102c4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8102c4e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8102e30 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102c52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102c56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102c5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102c5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102c66:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8102c6a:	e087      	b.n	8102d7c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8102c6c:	697b      	ldr	r3, [r7, #20]
 8102c6e:	ee07 3a90 	vmov	s15, r3
 8102c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102c76:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8102e34 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8102c7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102c7e:	4b6a      	ldr	r3, [pc, #424]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102c82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102c86:	ee07 3a90 	vmov	s15, r3
 8102c8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102c8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8102c92:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8102e30 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102c96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102c9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102c9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102caa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102cae:	e065      	b.n	8102d7c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8102cb0:	697b      	ldr	r3, [r7, #20]
 8102cb2:	ee07 3a90 	vmov	s15, r3
 8102cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102cba:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8102e38 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8102cbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102cc2:	4b59      	ldr	r3, [pc, #356]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102cc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102cca:	ee07 3a90 	vmov	s15, r3
 8102cce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102cd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8102cd6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8102e30 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102cda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102ce2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102cee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102cf2:	e043      	b.n	8102d7c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8102cf4:	697b      	ldr	r3, [r7, #20]
 8102cf6:	ee07 3a90 	vmov	s15, r3
 8102cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102cfe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8102e3c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8102d02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102d06:	4b48      	ldr	r3, [pc, #288]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102d0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102d0e:	ee07 3a90 	vmov	s15, r3
 8102d12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102d16:	ed97 6a03 	vldr	s12, [r7, #12]
 8102d1a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8102e30 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102d1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102d22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102d26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102d2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102d32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102d36:	e021      	b.n	8102d7c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8102d38:	697b      	ldr	r3, [r7, #20]
 8102d3a:	ee07 3a90 	vmov	s15, r3
 8102d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102d42:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8102e38 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8102d46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102d4a:	4b37      	ldr	r3, [pc, #220]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102d4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102d4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102d52:	ee07 3a90 	vmov	s15, r3
 8102d56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102d5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8102d5e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8102e30 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102d62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102d66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102d6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102d6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102d72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102d76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102d7a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8102d7c:	4b2a      	ldr	r3, [pc, #168]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102d80:	0a5b      	lsrs	r3, r3, #9
 8102d82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8102d86:	ee07 3a90 	vmov	s15, r3
 8102d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102d8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8102d92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8102d96:	edd7 6a07 	vldr	s13, [r7, #28]
 8102d9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102d9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102da2:	ee17 2a90 	vmov	r2, s15
 8102da6:	687b      	ldr	r3, [r7, #4]
 8102da8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8102daa:	4b1f      	ldr	r3, [pc, #124]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102dae:	0c1b      	lsrs	r3, r3, #16
 8102db0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8102db4:	ee07 3a90 	vmov	s15, r3
 8102db8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102dbc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8102dc0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8102dc4:	edd7 6a07 	vldr	s13, [r7, #28]
 8102dc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102dcc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102dd0:	ee17 2a90 	vmov	r2, s15
 8102dd4:	687b      	ldr	r3, [r7, #4]
 8102dd6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8102dd8:	4b13      	ldr	r3, [pc, #76]	@ (8102e28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102ddc:	0e1b      	lsrs	r3, r3, #24
 8102dde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8102de2:	ee07 3a90 	vmov	s15, r3
 8102de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102dea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8102dee:	ee37 7a87 	vadd.f32	s14, s15, s14
 8102df2:	edd7 6a07 	vldr	s13, [r7, #28]
 8102df6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102dfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102dfe:	ee17 2a90 	vmov	r2, s15
 8102e02:	687b      	ldr	r3, [r7, #4]
 8102e04:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8102e06:	e008      	b.n	8102e1a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8102e08:	687b      	ldr	r3, [r7, #4]
 8102e0a:	2200      	movs	r2, #0
 8102e0c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8102e0e:	687b      	ldr	r3, [r7, #4]
 8102e10:	2200      	movs	r2, #0
 8102e12:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8102e14:	687b      	ldr	r3, [r7, #4]
 8102e16:	2200      	movs	r2, #0
 8102e18:	609a      	str	r2, [r3, #8]
}
 8102e1a:	bf00      	nop
 8102e1c:	3724      	adds	r7, #36	@ 0x24
 8102e1e:	46bd      	mov	sp, r7
 8102e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102e24:	4770      	bx	lr
 8102e26:	bf00      	nop
 8102e28:	58024400 	.word	0x58024400
 8102e2c:	03d09000 	.word	0x03d09000
 8102e30:	46000000 	.word	0x46000000
 8102e34:	4c742400 	.word	0x4c742400
 8102e38:	4a742400 	.word	0x4a742400
 8102e3c:	4bbebc20 	.word	0x4bbebc20

08102e40 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8102e40:	b480      	push	{r7}
 8102e42:	b089      	sub	sp, #36	@ 0x24
 8102e44:	af00      	add	r7, sp, #0
 8102e46:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102e48:	4ba1      	ldr	r3, [pc, #644]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102e4c:	f003 0303 	and.w	r3, r3, #3
 8102e50:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8102e52:	4b9f      	ldr	r3, [pc, #636]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102e56:	0d1b      	lsrs	r3, r3, #20
 8102e58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8102e5c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8102e5e:	4b9c      	ldr	r3, [pc, #624]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102e62:	0a1b      	lsrs	r3, r3, #8
 8102e64:	f003 0301 	and.w	r3, r3, #1
 8102e68:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8102e6a:	4b99      	ldr	r3, [pc, #612]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8102e6e:	08db      	lsrs	r3, r3, #3
 8102e70:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102e74:	693a      	ldr	r2, [r7, #16]
 8102e76:	fb02 f303 	mul.w	r3, r2, r3
 8102e7a:	ee07 3a90 	vmov	s15, r3
 8102e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102e82:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8102e86:	697b      	ldr	r3, [r7, #20]
 8102e88:	2b00      	cmp	r3, #0
 8102e8a:	f000 8111 	beq.w	81030b0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8102e8e:	69bb      	ldr	r3, [r7, #24]
 8102e90:	2b02      	cmp	r3, #2
 8102e92:	f000 8083 	beq.w	8102f9c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8102e96:	69bb      	ldr	r3, [r7, #24]
 8102e98:	2b02      	cmp	r3, #2
 8102e9a:	f200 80a1 	bhi.w	8102fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8102e9e:	69bb      	ldr	r3, [r7, #24]
 8102ea0:	2b00      	cmp	r3, #0
 8102ea2:	d003      	beq.n	8102eac <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8102ea4:	69bb      	ldr	r3, [r7, #24]
 8102ea6:	2b01      	cmp	r3, #1
 8102ea8:	d056      	beq.n	8102f58 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8102eaa:	e099      	b.n	8102fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102eac:	4b88      	ldr	r3, [pc, #544]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102eae:	681b      	ldr	r3, [r3, #0]
 8102eb0:	f003 0320 	and.w	r3, r3, #32
 8102eb4:	2b00      	cmp	r3, #0
 8102eb6:	d02d      	beq.n	8102f14 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102eb8:	4b85      	ldr	r3, [pc, #532]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102eba:	681b      	ldr	r3, [r3, #0]
 8102ebc:	08db      	lsrs	r3, r3, #3
 8102ebe:	f003 0303 	and.w	r3, r3, #3
 8102ec2:	4a84      	ldr	r2, [pc, #528]	@ (81030d4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8102ec4:	fa22 f303 	lsr.w	r3, r2, r3
 8102ec8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8102eca:	68bb      	ldr	r3, [r7, #8]
 8102ecc:	ee07 3a90 	vmov	s15, r3
 8102ed0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102ed4:	697b      	ldr	r3, [r7, #20]
 8102ed6:	ee07 3a90 	vmov	s15, r3
 8102eda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102ede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102ee2:	4b7b      	ldr	r3, [pc, #492]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8102ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102eea:	ee07 3a90 	vmov	s15, r3
 8102eee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102ef2:	ed97 6a03 	vldr	s12, [r7, #12]
 8102ef6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 81030d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8102efa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102efe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102f02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102f06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102f0e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8102f12:	e087      	b.n	8103024 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8102f14:	697b      	ldr	r3, [r7, #20]
 8102f16:	ee07 3a90 	vmov	s15, r3
 8102f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102f1e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 81030dc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8102f22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102f26:	4b6a      	ldr	r3, [pc, #424]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8102f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102f2e:	ee07 3a90 	vmov	s15, r3
 8102f32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102f36:	ed97 6a03 	vldr	s12, [r7, #12]
 8102f3a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 81030d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8102f3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102f42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102f46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102f4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102f52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102f56:	e065      	b.n	8103024 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8102f58:	697b      	ldr	r3, [r7, #20]
 8102f5a:	ee07 3a90 	vmov	s15, r3
 8102f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102f62:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 81030e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8102f66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102f6a:	4b59      	ldr	r3, [pc, #356]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8102f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102f72:	ee07 3a90 	vmov	s15, r3
 8102f76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102f7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8102f7e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 81030d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8102f82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102f86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102f8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102f8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102f96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102f9a:	e043      	b.n	8103024 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8102f9c:	697b      	ldr	r3, [r7, #20]
 8102f9e:	ee07 3a90 	vmov	s15, r3
 8102fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102fa6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 81030e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8102faa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102fae:	4b48      	ldr	r3, [pc, #288]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8102fb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102fb6:	ee07 3a90 	vmov	s15, r3
 8102fba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102fbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8102fc2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 81030d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8102fc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102fca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102fce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102fd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102fd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102fda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102fde:	e021      	b.n	8103024 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8102fe0:	697b      	ldr	r3, [r7, #20]
 8102fe2:	ee07 3a90 	vmov	s15, r3
 8102fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102fea:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 81030e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8102fee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102ff2:	4b37      	ldr	r3, [pc, #220]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8102ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102ffa:	ee07 3a90 	vmov	s15, r3
 8102ffe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103002:	ed97 6a03 	vldr	s12, [r7, #12]
 8103006:	eddf 5a34 	vldr	s11, [pc, #208]	@ 81030d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810300a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810300e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103012:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8103016:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810301a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810301e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103022:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8103024:	4b2a      	ldr	r3, [pc, #168]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103028:	0a5b      	lsrs	r3, r3, #9
 810302a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810302e:	ee07 3a90 	vmov	s15, r3
 8103032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103036:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810303a:	ee37 7a87 	vadd.f32	s14, s15, s14
 810303e:	edd7 6a07 	vldr	s13, [r7, #28]
 8103042:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103046:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810304a:	ee17 2a90 	vmov	r2, s15
 810304e:	687b      	ldr	r3, [r7, #4]
 8103050:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8103052:	4b1f      	ldr	r3, [pc, #124]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103056:	0c1b      	lsrs	r3, r3, #16
 8103058:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810305c:	ee07 3a90 	vmov	s15, r3
 8103060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103064:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8103068:	ee37 7a87 	vadd.f32	s14, s15, s14
 810306c:	edd7 6a07 	vldr	s13, [r7, #28]
 8103070:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103074:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103078:	ee17 2a90 	vmov	r2, s15
 810307c:	687b      	ldr	r3, [r7, #4]
 810307e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8103080:	4b13      	ldr	r3, [pc, #76]	@ (81030d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103084:	0e1b      	lsrs	r3, r3, #24
 8103086:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810308a:	ee07 3a90 	vmov	s15, r3
 810308e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103092:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8103096:	ee37 7a87 	vadd.f32	s14, s15, s14
 810309a:	edd7 6a07 	vldr	s13, [r7, #28]
 810309e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81030a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81030a6:	ee17 2a90 	vmov	r2, s15
 81030aa:	687b      	ldr	r3, [r7, #4]
 81030ac:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 81030ae:	e008      	b.n	81030c2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 81030b0:	687b      	ldr	r3, [r7, #4]
 81030b2:	2200      	movs	r2, #0
 81030b4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81030b6:	687b      	ldr	r3, [r7, #4]
 81030b8:	2200      	movs	r2, #0
 81030ba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 81030bc:	687b      	ldr	r3, [r7, #4]
 81030be:	2200      	movs	r2, #0
 81030c0:	609a      	str	r2, [r3, #8]
}
 81030c2:	bf00      	nop
 81030c4:	3724      	adds	r7, #36	@ 0x24
 81030c6:	46bd      	mov	sp, r7
 81030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81030cc:	4770      	bx	lr
 81030ce:	bf00      	nop
 81030d0:	58024400 	.word	0x58024400
 81030d4:	03d09000 	.word	0x03d09000
 81030d8:	46000000 	.word	0x46000000
 81030dc:	4c742400 	.word	0x4c742400
 81030e0:	4a742400 	.word	0x4a742400
 81030e4:	4bbebc20 	.word	0x4bbebc20

081030e8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81030e8:	b580      	push	{r7, lr}
 81030ea:	b084      	sub	sp, #16
 81030ec:	af00      	add	r7, sp, #0
 81030ee:	6078      	str	r0, [r7, #4]
 81030f0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81030f2:	2300      	movs	r3, #0
 81030f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81030f6:	4b54      	ldr	r3, [pc, #336]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 81030f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81030fa:	f003 0303 	and.w	r3, r3, #3
 81030fe:	2b03      	cmp	r3, #3
 8103100:	d101      	bne.n	8103106 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8103102:	2301      	movs	r3, #1
 8103104:	e09b      	b.n	810323e <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8103106:	4b50      	ldr	r3, [pc, #320]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 8103108:	681b      	ldr	r3, [r3, #0]
 810310a:	4a4f      	ldr	r2, [pc, #316]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 810310c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8103110:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103112:	f7fd fdbf 	bl	8100c94 <HAL_GetTick>
 8103116:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103118:	e008      	b.n	810312c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810311a:	f7fd fdbb 	bl	8100c94 <HAL_GetTick>
 810311e:	4602      	mov	r2, r0
 8103120:	68bb      	ldr	r3, [r7, #8]
 8103122:	1ad3      	subs	r3, r2, r3
 8103124:	2b02      	cmp	r3, #2
 8103126:	d901      	bls.n	810312c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8103128:	2303      	movs	r3, #3
 810312a:	e088      	b.n	810323e <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810312c:	4b46      	ldr	r3, [pc, #280]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 810312e:	681b      	ldr	r3, [r3, #0]
 8103130:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8103134:	2b00      	cmp	r3, #0
 8103136:	d1f0      	bne.n	810311a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8103138:	4b43      	ldr	r3, [pc, #268]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 810313a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810313c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8103140:	687b      	ldr	r3, [r7, #4]
 8103142:	681b      	ldr	r3, [r3, #0]
 8103144:	031b      	lsls	r3, r3, #12
 8103146:	4940      	ldr	r1, [pc, #256]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 8103148:	4313      	orrs	r3, r2
 810314a:	628b      	str	r3, [r1, #40]	@ 0x28
 810314c:	687b      	ldr	r3, [r7, #4]
 810314e:	685b      	ldr	r3, [r3, #4]
 8103150:	3b01      	subs	r3, #1
 8103152:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8103156:	687b      	ldr	r3, [r7, #4]
 8103158:	689b      	ldr	r3, [r3, #8]
 810315a:	3b01      	subs	r3, #1
 810315c:	025b      	lsls	r3, r3, #9
 810315e:	b29b      	uxth	r3, r3
 8103160:	431a      	orrs	r2, r3
 8103162:	687b      	ldr	r3, [r7, #4]
 8103164:	68db      	ldr	r3, [r3, #12]
 8103166:	3b01      	subs	r3, #1
 8103168:	041b      	lsls	r3, r3, #16
 810316a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810316e:	431a      	orrs	r2, r3
 8103170:	687b      	ldr	r3, [r7, #4]
 8103172:	691b      	ldr	r3, [r3, #16]
 8103174:	3b01      	subs	r3, #1
 8103176:	061b      	lsls	r3, r3, #24
 8103178:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 810317c:	4932      	ldr	r1, [pc, #200]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 810317e:	4313      	orrs	r3, r2
 8103180:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8103182:	4b31      	ldr	r3, [pc, #196]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 8103184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103186:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 810318a:	687b      	ldr	r3, [r7, #4]
 810318c:	695b      	ldr	r3, [r3, #20]
 810318e:	492e      	ldr	r1, [pc, #184]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 8103190:	4313      	orrs	r3, r2
 8103192:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8103194:	4b2c      	ldr	r3, [pc, #176]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 8103196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103198:	f023 0220 	bic.w	r2, r3, #32
 810319c:	687b      	ldr	r3, [r7, #4]
 810319e:	699b      	ldr	r3, [r3, #24]
 81031a0:	4929      	ldr	r1, [pc, #164]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 81031a2:	4313      	orrs	r3, r2
 81031a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81031a6:	4b28      	ldr	r3, [pc, #160]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 81031a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031aa:	4a27      	ldr	r2, [pc, #156]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 81031ac:	f023 0310 	bic.w	r3, r3, #16
 81031b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81031b2:	4b25      	ldr	r3, [pc, #148]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 81031b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81031b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81031ba:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81031be:	687a      	ldr	r2, [r7, #4]
 81031c0:	69d2      	ldr	r2, [r2, #28]
 81031c2:	00d2      	lsls	r2, r2, #3
 81031c4:	4920      	ldr	r1, [pc, #128]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 81031c6:	4313      	orrs	r3, r2
 81031c8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81031ca:	4b1f      	ldr	r3, [pc, #124]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 81031cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031ce:	4a1e      	ldr	r2, [pc, #120]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 81031d0:	f043 0310 	orr.w	r3, r3, #16
 81031d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81031d6:	683b      	ldr	r3, [r7, #0]
 81031d8:	2b00      	cmp	r3, #0
 81031da:	d106      	bne.n	81031ea <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 81031dc:	4b1a      	ldr	r3, [pc, #104]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 81031de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031e0:	4a19      	ldr	r2, [pc, #100]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 81031e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 81031e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81031e8:	e00f      	b.n	810320a <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81031ea:	683b      	ldr	r3, [r7, #0]
 81031ec:	2b01      	cmp	r3, #1
 81031ee:	d106      	bne.n	81031fe <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 81031f0:	4b15      	ldr	r3, [pc, #84]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 81031f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031f4:	4a14      	ldr	r2, [pc, #80]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 81031f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 81031fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81031fc:	e005      	b.n	810320a <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 81031fe:	4b12      	ldr	r3, [pc, #72]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 8103200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103202:	4a11      	ldr	r2, [pc, #68]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 8103204:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8103208:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810320a:	4b0f      	ldr	r3, [pc, #60]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 810320c:	681b      	ldr	r3, [r3, #0]
 810320e:	4a0e      	ldr	r2, [pc, #56]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 8103210:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8103214:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103216:	f7fd fd3d 	bl	8100c94 <HAL_GetTick>
 810321a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 810321c:	e008      	b.n	8103230 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810321e:	f7fd fd39 	bl	8100c94 <HAL_GetTick>
 8103222:	4602      	mov	r2, r0
 8103224:	68bb      	ldr	r3, [r7, #8]
 8103226:	1ad3      	subs	r3, r2, r3
 8103228:	2b02      	cmp	r3, #2
 810322a:	d901      	bls.n	8103230 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 810322c:	2303      	movs	r3, #3
 810322e:	e006      	b.n	810323e <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103230:	4b05      	ldr	r3, [pc, #20]	@ (8103248 <RCCEx_PLL2_Config+0x160>)
 8103232:	681b      	ldr	r3, [r3, #0]
 8103234:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8103238:	2b00      	cmp	r3, #0
 810323a:	d0f0      	beq.n	810321e <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 810323c:	7bfb      	ldrb	r3, [r7, #15]
}
 810323e:	4618      	mov	r0, r3
 8103240:	3710      	adds	r7, #16
 8103242:	46bd      	mov	sp, r7
 8103244:	bd80      	pop	{r7, pc}
 8103246:	bf00      	nop
 8103248:	58024400 	.word	0x58024400

0810324c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 810324c:	b580      	push	{r7, lr}
 810324e:	b084      	sub	sp, #16
 8103250:	af00      	add	r7, sp, #0
 8103252:	6078      	str	r0, [r7, #4]
 8103254:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8103256:	2300      	movs	r3, #0
 8103258:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810325a:	4b54      	ldr	r3, [pc, #336]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 810325c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810325e:	f003 0303 	and.w	r3, r3, #3
 8103262:	2b03      	cmp	r3, #3
 8103264:	d101      	bne.n	810326a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8103266:	2301      	movs	r3, #1
 8103268:	e09b      	b.n	81033a2 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 810326a:	4b50      	ldr	r3, [pc, #320]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 810326c:	681b      	ldr	r3, [r3, #0]
 810326e:	4a4f      	ldr	r2, [pc, #316]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103270:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8103274:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103276:	f7fd fd0d 	bl	8100c94 <HAL_GetTick>
 810327a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810327c:	e008      	b.n	8103290 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810327e:	f7fd fd09 	bl	8100c94 <HAL_GetTick>
 8103282:	4602      	mov	r2, r0
 8103284:	68bb      	ldr	r3, [r7, #8]
 8103286:	1ad3      	subs	r3, r2, r3
 8103288:	2b02      	cmp	r3, #2
 810328a:	d901      	bls.n	8103290 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 810328c:	2303      	movs	r3, #3
 810328e:	e088      	b.n	81033a2 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8103290:	4b46      	ldr	r3, [pc, #280]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103292:	681b      	ldr	r3, [r3, #0]
 8103294:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8103298:	2b00      	cmp	r3, #0
 810329a:	d1f0      	bne.n	810327e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 810329c:	4b43      	ldr	r3, [pc, #268]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 810329e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81032a0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 81032a4:	687b      	ldr	r3, [r7, #4]
 81032a6:	681b      	ldr	r3, [r3, #0]
 81032a8:	051b      	lsls	r3, r3, #20
 81032aa:	4940      	ldr	r1, [pc, #256]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 81032ac:	4313      	orrs	r3, r2
 81032ae:	628b      	str	r3, [r1, #40]	@ 0x28
 81032b0:	687b      	ldr	r3, [r7, #4]
 81032b2:	685b      	ldr	r3, [r3, #4]
 81032b4:	3b01      	subs	r3, #1
 81032b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81032ba:	687b      	ldr	r3, [r7, #4]
 81032bc:	689b      	ldr	r3, [r3, #8]
 81032be:	3b01      	subs	r3, #1
 81032c0:	025b      	lsls	r3, r3, #9
 81032c2:	b29b      	uxth	r3, r3
 81032c4:	431a      	orrs	r2, r3
 81032c6:	687b      	ldr	r3, [r7, #4]
 81032c8:	68db      	ldr	r3, [r3, #12]
 81032ca:	3b01      	subs	r3, #1
 81032cc:	041b      	lsls	r3, r3, #16
 81032ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 81032d2:	431a      	orrs	r2, r3
 81032d4:	687b      	ldr	r3, [r7, #4]
 81032d6:	691b      	ldr	r3, [r3, #16]
 81032d8:	3b01      	subs	r3, #1
 81032da:	061b      	lsls	r3, r3, #24
 81032dc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 81032e0:	4932      	ldr	r1, [pc, #200]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 81032e2:	4313      	orrs	r3, r2
 81032e4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81032e6:	4b31      	ldr	r3, [pc, #196]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 81032e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81032ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 81032ee:	687b      	ldr	r3, [r7, #4]
 81032f0:	695b      	ldr	r3, [r3, #20]
 81032f2:	492e      	ldr	r1, [pc, #184]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 81032f4:	4313      	orrs	r3, r2
 81032f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 81032f8:	4b2c      	ldr	r3, [pc, #176]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 81032fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81032fc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8103300:	687b      	ldr	r3, [r7, #4]
 8103302:	699b      	ldr	r3, [r3, #24]
 8103304:	4929      	ldr	r1, [pc, #164]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103306:	4313      	orrs	r3, r2
 8103308:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810330a:	4b28      	ldr	r3, [pc, #160]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 810330c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810330e:	4a27      	ldr	r2, [pc, #156]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103310:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8103314:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8103316:	4b25      	ldr	r3, [pc, #148]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810331a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810331e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8103322:	687a      	ldr	r2, [r7, #4]
 8103324:	69d2      	ldr	r2, [r2, #28]
 8103326:	00d2      	lsls	r2, r2, #3
 8103328:	4920      	ldr	r1, [pc, #128]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 810332a:	4313      	orrs	r3, r2
 810332c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 810332e:	4b1f      	ldr	r3, [pc, #124]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103332:	4a1e      	ldr	r2, [pc, #120]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103334:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8103338:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810333a:	683b      	ldr	r3, [r7, #0]
 810333c:	2b00      	cmp	r3, #0
 810333e:	d106      	bne.n	810334e <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8103340:	4b1a      	ldr	r3, [pc, #104]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103344:	4a19      	ldr	r2, [pc, #100]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103346:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 810334a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810334c:	e00f      	b.n	810336e <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810334e:	683b      	ldr	r3, [r7, #0]
 8103350:	2b01      	cmp	r3, #1
 8103352:	d106      	bne.n	8103362 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8103354:	4b15      	ldr	r3, [pc, #84]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103358:	4a14      	ldr	r2, [pc, #80]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 810335a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 810335e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8103360:	e005      	b.n	810336e <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8103362:	4b12      	ldr	r3, [pc, #72]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103366:	4a11      	ldr	r2, [pc, #68]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103368:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 810336c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 810336e:	4b0f      	ldr	r3, [pc, #60]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103370:	681b      	ldr	r3, [r3, #0]
 8103372:	4a0e      	ldr	r2, [pc, #56]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8103378:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810337a:	f7fd fc8b 	bl	8100c94 <HAL_GetTick>
 810337e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8103380:	e008      	b.n	8103394 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8103382:	f7fd fc87 	bl	8100c94 <HAL_GetTick>
 8103386:	4602      	mov	r2, r0
 8103388:	68bb      	ldr	r3, [r7, #8]
 810338a:	1ad3      	subs	r3, r2, r3
 810338c:	2b02      	cmp	r3, #2
 810338e:	d901      	bls.n	8103394 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8103390:	2303      	movs	r3, #3
 8103392:	e006      	b.n	81033a2 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8103394:	4b05      	ldr	r3, [pc, #20]	@ (81033ac <RCCEx_PLL3_Config+0x160>)
 8103396:	681b      	ldr	r3, [r3, #0]
 8103398:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810339c:	2b00      	cmp	r3, #0
 810339e:	d0f0      	beq.n	8103382 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81033a0:	7bfb      	ldrb	r3, [r7, #15]
}
 81033a2:	4618      	mov	r0, r3
 81033a4:	3710      	adds	r7, #16
 81033a6:	46bd      	mov	sp, r7
 81033a8:	bd80      	pop	{r7, pc}
 81033aa:	bf00      	nop
 81033ac:	58024400 	.word	0x58024400

081033b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 81033b0:	b580      	push	{r7, lr}
 81033b2:	b082      	sub	sp, #8
 81033b4:	af00      	add	r7, sp, #0
 81033b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81033b8:	687b      	ldr	r3, [r7, #4]
 81033ba:	2b00      	cmp	r3, #0
 81033bc:	d101      	bne.n	81033c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 81033be:	2301      	movs	r3, #1
 81033c0:	e049      	b.n	8103456 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81033c2:	687b      	ldr	r3, [r7, #4]
 81033c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 81033c8:	b2db      	uxtb	r3, r3
 81033ca:	2b00      	cmp	r3, #0
 81033cc:	d106      	bne.n	81033dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81033ce:	687b      	ldr	r3, [r7, #4]
 81033d0:	2200      	movs	r2, #0
 81033d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 81033d6:	6878      	ldr	r0, [r7, #4]
 81033d8:	f000 f841 	bl	810345e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81033dc:	687b      	ldr	r3, [r7, #4]
 81033de:	2202      	movs	r2, #2
 81033e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81033e4:	687b      	ldr	r3, [r7, #4]
 81033e6:	681a      	ldr	r2, [r3, #0]
 81033e8:	687b      	ldr	r3, [r7, #4]
 81033ea:	3304      	adds	r3, #4
 81033ec:	4619      	mov	r1, r3
 81033ee:	4610      	mov	r0, r2
 81033f0:	f000 f9e8 	bl	81037c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81033f4:	687b      	ldr	r3, [r7, #4]
 81033f6:	2201      	movs	r2, #1
 81033f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81033fc:	687b      	ldr	r3, [r7, #4]
 81033fe:	2201      	movs	r2, #1
 8103400:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8103404:	687b      	ldr	r3, [r7, #4]
 8103406:	2201      	movs	r2, #1
 8103408:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 810340c:	687b      	ldr	r3, [r7, #4]
 810340e:	2201      	movs	r2, #1
 8103410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8103414:	687b      	ldr	r3, [r7, #4]
 8103416:	2201      	movs	r2, #1
 8103418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 810341c:	687b      	ldr	r3, [r7, #4]
 810341e:	2201      	movs	r2, #1
 8103420:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8103424:	687b      	ldr	r3, [r7, #4]
 8103426:	2201      	movs	r2, #1
 8103428:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810342c:	687b      	ldr	r3, [r7, #4]
 810342e:	2201      	movs	r2, #1
 8103430:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8103434:	687b      	ldr	r3, [r7, #4]
 8103436:	2201      	movs	r2, #1
 8103438:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 810343c:	687b      	ldr	r3, [r7, #4]
 810343e:	2201      	movs	r2, #1
 8103440:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8103444:	687b      	ldr	r3, [r7, #4]
 8103446:	2201      	movs	r2, #1
 8103448:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810344c:	687b      	ldr	r3, [r7, #4]
 810344e:	2201      	movs	r2, #1
 8103450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8103454:	2300      	movs	r3, #0
}
 8103456:	4618      	mov	r0, r3
 8103458:	3708      	adds	r7, #8
 810345a:	46bd      	mov	sp, r7
 810345c:	bd80      	pop	{r7, pc}

0810345e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 810345e:	b480      	push	{r7}
 8103460:	b083      	sub	sp, #12
 8103462:	af00      	add	r7, sp, #0
 8103464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8103466:	bf00      	nop
 8103468:	370c      	adds	r7, #12
 810346a:	46bd      	mov	sp, r7
 810346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103470:	4770      	bx	lr
	...

08103474 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8103474:	b480      	push	{r7}
 8103476:	b085      	sub	sp, #20
 8103478:	af00      	add	r7, sp, #0
 810347a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 810347c:	687b      	ldr	r3, [r7, #4]
 810347e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8103482:	b2db      	uxtb	r3, r3
 8103484:	2b01      	cmp	r3, #1
 8103486:	d001      	beq.n	810348c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8103488:	2301      	movs	r3, #1
 810348a:	e054      	b.n	8103536 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810348c:	687b      	ldr	r3, [r7, #4]
 810348e:	2202      	movs	r2, #2
 8103490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8103494:	687b      	ldr	r3, [r7, #4]
 8103496:	681b      	ldr	r3, [r3, #0]
 8103498:	68da      	ldr	r2, [r3, #12]
 810349a:	687b      	ldr	r3, [r7, #4]
 810349c:	681b      	ldr	r3, [r3, #0]
 810349e:	f042 0201 	orr.w	r2, r2, #1
 81034a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81034a4:	687b      	ldr	r3, [r7, #4]
 81034a6:	681b      	ldr	r3, [r3, #0]
 81034a8:	4a26      	ldr	r2, [pc, #152]	@ (8103544 <HAL_TIM_Base_Start_IT+0xd0>)
 81034aa:	4293      	cmp	r3, r2
 81034ac:	d022      	beq.n	81034f4 <HAL_TIM_Base_Start_IT+0x80>
 81034ae:	687b      	ldr	r3, [r7, #4]
 81034b0:	681b      	ldr	r3, [r3, #0]
 81034b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81034b6:	d01d      	beq.n	81034f4 <HAL_TIM_Base_Start_IT+0x80>
 81034b8:	687b      	ldr	r3, [r7, #4]
 81034ba:	681b      	ldr	r3, [r3, #0]
 81034bc:	4a22      	ldr	r2, [pc, #136]	@ (8103548 <HAL_TIM_Base_Start_IT+0xd4>)
 81034be:	4293      	cmp	r3, r2
 81034c0:	d018      	beq.n	81034f4 <HAL_TIM_Base_Start_IT+0x80>
 81034c2:	687b      	ldr	r3, [r7, #4]
 81034c4:	681b      	ldr	r3, [r3, #0]
 81034c6:	4a21      	ldr	r2, [pc, #132]	@ (810354c <HAL_TIM_Base_Start_IT+0xd8>)
 81034c8:	4293      	cmp	r3, r2
 81034ca:	d013      	beq.n	81034f4 <HAL_TIM_Base_Start_IT+0x80>
 81034cc:	687b      	ldr	r3, [r7, #4]
 81034ce:	681b      	ldr	r3, [r3, #0]
 81034d0:	4a1f      	ldr	r2, [pc, #124]	@ (8103550 <HAL_TIM_Base_Start_IT+0xdc>)
 81034d2:	4293      	cmp	r3, r2
 81034d4:	d00e      	beq.n	81034f4 <HAL_TIM_Base_Start_IT+0x80>
 81034d6:	687b      	ldr	r3, [r7, #4]
 81034d8:	681b      	ldr	r3, [r3, #0]
 81034da:	4a1e      	ldr	r2, [pc, #120]	@ (8103554 <HAL_TIM_Base_Start_IT+0xe0>)
 81034dc:	4293      	cmp	r3, r2
 81034de:	d009      	beq.n	81034f4 <HAL_TIM_Base_Start_IT+0x80>
 81034e0:	687b      	ldr	r3, [r7, #4]
 81034e2:	681b      	ldr	r3, [r3, #0]
 81034e4:	4a1c      	ldr	r2, [pc, #112]	@ (8103558 <HAL_TIM_Base_Start_IT+0xe4>)
 81034e6:	4293      	cmp	r3, r2
 81034e8:	d004      	beq.n	81034f4 <HAL_TIM_Base_Start_IT+0x80>
 81034ea:	687b      	ldr	r3, [r7, #4]
 81034ec:	681b      	ldr	r3, [r3, #0]
 81034ee:	4a1b      	ldr	r2, [pc, #108]	@ (810355c <HAL_TIM_Base_Start_IT+0xe8>)
 81034f0:	4293      	cmp	r3, r2
 81034f2:	d115      	bne.n	8103520 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 81034f4:	687b      	ldr	r3, [r7, #4]
 81034f6:	681b      	ldr	r3, [r3, #0]
 81034f8:	689a      	ldr	r2, [r3, #8]
 81034fa:	4b19      	ldr	r3, [pc, #100]	@ (8103560 <HAL_TIM_Base_Start_IT+0xec>)
 81034fc:	4013      	ands	r3, r2
 81034fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8103500:	68fb      	ldr	r3, [r7, #12]
 8103502:	2b06      	cmp	r3, #6
 8103504:	d015      	beq.n	8103532 <HAL_TIM_Base_Start_IT+0xbe>
 8103506:	68fb      	ldr	r3, [r7, #12]
 8103508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810350c:	d011      	beq.n	8103532 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 810350e:	687b      	ldr	r3, [r7, #4]
 8103510:	681b      	ldr	r3, [r3, #0]
 8103512:	681a      	ldr	r2, [r3, #0]
 8103514:	687b      	ldr	r3, [r7, #4]
 8103516:	681b      	ldr	r3, [r3, #0]
 8103518:	f042 0201 	orr.w	r2, r2, #1
 810351c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810351e:	e008      	b.n	8103532 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8103520:	687b      	ldr	r3, [r7, #4]
 8103522:	681b      	ldr	r3, [r3, #0]
 8103524:	681a      	ldr	r2, [r3, #0]
 8103526:	687b      	ldr	r3, [r7, #4]
 8103528:	681b      	ldr	r3, [r3, #0]
 810352a:	f042 0201 	orr.w	r2, r2, #1
 810352e:	601a      	str	r2, [r3, #0]
 8103530:	e000      	b.n	8103534 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8103532:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8103534:	2300      	movs	r3, #0
}
 8103536:	4618      	mov	r0, r3
 8103538:	3714      	adds	r7, #20
 810353a:	46bd      	mov	sp, r7
 810353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103540:	4770      	bx	lr
 8103542:	bf00      	nop
 8103544:	40010000 	.word	0x40010000
 8103548:	40000400 	.word	0x40000400
 810354c:	40000800 	.word	0x40000800
 8103550:	40000c00 	.word	0x40000c00
 8103554:	40010400 	.word	0x40010400
 8103558:	40001800 	.word	0x40001800
 810355c:	40014000 	.word	0x40014000
 8103560:	00010007 	.word	0x00010007

08103564 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8103564:	b580      	push	{r7, lr}
 8103566:	b084      	sub	sp, #16
 8103568:	af00      	add	r7, sp, #0
 810356a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 810356c:	687b      	ldr	r3, [r7, #4]
 810356e:	681b      	ldr	r3, [r3, #0]
 8103570:	68db      	ldr	r3, [r3, #12]
 8103572:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8103574:	687b      	ldr	r3, [r7, #4]
 8103576:	681b      	ldr	r3, [r3, #0]
 8103578:	691b      	ldr	r3, [r3, #16]
 810357a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 810357c:	68bb      	ldr	r3, [r7, #8]
 810357e:	f003 0302 	and.w	r3, r3, #2
 8103582:	2b00      	cmp	r3, #0
 8103584:	d020      	beq.n	81035c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8103586:	68fb      	ldr	r3, [r7, #12]
 8103588:	f003 0302 	and.w	r3, r3, #2
 810358c:	2b00      	cmp	r3, #0
 810358e:	d01b      	beq.n	81035c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8103590:	687b      	ldr	r3, [r7, #4]
 8103592:	681b      	ldr	r3, [r3, #0]
 8103594:	f06f 0202 	mvn.w	r2, #2
 8103598:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 810359a:	687b      	ldr	r3, [r7, #4]
 810359c:	2201      	movs	r2, #1
 810359e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 81035a0:	687b      	ldr	r3, [r7, #4]
 81035a2:	681b      	ldr	r3, [r3, #0]
 81035a4:	699b      	ldr	r3, [r3, #24]
 81035a6:	f003 0303 	and.w	r3, r3, #3
 81035aa:	2b00      	cmp	r3, #0
 81035ac:	d003      	beq.n	81035b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 81035ae:	6878      	ldr	r0, [r7, #4]
 81035b0:	f000 f8e9 	bl	8103786 <HAL_TIM_IC_CaptureCallback>
 81035b4:	e005      	b.n	81035c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 81035b6:	6878      	ldr	r0, [r7, #4]
 81035b8:	f000 f8db 	bl	8103772 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 81035bc:	6878      	ldr	r0, [r7, #4]
 81035be:	f000 f8ec 	bl	810379a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81035c2:	687b      	ldr	r3, [r7, #4]
 81035c4:	2200      	movs	r2, #0
 81035c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 81035c8:	68bb      	ldr	r3, [r7, #8]
 81035ca:	f003 0304 	and.w	r3, r3, #4
 81035ce:	2b00      	cmp	r3, #0
 81035d0:	d020      	beq.n	8103614 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 81035d2:	68fb      	ldr	r3, [r7, #12]
 81035d4:	f003 0304 	and.w	r3, r3, #4
 81035d8:	2b00      	cmp	r3, #0
 81035da:	d01b      	beq.n	8103614 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 81035dc:	687b      	ldr	r3, [r7, #4]
 81035de:	681b      	ldr	r3, [r3, #0]
 81035e0:	f06f 0204 	mvn.w	r2, #4
 81035e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 81035e6:	687b      	ldr	r3, [r7, #4]
 81035e8:	2202      	movs	r2, #2
 81035ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 81035ec:	687b      	ldr	r3, [r7, #4]
 81035ee:	681b      	ldr	r3, [r3, #0]
 81035f0:	699b      	ldr	r3, [r3, #24]
 81035f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81035f6:	2b00      	cmp	r3, #0
 81035f8:	d003      	beq.n	8103602 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 81035fa:	6878      	ldr	r0, [r7, #4]
 81035fc:	f000 f8c3 	bl	8103786 <HAL_TIM_IC_CaptureCallback>
 8103600:	e005      	b.n	810360e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8103602:	6878      	ldr	r0, [r7, #4]
 8103604:	f000 f8b5 	bl	8103772 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8103608:	6878      	ldr	r0, [r7, #4]
 810360a:	f000 f8c6 	bl	810379a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810360e:	687b      	ldr	r3, [r7, #4]
 8103610:	2200      	movs	r2, #0
 8103612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8103614:	68bb      	ldr	r3, [r7, #8]
 8103616:	f003 0308 	and.w	r3, r3, #8
 810361a:	2b00      	cmp	r3, #0
 810361c:	d020      	beq.n	8103660 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 810361e:	68fb      	ldr	r3, [r7, #12]
 8103620:	f003 0308 	and.w	r3, r3, #8
 8103624:	2b00      	cmp	r3, #0
 8103626:	d01b      	beq.n	8103660 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8103628:	687b      	ldr	r3, [r7, #4]
 810362a:	681b      	ldr	r3, [r3, #0]
 810362c:	f06f 0208 	mvn.w	r2, #8
 8103630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8103632:	687b      	ldr	r3, [r7, #4]
 8103634:	2204      	movs	r2, #4
 8103636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8103638:	687b      	ldr	r3, [r7, #4]
 810363a:	681b      	ldr	r3, [r3, #0]
 810363c:	69db      	ldr	r3, [r3, #28]
 810363e:	f003 0303 	and.w	r3, r3, #3
 8103642:	2b00      	cmp	r3, #0
 8103644:	d003      	beq.n	810364e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8103646:	6878      	ldr	r0, [r7, #4]
 8103648:	f000 f89d 	bl	8103786 <HAL_TIM_IC_CaptureCallback>
 810364c:	e005      	b.n	810365a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810364e:	6878      	ldr	r0, [r7, #4]
 8103650:	f000 f88f 	bl	8103772 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8103654:	6878      	ldr	r0, [r7, #4]
 8103656:	f000 f8a0 	bl	810379a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810365a:	687b      	ldr	r3, [r7, #4]
 810365c:	2200      	movs	r2, #0
 810365e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8103660:	68bb      	ldr	r3, [r7, #8]
 8103662:	f003 0310 	and.w	r3, r3, #16
 8103666:	2b00      	cmp	r3, #0
 8103668:	d020      	beq.n	81036ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 810366a:	68fb      	ldr	r3, [r7, #12]
 810366c:	f003 0310 	and.w	r3, r3, #16
 8103670:	2b00      	cmp	r3, #0
 8103672:	d01b      	beq.n	81036ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8103674:	687b      	ldr	r3, [r7, #4]
 8103676:	681b      	ldr	r3, [r3, #0]
 8103678:	f06f 0210 	mvn.w	r2, #16
 810367c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 810367e:	687b      	ldr	r3, [r7, #4]
 8103680:	2208      	movs	r2, #8
 8103682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8103684:	687b      	ldr	r3, [r7, #4]
 8103686:	681b      	ldr	r3, [r3, #0]
 8103688:	69db      	ldr	r3, [r3, #28]
 810368a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 810368e:	2b00      	cmp	r3, #0
 8103690:	d003      	beq.n	810369a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8103692:	6878      	ldr	r0, [r7, #4]
 8103694:	f000 f877 	bl	8103786 <HAL_TIM_IC_CaptureCallback>
 8103698:	e005      	b.n	81036a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810369a:	6878      	ldr	r0, [r7, #4]
 810369c:	f000 f869 	bl	8103772 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81036a0:	6878      	ldr	r0, [r7, #4]
 81036a2:	f000 f87a 	bl	810379a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81036a6:	687b      	ldr	r3, [r7, #4]
 81036a8:	2200      	movs	r2, #0
 81036aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 81036ac:	68bb      	ldr	r3, [r7, #8]
 81036ae:	f003 0301 	and.w	r3, r3, #1
 81036b2:	2b00      	cmp	r3, #0
 81036b4:	d00c      	beq.n	81036d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 81036b6:	68fb      	ldr	r3, [r7, #12]
 81036b8:	f003 0301 	and.w	r3, r3, #1
 81036bc:	2b00      	cmp	r3, #0
 81036be:	d007      	beq.n	81036d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 81036c0:	687b      	ldr	r3, [r7, #4]
 81036c2:	681b      	ldr	r3, [r3, #0]
 81036c4:	f06f 0201 	mvn.w	r2, #1
 81036c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 81036ca:	6878      	ldr	r0, [r7, #4]
 81036cc:	f7fd f912 	bl	81008f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 81036d0:	68bb      	ldr	r3, [r7, #8]
 81036d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81036d6:	2b00      	cmp	r3, #0
 81036d8:	d104      	bne.n	81036e4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 81036da:	68bb      	ldr	r3, [r7, #8]
 81036dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 81036e0:	2b00      	cmp	r3, #0
 81036e2:	d00c      	beq.n	81036fe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 81036e4:	68fb      	ldr	r3, [r7, #12]
 81036e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81036ea:	2b00      	cmp	r3, #0
 81036ec:	d007      	beq.n	81036fe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 81036ee:	687b      	ldr	r3, [r7, #4]
 81036f0:	681b      	ldr	r3, [r3, #0]
 81036f2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 81036f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 81036f8:	6878      	ldr	r0, [r7, #4]
 81036fa:	f000 f90d 	bl	8103918 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 81036fe:	68bb      	ldr	r3, [r7, #8]
 8103700:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103704:	2b00      	cmp	r3, #0
 8103706:	d00c      	beq.n	8103722 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8103708:	68fb      	ldr	r3, [r7, #12]
 810370a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810370e:	2b00      	cmp	r3, #0
 8103710:	d007      	beq.n	8103722 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8103712:	687b      	ldr	r3, [r7, #4]
 8103714:	681b      	ldr	r3, [r3, #0]
 8103716:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 810371a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 810371c:	6878      	ldr	r0, [r7, #4]
 810371e:	f000 f905 	bl	810392c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8103722:	68bb      	ldr	r3, [r7, #8]
 8103724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8103728:	2b00      	cmp	r3, #0
 810372a:	d00c      	beq.n	8103746 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 810372c:	68fb      	ldr	r3, [r7, #12]
 810372e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8103732:	2b00      	cmp	r3, #0
 8103734:	d007      	beq.n	8103746 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8103736:	687b      	ldr	r3, [r7, #4]
 8103738:	681b      	ldr	r3, [r3, #0]
 810373a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 810373e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8103740:	6878      	ldr	r0, [r7, #4]
 8103742:	f000 f834 	bl	81037ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8103746:	68bb      	ldr	r3, [r7, #8]
 8103748:	f003 0320 	and.w	r3, r3, #32
 810374c:	2b00      	cmp	r3, #0
 810374e:	d00c      	beq.n	810376a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8103750:	68fb      	ldr	r3, [r7, #12]
 8103752:	f003 0320 	and.w	r3, r3, #32
 8103756:	2b00      	cmp	r3, #0
 8103758:	d007      	beq.n	810376a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 810375a:	687b      	ldr	r3, [r7, #4]
 810375c:	681b      	ldr	r3, [r3, #0]
 810375e:	f06f 0220 	mvn.w	r2, #32
 8103762:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8103764:	6878      	ldr	r0, [r7, #4]
 8103766:	f000 f8cd 	bl	8103904 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 810376a:	bf00      	nop
 810376c:	3710      	adds	r7, #16
 810376e:	46bd      	mov	sp, r7
 8103770:	bd80      	pop	{r7, pc}

08103772 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8103772:	b480      	push	{r7}
 8103774:	b083      	sub	sp, #12
 8103776:	af00      	add	r7, sp, #0
 8103778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 810377a:	bf00      	nop
 810377c:	370c      	adds	r7, #12
 810377e:	46bd      	mov	sp, r7
 8103780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103784:	4770      	bx	lr

08103786 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8103786:	b480      	push	{r7}
 8103788:	b083      	sub	sp, #12
 810378a:	af00      	add	r7, sp, #0
 810378c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 810378e:	bf00      	nop
 8103790:	370c      	adds	r7, #12
 8103792:	46bd      	mov	sp, r7
 8103794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103798:	4770      	bx	lr

0810379a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 810379a:	b480      	push	{r7}
 810379c:	b083      	sub	sp, #12
 810379e:	af00      	add	r7, sp, #0
 81037a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 81037a2:	bf00      	nop
 81037a4:	370c      	adds	r7, #12
 81037a6:	46bd      	mov	sp, r7
 81037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81037ac:	4770      	bx	lr

081037ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 81037ae:	b480      	push	{r7}
 81037b0:	b083      	sub	sp, #12
 81037b2:	af00      	add	r7, sp, #0
 81037b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 81037b6:	bf00      	nop
 81037b8:	370c      	adds	r7, #12
 81037ba:	46bd      	mov	sp, r7
 81037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81037c0:	4770      	bx	lr
	...

081037c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 81037c4:	b480      	push	{r7}
 81037c6:	b085      	sub	sp, #20
 81037c8:	af00      	add	r7, sp, #0
 81037ca:	6078      	str	r0, [r7, #4]
 81037cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 81037ce:	687b      	ldr	r3, [r7, #4]
 81037d0:	681b      	ldr	r3, [r3, #0]
 81037d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81037d4:	687b      	ldr	r3, [r7, #4]
 81037d6:	4a43      	ldr	r2, [pc, #268]	@ (81038e4 <TIM_Base_SetConfig+0x120>)
 81037d8:	4293      	cmp	r3, r2
 81037da:	d013      	beq.n	8103804 <TIM_Base_SetConfig+0x40>
 81037dc:	687b      	ldr	r3, [r7, #4]
 81037de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81037e2:	d00f      	beq.n	8103804 <TIM_Base_SetConfig+0x40>
 81037e4:	687b      	ldr	r3, [r7, #4]
 81037e6:	4a40      	ldr	r2, [pc, #256]	@ (81038e8 <TIM_Base_SetConfig+0x124>)
 81037e8:	4293      	cmp	r3, r2
 81037ea:	d00b      	beq.n	8103804 <TIM_Base_SetConfig+0x40>
 81037ec:	687b      	ldr	r3, [r7, #4]
 81037ee:	4a3f      	ldr	r2, [pc, #252]	@ (81038ec <TIM_Base_SetConfig+0x128>)
 81037f0:	4293      	cmp	r3, r2
 81037f2:	d007      	beq.n	8103804 <TIM_Base_SetConfig+0x40>
 81037f4:	687b      	ldr	r3, [r7, #4]
 81037f6:	4a3e      	ldr	r2, [pc, #248]	@ (81038f0 <TIM_Base_SetConfig+0x12c>)
 81037f8:	4293      	cmp	r3, r2
 81037fa:	d003      	beq.n	8103804 <TIM_Base_SetConfig+0x40>
 81037fc:	687b      	ldr	r3, [r7, #4]
 81037fe:	4a3d      	ldr	r2, [pc, #244]	@ (81038f4 <TIM_Base_SetConfig+0x130>)
 8103800:	4293      	cmp	r3, r2
 8103802:	d108      	bne.n	8103816 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8103804:	68fb      	ldr	r3, [r7, #12]
 8103806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810380a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 810380c:	683b      	ldr	r3, [r7, #0]
 810380e:	685b      	ldr	r3, [r3, #4]
 8103810:	68fa      	ldr	r2, [r7, #12]
 8103812:	4313      	orrs	r3, r2
 8103814:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8103816:	687b      	ldr	r3, [r7, #4]
 8103818:	4a32      	ldr	r2, [pc, #200]	@ (81038e4 <TIM_Base_SetConfig+0x120>)
 810381a:	4293      	cmp	r3, r2
 810381c:	d01f      	beq.n	810385e <TIM_Base_SetConfig+0x9a>
 810381e:	687b      	ldr	r3, [r7, #4]
 8103820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103824:	d01b      	beq.n	810385e <TIM_Base_SetConfig+0x9a>
 8103826:	687b      	ldr	r3, [r7, #4]
 8103828:	4a2f      	ldr	r2, [pc, #188]	@ (81038e8 <TIM_Base_SetConfig+0x124>)
 810382a:	4293      	cmp	r3, r2
 810382c:	d017      	beq.n	810385e <TIM_Base_SetConfig+0x9a>
 810382e:	687b      	ldr	r3, [r7, #4]
 8103830:	4a2e      	ldr	r2, [pc, #184]	@ (81038ec <TIM_Base_SetConfig+0x128>)
 8103832:	4293      	cmp	r3, r2
 8103834:	d013      	beq.n	810385e <TIM_Base_SetConfig+0x9a>
 8103836:	687b      	ldr	r3, [r7, #4]
 8103838:	4a2d      	ldr	r2, [pc, #180]	@ (81038f0 <TIM_Base_SetConfig+0x12c>)
 810383a:	4293      	cmp	r3, r2
 810383c:	d00f      	beq.n	810385e <TIM_Base_SetConfig+0x9a>
 810383e:	687b      	ldr	r3, [r7, #4]
 8103840:	4a2c      	ldr	r2, [pc, #176]	@ (81038f4 <TIM_Base_SetConfig+0x130>)
 8103842:	4293      	cmp	r3, r2
 8103844:	d00b      	beq.n	810385e <TIM_Base_SetConfig+0x9a>
 8103846:	687b      	ldr	r3, [r7, #4]
 8103848:	4a2b      	ldr	r2, [pc, #172]	@ (81038f8 <TIM_Base_SetConfig+0x134>)
 810384a:	4293      	cmp	r3, r2
 810384c:	d007      	beq.n	810385e <TIM_Base_SetConfig+0x9a>
 810384e:	687b      	ldr	r3, [r7, #4]
 8103850:	4a2a      	ldr	r2, [pc, #168]	@ (81038fc <TIM_Base_SetConfig+0x138>)
 8103852:	4293      	cmp	r3, r2
 8103854:	d003      	beq.n	810385e <TIM_Base_SetConfig+0x9a>
 8103856:	687b      	ldr	r3, [r7, #4]
 8103858:	4a29      	ldr	r2, [pc, #164]	@ (8103900 <TIM_Base_SetConfig+0x13c>)
 810385a:	4293      	cmp	r3, r2
 810385c:	d108      	bne.n	8103870 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 810385e:	68fb      	ldr	r3, [r7, #12]
 8103860:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8103864:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8103866:	683b      	ldr	r3, [r7, #0]
 8103868:	68db      	ldr	r3, [r3, #12]
 810386a:	68fa      	ldr	r2, [r7, #12]
 810386c:	4313      	orrs	r3, r2
 810386e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8103870:	68fb      	ldr	r3, [r7, #12]
 8103872:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8103876:	683b      	ldr	r3, [r7, #0]
 8103878:	695b      	ldr	r3, [r3, #20]
 810387a:	4313      	orrs	r3, r2
 810387c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 810387e:	683b      	ldr	r3, [r7, #0]
 8103880:	689a      	ldr	r2, [r3, #8]
 8103882:	687b      	ldr	r3, [r7, #4]
 8103884:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8103886:	683b      	ldr	r3, [r7, #0]
 8103888:	681a      	ldr	r2, [r3, #0]
 810388a:	687b      	ldr	r3, [r7, #4]
 810388c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 810388e:	687b      	ldr	r3, [r7, #4]
 8103890:	4a14      	ldr	r2, [pc, #80]	@ (81038e4 <TIM_Base_SetConfig+0x120>)
 8103892:	4293      	cmp	r3, r2
 8103894:	d00f      	beq.n	81038b6 <TIM_Base_SetConfig+0xf2>
 8103896:	687b      	ldr	r3, [r7, #4]
 8103898:	4a16      	ldr	r2, [pc, #88]	@ (81038f4 <TIM_Base_SetConfig+0x130>)
 810389a:	4293      	cmp	r3, r2
 810389c:	d00b      	beq.n	81038b6 <TIM_Base_SetConfig+0xf2>
 810389e:	687b      	ldr	r3, [r7, #4]
 81038a0:	4a15      	ldr	r2, [pc, #84]	@ (81038f8 <TIM_Base_SetConfig+0x134>)
 81038a2:	4293      	cmp	r3, r2
 81038a4:	d007      	beq.n	81038b6 <TIM_Base_SetConfig+0xf2>
 81038a6:	687b      	ldr	r3, [r7, #4]
 81038a8:	4a14      	ldr	r2, [pc, #80]	@ (81038fc <TIM_Base_SetConfig+0x138>)
 81038aa:	4293      	cmp	r3, r2
 81038ac:	d003      	beq.n	81038b6 <TIM_Base_SetConfig+0xf2>
 81038ae:	687b      	ldr	r3, [r7, #4]
 81038b0:	4a13      	ldr	r2, [pc, #76]	@ (8103900 <TIM_Base_SetConfig+0x13c>)
 81038b2:	4293      	cmp	r3, r2
 81038b4:	d103      	bne.n	81038be <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 81038b6:	683b      	ldr	r3, [r7, #0]
 81038b8:	691a      	ldr	r2, [r3, #16]
 81038ba:	687b      	ldr	r3, [r7, #4]
 81038bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 81038be:	687b      	ldr	r3, [r7, #4]
 81038c0:	681b      	ldr	r3, [r3, #0]
 81038c2:	f043 0204 	orr.w	r2, r3, #4
 81038c6:	687b      	ldr	r3, [r7, #4]
 81038c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 81038ca:	687b      	ldr	r3, [r7, #4]
 81038cc:	2201      	movs	r2, #1
 81038ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 81038d0:	687b      	ldr	r3, [r7, #4]
 81038d2:	68fa      	ldr	r2, [r7, #12]
 81038d4:	601a      	str	r2, [r3, #0]
}
 81038d6:	bf00      	nop
 81038d8:	3714      	adds	r7, #20
 81038da:	46bd      	mov	sp, r7
 81038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81038e0:	4770      	bx	lr
 81038e2:	bf00      	nop
 81038e4:	40010000 	.word	0x40010000
 81038e8:	40000400 	.word	0x40000400
 81038ec:	40000800 	.word	0x40000800
 81038f0:	40000c00 	.word	0x40000c00
 81038f4:	40010400 	.word	0x40010400
 81038f8:	40014000 	.word	0x40014000
 81038fc:	40014400 	.word	0x40014400
 8103900:	40014800 	.word	0x40014800

08103904 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8103904:	b480      	push	{r7}
 8103906:	b083      	sub	sp, #12
 8103908:	af00      	add	r7, sp, #0
 810390a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 810390c:	bf00      	nop
 810390e:	370c      	adds	r7, #12
 8103910:	46bd      	mov	sp, r7
 8103912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103916:	4770      	bx	lr

08103918 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8103918:	b480      	push	{r7}
 810391a:	b083      	sub	sp, #12
 810391c:	af00      	add	r7, sp, #0
 810391e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8103920:	bf00      	nop
 8103922:	370c      	adds	r7, #12
 8103924:	46bd      	mov	sp, r7
 8103926:	f85d 7b04 	ldr.w	r7, [sp], #4
 810392a:	4770      	bx	lr

0810392c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 810392c:	b480      	push	{r7}
 810392e:	b083      	sub	sp, #12
 8103930:	af00      	add	r7, sp, #0
 8103932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8103934:	bf00      	nop
 8103936:	370c      	adds	r7, #12
 8103938:	46bd      	mov	sp, r7
 810393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810393e:	4770      	bx	lr

08103940 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8103940:	b580      	push	{r7, lr}
 8103942:	b082      	sub	sp, #8
 8103944:	af00      	add	r7, sp, #0
 8103946:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8103948:	687b      	ldr	r3, [r7, #4]
 810394a:	2b00      	cmp	r3, #0
 810394c:	d101      	bne.n	8103952 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 810394e:	2301      	movs	r3, #1
 8103950:	e042      	b.n	81039d8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8103952:	687b      	ldr	r3, [r7, #4]
 8103954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8103958:	2b00      	cmp	r3, #0
 810395a:	d106      	bne.n	810396a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 810395c:	687b      	ldr	r3, [r7, #4]
 810395e:	2200      	movs	r2, #0
 8103960:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8103964:	6878      	ldr	r0, [r7, #4]
 8103966:	f7fc fffb 	bl	8100960 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 810396a:	687b      	ldr	r3, [r7, #4]
 810396c:	2224      	movs	r2, #36	@ 0x24
 810396e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8103972:	687b      	ldr	r3, [r7, #4]
 8103974:	681b      	ldr	r3, [r3, #0]
 8103976:	681a      	ldr	r2, [r3, #0]
 8103978:	687b      	ldr	r3, [r7, #4]
 810397a:	681b      	ldr	r3, [r3, #0]
 810397c:	f022 0201 	bic.w	r2, r2, #1
 8103980:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8103982:	687b      	ldr	r3, [r7, #4]
 8103984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8103986:	2b00      	cmp	r3, #0
 8103988:	d002      	beq.n	8103990 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 810398a:	6878      	ldr	r0, [r7, #4]
 810398c:	f000 fe1e 	bl	81045cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8103990:	6878      	ldr	r0, [r7, #4]
 8103992:	f000 f8b3 	bl	8103afc <UART_SetConfig>
 8103996:	4603      	mov	r3, r0
 8103998:	2b01      	cmp	r3, #1
 810399a:	d101      	bne.n	81039a0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 810399c:	2301      	movs	r3, #1
 810399e:	e01b      	b.n	81039d8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 81039a0:	687b      	ldr	r3, [r7, #4]
 81039a2:	681b      	ldr	r3, [r3, #0]
 81039a4:	685a      	ldr	r2, [r3, #4]
 81039a6:	687b      	ldr	r3, [r7, #4]
 81039a8:	681b      	ldr	r3, [r3, #0]
 81039aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 81039ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 81039b0:	687b      	ldr	r3, [r7, #4]
 81039b2:	681b      	ldr	r3, [r3, #0]
 81039b4:	689a      	ldr	r2, [r3, #8]
 81039b6:	687b      	ldr	r3, [r7, #4]
 81039b8:	681b      	ldr	r3, [r3, #0]
 81039ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 81039be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 81039c0:	687b      	ldr	r3, [r7, #4]
 81039c2:	681b      	ldr	r3, [r3, #0]
 81039c4:	681a      	ldr	r2, [r3, #0]
 81039c6:	687b      	ldr	r3, [r7, #4]
 81039c8:	681b      	ldr	r3, [r3, #0]
 81039ca:	f042 0201 	orr.w	r2, r2, #1
 81039ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 81039d0:	6878      	ldr	r0, [r7, #4]
 81039d2:	f000 fe9d 	bl	8104710 <UART_CheckIdleState>
 81039d6:	4603      	mov	r3, r0
}
 81039d8:	4618      	mov	r0, r3
 81039da:	3708      	adds	r7, #8
 81039dc:	46bd      	mov	sp, r7
 81039de:	bd80      	pop	{r7, pc}

081039e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81039e0:	b580      	push	{r7, lr}
 81039e2:	b08a      	sub	sp, #40	@ 0x28
 81039e4:	af02      	add	r7, sp, #8
 81039e6:	60f8      	str	r0, [r7, #12]
 81039e8:	60b9      	str	r1, [r7, #8]
 81039ea:	603b      	str	r3, [r7, #0]
 81039ec:	4613      	mov	r3, r2
 81039ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 81039f0:	68fb      	ldr	r3, [r7, #12]
 81039f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81039f6:	2b20      	cmp	r3, #32
 81039f8:	d17b      	bne.n	8103af2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 81039fa:	68bb      	ldr	r3, [r7, #8]
 81039fc:	2b00      	cmp	r3, #0
 81039fe:	d002      	beq.n	8103a06 <HAL_UART_Transmit+0x26>
 8103a00:	88fb      	ldrh	r3, [r7, #6]
 8103a02:	2b00      	cmp	r3, #0
 8103a04:	d101      	bne.n	8103a0a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8103a06:	2301      	movs	r3, #1
 8103a08:	e074      	b.n	8103af4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8103a0a:	68fb      	ldr	r3, [r7, #12]
 8103a0c:	2200      	movs	r2, #0
 8103a0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8103a12:	68fb      	ldr	r3, [r7, #12]
 8103a14:	2221      	movs	r2, #33	@ 0x21
 8103a16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8103a1a:	f7fd f93b 	bl	8100c94 <HAL_GetTick>
 8103a1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8103a20:	68fb      	ldr	r3, [r7, #12]
 8103a22:	88fa      	ldrh	r2, [r7, #6]
 8103a24:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8103a28:	68fb      	ldr	r3, [r7, #12]
 8103a2a:	88fa      	ldrh	r2, [r7, #6]
 8103a2c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8103a30:	68fb      	ldr	r3, [r7, #12]
 8103a32:	689b      	ldr	r3, [r3, #8]
 8103a34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103a38:	d108      	bne.n	8103a4c <HAL_UART_Transmit+0x6c>
 8103a3a:	68fb      	ldr	r3, [r7, #12]
 8103a3c:	691b      	ldr	r3, [r3, #16]
 8103a3e:	2b00      	cmp	r3, #0
 8103a40:	d104      	bne.n	8103a4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8103a42:	2300      	movs	r3, #0
 8103a44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8103a46:	68bb      	ldr	r3, [r7, #8]
 8103a48:	61bb      	str	r3, [r7, #24]
 8103a4a:	e003      	b.n	8103a54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8103a4c:	68bb      	ldr	r3, [r7, #8]
 8103a4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8103a50:	2300      	movs	r3, #0
 8103a52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8103a54:	e030      	b.n	8103ab8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8103a56:	683b      	ldr	r3, [r7, #0]
 8103a58:	9300      	str	r3, [sp, #0]
 8103a5a:	697b      	ldr	r3, [r7, #20]
 8103a5c:	2200      	movs	r2, #0
 8103a5e:	2180      	movs	r1, #128	@ 0x80
 8103a60:	68f8      	ldr	r0, [r7, #12]
 8103a62:	f000 feff 	bl	8104864 <UART_WaitOnFlagUntilTimeout>
 8103a66:	4603      	mov	r3, r0
 8103a68:	2b00      	cmp	r3, #0
 8103a6a:	d005      	beq.n	8103a78 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8103a6c:	68fb      	ldr	r3, [r7, #12]
 8103a6e:	2220      	movs	r2, #32
 8103a70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8103a74:	2303      	movs	r3, #3
 8103a76:	e03d      	b.n	8103af4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8103a78:	69fb      	ldr	r3, [r7, #28]
 8103a7a:	2b00      	cmp	r3, #0
 8103a7c:	d10b      	bne.n	8103a96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8103a7e:	69bb      	ldr	r3, [r7, #24]
 8103a80:	881b      	ldrh	r3, [r3, #0]
 8103a82:	461a      	mov	r2, r3
 8103a84:	68fb      	ldr	r3, [r7, #12]
 8103a86:	681b      	ldr	r3, [r3, #0]
 8103a88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8103a8c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8103a8e:	69bb      	ldr	r3, [r7, #24]
 8103a90:	3302      	adds	r3, #2
 8103a92:	61bb      	str	r3, [r7, #24]
 8103a94:	e007      	b.n	8103aa6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8103a96:	69fb      	ldr	r3, [r7, #28]
 8103a98:	781a      	ldrb	r2, [r3, #0]
 8103a9a:	68fb      	ldr	r3, [r7, #12]
 8103a9c:	681b      	ldr	r3, [r3, #0]
 8103a9e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8103aa0:	69fb      	ldr	r3, [r7, #28]
 8103aa2:	3301      	adds	r3, #1
 8103aa4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8103aa6:	68fb      	ldr	r3, [r7, #12]
 8103aa8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8103aac:	b29b      	uxth	r3, r3
 8103aae:	3b01      	subs	r3, #1
 8103ab0:	b29a      	uxth	r2, r3
 8103ab2:	68fb      	ldr	r3, [r7, #12]
 8103ab4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8103ab8:	68fb      	ldr	r3, [r7, #12]
 8103aba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8103abe:	b29b      	uxth	r3, r3
 8103ac0:	2b00      	cmp	r3, #0
 8103ac2:	d1c8      	bne.n	8103a56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8103ac4:	683b      	ldr	r3, [r7, #0]
 8103ac6:	9300      	str	r3, [sp, #0]
 8103ac8:	697b      	ldr	r3, [r7, #20]
 8103aca:	2200      	movs	r2, #0
 8103acc:	2140      	movs	r1, #64	@ 0x40
 8103ace:	68f8      	ldr	r0, [r7, #12]
 8103ad0:	f000 fec8 	bl	8104864 <UART_WaitOnFlagUntilTimeout>
 8103ad4:	4603      	mov	r3, r0
 8103ad6:	2b00      	cmp	r3, #0
 8103ad8:	d005      	beq.n	8103ae6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8103ada:	68fb      	ldr	r3, [r7, #12]
 8103adc:	2220      	movs	r2, #32
 8103ade:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8103ae2:	2303      	movs	r3, #3
 8103ae4:	e006      	b.n	8103af4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8103ae6:	68fb      	ldr	r3, [r7, #12]
 8103ae8:	2220      	movs	r2, #32
 8103aea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8103aee:	2300      	movs	r3, #0
 8103af0:	e000      	b.n	8103af4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8103af2:	2302      	movs	r3, #2
  }
}
 8103af4:	4618      	mov	r0, r3
 8103af6:	3720      	adds	r7, #32
 8103af8:	46bd      	mov	sp, r7
 8103afa:	bd80      	pop	{r7, pc}

08103afc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8103afc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8103b00:	b092      	sub	sp, #72	@ 0x48
 8103b02:	af00      	add	r7, sp, #0
 8103b04:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8103b06:	2300      	movs	r3, #0
 8103b08:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8103b0c:	697b      	ldr	r3, [r7, #20]
 8103b0e:	689a      	ldr	r2, [r3, #8]
 8103b10:	697b      	ldr	r3, [r7, #20]
 8103b12:	691b      	ldr	r3, [r3, #16]
 8103b14:	431a      	orrs	r2, r3
 8103b16:	697b      	ldr	r3, [r7, #20]
 8103b18:	695b      	ldr	r3, [r3, #20]
 8103b1a:	431a      	orrs	r2, r3
 8103b1c:	697b      	ldr	r3, [r7, #20]
 8103b1e:	69db      	ldr	r3, [r3, #28]
 8103b20:	4313      	orrs	r3, r2
 8103b22:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8103b24:	697b      	ldr	r3, [r7, #20]
 8103b26:	681b      	ldr	r3, [r3, #0]
 8103b28:	681a      	ldr	r2, [r3, #0]
 8103b2a:	4bbd      	ldr	r3, [pc, #756]	@ (8103e20 <UART_SetConfig+0x324>)
 8103b2c:	4013      	ands	r3, r2
 8103b2e:	697a      	ldr	r2, [r7, #20]
 8103b30:	6812      	ldr	r2, [r2, #0]
 8103b32:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8103b34:	430b      	orrs	r3, r1
 8103b36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8103b38:	697b      	ldr	r3, [r7, #20]
 8103b3a:	681b      	ldr	r3, [r3, #0]
 8103b3c:	685b      	ldr	r3, [r3, #4]
 8103b3e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8103b42:	697b      	ldr	r3, [r7, #20]
 8103b44:	68da      	ldr	r2, [r3, #12]
 8103b46:	697b      	ldr	r3, [r7, #20]
 8103b48:	681b      	ldr	r3, [r3, #0]
 8103b4a:	430a      	orrs	r2, r1
 8103b4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8103b4e:	697b      	ldr	r3, [r7, #20]
 8103b50:	699b      	ldr	r3, [r3, #24]
 8103b52:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8103b54:	697b      	ldr	r3, [r7, #20]
 8103b56:	681b      	ldr	r3, [r3, #0]
 8103b58:	4ab2      	ldr	r2, [pc, #712]	@ (8103e24 <UART_SetConfig+0x328>)
 8103b5a:	4293      	cmp	r3, r2
 8103b5c:	d004      	beq.n	8103b68 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8103b5e:	697b      	ldr	r3, [r7, #20]
 8103b60:	6a1b      	ldr	r3, [r3, #32]
 8103b62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8103b64:	4313      	orrs	r3, r2
 8103b66:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8103b68:	697b      	ldr	r3, [r7, #20]
 8103b6a:	681b      	ldr	r3, [r3, #0]
 8103b6c:	689b      	ldr	r3, [r3, #8]
 8103b6e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8103b72:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8103b76:	697a      	ldr	r2, [r7, #20]
 8103b78:	6812      	ldr	r2, [r2, #0]
 8103b7a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8103b7c:	430b      	orrs	r3, r1
 8103b7e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8103b80:	697b      	ldr	r3, [r7, #20]
 8103b82:	681b      	ldr	r3, [r3, #0]
 8103b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103b86:	f023 010f 	bic.w	r1, r3, #15
 8103b8a:	697b      	ldr	r3, [r7, #20]
 8103b8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8103b8e:	697b      	ldr	r3, [r7, #20]
 8103b90:	681b      	ldr	r3, [r3, #0]
 8103b92:	430a      	orrs	r2, r1
 8103b94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8103b96:	697b      	ldr	r3, [r7, #20]
 8103b98:	681b      	ldr	r3, [r3, #0]
 8103b9a:	4aa3      	ldr	r2, [pc, #652]	@ (8103e28 <UART_SetConfig+0x32c>)
 8103b9c:	4293      	cmp	r3, r2
 8103b9e:	d177      	bne.n	8103c90 <UART_SetConfig+0x194>
 8103ba0:	4ba2      	ldr	r3, [pc, #648]	@ (8103e2c <UART_SetConfig+0x330>)
 8103ba2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103ba4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8103ba8:	2b28      	cmp	r3, #40	@ 0x28
 8103baa:	d86d      	bhi.n	8103c88 <UART_SetConfig+0x18c>
 8103bac:	a201      	add	r2, pc, #4	@ (adr r2, 8103bb4 <UART_SetConfig+0xb8>)
 8103bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103bb2:	bf00      	nop
 8103bb4:	08103c59 	.word	0x08103c59
 8103bb8:	08103c89 	.word	0x08103c89
 8103bbc:	08103c89 	.word	0x08103c89
 8103bc0:	08103c89 	.word	0x08103c89
 8103bc4:	08103c89 	.word	0x08103c89
 8103bc8:	08103c89 	.word	0x08103c89
 8103bcc:	08103c89 	.word	0x08103c89
 8103bd0:	08103c89 	.word	0x08103c89
 8103bd4:	08103c61 	.word	0x08103c61
 8103bd8:	08103c89 	.word	0x08103c89
 8103bdc:	08103c89 	.word	0x08103c89
 8103be0:	08103c89 	.word	0x08103c89
 8103be4:	08103c89 	.word	0x08103c89
 8103be8:	08103c89 	.word	0x08103c89
 8103bec:	08103c89 	.word	0x08103c89
 8103bf0:	08103c89 	.word	0x08103c89
 8103bf4:	08103c69 	.word	0x08103c69
 8103bf8:	08103c89 	.word	0x08103c89
 8103bfc:	08103c89 	.word	0x08103c89
 8103c00:	08103c89 	.word	0x08103c89
 8103c04:	08103c89 	.word	0x08103c89
 8103c08:	08103c89 	.word	0x08103c89
 8103c0c:	08103c89 	.word	0x08103c89
 8103c10:	08103c89 	.word	0x08103c89
 8103c14:	08103c71 	.word	0x08103c71
 8103c18:	08103c89 	.word	0x08103c89
 8103c1c:	08103c89 	.word	0x08103c89
 8103c20:	08103c89 	.word	0x08103c89
 8103c24:	08103c89 	.word	0x08103c89
 8103c28:	08103c89 	.word	0x08103c89
 8103c2c:	08103c89 	.word	0x08103c89
 8103c30:	08103c89 	.word	0x08103c89
 8103c34:	08103c79 	.word	0x08103c79
 8103c38:	08103c89 	.word	0x08103c89
 8103c3c:	08103c89 	.word	0x08103c89
 8103c40:	08103c89 	.word	0x08103c89
 8103c44:	08103c89 	.word	0x08103c89
 8103c48:	08103c89 	.word	0x08103c89
 8103c4c:	08103c89 	.word	0x08103c89
 8103c50:	08103c89 	.word	0x08103c89
 8103c54:	08103c81 	.word	0x08103c81
 8103c58:	2301      	movs	r3, #1
 8103c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103c5e:	e220      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103c60:	2304      	movs	r3, #4
 8103c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103c66:	e21c      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103c68:	2308      	movs	r3, #8
 8103c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103c6e:	e218      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103c70:	2310      	movs	r3, #16
 8103c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103c76:	e214      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103c78:	2320      	movs	r3, #32
 8103c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103c7e:	e210      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103c80:	2340      	movs	r3, #64	@ 0x40
 8103c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103c86:	e20c      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103c88:	2380      	movs	r3, #128	@ 0x80
 8103c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103c8e:	e208      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103c90:	697b      	ldr	r3, [r7, #20]
 8103c92:	681b      	ldr	r3, [r3, #0]
 8103c94:	4a66      	ldr	r2, [pc, #408]	@ (8103e30 <UART_SetConfig+0x334>)
 8103c96:	4293      	cmp	r3, r2
 8103c98:	d130      	bne.n	8103cfc <UART_SetConfig+0x200>
 8103c9a:	4b64      	ldr	r3, [pc, #400]	@ (8103e2c <UART_SetConfig+0x330>)
 8103c9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103c9e:	f003 0307 	and.w	r3, r3, #7
 8103ca2:	2b05      	cmp	r3, #5
 8103ca4:	d826      	bhi.n	8103cf4 <UART_SetConfig+0x1f8>
 8103ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8103cac <UART_SetConfig+0x1b0>)
 8103ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103cac:	08103cc5 	.word	0x08103cc5
 8103cb0:	08103ccd 	.word	0x08103ccd
 8103cb4:	08103cd5 	.word	0x08103cd5
 8103cb8:	08103cdd 	.word	0x08103cdd
 8103cbc:	08103ce5 	.word	0x08103ce5
 8103cc0:	08103ced 	.word	0x08103ced
 8103cc4:	2300      	movs	r3, #0
 8103cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103cca:	e1ea      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103ccc:	2304      	movs	r3, #4
 8103cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103cd2:	e1e6      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103cd4:	2308      	movs	r3, #8
 8103cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103cda:	e1e2      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103cdc:	2310      	movs	r3, #16
 8103cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103ce2:	e1de      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103ce4:	2320      	movs	r3, #32
 8103ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103cea:	e1da      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103cec:	2340      	movs	r3, #64	@ 0x40
 8103cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103cf2:	e1d6      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103cf4:	2380      	movs	r3, #128	@ 0x80
 8103cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103cfa:	e1d2      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103cfc:	697b      	ldr	r3, [r7, #20]
 8103cfe:	681b      	ldr	r3, [r3, #0]
 8103d00:	4a4c      	ldr	r2, [pc, #304]	@ (8103e34 <UART_SetConfig+0x338>)
 8103d02:	4293      	cmp	r3, r2
 8103d04:	d130      	bne.n	8103d68 <UART_SetConfig+0x26c>
 8103d06:	4b49      	ldr	r3, [pc, #292]	@ (8103e2c <UART_SetConfig+0x330>)
 8103d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103d0a:	f003 0307 	and.w	r3, r3, #7
 8103d0e:	2b05      	cmp	r3, #5
 8103d10:	d826      	bhi.n	8103d60 <UART_SetConfig+0x264>
 8103d12:	a201      	add	r2, pc, #4	@ (adr r2, 8103d18 <UART_SetConfig+0x21c>)
 8103d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103d18:	08103d31 	.word	0x08103d31
 8103d1c:	08103d39 	.word	0x08103d39
 8103d20:	08103d41 	.word	0x08103d41
 8103d24:	08103d49 	.word	0x08103d49
 8103d28:	08103d51 	.word	0x08103d51
 8103d2c:	08103d59 	.word	0x08103d59
 8103d30:	2300      	movs	r3, #0
 8103d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d36:	e1b4      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103d38:	2304      	movs	r3, #4
 8103d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d3e:	e1b0      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103d40:	2308      	movs	r3, #8
 8103d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d46:	e1ac      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103d48:	2310      	movs	r3, #16
 8103d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d4e:	e1a8      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103d50:	2320      	movs	r3, #32
 8103d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d56:	e1a4      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103d58:	2340      	movs	r3, #64	@ 0x40
 8103d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d5e:	e1a0      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103d60:	2380      	movs	r3, #128	@ 0x80
 8103d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d66:	e19c      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103d68:	697b      	ldr	r3, [r7, #20]
 8103d6a:	681b      	ldr	r3, [r3, #0]
 8103d6c:	4a32      	ldr	r2, [pc, #200]	@ (8103e38 <UART_SetConfig+0x33c>)
 8103d6e:	4293      	cmp	r3, r2
 8103d70:	d130      	bne.n	8103dd4 <UART_SetConfig+0x2d8>
 8103d72:	4b2e      	ldr	r3, [pc, #184]	@ (8103e2c <UART_SetConfig+0x330>)
 8103d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103d76:	f003 0307 	and.w	r3, r3, #7
 8103d7a:	2b05      	cmp	r3, #5
 8103d7c:	d826      	bhi.n	8103dcc <UART_SetConfig+0x2d0>
 8103d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8103d84 <UART_SetConfig+0x288>)
 8103d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103d84:	08103d9d 	.word	0x08103d9d
 8103d88:	08103da5 	.word	0x08103da5
 8103d8c:	08103dad 	.word	0x08103dad
 8103d90:	08103db5 	.word	0x08103db5
 8103d94:	08103dbd 	.word	0x08103dbd
 8103d98:	08103dc5 	.word	0x08103dc5
 8103d9c:	2300      	movs	r3, #0
 8103d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103da2:	e17e      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103da4:	2304      	movs	r3, #4
 8103da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103daa:	e17a      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103dac:	2308      	movs	r3, #8
 8103dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103db2:	e176      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103db4:	2310      	movs	r3, #16
 8103db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103dba:	e172      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103dbc:	2320      	movs	r3, #32
 8103dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103dc2:	e16e      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103dc4:	2340      	movs	r3, #64	@ 0x40
 8103dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103dca:	e16a      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103dcc:	2380      	movs	r3, #128	@ 0x80
 8103dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103dd2:	e166      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103dd4:	697b      	ldr	r3, [r7, #20]
 8103dd6:	681b      	ldr	r3, [r3, #0]
 8103dd8:	4a18      	ldr	r2, [pc, #96]	@ (8103e3c <UART_SetConfig+0x340>)
 8103dda:	4293      	cmp	r3, r2
 8103ddc:	d140      	bne.n	8103e60 <UART_SetConfig+0x364>
 8103dde:	4b13      	ldr	r3, [pc, #76]	@ (8103e2c <UART_SetConfig+0x330>)
 8103de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103de2:	f003 0307 	and.w	r3, r3, #7
 8103de6:	2b05      	cmp	r3, #5
 8103de8:	d836      	bhi.n	8103e58 <UART_SetConfig+0x35c>
 8103dea:	a201      	add	r2, pc, #4	@ (adr r2, 8103df0 <UART_SetConfig+0x2f4>)
 8103dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103df0:	08103e09 	.word	0x08103e09
 8103df4:	08103e11 	.word	0x08103e11
 8103df8:	08103e19 	.word	0x08103e19
 8103dfc:	08103e41 	.word	0x08103e41
 8103e00:	08103e49 	.word	0x08103e49
 8103e04:	08103e51 	.word	0x08103e51
 8103e08:	2300      	movs	r3, #0
 8103e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e0e:	e148      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103e10:	2304      	movs	r3, #4
 8103e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e16:	e144      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103e18:	2308      	movs	r3, #8
 8103e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e1e:	e140      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103e20:	cfff69f3 	.word	0xcfff69f3
 8103e24:	58000c00 	.word	0x58000c00
 8103e28:	40011000 	.word	0x40011000
 8103e2c:	58024400 	.word	0x58024400
 8103e30:	40004400 	.word	0x40004400
 8103e34:	40004800 	.word	0x40004800
 8103e38:	40004c00 	.word	0x40004c00
 8103e3c:	40005000 	.word	0x40005000
 8103e40:	2310      	movs	r3, #16
 8103e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e46:	e12c      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103e48:	2320      	movs	r3, #32
 8103e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e4e:	e128      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103e50:	2340      	movs	r3, #64	@ 0x40
 8103e52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e56:	e124      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103e58:	2380      	movs	r3, #128	@ 0x80
 8103e5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e5e:	e120      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103e60:	697b      	ldr	r3, [r7, #20]
 8103e62:	681b      	ldr	r3, [r3, #0]
 8103e64:	4acb      	ldr	r2, [pc, #812]	@ (8104194 <UART_SetConfig+0x698>)
 8103e66:	4293      	cmp	r3, r2
 8103e68:	d176      	bne.n	8103f58 <UART_SetConfig+0x45c>
 8103e6a:	4bcb      	ldr	r3, [pc, #812]	@ (8104198 <UART_SetConfig+0x69c>)
 8103e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103e6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8103e72:	2b28      	cmp	r3, #40	@ 0x28
 8103e74:	d86c      	bhi.n	8103f50 <UART_SetConfig+0x454>
 8103e76:	a201      	add	r2, pc, #4	@ (adr r2, 8103e7c <UART_SetConfig+0x380>)
 8103e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103e7c:	08103f21 	.word	0x08103f21
 8103e80:	08103f51 	.word	0x08103f51
 8103e84:	08103f51 	.word	0x08103f51
 8103e88:	08103f51 	.word	0x08103f51
 8103e8c:	08103f51 	.word	0x08103f51
 8103e90:	08103f51 	.word	0x08103f51
 8103e94:	08103f51 	.word	0x08103f51
 8103e98:	08103f51 	.word	0x08103f51
 8103e9c:	08103f29 	.word	0x08103f29
 8103ea0:	08103f51 	.word	0x08103f51
 8103ea4:	08103f51 	.word	0x08103f51
 8103ea8:	08103f51 	.word	0x08103f51
 8103eac:	08103f51 	.word	0x08103f51
 8103eb0:	08103f51 	.word	0x08103f51
 8103eb4:	08103f51 	.word	0x08103f51
 8103eb8:	08103f51 	.word	0x08103f51
 8103ebc:	08103f31 	.word	0x08103f31
 8103ec0:	08103f51 	.word	0x08103f51
 8103ec4:	08103f51 	.word	0x08103f51
 8103ec8:	08103f51 	.word	0x08103f51
 8103ecc:	08103f51 	.word	0x08103f51
 8103ed0:	08103f51 	.word	0x08103f51
 8103ed4:	08103f51 	.word	0x08103f51
 8103ed8:	08103f51 	.word	0x08103f51
 8103edc:	08103f39 	.word	0x08103f39
 8103ee0:	08103f51 	.word	0x08103f51
 8103ee4:	08103f51 	.word	0x08103f51
 8103ee8:	08103f51 	.word	0x08103f51
 8103eec:	08103f51 	.word	0x08103f51
 8103ef0:	08103f51 	.word	0x08103f51
 8103ef4:	08103f51 	.word	0x08103f51
 8103ef8:	08103f51 	.word	0x08103f51
 8103efc:	08103f41 	.word	0x08103f41
 8103f00:	08103f51 	.word	0x08103f51
 8103f04:	08103f51 	.word	0x08103f51
 8103f08:	08103f51 	.word	0x08103f51
 8103f0c:	08103f51 	.word	0x08103f51
 8103f10:	08103f51 	.word	0x08103f51
 8103f14:	08103f51 	.word	0x08103f51
 8103f18:	08103f51 	.word	0x08103f51
 8103f1c:	08103f49 	.word	0x08103f49
 8103f20:	2301      	movs	r3, #1
 8103f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103f26:	e0bc      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103f28:	2304      	movs	r3, #4
 8103f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103f2e:	e0b8      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103f30:	2308      	movs	r3, #8
 8103f32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103f36:	e0b4      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103f38:	2310      	movs	r3, #16
 8103f3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103f3e:	e0b0      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103f40:	2320      	movs	r3, #32
 8103f42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103f46:	e0ac      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103f48:	2340      	movs	r3, #64	@ 0x40
 8103f4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103f4e:	e0a8      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103f50:	2380      	movs	r3, #128	@ 0x80
 8103f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103f56:	e0a4      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103f58:	697b      	ldr	r3, [r7, #20]
 8103f5a:	681b      	ldr	r3, [r3, #0]
 8103f5c:	4a8f      	ldr	r2, [pc, #572]	@ (810419c <UART_SetConfig+0x6a0>)
 8103f5e:	4293      	cmp	r3, r2
 8103f60:	d130      	bne.n	8103fc4 <UART_SetConfig+0x4c8>
 8103f62:	4b8d      	ldr	r3, [pc, #564]	@ (8104198 <UART_SetConfig+0x69c>)
 8103f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103f66:	f003 0307 	and.w	r3, r3, #7
 8103f6a:	2b05      	cmp	r3, #5
 8103f6c:	d826      	bhi.n	8103fbc <UART_SetConfig+0x4c0>
 8103f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8103f74 <UART_SetConfig+0x478>)
 8103f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103f74:	08103f8d 	.word	0x08103f8d
 8103f78:	08103f95 	.word	0x08103f95
 8103f7c:	08103f9d 	.word	0x08103f9d
 8103f80:	08103fa5 	.word	0x08103fa5
 8103f84:	08103fad 	.word	0x08103fad
 8103f88:	08103fb5 	.word	0x08103fb5
 8103f8c:	2300      	movs	r3, #0
 8103f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103f92:	e086      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103f94:	2304      	movs	r3, #4
 8103f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103f9a:	e082      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103f9c:	2308      	movs	r3, #8
 8103f9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103fa2:	e07e      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103fa4:	2310      	movs	r3, #16
 8103fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103faa:	e07a      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103fac:	2320      	movs	r3, #32
 8103fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103fb2:	e076      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103fb4:	2340      	movs	r3, #64	@ 0x40
 8103fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103fba:	e072      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103fbc:	2380      	movs	r3, #128	@ 0x80
 8103fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103fc2:	e06e      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8103fc4:	697b      	ldr	r3, [r7, #20]
 8103fc6:	681b      	ldr	r3, [r3, #0]
 8103fc8:	4a75      	ldr	r2, [pc, #468]	@ (81041a0 <UART_SetConfig+0x6a4>)
 8103fca:	4293      	cmp	r3, r2
 8103fcc:	d130      	bne.n	8104030 <UART_SetConfig+0x534>
 8103fce:	4b72      	ldr	r3, [pc, #456]	@ (8104198 <UART_SetConfig+0x69c>)
 8103fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103fd2:	f003 0307 	and.w	r3, r3, #7
 8103fd6:	2b05      	cmp	r3, #5
 8103fd8:	d826      	bhi.n	8104028 <UART_SetConfig+0x52c>
 8103fda:	a201      	add	r2, pc, #4	@ (adr r2, 8103fe0 <UART_SetConfig+0x4e4>)
 8103fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103fe0:	08103ff9 	.word	0x08103ff9
 8103fe4:	08104001 	.word	0x08104001
 8103fe8:	08104009 	.word	0x08104009
 8103fec:	08104011 	.word	0x08104011
 8103ff0:	08104019 	.word	0x08104019
 8103ff4:	08104021 	.word	0x08104021
 8103ff8:	2300      	movs	r3, #0
 8103ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103ffe:	e050      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8104000:	2304      	movs	r3, #4
 8104002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8104006:	e04c      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8104008:	2308      	movs	r3, #8
 810400a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810400e:	e048      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8104010:	2310      	movs	r3, #16
 8104012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8104016:	e044      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8104018:	2320      	movs	r3, #32
 810401a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810401e:	e040      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8104020:	2340      	movs	r3, #64	@ 0x40
 8104022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8104026:	e03c      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8104028:	2380      	movs	r3, #128	@ 0x80
 810402a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810402e:	e038      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8104030:	697b      	ldr	r3, [r7, #20]
 8104032:	681b      	ldr	r3, [r3, #0]
 8104034:	4a5b      	ldr	r2, [pc, #364]	@ (81041a4 <UART_SetConfig+0x6a8>)
 8104036:	4293      	cmp	r3, r2
 8104038:	d130      	bne.n	810409c <UART_SetConfig+0x5a0>
 810403a:	4b57      	ldr	r3, [pc, #348]	@ (8104198 <UART_SetConfig+0x69c>)
 810403c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810403e:	f003 0307 	and.w	r3, r3, #7
 8104042:	2b05      	cmp	r3, #5
 8104044:	d826      	bhi.n	8104094 <UART_SetConfig+0x598>
 8104046:	a201      	add	r2, pc, #4	@ (adr r2, 810404c <UART_SetConfig+0x550>)
 8104048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810404c:	08104065 	.word	0x08104065
 8104050:	0810406d 	.word	0x0810406d
 8104054:	08104075 	.word	0x08104075
 8104058:	0810407d 	.word	0x0810407d
 810405c:	08104085 	.word	0x08104085
 8104060:	0810408d 	.word	0x0810408d
 8104064:	2302      	movs	r3, #2
 8104066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810406a:	e01a      	b.n	81040a2 <UART_SetConfig+0x5a6>
 810406c:	2304      	movs	r3, #4
 810406e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8104072:	e016      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8104074:	2308      	movs	r3, #8
 8104076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810407a:	e012      	b.n	81040a2 <UART_SetConfig+0x5a6>
 810407c:	2310      	movs	r3, #16
 810407e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8104082:	e00e      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8104084:	2320      	movs	r3, #32
 8104086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810408a:	e00a      	b.n	81040a2 <UART_SetConfig+0x5a6>
 810408c:	2340      	movs	r3, #64	@ 0x40
 810408e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8104092:	e006      	b.n	81040a2 <UART_SetConfig+0x5a6>
 8104094:	2380      	movs	r3, #128	@ 0x80
 8104096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810409a:	e002      	b.n	81040a2 <UART_SetConfig+0x5a6>
 810409c:	2380      	movs	r3, #128	@ 0x80
 810409e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 81040a2:	697b      	ldr	r3, [r7, #20]
 81040a4:	681b      	ldr	r3, [r3, #0]
 81040a6:	4a3f      	ldr	r2, [pc, #252]	@ (81041a4 <UART_SetConfig+0x6a8>)
 81040a8:	4293      	cmp	r3, r2
 81040aa:	f040 80f8 	bne.w	810429e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 81040ae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 81040b2:	2b20      	cmp	r3, #32
 81040b4:	dc46      	bgt.n	8104144 <UART_SetConfig+0x648>
 81040b6:	2b02      	cmp	r3, #2
 81040b8:	f2c0 8082 	blt.w	81041c0 <UART_SetConfig+0x6c4>
 81040bc:	3b02      	subs	r3, #2
 81040be:	2b1e      	cmp	r3, #30
 81040c0:	d87e      	bhi.n	81041c0 <UART_SetConfig+0x6c4>
 81040c2:	a201      	add	r2, pc, #4	@ (adr r2, 81040c8 <UART_SetConfig+0x5cc>)
 81040c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81040c8:	0810414b 	.word	0x0810414b
 81040cc:	081041c1 	.word	0x081041c1
 81040d0:	08104153 	.word	0x08104153
 81040d4:	081041c1 	.word	0x081041c1
 81040d8:	081041c1 	.word	0x081041c1
 81040dc:	081041c1 	.word	0x081041c1
 81040e0:	08104163 	.word	0x08104163
 81040e4:	081041c1 	.word	0x081041c1
 81040e8:	081041c1 	.word	0x081041c1
 81040ec:	081041c1 	.word	0x081041c1
 81040f0:	081041c1 	.word	0x081041c1
 81040f4:	081041c1 	.word	0x081041c1
 81040f8:	081041c1 	.word	0x081041c1
 81040fc:	081041c1 	.word	0x081041c1
 8104100:	08104173 	.word	0x08104173
 8104104:	081041c1 	.word	0x081041c1
 8104108:	081041c1 	.word	0x081041c1
 810410c:	081041c1 	.word	0x081041c1
 8104110:	081041c1 	.word	0x081041c1
 8104114:	081041c1 	.word	0x081041c1
 8104118:	081041c1 	.word	0x081041c1
 810411c:	081041c1 	.word	0x081041c1
 8104120:	081041c1 	.word	0x081041c1
 8104124:	081041c1 	.word	0x081041c1
 8104128:	081041c1 	.word	0x081041c1
 810412c:	081041c1 	.word	0x081041c1
 8104130:	081041c1 	.word	0x081041c1
 8104134:	081041c1 	.word	0x081041c1
 8104138:	081041c1 	.word	0x081041c1
 810413c:	081041c1 	.word	0x081041c1
 8104140:	081041b3 	.word	0x081041b3
 8104144:	2b40      	cmp	r3, #64	@ 0x40
 8104146:	d037      	beq.n	81041b8 <UART_SetConfig+0x6bc>
 8104148:	e03a      	b.n	81041c0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 810414a:	f7fe fd0f 	bl	8102b6c <HAL_RCCEx_GetD3PCLK1Freq>
 810414e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8104150:	e03c      	b.n	81041cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104152:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8104156:	4618      	mov	r0, r3
 8104158:	f7fe fd1e 	bl	8102b98 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810415c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810415e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104160:	e034      	b.n	81041cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104162:	f107 0318 	add.w	r3, r7, #24
 8104166:	4618      	mov	r0, r3
 8104168:	f7fe fe6a 	bl	8102e40 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810416c:	69fb      	ldr	r3, [r7, #28]
 810416e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104170:	e02c      	b.n	81041cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104172:	4b09      	ldr	r3, [pc, #36]	@ (8104198 <UART_SetConfig+0x69c>)
 8104174:	681b      	ldr	r3, [r3, #0]
 8104176:	f003 0320 	and.w	r3, r3, #32
 810417a:	2b00      	cmp	r3, #0
 810417c:	d016      	beq.n	81041ac <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810417e:	4b06      	ldr	r3, [pc, #24]	@ (8104198 <UART_SetConfig+0x69c>)
 8104180:	681b      	ldr	r3, [r3, #0]
 8104182:	08db      	lsrs	r3, r3, #3
 8104184:	f003 0303 	and.w	r3, r3, #3
 8104188:	4a07      	ldr	r2, [pc, #28]	@ (81041a8 <UART_SetConfig+0x6ac>)
 810418a:	fa22 f303 	lsr.w	r3, r2, r3
 810418e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8104190:	e01c      	b.n	81041cc <UART_SetConfig+0x6d0>
 8104192:	bf00      	nop
 8104194:	40011400 	.word	0x40011400
 8104198:	58024400 	.word	0x58024400
 810419c:	40007800 	.word	0x40007800
 81041a0:	40007c00 	.word	0x40007c00
 81041a4:	58000c00 	.word	0x58000c00
 81041a8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 81041ac:	4b9d      	ldr	r3, [pc, #628]	@ (8104424 <UART_SetConfig+0x928>)
 81041ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81041b0:	e00c      	b.n	81041cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81041b2:	4b9d      	ldr	r3, [pc, #628]	@ (8104428 <UART_SetConfig+0x92c>)
 81041b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81041b6:	e009      	b.n	81041cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81041b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 81041bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81041be:	e005      	b.n	81041cc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 81041c0:	2300      	movs	r3, #0
 81041c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 81041c4:	2301      	movs	r3, #1
 81041c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 81041ca:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 81041cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81041ce:	2b00      	cmp	r3, #0
 81041d0:	f000 81de 	beq.w	8104590 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 81041d4:	697b      	ldr	r3, [r7, #20]
 81041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81041d8:	4a94      	ldr	r2, [pc, #592]	@ (810442c <UART_SetConfig+0x930>)
 81041da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81041de:	461a      	mov	r2, r3
 81041e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81041e2:	fbb3 f3f2 	udiv	r3, r3, r2
 81041e6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81041e8:	697b      	ldr	r3, [r7, #20]
 81041ea:	685a      	ldr	r2, [r3, #4]
 81041ec:	4613      	mov	r3, r2
 81041ee:	005b      	lsls	r3, r3, #1
 81041f0:	4413      	add	r3, r2
 81041f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 81041f4:	429a      	cmp	r2, r3
 81041f6:	d305      	bcc.n	8104204 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 81041f8:	697b      	ldr	r3, [r7, #20]
 81041fa:	685b      	ldr	r3, [r3, #4]
 81041fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81041fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8104200:	429a      	cmp	r2, r3
 8104202:	d903      	bls.n	810420c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8104204:	2301      	movs	r3, #1
 8104206:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 810420a:	e1c1      	b.n	8104590 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810420c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810420e:	2200      	movs	r2, #0
 8104210:	60bb      	str	r3, [r7, #8]
 8104212:	60fa      	str	r2, [r7, #12]
 8104214:	697b      	ldr	r3, [r7, #20]
 8104216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8104218:	4a84      	ldr	r2, [pc, #528]	@ (810442c <UART_SetConfig+0x930>)
 810421a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810421e:	b29b      	uxth	r3, r3
 8104220:	2200      	movs	r2, #0
 8104222:	603b      	str	r3, [r7, #0]
 8104224:	607a      	str	r2, [r7, #4]
 8104226:	e9d7 2300 	ldrd	r2, r3, [r7]
 810422a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810422e:	f7fc f85f 	bl	81002f0 <__aeabi_uldivmod>
 8104232:	4602      	mov	r2, r0
 8104234:	460b      	mov	r3, r1
 8104236:	4610      	mov	r0, r2
 8104238:	4619      	mov	r1, r3
 810423a:	f04f 0200 	mov.w	r2, #0
 810423e:	f04f 0300 	mov.w	r3, #0
 8104242:	020b      	lsls	r3, r1, #8
 8104244:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8104248:	0202      	lsls	r2, r0, #8
 810424a:	6979      	ldr	r1, [r7, #20]
 810424c:	6849      	ldr	r1, [r1, #4]
 810424e:	0849      	lsrs	r1, r1, #1
 8104250:	2000      	movs	r0, #0
 8104252:	460c      	mov	r4, r1
 8104254:	4605      	mov	r5, r0
 8104256:	eb12 0804 	adds.w	r8, r2, r4
 810425a:	eb43 0905 	adc.w	r9, r3, r5
 810425e:	697b      	ldr	r3, [r7, #20]
 8104260:	685b      	ldr	r3, [r3, #4]
 8104262:	2200      	movs	r2, #0
 8104264:	469a      	mov	sl, r3
 8104266:	4693      	mov	fp, r2
 8104268:	4652      	mov	r2, sl
 810426a:	465b      	mov	r3, fp
 810426c:	4640      	mov	r0, r8
 810426e:	4649      	mov	r1, r9
 8104270:	f7fc f83e 	bl	81002f0 <__aeabi_uldivmod>
 8104274:	4602      	mov	r2, r0
 8104276:	460b      	mov	r3, r1
 8104278:	4613      	mov	r3, r2
 810427a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 810427c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810427e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8104282:	d308      	bcc.n	8104296 <UART_SetConfig+0x79a>
 8104284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104286:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810428a:	d204      	bcs.n	8104296 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 810428c:	697b      	ldr	r3, [r7, #20]
 810428e:	681b      	ldr	r3, [r3, #0]
 8104290:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8104292:	60da      	str	r2, [r3, #12]
 8104294:	e17c      	b.n	8104590 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8104296:	2301      	movs	r3, #1
 8104298:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 810429c:	e178      	b.n	8104590 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810429e:	697b      	ldr	r3, [r7, #20]
 81042a0:	69db      	ldr	r3, [r3, #28]
 81042a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81042a6:	f040 80c5 	bne.w	8104434 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 81042aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 81042ae:	2b20      	cmp	r3, #32
 81042b0:	dc48      	bgt.n	8104344 <UART_SetConfig+0x848>
 81042b2:	2b00      	cmp	r3, #0
 81042b4:	db7b      	blt.n	81043ae <UART_SetConfig+0x8b2>
 81042b6:	2b20      	cmp	r3, #32
 81042b8:	d879      	bhi.n	81043ae <UART_SetConfig+0x8b2>
 81042ba:	a201      	add	r2, pc, #4	@ (adr r2, 81042c0 <UART_SetConfig+0x7c4>)
 81042bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81042c0:	0810434b 	.word	0x0810434b
 81042c4:	08104353 	.word	0x08104353
 81042c8:	081043af 	.word	0x081043af
 81042cc:	081043af 	.word	0x081043af
 81042d0:	0810435b 	.word	0x0810435b
 81042d4:	081043af 	.word	0x081043af
 81042d8:	081043af 	.word	0x081043af
 81042dc:	081043af 	.word	0x081043af
 81042e0:	0810436b 	.word	0x0810436b
 81042e4:	081043af 	.word	0x081043af
 81042e8:	081043af 	.word	0x081043af
 81042ec:	081043af 	.word	0x081043af
 81042f0:	081043af 	.word	0x081043af
 81042f4:	081043af 	.word	0x081043af
 81042f8:	081043af 	.word	0x081043af
 81042fc:	081043af 	.word	0x081043af
 8104300:	0810437b 	.word	0x0810437b
 8104304:	081043af 	.word	0x081043af
 8104308:	081043af 	.word	0x081043af
 810430c:	081043af 	.word	0x081043af
 8104310:	081043af 	.word	0x081043af
 8104314:	081043af 	.word	0x081043af
 8104318:	081043af 	.word	0x081043af
 810431c:	081043af 	.word	0x081043af
 8104320:	081043af 	.word	0x081043af
 8104324:	081043af 	.word	0x081043af
 8104328:	081043af 	.word	0x081043af
 810432c:	081043af 	.word	0x081043af
 8104330:	081043af 	.word	0x081043af
 8104334:	081043af 	.word	0x081043af
 8104338:	081043af 	.word	0x081043af
 810433c:	081043af 	.word	0x081043af
 8104340:	081043a1 	.word	0x081043a1
 8104344:	2b40      	cmp	r3, #64	@ 0x40
 8104346:	d02e      	beq.n	81043a6 <UART_SetConfig+0x8aa>
 8104348:	e031      	b.n	81043ae <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810434a:	f7fd f997 	bl	810167c <HAL_RCC_GetPCLK1Freq>
 810434e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8104350:	e033      	b.n	81043ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8104352:	f7fd f9a9 	bl	81016a8 <HAL_RCC_GetPCLK2Freq>
 8104356:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8104358:	e02f      	b.n	81043ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810435a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810435e:	4618      	mov	r0, r3
 8104360:	f7fe fc1a 	bl	8102b98 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8104364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104366:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104368:	e027      	b.n	81043ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810436a:	f107 0318 	add.w	r3, r7, #24
 810436e:	4618      	mov	r0, r3
 8104370:	f7fe fd66 	bl	8102e40 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8104374:	69fb      	ldr	r3, [r7, #28]
 8104376:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104378:	e01f      	b.n	81043ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810437a:	4b2d      	ldr	r3, [pc, #180]	@ (8104430 <UART_SetConfig+0x934>)
 810437c:	681b      	ldr	r3, [r3, #0]
 810437e:	f003 0320 	and.w	r3, r3, #32
 8104382:	2b00      	cmp	r3, #0
 8104384:	d009      	beq.n	810439a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8104386:	4b2a      	ldr	r3, [pc, #168]	@ (8104430 <UART_SetConfig+0x934>)
 8104388:	681b      	ldr	r3, [r3, #0]
 810438a:	08db      	lsrs	r3, r3, #3
 810438c:	f003 0303 	and.w	r3, r3, #3
 8104390:	4a24      	ldr	r2, [pc, #144]	@ (8104424 <UART_SetConfig+0x928>)
 8104392:	fa22 f303 	lsr.w	r3, r2, r3
 8104396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8104398:	e00f      	b.n	81043ba <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 810439a:	4b22      	ldr	r3, [pc, #136]	@ (8104424 <UART_SetConfig+0x928>)
 810439c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810439e:	e00c      	b.n	81043ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81043a0:	4b21      	ldr	r3, [pc, #132]	@ (8104428 <UART_SetConfig+0x92c>)
 81043a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81043a4:	e009      	b.n	81043ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81043a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 81043aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81043ac:	e005      	b.n	81043ba <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 81043ae:	2300      	movs	r3, #0
 81043b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 81043b2:	2301      	movs	r3, #1
 81043b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 81043b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 81043ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81043bc:	2b00      	cmp	r3, #0
 81043be:	f000 80e7 	beq.w	8104590 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81043c2:	697b      	ldr	r3, [r7, #20]
 81043c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81043c6:	4a19      	ldr	r2, [pc, #100]	@ (810442c <UART_SetConfig+0x930>)
 81043c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81043cc:	461a      	mov	r2, r3
 81043ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81043d0:	fbb3 f3f2 	udiv	r3, r3, r2
 81043d4:	005a      	lsls	r2, r3, #1
 81043d6:	697b      	ldr	r3, [r7, #20]
 81043d8:	685b      	ldr	r3, [r3, #4]
 81043da:	085b      	lsrs	r3, r3, #1
 81043dc:	441a      	add	r2, r3
 81043de:	697b      	ldr	r3, [r7, #20]
 81043e0:	685b      	ldr	r3, [r3, #4]
 81043e2:	fbb2 f3f3 	udiv	r3, r2, r3
 81043e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81043e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81043ea:	2b0f      	cmp	r3, #15
 81043ec:	d916      	bls.n	810441c <UART_SetConfig+0x920>
 81043ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81043f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81043f4:	d212      	bcs.n	810441c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 81043f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81043f8:	b29b      	uxth	r3, r3
 81043fa:	f023 030f 	bic.w	r3, r3, #15
 81043fe:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8104400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104402:	085b      	lsrs	r3, r3, #1
 8104404:	b29b      	uxth	r3, r3
 8104406:	f003 0307 	and.w	r3, r3, #7
 810440a:	b29a      	uxth	r2, r3
 810440c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 810440e:	4313      	orrs	r3, r2
 8104410:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8104412:	697b      	ldr	r3, [r7, #20]
 8104414:	681b      	ldr	r3, [r3, #0]
 8104416:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8104418:	60da      	str	r2, [r3, #12]
 810441a:	e0b9      	b.n	8104590 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810441c:	2301      	movs	r3, #1
 810441e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8104422:	e0b5      	b.n	8104590 <UART_SetConfig+0xa94>
 8104424:	03d09000 	.word	0x03d09000
 8104428:	003d0900 	.word	0x003d0900
 810442c:	0810835c 	.word	0x0810835c
 8104430:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8104434:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8104438:	2b20      	cmp	r3, #32
 810443a:	dc49      	bgt.n	81044d0 <UART_SetConfig+0x9d4>
 810443c:	2b00      	cmp	r3, #0
 810443e:	db7c      	blt.n	810453a <UART_SetConfig+0xa3e>
 8104440:	2b20      	cmp	r3, #32
 8104442:	d87a      	bhi.n	810453a <UART_SetConfig+0xa3e>
 8104444:	a201      	add	r2, pc, #4	@ (adr r2, 810444c <UART_SetConfig+0x950>)
 8104446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810444a:	bf00      	nop
 810444c:	081044d7 	.word	0x081044d7
 8104450:	081044df 	.word	0x081044df
 8104454:	0810453b 	.word	0x0810453b
 8104458:	0810453b 	.word	0x0810453b
 810445c:	081044e7 	.word	0x081044e7
 8104460:	0810453b 	.word	0x0810453b
 8104464:	0810453b 	.word	0x0810453b
 8104468:	0810453b 	.word	0x0810453b
 810446c:	081044f7 	.word	0x081044f7
 8104470:	0810453b 	.word	0x0810453b
 8104474:	0810453b 	.word	0x0810453b
 8104478:	0810453b 	.word	0x0810453b
 810447c:	0810453b 	.word	0x0810453b
 8104480:	0810453b 	.word	0x0810453b
 8104484:	0810453b 	.word	0x0810453b
 8104488:	0810453b 	.word	0x0810453b
 810448c:	08104507 	.word	0x08104507
 8104490:	0810453b 	.word	0x0810453b
 8104494:	0810453b 	.word	0x0810453b
 8104498:	0810453b 	.word	0x0810453b
 810449c:	0810453b 	.word	0x0810453b
 81044a0:	0810453b 	.word	0x0810453b
 81044a4:	0810453b 	.word	0x0810453b
 81044a8:	0810453b 	.word	0x0810453b
 81044ac:	0810453b 	.word	0x0810453b
 81044b0:	0810453b 	.word	0x0810453b
 81044b4:	0810453b 	.word	0x0810453b
 81044b8:	0810453b 	.word	0x0810453b
 81044bc:	0810453b 	.word	0x0810453b
 81044c0:	0810453b 	.word	0x0810453b
 81044c4:	0810453b 	.word	0x0810453b
 81044c8:	0810453b 	.word	0x0810453b
 81044cc:	0810452d 	.word	0x0810452d
 81044d0:	2b40      	cmp	r3, #64	@ 0x40
 81044d2:	d02e      	beq.n	8104532 <UART_SetConfig+0xa36>
 81044d4:	e031      	b.n	810453a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 81044d6:	f7fd f8d1 	bl	810167c <HAL_RCC_GetPCLK1Freq>
 81044da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81044dc:	e033      	b.n	8104546 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 81044de:	f7fd f8e3 	bl	81016a8 <HAL_RCC_GetPCLK2Freq>
 81044e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81044e4:	e02f      	b.n	8104546 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81044e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81044ea:	4618      	mov	r0, r3
 81044ec:	f7fe fb54 	bl	8102b98 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81044f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81044f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81044f4:	e027      	b.n	8104546 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81044f6:	f107 0318 	add.w	r3, r7, #24
 81044fa:	4618      	mov	r0, r3
 81044fc:	f7fe fca0 	bl	8102e40 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8104500:	69fb      	ldr	r3, [r7, #28]
 8104502:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104504:	e01f      	b.n	8104546 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104506:	4b2d      	ldr	r3, [pc, #180]	@ (81045bc <UART_SetConfig+0xac0>)
 8104508:	681b      	ldr	r3, [r3, #0]
 810450a:	f003 0320 	and.w	r3, r3, #32
 810450e:	2b00      	cmp	r3, #0
 8104510:	d009      	beq.n	8104526 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8104512:	4b2a      	ldr	r3, [pc, #168]	@ (81045bc <UART_SetConfig+0xac0>)
 8104514:	681b      	ldr	r3, [r3, #0]
 8104516:	08db      	lsrs	r3, r3, #3
 8104518:	f003 0303 	and.w	r3, r3, #3
 810451c:	4a28      	ldr	r2, [pc, #160]	@ (81045c0 <UART_SetConfig+0xac4>)
 810451e:	fa22 f303 	lsr.w	r3, r2, r3
 8104522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8104524:	e00f      	b.n	8104546 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8104526:	4b26      	ldr	r3, [pc, #152]	@ (81045c0 <UART_SetConfig+0xac4>)
 8104528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810452a:	e00c      	b.n	8104546 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810452c:	4b25      	ldr	r3, [pc, #148]	@ (81045c4 <UART_SetConfig+0xac8>)
 810452e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104530:	e009      	b.n	8104546 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8104532:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8104536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104538:	e005      	b.n	8104546 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 810453a:	2300      	movs	r3, #0
 810453c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 810453e:	2301      	movs	r3, #1
 8104540:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8104544:	bf00      	nop
    }

    if (pclk != 0U)
 8104546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8104548:	2b00      	cmp	r3, #0
 810454a:	d021      	beq.n	8104590 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810454c:	697b      	ldr	r3, [r7, #20]
 810454e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8104550:	4a1d      	ldr	r2, [pc, #116]	@ (81045c8 <UART_SetConfig+0xacc>)
 8104552:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8104556:	461a      	mov	r2, r3
 8104558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810455a:	fbb3 f2f2 	udiv	r2, r3, r2
 810455e:	697b      	ldr	r3, [r7, #20]
 8104560:	685b      	ldr	r3, [r3, #4]
 8104562:	085b      	lsrs	r3, r3, #1
 8104564:	441a      	add	r2, r3
 8104566:	697b      	ldr	r3, [r7, #20]
 8104568:	685b      	ldr	r3, [r3, #4]
 810456a:	fbb2 f3f3 	udiv	r3, r2, r3
 810456e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8104570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104572:	2b0f      	cmp	r3, #15
 8104574:	d909      	bls.n	810458a <UART_SetConfig+0xa8e>
 8104576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104578:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810457c:	d205      	bcs.n	810458a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 810457e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104580:	b29a      	uxth	r2, r3
 8104582:	697b      	ldr	r3, [r7, #20]
 8104584:	681b      	ldr	r3, [r3, #0]
 8104586:	60da      	str	r2, [r3, #12]
 8104588:	e002      	b.n	8104590 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810458a:	2301      	movs	r3, #1
 810458c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8104590:	697b      	ldr	r3, [r7, #20]
 8104592:	2201      	movs	r2, #1
 8104594:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8104598:	697b      	ldr	r3, [r7, #20]
 810459a:	2201      	movs	r2, #1
 810459c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 81045a0:	697b      	ldr	r3, [r7, #20]
 81045a2:	2200      	movs	r2, #0
 81045a4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 81045a6:	697b      	ldr	r3, [r7, #20]
 81045a8:	2200      	movs	r2, #0
 81045aa:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 81045ac:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 81045b0:	4618      	mov	r0, r3
 81045b2:	3748      	adds	r7, #72	@ 0x48
 81045b4:	46bd      	mov	sp, r7
 81045b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 81045ba:	bf00      	nop
 81045bc:	58024400 	.word	0x58024400
 81045c0:	03d09000 	.word	0x03d09000
 81045c4:	003d0900 	.word	0x003d0900
 81045c8:	0810835c 	.word	0x0810835c

081045cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 81045cc:	b480      	push	{r7}
 81045ce:	b083      	sub	sp, #12
 81045d0:	af00      	add	r7, sp, #0
 81045d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 81045d4:	687b      	ldr	r3, [r7, #4]
 81045d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81045d8:	f003 0308 	and.w	r3, r3, #8
 81045dc:	2b00      	cmp	r3, #0
 81045de:	d00a      	beq.n	81045f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 81045e0:	687b      	ldr	r3, [r7, #4]
 81045e2:	681b      	ldr	r3, [r3, #0]
 81045e4:	685b      	ldr	r3, [r3, #4]
 81045e6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 81045ea:	687b      	ldr	r3, [r7, #4]
 81045ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 81045ee:	687b      	ldr	r3, [r7, #4]
 81045f0:	681b      	ldr	r3, [r3, #0]
 81045f2:	430a      	orrs	r2, r1
 81045f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 81045f6:	687b      	ldr	r3, [r7, #4]
 81045f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81045fa:	f003 0301 	and.w	r3, r3, #1
 81045fe:	2b00      	cmp	r3, #0
 8104600:	d00a      	beq.n	8104618 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8104602:	687b      	ldr	r3, [r7, #4]
 8104604:	681b      	ldr	r3, [r3, #0]
 8104606:	685b      	ldr	r3, [r3, #4]
 8104608:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 810460c:	687b      	ldr	r3, [r7, #4]
 810460e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8104610:	687b      	ldr	r3, [r7, #4]
 8104612:	681b      	ldr	r3, [r3, #0]
 8104614:	430a      	orrs	r2, r1
 8104616:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8104618:	687b      	ldr	r3, [r7, #4]
 810461a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810461c:	f003 0302 	and.w	r3, r3, #2
 8104620:	2b00      	cmp	r3, #0
 8104622:	d00a      	beq.n	810463a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8104624:	687b      	ldr	r3, [r7, #4]
 8104626:	681b      	ldr	r3, [r3, #0]
 8104628:	685b      	ldr	r3, [r3, #4]
 810462a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 810462e:	687b      	ldr	r3, [r7, #4]
 8104630:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8104632:	687b      	ldr	r3, [r7, #4]
 8104634:	681b      	ldr	r3, [r3, #0]
 8104636:	430a      	orrs	r2, r1
 8104638:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 810463a:	687b      	ldr	r3, [r7, #4]
 810463c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810463e:	f003 0304 	and.w	r3, r3, #4
 8104642:	2b00      	cmp	r3, #0
 8104644:	d00a      	beq.n	810465c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8104646:	687b      	ldr	r3, [r7, #4]
 8104648:	681b      	ldr	r3, [r3, #0]
 810464a:	685b      	ldr	r3, [r3, #4]
 810464c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8104650:	687b      	ldr	r3, [r7, #4]
 8104652:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8104654:	687b      	ldr	r3, [r7, #4]
 8104656:	681b      	ldr	r3, [r3, #0]
 8104658:	430a      	orrs	r2, r1
 810465a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 810465c:	687b      	ldr	r3, [r7, #4]
 810465e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104660:	f003 0310 	and.w	r3, r3, #16
 8104664:	2b00      	cmp	r3, #0
 8104666:	d00a      	beq.n	810467e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8104668:	687b      	ldr	r3, [r7, #4]
 810466a:	681b      	ldr	r3, [r3, #0]
 810466c:	689b      	ldr	r3, [r3, #8]
 810466e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8104672:	687b      	ldr	r3, [r7, #4]
 8104674:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8104676:	687b      	ldr	r3, [r7, #4]
 8104678:	681b      	ldr	r3, [r3, #0]
 810467a:	430a      	orrs	r2, r1
 810467c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 810467e:	687b      	ldr	r3, [r7, #4]
 8104680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104682:	f003 0320 	and.w	r3, r3, #32
 8104686:	2b00      	cmp	r3, #0
 8104688:	d00a      	beq.n	81046a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 810468a:	687b      	ldr	r3, [r7, #4]
 810468c:	681b      	ldr	r3, [r3, #0]
 810468e:	689b      	ldr	r3, [r3, #8]
 8104690:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8104694:	687b      	ldr	r3, [r7, #4]
 8104696:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8104698:	687b      	ldr	r3, [r7, #4]
 810469a:	681b      	ldr	r3, [r3, #0]
 810469c:	430a      	orrs	r2, r1
 810469e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 81046a0:	687b      	ldr	r3, [r7, #4]
 81046a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81046a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 81046a8:	2b00      	cmp	r3, #0
 81046aa:	d01a      	beq.n	81046e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 81046ac:	687b      	ldr	r3, [r7, #4]
 81046ae:	681b      	ldr	r3, [r3, #0]
 81046b0:	685b      	ldr	r3, [r3, #4]
 81046b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 81046b6:	687b      	ldr	r3, [r7, #4]
 81046b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 81046ba:	687b      	ldr	r3, [r7, #4]
 81046bc:	681b      	ldr	r3, [r3, #0]
 81046be:	430a      	orrs	r2, r1
 81046c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 81046c2:	687b      	ldr	r3, [r7, #4]
 81046c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81046c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81046ca:	d10a      	bne.n	81046e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 81046cc:	687b      	ldr	r3, [r7, #4]
 81046ce:	681b      	ldr	r3, [r3, #0]
 81046d0:	685b      	ldr	r3, [r3, #4]
 81046d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 81046d6:	687b      	ldr	r3, [r7, #4]
 81046d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 81046da:	687b      	ldr	r3, [r7, #4]
 81046dc:	681b      	ldr	r3, [r3, #0]
 81046de:	430a      	orrs	r2, r1
 81046e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 81046e2:	687b      	ldr	r3, [r7, #4]
 81046e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81046e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81046ea:	2b00      	cmp	r3, #0
 81046ec:	d00a      	beq.n	8104704 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 81046ee:	687b      	ldr	r3, [r7, #4]
 81046f0:	681b      	ldr	r3, [r3, #0]
 81046f2:	685b      	ldr	r3, [r3, #4]
 81046f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 81046f8:	687b      	ldr	r3, [r7, #4]
 81046fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 81046fc:	687b      	ldr	r3, [r7, #4]
 81046fe:	681b      	ldr	r3, [r3, #0]
 8104700:	430a      	orrs	r2, r1
 8104702:	605a      	str	r2, [r3, #4]
  }
}
 8104704:	bf00      	nop
 8104706:	370c      	adds	r7, #12
 8104708:	46bd      	mov	sp, r7
 810470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810470e:	4770      	bx	lr

08104710 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8104710:	b580      	push	{r7, lr}
 8104712:	b098      	sub	sp, #96	@ 0x60
 8104714:	af02      	add	r7, sp, #8
 8104716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8104718:	687b      	ldr	r3, [r7, #4]
 810471a:	2200      	movs	r2, #0
 810471c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8104720:	f7fc fab8 	bl	8100c94 <HAL_GetTick>
 8104724:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8104726:	687b      	ldr	r3, [r7, #4]
 8104728:	681b      	ldr	r3, [r3, #0]
 810472a:	681b      	ldr	r3, [r3, #0]
 810472c:	f003 0308 	and.w	r3, r3, #8
 8104730:	2b08      	cmp	r3, #8
 8104732:	d12f      	bne.n	8104794 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8104734:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8104738:	9300      	str	r3, [sp, #0]
 810473a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 810473c:	2200      	movs	r2, #0
 810473e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8104742:	6878      	ldr	r0, [r7, #4]
 8104744:	f000 f88e 	bl	8104864 <UART_WaitOnFlagUntilTimeout>
 8104748:	4603      	mov	r3, r0
 810474a:	2b00      	cmp	r3, #0
 810474c:	d022      	beq.n	8104794 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 810474e:	687b      	ldr	r3, [r7, #4]
 8104750:	681b      	ldr	r3, [r3, #0]
 8104752:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8104754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104756:	e853 3f00 	ldrex	r3, [r3]
 810475a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 810475c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810475e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8104762:	653b      	str	r3, [r7, #80]	@ 0x50
 8104764:	687b      	ldr	r3, [r7, #4]
 8104766:	681b      	ldr	r3, [r3, #0]
 8104768:	461a      	mov	r2, r3
 810476a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 810476c:	647b      	str	r3, [r7, #68]	@ 0x44
 810476e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8104770:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8104772:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8104774:	e841 2300 	strex	r3, r2, [r1]
 8104778:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 810477a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810477c:	2b00      	cmp	r3, #0
 810477e:	d1e6      	bne.n	810474e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8104780:	687b      	ldr	r3, [r7, #4]
 8104782:	2220      	movs	r2, #32
 8104784:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8104788:	687b      	ldr	r3, [r7, #4]
 810478a:	2200      	movs	r2, #0
 810478c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8104790:	2303      	movs	r3, #3
 8104792:	e063      	b.n	810485c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8104794:	687b      	ldr	r3, [r7, #4]
 8104796:	681b      	ldr	r3, [r3, #0]
 8104798:	681b      	ldr	r3, [r3, #0]
 810479a:	f003 0304 	and.w	r3, r3, #4
 810479e:	2b04      	cmp	r3, #4
 81047a0:	d149      	bne.n	8104836 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81047a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 81047a6:	9300      	str	r3, [sp, #0]
 81047a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 81047aa:	2200      	movs	r2, #0
 81047ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 81047b0:	6878      	ldr	r0, [r7, #4]
 81047b2:	f000 f857 	bl	8104864 <UART_WaitOnFlagUntilTimeout>
 81047b6:	4603      	mov	r3, r0
 81047b8:	2b00      	cmp	r3, #0
 81047ba:	d03c      	beq.n	8104836 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 81047bc:	687b      	ldr	r3, [r7, #4]
 81047be:	681b      	ldr	r3, [r3, #0]
 81047c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81047c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81047c4:	e853 3f00 	ldrex	r3, [r3]
 81047c8:	623b      	str	r3, [r7, #32]
   return(result);
 81047ca:	6a3b      	ldr	r3, [r7, #32]
 81047cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 81047d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 81047d2:	687b      	ldr	r3, [r7, #4]
 81047d4:	681b      	ldr	r3, [r3, #0]
 81047d6:	461a      	mov	r2, r3
 81047d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 81047da:	633b      	str	r3, [r7, #48]	@ 0x30
 81047dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81047de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 81047e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 81047e2:	e841 2300 	strex	r3, r2, [r1]
 81047e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 81047e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81047ea:	2b00      	cmp	r3, #0
 81047ec:	d1e6      	bne.n	81047bc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81047ee:	687b      	ldr	r3, [r7, #4]
 81047f0:	681b      	ldr	r3, [r3, #0]
 81047f2:	3308      	adds	r3, #8
 81047f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81047f6:	693b      	ldr	r3, [r7, #16]
 81047f8:	e853 3f00 	ldrex	r3, [r3]
 81047fc:	60fb      	str	r3, [r7, #12]
   return(result);
 81047fe:	68fb      	ldr	r3, [r7, #12]
 8104800:	f023 0301 	bic.w	r3, r3, #1
 8104804:	64bb      	str	r3, [r7, #72]	@ 0x48
 8104806:	687b      	ldr	r3, [r7, #4]
 8104808:	681b      	ldr	r3, [r3, #0]
 810480a:	3308      	adds	r3, #8
 810480c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 810480e:	61fa      	str	r2, [r7, #28]
 8104810:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8104812:	69b9      	ldr	r1, [r7, #24]
 8104814:	69fa      	ldr	r2, [r7, #28]
 8104816:	e841 2300 	strex	r3, r2, [r1]
 810481a:	617b      	str	r3, [r7, #20]
   return(result);
 810481c:	697b      	ldr	r3, [r7, #20]
 810481e:	2b00      	cmp	r3, #0
 8104820:	d1e5      	bne.n	81047ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8104822:	687b      	ldr	r3, [r7, #4]
 8104824:	2220      	movs	r2, #32
 8104826:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 810482a:	687b      	ldr	r3, [r7, #4]
 810482c:	2200      	movs	r2, #0
 810482e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8104832:	2303      	movs	r3, #3
 8104834:	e012      	b.n	810485c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8104836:	687b      	ldr	r3, [r7, #4]
 8104838:	2220      	movs	r2, #32
 810483a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 810483e:	687b      	ldr	r3, [r7, #4]
 8104840:	2220      	movs	r2, #32
 8104842:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8104846:	687b      	ldr	r3, [r7, #4]
 8104848:	2200      	movs	r2, #0
 810484a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 810484c:	687b      	ldr	r3, [r7, #4]
 810484e:	2200      	movs	r2, #0
 8104850:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8104852:	687b      	ldr	r3, [r7, #4]
 8104854:	2200      	movs	r2, #0
 8104856:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810485a:	2300      	movs	r3, #0
}
 810485c:	4618      	mov	r0, r3
 810485e:	3758      	adds	r7, #88	@ 0x58
 8104860:	46bd      	mov	sp, r7
 8104862:	bd80      	pop	{r7, pc}

08104864 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8104864:	b580      	push	{r7, lr}
 8104866:	b084      	sub	sp, #16
 8104868:	af00      	add	r7, sp, #0
 810486a:	60f8      	str	r0, [r7, #12]
 810486c:	60b9      	str	r1, [r7, #8]
 810486e:	603b      	str	r3, [r7, #0]
 8104870:	4613      	mov	r3, r2
 8104872:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8104874:	e04f      	b.n	8104916 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8104876:	69bb      	ldr	r3, [r7, #24]
 8104878:	f1b3 3fff 	cmp.w	r3, #4294967295
 810487c:	d04b      	beq.n	8104916 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810487e:	f7fc fa09 	bl	8100c94 <HAL_GetTick>
 8104882:	4602      	mov	r2, r0
 8104884:	683b      	ldr	r3, [r7, #0]
 8104886:	1ad3      	subs	r3, r2, r3
 8104888:	69ba      	ldr	r2, [r7, #24]
 810488a:	429a      	cmp	r2, r3
 810488c:	d302      	bcc.n	8104894 <UART_WaitOnFlagUntilTimeout+0x30>
 810488e:	69bb      	ldr	r3, [r7, #24]
 8104890:	2b00      	cmp	r3, #0
 8104892:	d101      	bne.n	8104898 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8104894:	2303      	movs	r3, #3
 8104896:	e04e      	b.n	8104936 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8104898:	68fb      	ldr	r3, [r7, #12]
 810489a:	681b      	ldr	r3, [r3, #0]
 810489c:	681b      	ldr	r3, [r3, #0]
 810489e:	f003 0304 	and.w	r3, r3, #4
 81048a2:	2b00      	cmp	r3, #0
 81048a4:	d037      	beq.n	8104916 <UART_WaitOnFlagUntilTimeout+0xb2>
 81048a6:	68bb      	ldr	r3, [r7, #8]
 81048a8:	2b80      	cmp	r3, #128	@ 0x80
 81048aa:	d034      	beq.n	8104916 <UART_WaitOnFlagUntilTimeout+0xb2>
 81048ac:	68bb      	ldr	r3, [r7, #8]
 81048ae:	2b40      	cmp	r3, #64	@ 0x40
 81048b0:	d031      	beq.n	8104916 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 81048b2:	68fb      	ldr	r3, [r7, #12]
 81048b4:	681b      	ldr	r3, [r3, #0]
 81048b6:	69db      	ldr	r3, [r3, #28]
 81048b8:	f003 0308 	and.w	r3, r3, #8
 81048bc:	2b08      	cmp	r3, #8
 81048be:	d110      	bne.n	81048e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 81048c0:	68fb      	ldr	r3, [r7, #12]
 81048c2:	681b      	ldr	r3, [r3, #0]
 81048c4:	2208      	movs	r2, #8
 81048c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 81048c8:	68f8      	ldr	r0, [r7, #12]
 81048ca:	f000 f838 	bl	810493e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 81048ce:	68fb      	ldr	r3, [r7, #12]
 81048d0:	2208      	movs	r2, #8
 81048d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 81048d6:	68fb      	ldr	r3, [r7, #12]
 81048d8:	2200      	movs	r2, #0
 81048da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 81048de:	2301      	movs	r3, #1
 81048e0:	e029      	b.n	8104936 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 81048e2:	68fb      	ldr	r3, [r7, #12]
 81048e4:	681b      	ldr	r3, [r3, #0]
 81048e6:	69db      	ldr	r3, [r3, #28]
 81048e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 81048ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 81048f0:	d111      	bne.n	8104916 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 81048f2:	68fb      	ldr	r3, [r7, #12]
 81048f4:	681b      	ldr	r3, [r3, #0]
 81048f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 81048fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 81048fc:	68f8      	ldr	r0, [r7, #12]
 81048fe:	f000 f81e 	bl	810493e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8104902:	68fb      	ldr	r3, [r7, #12]
 8104904:	2220      	movs	r2, #32
 8104906:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810490a:	68fb      	ldr	r3, [r7, #12]
 810490c:	2200      	movs	r2, #0
 810490e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8104912:	2303      	movs	r3, #3
 8104914:	e00f      	b.n	8104936 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8104916:	68fb      	ldr	r3, [r7, #12]
 8104918:	681b      	ldr	r3, [r3, #0]
 810491a:	69da      	ldr	r2, [r3, #28]
 810491c:	68bb      	ldr	r3, [r7, #8]
 810491e:	4013      	ands	r3, r2
 8104920:	68ba      	ldr	r2, [r7, #8]
 8104922:	429a      	cmp	r2, r3
 8104924:	bf0c      	ite	eq
 8104926:	2301      	moveq	r3, #1
 8104928:	2300      	movne	r3, #0
 810492a:	b2db      	uxtb	r3, r3
 810492c:	461a      	mov	r2, r3
 810492e:	79fb      	ldrb	r3, [r7, #7]
 8104930:	429a      	cmp	r2, r3
 8104932:	d0a0      	beq.n	8104876 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8104934:	2300      	movs	r3, #0
}
 8104936:	4618      	mov	r0, r3
 8104938:	3710      	adds	r7, #16
 810493a:	46bd      	mov	sp, r7
 810493c:	bd80      	pop	{r7, pc}

0810493e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 810493e:	b480      	push	{r7}
 8104940:	b095      	sub	sp, #84	@ 0x54
 8104942:	af00      	add	r7, sp, #0
 8104944:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8104946:	687b      	ldr	r3, [r7, #4]
 8104948:	681b      	ldr	r3, [r3, #0]
 810494a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810494c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810494e:	e853 3f00 	ldrex	r3, [r3]
 8104952:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8104954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104956:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 810495a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 810495c:	687b      	ldr	r3, [r7, #4]
 810495e:	681b      	ldr	r3, [r3, #0]
 8104960:	461a      	mov	r2, r3
 8104962:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8104964:	643b      	str	r3, [r7, #64]	@ 0x40
 8104966:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8104968:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 810496a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 810496c:	e841 2300 	strex	r3, r2, [r1]
 8104970:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8104972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104974:	2b00      	cmp	r3, #0
 8104976:	d1e6      	bne.n	8104946 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8104978:	687b      	ldr	r3, [r7, #4]
 810497a:	681b      	ldr	r3, [r3, #0]
 810497c:	3308      	adds	r3, #8
 810497e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8104980:	6a3b      	ldr	r3, [r7, #32]
 8104982:	e853 3f00 	ldrex	r3, [r3]
 8104986:	61fb      	str	r3, [r7, #28]
   return(result);
 8104988:	69fb      	ldr	r3, [r7, #28]
 810498a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 810498e:	f023 0301 	bic.w	r3, r3, #1
 8104992:	64bb      	str	r3, [r7, #72]	@ 0x48
 8104994:	687b      	ldr	r3, [r7, #4]
 8104996:	681b      	ldr	r3, [r3, #0]
 8104998:	3308      	adds	r3, #8
 810499a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 810499c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 810499e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81049a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 81049a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 81049a4:	e841 2300 	strex	r3, r2, [r1]
 81049a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 81049aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81049ac:	2b00      	cmp	r3, #0
 81049ae:	d1e3      	bne.n	8104978 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 81049b0:	687b      	ldr	r3, [r7, #4]
 81049b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81049b4:	2b01      	cmp	r3, #1
 81049b6:	d118      	bne.n	81049ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 81049b8:	687b      	ldr	r3, [r7, #4]
 81049ba:	681b      	ldr	r3, [r3, #0]
 81049bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81049be:	68fb      	ldr	r3, [r7, #12]
 81049c0:	e853 3f00 	ldrex	r3, [r3]
 81049c4:	60bb      	str	r3, [r7, #8]
   return(result);
 81049c6:	68bb      	ldr	r3, [r7, #8]
 81049c8:	f023 0310 	bic.w	r3, r3, #16
 81049cc:	647b      	str	r3, [r7, #68]	@ 0x44
 81049ce:	687b      	ldr	r3, [r7, #4]
 81049d0:	681b      	ldr	r3, [r3, #0]
 81049d2:	461a      	mov	r2, r3
 81049d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 81049d6:	61bb      	str	r3, [r7, #24]
 81049d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81049da:	6979      	ldr	r1, [r7, #20]
 81049dc:	69ba      	ldr	r2, [r7, #24]
 81049de:	e841 2300 	strex	r3, r2, [r1]
 81049e2:	613b      	str	r3, [r7, #16]
   return(result);
 81049e4:	693b      	ldr	r3, [r7, #16]
 81049e6:	2b00      	cmp	r3, #0
 81049e8:	d1e6      	bne.n	81049b8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 81049ea:	687b      	ldr	r3, [r7, #4]
 81049ec:	2220      	movs	r2, #32
 81049ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81049f2:	687b      	ldr	r3, [r7, #4]
 81049f4:	2200      	movs	r2, #0
 81049f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 81049f8:	687b      	ldr	r3, [r7, #4]
 81049fa:	2200      	movs	r2, #0
 81049fc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 81049fe:	bf00      	nop
 8104a00:	3754      	adds	r7, #84	@ 0x54
 8104a02:	46bd      	mov	sp, r7
 8104a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104a08:	4770      	bx	lr

08104a0a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8104a0a:	b480      	push	{r7}
 8104a0c:	b085      	sub	sp, #20
 8104a0e:	af00      	add	r7, sp, #0
 8104a10:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8104a12:	687b      	ldr	r3, [r7, #4]
 8104a14:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8104a18:	2b01      	cmp	r3, #1
 8104a1a:	d101      	bne.n	8104a20 <HAL_UARTEx_DisableFifoMode+0x16>
 8104a1c:	2302      	movs	r3, #2
 8104a1e:	e027      	b.n	8104a70 <HAL_UARTEx_DisableFifoMode+0x66>
 8104a20:	687b      	ldr	r3, [r7, #4]
 8104a22:	2201      	movs	r2, #1
 8104a24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8104a28:	687b      	ldr	r3, [r7, #4]
 8104a2a:	2224      	movs	r2, #36	@ 0x24
 8104a2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8104a30:	687b      	ldr	r3, [r7, #4]
 8104a32:	681b      	ldr	r3, [r3, #0]
 8104a34:	681b      	ldr	r3, [r3, #0]
 8104a36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8104a38:	687b      	ldr	r3, [r7, #4]
 8104a3a:	681b      	ldr	r3, [r3, #0]
 8104a3c:	681a      	ldr	r2, [r3, #0]
 8104a3e:	687b      	ldr	r3, [r7, #4]
 8104a40:	681b      	ldr	r3, [r3, #0]
 8104a42:	f022 0201 	bic.w	r2, r2, #1
 8104a46:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8104a48:	68fb      	ldr	r3, [r7, #12]
 8104a4a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8104a4e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8104a50:	687b      	ldr	r3, [r7, #4]
 8104a52:	2200      	movs	r2, #0
 8104a54:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8104a56:	687b      	ldr	r3, [r7, #4]
 8104a58:	681b      	ldr	r3, [r3, #0]
 8104a5a:	68fa      	ldr	r2, [r7, #12]
 8104a5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8104a5e:	687b      	ldr	r3, [r7, #4]
 8104a60:	2220      	movs	r2, #32
 8104a62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8104a66:	687b      	ldr	r3, [r7, #4]
 8104a68:	2200      	movs	r2, #0
 8104a6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8104a6e:	2300      	movs	r3, #0
}
 8104a70:	4618      	mov	r0, r3
 8104a72:	3714      	adds	r7, #20
 8104a74:	46bd      	mov	sp, r7
 8104a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104a7a:	4770      	bx	lr

08104a7c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8104a7c:	b580      	push	{r7, lr}
 8104a7e:	b084      	sub	sp, #16
 8104a80:	af00      	add	r7, sp, #0
 8104a82:	6078      	str	r0, [r7, #4]
 8104a84:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8104a86:	687b      	ldr	r3, [r7, #4]
 8104a88:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8104a8c:	2b01      	cmp	r3, #1
 8104a8e:	d101      	bne.n	8104a94 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8104a90:	2302      	movs	r3, #2
 8104a92:	e02d      	b.n	8104af0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8104a94:	687b      	ldr	r3, [r7, #4]
 8104a96:	2201      	movs	r2, #1
 8104a98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8104a9c:	687b      	ldr	r3, [r7, #4]
 8104a9e:	2224      	movs	r2, #36	@ 0x24
 8104aa0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8104aa4:	687b      	ldr	r3, [r7, #4]
 8104aa6:	681b      	ldr	r3, [r3, #0]
 8104aa8:	681b      	ldr	r3, [r3, #0]
 8104aaa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8104aac:	687b      	ldr	r3, [r7, #4]
 8104aae:	681b      	ldr	r3, [r3, #0]
 8104ab0:	681a      	ldr	r2, [r3, #0]
 8104ab2:	687b      	ldr	r3, [r7, #4]
 8104ab4:	681b      	ldr	r3, [r3, #0]
 8104ab6:	f022 0201 	bic.w	r2, r2, #1
 8104aba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8104abc:	687b      	ldr	r3, [r7, #4]
 8104abe:	681b      	ldr	r3, [r3, #0]
 8104ac0:	689b      	ldr	r3, [r3, #8]
 8104ac2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8104ac6:	687b      	ldr	r3, [r7, #4]
 8104ac8:	681b      	ldr	r3, [r3, #0]
 8104aca:	683a      	ldr	r2, [r7, #0]
 8104acc:	430a      	orrs	r2, r1
 8104ace:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8104ad0:	6878      	ldr	r0, [r7, #4]
 8104ad2:	f000 f84f 	bl	8104b74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8104ad6:	687b      	ldr	r3, [r7, #4]
 8104ad8:	681b      	ldr	r3, [r3, #0]
 8104ada:	68fa      	ldr	r2, [r7, #12]
 8104adc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8104ade:	687b      	ldr	r3, [r7, #4]
 8104ae0:	2220      	movs	r2, #32
 8104ae2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8104ae6:	687b      	ldr	r3, [r7, #4]
 8104ae8:	2200      	movs	r2, #0
 8104aea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8104aee:	2300      	movs	r3, #0
}
 8104af0:	4618      	mov	r0, r3
 8104af2:	3710      	adds	r7, #16
 8104af4:	46bd      	mov	sp, r7
 8104af6:	bd80      	pop	{r7, pc}

08104af8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8104af8:	b580      	push	{r7, lr}
 8104afa:	b084      	sub	sp, #16
 8104afc:	af00      	add	r7, sp, #0
 8104afe:	6078      	str	r0, [r7, #4]
 8104b00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8104b02:	687b      	ldr	r3, [r7, #4]
 8104b04:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8104b08:	2b01      	cmp	r3, #1
 8104b0a:	d101      	bne.n	8104b10 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8104b0c:	2302      	movs	r3, #2
 8104b0e:	e02d      	b.n	8104b6c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8104b10:	687b      	ldr	r3, [r7, #4]
 8104b12:	2201      	movs	r2, #1
 8104b14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8104b18:	687b      	ldr	r3, [r7, #4]
 8104b1a:	2224      	movs	r2, #36	@ 0x24
 8104b1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8104b20:	687b      	ldr	r3, [r7, #4]
 8104b22:	681b      	ldr	r3, [r3, #0]
 8104b24:	681b      	ldr	r3, [r3, #0]
 8104b26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8104b28:	687b      	ldr	r3, [r7, #4]
 8104b2a:	681b      	ldr	r3, [r3, #0]
 8104b2c:	681a      	ldr	r2, [r3, #0]
 8104b2e:	687b      	ldr	r3, [r7, #4]
 8104b30:	681b      	ldr	r3, [r3, #0]
 8104b32:	f022 0201 	bic.w	r2, r2, #1
 8104b36:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8104b38:	687b      	ldr	r3, [r7, #4]
 8104b3a:	681b      	ldr	r3, [r3, #0]
 8104b3c:	689b      	ldr	r3, [r3, #8]
 8104b3e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8104b42:	687b      	ldr	r3, [r7, #4]
 8104b44:	681b      	ldr	r3, [r3, #0]
 8104b46:	683a      	ldr	r2, [r7, #0]
 8104b48:	430a      	orrs	r2, r1
 8104b4a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8104b4c:	6878      	ldr	r0, [r7, #4]
 8104b4e:	f000 f811 	bl	8104b74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8104b52:	687b      	ldr	r3, [r7, #4]
 8104b54:	681b      	ldr	r3, [r3, #0]
 8104b56:	68fa      	ldr	r2, [r7, #12]
 8104b58:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8104b5a:	687b      	ldr	r3, [r7, #4]
 8104b5c:	2220      	movs	r2, #32
 8104b5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8104b62:	687b      	ldr	r3, [r7, #4]
 8104b64:	2200      	movs	r2, #0
 8104b66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8104b6a:	2300      	movs	r3, #0
}
 8104b6c:	4618      	mov	r0, r3
 8104b6e:	3710      	adds	r7, #16
 8104b70:	46bd      	mov	sp, r7
 8104b72:	bd80      	pop	{r7, pc}

08104b74 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8104b74:	b480      	push	{r7}
 8104b76:	b085      	sub	sp, #20
 8104b78:	af00      	add	r7, sp, #0
 8104b7a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8104b7c:	687b      	ldr	r3, [r7, #4]
 8104b7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104b80:	2b00      	cmp	r3, #0
 8104b82:	d108      	bne.n	8104b96 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8104b84:	687b      	ldr	r3, [r7, #4]
 8104b86:	2201      	movs	r2, #1
 8104b88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8104b8c:	687b      	ldr	r3, [r7, #4]
 8104b8e:	2201      	movs	r2, #1
 8104b90:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8104b94:	e031      	b.n	8104bfa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8104b96:	2310      	movs	r3, #16
 8104b98:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8104b9a:	2310      	movs	r3, #16
 8104b9c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8104b9e:	687b      	ldr	r3, [r7, #4]
 8104ba0:	681b      	ldr	r3, [r3, #0]
 8104ba2:	689b      	ldr	r3, [r3, #8]
 8104ba4:	0e5b      	lsrs	r3, r3, #25
 8104ba6:	b2db      	uxtb	r3, r3
 8104ba8:	f003 0307 	and.w	r3, r3, #7
 8104bac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8104bae:	687b      	ldr	r3, [r7, #4]
 8104bb0:	681b      	ldr	r3, [r3, #0]
 8104bb2:	689b      	ldr	r3, [r3, #8]
 8104bb4:	0f5b      	lsrs	r3, r3, #29
 8104bb6:	b2db      	uxtb	r3, r3
 8104bb8:	f003 0307 	and.w	r3, r3, #7
 8104bbc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8104bbe:	7bbb      	ldrb	r3, [r7, #14]
 8104bc0:	7b3a      	ldrb	r2, [r7, #12]
 8104bc2:	4911      	ldr	r1, [pc, #68]	@ (8104c08 <UARTEx_SetNbDataToProcess+0x94>)
 8104bc4:	5c8a      	ldrb	r2, [r1, r2]
 8104bc6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8104bca:	7b3a      	ldrb	r2, [r7, #12]
 8104bcc:	490f      	ldr	r1, [pc, #60]	@ (8104c0c <UARTEx_SetNbDataToProcess+0x98>)
 8104bce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8104bd0:	fb93 f3f2 	sdiv	r3, r3, r2
 8104bd4:	b29a      	uxth	r2, r3
 8104bd6:	687b      	ldr	r3, [r7, #4]
 8104bd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8104bdc:	7bfb      	ldrb	r3, [r7, #15]
 8104bde:	7b7a      	ldrb	r2, [r7, #13]
 8104be0:	4909      	ldr	r1, [pc, #36]	@ (8104c08 <UARTEx_SetNbDataToProcess+0x94>)
 8104be2:	5c8a      	ldrb	r2, [r1, r2]
 8104be4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8104be8:	7b7a      	ldrb	r2, [r7, #13]
 8104bea:	4908      	ldr	r1, [pc, #32]	@ (8104c0c <UARTEx_SetNbDataToProcess+0x98>)
 8104bec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8104bee:	fb93 f3f2 	sdiv	r3, r3, r2
 8104bf2:	b29a      	uxth	r2, r3
 8104bf4:	687b      	ldr	r3, [r7, #4]
 8104bf6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8104bfa:	bf00      	nop
 8104bfc:	3714      	adds	r7, #20
 8104bfe:	46bd      	mov	sp, r7
 8104c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104c04:	4770      	bx	lr
 8104c06:	bf00      	nop
 8104c08:	08108374 	.word	0x08108374
 8104c0c:	0810837c 	.word	0x0810837c

08104c10 <__NVIC_SetPriority>:
{
 8104c10:	b480      	push	{r7}
 8104c12:	b083      	sub	sp, #12
 8104c14:	af00      	add	r7, sp, #0
 8104c16:	4603      	mov	r3, r0
 8104c18:	6039      	str	r1, [r7, #0]
 8104c1a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8104c1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8104c20:	2b00      	cmp	r3, #0
 8104c22:	db0a      	blt.n	8104c3a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8104c24:	683b      	ldr	r3, [r7, #0]
 8104c26:	b2da      	uxtb	r2, r3
 8104c28:	490c      	ldr	r1, [pc, #48]	@ (8104c5c <__NVIC_SetPriority+0x4c>)
 8104c2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8104c2e:	0112      	lsls	r2, r2, #4
 8104c30:	b2d2      	uxtb	r2, r2
 8104c32:	440b      	add	r3, r1
 8104c34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8104c38:	e00a      	b.n	8104c50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8104c3a:	683b      	ldr	r3, [r7, #0]
 8104c3c:	b2da      	uxtb	r2, r3
 8104c3e:	4908      	ldr	r1, [pc, #32]	@ (8104c60 <__NVIC_SetPriority+0x50>)
 8104c40:	88fb      	ldrh	r3, [r7, #6]
 8104c42:	f003 030f 	and.w	r3, r3, #15
 8104c46:	3b04      	subs	r3, #4
 8104c48:	0112      	lsls	r2, r2, #4
 8104c4a:	b2d2      	uxtb	r2, r2
 8104c4c:	440b      	add	r3, r1
 8104c4e:	761a      	strb	r2, [r3, #24]
}
 8104c50:	bf00      	nop
 8104c52:	370c      	adds	r7, #12
 8104c54:	46bd      	mov	sp, r7
 8104c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104c5a:	4770      	bx	lr
 8104c5c:	e000e100 	.word	0xe000e100
 8104c60:	e000ed00 	.word	0xe000ed00

08104c64 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8104c64:	b580      	push	{r7, lr}
 8104c66:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8104c68:	4b05      	ldr	r3, [pc, #20]	@ (8104c80 <SysTick_Handler+0x1c>)
 8104c6a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8104c6c:	f002 fcc4 	bl	81075f8 <xTaskGetSchedulerState>
 8104c70:	4603      	mov	r3, r0
 8104c72:	2b01      	cmp	r3, #1
 8104c74:	d001      	beq.n	8104c7a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8104c76:	f000 feaf 	bl	81059d8 <xPortSysTickHandler>
  }
}
 8104c7a:	bf00      	nop
 8104c7c:	bd80      	pop	{r7, pc}
 8104c7e:	bf00      	nop
 8104c80:	e000e010 	.word	0xe000e010

08104c84 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8104c84:	b580      	push	{r7, lr}
 8104c86:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8104c88:	2100      	movs	r1, #0
 8104c8a:	f06f 0004 	mvn.w	r0, #4
 8104c8e:	f7ff ffbf 	bl	8104c10 <__NVIC_SetPriority>
#endif
}
 8104c92:	bf00      	nop
 8104c94:	bd80      	pop	{r7, pc}
	...

08104c98 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8104c98:	b480      	push	{r7}
 8104c9a:	b083      	sub	sp, #12
 8104c9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8104c9e:	f3ef 8305 	mrs	r3, IPSR
 8104ca2:	603b      	str	r3, [r7, #0]
  return(result);
 8104ca4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8104ca6:	2b00      	cmp	r3, #0
 8104ca8:	d003      	beq.n	8104cb2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8104caa:	f06f 0305 	mvn.w	r3, #5
 8104cae:	607b      	str	r3, [r7, #4]
 8104cb0:	e00c      	b.n	8104ccc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8104cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8104cdc <osKernelInitialize+0x44>)
 8104cb4:	681b      	ldr	r3, [r3, #0]
 8104cb6:	2b00      	cmp	r3, #0
 8104cb8:	d105      	bne.n	8104cc6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8104cba:	4b08      	ldr	r3, [pc, #32]	@ (8104cdc <osKernelInitialize+0x44>)
 8104cbc:	2201      	movs	r2, #1
 8104cbe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8104cc0:	2300      	movs	r3, #0
 8104cc2:	607b      	str	r3, [r7, #4]
 8104cc4:	e002      	b.n	8104ccc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8104cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8104cca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8104ccc:	687b      	ldr	r3, [r7, #4]
}
 8104cce:	4618      	mov	r0, r3
 8104cd0:	370c      	adds	r7, #12
 8104cd2:	46bd      	mov	sp, r7
 8104cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104cd8:	4770      	bx	lr
 8104cda:	bf00      	nop
 8104cdc:	10000174 	.word	0x10000174

08104ce0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8104ce0:	b580      	push	{r7, lr}
 8104ce2:	b082      	sub	sp, #8
 8104ce4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8104ce6:	f3ef 8305 	mrs	r3, IPSR
 8104cea:	603b      	str	r3, [r7, #0]
  return(result);
 8104cec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8104cee:	2b00      	cmp	r3, #0
 8104cf0:	d003      	beq.n	8104cfa <osKernelStart+0x1a>
    stat = osErrorISR;
 8104cf2:	f06f 0305 	mvn.w	r3, #5
 8104cf6:	607b      	str	r3, [r7, #4]
 8104cf8:	e010      	b.n	8104d1c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8104cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8104d28 <osKernelStart+0x48>)
 8104cfc:	681b      	ldr	r3, [r3, #0]
 8104cfe:	2b01      	cmp	r3, #1
 8104d00:	d109      	bne.n	8104d16 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8104d02:	f7ff ffbf 	bl	8104c84 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8104d06:	4b08      	ldr	r3, [pc, #32]	@ (8104d28 <osKernelStart+0x48>)
 8104d08:	2202      	movs	r2, #2
 8104d0a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8104d0c:	f002 f800 	bl	8106d10 <vTaskStartScheduler>
      stat = osOK;
 8104d10:	2300      	movs	r3, #0
 8104d12:	607b      	str	r3, [r7, #4]
 8104d14:	e002      	b.n	8104d1c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8104d16:	f04f 33ff 	mov.w	r3, #4294967295
 8104d1a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8104d1c:	687b      	ldr	r3, [r7, #4]
}
 8104d1e:	4618      	mov	r0, r3
 8104d20:	3708      	adds	r7, #8
 8104d22:	46bd      	mov	sp, r7
 8104d24:	bd80      	pop	{r7, pc}
 8104d26:	bf00      	nop
 8104d28:	10000174 	.word	0x10000174

08104d2c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8104d2c:	b580      	push	{r7, lr}
 8104d2e:	b08e      	sub	sp, #56	@ 0x38
 8104d30:	af04      	add	r7, sp, #16
 8104d32:	60f8      	str	r0, [r7, #12]
 8104d34:	60b9      	str	r1, [r7, #8]
 8104d36:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8104d38:	2300      	movs	r3, #0
 8104d3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8104d3c:	f3ef 8305 	mrs	r3, IPSR
 8104d40:	617b      	str	r3, [r7, #20]
  return(result);
 8104d42:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8104d44:	2b00      	cmp	r3, #0
 8104d46:	d17e      	bne.n	8104e46 <osThreadNew+0x11a>
 8104d48:	68fb      	ldr	r3, [r7, #12]
 8104d4a:	2b00      	cmp	r3, #0
 8104d4c:	d07b      	beq.n	8104e46 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8104d4e:	2380      	movs	r3, #128	@ 0x80
 8104d50:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8104d52:	2318      	movs	r3, #24
 8104d54:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8104d56:	2300      	movs	r3, #0
 8104d58:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8104d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8104d5e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8104d60:	687b      	ldr	r3, [r7, #4]
 8104d62:	2b00      	cmp	r3, #0
 8104d64:	d045      	beq.n	8104df2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8104d66:	687b      	ldr	r3, [r7, #4]
 8104d68:	681b      	ldr	r3, [r3, #0]
 8104d6a:	2b00      	cmp	r3, #0
 8104d6c:	d002      	beq.n	8104d74 <osThreadNew+0x48>
        name = attr->name;
 8104d6e:	687b      	ldr	r3, [r7, #4]
 8104d70:	681b      	ldr	r3, [r3, #0]
 8104d72:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8104d74:	687b      	ldr	r3, [r7, #4]
 8104d76:	699b      	ldr	r3, [r3, #24]
 8104d78:	2b00      	cmp	r3, #0
 8104d7a:	d002      	beq.n	8104d82 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8104d7c:	687b      	ldr	r3, [r7, #4]
 8104d7e:	699b      	ldr	r3, [r3, #24]
 8104d80:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8104d82:	69fb      	ldr	r3, [r7, #28]
 8104d84:	2b00      	cmp	r3, #0
 8104d86:	d008      	beq.n	8104d9a <osThreadNew+0x6e>
 8104d88:	69fb      	ldr	r3, [r7, #28]
 8104d8a:	2b38      	cmp	r3, #56	@ 0x38
 8104d8c:	d805      	bhi.n	8104d9a <osThreadNew+0x6e>
 8104d8e:	687b      	ldr	r3, [r7, #4]
 8104d90:	685b      	ldr	r3, [r3, #4]
 8104d92:	f003 0301 	and.w	r3, r3, #1
 8104d96:	2b00      	cmp	r3, #0
 8104d98:	d001      	beq.n	8104d9e <osThreadNew+0x72>
        return (NULL);
 8104d9a:	2300      	movs	r3, #0
 8104d9c:	e054      	b.n	8104e48 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8104d9e:	687b      	ldr	r3, [r7, #4]
 8104da0:	695b      	ldr	r3, [r3, #20]
 8104da2:	2b00      	cmp	r3, #0
 8104da4:	d003      	beq.n	8104dae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8104da6:	687b      	ldr	r3, [r7, #4]
 8104da8:	695b      	ldr	r3, [r3, #20]
 8104daa:	089b      	lsrs	r3, r3, #2
 8104dac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8104dae:	687b      	ldr	r3, [r7, #4]
 8104db0:	689b      	ldr	r3, [r3, #8]
 8104db2:	2b00      	cmp	r3, #0
 8104db4:	d00e      	beq.n	8104dd4 <osThreadNew+0xa8>
 8104db6:	687b      	ldr	r3, [r7, #4]
 8104db8:	68db      	ldr	r3, [r3, #12]
 8104dba:	2ba7      	cmp	r3, #167	@ 0xa7
 8104dbc:	d90a      	bls.n	8104dd4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8104dbe:	687b      	ldr	r3, [r7, #4]
 8104dc0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8104dc2:	2b00      	cmp	r3, #0
 8104dc4:	d006      	beq.n	8104dd4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8104dc6:	687b      	ldr	r3, [r7, #4]
 8104dc8:	695b      	ldr	r3, [r3, #20]
 8104dca:	2b00      	cmp	r3, #0
 8104dcc:	d002      	beq.n	8104dd4 <osThreadNew+0xa8>
        mem = 1;
 8104dce:	2301      	movs	r3, #1
 8104dd0:	61bb      	str	r3, [r7, #24]
 8104dd2:	e010      	b.n	8104df6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8104dd4:	687b      	ldr	r3, [r7, #4]
 8104dd6:	689b      	ldr	r3, [r3, #8]
 8104dd8:	2b00      	cmp	r3, #0
 8104dda:	d10c      	bne.n	8104df6 <osThreadNew+0xca>
 8104ddc:	687b      	ldr	r3, [r7, #4]
 8104dde:	68db      	ldr	r3, [r3, #12]
 8104de0:	2b00      	cmp	r3, #0
 8104de2:	d108      	bne.n	8104df6 <osThreadNew+0xca>
 8104de4:	687b      	ldr	r3, [r7, #4]
 8104de6:	691b      	ldr	r3, [r3, #16]
 8104de8:	2b00      	cmp	r3, #0
 8104dea:	d104      	bne.n	8104df6 <osThreadNew+0xca>
          mem = 0;
 8104dec:	2300      	movs	r3, #0
 8104dee:	61bb      	str	r3, [r7, #24]
 8104df0:	e001      	b.n	8104df6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8104df2:	2300      	movs	r3, #0
 8104df4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8104df6:	69bb      	ldr	r3, [r7, #24]
 8104df8:	2b01      	cmp	r3, #1
 8104dfa:	d110      	bne.n	8104e1e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8104dfc:	687b      	ldr	r3, [r7, #4]
 8104dfe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8104e00:	687a      	ldr	r2, [r7, #4]
 8104e02:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8104e04:	9202      	str	r2, [sp, #8]
 8104e06:	9301      	str	r3, [sp, #4]
 8104e08:	69fb      	ldr	r3, [r7, #28]
 8104e0a:	9300      	str	r3, [sp, #0]
 8104e0c:	68bb      	ldr	r3, [r7, #8]
 8104e0e:	6a3a      	ldr	r2, [r7, #32]
 8104e10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8104e12:	68f8      	ldr	r0, [r7, #12]
 8104e14:	f001 fd88 	bl	8106928 <xTaskCreateStatic>
 8104e18:	4603      	mov	r3, r0
 8104e1a:	613b      	str	r3, [r7, #16]
 8104e1c:	e013      	b.n	8104e46 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8104e1e:	69bb      	ldr	r3, [r7, #24]
 8104e20:	2b00      	cmp	r3, #0
 8104e22:	d110      	bne.n	8104e46 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8104e24:	6a3b      	ldr	r3, [r7, #32]
 8104e26:	b29a      	uxth	r2, r3
 8104e28:	f107 0310 	add.w	r3, r7, #16
 8104e2c:	9301      	str	r3, [sp, #4]
 8104e2e:	69fb      	ldr	r3, [r7, #28]
 8104e30:	9300      	str	r3, [sp, #0]
 8104e32:	68bb      	ldr	r3, [r7, #8]
 8104e34:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8104e36:	68f8      	ldr	r0, [r7, #12]
 8104e38:	f001 fdd6 	bl	81069e8 <xTaskCreate>
 8104e3c:	4603      	mov	r3, r0
 8104e3e:	2b01      	cmp	r3, #1
 8104e40:	d001      	beq.n	8104e46 <osThreadNew+0x11a>
            hTask = NULL;
 8104e42:	2300      	movs	r3, #0
 8104e44:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8104e46:	693b      	ldr	r3, [r7, #16]
}
 8104e48:	4618      	mov	r0, r3
 8104e4a:	3728      	adds	r7, #40	@ 0x28
 8104e4c:	46bd      	mov	sp, r7
 8104e4e:	bd80      	pop	{r7, pc}

08104e50 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8104e50:	b580      	push	{r7, lr}
 8104e52:	b084      	sub	sp, #16
 8104e54:	af00      	add	r7, sp, #0
 8104e56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8104e58:	f3ef 8305 	mrs	r3, IPSR
 8104e5c:	60bb      	str	r3, [r7, #8]
  return(result);
 8104e5e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8104e60:	2b00      	cmp	r3, #0
 8104e62:	d003      	beq.n	8104e6c <osDelay+0x1c>
    stat = osErrorISR;
 8104e64:	f06f 0305 	mvn.w	r3, #5
 8104e68:	60fb      	str	r3, [r7, #12]
 8104e6a:	e007      	b.n	8104e7c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8104e6c:	2300      	movs	r3, #0
 8104e6e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8104e70:	687b      	ldr	r3, [r7, #4]
 8104e72:	2b00      	cmp	r3, #0
 8104e74:	d002      	beq.n	8104e7c <osDelay+0x2c>
      vTaskDelay(ticks);
 8104e76:	6878      	ldr	r0, [r7, #4]
 8104e78:	f001 ff14 	bl	8106ca4 <vTaskDelay>
    }
  }

  return (stat);
 8104e7c:	68fb      	ldr	r3, [r7, #12]
}
 8104e7e:	4618      	mov	r0, r3
 8104e80:	3710      	adds	r7, #16
 8104e82:	46bd      	mov	sp, r7
 8104e84:	bd80      	pop	{r7, pc}

08104e86 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8104e86:	b580      	push	{r7, lr}
 8104e88:	b088      	sub	sp, #32
 8104e8a:	af00      	add	r7, sp, #0
 8104e8c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8104e8e:	2300      	movs	r3, #0
 8104e90:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8104e92:	f3ef 8305 	mrs	r3, IPSR
 8104e96:	60bb      	str	r3, [r7, #8]
  return(result);
 8104e98:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8104e9a:	2b00      	cmp	r3, #0
 8104e9c:	d174      	bne.n	8104f88 <osMutexNew+0x102>
    if (attr != NULL) {
 8104e9e:	687b      	ldr	r3, [r7, #4]
 8104ea0:	2b00      	cmp	r3, #0
 8104ea2:	d003      	beq.n	8104eac <osMutexNew+0x26>
      type = attr->attr_bits;
 8104ea4:	687b      	ldr	r3, [r7, #4]
 8104ea6:	685b      	ldr	r3, [r3, #4]
 8104ea8:	61bb      	str	r3, [r7, #24]
 8104eaa:	e001      	b.n	8104eb0 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8104eac:	2300      	movs	r3, #0
 8104eae:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8104eb0:	69bb      	ldr	r3, [r7, #24]
 8104eb2:	f003 0301 	and.w	r3, r3, #1
 8104eb6:	2b00      	cmp	r3, #0
 8104eb8:	d002      	beq.n	8104ec0 <osMutexNew+0x3a>
      rmtx = 1U;
 8104eba:	2301      	movs	r3, #1
 8104ebc:	617b      	str	r3, [r7, #20]
 8104ebe:	e001      	b.n	8104ec4 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8104ec0:	2300      	movs	r3, #0
 8104ec2:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8104ec4:	69bb      	ldr	r3, [r7, #24]
 8104ec6:	f003 0308 	and.w	r3, r3, #8
 8104eca:	2b00      	cmp	r3, #0
 8104ecc:	d15c      	bne.n	8104f88 <osMutexNew+0x102>
      mem = -1;
 8104ece:	f04f 33ff 	mov.w	r3, #4294967295
 8104ed2:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8104ed4:	687b      	ldr	r3, [r7, #4]
 8104ed6:	2b00      	cmp	r3, #0
 8104ed8:	d015      	beq.n	8104f06 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8104eda:	687b      	ldr	r3, [r7, #4]
 8104edc:	689b      	ldr	r3, [r3, #8]
 8104ede:	2b00      	cmp	r3, #0
 8104ee0:	d006      	beq.n	8104ef0 <osMutexNew+0x6a>
 8104ee2:	687b      	ldr	r3, [r7, #4]
 8104ee4:	68db      	ldr	r3, [r3, #12]
 8104ee6:	2b4f      	cmp	r3, #79	@ 0x4f
 8104ee8:	d902      	bls.n	8104ef0 <osMutexNew+0x6a>
          mem = 1;
 8104eea:	2301      	movs	r3, #1
 8104eec:	613b      	str	r3, [r7, #16]
 8104eee:	e00c      	b.n	8104f0a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8104ef0:	687b      	ldr	r3, [r7, #4]
 8104ef2:	689b      	ldr	r3, [r3, #8]
 8104ef4:	2b00      	cmp	r3, #0
 8104ef6:	d108      	bne.n	8104f0a <osMutexNew+0x84>
 8104ef8:	687b      	ldr	r3, [r7, #4]
 8104efa:	68db      	ldr	r3, [r3, #12]
 8104efc:	2b00      	cmp	r3, #0
 8104efe:	d104      	bne.n	8104f0a <osMutexNew+0x84>
            mem = 0;
 8104f00:	2300      	movs	r3, #0
 8104f02:	613b      	str	r3, [r7, #16]
 8104f04:	e001      	b.n	8104f0a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8104f06:	2300      	movs	r3, #0
 8104f08:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8104f0a:	693b      	ldr	r3, [r7, #16]
 8104f0c:	2b01      	cmp	r3, #1
 8104f0e:	d112      	bne.n	8104f36 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8104f10:	697b      	ldr	r3, [r7, #20]
 8104f12:	2b00      	cmp	r3, #0
 8104f14:	d007      	beq.n	8104f26 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8104f16:	687b      	ldr	r3, [r7, #4]
 8104f18:	689b      	ldr	r3, [r3, #8]
 8104f1a:	4619      	mov	r1, r3
 8104f1c:	2004      	movs	r0, #4
 8104f1e:	f000 ff64 	bl	8105dea <xQueueCreateMutexStatic>
 8104f22:	61f8      	str	r0, [r7, #28]
 8104f24:	e016      	b.n	8104f54 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8104f26:	687b      	ldr	r3, [r7, #4]
 8104f28:	689b      	ldr	r3, [r3, #8]
 8104f2a:	4619      	mov	r1, r3
 8104f2c:	2001      	movs	r0, #1
 8104f2e:	f000 ff5c 	bl	8105dea <xQueueCreateMutexStatic>
 8104f32:	61f8      	str	r0, [r7, #28]
 8104f34:	e00e      	b.n	8104f54 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8104f36:	693b      	ldr	r3, [r7, #16]
 8104f38:	2b00      	cmp	r3, #0
 8104f3a:	d10b      	bne.n	8104f54 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8104f3c:	697b      	ldr	r3, [r7, #20]
 8104f3e:	2b00      	cmp	r3, #0
 8104f40:	d004      	beq.n	8104f4c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8104f42:	2004      	movs	r0, #4
 8104f44:	f000 ff39 	bl	8105dba <xQueueCreateMutex>
 8104f48:	61f8      	str	r0, [r7, #28]
 8104f4a:	e003      	b.n	8104f54 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8104f4c:	2001      	movs	r0, #1
 8104f4e:	f000 ff34 	bl	8105dba <xQueueCreateMutex>
 8104f52:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8104f54:	69fb      	ldr	r3, [r7, #28]
 8104f56:	2b00      	cmp	r3, #0
 8104f58:	d00c      	beq.n	8104f74 <osMutexNew+0xee>
        if (attr != NULL) {
 8104f5a:	687b      	ldr	r3, [r7, #4]
 8104f5c:	2b00      	cmp	r3, #0
 8104f5e:	d003      	beq.n	8104f68 <osMutexNew+0xe2>
          name = attr->name;
 8104f60:	687b      	ldr	r3, [r7, #4]
 8104f62:	681b      	ldr	r3, [r3, #0]
 8104f64:	60fb      	str	r3, [r7, #12]
 8104f66:	e001      	b.n	8104f6c <osMutexNew+0xe6>
        } else {
          name = NULL;
 8104f68:	2300      	movs	r3, #0
 8104f6a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8104f6c:	68f9      	ldr	r1, [r7, #12]
 8104f6e:	69f8      	ldr	r0, [r7, #28]
 8104f70:	f001 fc7c 	bl	810686c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8104f74:	69fb      	ldr	r3, [r7, #28]
 8104f76:	2b00      	cmp	r3, #0
 8104f78:	d006      	beq.n	8104f88 <osMutexNew+0x102>
 8104f7a:	697b      	ldr	r3, [r7, #20]
 8104f7c:	2b00      	cmp	r3, #0
 8104f7e:	d003      	beq.n	8104f88 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8104f80:	69fb      	ldr	r3, [r7, #28]
 8104f82:	f043 0301 	orr.w	r3, r3, #1
 8104f86:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8104f88:	69fb      	ldr	r3, [r7, #28]
}
 8104f8a:	4618      	mov	r0, r3
 8104f8c:	3720      	adds	r7, #32
 8104f8e:	46bd      	mov	sp, r7
 8104f90:	bd80      	pop	{r7, pc}

08104f92 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8104f92:	b580      	push	{r7, lr}
 8104f94:	b086      	sub	sp, #24
 8104f96:	af00      	add	r7, sp, #0
 8104f98:	6078      	str	r0, [r7, #4]
 8104f9a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8104f9c:	687b      	ldr	r3, [r7, #4]
 8104f9e:	f023 0301 	bic.w	r3, r3, #1
 8104fa2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8104fa4:	687b      	ldr	r3, [r7, #4]
 8104fa6:	f003 0301 	and.w	r3, r3, #1
 8104faa:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8104fac:	2300      	movs	r3, #0
 8104fae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8104fb0:	f3ef 8305 	mrs	r3, IPSR
 8104fb4:	60bb      	str	r3, [r7, #8]
  return(result);
 8104fb6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8104fb8:	2b00      	cmp	r3, #0
 8104fba:	d003      	beq.n	8104fc4 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8104fbc:	f06f 0305 	mvn.w	r3, #5
 8104fc0:	617b      	str	r3, [r7, #20]
 8104fc2:	e02c      	b.n	810501e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8104fc4:	693b      	ldr	r3, [r7, #16]
 8104fc6:	2b00      	cmp	r3, #0
 8104fc8:	d103      	bne.n	8104fd2 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8104fca:	f06f 0303 	mvn.w	r3, #3
 8104fce:	617b      	str	r3, [r7, #20]
 8104fd0:	e025      	b.n	810501e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8104fd2:	68fb      	ldr	r3, [r7, #12]
 8104fd4:	2b00      	cmp	r3, #0
 8104fd6:	d011      	beq.n	8104ffc <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8104fd8:	6839      	ldr	r1, [r7, #0]
 8104fda:	6938      	ldr	r0, [r7, #16]
 8104fdc:	f000 ff55 	bl	8105e8a <xQueueTakeMutexRecursive>
 8104fe0:	4603      	mov	r3, r0
 8104fe2:	2b01      	cmp	r3, #1
 8104fe4:	d01b      	beq.n	810501e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8104fe6:	683b      	ldr	r3, [r7, #0]
 8104fe8:	2b00      	cmp	r3, #0
 8104fea:	d003      	beq.n	8104ff4 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8104fec:	f06f 0301 	mvn.w	r3, #1
 8104ff0:	617b      	str	r3, [r7, #20]
 8104ff2:	e014      	b.n	810501e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8104ff4:	f06f 0302 	mvn.w	r3, #2
 8104ff8:	617b      	str	r3, [r7, #20]
 8104ffa:	e010      	b.n	810501e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8104ffc:	6839      	ldr	r1, [r7, #0]
 8104ffe:	6938      	ldr	r0, [r7, #16]
 8105000:	f001 f9fc 	bl	81063fc <xQueueSemaphoreTake>
 8105004:	4603      	mov	r3, r0
 8105006:	2b01      	cmp	r3, #1
 8105008:	d009      	beq.n	810501e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 810500a:	683b      	ldr	r3, [r7, #0]
 810500c:	2b00      	cmp	r3, #0
 810500e:	d003      	beq.n	8105018 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8105010:	f06f 0301 	mvn.w	r3, #1
 8105014:	617b      	str	r3, [r7, #20]
 8105016:	e002      	b.n	810501e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8105018:	f06f 0302 	mvn.w	r3, #2
 810501c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 810501e:	697b      	ldr	r3, [r7, #20]
}
 8105020:	4618      	mov	r0, r3
 8105022:	3718      	adds	r7, #24
 8105024:	46bd      	mov	sp, r7
 8105026:	bd80      	pop	{r7, pc}

08105028 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8105028:	b580      	push	{r7, lr}
 810502a:	b086      	sub	sp, #24
 810502c:	af00      	add	r7, sp, #0
 810502e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8105030:	687b      	ldr	r3, [r7, #4]
 8105032:	f023 0301 	bic.w	r3, r3, #1
 8105036:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8105038:	687b      	ldr	r3, [r7, #4]
 810503a:	f003 0301 	and.w	r3, r3, #1
 810503e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8105040:	2300      	movs	r3, #0
 8105042:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8105044:	f3ef 8305 	mrs	r3, IPSR
 8105048:	60bb      	str	r3, [r7, #8]
  return(result);
 810504a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 810504c:	2b00      	cmp	r3, #0
 810504e:	d003      	beq.n	8105058 <osMutexRelease+0x30>
    stat = osErrorISR;
 8105050:	f06f 0305 	mvn.w	r3, #5
 8105054:	617b      	str	r3, [r7, #20]
 8105056:	e01f      	b.n	8105098 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8105058:	693b      	ldr	r3, [r7, #16]
 810505a:	2b00      	cmp	r3, #0
 810505c:	d103      	bne.n	8105066 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 810505e:	f06f 0303 	mvn.w	r3, #3
 8105062:	617b      	str	r3, [r7, #20]
 8105064:	e018      	b.n	8105098 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8105066:	68fb      	ldr	r3, [r7, #12]
 8105068:	2b00      	cmp	r3, #0
 810506a:	d009      	beq.n	8105080 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 810506c:	6938      	ldr	r0, [r7, #16]
 810506e:	f000 fed7 	bl	8105e20 <xQueueGiveMutexRecursive>
 8105072:	4603      	mov	r3, r0
 8105074:	2b01      	cmp	r3, #1
 8105076:	d00f      	beq.n	8105098 <osMutexRelease+0x70>
        stat = osErrorResource;
 8105078:	f06f 0302 	mvn.w	r3, #2
 810507c:	617b      	str	r3, [r7, #20]
 810507e:	e00b      	b.n	8105098 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8105080:	2300      	movs	r3, #0
 8105082:	2200      	movs	r2, #0
 8105084:	2100      	movs	r1, #0
 8105086:	6938      	ldr	r0, [r7, #16]
 8105088:	f000 ff36 	bl	8105ef8 <xQueueGenericSend>
 810508c:	4603      	mov	r3, r0
 810508e:	2b01      	cmp	r3, #1
 8105090:	d002      	beq.n	8105098 <osMutexRelease+0x70>
        stat = osErrorResource;
 8105092:	f06f 0302 	mvn.w	r3, #2
 8105096:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8105098:	697b      	ldr	r3, [r7, #20]
}
 810509a:	4618      	mov	r0, r3
 810509c:	3718      	adds	r7, #24
 810509e:	46bd      	mov	sp, r7
 81050a0:	bd80      	pop	{r7, pc}
	...

081050a4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 81050a4:	b480      	push	{r7}
 81050a6:	b085      	sub	sp, #20
 81050a8:	af00      	add	r7, sp, #0
 81050aa:	60f8      	str	r0, [r7, #12]
 81050ac:	60b9      	str	r1, [r7, #8]
 81050ae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 81050b0:	68fb      	ldr	r3, [r7, #12]
 81050b2:	4a07      	ldr	r2, [pc, #28]	@ (81050d0 <vApplicationGetIdleTaskMemory+0x2c>)
 81050b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 81050b6:	68bb      	ldr	r3, [r7, #8]
 81050b8:	4a06      	ldr	r2, [pc, #24]	@ (81050d4 <vApplicationGetIdleTaskMemory+0x30>)
 81050ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 81050bc:	687b      	ldr	r3, [r7, #4]
 81050be:	2280      	movs	r2, #128	@ 0x80
 81050c0:	601a      	str	r2, [r3, #0]
}
 81050c2:	bf00      	nop
 81050c4:	3714      	adds	r7, #20
 81050c6:	46bd      	mov	sp, r7
 81050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81050cc:	4770      	bx	lr
 81050ce:	bf00      	nop
 81050d0:	10000178 	.word	0x10000178
 81050d4:	10000220 	.word	0x10000220

081050d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 81050d8:	b480      	push	{r7}
 81050da:	b085      	sub	sp, #20
 81050dc:	af00      	add	r7, sp, #0
 81050de:	60f8      	str	r0, [r7, #12]
 81050e0:	60b9      	str	r1, [r7, #8]
 81050e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 81050e4:	68fb      	ldr	r3, [r7, #12]
 81050e6:	4a07      	ldr	r2, [pc, #28]	@ (8105104 <vApplicationGetTimerTaskMemory+0x2c>)
 81050e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 81050ea:	68bb      	ldr	r3, [r7, #8]
 81050ec:	4a06      	ldr	r2, [pc, #24]	@ (8105108 <vApplicationGetTimerTaskMemory+0x30>)
 81050ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 81050f0:	687b      	ldr	r3, [r7, #4]
 81050f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 81050f6:	601a      	str	r2, [r3, #0]
}
 81050f8:	bf00      	nop
 81050fa:	3714      	adds	r7, #20
 81050fc:	46bd      	mov	sp, r7
 81050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105102:	4770      	bx	lr
 8105104:	10000420 	.word	0x10000420
 8105108:	100004c8 	.word	0x100004c8

0810510c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 810510c:	b580      	push	{r7, lr}
 810510e:	b08a      	sub	sp, #40	@ 0x28
 8105110:	af00      	add	r7, sp, #0
 8105112:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8105114:	2300      	movs	r3, #0
 8105116:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8105118:	f001 fe6a 	bl	8106df0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 810511c:	4b5c      	ldr	r3, [pc, #368]	@ (8105290 <pvPortMalloc+0x184>)
 810511e:	681b      	ldr	r3, [r3, #0]
 8105120:	2b00      	cmp	r3, #0
 8105122:	d101      	bne.n	8105128 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8105124:	f000 f924 	bl	8105370 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8105128:	4b5a      	ldr	r3, [pc, #360]	@ (8105294 <pvPortMalloc+0x188>)
 810512a:	681a      	ldr	r2, [r3, #0]
 810512c:	687b      	ldr	r3, [r7, #4]
 810512e:	4013      	ands	r3, r2
 8105130:	2b00      	cmp	r3, #0
 8105132:	f040 8095 	bne.w	8105260 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8105136:	687b      	ldr	r3, [r7, #4]
 8105138:	2b00      	cmp	r3, #0
 810513a:	d01e      	beq.n	810517a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 810513c:	2208      	movs	r2, #8
 810513e:	687b      	ldr	r3, [r7, #4]
 8105140:	4413      	add	r3, r2
 8105142:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8105144:	687b      	ldr	r3, [r7, #4]
 8105146:	f003 0307 	and.w	r3, r3, #7
 810514a:	2b00      	cmp	r3, #0
 810514c:	d015      	beq.n	810517a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 810514e:	687b      	ldr	r3, [r7, #4]
 8105150:	f023 0307 	bic.w	r3, r3, #7
 8105154:	3308      	adds	r3, #8
 8105156:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8105158:	687b      	ldr	r3, [r7, #4]
 810515a:	f003 0307 	and.w	r3, r3, #7
 810515e:	2b00      	cmp	r3, #0
 8105160:	d00b      	beq.n	810517a <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8105162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105166:	f383 8811 	msr	BASEPRI, r3
 810516a:	f3bf 8f6f 	isb	sy
 810516e:	f3bf 8f4f 	dsb	sy
 8105172:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8105174:	bf00      	nop
 8105176:	bf00      	nop
 8105178:	e7fd      	b.n	8105176 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 810517a:	687b      	ldr	r3, [r7, #4]
 810517c:	2b00      	cmp	r3, #0
 810517e:	d06f      	beq.n	8105260 <pvPortMalloc+0x154>
 8105180:	4b45      	ldr	r3, [pc, #276]	@ (8105298 <pvPortMalloc+0x18c>)
 8105182:	681b      	ldr	r3, [r3, #0]
 8105184:	687a      	ldr	r2, [r7, #4]
 8105186:	429a      	cmp	r2, r3
 8105188:	d86a      	bhi.n	8105260 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 810518a:	4b44      	ldr	r3, [pc, #272]	@ (810529c <pvPortMalloc+0x190>)
 810518c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 810518e:	4b43      	ldr	r3, [pc, #268]	@ (810529c <pvPortMalloc+0x190>)
 8105190:	681b      	ldr	r3, [r3, #0]
 8105192:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8105194:	e004      	b.n	81051a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8105196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8105198:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 810519a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810519c:	681b      	ldr	r3, [r3, #0]
 810519e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 81051a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81051a2:	685b      	ldr	r3, [r3, #4]
 81051a4:	687a      	ldr	r2, [r7, #4]
 81051a6:	429a      	cmp	r2, r3
 81051a8:	d903      	bls.n	81051b2 <pvPortMalloc+0xa6>
 81051aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81051ac:	681b      	ldr	r3, [r3, #0]
 81051ae:	2b00      	cmp	r3, #0
 81051b0:	d1f1      	bne.n	8105196 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 81051b2:	4b37      	ldr	r3, [pc, #220]	@ (8105290 <pvPortMalloc+0x184>)
 81051b4:	681b      	ldr	r3, [r3, #0]
 81051b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 81051b8:	429a      	cmp	r2, r3
 81051ba:	d051      	beq.n	8105260 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 81051bc:	6a3b      	ldr	r3, [r7, #32]
 81051be:	681b      	ldr	r3, [r3, #0]
 81051c0:	2208      	movs	r2, #8
 81051c2:	4413      	add	r3, r2
 81051c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 81051c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81051c8:	681a      	ldr	r2, [r3, #0]
 81051ca:	6a3b      	ldr	r3, [r7, #32]
 81051cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 81051ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81051d0:	685a      	ldr	r2, [r3, #4]
 81051d2:	687b      	ldr	r3, [r7, #4]
 81051d4:	1ad2      	subs	r2, r2, r3
 81051d6:	2308      	movs	r3, #8
 81051d8:	005b      	lsls	r3, r3, #1
 81051da:	429a      	cmp	r2, r3
 81051dc:	d920      	bls.n	8105220 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 81051de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 81051e0:	687b      	ldr	r3, [r7, #4]
 81051e2:	4413      	add	r3, r2
 81051e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 81051e6:	69bb      	ldr	r3, [r7, #24]
 81051e8:	f003 0307 	and.w	r3, r3, #7
 81051ec:	2b00      	cmp	r3, #0
 81051ee:	d00b      	beq.n	8105208 <pvPortMalloc+0xfc>
	__asm volatile
 81051f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81051f4:	f383 8811 	msr	BASEPRI, r3
 81051f8:	f3bf 8f6f 	isb	sy
 81051fc:	f3bf 8f4f 	dsb	sy
 8105200:	613b      	str	r3, [r7, #16]
}
 8105202:	bf00      	nop
 8105204:	bf00      	nop
 8105206:	e7fd      	b.n	8105204 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8105208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810520a:	685a      	ldr	r2, [r3, #4]
 810520c:	687b      	ldr	r3, [r7, #4]
 810520e:	1ad2      	subs	r2, r2, r3
 8105210:	69bb      	ldr	r3, [r7, #24]
 8105212:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8105214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8105216:	687a      	ldr	r2, [r7, #4]
 8105218:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 810521a:	69b8      	ldr	r0, [r7, #24]
 810521c:	f000 f90a 	bl	8105434 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8105220:	4b1d      	ldr	r3, [pc, #116]	@ (8105298 <pvPortMalloc+0x18c>)
 8105222:	681a      	ldr	r2, [r3, #0]
 8105224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8105226:	685b      	ldr	r3, [r3, #4]
 8105228:	1ad3      	subs	r3, r2, r3
 810522a:	4a1b      	ldr	r2, [pc, #108]	@ (8105298 <pvPortMalloc+0x18c>)
 810522c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 810522e:	4b1a      	ldr	r3, [pc, #104]	@ (8105298 <pvPortMalloc+0x18c>)
 8105230:	681a      	ldr	r2, [r3, #0]
 8105232:	4b1b      	ldr	r3, [pc, #108]	@ (81052a0 <pvPortMalloc+0x194>)
 8105234:	681b      	ldr	r3, [r3, #0]
 8105236:	429a      	cmp	r2, r3
 8105238:	d203      	bcs.n	8105242 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 810523a:	4b17      	ldr	r3, [pc, #92]	@ (8105298 <pvPortMalloc+0x18c>)
 810523c:	681b      	ldr	r3, [r3, #0]
 810523e:	4a18      	ldr	r2, [pc, #96]	@ (81052a0 <pvPortMalloc+0x194>)
 8105240:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8105242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8105244:	685a      	ldr	r2, [r3, #4]
 8105246:	4b13      	ldr	r3, [pc, #76]	@ (8105294 <pvPortMalloc+0x188>)
 8105248:	681b      	ldr	r3, [r3, #0]
 810524a:	431a      	orrs	r2, r3
 810524c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810524e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8105250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8105252:	2200      	movs	r2, #0
 8105254:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8105256:	4b13      	ldr	r3, [pc, #76]	@ (81052a4 <pvPortMalloc+0x198>)
 8105258:	681b      	ldr	r3, [r3, #0]
 810525a:	3301      	adds	r3, #1
 810525c:	4a11      	ldr	r2, [pc, #68]	@ (81052a4 <pvPortMalloc+0x198>)
 810525e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8105260:	f001 fdd4 	bl	8106e0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8105264:	69fb      	ldr	r3, [r7, #28]
 8105266:	f003 0307 	and.w	r3, r3, #7
 810526a:	2b00      	cmp	r3, #0
 810526c:	d00b      	beq.n	8105286 <pvPortMalloc+0x17a>
	__asm volatile
 810526e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105272:	f383 8811 	msr	BASEPRI, r3
 8105276:	f3bf 8f6f 	isb	sy
 810527a:	f3bf 8f4f 	dsb	sy
 810527e:	60fb      	str	r3, [r7, #12]
}
 8105280:	bf00      	nop
 8105282:	bf00      	nop
 8105284:	e7fd      	b.n	8105282 <pvPortMalloc+0x176>
	return pvReturn;
 8105286:	69fb      	ldr	r3, [r7, #28]
}
 8105288:	4618      	mov	r0, r3
 810528a:	3728      	adds	r7, #40	@ 0x28
 810528c:	46bd      	mov	sp, r7
 810528e:	bd80      	pop	{r7, pc}
 8105290:	100044d0 	.word	0x100044d0
 8105294:	100044e4 	.word	0x100044e4
 8105298:	100044d4 	.word	0x100044d4
 810529c:	100044c8 	.word	0x100044c8
 81052a0:	100044d8 	.word	0x100044d8
 81052a4:	100044dc 	.word	0x100044dc

081052a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 81052a8:	b580      	push	{r7, lr}
 81052aa:	b086      	sub	sp, #24
 81052ac:	af00      	add	r7, sp, #0
 81052ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 81052b0:	687b      	ldr	r3, [r7, #4]
 81052b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 81052b4:	687b      	ldr	r3, [r7, #4]
 81052b6:	2b00      	cmp	r3, #0
 81052b8:	d04f      	beq.n	810535a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 81052ba:	2308      	movs	r3, #8
 81052bc:	425b      	negs	r3, r3
 81052be:	697a      	ldr	r2, [r7, #20]
 81052c0:	4413      	add	r3, r2
 81052c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 81052c4:	697b      	ldr	r3, [r7, #20]
 81052c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 81052c8:	693b      	ldr	r3, [r7, #16]
 81052ca:	685a      	ldr	r2, [r3, #4]
 81052cc:	4b25      	ldr	r3, [pc, #148]	@ (8105364 <vPortFree+0xbc>)
 81052ce:	681b      	ldr	r3, [r3, #0]
 81052d0:	4013      	ands	r3, r2
 81052d2:	2b00      	cmp	r3, #0
 81052d4:	d10b      	bne.n	81052ee <vPortFree+0x46>
	__asm volatile
 81052d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81052da:	f383 8811 	msr	BASEPRI, r3
 81052de:	f3bf 8f6f 	isb	sy
 81052e2:	f3bf 8f4f 	dsb	sy
 81052e6:	60fb      	str	r3, [r7, #12]
}
 81052e8:	bf00      	nop
 81052ea:	bf00      	nop
 81052ec:	e7fd      	b.n	81052ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 81052ee:	693b      	ldr	r3, [r7, #16]
 81052f0:	681b      	ldr	r3, [r3, #0]
 81052f2:	2b00      	cmp	r3, #0
 81052f4:	d00b      	beq.n	810530e <vPortFree+0x66>
	__asm volatile
 81052f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81052fa:	f383 8811 	msr	BASEPRI, r3
 81052fe:	f3bf 8f6f 	isb	sy
 8105302:	f3bf 8f4f 	dsb	sy
 8105306:	60bb      	str	r3, [r7, #8]
}
 8105308:	bf00      	nop
 810530a:	bf00      	nop
 810530c:	e7fd      	b.n	810530a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 810530e:	693b      	ldr	r3, [r7, #16]
 8105310:	685a      	ldr	r2, [r3, #4]
 8105312:	4b14      	ldr	r3, [pc, #80]	@ (8105364 <vPortFree+0xbc>)
 8105314:	681b      	ldr	r3, [r3, #0]
 8105316:	4013      	ands	r3, r2
 8105318:	2b00      	cmp	r3, #0
 810531a:	d01e      	beq.n	810535a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 810531c:	693b      	ldr	r3, [r7, #16]
 810531e:	681b      	ldr	r3, [r3, #0]
 8105320:	2b00      	cmp	r3, #0
 8105322:	d11a      	bne.n	810535a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8105324:	693b      	ldr	r3, [r7, #16]
 8105326:	685a      	ldr	r2, [r3, #4]
 8105328:	4b0e      	ldr	r3, [pc, #56]	@ (8105364 <vPortFree+0xbc>)
 810532a:	681b      	ldr	r3, [r3, #0]
 810532c:	43db      	mvns	r3, r3
 810532e:	401a      	ands	r2, r3
 8105330:	693b      	ldr	r3, [r7, #16]
 8105332:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8105334:	f001 fd5c 	bl	8106df0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8105338:	693b      	ldr	r3, [r7, #16]
 810533a:	685a      	ldr	r2, [r3, #4]
 810533c:	4b0a      	ldr	r3, [pc, #40]	@ (8105368 <vPortFree+0xc0>)
 810533e:	681b      	ldr	r3, [r3, #0]
 8105340:	4413      	add	r3, r2
 8105342:	4a09      	ldr	r2, [pc, #36]	@ (8105368 <vPortFree+0xc0>)
 8105344:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8105346:	6938      	ldr	r0, [r7, #16]
 8105348:	f000 f874 	bl	8105434 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 810534c:	4b07      	ldr	r3, [pc, #28]	@ (810536c <vPortFree+0xc4>)
 810534e:	681b      	ldr	r3, [r3, #0]
 8105350:	3301      	adds	r3, #1
 8105352:	4a06      	ldr	r2, [pc, #24]	@ (810536c <vPortFree+0xc4>)
 8105354:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8105356:	f001 fd59 	bl	8106e0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 810535a:	bf00      	nop
 810535c:	3718      	adds	r7, #24
 810535e:	46bd      	mov	sp, r7
 8105360:	bd80      	pop	{r7, pc}
 8105362:	bf00      	nop
 8105364:	100044e4 	.word	0x100044e4
 8105368:	100044d4 	.word	0x100044d4
 810536c:	100044e0 	.word	0x100044e0

08105370 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8105370:	b480      	push	{r7}
 8105372:	b085      	sub	sp, #20
 8105374:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8105376:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 810537a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 810537c:	4b27      	ldr	r3, [pc, #156]	@ (810541c <prvHeapInit+0xac>)
 810537e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8105380:	68fb      	ldr	r3, [r7, #12]
 8105382:	f003 0307 	and.w	r3, r3, #7
 8105386:	2b00      	cmp	r3, #0
 8105388:	d00c      	beq.n	81053a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 810538a:	68fb      	ldr	r3, [r7, #12]
 810538c:	3307      	adds	r3, #7
 810538e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8105390:	68fb      	ldr	r3, [r7, #12]
 8105392:	f023 0307 	bic.w	r3, r3, #7
 8105396:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8105398:	68ba      	ldr	r2, [r7, #8]
 810539a:	68fb      	ldr	r3, [r7, #12]
 810539c:	1ad3      	subs	r3, r2, r3
 810539e:	4a1f      	ldr	r2, [pc, #124]	@ (810541c <prvHeapInit+0xac>)
 81053a0:	4413      	add	r3, r2
 81053a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 81053a4:	68fb      	ldr	r3, [r7, #12]
 81053a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 81053a8:	4a1d      	ldr	r2, [pc, #116]	@ (8105420 <prvHeapInit+0xb0>)
 81053aa:	687b      	ldr	r3, [r7, #4]
 81053ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 81053ae:	4b1c      	ldr	r3, [pc, #112]	@ (8105420 <prvHeapInit+0xb0>)
 81053b0:	2200      	movs	r2, #0
 81053b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 81053b4:	687b      	ldr	r3, [r7, #4]
 81053b6:	68ba      	ldr	r2, [r7, #8]
 81053b8:	4413      	add	r3, r2
 81053ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 81053bc:	2208      	movs	r2, #8
 81053be:	68fb      	ldr	r3, [r7, #12]
 81053c0:	1a9b      	subs	r3, r3, r2
 81053c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 81053c4:	68fb      	ldr	r3, [r7, #12]
 81053c6:	f023 0307 	bic.w	r3, r3, #7
 81053ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 81053cc:	68fb      	ldr	r3, [r7, #12]
 81053ce:	4a15      	ldr	r2, [pc, #84]	@ (8105424 <prvHeapInit+0xb4>)
 81053d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 81053d2:	4b14      	ldr	r3, [pc, #80]	@ (8105424 <prvHeapInit+0xb4>)
 81053d4:	681b      	ldr	r3, [r3, #0]
 81053d6:	2200      	movs	r2, #0
 81053d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 81053da:	4b12      	ldr	r3, [pc, #72]	@ (8105424 <prvHeapInit+0xb4>)
 81053dc:	681b      	ldr	r3, [r3, #0]
 81053de:	2200      	movs	r2, #0
 81053e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 81053e2:	687b      	ldr	r3, [r7, #4]
 81053e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 81053e6:	683b      	ldr	r3, [r7, #0]
 81053e8:	68fa      	ldr	r2, [r7, #12]
 81053ea:	1ad2      	subs	r2, r2, r3
 81053ec:	683b      	ldr	r3, [r7, #0]
 81053ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 81053f0:	4b0c      	ldr	r3, [pc, #48]	@ (8105424 <prvHeapInit+0xb4>)
 81053f2:	681a      	ldr	r2, [r3, #0]
 81053f4:	683b      	ldr	r3, [r7, #0]
 81053f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 81053f8:	683b      	ldr	r3, [r7, #0]
 81053fa:	685b      	ldr	r3, [r3, #4]
 81053fc:	4a0a      	ldr	r2, [pc, #40]	@ (8105428 <prvHeapInit+0xb8>)
 81053fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8105400:	683b      	ldr	r3, [r7, #0]
 8105402:	685b      	ldr	r3, [r3, #4]
 8105404:	4a09      	ldr	r2, [pc, #36]	@ (810542c <prvHeapInit+0xbc>)
 8105406:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8105408:	4b09      	ldr	r3, [pc, #36]	@ (8105430 <prvHeapInit+0xc0>)
 810540a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 810540e:	601a      	str	r2, [r3, #0]
}
 8105410:	bf00      	nop
 8105412:	3714      	adds	r7, #20
 8105414:	46bd      	mov	sp, r7
 8105416:	f85d 7b04 	ldr.w	r7, [sp], #4
 810541a:	4770      	bx	lr
 810541c:	100008c8 	.word	0x100008c8
 8105420:	100044c8 	.word	0x100044c8
 8105424:	100044d0 	.word	0x100044d0
 8105428:	100044d8 	.word	0x100044d8
 810542c:	100044d4 	.word	0x100044d4
 8105430:	100044e4 	.word	0x100044e4

08105434 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8105434:	b480      	push	{r7}
 8105436:	b085      	sub	sp, #20
 8105438:	af00      	add	r7, sp, #0
 810543a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 810543c:	4b28      	ldr	r3, [pc, #160]	@ (81054e0 <prvInsertBlockIntoFreeList+0xac>)
 810543e:	60fb      	str	r3, [r7, #12]
 8105440:	e002      	b.n	8105448 <prvInsertBlockIntoFreeList+0x14>
 8105442:	68fb      	ldr	r3, [r7, #12]
 8105444:	681b      	ldr	r3, [r3, #0]
 8105446:	60fb      	str	r3, [r7, #12]
 8105448:	68fb      	ldr	r3, [r7, #12]
 810544a:	681b      	ldr	r3, [r3, #0]
 810544c:	687a      	ldr	r2, [r7, #4]
 810544e:	429a      	cmp	r2, r3
 8105450:	d8f7      	bhi.n	8105442 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8105452:	68fb      	ldr	r3, [r7, #12]
 8105454:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8105456:	68fb      	ldr	r3, [r7, #12]
 8105458:	685b      	ldr	r3, [r3, #4]
 810545a:	68ba      	ldr	r2, [r7, #8]
 810545c:	4413      	add	r3, r2
 810545e:	687a      	ldr	r2, [r7, #4]
 8105460:	429a      	cmp	r2, r3
 8105462:	d108      	bne.n	8105476 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8105464:	68fb      	ldr	r3, [r7, #12]
 8105466:	685a      	ldr	r2, [r3, #4]
 8105468:	687b      	ldr	r3, [r7, #4]
 810546a:	685b      	ldr	r3, [r3, #4]
 810546c:	441a      	add	r2, r3
 810546e:	68fb      	ldr	r3, [r7, #12]
 8105470:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8105472:	68fb      	ldr	r3, [r7, #12]
 8105474:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8105476:	687b      	ldr	r3, [r7, #4]
 8105478:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 810547a:	687b      	ldr	r3, [r7, #4]
 810547c:	685b      	ldr	r3, [r3, #4]
 810547e:	68ba      	ldr	r2, [r7, #8]
 8105480:	441a      	add	r2, r3
 8105482:	68fb      	ldr	r3, [r7, #12]
 8105484:	681b      	ldr	r3, [r3, #0]
 8105486:	429a      	cmp	r2, r3
 8105488:	d118      	bne.n	81054bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 810548a:	68fb      	ldr	r3, [r7, #12]
 810548c:	681a      	ldr	r2, [r3, #0]
 810548e:	4b15      	ldr	r3, [pc, #84]	@ (81054e4 <prvInsertBlockIntoFreeList+0xb0>)
 8105490:	681b      	ldr	r3, [r3, #0]
 8105492:	429a      	cmp	r2, r3
 8105494:	d00d      	beq.n	81054b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8105496:	687b      	ldr	r3, [r7, #4]
 8105498:	685a      	ldr	r2, [r3, #4]
 810549a:	68fb      	ldr	r3, [r7, #12]
 810549c:	681b      	ldr	r3, [r3, #0]
 810549e:	685b      	ldr	r3, [r3, #4]
 81054a0:	441a      	add	r2, r3
 81054a2:	687b      	ldr	r3, [r7, #4]
 81054a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 81054a6:	68fb      	ldr	r3, [r7, #12]
 81054a8:	681b      	ldr	r3, [r3, #0]
 81054aa:	681a      	ldr	r2, [r3, #0]
 81054ac:	687b      	ldr	r3, [r7, #4]
 81054ae:	601a      	str	r2, [r3, #0]
 81054b0:	e008      	b.n	81054c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 81054b2:	4b0c      	ldr	r3, [pc, #48]	@ (81054e4 <prvInsertBlockIntoFreeList+0xb0>)
 81054b4:	681a      	ldr	r2, [r3, #0]
 81054b6:	687b      	ldr	r3, [r7, #4]
 81054b8:	601a      	str	r2, [r3, #0]
 81054ba:	e003      	b.n	81054c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 81054bc:	68fb      	ldr	r3, [r7, #12]
 81054be:	681a      	ldr	r2, [r3, #0]
 81054c0:	687b      	ldr	r3, [r7, #4]
 81054c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 81054c4:	68fa      	ldr	r2, [r7, #12]
 81054c6:	687b      	ldr	r3, [r7, #4]
 81054c8:	429a      	cmp	r2, r3
 81054ca:	d002      	beq.n	81054d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 81054cc:	68fb      	ldr	r3, [r7, #12]
 81054ce:	687a      	ldr	r2, [r7, #4]
 81054d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 81054d2:	bf00      	nop
 81054d4:	3714      	adds	r7, #20
 81054d6:	46bd      	mov	sp, r7
 81054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81054dc:	4770      	bx	lr
 81054de:	bf00      	nop
 81054e0:	100044c8 	.word	0x100044c8
 81054e4:	100044d0 	.word	0x100044d0

081054e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 81054e8:	b480      	push	{r7}
 81054ea:	b083      	sub	sp, #12
 81054ec:	af00      	add	r7, sp, #0
 81054ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 81054f0:	687b      	ldr	r3, [r7, #4]
 81054f2:	f103 0208 	add.w	r2, r3, #8
 81054f6:	687b      	ldr	r3, [r7, #4]
 81054f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 81054fa:	687b      	ldr	r3, [r7, #4]
 81054fc:	f04f 32ff 	mov.w	r2, #4294967295
 8105500:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8105502:	687b      	ldr	r3, [r7, #4]
 8105504:	f103 0208 	add.w	r2, r3, #8
 8105508:	687b      	ldr	r3, [r7, #4]
 810550a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 810550c:	687b      	ldr	r3, [r7, #4]
 810550e:	f103 0208 	add.w	r2, r3, #8
 8105512:	687b      	ldr	r3, [r7, #4]
 8105514:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8105516:	687b      	ldr	r3, [r7, #4]
 8105518:	2200      	movs	r2, #0
 810551a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 810551c:	bf00      	nop
 810551e:	370c      	adds	r7, #12
 8105520:	46bd      	mov	sp, r7
 8105522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105526:	4770      	bx	lr

08105528 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8105528:	b480      	push	{r7}
 810552a:	b083      	sub	sp, #12
 810552c:	af00      	add	r7, sp, #0
 810552e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8105530:	687b      	ldr	r3, [r7, #4]
 8105532:	2200      	movs	r2, #0
 8105534:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8105536:	bf00      	nop
 8105538:	370c      	adds	r7, #12
 810553a:	46bd      	mov	sp, r7
 810553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105540:	4770      	bx	lr

08105542 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8105542:	b480      	push	{r7}
 8105544:	b085      	sub	sp, #20
 8105546:	af00      	add	r7, sp, #0
 8105548:	6078      	str	r0, [r7, #4]
 810554a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 810554c:	687b      	ldr	r3, [r7, #4]
 810554e:	685b      	ldr	r3, [r3, #4]
 8105550:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8105552:	683b      	ldr	r3, [r7, #0]
 8105554:	68fa      	ldr	r2, [r7, #12]
 8105556:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8105558:	68fb      	ldr	r3, [r7, #12]
 810555a:	689a      	ldr	r2, [r3, #8]
 810555c:	683b      	ldr	r3, [r7, #0]
 810555e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8105560:	68fb      	ldr	r3, [r7, #12]
 8105562:	689b      	ldr	r3, [r3, #8]
 8105564:	683a      	ldr	r2, [r7, #0]
 8105566:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8105568:	68fb      	ldr	r3, [r7, #12]
 810556a:	683a      	ldr	r2, [r7, #0]
 810556c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 810556e:	683b      	ldr	r3, [r7, #0]
 8105570:	687a      	ldr	r2, [r7, #4]
 8105572:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8105574:	687b      	ldr	r3, [r7, #4]
 8105576:	681b      	ldr	r3, [r3, #0]
 8105578:	1c5a      	adds	r2, r3, #1
 810557a:	687b      	ldr	r3, [r7, #4]
 810557c:	601a      	str	r2, [r3, #0]
}
 810557e:	bf00      	nop
 8105580:	3714      	adds	r7, #20
 8105582:	46bd      	mov	sp, r7
 8105584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105588:	4770      	bx	lr

0810558a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 810558a:	b480      	push	{r7}
 810558c:	b085      	sub	sp, #20
 810558e:	af00      	add	r7, sp, #0
 8105590:	6078      	str	r0, [r7, #4]
 8105592:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8105594:	683b      	ldr	r3, [r7, #0]
 8105596:	681b      	ldr	r3, [r3, #0]
 8105598:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 810559a:	68bb      	ldr	r3, [r7, #8]
 810559c:	f1b3 3fff 	cmp.w	r3, #4294967295
 81055a0:	d103      	bne.n	81055aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 81055a2:	687b      	ldr	r3, [r7, #4]
 81055a4:	691b      	ldr	r3, [r3, #16]
 81055a6:	60fb      	str	r3, [r7, #12]
 81055a8:	e00c      	b.n	81055c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 81055aa:	687b      	ldr	r3, [r7, #4]
 81055ac:	3308      	adds	r3, #8
 81055ae:	60fb      	str	r3, [r7, #12]
 81055b0:	e002      	b.n	81055b8 <vListInsert+0x2e>
 81055b2:	68fb      	ldr	r3, [r7, #12]
 81055b4:	685b      	ldr	r3, [r3, #4]
 81055b6:	60fb      	str	r3, [r7, #12]
 81055b8:	68fb      	ldr	r3, [r7, #12]
 81055ba:	685b      	ldr	r3, [r3, #4]
 81055bc:	681b      	ldr	r3, [r3, #0]
 81055be:	68ba      	ldr	r2, [r7, #8]
 81055c0:	429a      	cmp	r2, r3
 81055c2:	d2f6      	bcs.n	81055b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 81055c4:	68fb      	ldr	r3, [r7, #12]
 81055c6:	685a      	ldr	r2, [r3, #4]
 81055c8:	683b      	ldr	r3, [r7, #0]
 81055ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 81055cc:	683b      	ldr	r3, [r7, #0]
 81055ce:	685b      	ldr	r3, [r3, #4]
 81055d0:	683a      	ldr	r2, [r7, #0]
 81055d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 81055d4:	683b      	ldr	r3, [r7, #0]
 81055d6:	68fa      	ldr	r2, [r7, #12]
 81055d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 81055da:	68fb      	ldr	r3, [r7, #12]
 81055dc:	683a      	ldr	r2, [r7, #0]
 81055de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 81055e0:	683b      	ldr	r3, [r7, #0]
 81055e2:	687a      	ldr	r2, [r7, #4]
 81055e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 81055e6:	687b      	ldr	r3, [r7, #4]
 81055e8:	681b      	ldr	r3, [r3, #0]
 81055ea:	1c5a      	adds	r2, r3, #1
 81055ec:	687b      	ldr	r3, [r7, #4]
 81055ee:	601a      	str	r2, [r3, #0]
}
 81055f0:	bf00      	nop
 81055f2:	3714      	adds	r7, #20
 81055f4:	46bd      	mov	sp, r7
 81055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81055fa:	4770      	bx	lr

081055fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 81055fc:	b480      	push	{r7}
 81055fe:	b085      	sub	sp, #20
 8105600:	af00      	add	r7, sp, #0
 8105602:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8105604:	687b      	ldr	r3, [r7, #4]
 8105606:	691b      	ldr	r3, [r3, #16]
 8105608:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 810560a:	687b      	ldr	r3, [r7, #4]
 810560c:	685b      	ldr	r3, [r3, #4]
 810560e:	687a      	ldr	r2, [r7, #4]
 8105610:	6892      	ldr	r2, [r2, #8]
 8105612:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8105614:	687b      	ldr	r3, [r7, #4]
 8105616:	689b      	ldr	r3, [r3, #8]
 8105618:	687a      	ldr	r2, [r7, #4]
 810561a:	6852      	ldr	r2, [r2, #4]
 810561c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 810561e:	68fb      	ldr	r3, [r7, #12]
 8105620:	685b      	ldr	r3, [r3, #4]
 8105622:	687a      	ldr	r2, [r7, #4]
 8105624:	429a      	cmp	r2, r3
 8105626:	d103      	bne.n	8105630 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8105628:	687b      	ldr	r3, [r7, #4]
 810562a:	689a      	ldr	r2, [r3, #8]
 810562c:	68fb      	ldr	r3, [r7, #12]
 810562e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8105630:	687b      	ldr	r3, [r7, #4]
 8105632:	2200      	movs	r2, #0
 8105634:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8105636:	68fb      	ldr	r3, [r7, #12]
 8105638:	681b      	ldr	r3, [r3, #0]
 810563a:	1e5a      	subs	r2, r3, #1
 810563c:	68fb      	ldr	r3, [r7, #12]
 810563e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8105640:	68fb      	ldr	r3, [r7, #12]
 8105642:	681b      	ldr	r3, [r3, #0]
}
 8105644:	4618      	mov	r0, r3
 8105646:	3714      	adds	r7, #20
 8105648:	46bd      	mov	sp, r7
 810564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810564e:	4770      	bx	lr

08105650 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8105650:	b480      	push	{r7}
 8105652:	b085      	sub	sp, #20
 8105654:	af00      	add	r7, sp, #0
 8105656:	60f8      	str	r0, [r7, #12]
 8105658:	60b9      	str	r1, [r7, #8]
 810565a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 810565c:	68fb      	ldr	r3, [r7, #12]
 810565e:	3b04      	subs	r3, #4
 8105660:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8105662:	68fb      	ldr	r3, [r7, #12]
 8105664:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8105668:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 810566a:	68fb      	ldr	r3, [r7, #12]
 810566c:	3b04      	subs	r3, #4
 810566e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8105670:	68bb      	ldr	r3, [r7, #8]
 8105672:	f023 0201 	bic.w	r2, r3, #1
 8105676:	68fb      	ldr	r3, [r7, #12]
 8105678:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 810567a:	68fb      	ldr	r3, [r7, #12]
 810567c:	3b04      	subs	r3, #4
 810567e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8105680:	4a0c      	ldr	r2, [pc, #48]	@ (81056b4 <pxPortInitialiseStack+0x64>)
 8105682:	68fb      	ldr	r3, [r7, #12]
 8105684:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8105686:	68fb      	ldr	r3, [r7, #12]
 8105688:	3b14      	subs	r3, #20
 810568a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 810568c:	687a      	ldr	r2, [r7, #4]
 810568e:	68fb      	ldr	r3, [r7, #12]
 8105690:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8105692:	68fb      	ldr	r3, [r7, #12]
 8105694:	3b04      	subs	r3, #4
 8105696:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8105698:	68fb      	ldr	r3, [r7, #12]
 810569a:	f06f 0202 	mvn.w	r2, #2
 810569e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 81056a0:	68fb      	ldr	r3, [r7, #12]
 81056a2:	3b20      	subs	r3, #32
 81056a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 81056a6:	68fb      	ldr	r3, [r7, #12]
}
 81056a8:	4618      	mov	r0, r3
 81056aa:	3714      	adds	r7, #20
 81056ac:	46bd      	mov	sp, r7
 81056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81056b2:	4770      	bx	lr
 81056b4:	081056b9 	.word	0x081056b9

081056b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 81056b8:	b480      	push	{r7}
 81056ba:	b085      	sub	sp, #20
 81056bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 81056be:	2300      	movs	r3, #0
 81056c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 81056c2:	4b13      	ldr	r3, [pc, #76]	@ (8105710 <prvTaskExitError+0x58>)
 81056c4:	681b      	ldr	r3, [r3, #0]
 81056c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 81056ca:	d00b      	beq.n	81056e4 <prvTaskExitError+0x2c>
	__asm volatile
 81056cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81056d0:	f383 8811 	msr	BASEPRI, r3
 81056d4:	f3bf 8f6f 	isb	sy
 81056d8:	f3bf 8f4f 	dsb	sy
 81056dc:	60fb      	str	r3, [r7, #12]
}
 81056de:	bf00      	nop
 81056e0:	bf00      	nop
 81056e2:	e7fd      	b.n	81056e0 <prvTaskExitError+0x28>
	__asm volatile
 81056e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81056e8:	f383 8811 	msr	BASEPRI, r3
 81056ec:	f3bf 8f6f 	isb	sy
 81056f0:	f3bf 8f4f 	dsb	sy
 81056f4:	60bb      	str	r3, [r7, #8]
}
 81056f6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 81056f8:	bf00      	nop
 81056fa:	687b      	ldr	r3, [r7, #4]
 81056fc:	2b00      	cmp	r3, #0
 81056fe:	d0fc      	beq.n	81056fa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8105700:	bf00      	nop
 8105702:	bf00      	nop
 8105704:	3714      	adds	r7, #20
 8105706:	46bd      	mov	sp, r7
 8105708:	f85d 7b04 	ldr.w	r7, [sp], #4
 810570c:	4770      	bx	lr
 810570e:	bf00      	nop
 8105710:	10000010 	.word	0x10000010
	...

08105720 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8105720:	4b07      	ldr	r3, [pc, #28]	@ (8105740 <pxCurrentTCBConst2>)
 8105722:	6819      	ldr	r1, [r3, #0]
 8105724:	6808      	ldr	r0, [r1, #0]
 8105726:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810572a:	f380 8809 	msr	PSP, r0
 810572e:	f3bf 8f6f 	isb	sy
 8105732:	f04f 0000 	mov.w	r0, #0
 8105736:	f380 8811 	msr	BASEPRI, r0
 810573a:	4770      	bx	lr
 810573c:	f3af 8000 	nop.w

08105740 <pxCurrentTCBConst2>:
 8105740:	10004530 	.word	0x10004530
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8105744:	bf00      	nop
 8105746:	bf00      	nop

08105748 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8105748:	4808      	ldr	r0, [pc, #32]	@ (810576c <prvPortStartFirstTask+0x24>)
 810574a:	6800      	ldr	r0, [r0, #0]
 810574c:	6800      	ldr	r0, [r0, #0]
 810574e:	f380 8808 	msr	MSP, r0
 8105752:	f04f 0000 	mov.w	r0, #0
 8105756:	f380 8814 	msr	CONTROL, r0
 810575a:	b662      	cpsie	i
 810575c:	b661      	cpsie	f
 810575e:	f3bf 8f4f 	dsb	sy
 8105762:	f3bf 8f6f 	isb	sy
 8105766:	df00      	svc	0
 8105768:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 810576a:	bf00      	nop
 810576c:	e000ed08 	.word	0xe000ed08

08105770 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8105770:	b580      	push	{r7, lr}
 8105772:	b086      	sub	sp, #24
 8105774:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8105776:	4b47      	ldr	r3, [pc, #284]	@ (8105894 <xPortStartScheduler+0x124>)
 8105778:	681b      	ldr	r3, [r3, #0]
 810577a:	4a47      	ldr	r2, [pc, #284]	@ (8105898 <xPortStartScheduler+0x128>)
 810577c:	4293      	cmp	r3, r2
 810577e:	d10b      	bne.n	8105798 <xPortStartScheduler+0x28>
	__asm volatile
 8105780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105784:	f383 8811 	msr	BASEPRI, r3
 8105788:	f3bf 8f6f 	isb	sy
 810578c:	f3bf 8f4f 	dsb	sy
 8105790:	60fb      	str	r3, [r7, #12]
}
 8105792:	bf00      	nop
 8105794:	bf00      	nop
 8105796:	e7fd      	b.n	8105794 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8105798:	4b3e      	ldr	r3, [pc, #248]	@ (8105894 <xPortStartScheduler+0x124>)
 810579a:	681b      	ldr	r3, [r3, #0]
 810579c:	4a3f      	ldr	r2, [pc, #252]	@ (810589c <xPortStartScheduler+0x12c>)
 810579e:	4293      	cmp	r3, r2
 81057a0:	d10b      	bne.n	81057ba <xPortStartScheduler+0x4a>
	__asm volatile
 81057a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81057a6:	f383 8811 	msr	BASEPRI, r3
 81057aa:	f3bf 8f6f 	isb	sy
 81057ae:	f3bf 8f4f 	dsb	sy
 81057b2:	613b      	str	r3, [r7, #16]
}
 81057b4:	bf00      	nop
 81057b6:	bf00      	nop
 81057b8:	e7fd      	b.n	81057b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 81057ba:	4b39      	ldr	r3, [pc, #228]	@ (81058a0 <xPortStartScheduler+0x130>)
 81057bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 81057be:	697b      	ldr	r3, [r7, #20]
 81057c0:	781b      	ldrb	r3, [r3, #0]
 81057c2:	b2db      	uxtb	r3, r3
 81057c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 81057c6:	697b      	ldr	r3, [r7, #20]
 81057c8:	22ff      	movs	r2, #255	@ 0xff
 81057ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 81057cc:	697b      	ldr	r3, [r7, #20]
 81057ce:	781b      	ldrb	r3, [r3, #0]
 81057d0:	b2db      	uxtb	r3, r3
 81057d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 81057d4:	78fb      	ldrb	r3, [r7, #3]
 81057d6:	b2db      	uxtb	r3, r3
 81057d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 81057dc:	b2da      	uxtb	r2, r3
 81057de:	4b31      	ldr	r3, [pc, #196]	@ (81058a4 <xPortStartScheduler+0x134>)
 81057e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 81057e2:	4b31      	ldr	r3, [pc, #196]	@ (81058a8 <xPortStartScheduler+0x138>)
 81057e4:	2207      	movs	r2, #7
 81057e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81057e8:	e009      	b.n	81057fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 81057ea:	4b2f      	ldr	r3, [pc, #188]	@ (81058a8 <xPortStartScheduler+0x138>)
 81057ec:	681b      	ldr	r3, [r3, #0]
 81057ee:	3b01      	subs	r3, #1
 81057f0:	4a2d      	ldr	r2, [pc, #180]	@ (81058a8 <xPortStartScheduler+0x138>)
 81057f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 81057f4:	78fb      	ldrb	r3, [r7, #3]
 81057f6:	b2db      	uxtb	r3, r3
 81057f8:	005b      	lsls	r3, r3, #1
 81057fa:	b2db      	uxtb	r3, r3
 81057fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81057fe:	78fb      	ldrb	r3, [r7, #3]
 8105800:	b2db      	uxtb	r3, r3
 8105802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8105806:	2b80      	cmp	r3, #128	@ 0x80
 8105808:	d0ef      	beq.n	81057ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 810580a:	4b27      	ldr	r3, [pc, #156]	@ (81058a8 <xPortStartScheduler+0x138>)
 810580c:	681b      	ldr	r3, [r3, #0]
 810580e:	f1c3 0307 	rsb	r3, r3, #7
 8105812:	2b04      	cmp	r3, #4
 8105814:	d00b      	beq.n	810582e <xPortStartScheduler+0xbe>
	__asm volatile
 8105816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810581a:	f383 8811 	msr	BASEPRI, r3
 810581e:	f3bf 8f6f 	isb	sy
 8105822:	f3bf 8f4f 	dsb	sy
 8105826:	60bb      	str	r3, [r7, #8]
}
 8105828:	bf00      	nop
 810582a:	bf00      	nop
 810582c:	e7fd      	b.n	810582a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 810582e:	4b1e      	ldr	r3, [pc, #120]	@ (81058a8 <xPortStartScheduler+0x138>)
 8105830:	681b      	ldr	r3, [r3, #0]
 8105832:	021b      	lsls	r3, r3, #8
 8105834:	4a1c      	ldr	r2, [pc, #112]	@ (81058a8 <xPortStartScheduler+0x138>)
 8105836:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8105838:	4b1b      	ldr	r3, [pc, #108]	@ (81058a8 <xPortStartScheduler+0x138>)
 810583a:	681b      	ldr	r3, [r3, #0]
 810583c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8105840:	4a19      	ldr	r2, [pc, #100]	@ (81058a8 <xPortStartScheduler+0x138>)
 8105842:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8105844:	687b      	ldr	r3, [r7, #4]
 8105846:	b2da      	uxtb	r2, r3
 8105848:	697b      	ldr	r3, [r7, #20]
 810584a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 810584c:	4b17      	ldr	r3, [pc, #92]	@ (81058ac <xPortStartScheduler+0x13c>)
 810584e:	681b      	ldr	r3, [r3, #0]
 8105850:	4a16      	ldr	r2, [pc, #88]	@ (81058ac <xPortStartScheduler+0x13c>)
 8105852:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8105856:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8105858:	4b14      	ldr	r3, [pc, #80]	@ (81058ac <xPortStartScheduler+0x13c>)
 810585a:	681b      	ldr	r3, [r3, #0]
 810585c:	4a13      	ldr	r2, [pc, #76]	@ (81058ac <xPortStartScheduler+0x13c>)
 810585e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8105862:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8105864:	f000 f8da 	bl	8105a1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8105868:	4b11      	ldr	r3, [pc, #68]	@ (81058b0 <xPortStartScheduler+0x140>)
 810586a:	2200      	movs	r2, #0
 810586c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 810586e:	f000 f8f9 	bl	8105a64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8105872:	4b10      	ldr	r3, [pc, #64]	@ (81058b4 <xPortStartScheduler+0x144>)
 8105874:	681b      	ldr	r3, [r3, #0]
 8105876:	4a0f      	ldr	r2, [pc, #60]	@ (81058b4 <xPortStartScheduler+0x144>)
 8105878:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 810587c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 810587e:	f7ff ff63 	bl	8105748 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8105882:	f001 fc2b 	bl	81070dc <vTaskSwitchContext>
	prvTaskExitError();
 8105886:	f7ff ff17 	bl	81056b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 810588a:	2300      	movs	r3, #0
}
 810588c:	4618      	mov	r0, r3
 810588e:	3718      	adds	r7, #24
 8105890:	46bd      	mov	sp, r7
 8105892:	bd80      	pop	{r7, pc}
 8105894:	e000ed00 	.word	0xe000ed00
 8105898:	410fc271 	.word	0x410fc271
 810589c:	410fc270 	.word	0x410fc270
 81058a0:	e000e400 	.word	0xe000e400
 81058a4:	100044e8 	.word	0x100044e8
 81058a8:	100044ec 	.word	0x100044ec
 81058ac:	e000ed20 	.word	0xe000ed20
 81058b0:	10000010 	.word	0x10000010
 81058b4:	e000ef34 	.word	0xe000ef34

081058b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 81058b8:	b480      	push	{r7}
 81058ba:	b083      	sub	sp, #12
 81058bc:	af00      	add	r7, sp, #0
	__asm volatile
 81058be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81058c2:	f383 8811 	msr	BASEPRI, r3
 81058c6:	f3bf 8f6f 	isb	sy
 81058ca:	f3bf 8f4f 	dsb	sy
 81058ce:	607b      	str	r3, [r7, #4]
}
 81058d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 81058d2:	4b10      	ldr	r3, [pc, #64]	@ (8105914 <vPortEnterCritical+0x5c>)
 81058d4:	681b      	ldr	r3, [r3, #0]
 81058d6:	3301      	adds	r3, #1
 81058d8:	4a0e      	ldr	r2, [pc, #56]	@ (8105914 <vPortEnterCritical+0x5c>)
 81058da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 81058dc:	4b0d      	ldr	r3, [pc, #52]	@ (8105914 <vPortEnterCritical+0x5c>)
 81058de:	681b      	ldr	r3, [r3, #0]
 81058e0:	2b01      	cmp	r3, #1
 81058e2:	d110      	bne.n	8105906 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 81058e4:	4b0c      	ldr	r3, [pc, #48]	@ (8105918 <vPortEnterCritical+0x60>)
 81058e6:	681b      	ldr	r3, [r3, #0]
 81058e8:	b2db      	uxtb	r3, r3
 81058ea:	2b00      	cmp	r3, #0
 81058ec:	d00b      	beq.n	8105906 <vPortEnterCritical+0x4e>
	__asm volatile
 81058ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81058f2:	f383 8811 	msr	BASEPRI, r3
 81058f6:	f3bf 8f6f 	isb	sy
 81058fa:	f3bf 8f4f 	dsb	sy
 81058fe:	603b      	str	r3, [r7, #0]
}
 8105900:	bf00      	nop
 8105902:	bf00      	nop
 8105904:	e7fd      	b.n	8105902 <vPortEnterCritical+0x4a>
	}
}
 8105906:	bf00      	nop
 8105908:	370c      	adds	r7, #12
 810590a:	46bd      	mov	sp, r7
 810590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105910:	4770      	bx	lr
 8105912:	bf00      	nop
 8105914:	10000010 	.word	0x10000010
 8105918:	e000ed04 	.word	0xe000ed04

0810591c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 810591c:	b480      	push	{r7}
 810591e:	b083      	sub	sp, #12
 8105920:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8105922:	4b12      	ldr	r3, [pc, #72]	@ (810596c <vPortExitCritical+0x50>)
 8105924:	681b      	ldr	r3, [r3, #0]
 8105926:	2b00      	cmp	r3, #0
 8105928:	d10b      	bne.n	8105942 <vPortExitCritical+0x26>
	__asm volatile
 810592a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810592e:	f383 8811 	msr	BASEPRI, r3
 8105932:	f3bf 8f6f 	isb	sy
 8105936:	f3bf 8f4f 	dsb	sy
 810593a:	607b      	str	r3, [r7, #4]
}
 810593c:	bf00      	nop
 810593e:	bf00      	nop
 8105940:	e7fd      	b.n	810593e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8105942:	4b0a      	ldr	r3, [pc, #40]	@ (810596c <vPortExitCritical+0x50>)
 8105944:	681b      	ldr	r3, [r3, #0]
 8105946:	3b01      	subs	r3, #1
 8105948:	4a08      	ldr	r2, [pc, #32]	@ (810596c <vPortExitCritical+0x50>)
 810594a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 810594c:	4b07      	ldr	r3, [pc, #28]	@ (810596c <vPortExitCritical+0x50>)
 810594e:	681b      	ldr	r3, [r3, #0]
 8105950:	2b00      	cmp	r3, #0
 8105952:	d105      	bne.n	8105960 <vPortExitCritical+0x44>
 8105954:	2300      	movs	r3, #0
 8105956:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8105958:	683b      	ldr	r3, [r7, #0]
 810595a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 810595e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8105960:	bf00      	nop
 8105962:	370c      	adds	r7, #12
 8105964:	46bd      	mov	sp, r7
 8105966:	f85d 7b04 	ldr.w	r7, [sp], #4
 810596a:	4770      	bx	lr
 810596c:	10000010 	.word	0x10000010

08105970 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8105970:	f3ef 8009 	mrs	r0, PSP
 8105974:	f3bf 8f6f 	isb	sy
 8105978:	4b15      	ldr	r3, [pc, #84]	@ (81059d0 <pxCurrentTCBConst>)
 810597a:	681a      	ldr	r2, [r3, #0]
 810597c:	f01e 0f10 	tst.w	lr, #16
 8105980:	bf08      	it	eq
 8105982:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8105986:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810598a:	6010      	str	r0, [r2, #0]
 810598c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8105990:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8105994:	f380 8811 	msr	BASEPRI, r0
 8105998:	f3bf 8f4f 	dsb	sy
 810599c:	f3bf 8f6f 	isb	sy
 81059a0:	f001 fb9c 	bl	81070dc <vTaskSwitchContext>
 81059a4:	f04f 0000 	mov.w	r0, #0
 81059a8:	f380 8811 	msr	BASEPRI, r0
 81059ac:	bc09      	pop	{r0, r3}
 81059ae:	6819      	ldr	r1, [r3, #0]
 81059b0:	6808      	ldr	r0, [r1, #0]
 81059b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81059b6:	f01e 0f10 	tst.w	lr, #16
 81059ba:	bf08      	it	eq
 81059bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 81059c0:	f380 8809 	msr	PSP, r0
 81059c4:	f3bf 8f6f 	isb	sy
 81059c8:	4770      	bx	lr
 81059ca:	bf00      	nop
 81059cc:	f3af 8000 	nop.w

081059d0 <pxCurrentTCBConst>:
 81059d0:	10004530 	.word	0x10004530
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 81059d4:	bf00      	nop
 81059d6:	bf00      	nop

081059d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 81059d8:	b580      	push	{r7, lr}
 81059da:	b082      	sub	sp, #8
 81059dc:	af00      	add	r7, sp, #0
	__asm volatile
 81059de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81059e2:	f383 8811 	msr	BASEPRI, r3
 81059e6:	f3bf 8f6f 	isb	sy
 81059ea:	f3bf 8f4f 	dsb	sy
 81059ee:	607b      	str	r3, [r7, #4]
}
 81059f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 81059f2:	f001 fab9 	bl	8106f68 <xTaskIncrementTick>
 81059f6:	4603      	mov	r3, r0
 81059f8:	2b00      	cmp	r3, #0
 81059fa:	d003      	beq.n	8105a04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 81059fc:	4b06      	ldr	r3, [pc, #24]	@ (8105a18 <xPortSysTickHandler+0x40>)
 81059fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8105a02:	601a      	str	r2, [r3, #0]
 8105a04:	2300      	movs	r3, #0
 8105a06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8105a08:	683b      	ldr	r3, [r7, #0]
 8105a0a:	f383 8811 	msr	BASEPRI, r3
}
 8105a0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8105a10:	bf00      	nop
 8105a12:	3708      	adds	r7, #8
 8105a14:	46bd      	mov	sp, r7
 8105a16:	bd80      	pop	{r7, pc}
 8105a18:	e000ed04 	.word	0xe000ed04

08105a1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8105a1c:	b480      	push	{r7}
 8105a1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8105a20:	4b0b      	ldr	r3, [pc, #44]	@ (8105a50 <vPortSetupTimerInterrupt+0x34>)
 8105a22:	2200      	movs	r2, #0
 8105a24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8105a26:	4b0b      	ldr	r3, [pc, #44]	@ (8105a54 <vPortSetupTimerInterrupt+0x38>)
 8105a28:	2200      	movs	r2, #0
 8105a2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8105a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8105a58 <vPortSetupTimerInterrupt+0x3c>)
 8105a2e:	681b      	ldr	r3, [r3, #0]
 8105a30:	4a0a      	ldr	r2, [pc, #40]	@ (8105a5c <vPortSetupTimerInterrupt+0x40>)
 8105a32:	fba2 2303 	umull	r2, r3, r2, r3
 8105a36:	099b      	lsrs	r3, r3, #6
 8105a38:	4a09      	ldr	r2, [pc, #36]	@ (8105a60 <vPortSetupTimerInterrupt+0x44>)
 8105a3a:	3b01      	subs	r3, #1
 8105a3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8105a3e:	4b04      	ldr	r3, [pc, #16]	@ (8105a50 <vPortSetupTimerInterrupt+0x34>)
 8105a40:	2207      	movs	r2, #7
 8105a42:	601a      	str	r2, [r3, #0]
}
 8105a44:	bf00      	nop
 8105a46:	46bd      	mov	sp, r7
 8105a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105a4c:	4770      	bx	lr
 8105a4e:	bf00      	nop
 8105a50:	e000e010 	.word	0xe000e010
 8105a54:	e000e018 	.word	0xe000e018
 8105a58:	10000004 	.word	0x10000004
 8105a5c:	10624dd3 	.word	0x10624dd3
 8105a60:	e000e014 	.word	0xe000e014

08105a64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8105a64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8105a74 <vPortEnableVFP+0x10>
 8105a68:	6801      	ldr	r1, [r0, #0]
 8105a6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8105a6e:	6001      	str	r1, [r0, #0]
 8105a70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8105a72:	bf00      	nop
 8105a74:	e000ed88 	.word	0xe000ed88

08105a78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8105a78:	b480      	push	{r7}
 8105a7a:	b085      	sub	sp, #20
 8105a7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8105a7e:	f3ef 8305 	mrs	r3, IPSR
 8105a82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8105a84:	68fb      	ldr	r3, [r7, #12]
 8105a86:	2b0f      	cmp	r3, #15
 8105a88:	d915      	bls.n	8105ab6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8105a8a:	4a18      	ldr	r2, [pc, #96]	@ (8105aec <vPortValidateInterruptPriority+0x74>)
 8105a8c:	68fb      	ldr	r3, [r7, #12]
 8105a8e:	4413      	add	r3, r2
 8105a90:	781b      	ldrb	r3, [r3, #0]
 8105a92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8105a94:	4b16      	ldr	r3, [pc, #88]	@ (8105af0 <vPortValidateInterruptPriority+0x78>)
 8105a96:	781b      	ldrb	r3, [r3, #0]
 8105a98:	7afa      	ldrb	r2, [r7, #11]
 8105a9a:	429a      	cmp	r2, r3
 8105a9c:	d20b      	bcs.n	8105ab6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8105a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105aa2:	f383 8811 	msr	BASEPRI, r3
 8105aa6:	f3bf 8f6f 	isb	sy
 8105aaa:	f3bf 8f4f 	dsb	sy
 8105aae:	607b      	str	r3, [r7, #4]
}
 8105ab0:	bf00      	nop
 8105ab2:	bf00      	nop
 8105ab4:	e7fd      	b.n	8105ab2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8105ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8105af4 <vPortValidateInterruptPriority+0x7c>)
 8105ab8:	681b      	ldr	r3, [r3, #0]
 8105aba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8105abe:	4b0e      	ldr	r3, [pc, #56]	@ (8105af8 <vPortValidateInterruptPriority+0x80>)
 8105ac0:	681b      	ldr	r3, [r3, #0]
 8105ac2:	429a      	cmp	r2, r3
 8105ac4:	d90b      	bls.n	8105ade <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8105ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105aca:	f383 8811 	msr	BASEPRI, r3
 8105ace:	f3bf 8f6f 	isb	sy
 8105ad2:	f3bf 8f4f 	dsb	sy
 8105ad6:	603b      	str	r3, [r7, #0]
}
 8105ad8:	bf00      	nop
 8105ada:	bf00      	nop
 8105adc:	e7fd      	b.n	8105ada <vPortValidateInterruptPriority+0x62>
	}
 8105ade:	bf00      	nop
 8105ae0:	3714      	adds	r7, #20
 8105ae2:	46bd      	mov	sp, r7
 8105ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105ae8:	4770      	bx	lr
 8105aea:	bf00      	nop
 8105aec:	e000e3f0 	.word	0xe000e3f0
 8105af0:	100044e8 	.word	0x100044e8
 8105af4:	e000ed0c 	.word	0xe000ed0c
 8105af8:	100044ec 	.word	0x100044ec

08105afc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8105afc:	b580      	push	{r7, lr}
 8105afe:	b084      	sub	sp, #16
 8105b00:	af00      	add	r7, sp, #0
 8105b02:	6078      	str	r0, [r7, #4]
 8105b04:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8105b06:	687b      	ldr	r3, [r7, #4]
 8105b08:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8105b0a:	68fb      	ldr	r3, [r7, #12]
 8105b0c:	2b00      	cmp	r3, #0
 8105b0e:	d10b      	bne.n	8105b28 <xQueueGenericReset+0x2c>
	__asm volatile
 8105b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105b14:	f383 8811 	msr	BASEPRI, r3
 8105b18:	f3bf 8f6f 	isb	sy
 8105b1c:	f3bf 8f4f 	dsb	sy
 8105b20:	60bb      	str	r3, [r7, #8]
}
 8105b22:	bf00      	nop
 8105b24:	bf00      	nop
 8105b26:	e7fd      	b.n	8105b24 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8105b28:	f7ff fec6 	bl	81058b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8105b2c:	68fb      	ldr	r3, [r7, #12]
 8105b2e:	681a      	ldr	r2, [r3, #0]
 8105b30:	68fb      	ldr	r3, [r7, #12]
 8105b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8105b34:	68f9      	ldr	r1, [r7, #12]
 8105b36:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8105b38:	fb01 f303 	mul.w	r3, r1, r3
 8105b3c:	441a      	add	r2, r3
 8105b3e:	68fb      	ldr	r3, [r7, #12]
 8105b40:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8105b42:	68fb      	ldr	r3, [r7, #12]
 8105b44:	2200      	movs	r2, #0
 8105b46:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8105b48:	68fb      	ldr	r3, [r7, #12]
 8105b4a:	681a      	ldr	r2, [r3, #0]
 8105b4c:	68fb      	ldr	r3, [r7, #12]
 8105b4e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8105b50:	68fb      	ldr	r3, [r7, #12]
 8105b52:	681a      	ldr	r2, [r3, #0]
 8105b54:	68fb      	ldr	r3, [r7, #12]
 8105b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8105b58:	3b01      	subs	r3, #1
 8105b5a:	68f9      	ldr	r1, [r7, #12]
 8105b5c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8105b5e:	fb01 f303 	mul.w	r3, r1, r3
 8105b62:	441a      	add	r2, r3
 8105b64:	68fb      	ldr	r3, [r7, #12]
 8105b66:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8105b68:	68fb      	ldr	r3, [r7, #12]
 8105b6a:	22ff      	movs	r2, #255	@ 0xff
 8105b6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8105b70:	68fb      	ldr	r3, [r7, #12]
 8105b72:	22ff      	movs	r2, #255	@ 0xff
 8105b74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8105b78:	683b      	ldr	r3, [r7, #0]
 8105b7a:	2b00      	cmp	r3, #0
 8105b7c:	d114      	bne.n	8105ba8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8105b7e:	68fb      	ldr	r3, [r7, #12]
 8105b80:	691b      	ldr	r3, [r3, #16]
 8105b82:	2b00      	cmp	r3, #0
 8105b84:	d01a      	beq.n	8105bbc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8105b86:	68fb      	ldr	r3, [r7, #12]
 8105b88:	3310      	adds	r3, #16
 8105b8a:	4618      	mov	r0, r3
 8105b8c:	f001 fb5e 	bl	810724c <xTaskRemoveFromEventList>
 8105b90:	4603      	mov	r3, r0
 8105b92:	2b00      	cmp	r3, #0
 8105b94:	d012      	beq.n	8105bbc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8105b96:	4b0d      	ldr	r3, [pc, #52]	@ (8105bcc <xQueueGenericReset+0xd0>)
 8105b98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8105b9c:	601a      	str	r2, [r3, #0]
 8105b9e:	f3bf 8f4f 	dsb	sy
 8105ba2:	f3bf 8f6f 	isb	sy
 8105ba6:	e009      	b.n	8105bbc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8105ba8:	68fb      	ldr	r3, [r7, #12]
 8105baa:	3310      	adds	r3, #16
 8105bac:	4618      	mov	r0, r3
 8105bae:	f7ff fc9b 	bl	81054e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8105bb2:	68fb      	ldr	r3, [r7, #12]
 8105bb4:	3324      	adds	r3, #36	@ 0x24
 8105bb6:	4618      	mov	r0, r3
 8105bb8:	f7ff fc96 	bl	81054e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8105bbc:	f7ff feae 	bl	810591c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8105bc0:	2301      	movs	r3, #1
}
 8105bc2:	4618      	mov	r0, r3
 8105bc4:	3710      	adds	r7, #16
 8105bc6:	46bd      	mov	sp, r7
 8105bc8:	bd80      	pop	{r7, pc}
 8105bca:	bf00      	nop
 8105bcc:	e000ed04 	.word	0xe000ed04

08105bd0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8105bd0:	b580      	push	{r7, lr}
 8105bd2:	b08e      	sub	sp, #56	@ 0x38
 8105bd4:	af02      	add	r7, sp, #8
 8105bd6:	60f8      	str	r0, [r7, #12]
 8105bd8:	60b9      	str	r1, [r7, #8]
 8105bda:	607a      	str	r2, [r7, #4]
 8105bdc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8105bde:	68fb      	ldr	r3, [r7, #12]
 8105be0:	2b00      	cmp	r3, #0
 8105be2:	d10b      	bne.n	8105bfc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8105be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105be8:	f383 8811 	msr	BASEPRI, r3
 8105bec:	f3bf 8f6f 	isb	sy
 8105bf0:	f3bf 8f4f 	dsb	sy
 8105bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8105bf6:	bf00      	nop
 8105bf8:	bf00      	nop
 8105bfa:	e7fd      	b.n	8105bf8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8105bfc:	683b      	ldr	r3, [r7, #0]
 8105bfe:	2b00      	cmp	r3, #0
 8105c00:	d10b      	bne.n	8105c1a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8105c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105c06:	f383 8811 	msr	BASEPRI, r3
 8105c0a:	f3bf 8f6f 	isb	sy
 8105c0e:	f3bf 8f4f 	dsb	sy
 8105c12:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8105c14:	bf00      	nop
 8105c16:	bf00      	nop
 8105c18:	e7fd      	b.n	8105c16 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8105c1a:	687b      	ldr	r3, [r7, #4]
 8105c1c:	2b00      	cmp	r3, #0
 8105c1e:	d002      	beq.n	8105c26 <xQueueGenericCreateStatic+0x56>
 8105c20:	68bb      	ldr	r3, [r7, #8]
 8105c22:	2b00      	cmp	r3, #0
 8105c24:	d001      	beq.n	8105c2a <xQueueGenericCreateStatic+0x5a>
 8105c26:	2301      	movs	r3, #1
 8105c28:	e000      	b.n	8105c2c <xQueueGenericCreateStatic+0x5c>
 8105c2a:	2300      	movs	r3, #0
 8105c2c:	2b00      	cmp	r3, #0
 8105c2e:	d10b      	bne.n	8105c48 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8105c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105c34:	f383 8811 	msr	BASEPRI, r3
 8105c38:	f3bf 8f6f 	isb	sy
 8105c3c:	f3bf 8f4f 	dsb	sy
 8105c40:	623b      	str	r3, [r7, #32]
}
 8105c42:	bf00      	nop
 8105c44:	bf00      	nop
 8105c46:	e7fd      	b.n	8105c44 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8105c48:	687b      	ldr	r3, [r7, #4]
 8105c4a:	2b00      	cmp	r3, #0
 8105c4c:	d102      	bne.n	8105c54 <xQueueGenericCreateStatic+0x84>
 8105c4e:	68bb      	ldr	r3, [r7, #8]
 8105c50:	2b00      	cmp	r3, #0
 8105c52:	d101      	bne.n	8105c58 <xQueueGenericCreateStatic+0x88>
 8105c54:	2301      	movs	r3, #1
 8105c56:	e000      	b.n	8105c5a <xQueueGenericCreateStatic+0x8a>
 8105c58:	2300      	movs	r3, #0
 8105c5a:	2b00      	cmp	r3, #0
 8105c5c:	d10b      	bne.n	8105c76 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8105c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105c62:	f383 8811 	msr	BASEPRI, r3
 8105c66:	f3bf 8f6f 	isb	sy
 8105c6a:	f3bf 8f4f 	dsb	sy
 8105c6e:	61fb      	str	r3, [r7, #28]
}
 8105c70:	bf00      	nop
 8105c72:	bf00      	nop
 8105c74:	e7fd      	b.n	8105c72 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8105c76:	2350      	movs	r3, #80	@ 0x50
 8105c78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8105c7a:	697b      	ldr	r3, [r7, #20]
 8105c7c:	2b50      	cmp	r3, #80	@ 0x50
 8105c7e:	d00b      	beq.n	8105c98 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8105c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105c84:	f383 8811 	msr	BASEPRI, r3
 8105c88:	f3bf 8f6f 	isb	sy
 8105c8c:	f3bf 8f4f 	dsb	sy
 8105c90:	61bb      	str	r3, [r7, #24]
}
 8105c92:	bf00      	nop
 8105c94:	bf00      	nop
 8105c96:	e7fd      	b.n	8105c94 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8105c98:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8105c9a:	683b      	ldr	r3, [r7, #0]
 8105c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8105c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8105ca0:	2b00      	cmp	r3, #0
 8105ca2:	d00d      	beq.n	8105cc0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8105ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8105ca6:	2201      	movs	r2, #1
 8105ca8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8105cac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8105cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8105cb2:	9300      	str	r3, [sp, #0]
 8105cb4:	4613      	mov	r3, r2
 8105cb6:	687a      	ldr	r2, [r7, #4]
 8105cb8:	68b9      	ldr	r1, [r7, #8]
 8105cba:	68f8      	ldr	r0, [r7, #12]
 8105cbc:	f000 f840 	bl	8105d40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8105cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8105cc2:	4618      	mov	r0, r3
 8105cc4:	3730      	adds	r7, #48	@ 0x30
 8105cc6:	46bd      	mov	sp, r7
 8105cc8:	bd80      	pop	{r7, pc}

08105cca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8105cca:	b580      	push	{r7, lr}
 8105ccc:	b08a      	sub	sp, #40	@ 0x28
 8105cce:	af02      	add	r7, sp, #8
 8105cd0:	60f8      	str	r0, [r7, #12]
 8105cd2:	60b9      	str	r1, [r7, #8]
 8105cd4:	4613      	mov	r3, r2
 8105cd6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8105cd8:	68fb      	ldr	r3, [r7, #12]
 8105cda:	2b00      	cmp	r3, #0
 8105cdc:	d10b      	bne.n	8105cf6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8105cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105ce2:	f383 8811 	msr	BASEPRI, r3
 8105ce6:	f3bf 8f6f 	isb	sy
 8105cea:	f3bf 8f4f 	dsb	sy
 8105cee:	613b      	str	r3, [r7, #16]
}
 8105cf0:	bf00      	nop
 8105cf2:	bf00      	nop
 8105cf4:	e7fd      	b.n	8105cf2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8105cf6:	68fb      	ldr	r3, [r7, #12]
 8105cf8:	68ba      	ldr	r2, [r7, #8]
 8105cfa:	fb02 f303 	mul.w	r3, r2, r3
 8105cfe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8105d00:	69fb      	ldr	r3, [r7, #28]
 8105d02:	3350      	adds	r3, #80	@ 0x50
 8105d04:	4618      	mov	r0, r3
 8105d06:	f7ff fa01 	bl	810510c <pvPortMalloc>
 8105d0a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8105d0c:	69bb      	ldr	r3, [r7, #24]
 8105d0e:	2b00      	cmp	r3, #0
 8105d10:	d011      	beq.n	8105d36 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8105d12:	69bb      	ldr	r3, [r7, #24]
 8105d14:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8105d16:	697b      	ldr	r3, [r7, #20]
 8105d18:	3350      	adds	r3, #80	@ 0x50
 8105d1a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8105d1c:	69bb      	ldr	r3, [r7, #24]
 8105d1e:	2200      	movs	r2, #0
 8105d20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8105d24:	79fa      	ldrb	r2, [r7, #7]
 8105d26:	69bb      	ldr	r3, [r7, #24]
 8105d28:	9300      	str	r3, [sp, #0]
 8105d2a:	4613      	mov	r3, r2
 8105d2c:	697a      	ldr	r2, [r7, #20]
 8105d2e:	68b9      	ldr	r1, [r7, #8]
 8105d30:	68f8      	ldr	r0, [r7, #12]
 8105d32:	f000 f805 	bl	8105d40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8105d36:	69bb      	ldr	r3, [r7, #24]
	}
 8105d38:	4618      	mov	r0, r3
 8105d3a:	3720      	adds	r7, #32
 8105d3c:	46bd      	mov	sp, r7
 8105d3e:	bd80      	pop	{r7, pc}

08105d40 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8105d40:	b580      	push	{r7, lr}
 8105d42:	b084      	sub	sp, #16
 8105d44:	af00      	add	r7, sp, #0
 8105d46:	60f8      	str	r0, [r7, #12]
 8105d48:	60b9      	str	r1, [r7, #8]
 8105d4a:	607a      	str	r2, [r7, #4]
 8105d4c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8105d4e:	68bb      	ldr	r3, [r7, #8]
 8105d50:	2b00      	cmp	r3, #0
 8105d52:	d103      	bne.n	8105d5c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8105d54:	69bb      	ldr	r3, [r7, #24]
 8105d56:	69ba      	ldr	r2, [r7, #24]
 8105d58:	601a      	str	r2, [r3, #0]
 8105d5a:	e002      	b.n	8105d62 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8105d5c:	69bb      	ldr	r3, [r7, #24]
 8105d5e:	687a      	ldr	r2, [r7, #4]
 8105d60:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8105d62:	69bb      	ldr	r3, [r7, #24]
 8105d64:	68fa      	ldr	r2, [r7, #12]
 8105d66:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8105d68:	69bb      	ldr	r3, [r7, #24]
 8105d6a:	68ba      	ldr	r2, [r7, #8]
 8105d6c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8105d6e:	2101      	movs	r1, #1
 8105d70:	69b8      	ldr	r0, [r7, #24]
 8105d72:	f7ff fec3 	bl	8105afc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8105d76:	69bb      	ldr	r3, [r7, #24]
 8105d78:	78fa      	ldrb	r2, [r7, #3]
 8105d7a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8105d7e:	bf00      	nop
 8105d80:	3710      	adds	r7, #16
 8105d82:	46bd      	mov	sp, r7
 8105d84:	bd80      	pop	{r7, pc}

08105d86 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8105d86:	b580      	push	{r7, lr}
 8105d88:	b082      	sub	sp, #8
 8105d8a:	af00      	add	r7, sp, #0
 8105d8c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8105d8e:	687b      	ldr	r3, [r7, #4]
 8105d90:	2b00      	cmp	r3, #0
 8105d92:	d00e      	beq.n	8105db2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8105d94:	687b      	ldr	r3, [r7, #4]
 8105d96:	2200      	movs	r2, #0
 8105d98:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8105d9a:	687b      	ldr	r3, [r7, #4]
 8105d9c:	2200      	movs	r2, #0
 8105d9e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8105da0:	687b      	ldr	r3, [r7, #4]
 8105da2:	2200      	movs	r2, #0
 8105da4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8105da6:	2300      	movs	r3, #0
 8105da8:	2200      	movs	r2, #0
 8105daa:	2100      	movs	r1, #0
 8105dac:	6878      	ldr	r0, [r7, #4]
 8105dae:	f000 f8a3 	bl	8105ef8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8105db2:	bf00      	nop
 8105db4:	3708      	adds	r7, #8
 8105db6:	46bd      	mov	sp, r7
 8105db8:	bd80      	pop	{r7, pc}

08105dba <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8105dba:	b580      	push	{r7, lr}
 8105dbc:	b086      	sub	sp, #24
 8105dbe:	af00      	add	r7, sp, #0
 8105dc0:	4603      	mov	r3, r0
 8105dc2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8105dc4:	2301      	movs	r3, #1
 8105dc6:	617b      	str	r3, [r7, #20]
 8105dc8:	2300      	movs	r3, #0
 8105dca:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8105dcc:	79fb      	ldrb	r3, [r7, #7]
 8105dce:	461a      	mov	r2, r3
 8105dd0:	6939      	ldr	r1, [r7, #16]
 8105dd2:	6978      	ldr	r0, [r7, #20]
 8105dd4:	f7ff ff79 	bl	8105cca <xQueueGenericCreate>
 8105dd8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8105dda:	68f8      	ldr	r0, [r7, #12]
 8105ddc:	f7ff ffd3 	bl	8105d86 <prvInitialiseMutex>

		return xNewQueue;
 8105de0:	68fb      	ldr	r3, [r7, #12]
	}
 8105de2:	4618      	mov	r0, r3
 8105de4:	3718      	adds	r7, #24
 8105de6:	46bd      	mov	sp, r7
 8105de8:	bd80      	pop	{r7, pc}

08105dea <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8105dea:	b580      	push	{r7, lr}
 8105dec:	b088      	sub	sp, #32
 8105dee:	af02      	add	r7, sp, #8
 8105df0:	4603      	mov	r3, r0
 8105df2:	6039      	str	r1, [r7, #0]
 8105df4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8105df6:	2301      	movs	r3, #1
 8105df8:	617b      	str	r3, [r7, #20]
 8105dfa:	2300      	movs	r3, #0
 8105dfc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8105dfe:	79fb      	ldrb	r3, [r7, #7]
 8105e00:	9300      	str	r3, [sp, #0]
 8105e02:	683b      	ldr	r3, [r7, #0]
 8105e04:	2200      	movs	r2, #0
 8105e06:	6939      	ldr	r1, [r7, #16]
 8105e08:	6978      	ldr	r0, [r7, #20]
 8105e0a:	f7ff fee1 	bl	8105bd0 <xQueueGenericCreateStatic>
 8105e0e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8105e10:	68f8      	ldr	r0, [r7, #12]
 8105e12:	f7ff ffb8 	bl	8105d86 <prvInitialiseMutex>

		return xNewQueue;
 8105e16:	68fb      	ldr	r3, [r7, #12]
	}
 8105e18:	4618      	mov	r0, r3
 8105e1a:	3718      	adds	r7, #24
 8105e1c:	46bd      	mov	sp, r7
 8105e1e:	bd80      	pop	{r7, pc}

08105e20 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8105e20:	b590      	push	{r4, r7, lr}
 8105e22:	b087      	sub	sp, #28
 8105e24:	af00      	add	r7, sp, #0
 8105e26:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8105e28:	687b      	ldr	r3, [r7, #4]
 8105e2a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8105e2c:	693b      	ldr	r3, [r7, #16]
 8105e2e:	2b00      	cmp	r3, #0
 8105e30:	d10b      	bne.n	8105e4a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8105e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105e36:	f383 8811 	msr	BASEPRI, r3
 8105e3a:	f3bf 8f6f 	isb	sy
 8105e3e:	f3bf 8f4f 	dsb	sy
 8105e42:	60fb      	str	r3, [r7, #12]
}
 8105e44:	bf00      	nop
 8105e46:	bf00      	nop
 8105e48:	e7fd      	b.n	8105e46 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8105e4a:	693b      	ldr	r3, [r7, #16]
 8105e4c:	689c      	ldr	r4, [r3, #8]
 8105e4e:	f001 fbc3 	bl	81075d8 <xTaskGetCurrentTaskHandle>
 8105e52:	4603      	mov	r3, r0
 8105e54:	429c      	cmp	r4, r3
 8105e56:	d111      	bne.n	8105e7c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8105e58:	693b      	ldr	r3, [r7, #16]
 8105e5a:	68db      	ldr	r3, [r3, #12]
 8105e5c:	1e5a      	subs	r2, r3, #1
 8105e5e:	693b      	ldr	r3, [r7, #16]
 8105e60:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8105e62:	693b      	ldr	r3, [r7, #16]
 8105e64:	68db      	ldr	r3, [r3, #12]
 8105e66:	2b00      	cmp	r3, #0
 8105e68:	d105      	bne.n	8105e76 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8105e6a:	2300      	movs	r3, #0
 8105e6c:	2200      	movs	r2, #0
 8105e6e:	2100      	movs	r1, #0
 8105e70:	6938      	ldr	r0, [r7, #16]
 8105e72:	f000 f841 	bl	8105ef8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8105e76:	2301      	movs	r3, #1
 8105e78:	617b      	str	r3, [r7, #20]
 8105e7a:	e001      	b.n	8105e80 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8105e7c:	2300      	movs	r3, #0
 8105e7e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8105e80:	697b      	ldr	r3, [r7, #20]
	}
 8105e82:	4618      	mov	r0, r3
 8105e84:	371c      	adds	r7, #28
 8105e86:	46bd      	mov	sp, r7
 8105e88:	bd90      	pop	{r4, r7, pc}

08105e8a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8105e8a:	b590      	push	{r4, r7, lr}
 8105e8c:	b087      	sub	sp, #28
 8105e8e:	af00      	add	r7, sp, #0
 8105e90:	6078      	str	r0, [r7, #4]
 8105e92:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8105e94:	687b      	ldr	r3, [r7, #4]
 8105e96:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8105e98:	693b      	ldr	r3, [r7, #16]
 8105e9a:	2b00      	cmp	r3, #0
 8105e9c:	d10b      	bne.n	8105eb6 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8105e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105ea2:	f383 8811 	msr	BASEPRI, r3
 8105ea6:	f3bf 8f6f 	isb	sy
 8105eaa:	f3bf 8f4f 	dsb	sy
 8105eae:	60fb      	str	r3, [r7, #12]
}
 8105eb0:	bf00      	nop
 8105eb2:	bf00      	nop
 8105eb4:	e7fd      	b.n	8105eb2 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8105eb6:	693b      	ldr	r3, [r7, #16]
 8105eb8:	689c      	ldr	r4, [r3, #8]
 8105eba:	f001 fb8d 	bl	81075d8 <xTaskGetCurrentTaskHandle>
 8105ebe:	4603      	mov	r3, r0
 8105ec0:	429c      	cmp	r4, r3
 8105ec2:	d107      	bne.n	8105ed4 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8105ec4:	693b      	ldr	r3, [r7, #16]
 8105ec6:	68db      	ldr	r3, [r3, #12]
 8105ec8:	1c5a      	adds	r2, r3, #1
 8105eca:	693b      	ldr	r3, [r7, #16]
 8105ecc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8105ece:	2301      	movs	r3, #1
 8105ed0:	617b      	str	r3, [r7, #20]
 8105ed2:	e00c      	b.n	8105eee <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8105ed4:	6839      	ldr	r1, [r7, #0]
 8105ed6:	6938      	ldr	r0, [r7, #16]
 8105ed8:	f000 fa90 	bl	81063fc <xQueueSemaphoreTake>
 8105edc:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8105ede:	697b      	ldr	r3, [r7, #20]
 8105ee0:	2b00      	cmp	r3, #0
 8105ee2:	d004      	beq.n	8105eee <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8105ee4:	693b      	ldr	r3, [r7, #16]
 8105ee6:	68db      	ldr	r3, [r3, #12]
 8105ee8:	1c5a      	adds	r2, r3, #1
 8105eea:	693b      	ldr	r3, [r7, #16]
 8105eec:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8105eee:	697b      	ldr	r3, [r7, #20]
	}
 8105ef0:	4618      	mov	r0, r3
 8105ef2:	371c      	adds	r7, #28
 8105ef4:	46bd      	mov	sp, r7
 8105ef6:	bd90      	pop	{r4, r7, pc}

08105ef8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8105ef8:	b580      	push	{r7, lr}
 8105efa:	b08e      	sub	sp, #56	@ 0x38
 8105efc:	af00      	add	r7, sp, #0
 8105efe:	60f8      	str	r0, [r7, #12]
 8105f00:	60b9      	str	r1, [r7, #8]
 8105f02:	607a      	str	r2, [r7, #4]
 8105f04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8105f06:	2300      	movs	r3, #0
 8105f08:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8105f0a:	68fb      	ldr	r3, [r7, #12]
 8105f0c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8105f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8105f10:	2b00      	cmp	r3, #0
 8105f12:	d10b      	bne.n	8105f2c <xQueueGenericSend+0x34>
	__asm volatile
 8105f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105f18:	f383 8811 	msr	BASEPRI, r3
 8105f1c:	f3bf 8f6f 	isb	sy
 8105f20:	f3bf 8f4f 	dsb	sy
 8105f24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8105f26:	bf00      	nop
 8105f28:	bf00      	nop
 8105f2a:	e7fd      	b.n	8105f28 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8105f2c:	68bb      	ldr	r3, [r7, #8]
 8105f2e:	2b00      	cmp	r3, #0
 8105f30:	d103      	bne.n	8105f3a <xQueueGenericSend+0x42>
 8105f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8105f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105f36:	2b00      	cmp	r3, #0
 8105f38:	d101      	bne.n	8105f3e <xQueueGenericSend+0x46>
 8105f3a:	2301      	movs	r3, #1
 8105f3c:	e000      	b.n	8105f40 <xQueueGenericSend+0x48>
 8105f3e:	2300      	movs	r3, #0
 8105f40:	2b00      	cmp	r3, #0
 8105f42:	d10b      	bne.n	8105f5c <xQueueGenericSend+0x64>
	__asm volatile
 8105f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105f48:	f383 8811 	msr	BASEPRI, r3
 8105f4c:	f3bf 8f6f 	isb	sy
 8105f50:	f3bf 8f4f 	dsb	sy
 8105f54:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8105f56:	bf00      	nop
 8105f58:	bf00      	nop
 8105f5a:	e7fd      	b.n	8105f58 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8105f5c:	683b      	ldr	r3, [r7, #0]
 8105f5e:	2b02      	cmp	r3, #2
 8105f60:	d103      	bne.n	8105f6a <xQueueGenericSend+0x72>
 8105f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8105f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8105f66:	2b01      	cmp	r3, #1
 8105f68:	d101      	bne.n	8105f6e <xQueueGenericSend+0x76>
 8105f6a:	2301      	movs	r3, #1
 8105f6c:	e000      	b.n	8105f70 <xQueueGenericSend+0x78>
 8105f6e:	2300      	movs	r3, #0
 8105f70:	2b00      	cmp	r3, #0
 8105f72:	d10b      	bne.n	8105f8c <xQueueGenericSend+0x94>
	__asm volatile
 8105f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105f78:	f383 8811 	msr	BASEPRI, r3
 8105f7c:	f3bf 8f6f 	isb	sy
 8105f80:	f3bf 8f4f 	dsb	sy
 8105f84:	623b      	str	r3, [r7, #32]
}
 8105f86:	bf00      	nop
 8105f88:	bf00      	nop
 8105f8a:	e7fd      	b.n	8105f88 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8105f8c:	f001 fb34 	bl	81075f8 <xTaskGetSchedulerState>
 8105f90:	4603      	mov	r3, r0
 8105f92:	2b00      	cmp	r3, #0
 8105f94:	d102      	bne.n	8105f9c <xQueueGenericSend+0xa4>
 8105f96:	687b      	ldr	r3, [r7, #4]
 8105f98:	2b00      	cmp	r3, #0
 8105f9a:	d101      	bne.n	8105fa0 <xQueueGenericSend+0xa8>
 8105f9c:	2301      	movs	r3, #1
 8105f9e:	e000      	b.n	8105fa2 <xQueueGenericSend+0xaa>
 8105fa0:	2300      	movs	r3, #0
 8105fa2:	2b00      	cmp	r3, #0
 8105fa4:	d10b      	bne.n	8105fbe <xQueueGenericSend+0xc6>
	__asm volatile
 8105fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8105faa:	f383 8811 	msr	BASEPRI, r3
 8105fae:	f3bf 8f6f 	isb	sy
 8105fb2:	f3bf 8f4f 	dsb	sy
 8105fb6:	61fb      	str	r3, [r7, #28]
}
 8105fb8:	bf00      	nop
 8105fba:	bf00      	nop
 8105fbc:	e7fd      	b.n	8105fba <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8105fbe:	f7ff fc7b 	bl	81058b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8105fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8105fc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8105fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8105fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8105fca:	429a      	cmp	r2, r3
 8105fcc:	d302      	bcc.n	8105fd4 <xQueueGenericSend+0xdc>
 8105fce:	683b      	ldr	r3, [r7, #0]
 8105fd0:	2b02      	cmp	r3, #2
 8105fd2:	d129      	bne.n	8106028 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8105fd4:	683a      	ldr	r2, [r7, #0]
 8105fd6:	68b9      	ldr	r1, [r7, #8]
 8105fd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8105fda:	f000 fb37 	bl	810664c <prvCopyDataToQueue>
 8105fde:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8105fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8105fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8105fe4:	2b00      	cmp	r3, #0
 8105fe6:	d010      	beq.n	810600a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8105fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8105fea:	3324      	adds	r3, #36	@ 0x24
 8105fec:	4618      	mov	r0, r3
 8105fee:	f001 f92d 	bl	810724c <xTaskRemoveFromEventList>
 8105ff2:	4603      	mov	r3, r0
 8105ff4:	2b00      	cmp	r3, #0
 8105ff6:	d013      	beq.n	8106020 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8105ff8:	4b3f      	ldr	r3, [pc, #252]	@ (81060f8 <xQueueGenericSend+0x200>)
 8105ffa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8105ffe:	601a      	str	r2, [r3, #0]
 8106000:	f3bf 8f4f 	dsb	sy
 8106004:	f3bf 8f6f 	isb	sy
 8106008:	e00a      	b.n	8106020 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 810600a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810600c:	2b00      	cmp	r3, #0
 810600e:	d007      	beq.n	8106020 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8106010:	4b39      	ldr	r3, [pc, #228]	@ (81060f8 <xQueueGenericSend+0x200>)
 8106012:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8106016:	601a      	str	r2, [r3, #0]
 8106018:	f3bf 8f4f 	dsb	sy
 810601c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8106020:	f7ff fc7c 	bl	810591c <vPortExitCritical>
				return pdPASS;
 8106024:	2301      	movs	r3, #1
 8106026:	e063      	b.n	81060f0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8106028:	687b      	ldr	r3, [r7, #4]
 810602a:	2b00      	cmp	r3, #0
 810602c:	d103      	bne.n	8106036 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 810602e:	f7ff fc75 	bl	810591c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8106032:	2300      	movs	r3, #0
 8106034:	e05c      	b.n	81060f0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8106036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106038:	2b00      	cmp	r3, #0
 810603a:	d106      	bne.n	810604a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 810603c:	f107 0314 	add.w	r3, r7, #20
 8106040:	4618      	mov	r0, r3
 8106042:	f001 f967 	bl	8107314 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8106046:	2301      	movs	r3, #1
 8106048:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 810604a:	f7ff fc67 	bl	810591c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 810604e:	f000 fecf 	bl	8106df0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8106052:	f7ff fc31 	bl	81058b8 <vPortEnterCritical>
 8106056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106058:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 810605c:	b25b      	sxtb	r3, r3
 810605e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106062:	d103      	bne.n	810606c <xQueueGenericSend+0x174>
 8106064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106066:	2200      	movs	r2, #0
 8106068:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 810606c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810606e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8106072:	b25b      	sxtb	r3, r3
 8106074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106078:	d103      	bne.n	8106082 <xQueueGenericSend+0x18a>
 810607a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810607c:	2200      	movs	r2, #0
 810607e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8106082:	f7ff fc4b 	bl	810591c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8106086:	1d3a      	adds	r2, r7, #4
 8106088:	f107 0314 	add.w	r3, r7, #20
 810608c:	4611      	mov	r1, r2
 810608e:	4618      	mov	r0, r3
 8106090:	f001 f956 	bl	8107340 <xTaskCheckForTimeOut>
 8106094:	4603      	mov	r3, r0
 8106096:	2b00      	cmp	r3, #0
 8106098:	d124      	bne.n	81060e4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 810609a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 810609c:	f000 fbce 	bl	810683c <prvIsQueueFull>
 81060a0:	4603      	mov	r3, r0
 81060a2:	2b00      	cmp	r3, #0
 81060a4:	d018      	beq.n	81060d8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 81060a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81060a8:	3310      	adds	r3, #16
 81060aa:	687a      	ldr	r2, [r7, #4]
 81060ac:	4611      	mov	r1, r2
 81060ae:	4618      	mov	r0, r3
 81060b0:	f001 f87a 	bl	81071a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 81060b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 81060b6:	f000 fb59 	bl	810676c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 81060ba:	f000 fea7 	bl	8106e0c <xTaskResumeAll>
 81060be:	4603      	mov	r3, r0
 81060c0:	2b00      	cmp	r3, #0
 81060c2:	f47f af7c 	bne.w	8105fbe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 81060c6:	4b0c      	ldr	r3, [pc, #48]	@ (81060f8 <xQueueGenericSend+0x200>)
 81060c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81060cc:	601a      	str	r2, [r3, #0]
 81060ce:	f3bf 8f4f 	dsb	sy
 81060d2:	f3bf 8f6f 	isb	sy
 81060d6:	e772      	b.n	8105fbe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 81060d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 81060da:	f000 fb47 	bl	810676c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 81060de:	f000 fe95 	bl	8106e0c <xTaskResumeAll>
 81060e2:	e76c      	b.n	8105fbe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 81060e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 81060e6:	f000 fb41 	bl	810676c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 81060ea:	f000 fe8f 	bl	8106e0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 81060ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 81060f0:	4618      	mov	r0, r3
 81060f2:	3738      	adds	r7, #56	@ 0x38
 81060f4:	46bd      	mov	sp, r7
 81060f6:	bd80      	pop	{r7, pc}
 81060f8:	e000ed04 	.word	0xe000ed04

081060fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 81060fc:	b580      	push	{r7, lr}
 81060fe:	b090      	sub	sp, #64	@ 0x40
 8106100:	af00      	add	r7, sp, #0
 8106102:	60f8      	str	r0, [r7, #12]
 8106104:	60b9      	str	r1, [r7, #8]
 8106106:	607a      	str	r2, [r7, #4]
 8106108:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 810610a:	68fb      	ldr	r3, [r7, #12]
 810610c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 810610e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106110:	2b00      	cmp	r3, #0
 8106112:	d10b      	bne.n	810612c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8106114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106118:	f383 8811 	msr	BASEPRI, r3
 810611c:	f3bf 8f6f 	isb	sy
 8106120:	f3bf 8f4f 	dsb	sy
 8106124:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8106126:	bf00      	nop
 8106128:	bf00      	nop
 810612a:	e7fd      	b.n	8106128 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 810612c:	68bb      	ldr	r3, [r7, #8]
 810612e:	2b00      	cmp	r3, #0
 8106130:	d103      	bne.n	810613a <xQueueGenericSendFromISR+0x3e>
 8106132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8106136:	2b00      	cmp	r3, #0
 8106138:	d101      	bne.n	810613e <xQueueGenericSendFromISR+0x42>
 810613a:	2301      	movs	r3, #1
 810613c:	e000      	b.n	8106140 <xQueueGenericSendFromISR+0x44>
 810613e:	2300      	movs	r3, #0
 8106140:	2b00      	cmp	r3, #0
 8106142:	d10b      	bne.n	810615c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8106144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106148:	f383 8811 	msr	BASEPRI, r3
 810614c:	f3bf 8f6f 	isb	sy
 8106150:	f3bf 8f4f 	dsb	sy
 8106154:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8106156:	bf00      	nop
 8106158:	bf00      	nop
 810615a:	e7fd      	b.n	8106158 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 810615c:	683b      	ldr	r3, [r7, #0]
 810615e:	2b02      	cmp	r3, #2
 8106160:	d103      	bne.n	810616a <xQueueGenericSendFromISR+0x6e>
 8106162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8106166:	2b01      	cmp	r3, #1
 8106168:	d101      	bne.n	810616e <xQueueGenericSendFromISR+0x72>
 810616a:	2301      	movs	r3, #1
 810616c:	e000      	b.n	8106170 <xQueueGenericSendFromISR+0x74>
 810616e:	2300      	movs	r3, #0
 8106170:	2b00      	cmp	r3, #0
 8106172:	d10b      	bne.n	810618c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8106174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106178:	f383 8811 	msr	BASEPRI, r3
 810617c:	f3bf 8f6f 	isb	sy
 8106180:	f3bf 8f4f 	dsb	sy
 8106184:	623b      	str	r3, [r7, #32]
}
 8106186:	bf00      	nop
 8106188:	bf00      	nop
 810618a:	e7fd      	b.n	8106188 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 810618c:	f7ff fc74 	bl	8105a78 <vPortValidateInterruptPriority>
	__asm volatile
 8106190:	f3ef 8211 	mrs	r2, BASEPRI
 8106194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106198:	f383 8811 	msr	BASEPRI, r3
 810619c:	f3bf 8f6f 	isb	sy
 81061a0:	f3bf 8f4f 	dsb	sy
 81061a4:	61fa      	str	r2, [r7, #28]
 81061a6:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 81061a8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 81061aa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 81061ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81061ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 81061b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81061b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81061b4:	429a      	cmp	r2, r3
 81061b6:	d302      	bcc.n	81061be <xQueueGenericSendFromISR+0xc2>
 81061b8:	683b      	ldr	r3, [r7, #0]
 81061ba:	2b02      	cmp	r3, #2
 81061bc:	d12f      	bne.n	810621e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 81061be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81061c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 81061c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 81061c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81061ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81061cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 81061ce:	683a      	ldr	r2, [r7, #0]
 81061d0:	68b9      	ldr	r1, [r7, #8]
 81061d2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 81061d4:	f000 fa3a 	bl	810664c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 81061d8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 81061dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 81061e0:	d112      	bne.n	8106208 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 81061e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81061e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81061e6:	2b00      	cmp	r3, #0
 81061e8:	d016      	beq.n	8106218 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 81061ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81061ec:	3324      	adds	r3, #36	@ 0x24
 81061ee:	4618      	mov	r0, r3
 81061f0:	f001 f82c 	bl	810724c <xTaskRemoveFromEventList>
 81061f4:	4603      	mov	r3, r0
 81061f6:	2b00      	cmp	r3, #0
 81061f8:	d00e      	beq.n	8106218 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 81061fa:	687b      	ldr	r3, [r7, #4]
 81061fc:	2b00      	cmp	r3, #0
 81061fe:	d00b      	beq.n	8106218 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8106200:	687b      	ldr	r3, [r7, #4]
 8106202:	2201      	movs	r2, #1
 8106204:	601a      	str	r2, [r3, #0]
 8106206:	e007      	b.n	8106218 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8106208:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 810620c:	3301      	adds	r3, #1
 810620e:	b2db      	uxtb	r3, r3
 8106210:	b25a      	sxtb	r2, r3
 8106212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106214:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8106218:	2301      	movs	r3, #1
 810621a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 810621c:	e001      	b.n	8106222 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 810621e:	2300      	movs	r3, #0
 8106220:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106224:	617b      	str	r3, [r7, #20]
	__asm volatile
 8106226:	697b      	ldr	r3, [r7, #20]
 8106228:	f383 8811 	msr	BASEPRI, r3
}
 810622c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 810622e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8106230:	4618      	mov	r0, r3
 8106232:	3740      	adds	r7, #64	@ 0x40
 8106234:	46bd      	mov	sp, r7
 8106236:	bd80      	pop	{r7, pc}

08106238 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8106238:	b580      	push	{r7, lr}
 810623a:	b08c      	sub	sp, #48	@ 0x30
 810623c:	af00      	add	r7, sp, #0
 810623e:	60f8      	str	r0, [r7, #12]
 8106240:	60b9      	str	r1, [r7, #8]
 8106242:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8106244:	2300      	movs	r3, #0
 8106246:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8106248:	68fb      	ldr	r3, [r7, #12]
 810624a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 810624c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810624e:	2b00      	cmp	r3, #0
 8106250:	d10b      	bne.n	810626a <xQueueReceive+0x32>
	__asm volatile
 8106252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106256:	f383 8811 	msr	BASEPRI, r3
 810625a:	f3bf 8f6f 	isb	sy
 810625e:	f3bf 8f4f 	dsb	sy
 8106262:	623b      	str	r3, [r7, #32]
}
 8106264:	bf00      	nop
 8106266:	bf00      	nop
 8106268:	e7fd      	b.n	8106266 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 810626a:	68bb      	ldr	r3, [r7, #8]
 810626c:	2b00      	cmp	r3, #0
 810626e:	d103      	bne.n	8106278 <xQueueReceive+0x40>
 8106270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8106274:	2b00      	cmp	r3, #0
 8106276:	d101      	bne.n	810627c <xQueueReceive+0x44>
 8106278:	2301      	movs	r3, #1
 810627a:	e000      	b.n	810627e <xQueueReceive+0x46>
 810627c:	2300      	movs	r3, #0
 810627e:	2b00      	cmp	r3, #0
 8106280:	d10b      	bne.n	810629a <xQueueReceive+0x62>
	__asm volatile
 8106282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106286:	f383 8811 	msr	BASEPRI, r3
 810628a:	f3bf 8f6f 	isb	sy
 810628e:	f3bf 8f4f 	dsb	sy
 8106292:	61fb      	str	r3, [r7, #28]
}
 8106294:	bf00      	nop
 8106296:	bf00      	nop
 8106298:	e7fd      	b.n	8106296 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 810629a:	f001 f9ad 	bl	81075f8 <xTaskGetSchedulerState>
 810629e:	4603      	mov	r3, r0
 81062a0:	2b00      	cmp	r3, #0
 81062a2:	d102      	bne.n	81062aa <xQueueReceive+0x72>
 81062a4:	687b      	ldr	r3, [r7, #4]
 81062a6:	2b00      	cmp	r3, #0
 81062a8:	d101      	bne.n	81062ae <xQueueReceive+0x76>
 81062aa:	2301      	movs	r3, #1
 81062ac:	e000      	b.n	81062b0 <xQueueReceive+0x78>
 81062ae:	2300      	movs	r3, #0
 81062b0:	2b00      	cmp	r3, #0
 81062b2:	d10b      	bne.n	81062cc <xQueueReceive+0x94>
	__asm volatile
 81062b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81062b8:	f383 8811 	msr	BASEPRI, r3
 81062bc:	f3bf 8f6f 	isb	sy
 81062c0:	f3bf 8f4f 	dsb	sy
 81062c4:	61bb      	str	r3, [r7, #24]
}
 81062c6:	bf00      	nop
 81062c8:	bf00      	nop
 81062ca:	e7fd      	b.n	81062c8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 81062cc:	f7ff faf4 	bl	81058b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 81062d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81062d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81062d4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 81062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81062d8:	2b00      	cmp	r3, #0
 81062da:	d01f      	beq.n	810631c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 81062dc:	68b9      	ldr	r1, [r7, #8]
 81062de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 81062e0:	f000 fa1e 	bl	8106720 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 81062e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81062e6:	1e5a      	subs	r2, r3, #1
 81062e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81062ea:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 81062ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81062ee:	691b      	ldr	r3, [r3, #16]
 81062f0:	2b00      	cmp	r3, #0
 81062f2:	d00f      	beq.n	8106314 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 81062f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81062f6:	3310      	adds	r3, #16
 81062f8:	4618      	mov	r0, r3
 81062fa:	f000 ffa7 	bl	810724c <xTaskRemoveFromEventList>
 81062fe:	4603      	mov	r3, r0
 8106300:	2b00      	cmp	r3, #0
 8106302:	d007      	beq.n	8106314 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8106304:	4b3c      	ldr	r3, [pc, #240]	@ (81063f8 <xQueueReceive+0x1c0>)
 8106306:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 810630a:	601a      	str	r2, [r3, #0]
 810630c:	f3bf 8f4f 	dsb	sy
 8106310:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8106314:	f7ff fb02 	bl	810591c <vPortExitCritical>
				return pdPASS;
 8106318:	2301      	movs	r3, #1
 810631a:	e069      	b.n	81063f0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 810631c:	687b      	ldr	r3, [r7, #4]
 810631e:	2b00      	cmp	r3, #0
 8106320:	d103      	bne.n	810632a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8106322:	f7ff fafb 	bl	810591c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8106326:	2300      	movs	r3, #0
 8106328:	e062      	b.n	81063f0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 810632a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810632c:	2b00      	cmp	r3, #0
 810632e:	d106      	bne.n	810633e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8106330:	f107 0310 	add.w	r3, r7, #16
 8106334:	4618      	mov	r0, r3
 8106336:	f000 ffed 	bl	8107314 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 810633a:	2301      	movs	r3, #1
 810633c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 810633e:	f7ff faed 	bl	810591c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8106342:	f000 fd55 	bl	8106df0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8106346:	f7ff fab7 	bl	81058b8 <vPortEnterCritical>
 810634a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810634c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8106350:	b25b      	sxtb	r3, r3
 8106352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106356:	d103      	bne.n	8106360 <xQueueReceive+0x128>
 8106358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810635a:	2200      	movs	r2, #0
 810635c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8106360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106362:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8106366:	b25b      	sxtb	r3, r3
 8106368:	f1b3 3fff 	cmp.w	r3, #4294967295
 810636c:	d103      	bne.n	8106376 <xQueueReceive+0x13e>
 810636e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106370:	2200      	movs	r2, #0
 8106372:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8106376:	f7ff fad1 	bl	810591c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 810637a:	1d3a      	adds	r2, r7, #4
 810637c:	f107 0310 	add.w	r3, r7, #16
 8106380:	4611      	mov	r1, r2
 8106382:	4618      	mov	r0, r3
 8106384:	f000 ffdc 	bl	8107340 <xTaskCheckForTimeOut>
 8106388:	4603      	mov	r3, r0
 810638a:	2b00      	cmp	r3, #0
 810638c:	d123      	bne.n	81063d6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810638e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8106390:	f000 fa3e 	bl	8106810 <prvIsQueueEmpty>
 8106394:	4603      	mov	r3, r0
 8106396:	2b00      	cmp	r3, #0
 8106398:	d017      	beq.n	81063ca <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 810639a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810639c:	3324      	adds	r3, #36	@ 0x24
 810639e:	687a      	ldr	r2, [r7, #4]
 81063a0:	4611      	mov	r1, r2
 81063a2:	4618      	mov	r0, r3
 81063a4:	f000 ff00 	bl	81071a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 81063a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 81063aa:	f000 f9df 	bl	810676c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 81063ae:	f000 fd2d 	bl	8106e0c <xTaskResumeAll>
 81063b2:	4603      	mov	r3, r0
 81063b4:	2b00      	cmp	r3, #0
 81063b6:	d189      	bne.n	81062cc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 81063b8:	4b0f      	ldr	r3, [pc, #60]	@ (81063f8 <xQueueReceive+0x1c0>)
 81063ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81063be:	601a      	str	r2, [r3, #0]
 81063c0:	f3bf 8f4f 	dsb	sy
 81063c4:	f3bf 8f6f 	isb	sy
 81063c8:	e780      	b.n	81062cc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 81063ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 81063cc:	f000 f9ce 	bl	810676c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 81063d0:	f000 fd1c 	bl	8106e0c <xTaskResumeAll>
 81063d4:	e77a      	b.n	81062cc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 81063d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 81063d8:	f000 f9c8 	bl	810676c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 81063dc:	f000 fd16 	bl	8106e0c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 81063e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 81063e2:	f000 fa15 	bl	8106810 <prvIsQueueEmpty>
 81063e6:	4603      	mov	r3, r0
 81063e8:	2b00      	cmp	r3, #0
 81063ea:	f43f af6f 	beq.w	81062cc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 81063ee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 81063f0:	4618      	mov	r0, r3
 81063f2:	3730      	adds	r7, #48	@ 0x30
 81063f4:	46bd      	mov	sp, r7
 81063f6:	bd80      	pop	{r7, pc}
 81063f8:	e000ed04 	.word	0xe000ed04

081063fc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 81063fc:	b580      	push	{r7, lr}
 81063fe:	b08e      	sub	sp, #56	@ 0x38
 8106400:	af00      	add	r7, sp, #0
 8106402:	6078      	str	r0, [r7, #4]
 8106404:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8106406:	2300      	movs	r3, #0
 8106408:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 810640a:	687b      	ldr	r3, [r7, #4]
 810640c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 810640e:	2300      	movs	r3, #0
 8106410:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8106412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106414:	2b00      	cmp	r3, #0
 8106416:	d10b      	bne.n	8106430 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8106418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810641c:	f383 8811 	msr	BASEPRI, r3
 8106420:	f3bf 8f6f 	isb	sy
 8106424:	f3bf 8f4f 	dsb	sy
 8106428:	623b      	str	r3, [r7, #32]
}
 810642a:	bf00      	nop
 810642c:	bf00      	nop
 810642e:	e7fd      	b.n	810642c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8106430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8106434:	2b00      	cmp	r3, #0
 8106436:	d00b      	beq.n	8106450 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8106438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810643c:	f383 8811 	msr	BASEPRI, r3
 8106440:	f3bf 8f6f 	isb	sy
 8106444:	f3bf 8f4f 	dsb	sy
 8106448:	61fb      	str	r3, [r7, #28]
}
 810644a:	bf00      	nop
 810644c:	bf00      	nop
 810644e:	e7fd      	b.n	810644c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8106450:	f001 f8d2 	bl	81075f8 <xTaskGetSchedulerState>
 8106454:	4603      	mov	r3, r0
 8106456:	2b00      	cmp	r3, #0
 8106458:	d102      	bne.n	8106460 <xQueueSemaphoreTake+0x64>
 810645a:	683b      	ldr	r3, [r7, #0]
 810645c:	2b00      	cmp	r3, #0
 810645e:	d101      	bne.n	8106464 <xQueueSemaphoreTake+0x68>
 8106460:	2301      	movs	r3, #1
 8106462:	e000      	b.n	8106466 <xQueueSemaphoreTake+0x6a>
 8106464:	2300      	movs	r3, #0
 8106466:	2b00      	cmp	r3, #0
 8106468:	d10b      	bne.n	8106482 <xQueueSemaphoreTake+0x86>
	__asm volatile
 810646a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810646e:	f383 8811 	msr	BASEPRI, r3
 8106472:	f3bf 8f6f 	isb	sy
 8106476:	f3bf 8f4f 	dsb	sy
 810647a:	61bb      	str	r3, [r7, #24]
}
 810647c:	bf00      	nop
 810647e:	bf00      	nop
 8106480:	e7fd      	b.n	810647e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8106482:	f7ff fa19 	bl	81058b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8106486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810648a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 810648c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810648e:	2b00      	cmp	r3, #0
 8106490:	d024      	beq.n	81064dc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8106492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106494:	1e5a      	subs	r2, r3, #1
 8106496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106498:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810649a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810649c:	681b      	ldr	r3, [r3, #0]
 810649e:	2b00      	cmp	r3, #0
 81064a0:	d104      	bne.n	81064ac <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 81064a2:	f001 fa23 	bl	81078ec <pvTaskIncrementMutexHeldCount>
 81064a6:	4602      	mov	r2, r0
 81064a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81064aa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 81064ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81064ae:	691b      	ldr	r3, [r3, #16]
 81064b0:	2b00      	cmp	r3, #0
 81064b2:	d00f      	beq.n	81064d4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 81064b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81064b6:	3310      	adds	r3, #16
 81064b8:	4618      	mov	r0, r3
 81064ba:	f000 fec7 	bl	810724c <xTaskRemoveFromEventList>
 81064be:	4603      	mov	r3, r0
 81064c0:	2b00      	cmp	r3, #0
 81064c2:	d007      	beq.n	81064d4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 81064c4:	4b54      	ldr	r3, [pc, #336]	@ (8106618 <xQueueSemaphoreTake+0x21c>)
 81064c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81064ca:	601a      	str	r2, [r3, #0]
 81064cc:	f3bf 8f4f 	dsb	sy
 81064d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 81064d4:	f7ff fa22 	bl	810591c <vPortExitCritical>
				return pdPASS;
 81064d8:	2301      	movs	r3, #1
 81064da:	e098      	b.n	810660e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 81064dc:	683b      	ldr	r3, [r7, #0]
 81064de:	2b00      	cmp	r3, #0
 81064e0:	d112      	bne.n	8106508 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 81064e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81064e4:	2b00      	cmp	r3, #0
 81064e6:	d00b      	beq.n	8106500 <xQueueSemaphoreTake+0x104>
	__asm volatile
 81064e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81064ec:	f383 8811 	msr	BASEPRI, r3
 81064f0:	f3bf 8f6f 	isb	sy
 81064f4:	f3bf 8f4f 	dsb	sy
 81064f8:	617b      	str	r3, [r7, #20]
}
 81064fa:	bf00      	nop
 81064fc:	bf00      	nop
 81064fe:	e7fd      	b.n	81064fc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8106500:	f7ff fa0c 	bl	810591c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8106504:	2300      	movs	r3, #0
 8106506:	e082      	b.n	810660e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8106508:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810650a:	2b00      	cmp	r3, #0
 810650c:	d106      	bne.n	810651c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 810650e:	f107 030c 	add.w	r3, r7, #12
 8106512:	4618      	mov	r0, r3
 8106514:	f000 fefe 	bl	8107314 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8106518:	2301      	movs	r3, #1
 810651a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 810651c:	f7ff f9fe 	bl	810591c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8106520:	f000 fc66 	bl	8106df0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8106524:	f7ff f9c8 	bl	81058b8 <vPortEnterCritical>
 8106528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810652a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 810652e:	b25b      	sxtb	r3, r3
 8106530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106534:	d103      	bne.n	810653e <xQueueSemaphoreTake+0x142>
 8106536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106538:	2200      	movs	r2, #0
 810653a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 810653e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106540:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8106544:	b25b      	sxtb	r3, r3
 8106546:	f1b3 3fff 	cmp.w	r3, #4294967295
 810654a:	d103      	bne.n	8106554 <xQueueSemaphoreTake+0x158>
 810654c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810654e:	2200      	movs	r2, #0
 8106550:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8106554:	f7ff f9e2 	bl	810591c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8106558:	463a      	mov	r2, r7
 810655a:	f107 030c 	add.w	r3, r7, #12
 810655e:	4611      	mov	r1, r2
 8106560:	4618      	mov	r0, r3
 8106562:	f000 feed 	bl	8107340 <xTaskCheckForTimeOut>
 8106566:	4603      	mov	r3, r0
 8106568:	2b00      	cmp	r3, #0
 810656a:	d132      	bne.n	81065d2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810656c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 810656e:	f000 f94f 	bl	8106810 <prvIsQueueEmpty>
 8106572:	4603      	mov	r3, r0
 8106574:	2b00      	cmp	r3, #0
 8106576:	d026      	beq.n	81065c6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8106578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810657a:	681b      	ldr	r3, [r3, #0]
 810657c:	2b00      	cmp	r3, #0
 810657e:	d109      	bne.n	8106594 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8106580:	f7ff f99a 	bl	81058b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8106584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106586:	689b      	ldr	r3, [r3, #8]
 8106588:	4618      	mov	r0, r3
 810658a:	f001 f853 	bl	8107634 <xTaskPriorityInherit>
 810658e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8106590:	f7ff f9c4 	bl	810591c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8106594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106596:	3324      	adds	r3, #36	@ 0x24
 8106598:	683a      	ldr	r2, [r7, #0]
 810659a:	4611      	mov	r1, r2
 810659c:	4618      	mov	r0, r3
 810659e:	f000 fe03 	bl	81071a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 81065a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 81065a4:	f000 f8e2 	bl	810676c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 81065a8:	f000 fc30 	bl	8106e0c <xTaskResumeAll>
 81065ac:	4603      	mov	r3, r0
 81065ae:	2b00      	cmp	r3, #0
 81065b0:	f47f af67 	bne.w	8106482 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 81065b4:	4b18      	ldr	r3, [pc, #96]	@ (8106618 <xQueueSemaphoreTake+0x21c>)
 81065b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81065ba:	601a      	str	r2, [r3, #0]
 81065bc:	f3bf 8f4f 	dsb	sy
 81065c0:	f3bf 8f6f 	isb	sy
 81065c4:	e75d      	b.n	8106482 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 81065c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 81065c8:	f000 f8d0 	bl	810676c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 81065cc:	f000 fc1e 	bl	8106e0c <xTaskResumeAll>
 81065d0:	e757      	b.n	8106482 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 81065d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 81065d4:	f000 f8ca 	bl	810676c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 81065d8:	f000 fc18 	bl	8106e0c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 81065dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 81065de:	f000 f917 	bl	8106810 <prvIsQueueEmpty>
 81065e2:	4603      	mov	r3, r0
 81065e4:	2b00      	cmp	r3, #0
 81065e6:	f43f af4c 	beq.w	8106482 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 81065ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81065ec:	2b00      	cmp	r3, #0
 81065ee:	d00d      	beq.n	810660c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 81065f0:	f7ff f962 	bl	81058b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 81065f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 81065f6:	f000 f811 	bl	810661c <prvGetDisinheritPriorityAfterTimeout>
 81065fa:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 81065fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81065fe:	689b      	ldr	r3, [r3, #8]
 8106600:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8106602:	4618      	mov	r0, r3
 8106604:	f001 f8ee 	bl	81077e4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8106608:	f7ff f988 	bl	810591c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 810660c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 810660e:	4618      	mov	r0, r3
 8106610:	3738      	adds	r7, #56	@ 0x38
 8106612:	46bd      	mov	sp, r7
 8106614:	bd80      	pop	{r7, pc}
 8106616:	bf00      	nop
 8106618:	e000ed04 	.word	0xe000ed04

0810661c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 810661c:	b480      	push	{r7}
 810661e:	b085      	sub	sp, #20
 8106620:	af00      	add	r7, sp, #0
 8106622:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8106624:	687b      	ldr	r3, [r7, #4]
 8106626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106628:	2b00      	cmp	r3, #0
 810662a:	d006      	beq.n	810663a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 810662c:	687b      	ldr	r3, [r7, #4]
 810662e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8106630:	681b      	ldr	r3, [r3, #0]
 8106632:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8106636:	60fb      	str	r3, [r7, #12]
 8106638:	e001      	b.n	810663e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 810663a:	2300      	movs	r3, #0
 810663c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 810663e:	68fb      	ldr	r3, [r7, #12]
	}
 8106640:	4618      	mov	r0, r3
 8106642:	3714      	adds	r7, #20
 8106644:	46bd      	mov	sp, r7
 8106646:	f85d 7b04 	ldr.w	r7, [sp], #4
 810664a:	4770      	bx	lr

0810664c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 810664c:	b580      	push	{r7, lr}
 810664e:	b086      	sub	sp, #24
 8106650:	af00      	add	r7, sp, #0
 8106652:	60f8      	str	r0, [r7, #12]
 8106654:	60b9      	str	r1, [r7, #8]
 8106656:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8106658:	2300      	movs	r3, #0
 810665a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 810665c:	68fb      	ldr	r3, [r7, #12]
 810665e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106660:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8106662:	68fb      	ldr	r3, [r7, #12]
 8106664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8106666:	2b00      	cmp	r3, #0
 8106668:	d10d      	bne.n	8106686 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810666a:	68fb      	ldr	r3, [r7, #12]
 810666c:	681b      	ldr	r3, [r3, #0]
 810666e:	2b00      	cmp	r3, #0
 8106670:	d14d      	bne.n	810670e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8106672:	68fb      	ldr	r3, [r7, #12]
 8106674:	689b      	ldr	r3, [r3, #8]
 8106676:	4618      	mov	r0, r3
 8106678:	f001 f844 	bl	8107704 <xTaskPriorityDisinherit>
 810667c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 810667e:	68fb      	ldr	r3, [r7, #12]
 8106680:	2200      	movs	r2, #0
 8106682:	609a      	str	r2, [r3, #8]
 8106684:	e043      	b.n	810670e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8106686:	687b      	ldr	r3, [r7, #4]
 8106688:	2b00      	cmp	r3, #0
 810668a:	d119      	bne.n	81066c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 810668c:	68fb      	ldr	r3, [r7, #12]
 810668e:	6858      	ldr	r0, [r3, #4]
 8106690:	68fb      	ldr	r3, [r7, #12]
 8106692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8106694:	461a      	mov	r2, r3
 8106696:	68b9      	ldr	r1, [r7, #8]
 8106698:	f001 fd76 	bl	8108188 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 810669c:	68fb      	ldr	r3, [r7, #12]
 810669e:	685a      	ldr	r2, [r3, #4]
 81066a0:	68fb      	ldr	r3, [r7, #12]
 81066a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81066a4:	441a      	add	r2, r3
 81066a6:	68fb      	ldr	r3, [r7, #12]
 81066a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 81066aa:	68fb      	ldr	r3, [r7, #12]
 81066ac:	685a      	ldr	r2, [r3, #4]
 81066ae:	68fb      	ldr	r3, [r7, #12]
 81066b0:	689b      	ldr	r3, [r3, #8]
 81066b2:	429a      	cmp	r2, r3
 81066b4:	d32b      	bcc.n	810670e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 81066b6:	68fb      	ldr	r3, [r7, #12]
 81066b8:	681a      	ldr	r2, [r3, #0]
 81066ba:	68fb      	ldr	r3, [r7, #12]
 81066bc:	605a      	str	r2, [r3, #4]
 81066be:	e026      	b.n	810670e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 81066c0:	68fb      	ldr	r3, [r7, #12]
 81066c2:	68d8      	ldr	r0, [r3, #12]
 81066c4:	68fb      	ldr	r3, [r7, #12]
 81066c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81066c8:	461a      	mov	r2, r3
 81066ca:	68b9      	ldr	r1, [r7, #8]
 81066cc:	f001 fd5c 	bl	8108188 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 81066d0:	68fb      	ldr	r3, [r7, #12]
 81066d2:	68da      	ldr	r2, [r3, #12]
 81066d4:	68fb      	ldr	r3, [r7, #12]
 81066d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81066d8:	425b      	negs	r3, r3
 81066da:	441a      	add	r2, r3
 81066dc:	68fb      	ldr	r3, [r7, #12]
 81066de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 81066e0:	68fb      	ldr	r3, [r7, #12]
 81066e2:	68da      	ldr	r2, [r3, #12]
 81066e4:	68fb      	ldr	r3, [r7, #12]
 81066e6:	681b      	ldr	r3, [r3, #0]
 81066e8:	429a      	cmp	r2, r3
 81066ea:	d207      	bcs.n	81066fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 81066ec:	68fb      	ldr	r3, [r7, #12]
 81066ee:	689a      	ldr	r2, [r3, #8]
 81066f0:	68fb      	ldr	r3, [r7, #12]
 81066f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81066f4:	425b      	negs	r3, r3
 81066f6:	441a      	add	r2, r3
 81066f8:	68fb      	ldr	r3, [r7, #12]
 81066fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 81066fc:	687b      	ldr	r3, [r7, #4]
 81066fe:	2b02      	cmp	r3, #2
 8106700:	d105      	bne.n	810670e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8106702:	693b      	ldr	r3, [r7, #16]
 8106704:	2b00      	cmp	r3, #0
 8106706:	d002      	beq.n	810670e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8106708:	693b      	ldr	r3, [r7, #16]
 810670a:	3b01      	subs	r3, #1
 810670c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 810670e:	693b      	ldr	r3, [r7, #16]
 8106710:	1c5a      	adds	r2, r3, #1
 8106712:	68fb      	ldr	r3, [r7, #12]
 8106714:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8106716:	697b      	ldr	r3, [r7, #20]
}
 8106718:	4618      	mov	r0, r3
 810671a:	3718      	adds	r7, #24
 810671c:	46bd      	mov	sp, r7
 810671e:	bd80      	pop	{r7, pc}

08106720 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8106720:	b580      	push	{r7, lr}
 8106722:	b082      	sub	sp, #8
 8106724:	af00      	add	r7, sp, #0
 8106726:	6078      	str	r0, [r7, #4]
 8106728:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 810672a:	687b      	ldr	r3, [r7, #4]
 810672c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810672e:	2b00      	cmp	r3, #0
 8106730:	d018      	beq.n	8106764 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8106732:	687b      	ldr	r3, [r7, #4]
 8106734:	68da      	ldr	r2, [r3, #12]
 8106736:	687b      	ldr	r3, [r7, #4]
 8106738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810673a:	441a      	add	r2, r3
 810673c:	687b      	ldr	r3, [r7, #4]
 810673e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8106740:	687b      	ldr	r3, [r7, #4]
 8106742:	68da      	ldr	r2, [r3, #12]
 8106744:	687b      	ldr	r3, [r7, #4]
 8106746:	689b      	ldr	r3, [r3, #8]
 8106748:	429a      	cmp	r2, r3
 810674a:	d303      	bcc.n	8106754 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 810674c:	687b      	ldr	r3, [r7, #4]
 810674e:	681a      	ldr	r2, [r3, #0]
 8106750:	687b      	ldr	r3, [r7, #4]
 8106752:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8106754:	687b      	ldr	r3, [r7, #4]
 8106756:	68d9      	ldr	r1, [r3, #12]
 8106758:	687b      	ldr	r3, [r7, #4]
 810675a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810675c:	461a      	mov	r2, r3
 810675e:	6838      	ldr	r0, [r7, #0]
 8106760:	f001 fd12 	bl	8108188 <memcpy>
	}
}
 8106764:	bf00      	nop
 8106766:	3708      	adds	r7, #8
 8106768:	46bd      	mov	sp, r7
 810676a:	bd80      	pop	{r7, pc}

0810676c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 810676c:	b580      	push	{r7, lr}
 810676e:	b084      	sub	sp, #16
 8106770:	af00      	add	r7, sp, #0
 8106772:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8106774:	f7ff f8a0 	bl	81058b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8106778:	687b      	ldr	r3, [r7, #4]
 810677a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 810677e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8106780:	e011      	b.n	81067a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8106782:	687b      	ldr	r3, [r7, #4]
 8106784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106786:	2b00      	cmp	r3, #0
 8106788:	d012      	beq.n	81067b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 810678a:	687b      	ldr	r3, [r7, #4]
 810678c:	3324      	adds	r3, #36	@ 0x24
 810678e:	4618      	mov	r0, r3
 8106790:	f000 fd5c 	bl	810724c <xTaskRemoveFromEventList>
 8106794:	4603      	mov	r3, r0
 8106796:	2b00      	cmp	r3, #0
 8106798:	d001      	beq.n	810679e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 810679a:	f000 fe35 	bl	8107408 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 810679e:	7bfb      	ldrb	r3, [r7, #15]
 81067a0:	3b01      	subs	r3, #1
 81067a2:	b2db      	uxtb	r3, r3
 81067a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 81067a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 81067aa:	2b00      	cmp	r3, #0
 81067ac:	dce9      	bgt.n	8106782 <prvUnlockQueue+0x16>
 81067ae:	e000      	b.n	81067b2 <prvUnlockQueue+0x46>
					break;
 81067b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 81067b2:	687b      	ldr	r3, [r7, #4]
 81067b4:	22ff      	movs	r2, #255	@ 0xff
 81067b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 81067ba:	f7ff f8af 	bl	810591c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 81067be:	f7ff f87b 	bl	81058b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 81067c2:	687b      	ldr	r3, [r7, #4]
 81067c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 81067c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 81067ca:	e011      	b.n	81067f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 81067cc:	687b      	ldr	r3, [r7, #4]
 81067ce:	691b      	ldr	r3, [r3, #16]
 81067d0:	2b00      	cmp	r3, #0
 81067d2:	d012      	beq.n	81067fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 81067d4:	687b      	ldr	r3, [r7, #4]
 81067d6:	3310      	adds	r3, #16
 81067d8:	4618      	mov	r0, r3
 81067da:	f000 fd37 	bl	810724c <xTaskRemoveFromEventList>
 81067de:	4603      	mov	r3, r0
 81067e0:	2b00      	cmp	r3, #0
 81067e2:	d001      	beq.n	81067e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 81067e4:	f000 fe10 	bl	8107408 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 81067e8:	7bbb      	ldrb	r3, [r7, #14]
 81067ea:	3b01      	subs	r3, #1
 81067ec:	b2db      	uxtb	r3, r3
 81067ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 81067f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 81067f4:	2b00      	cmp	r3, #0
 81067f6:	dce9      	bgt.n	81067cc <prvUnlockQueue+0x60>
 81067f8:	e000      	b.n	81067fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 81067fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 81067fc:	687b      	ldr	r3, [r7, #4]
 81067fe:	22ff      	movs	r2, #255	@ 0xff
 8106800:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8106804:	f7ff f88a 	bl	810591c <vPortExitCritical>
}
 8106808:	bf00      	nop
 810680a:	3710      	adds	r7, #16
 810680c:	46bd      	mov	sp, r7
 810680e:	bd80      	pop	{r7, pc}

08106810 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8106810:	b580      	push	{r7, lr}
 8106812:	b084      	sub	sp, #16
 8106814:	af00      	add	r7, sp, #0
 8106816:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8106818:	f7ff f84e 	bl	81058b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 810681c:	687b      	ldr	r3, [r7, #4]
 810681e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106820:	2b00      	cmp	r3, #0
 8106822:	d102      	bne.n	810682a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8106824:	2301      	movs	r3, #1
 8106826:	60fb      	str	r3, [r7, #12]
 8106828:	e001      	b.n	810682e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 810682a:	2300      	movs	r3, #0
 810682c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 810682e:	f7ff f875 	bl	810591c <vPortExitCritical>

	return xReturn;
 8106832:	68fb      	ldr	r3, [r7, #12]
}
 8106834:	4618      	mov	r0, r3
 8106836:	3710      	adds	r7, #16
 8106838:	46bd      	mov	sp, r7
 810683a:	bd80      	pop	{r7, pc}

0810683c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 810683c:	b580      	push	{r7, lr}
 810683e:	b084      	sub	sp, #16
 8106840:	af00      	add	r7, sp, #0
 8106842:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8106844:	f7ff f838 	bl	81058b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8106848:	687b      	ldr	r3, [r7, #4]
 810684a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 810684c:	687b      	ldr	r3, [r7, #4]
 810684e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8106850:	429a      	cmp	r2, r3
 8106852:	d102      	bne.n	810685a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8106854:	2301      	movs	r3, #1
 8106856:	60fb      	str	r3, [r7, #12]
 8106858:	e001      	b.n	810685e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 810685a:	2300      	movs	r3, #0
 810685c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 810685e:	f7ff f85d 	bl	810591c <vPortExitCritical>

	return xReturn;
 8106862:	68fb      	ldr	r3, [r7, #12]
}
 8106864:	4618      	mov	r0, r3
 8106866:	3710      	adds	r7, #16
 8106868:	46bd      	mov	sp, r7
 810686a:	bd80      	pop	{r7, pc}

0810686c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 810686c:	b480      	push	{r7}
 810686e:	b085      	sub	sp, #20
 8106870:	af00      	add	r7, sp, #0
 8106872:	6078      	str	r0, [r7, #4]
 8106874:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8106876:	2300      	movs	r3, #0
 8106878:	60fb      	str	r3, [r7, #12]
 810687a:	e014      	b.n	81068a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 810687c:	4a0f      	ldr	r2, [pc, #60]	@ (81068bc <vQueueAddToRegistry+0x50>)
 810687e:	68fb      	ldr	r3, [r7, #12]
 8106880:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8106884:	2b00      	cmp	r3, #0
 8106886:	d10b      	bne.n	81068a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8106888:	490c      	ldr	r1, [pc, #48]	@ (81068bc <vQueueAddToRegistry+0x50>)
 810688a:	68fb      	ldr	r3, [r7, #12]
 810688c:	683a      	ldr	r2, [r7, #0]
 810688e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8106892:	4a0a      	ldr	r2, [pc, #40]	@ (81068bc <vQueueAddToRegistry+0x50>)
 8106894:	68fb      	ldr	r3, [r7, #12]
 8106896:	00db      	lsls	r3, r3, #3
 8106898:	4413      	add	r3, r2
 810689a:	687a      	ldr	r2, [r7, #4]
 810689c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 810689e:	e006      	b.n	81068ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 81068a0:	68fb      	ldr	r3, [r7, #12]
 81068a2:	3301      	adds	r3, #1
 81068a4:	60fb      	str	r3, [r7, #12]
 81068a6:	68fb      	ldr	r3, [r7, #12]
 81068a8:	2b07      	cmp	r3, #7
 81068aa:	d9e7      	bls.n	810687c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 81068ac:	bf00      	nop
 81068ae:	bf00      	nop
 81068b0:	3714      	adds	r7, #20
 81068b2:	46bd      	mov	sp, r7
 81068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81068b8:	4770      	bx	lr
 81068ba:	bf00      	nop
 81068bc:	100044f0 	.word	0x100044f0

081068c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 81068c0:	b580      	push	{r7, lr}
 81068c2:	b086      	sub	sp, #24
 81068c4:	af00      	add	r7, sp, #0
 81068c6:	60f8      	str	r0, [r7, #12]
 81068c8:	60b9      	str	r1, [r7, #8]
 81068ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 81068cc:	68fb      	ldr	r3, [r7, #12]
 81068ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 81068d0:	f7fe fff2 	bl	81058b8 <vPortEnterCritical>
 81068d4:	697b      	ldr	r3, [r7, #20]
 81068d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 81068da:	b25b      	sxtb	r3, r3
 81068dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 81068e0:	d103      	bne.n	81068ea <vQueueWaitForMessageRestricted+0x2a>
 81068e2:	697b      	ldr	r3, [r7, #20]
 81068e4:	2200      	movs	r2, #0
 81068e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 81068ea:	697b      	ldr	r3, [r7, #20]
 81068ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 81068f0:	b25b      	sxtb	r3, r3
 81068f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 81068f6:	d103      	bne.n	8106900 <vQueueWaitForMessageRestricted+0x40>
 81068f8:	697b      	ldr	r3, [r7, #20]
 81068fa:	2200      	movs	r2, #0
 81068fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8106900:	f7ff f80c 	bl	810591c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8106904:	697b      	ldr	r3, [r7, #20]
 8106906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106908:	2b00      	cmp	r3, #0
 810690a:	d106      	bne.n	810691a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 810690c:	697b      	ldr	r3, [r7, #20]
 810690e:	3324      	adds	r3, #36	@ 0x24
 8106910:	687a      	ldr	r2, [r7, #4]
 8106912:	68b9      	ldr	r1, [r7, #8]
 8106914:	4618      	mov	r0, r3
 8106916:	f000 fc6d 	bl	81071f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 810691a:	6978      	ldr	r0, [r7, #20]
 810691c:	f7ff ff26 	bl	810676c <prvUnlockQueue>
	}
 8106920:	bf00      	nop
 8106922:	3718      	adds	r7, #24
 8106924:	46bd      	mov	sp, r7
 8106926:	bd80      	pop	{r7, pc}

08106928 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8106928:	b580      	push	{r7, lr}
 810692a:	b08e      	sub	sp, #56	@ 0x38
 810692c:	af04      	add	r7, sp, #16
 810692e:	60f8      	str	r0, [r7, #12]
 8106930:	60b9      	str	r1, [r7, #8]
 8106932:	607a      	str	r2, [r7, #4]
 8106934:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8106936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106938:	2b00      	cmp	r3, #0
 810693a:	d10b      	bne.n	8106954 <xTaskCreateStatic+0x2c>
	__asm volatile
 810693c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106940:	f383 8811 	msr	BASEPRI, r3
 8106944:	f3bf 8f6f 	isb	sy
 8106948:	f3bf 8f4f 	dsb	sy
 810694c:	623b      	str	r3, [r7, #32]
}
 810694e:	bf00      	nop
 8106950:	bf00      	nop
 8106952:	e7fd      	b.n	8106950 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8106954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106956:	2b00      	cmp	r3, #0
 8106958:	d10b      	bne.n	8106972 <xTaskCreateStatic+0x4a>
	__asm volatile
 810695a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810695e:	f383 8811 	msr	BASEPRI, r3
 8106962:	f3bf 8f6f 	isb	sy
 8106966:	f3bf 8f4f 	dsb	sy
 810696a:	61fb      	str	r3, [r7, #28]
}
 810696c:	bf00      	nop
 810696e:	bf00      	nop
 8106970:	e7fd      	b.n	810696e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8106972:	23a8      	movs	r3, #168	@ 0xa8
 8106974:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8106976:	693b      	ldr	r3, [r7, #16]
 8106978:	2ba8      	cmp	r3, #168	@ 0xa8
 810697a:	d00b      	beq.n	8106994 <xTaskCreateStatic+0x6c>
	__asm volatile
 810697c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106980:	f383 8811 	msr	BASEPRI, r3
 8106984:	f3bf 8f6f 	isb	sy
 8106988:	f3bf 8f4f 	dsb	sy
 810698c:	61bb      	str	r3, [r7, #24]
}
 810698e:	bf00      	nop
 8106990:	bf00      	nop
 8106992:	e7fd      	b.n	8106990 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8106994:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8106996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106998:	2b00      	cmp	r3, #0
 810699a:	d01e      	beq.n	81069da <xTaskCreateStatic+0xb2>
 810699c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810699e:	2b00      	cmp	r3, #0
 81069a0:	d01b      	beq.n	81069da <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 81069a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81069a4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 81069a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81069a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 81069aa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 81069ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81069ae:	2202      	movs	r2, #2
 81069b0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 81069b4:	2300      	movs	r3, #0
 81069b6:	9303      	str	r3, [sp, #12]
 81069b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81069ba:	9302      	str	r3, [sp, #8]
 81069bc:	f107 0314 	add.w	r3, r7, #20
 81069c0:	9301      	str	r3, [sp, #4]
 81069c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81069c4:	9300      	str	r3, [sp, #0]
 81069c6:	683b      	ldr	r3, [r7, #0]
 81069c8:	687a      	ldr	r2, [r7, #4]
 81069ca:	68b9      	ldr	r1, [r7, #8]
 81069cc:	68f8      	ldr	r0, [r7, #12]
 81069ce:	f000 f851 	bl	8106a74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 81069d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 81069d4:	f000 f8f6 	bl	8106bc4 <prvAddNewTaskToReadyList>
 81069d8:	e001      	b.n	81069de <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 81069da:	2300      	movs	r3, #0
 81069dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 81069de:	697b      	ldr	r3, [r7, #20]
	}
 81069e0:	4618      	mov	r0, r3
 81069e2:	3728      	adds	r7, #40	@ 0x28
 81069e4:	46bd      	mov	sp, r7
 81069e6:	bd80      	pop	{r7, pc}

081069e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 81069e8:	b580      	push	{r7, lr}
 81069ea:	b08c      	sub	sp, #48	@ 0x30
 81069ec:	af04      	add	r7, sp, #16
 81069ee:	60f8      	str	r0, [r7, #12]
 81069f0:	60b9      	str	r1, [r7, #8]
 81069f2:	603b      	str	r3, [r7, #0]
 81069f4:	4613      	mov	r3, r2
 81069f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 81069f8:	88fb      	ldrh	r3, [r7, #6]
 81069fa:	009b      	lsls	r3, r3, #2
 81069fc:	4618      	mov	r0, r3
 81069fe:	f7fe fb85 	bl	810510c <pvPortMalloc>
 8106a02:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8106a04:	697b      	ldr	r3, [r7, #20]
 8106a06:	2b00      	cmp	r3, #0
 8106a08:	d00e      	beq.n	8106a28 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8106a0a:	20a8      	movs	r0, #168	@ 0xa8
 8106a0c:	f7fe fb7e 	bl	810510c <pvPortMalloc>
 8106a10:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8106a12:	69fb      	ldr	r3, [r7, #28]
 8106a14:	2b00      	cmp	r3, #0
 8106a16:	d003      	beq.n	8106a20 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8106a18:	69fb      	ldr	r3, [r7, #28]
 8106a1a:	697a      	ldr	r2, [r7, #20]
 8106a1c:	631a      	str	r2, [r3, #48]	@ 0x30
 8106a1e:	e005      	b.n	8106a2c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8106a20:	6978      	ldr	r0, [r7, #20]
 8106a22:	f7fe fc41 	bl	81052a8 <vPortFree>
 8106a26:	e001      	b.n	8106a2c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8106a28:	2300      	movs	r3, #0
 8106a2a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8106a2c:	69fb      	ldr	r3, [r7, #28]
 8106a2e:	2b00      	cmp	r3, #0
 8106a30:	d017      	beq.n	8106a62 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8106a32:	69fb      	ldr	r3, [r7, #28]
 8106a34:	2200      	movs	r2, #0
 8106a36:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8106a3a:	88fa      	ldrh	r2, [r7, #6]
 8106a3c:	2300      	movs	r3, #0
 8106a3e:	9303      	str	r3, [sp, #12]
 8106a40:	69fb      	ldr	r3, [r7, #28]
 8106a42:	9302      	str	r3, [sp, #8]
 8106a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106a46:	9301      	str	r3, [sp, #4]
 8106a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106a4a:	9300      	str	r3, [sp, #0]
 8106a4c:	683b      	ldr	r3, [r7, #0]
 8106a4e:	68b9      	ldr	r1, [r7, #8]
 8106a50:	68f8      	ldr	r0, [r7, #12]
 8106a52:	f000 f80f 	bl	8106a74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8106a56:	69f8      	ldr	r0, [r7, #28]
 8106a58:	f000 f8b4 	bl	8106bc4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8106a5c:	2301      	movs	r3, #1
 8106a5e:	61bb      	str	r3, [r7, #24]
 8106a60:	e002      	b.n	8106a68 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8106a62:	f04f 33ff 	mov.w	r3, #4294967295
 8106a66:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8106a68:	69bb      	ldr	r3, [r7, #24]
	}
 8106a6a:	4618      	mov	r0, r3
 8106a6c:	3720      	adds	r7, #32
 8106a6e:	46bd      	mov	sp, r7
 8106a70:	bd80      	pop	{r7, pc}
	...

08106a74 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8106a74:	b580      	push	{r7, lr}
 8106a76:	b088      	sub	sp, #32
 8106a78:	af00      	add	r7, sp, #0
 8106a7a:	60f8      	str	r0, [r7, #12]
 8106a7c:	60b9      	str	r1, [r7, #8]
 8106a7e:	607a      	str	r2, [r7, #4]
 8106a80:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8106a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106a84:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8106a86:	687b      	ldr	r3, [r7, #4]
 8106a88:	009b      	lsls	r3, r3, #2
 8106a8a:	461a      	mov	r2, r3
 8106a8c:	21a5      	movs	r1, #165	@ 0xa5
 8106a8e:	f001 faef 	bl	8108070 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8106a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106a94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8106a96:	687b      	ldr	r3, [r7, #4]
 8106a98:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8106a9c:	3b01      	subs	r3, #1
 8106a9e:	009b      	lsls	r3, r3, #2
 8106aa0:	4413      	add	r3, r2
 8106aa2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8106aa4:	69bb      	ldr	r3, [r7, #24]
 8106aa6:	f023 0307 	bic.w	r3, r3, #7
 8106aaa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8106aac:	69bb      	ldr	r3, [r7, #24]
 8106aae:	f003 0307 	and.w	r3, r3, #7
 8106ab2:	2b00      	cmp	r3, #0
 8106ab4:	d00b      	beq.n	8106ace <prvInitialiseNewTask+0x5a>
	__asm volatile
 8106ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106aba:	f383 8811 	msr	BASEPRI, r3
 8106abe:	f3bf 8f6f 	isb	sy
 8106ac2:	f3bf 8f4f 	dsb	sy
 8106ac6:	617b      	str	r3, [r7, #20]
}
 8106ac8:	bf00      	nop
 8106aca:	bf00      	nop
 8106acc:	e7fd      	b.n	8106aca <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8106ace:	68bb      	ldr	r3, [r7, #8]
 8106ad0:	2b00      	cmp	r3, #0
 8106ad2:	d01f      	beq.n	8106b14 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8106ad4:	2300      	movs	r3, #0
 8106ad6:	61fb      	str	r3, [r7, #28]
 8106ad8:	e012      	b.n	8106b00 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8106ada:	68ba      	ldr	r2, [r7, #8]
 8106adc:	69fb      	ldr	r3, [r7, #28]
 8106ade:	4413      	add	r3, r2
 8106ae0:	7819      	ldrb	r1, [r3, #0]
 8106ae2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8106ae4:	69fb      	ldr	r3, [r7, #28]
 8106ae6:	4413      	add	r3, r2
 8106ae8:	3334      	adds	r3, #52	@ 0x34
 8106aea:	460a      	mov	r2, r1
 8106aec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8106aee:	68ba      	ldr	r2, [r7, #8]
 8106af0:	69fb      	ldr	r3, [r7, #28]
 8106af2:	4413      	add	r3, r2
 8106af4:	781b      	ldrb	r3, [r3, #0]
 8106af6:	2b00      	cmp	r3, #0
 8106af8:	d006      	beq.n	8106b08 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8106afa:	69fb      	ldr	r3, [r7, #28]
 8106afc:	3301      	adds	r3, #1
 8106afe:	61fb      	str	r3, [r7, #28]
 8106b00:	69fb      	ldr	r3, [r7, #28]
 8106b02:	2b0f      	cmp	r3, #15
 8106b04:	d9e9      	bls.n	8106ada <prvInitialiseNewTask+0x66>
 8106b06:	e000      	b.n	8106b0a <prvInitialiseNewTask+0x96>
			{
				break;
 8106b08:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8106b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b0c:	2200      	movs	r2, #0
 8106b0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8106b12:	e003      	b.n	8106b1c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8106b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b16:	2200      	movs	r2, #0
 8106b18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8106b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106b1e:	2b37      	cmp	r3, #55	@ 0x37
 8106b20:	d901      	bls.n	8106b26 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8106b22:	2337      	movs	r3, #55	@ 0x37
 8106b24:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8106b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8106b2a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8106b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8106b30:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8106b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b34:	2200      	movs	r2, #0
 8106b36:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8106b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b3a:	3304      	adds	r3, #4
 8106b3c:	4618      	mov	r0, r3
 8106b3e:	f7fe fcf3 	bl	8105528 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8106b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b44:	3318      	adds	r3, #24
 8106b46:	4618      	mov	r0, r3
 8106b48:	f7fe fcee 	bl	8105528 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8106b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8106b50:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8106b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106b54:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8106b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b5a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8106b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8106b60:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8106b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b64:	2200      	movs	r2, #0
 8106b66:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8106b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b6c:	2200      	movs	r2, #0
 8106b6e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8106b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b74:	3354      	adds	r3, #84	@ 0x54
 8106b76:	224c      	movs	r2, #76	@ 0x4c
 8106b78:	2100      	movs	r1, #0
 8106b7a:	4618      	mov	r0, r3
 8106b7c:	f001 fa78 	bl	8108070 <memset>
 8106b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b82:	4a0d      	ldr	r2, [pc, #52]	@ (8106bb8 <prvInitialiseNewTask+0x144>)
 8106b84:	659a      	str	r2, [r3, #88]	@ 0x58
 8106b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b88:	4a0c      	ldr	r2, [pc, #48]	@ (8106bbc <prvInitialiseNewTask+0x148>)
 8106b8a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8106b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106b8e:	4a0c      	ldr	r2, [pc, #48]	@ (8106bc0 <prvInitialiseNewTask+0x14c>)
 8106b90:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8106b92:	683a      	ldr	r2, [r7, #0]
 8106b94:	68f9      	ldr	r1, [r7, #12]
 8106b96:	69b8      	ldr	r0, [r7, #24]
 8106b98:	f7fe fd5a 	bl	8105650 <pxPortInitialiseStack>
 8106b9c:	4602      	mov	r2, r0
 8106b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106ba0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8106ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106ba4:	2b00      	cmp	r3, #0
 8106ba6:	d002      	beq.n	8106bae <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8106ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8106baa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8106bac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8106bae:	bf00      	nop
 8106bb0:	3720      	adds	r7, #32
 8106bb2:	46bd      	mov	sp, r7
 8106bb4:	bd80      	pop	{r7, pc}
 8106bb6:	bf00      	nop
 8106bb8:	10004b5c 	.word	0x10004b5c
 8106bbc:	10004bc4 	.word	0x10004bc4
 8106bc0:	10004c2c 	.word	0x10004c2c

08106bc4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8106bc4:	b580      	push	{r7, lr}
 8106bc6:	b082      	sub	sp, #8
 8106bc8:	af00      	add	r7, sp, #0
 8106bca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8106bcc:	f7fe fe74 	bl	81058b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8106bd0:	4b2d      	ldr	r3, [pc, #180]	@ (8106c88 <prvAddNewTaskToReadyList+0xc4>)
 8106bd2:	681b      	ldr	r3, [r3, #0]
 8106bd4:	3301      	adds	r3, #1
 8106bd6:	4a2c      	ldr	r2, [pc, #176]	@ (8106c88 <prvAddNewTaskToReadyList+0xc4>)
 8106bd8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8106bda:	4b2c      	ldr	r3, [pc, #176]	@ (8106c8c <prvAddNewTaskToReadyList+0xc8>)
 8106bdc:	681b      	ldr	r3, [r3, #0]
 8106bde:	2b00      	cmp	r3, #0
 8106be0:	d109      	bne.n	8106bf6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8106be2:	4a2a      	ldr	r2, [pc, #168]	@ (8106c8c <prvAddNewTaskToReadyList+0xc8>)
 8106be4:	687b      	ldr	r3, [r7, #4]
 8106be6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8106be8:	4b27      	ldr	r3, [pc, #156]	@ (8106c88 <prvAddNewTaskToReadyList+0xc4>)
 8106bea:	681b      	ldr	r3, [r3, #0]
 8106bec:	2b01      	cmp	r3, #1
 8106bee:	d110      	bne.n	8106c12 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8106bf0:	f000 fc2e 	bl	8107450 <prvInitialiseTaskLists>
 8106bf4:	e00d      	b.n	8106c12 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8106bf6:	4b26      	ldr	r3, [pc, #152]	@ (8106c90 <prvAddNewTaskToReadyList+0xcc>)
 8106bf8:	681b      	ldr	r3, [r3, #0]
 8106bfa:	2b00      	cmp	r3, #0
 8106bfc:	d109      	bne.n	8106c12 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8106bfe:	4b23      	ldr	r3, [pc, #140]	@ (8106c8c <prvAddNewTaskToReadyList+0xc8>)
 8106c00:	681b      	ldr	r3, [r3, #0]
 8106c02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8106c04:	687b      	ldr	r3, [r7, #4]
 8106c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106c08:	429a      	cmp	r2, r3
 8106c0a:	d802      	bhi.n	8106c12 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8106c0c:	4a1f      	ldr	r2, [pc, #124]	@ (8106c8c <prvAddNewTaskToReadyList+0xc8>)
 8106c0e:	687b      	ldr	r3, [r7, #4]
 8106c10:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8106c12:	4b20      	ldr	r3, [pc, #128]	@ (8106c94 <prvAddNewTaskToReadyList+0xd0>)
 8106c14:	681b      	ldr	r3, [r3, #0]
 8106c16:	3301      	adds	r3, #1
 8106c18:	4a1e      	ldr	r2, [pc, #120]	@ (8106c94 <prvAddNewTaskToReadyList+0xd0>)
 8106c1a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8106c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8106c94 <prvAddNewTaskToReadyList+0xd0>)
 8106c1e:	681a      	ldr	r2, [r3, #0]
 8106c20:	687b      	ldr	r3, [r7, #4]
 8106c22:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8106c24:	687b      	ldr	r3, [r7, #4]
 8106c26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8106c28:	4b1b      	ldr	r3, [pc, #108]	@ (8106c98 <prvAddNewTaskToReadyList+0xd4>)
 8106c2a:	681b      	ldr	r3, [r3, #0]
 8106c2c:	429a      	cmp	r2, r3
 8106c2e:	d903      	bls.n	8106c38 <prvAddNewTaskToReadyList+0x74>
 8106c30:	687b      	ldr	r3, [r7, #4]
 8106c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106c34:	4a18      	ldr	r2, [pc, #96]	@ (8106c98 <prvAddNewTaskToReadyList+0xd4>)
 8106c36:	6013      	str	r3, [r2, #0]
 8106c38:	687b      	ldr	r3, [r7, #4]
 8106c3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8106c3c:	4613      	mov	r3, r2
 8106c3e:	009b      	lsls	r3, r3, #2
 8106c40:	4413      	add	r3, r2
 8106c42:	009b      	lsls	r3, r3, #2
 8106c44:	4a15      	ldr	r2, [pc, #84]	@ (8106c9c <prvAddNewTaskToReadyList+0xd8>)
 8106c46:	441a      	add	r2, r3
 8106c48:	687b      	ldr	r3, [r7, #4]
 8106c4a:	3304      	adds	r3, #4
 8106c4c:	4619      	mov	r1, r3
 8106c4e:	4610      	mov	r0, r2
 8106c50:	f7fe fc77 	bl	8105542 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8106c54:	f7fe fe62 	bl	810591c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8106c58:	4b0d      	ldr	r3, [pc, #52]	@ (8106c90 <prvAddNewTaskToReadyList+0xcc>)
 8106c5a:	681b      	ldr	r3, [r3, #0]
 8106c5c:	2b00      	cmp	r3, #0
 8106c5e:	d00e      	beq.n	8106c7e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8106c60:	4b0a      	ldr	r3, [pc, #40]	@ (8106c8c <prvAddNewTaskToReadyList+0xc8>)
 8106c62:	681b      	ldr	r3, [r3, #0]
 8106c64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8106c66:	687b      	ldr	r3, [r7, #4]
 8106c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106c6a:	429a      	cmp	r2, r3
 8106c6c:	d207      	bcs.n	8106c7e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8106c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8106ca0 <prvAddNewTaskToReadyList+0xdc>)
 8106c70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8106c74:	601a      	str	r2, [r3, #0]
 8106c76:	f3bf 8f4f 	dsb	sy
 8106c7a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8106c7e:	bf00      	nop
 8106c80:	3708      	adds	r7, #8
 8106c82:	46bd      	mov	sp, r7
 8106c84:	bd80      	pop	{r7, pc}
 8106c86:	bf00      	nop
 8106c88:	10004a04 	.word	0x10004a04
 8106c8c:	10004530 	.word	0x10004530
 8106c90:	10004a10 	.word	0x10004a10
 8106c94:	10004a20 	.word	0x10004a20
 8106c98:	10004a0c 	.word	0x10004a0c
 8106c9c:	10004534 	.word	0x10004534
 8106ca0:	e000ed04 	.word	0xe000ed04

08106ca4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8106ca4:	b580      	push	{r7, lr}
 8106ca6:	b084      	sub	sp, #16
 8106ca8:	af00      	add	r7, sp, #0
 8106caa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8106cac:	2300      	movs	r3, #0
 8106cae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8106cb0:	687b      	ldr	r3, [r7, #4]
 8106cb2:	2b00      	cmp	r3, #0
 8106cb4:	d018      	beq.n	8106ce8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8106cb6:	4b14      	ldr	r3, [pc, #80]	@ (8106d08 <vTaskDelay+0x64>)
 8106cb8:	681b      	ldr	r3, [r3, #0]
 8106cba:	2b00      	cmp	r3, #0
 8106cbc:	d00b      	beq.n	8106cd6 <vTaskDelay+0x32>
	__asm volatile
 8106cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106cc2:	f383 8811 	msr	BASEPRI, r3
 8106cc6:	f3bf 8f6f 	isb	sy
 8106cca:	f3bf 8f4f 	dsb	sy
 8106cce:	60bb      	str	r3, [r7, #8]
}
 8106cd0:	bf00      	nop
 8106cd2:	bf00      	nop
 8106cd4:	e7fd      	b.n	8106cd2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8106cd6:	f000 f88b 	bl	8106df0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8106cda:	2100      	movs	r1, #0
 8106cdc:	6878      	ldr	r0, [r7, #4]
 8106cde:	f000 fe19 	bl	8107914 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8106ce2:	f000 f893 	bl	8106e0c <xTaskResumeAll>
 8106ce6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8106ce8:	68fb      	ldr	r3, [r7, #12]
 8106cea:	2b00      	cmp	r3, #0
 8106cec:	d107      	bne.n	8106cfe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8106cee:	4b07      	ldr	r3, [pc, #28]	@ (8106d0c <vTaskDelay+0x68>)
 8106cf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8106cf4:	601a      	str	r2, [r3, #0]
 8106cf6:	f3bf 8f4f 	dsb	sy
 8106cfa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8106cfe:	bf00      	nop
 8106d00:	3710      	adds	r7, #16
 8106d02:	46bd      	mov	sp, r7
 8106d04:	bd80      	pop	{r7, pc}
 8106d06:	bf00      	nop
 8106d08:	10004a2c 	.word	0x10004a2c
 8106d0c:	e000ed04 	.word	0xe000ed04

08106d10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8106d10:	b580      	push	{r7, lr}
 8106d12:	b08a      	sub	sp, #40	@ 0x28
 8106d14:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8106d16:	2300      	movs	r3, #0
 8106d18:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8106d1a:	2300      	movs	r3, #0
 8106d1c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8106d1e:	463a      	mov	r2, r7
 8106d20:	1d39      	adds	r1, r7, #4
 8106d22:	f107 0308 	add.w	r3, r7, #8
 8106d26:	4618      	mov	r0, r3
 8106d28:	f7fe f9bc 	bl	81050a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8106d2c:	6839      	ldr	r1, [r7, #0]
 8106d2e:	687b      	ldr	r3, [r7, #4]
 8106d30:	68ba      	ldr	r2, [r7, #8]
 8106d32:	9202      	str	r2, [sp, #8]
 8106d34:	9301      	str	r3, [sp, #4]
 8106d36:	2300      	movs	r3, #0
 8106d38:	9300      	str	r3, [sp, #0]
 8106d3a:	2300      	movs	r3, #0
 8106d3c:	460a      	mov	r2, r1
 8106d3e:	4924      	ldr	r1, [pc, #144]	@ (8106dd0 <vTaskStartScheduler+0xc0>)
 8106d40:	4824      	ldr	r0, [pc, #144]	@ (8106dd4 <vTaskStartScheduler+0xc4>)
 8106d42:	f7ff fdf1 	bl	8106928 <xTaskCreateStatic>
 8106d46:	4603      	mov	r3, r0
 8106d48:	4a23      	ldr	r2, [pc, #140]	@ (8106dd8 <vTaskStartScheduler+0xc8>)
 8106d4a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8106d4c:	4b22      	ldr	r3, [pc, #136]	@ (8106dd8 <vTaskStartScheduler+0xc8>)
 8106d4e:	681b      	ldr	r3, [r3, #0]
 8106d50:	2b00      	cmp	r3, #0
 8106d52:	d002      	beq.n	8106d5a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8106d54:	2301      	movs	r3, #1
 8106d56:	617b      	str	r3, [r7, #20]
 8106d58:	e001      	b.n	8106d5e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8106d5a:	2300      	movs	r3, #0
 8106d5c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8106d5e:	697b      	ldr	r3, [r7, #20]
 8106d60:	2b01      	cmp	r3, #1
 8106d62:	d102      	bne.n	8106d6a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8106d64:	f000 fe2a 	bl	81079bc <xTimerCreateTimerTask>
 8106d68:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8106d6a:	697b      	ldr	r3, [r7, #20]
 8106d6c:	2b01      	cmp	r3, #1
 8106d6e:	d11b      	bne.n	8106da8 <vTaskStartScheduler+0x98>
	__asm volatile
 8106d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106d74:	f383 8811 	msr	BASEPRI, r3
 8106d78:	f3bf 8f6f 	isb	sy
 8106d7c:	f3bf 8f4f 	dsb	sy
 8106d80:	613b      	str	r3, [r7, #16]
}
 8106d82:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8106d84:	4b15      	ldr	r3, [pc, #84]	@ (8106ddc <vTaskStartScheduler+0xcc>)
 8106d86:	681b      	ldr	r3, [r3, #0]
 8106d88:	3354      	adds	r3, #84	@ 0x54
 8106d8a:	4a15      	ldr	r2, [pc, #84]	@ (8106de0 <vTaskStartScheduler+0xd0>)
 8106d8c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8106d8e:	4b15      	ldr	r3, [pc, #84]	@ (8106de4 <vTaskStartScheduler+0xd4>)
 8106d90:	f04f 32ff 	mov.w	r2, #4294967295
 8106d94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8106d96:	4b14      	ldr	r3, [pc, #80]	@ (8106de8 <vTaskStartScheduler+0xd8>)
 8106d98:	2201      	movs	r2, #1
 8106d9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8106d9c:	4b13      	ldr	r3, [pc, #76]	@ (8106dec <vTaskStartScheduler+0xdc>)
 8106d9e:	2200      	movs	r2, #0
 8106da0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8106da2:	f7fe fce5 	bl	8105770 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8106da6:	e00f      	b.n	8106dc8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8106da8:	697b      	ldr	r3, [r7, #20]
 8106daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106dae:	d10b      	bne.n	8106dc8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8106db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106db4:	f383 8811 	msr	BASEPRI, r3
 8106db8:	f3bf 8f6f 	isb	sy
 8106dbc:	f3bf 8f4f 	dsb	sy
 8106dc0:	60fb      	str	r3, [r7, #12]
}
 8106dc2:	bf00      	nop
 8106dc4:	bf00      	nop
 8106dc6:	e7fd      	b.n	8106dc4 <vTaskStartScheduler+0xb4>
}
 8106dc8:	bf00      	nop
 8106dca:	3718      	adds	r7, #24
 8106dcc:	46bd      	mov	sp, r7
 8106dce:	bd80      	pop	{r7, pc}
 8106dd0:	081082b8 	.word	0x081082b8
 8106dd4:	08107421 	.word	0x08107421
 8106dd8:	10004a28 	.word	0x10004a28
 8106ddc:	10004530 	.word	0x10004530
 8106de0:	10000014 	.word	0x10000014
 8106de4:	10004a24 	.word	0x10004a24
 8106de8:	10004a10 	.word	0x10004a10
 8106dec:	10004a08 	.word	0x10004a08

08106df0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8106df0:	b480      	push	{r7}
 8106df2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8106df4:	4b04      	ldr	r3, [pc, #16]	@ (8106e08 <vTaskSuspendAll+0x18>)
 8106df6:	681b      	ldr	r3, [r3, #0]
 8106df8:	3301      	adds	r3, #1
 8106dfa:	4a03      	ldr	r2, [pc, #12]	@ (8106e08 <vTaskSuspendAll+0x18>)
 8106dfc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8106dfe:	bf00      	nop
 8106e00:	46bd      	mov	sp, r7
 8106e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106e06:	4770      	bx	lr
 8106e08:	10004a2c 	.word	0x10004a2c

08106e0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8106e0c:	b580      	push	{r7, lr}
 8106e0e:	b084      	sub	sp, #16
 8106e10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8106e12:	2300      	movs	r3, #0
 8106e14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8106e16:	2300      	movs	r3, #0
 8106e18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8106e1a:	4b42      	ldr	r3, [pc, #264]	@ (8106f24 <xTaskResumeAll+0x118>)
 8106e1c:	681b      	ldr	r3, [r3, #0]
 8106e1e:	2b00      	cmp	r3, #0
 8106e20:	d10b      	bne.n	8106e3a <xTaskResumeAll+0x2e>
	__asm volatile
 8106e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106e26:	f383 8811 	msr	BASEPRI, r3
 8106e2a:	f3bf 8f6f 	isb	sy
 8106e2e:	f3bf 8f4f 	dsb	sy
 8106e32:	603b      	str	r3, [r7, #0]
}
 8106e34:	bf00      	nop
 8106e36:	bf00      	nop
 8106e38:	e7fd      	b.n	8106e36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8106e3a:	f7fe fd3d 	bl	81058b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8106e3e:	4b39      	ldr	r3, [pc, #228]	@ (8106f24 <xTaskResumeAll+0x118>)
 8106e40:	681b      	ldr	r3, [r3, #0]
 8106e42:	3b01      	subs	r3, #1
 8106e44:	4a37      	ldr	r2, [pc, #220]	@ (8106f24 <xTaskResumeAll+0x118>)
 8106e46:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8106e48:	4b36      	ldr	r3, [pc, #216]	@ (8106f24 <xTaskResumeAll+0x118>)
 8106e4a:	681b      	ldr	r3, [r3, #0]
 8106e4c:	2b00      	cmp	r3, #0
 8106e4e:	d162      	bne.n	8106f16 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8106e50:	4b35      	ldr	r3, [pc, #212]	@ (8106f28 <xTaskResumeAll+0x11c>)
 8106e52:	681b      	ldr	r3, [r3, #0]
 8106e54:	2b00      	cmp	r3, #0
 8106e56:	d05e      	beq.n	8106f16 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8106e58:	e02f      	b.n	8106eba <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8106e5a:	4b34      	ldr	r3, [pc, #208]	@ (8106f2c <xTaskResumeAll+0x120>)
 8106e5c:	68db      	ldr	r3, [r3, #12]
 8106e5e:	68db      	ldr	r3, [r3, #12]
 8106e60:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8106e62:	68fb      	ldr	r3, [r7, #12]
 8106e64:	3318      	adds	r3, #24
 8106e66:	4618      	mov	r0, r3
 8106e68:	f7fe fbc8 	bl	81055fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8106e6c:	68fb      	ldr	r3, [r7, #12]
 8106e6e:	3304      	adds	r3, #4
 8106e70:	4618      	mov	r0, r3
 8106e72:	f7fe fbc3 	bl	81055fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8106e76:	68fb      	ldr	r3, [r7, #12]
 8106e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8106e7a:	4b2d      	ldr	r3, [pc, #180]	@ (8106f30 <xTaskResumeAll+0x124>)
 8106e7c:	681b      	ldr	r3, [r3, #0]
 8106e7e:	429a      	cmp	r2, r3
 8106e80:	d903      	bls.n	8106e8a <xTaskResumeAll+0x7e>
 8106e82:	68fb      	ldr	r3, [r7, #12]
 8106e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106e86:	4a2a      	ldr	r2, [pc, #168]	@ (8106f30 <xTaskResumeAll+0x124>)
 8106e88:	6013      	str	r3, [r2, #0]
 8106e8a:	68fb      	ldr	r3, [r7, #12]
 8106e8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8106e8e:	4613      	mov	r3, r2
 8106e90:	009b      	lsls	r3, r3, #2
 8106e92:	4413      	add	r3, r2
 8106e94:	009b      	lsls	r3, r3, #2
 8106e96:	4a27      	ldr	r2, [pc, #156]	@ (8106f34 <xTaskResumeAll+0x128>)
 8106e98:	441a      	add	r2, r3
 8106e9a:	68fb      	ldr	r3, [r7, #12]
 8106e9c:	3304      	adds	r3, #4
 8106e9e:	4619      	mov	r1, r3
 8106ea0:	4610      	mov	r0, r2
 8106ea2:	f7fe fb4e 	bl	8105542 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8106ea6:	68fb      	ldr	r3, [r7, #12]
 8106ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8106eaa:	4b23      	ldr	r3, [pc, #140]	@ (8106f38 <xTaskResumeAll+0x12c>)
 8106eac:	681b      	ldr	r3, [r3, #0]
 8106eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106eb0:	429a      	cmp	r2, r3
 8106eb2:	d302      	bcc.n	8106eba <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8106eb4:	4b21      	ldr	r3, [pc, #132]	@ (8106f3c <xTaskResumeAll+0x130>)
 8106eb6:	2201      	movs	r2, #1
 8106eb8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8106eba:	4b1c      	ldr	r3, [pc, #112]	@ (8106f2c <xTaskResumeAll+0x120>)
 8106ebc:	681b      	ldr	r3, [r3, #0]
 8106ebe:	2b00      	cmp	r3, #0
 8106ec0:	d1cb      	bne.n	8106e5a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8106ec2:	68fb      	ldr	r3, [r7, #12]
 8106ec4:	2b00      	cmp	r3, #0
 8106ec6:	d001      	beq.n	8106ecc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8106ec8:	f000 fb66 	bl	8107598 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8106ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8106f40 <xTaskResumeAll+0x134>)
 8106ece:	681b      	ldr	r3, [r3, #0]
 8106ed0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8106ed2:	687b      	ldr	r3, [r7, #4]
 8106ed4:	2b00      	cmp	r3, #0
 8106ed6:	d010      	beq.n	8106efa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8106ed8:	f000 f846 	bl	8106f68 <xTaskIncrementTick>
 8106edc:	4603      	mov	r3, r0
 8106ede:	2b00      	cmp	r3, #0
 8106ee0:	d002      	beq.n	8106ee8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8106ee2:	4b16      	ldr	r3, [pc, #88]	@ (8106f3c <xTaskResumeAll+0x130>)
 8106ee4:	2201      	movs	r2, #1
 8106ee6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8106ee8:	687b      	ldr	r3, [r7, #4]
 8106eea:	3b01      	subs	r3, #1
 8106eec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8106eee:	687b      	ldr	r3, [r7, #4]
 8106ef0:	2b00      	cmp	r3, #0
 8106ef2:	d1f1      	bne.n	8106ed8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8106ef4:	4b12      	ldr	r3, [pc, #72]	@ (8106f40 <xTaskResumeAll+0x134>)
 8106ef6:	2200      	movs	r2, #0
 8106ef8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8106efa:	4b10      	ldr	r3, [pc, #64]	@ (8106f3c <xTaskResumeAll+0x130>)
 8106efc:	681b      	ldr	r3, [r3, #0]
 8106efe:	2b00      	cmp	r3, #0
 8106f00:	d009      	beq.n	8106f16 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8106f02:	2301      	movs	r3, #1
 8106f04:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8106f06:	4b0f      	ldr	r3, [pc, #60]	@ (8106f44 <xTaskResumeAll+0x138>)
 8106f08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8106f0c:	601a      	str	r2, [r3, #0]
 8106f0e:	f3bf 8f4f 	dsb	sy
 8106f12:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8106f16:	f7fe fd01 	bl	810591c <vPortExitCritical>

	return xAlreadyYielded;
 8106f1a:	68bb      	ldr	r3, [r7, #8]
}
 8106f1c:	4618      	mov	r0, r3
 8106f1e:	3710      	adds	r7, #16
 8106f20:	46bd      	mov	sp, r7
 8106f22:	bd80      	pop	{r7, pc}
 8106f24:	10004a2c 	.word	0x10004a2c
 8106f28:	10004a04 	.word	0x10004a04
 8106f2c:	100049c4 	.word	0x100049c4
 8106f30:	10004a0c 	.word	0x10004a0c
 8106f34:	10004534 	.word	0x10004534
 8106f38:	10004530 	.word	0x10004530
 8106f3c:	10004a18 	.word	0x10004a18
 8106f40:	10004a14 	.word	0x10004a14
 8106f44:	e000ed04 	.word	0xe000ed04

08106f48 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8106f48:	b480      	push	{r7}
 8106f4a:	b083      	sub	sp, #12
 8106f4c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8106f4e:	4b05      	ldr	r3, [pc, #20]	@ (8106f64 <xTaskGetTickCount+0x1c>)
 8106f50:	681b      	ldr	r3, [r3, #0]
 8106f52:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8106f54:	687b      	ldr	r3, [r7, #4]
}
 8106f56:	4618      	mov	r0, r3
 8106f58:	370c      	adds	r7, #12
 8106f5a:	46bd      	mov	sp, r7
 8106f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106f60:	4770      	bx	lr
 8106f62:	bf00      	nop
 8106f64:	10004a08 	.word	0x10004a08

08106f68 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8106f68:	b580      	push	{r7, lr}
 8106f6a:	b086      	sub	sp, #24
 8106f6c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8106f6e:	2300      	movs	r3, #0
 8106f70:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8106f72:	4b4f      	ldr	r3, [pc, #316]	@ (81070b0 <xTaskIncrementTick+0x148>)
 8106f74:	681b      	ldr	r3, [r3, #0]
 8106f76:	2b00      	cmp	r3, #0
 8106f78:	f040 8090 	bne.w	810709c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8106f7c:	4b4d      	ldr	r3, [pc, #308]	@ (81070b4 <xTaskIncrementTick+0x14c>)
 8106f7e:	681b      	ldr	r3, [r3, #0]
 8106f80:	3301      	adds	r3, #1
 8106f82:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8106f84:	4a4b      	ldr	r2, [pc, #300]	@ (81070b4 <xTaskIncrementTick+0x14c>)
 8106f86:	693b      	ldr	r3, [r7, #16]
 8106f88:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8106f8a:	693b      	ldr	r3, [r7, #16]
 8106f8c:	2b00      	cmp	r3, #0
 8106f8e:	d121      	bne.n	8106fd4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8106f90:	4b49      	ldr	r3, [pc, #292]	@ (81070b8 <xTaskIncrementTick+0x150>)
 8106f92:	681b      	ldr	r3, [r3, #0]
 8106f94:	681b      	ldr	r3, [r3, #0]
 8106f96:	2b00      	cmp	r3, #0
 8106f98:	d00b      	beq.n	8106fb2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8106f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8106f9e:	f383 8811 	msr	BASEPRI, r3
 8106fa2:	f3bf 8f6f 	isb	sy
 8106fa6:	f3bf 8f4f 	dsb	sy
 8106faa:	603b      	str	r3, [r7, #0]
}
 8106fac:	bf00      	nop
 8106fae:	bf00      	nop
 8106fb0:	e7fd      	b.n	8106fae <xTaskIncrementTick+0x46>
 8106fb2:	4b41      	ldr	r3, [pc, #260]	@ (81070b8 <xTaskIncrementTick+0x150>)
 8106fb4:	681b      	ldr	r3, [r3, #0]
 8106fb6:	60fb      	str	r3, [r7, #12]
 8106fb8:	4b40      	ldr	r3, [pc, #256]	@ (81070bc <xTaskIncrementTick+0x154>)
 8106fba:	681b      	ldr	r3, [r3, #0]
 8106fbc:	4a3e      	ldr	r2, [pc, #248]	@ (81070b8 <xTaskIncrementTick+0x150>)
 8106fbe:	6013      	str	r3, [r2, #0]
 8106fc0:	4a3e      	ldr	r2, [pc, #248]	@ (81070bc <xTaskIncrementTick+0x154>)
 8106fc2:	68fb      	ldr	r3, [r7, #12]
 8106fc4:	6013      	str	r3, [r2, #0]
 8106fc6:	4b3e      	ldr	r3, [pc, #248]	@ (81070c0 <xTaskIncrementTick+0x158>)
 8106fc8:	681b      	ldr	r3, [r3, #0]
 8106fca:	3301      	adds	r3, #1
 8106fcc:	4a3c      	ldr	r2, [pc, #240]	@ (81070c0 <xTaskIncrementTick+0x158>)
 8106fce:	6013      	str	r3, [r2, #0]
 8106fd0:	f000 fae2 	bl	8107598 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8106fd4:	4b3b      	ldr	r3, [pc, #236]	@ (81070c4 <xTaskIncrementTick+0x15c>)
 8106fd6:	681b      	ldr	r3, [r3, #0]
 8106fd8:	693a      	ldr	r2, [r7, #16]
 8106fda:	429a      	cmp	r2, r3
 8106fdc:	d349      	bcc.n	8107072 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8106fde:	4b36      	ldr	r3, [pc, #216]	@ (81070b8 <xTaskIncrementTick+0x150>)
 8106fe0:	681b      	ldr	r3, [r3, #0]
 8106fe2:	681b      	ldr	r3, [r3, #0]
 8106fe4:	2b00      	cmp	r3, #0
 8106fe6:	d104      	bne.n	8106ff2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8106fe8:	4b36      	ldr	r3, [pc, #216]	@ (81070c4 <xTaskIncrementTick+0x15c>)
 8106fea:	f04f 32ff 	mov.w	r2, #4294967295
 8106fee:	601a      	str	r2, [r3, #0]
					break;
 8106ff0:	e03f      	b.n	8107072 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8106ff2:	4b31      	ldr	r3, [pc, #196]	@ (81070b8 <xTaskIncrementTick+0x150>)
 8106ff4:	681b      	ldr	r3, [r3, #0]
 8106ff6:	68db      	ldr	r3, [r3, #12]
 8106ff8:	68db      	ldr	r3, [r3, #12]
 8106ffa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8106ffc:	68bb      	ldr	r3, [r7, #8]
 8106ffe:	685b      	ldr	r3, [r3, #4]
 8107000:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8107002:	693a      	ldr	r2, [r7, #16]
 8107004:	687b      	ldr	r3, [r7, #4]
 8107006:	429a      	cmp	r2, r3
 8107008:	d203      	bcs.n	8107012 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 810700a:	4a2e      	ldr	r2, [pc, #184]	@ (81070c4 <xTaskIncrementTick+0x15c>)
 810700c:	687b      	ldr	r3, [r7, #4]
 810700e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8107010:	e02f      	b.n	8107072 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8107012:	68bb      	ldr	r3, [r7, #8]
 8107014:	3304      	adds	r3, #4
 8107016:	4618      	mov	r0, r3
 8107018:	f7fe faf0 	bl	81055fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 810701c:	68bb      	ldr	r3, [r7, #8]
 810701e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107020:	2b00      	cmp	r3, #0
 8107022:	d004      	beq.n	810702e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8107024:	68bb      	ldr	r3, [r7, #8]
 8107026:	3318      	adds	r3, #24
 8107028:	4618      	mov	r0, r3
 810702a:	f7fe fae7 	bl	81055fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 810702e:	68bb      	ldr	r3, [r7, #8]
 8107030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8107032:	4b25      	ldr	r3, [pc, #148]	@ (81070c8 <xTaskIncrementTick+0x160>)
 8107034:	681b      	ldr	r3, [r3, #0]
 8107036:	429a      	cmp	r2, r3
 8107038:	d903      	bls.n	8107042 <xTaskIncrementTick+0xda>
 810703a:	68bb      	ldr	r3, [r7, #8]
 810703c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810703e:	4a22      	ldr	r2, [pc, #136]	@ (81070c8 <xTaskIncrementTick+0x160>)
 8107040:	6013      	str	r3, [r2, #0]
 8107042:	68bb      	ldr	r3, [r7, #8]
 8107044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8107046:	4613      	mov	r3, r2
 8107048:	009b      	lsls	r3, r3, #2
 810704a:	4413      	add	r3, r2
 810704c:	009b      	lsls	r3, r3, #2
 810704e:	4a1f      	ldr	r2, [pc, #124]	@ (81070cc <xTaskIncrementTick+0x164>)
 8107050:	441a      	add	r2, r3
 8107052:	68bb      	ldr	r3, [r7, #8]
 8107054:	3304      	adds	r3, #4
 8107056:	4619      	mov	r1, r3
 8107058:	4610      	mov	r0, r2
 810705a:	f7fe fa72 	bl	8105542 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810705e:	68bb      	ldr	r3, [r7, #8]
 8107060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8107062:	4b1b      	ldr	r3, [pc, #108]	@ (81070d0 <xTaskIncrementTick+0x168>)
 8107064:	681b      	ldr	r3, [r3, #0]
 8107066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107068:	429a      	cmp	r2, r3
 810706a:	d3b8      	bcc.n	8106fde <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 810706c:	2301      	movs	r3, #1
 810706e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8107070:	e7b5      	b.n	8106fde <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8107072:	4b17      	ldr	r3, [pc, #92]	@ (81070d0 <xTaskIncrementTick+0x168>)
 8107074:	681b      	ldr	r3, [r3, #0]
 8107076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8107078:	4914      	ldr	r1, [pc, #80]	@ (81070cc <xTaskIncrementTick+0x164>)
 810707a:	4613      	mov	r3, r2
 810707c:	009b      	lsls	r3, r3, #2
 810707e:	4413      	add	r3, r2
 8107080:	009b      	lsls	r3, r3, #2
 8107082:	440b      	add	r3, r1
 8107084:	681b      	ldr	r3, [r3, #0]
 8107086:	2b01      	cmp	r3, #1
 8107088:	d901      	bls.n	810708e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 810708a:	2301      	movs	r3, #1
 810708c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 810708e:	4b11      	ldr	r3, [pc, #68]	@ (81070d4 <xTaskIncrementTick+0x16c>)
 8107090:	681b      	ldr	r3, [r3, #0]
 8107092:	2b00      	cmp	r3, #0
 8107094:	d007      	beq.n	81070a6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8107096:	2301      	movs	r3, #1
 8107098:	617b      	str	r3, [r7, #20]
 810709a:	e004      	b.n	81070a6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 810709c:	4b0e      	ldr	r3, [pc, #56]	@ (81070d8 <xTaskIncrementTick+0x170>)
 810709e:	681b      	ldr	r3, [r3, #0]
 81070a0:	3301      	adds	r3, #1
 81070a2:	4a0d      	ldr	r2, [pc, #52]	@ (81070d8 <xTaskIncrementTick+0x170>)
 81070a4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 81070a6:	697b      	ldr	r3, [r7, #20]
}
 81070a8:	4618      	mov	r0, r3
 81070aa:	3718      	adds	r7, #24
 81070ac:	46bd      	mov	sp, r7
 81070ae:	bd80      	pop	{r7, pc}
 81070b0:	10004a2c 	.word	0x10004a2c
 81070b4:	10004a08 	.word	0x10004a08
 81070b8:	100049bc 	.word	0x100049bc
 81070bc:	100049c0 	.word	0x100049c0
 81070c0:	10004a1c 	.word	0x10004a1c
 81070c4:	10004a24 	.word	0x10004a24
 81070c8:	10004a0c 	.word	0x10004a0c
 81070cc:	10004534 	.word	0x10004534
 81070d0:	10004530 	.word	0x10004530
 81070d4:	10004a18 	.word	0x10004a18
 81070d8:	10004a14 	.word	0x10004a14

081070dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 81070dc:	b480      	push	{r7}
 81070de:	b085      	sub	sp, #20
 81070e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 81070e2:	4b2b      	ldr	r3, [pc, #172]	@ (8107190 <vTaskSwitchContext+0xb4>)
 81070e4:	681b      	ldr	r3, [r3, #0]
 81070e6:	2b00      	cmp	r3, #0
 81070e8:	d003      	beq.n	81070f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 81070ea:	4b2a      	ldr	r3, [pc, #168]	@ (8107194 <vTaskSwitchContext+0xb8>)
 81070ec:	2201      	movs	r2, #1
 81070ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 81070f0:	e047      	b.n	8107182 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 81070f2:	4b28      	ldr	r3, [pc, #160]	@ (8107194 <vTaskSwitchContext+0xb8>)
 81070f4:	2200      	movs	r2, #0
 81070f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81070f8:	4b27      	ldr	r3, [pc, #156]	@ (8107198 <vTaskSwitchContext+0xbc>)
 81070fa:	681b      	ldr	r3, [r3, #0]
 81070fc:	60fb      	str	r3, [r7, #12]
 81070fe:	e011      	b.n	8107124 <vTaskSwitchContext+0x48>
 8107100:	68fb      	ldr	r3, [r7, #12]
 8107102:	2b00      	cmp	r3, #0
 8107104:	d10b      	bne.n	810711e <vTaskSwitchContext+0x42>
	__asm volatile
 8107106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810710a:	f383 8811 	msr	BASEPRI, r3
 810710e:	f3bf 8f6f 	isb	sy
 8107112:	f3bf 8f4f 	dsb	sy
 8107116:	607b      	str	r3, [r7, #4]
}
 8107118:	bf00      	nop
 810711a:	bf00      	nop
 810711c:	e7fd      	b.n	810711a <vTaskSwitchContext+0x3e>
 810711e:	68fb      	ldr	r3, [r7, #12]
 8107120:	3b01      	subs	r3, #1
 8107122:	60fb      	str	r3, [r7, #12]
 8107124:	491d      	ldr	r1, [pc, #116]	@ (810719c <vTaskSwitchContext+0xc0>)
 8107126:	68fa      	ldr	r2, [r7, #12]
 8107128:	4613      	mov	r3, r2
 810712a:	009b      	lsls	r3, r3, #2
 810712c:	4413      	add	r3, r2
 810712e:	009b      	lsls	r3, r3, #2
 8107130:	440b      	add	r3, r1
 8107132:	681b      	ldr	r3, [r3, #0]
 8107134:	2b00      	cmp	r3, #0
 8107136:	d0e3      	beq.n	8107100 <vTaskSwitchContext+0x24>
 8107138:	68fa      	ldr	r2, [r7, #12]
 810713a:	4613      	mov	r3, r2
 810713c:	009b      	lsls	r3, r3, #2
 810713e:	4413      	add	r3, r2
 8107140:	009b      	lsls	r3, r3, #2
 8107142:	4a16      	ldr	r2, [pc, #88]	@ (810719c <vTaskSwitchContext+0xc0>)
 8107144:	4413      	add	r3, r2
 8107146:	60bb      	str	r3, [r7, #8]
 8107148:	68bb      	ldr	r3, [r7, #8]
 810714a:	685b      	ldr	r3, [r3, #4]
 810714c:	685a      	ldr	r2, [r3, #4]
 810714e:	68bb      	ldr	r3, [r7, #8]
 8107150:	605a      	str	r2, [r3, #4]
 8107152:	68bb      	ldr	r3, [r7, #8]
 8107154:	685a      	ldr	r2, [r3, #4]
 8107156:	68bb      	ldr	r3, [r7, #8]
 8107158:	3308      	adds	r3, #8
 810715a:	429a      	cmp	r2, r3
 810715c:	d104      	bne.n	8107168 <vTaskSwitchContext+0x8c>
 810715e:	68bb      	ldr	r3, [r7, #8]
 8107160:	685b      	ldr	r3, [r3, #4]
 8107162:	685a      	ldr	r2, [r3, #4]
 8107164:	68bb      	ldr	r3, [r7, #8]
 8107166:	605a      	str	r2, [r3, #4]
 8107168:	68bb      	ldr	r3, [r7, #8]
 810716a:	685b      	ldr	r3, [r3, #4]
 810716c:	68db      	ldr	r3, [r3, #12]
 810716e:	4a0c      	ldr	r2, [pc, #48]	@ (81071a0 <vTaskSwitchContext+0xc4>)
 8107170:	6013      	str	r3, [r2, #0]
 8107172:	4a09      	ldr	r2, [pc, #36]	@ (8107198 <vTaskSwitchContext+0xbc>)
 8107174:	68fb      	ldr	r3, [r7, #12]
 8107176:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8107178:	4b09      	ldr	r3, [pc, #36]	@ (81071a0 <vTaskSwitchContext+0xc4>)
 810717a:	681b      	ldr	r3, [r3, #0]
 810717c:	3354      	adds	r3, #84	@ 0x54
 810717e:	4a09      	ldr	r2, [pc, #36]	@ (81071a4 <vTaskSwitchContext+0xc8>)
 8107180:	6013      	str	r3, [r2, #0]
}
 8107182:	bf00      	nop
 8107184:	3714      	adds	r7, #20
 8107186:	46bd      	mov	sp, r7
 8107188:	f85d 7b04 	ldr.w	r7, [sp], #4
 810718c:	4770      	bx	lr
 810718e:	bf00      	nop
 8107190:	10004a2c 	.word	0x10004a2c
 8107194:	10004a18 	.word	0x10004a18
 8107198:	10004a0c 	.word	0x10004a0c
 810719c:	10004534 	.word	0x10004534
 81071a0:	10004530 	.word	0x10004530
 81071a4:	10000014 	.word	0x10000014

081071a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 81071a8:	b580      	push	{r7, lr}
 81071aa:	b084      	sub	sp, #16
 81071ac:	af00      	add	r7, sp, #0
 81071ae:	6078      	str	r0, [r7, #4]
 81071b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 81071b2:	687b      	ldr	r3, [r7, #4]
 81071b4:	2b00      	cmp	r3, #0
 81071b6:	d10b      	bne.n	81071d0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 81071b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81071bc:	f383 8811 	msr	BASEPRI, r3
 81071c0:	f3bf 8f6f 	isb	sy
 81071c4:	f3bf 8f4f 	dsb	sy
 81071c8:	60fb      	str	r3, [r7, #12]
}
 81071ca:	bf00      	nop
 81071cc:	bf00      	nop
 81071ce:	e7fd      	b.n	81071cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 81071d0:	4b07      	ldr	r3, [pc, #28]	@ (81071f0 <vTaskPlaceOnEventList+0x48>)
 81071d2:	681b      	ldr	r3, [r3, #0]
 81071d4:	3318      	adds	r3, #24
 81071d6:	4619      	mov	r1, r3
 81071d8:	6878      	ldr	r0, [r7, #4]
 81071da:	f7fe f9d6 	bl	810558a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 81071de:	2101      	movs	r1, #1
 81071e0:	6838      	ldr	r0, [r7, #0]
 81071e2:	f000 fb97 	bl	8107914 <prvAddCurrentTaskToDelayedList>
}
 81071e6:	bf00      	nop
 81071e8:	3710      	adds	r7, #16
 81071ea:	46bd      	mov	sp, r7
 81071ec:	bd80      	pop	{r7, pc}
 81071ee:	bf00      	nop
 81071f0:	10004530 	.word	0x10004530

081071f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 81071f4:	b580      	push	{r7, lr}
 81071f6:	b086      	sub	sp, #24
 81071f8:	af00      	add	r7, sp, #0
 81071fa:	60f8      	str	r0, [r7, #12]
 81071fc:	60b9      	str	r1, [r7, #8]
 81071fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8107200:	68fb      	ldr	r3, [r7, #12]
 8107202:	2b00      	cmp	r3, #0
 8107204:	d10b      	bne.n	810721e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8107206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810720a:	f383 8811 	msr	BASEPRI, r3
 810720e:	f3bf 8f6f 	isb	sy
 8107212:	f3bf 8f4f 	dsb	sy
 8107216:	617b      	str	r3, [r7, #20]
}
 8107218:	bf00      	nop
 810721a:	bf00      	nop
 810721c:	e7fd      	b.n	810721a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 810721e:	4b0a      	ldr	r3, [pc, #40]	@ (8107248 <vTaskPlaceOnEventListRestricted+0x54>)
 8107220:	681b      	ldr	r3, [r3, #0]
 8107222:	3318      	adds	r3, #24
 8107224:	4619      	mov	r1, r3
 8107226:	68f8      	ldr	r0, [r7, #12]
 8107228:	f7fe f98b 	bl	8105542 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 810722c:	687b      	ldr	r3, [r7, #4]
 810722e:	2b00      	cmp	r3, #0
 8107230:	d002      	beq.n	8107238 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8107232:	f04f 33ff 	mov.w	r3, #4294967295
 8107236:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8107238:	6879      	ldr	r1, [r7, #4]
 810723a:	68b8      	ldr	r0, [r7, #8]
 810723c:	f000 fb6a 	bl	8107914 <prvAddCurrentTaskToDelayedList>
	}
 8107240:	bf00      	nop
 8107242:	3718      	adds	r7, #24
 8107244:	46bd      	mov	sp, r7
 8107246:	bd80      	pop	{r7, pc}
 8107248:	10004530 	.word	0x10004530

0810724c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 810724c:	b580      	push	{r7, lr}
 810724e:	b086      	sub	sp, #24
 8107250:	af00      	add	r7, sp, #0
 8107252:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8107254:	687b      	ldr	r3, [r7, #4]
 8107256:	68db      	ldr	r3, [r3, #12]
 8107258:	68db      	ldr	r3, [r3, #12]
 810725a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 810725c:	693b      	ldr	r3, [r7, #16]
 810725e:	2b00      	cmp	r3, #0
 8107260:	d10b      	bne.n	810727a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8107262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107266:	f383 8811 	msr	BASEPRI, r3
 810726a:	f3bf 8f6f 	isb	sy
 810726e:	f3bf 8f4f 	dsb	sy
 8107272:	60fb      	str	r3, [r7, #12]
}
 8107274:	bf00      	nop
 8107276:	bf00      	nop
 8107278:	e7fd      	b.n	8107276 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 810727a:	693b      	ldr	r3, [r7, #16]
 810727c:	3318      	adds	r3, #24
 810727e:	4618      	mov	r0, r3
 8107280:	f7fe f9bc 	bl	81055fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8107284:	4b1d      	ldr	r3, [pc, #116]	@ (81072fc <xTaskRemoveFromEventList+0xb0>)
 8107286:	681b      	ldr	r3, [r3, #0]
 8107288:	2b00      	cmp	r3, #0
 810728a:	d11d      	bne.n	81072c8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 810728c:	693b      	ldr	r3, [r7, #16]
 810728e:	3304      	adds	r3, #4
 8107290:	4618      	mov	r0, r3
 8107292:	f7fe f9b3 	bl	81055fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8107296:	693b      	ldr	r3, [r7, #16]
 8107298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810729a:	4b19      	ldr	r3, [pc, #100]	@ (8107300 <xTaskRemoveFromEventList+0xb4>)
 810729c:	681b      	ldr	r3, [r3, #0]
 810729e:	429a      	cmp	r2, r3
 81072a0:	d903      	bls.n	81072aa <xTaskRemoveFromEventList+0x5e>
 81072a2:	693b      	ldr	r3, [r7, #16]
 81072a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81072a6:	4a16      	ldr	r2, [pc, #88]	@ (8107300 <xTaskRemoveFromEventList+0xb4>)
 81072a8:	6013      	str	r3, [r2, #0]
 81072aa:	693b      	ldr	r3, [r7, #16]
 81072ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81072ae:	4613      	mov	r3, r2
 81072b0:	009b      	lsls	r3, r3, #2
 81072b2:	4413      	add	r3, r2
 81072b4:	009b      	lsls	r3, r3, #2
 81072b6:	4a13      	ldr	r2, [pc, #76]	@ (8107304 <xTaskRemoveFromEventList+0xb8>)
 81072b8:	441a      	add	r2, r3
 81072ba:	693b      	ldr	r3, [r7, #16]
 81072bc:	3304      	adds	r3, #4
 81072be:	4619      	mov	r1, r3
 81072c0:	4610      	mov	r0, r2
 81072c2:	f7fe f93e 	bl	8105542 <vListInsertEnd>
 81072c6:	e005      	b.n	81072d4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 81072c8:	693b      	ldr	r3, [r7, #16]
 81072ca:	3318      	adds	r3, #24
 81072cc:	4619      	mov	r1, r3
 81072ce:	480e      	ldr	r0, [pc, #56]	@ (8107308 <xTaskRemoveFromEventList+0xbc>)
 81072d0:	f7fe f937 	bl	8105542 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 81072d4:	693b      	ldr	r3, [r7, #16]
 81072d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81072d8:	4b0c      	ldr	r3, [pc, #48]	@ (810730c <xTaskRemoveFromEventList+0xc0>)
 81072da:	681b      	ldr	r3, [r3, #0]
 81072dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81072de:	429a      	cmp	r2, r3
 81072e0:	d905      	bls.n	81072ee <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 81072e2:	2301      	movs	r3, #1
 81072e4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 81072e6:	4b0a      	ldr	r3, [pc, #40]	@ (8107310 <xTaskRemoveFromEventList+0xc4>)
 81072e8:	2201      	movs	r2, #1
 81072ea:	601a      	str	r2, [r3, #0]
 81072ec:	e001      	b.n	81072f2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 81072ee:	2300      	movs	r3, #0
 81072f0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 81072f2:	697b      	ldr	r3, [r7, #20]
}
 81072f4:	4618      	mov	r0, r3
 81072f6:	3718      	adds	r7, #24
 81072f8:	46bd      	mov	sp, r7
 81072fa:	bd80      	pop	{r7, pc}
 81072fc:	10004a2c 	.word	0x10004a2c
 8107300:	10004a0c 	.word	0x10004a0c
 8107304:	10004534 	.word	0x10004534
 8107308:	100049c4 	.word	0x100049c4
 810730c:	10004530 	.word	0x10004530
 8107310:	10004a18 	.word	0x10004a18

08107314 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8107314:	b480      	push	{r7}
 8107316:	b083      	sub	sp, #12
 8107318:	af00      	add	r7, sp, #0
 810731a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 810731c:	4b06      	ldr	r3, [pc, #24]	@ (8107338 <vTaskInternalSetTimeOutState+0x24>)
 810731e:	681a      	ldr	r2, [r3, #0]
 8107320:	687b      	ldr	r3, [r7, #4]
 8107322:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8107324:	4b05      	ldr	r3, [pc, #20]	@ (810733c <vTaskInternalSetTimeOutState+0x28>)
 8107326:	681a      	ldr	r2, [r3, #0]
 8107328:	687b      	ldr	r3, [r7, #4]
 810732a:	605a      	str	r2, [r3, #4]
}
 810732c:	bf00      	nop
 810732e:	370c      	adds	r7, #12
 8107330:	46bd      	mov	sp, r7
 8107332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107336:	4770      	bx	lr
 8107338:	10004a1c 	.word	0x10004a1c
 810733c:	10004a08 	.word	0x10004a08

08107340 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8107340:	b580      	push	{r7, lr}
 8107342:	b088      	sub	sp, #32
 8107344:	af00      	add	r7, sp, #0
 8107346:	6078      	str	r0, [r7, #4]
 8107348:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 810734a:	687b      	ldr	r3, [r7, #4]
 810734c:	2b00      	cmp	r3, #0
 810734e:	d10b      	bne.n	8107368 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8107350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107354:	f383 8811 	msr	BASEPRI, r3
 8107358:	f3bf 8f6f 	isb	sy
 810735c:	f3bf 8f4f 	dsb	sy
 8107360:	613b      	str	r3, [r7, #16]
}
 8107362:	bf00      	nop
 8107364:	bf00      	nop
 8107366:	e7fd      	b.n	8107364 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8107368:	683b      	ldr	r3, [r7, #0]
 810736a:	2b00      	cmp	r3, #0
 810736c:	d10b      	bne.n	8107386 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 810736e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107372:	f383 8811 	msr	BASEPRI, r3
 8107376:	f3bf 8f6f 	isb	sy
 810737a:	f3bf 8f4f 	dsb	sy
 810737e:	60fb      	str	r3, [r7, #12]
}
 8107380:	bf00      	nop
 8107382:	bf00      	nop
 8107384:	e7fd      	b.n	8107382 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8107386:	f7fe fa97 	bl	81058b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 810738a:	4b1d      	ldr	r3, [pc, #116]	@ (8107400 <xTaskCheckForTimeOut+0xc0>)
 810738c:	681b      	ldr	r3, [r3, #0]
 810738e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8107390:	687b      	ldr	r3, [r7, #4]
 8107392:	685b      	ldr	r3, [r3, #4]
 8107394:	69ba      	ldr	r2, [r7, #24]
 8107396:	1ad3      	subs	r3, r2, r3
 8107398:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 810739a:	683b      	ldr	r3, [r7, #0]
 810739c:	681b      	ldr	r3, [r3, #0]
 810739e:	f1b3 3fff 	cmp.w	r3, #4294967295
 81073a2:	d102      	bne.n	81073aa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 81073a4:	2300      	movs	r3, #0
 81073a6:	61fb      	str	r3, [r7, #28]
 81073a8:	e023      	b.n	81073f2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 81073aa:	687b      	ldr	r3, [r7, #4]
 81073ac:	681a      	ldr	r2, [r3, #0]
 81073ae:	4b15      	ldr	r3, [pc, #84]	@ (8107404 <xTaskCheckForTimeOut+0xc4>)
 81073b0:	681b      	ldr	r3, [r3, #0]
 81073b2:	429a      	cmp	r2, r3
 81073b4:	d007      	beq.n	81073c6 <xTaskCheckForTimeOut+0x86>
 81073b6:	687b      	ldr	r3, [r7, #4]
 81073b8:	685b      	ldr	r3, [r3, #4]
 81073ba:	69ba      	ldr	r2, [r7, #24]
 81073bc:	429a      	cmp	r2, r3
 81073be:	d302      	bcc.n	81073c6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 81073c0:	2301      	movs	r3, #1
 81073c2:	61fb      	str	r3, [r7, #28]
 81073c4:	e015      	b.n	81073f2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 81073c6:	683b      	ldr	r3, [r7, #0]
 81073c8:	681b      	ldr	r3, [r3, #0]
 81073ca:	697a      	ldr	r2, [r7, #20]
 81073cc:	429a      	cmp	r2, r3
 81073ce:	d20b      	bcs.n	81073e8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 81073d0:	683b      	ldr	r3, [r7, #0]
 81073d2:	681a      	ldr	r2, [r3, #0]
 81073d4:	697b      	ldr	r3, [r7, #20]
 81073d6:	1ad2      	subs	r2, r2, r3
 81073d8:	683b      	ldr	r3, [r7, #0]
 81073da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 81073dc:	6878      	ldr	r0, [r7, #4]
 81073de:	f7ff ff99 	bl	8107314 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 81073e2:	2300      	movs	r3, #0
 81073e4:	61fb      	str	r3, [r7, #28]
 81073e6:	e004      	b.n	81073f2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 81073e8:	683b      	ldr	r3, [r7, #0]
 81073ea:	2200      	movs	r2, #0
 81073ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 81073ee:	2301      	movs	r3, #1
 81073f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 81073f2:	f7fe fa93 	bl	810591c <vPortExitCritical>

	return xReturn;
 81073f6:	69fb      	ldr	r3, [r7, #28]
}
 81073f8:	4618      	mov	r0, r3
 81073fa:	3720      	adds	r7, #32
 81073fc:	46bd      	mov	sp, r7
 81073fe:	bd80      	pop	{r7, pc}
 8107400:	10004a08 	.word	0x10004a08
 8107404:	10004a1c 	.word	0x10004a1c

08107408 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8107408:	b480      	push	{r7}
 810740a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 810740c:	4b03      	ldr	r3, [pc, #12]	@ (810741c <vTaskMissedYield+0x14>)
 810740e:	2201      	movs	r2, #1
 8107410:	601a      	str	r2, [r3, #0]
}
 8107412:	bf00      	nop
 8107414:	46bd      	mov	sp, r7
 8107416:	f85d 7b04 	ldr.w	r7, [sp], #4
 810741a:	4770      	bx	lr
 810741c:	10004a18 	.word	0x10004a18

08107420 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8107420:	b580      	push	{r7, lr}
 8107422:	b082      	sub	sp, #8
 8107424:	af00      	add	r7, sp, #0
 8107426:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8107428:	f000 f852 	bl	81074d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 810742c:	4b06      	ldr	r3, [pc, #24]	@ (8107448 <prvIdleTask+0x28>)
 810742e:	681b      	ldr	r3, [r3, #0]
 8107430:	2b01      	cmp	r3, #1
 8107432:	d9f9      	bls.n	8107428 <prvIdleTask+0x8>
			{
				taskYIELD();
 8107434:	4b05      	ldr	r3, [pc, #20]	@ (810744c <prvIdleTask+0x2c>)
 8107436:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 810743a:	601a      	str	r2, [r3, #0]
 810743c:	f3bf 8f4f 	dsb	sy
 8107440:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8107444:	e7f0      	b.n	8107428 <prvIdleTask+0x8>
 8107446:	bf00      	nop
 8107448:	10004534 	.word	0x10004534
 810744c:	e000ed04 	.word	0xe000ed04

08107450 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8107450:	b580      	push	{r7, lr}
 8107452:	b082      	sub	sp, #8
 8107454:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8107456:	2300      	movs	r3, #0
 8107458:	607b      	str	r3, [r7, #4]
 810745a:	e00c      	b.n	8107476 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 810745c:	687a      	ldr	r2, [r7, #4]
 810745e:	4613      	mov	r3, r2
 8107460:	009b      	lsls	r3, r3, #2
 8107462:	4413      	add	r3, r2
 8107464:	009b      	lsls	r3, r3, #2
 8107466:	4a12      	ldr	r2, [pc, #72]	@ (81074b0 <prvInitialiseTaskLists+0x60>)
 8107468:	4413      	add	r3, r2
 810746a:	4618      	mov	r0, r3
 810746c:	f7fe f83c 	bl	81054e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8107470:	687b      	ldr	r3, [r7, #4]
 8107472:	3301      	adds	r3, #1
 8107474:	607b      	str	r3, [r7, #4]
 8107476:	687b      	ldr	r3, [r7, #4]
 8107478:	2b37      	cmp	r3, #55	@ 0x37
 810747a:	d9ef      	bls.n	810745c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 810747c:	480d      	ldr	r0, [pc, #52]	@ (81074b4 <prvInitialiseTaskLists+0x64>)
 810747e:	f7fe f833 	bl	81054e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8107482:	480d      	ldr	r0, [pc, #52]	@ (81074b8 <prvInitialiseTaskLists+0x68>)
 8107484:	f7fe f830 	bl	81054e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8107488:	480c      	ldr	r0, [pc, #48]	@ (81074bc <prvInitialiseTaskLists+0x6c>)
 810748a:	f7fe f82d 	bl	81054e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 810748e:	480c      	ldr	r0, [pc, #48]	@ (81074c0 <prvInitialiseTaskLists+0x70>)
 8107490:	f7fe f82a 	bl	81054e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8107494:	480b      	ldr	r0, [pc, #44]	@ (81074c4 <prvInitialiseTaskLists+0x74>)
 8107496:	f7fe f827 	bl	81054e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 810749a:	4b0b      	ldr	r3, [pc, #44]	@ (81074c8 <prvInitialiseTaskLists+0x78>)
 810749c:	4a05      	ldr	r2, [pc, #20]	@ (81074b4 <prvInitialiseTaskLists+0x64>)
 810749e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 81074a0:	4b0a      	ldr	r3, [pc, #40]	@ (81074cc <prvInitialiseTaskLists+0x7c>)
 81074a2:	4a05      	ldr	r2, [pc, #20]	@ (81074b8 <prvInitialiseTaskLists+0x68>)
 81074a4:	601a      	str	r2, [r3, #0]
}
 81074a6:	bf00      	nop
 81074a8:	3708      	adds	r7, #8
 81074aa:	46bd      	mov	sp, r7
 81074ac:	bd80      	pop	{r7, pc}
 81074ae:	bf00      	nop
 81074b0:	10004534 	.word	0x10004534
 81074b4:	10004994 	.word	0x10004994
 81074b8:	100049a8 	.word	0x100049a8
 81074bc:	100049c4 	.word	0x100049c4
 81074c0:	100049d8 	.word	0x100049d8
 81074c4:	100049f0 	.word	0x100049f0
 81074c8:	100049bc 	.word	0x100049bc
 81074cc:	100049c0 	.word	0x100049c0

081074d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 81074d0:	b580      	push	{r7, lr}
 81074d2:	b082      	sub	sp, #8
 81074d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 81074d6:	e019      	b.n	810750c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 81074d8:	f7fe f9ee 	bl	81058b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81074dc:	4b10      	ldr	r3, [pc, #64]	@ (8107520 <prvCheckTasksWaitingTermination+0x50>)
 81074de:	68db      	ldr	r3, [r3, #12]
 81074e0:	68db      	ldr	r3, [r3, #12]
 81074e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 81074e4:	687b      	ldr	r3, [r7, #4]
 81074e6:	3304      	adds	r3, #4
 81074e8:	4618      	mov	r0, r3
 81074ea:	f7fe f887 	bl	81055fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 81074ee:	4b0d      	ldr	r3, [pc, #52]	@ (8107524 <prvCheckTasksWaitingTermination+0x54>)
 81074f0:	681b      	ldr	r3, [r3, #0]
 81074f2:	3b01      	subs	r3, #1
 81074f4:	4a0b      	ldr	r2, [pc, #44]	@ (8107524 <prvCheckTasksWaitingTermination+0x54>)
 81074f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 81074f8:	4b0b      	ldr	r3, [pc, #44]	@ (8107528 <prvCheckTasksWaitingTermination+0x58>)
 81074fa:	681b      	ldr	r3, [r3, #0]
 81074fc:	3b01      	subs	r3, #1
 81074fe:	4a0a      	ldr	r2, [pc, #40]	@ (8107528 <prvCheckTasksWaitingTermination+0x58>)
 8107500:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8107502:	f7fe fa0b 	bl	810591c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8107506:	6878      	ldr	r0, [r7, #4]
 8107508:	f000 f810 	bl	810752c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 810750c:	4b06      	ldr	r3, [pc, #24]	@ (8107528 <prvCheckTasksWaitingTermination+0x58>)
 810750e:	681b      	ldr	r3, [r3, #0]
 8107510:	2b00      	cmp	r3, #0
 8107512:	d1e1      	bne.n	81074d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8107514:	bf00      	nop
 8107516:	bf00      	nop
 8107518:	3708      	adds	r7, #8
 810751a:	46bd      	mov	sp, r7
 810751c:	bd80      	pop	{r7, pc}
 810751e:	bf00      	nop
 8107520:	100049d8 	.word	0x100049d8
 8107524:	10004a04 	.word	0x10004a04
 8107528:	100049ec 	.word	0x100049ec

0810752c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 810752c:	b580      	push	{r7, lr}
 810752e:	b084      	sub	sp, #16
 8107530:	af00      	add	r7, sp, #0
 8107532:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8107534:	687b      	ldr	r3, [r7, #4]
 8107536:	3354      	adds	r3, #84	@ 0x54
 8107538:	4618      	mov	r0, r3
 810753a:	f000 fda1 	bl	8108080 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 810753e:	687b      	ldr	r3, [r7, #4]
 8107540:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8107544:	2b00      	cmp	r3, #0
 8107546:	d108      	bne.n	810755a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8107548:	687b      	ldr	r3, [r7, #4]
 810754a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810754c:	4618      	mov	r0, r3
 810754e:	f7fd feab 	bl	81052a8 <vPortFree>
				vPortFree( pxTCB );
 8107552:	6878      	ldr	r0, [r7, #4]
 8107554:	f7fd fea8 	bl	81052a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8107558:	e019      	b.n	810758e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 810755a:	687b      	ldr	r3, [r7, #4]
 810755c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8107560:	2b01      	cmp	r3, #1
 8107562:	d103      	bne.n	810756c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8107564:	6878      	ldr	r0, [r7, #4]
 8107566:	f7fd fe9f 	bl	81052a8 <vPortFree>
	}
 810756a:	e010      	b.n	810758e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 810756c:	687b      	ldr	r3, [r7, #4]
 810756e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8107572:	2b02      	cmp	r3, #2
 8107574:	d00b      	beq.n	810758e <prvDeleteTCB+0x62>
	__asm volatile
 8107576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810757a:	f383 8811 	msr	BASEPRI, r3
 810757e:	f3bf 8f6f 	isb	sy
 8107582:	f3bf 8f4f 	dsb	sy
 8107586:	60fb      	str	r3, [r7, #12]
}
 8107588:	bf00      	nop
 810758a:	bf00      	nop
 810758c:	e7fd      	b.n	810758a <prvDeleteTCB+0x5e>
	}
 810758e:	bf00      	nop
 8107590:	3710      	adds	r7, #16
 8107592:	46bd      	mov	sp, r7
 8107594:	bd80      	pop	{r7, pc}
	...

08107598 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8107598:	b480      	push	{r7}
 810759a:	b083      	sub	sp, #12
 810759c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810759e:	4b0c      	ldr	r3, [pc, #48]	@ (81075d0 <prvResetNextTaskUnblockTime+0x38>)
 81075a0:	681b      	ldr	r3, [r3, #0]
 81075a2:	681b      	ldr	r3, [r3, #0]
 81075a4:	2b00      	cmp	r3, #0
 81075a6:	d104      	bne.n	81075b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 81075a8:	4b0a      	ldr	r3, [pc, #40]	@ (81075d4 <prvResetNextTaskUnblockTime+0x3c>)
 81075aa:	f04f 32ff 	mov.w	r2, #4294967295
 81075ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 81075b0:	e008      	b.n	81075c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81075b2:	4b07      	ldr	r3, [pc, #28]	@ (81075d0 <prvResetNextTaskUnblockTime+0x38>)
 81075b4:	681b      	ldr	r3, [r3, #0]
 81075b6:	68db      	ldr	r3, [r3, #12]
 81075b8:	68db      	ldr	r3, [r3, #12]
 81075ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 81075bc:	687b      	ldr	r3, [r7, #4]
 81075be:	685b      	ldr	r3, [r3, #4]
 81075c0:	4a04      	ldr	r2, [pc, #16]	@ (81075d4 <prvResetNextTaskUnblockTime+0x3c>)
 81075c2:	6013      	str	r3, [r2, #0]
}
 81075c4:	bf00      	nop
 81075c6:	370c      	adds	r7, #12
 81075c8:	46bd      	mov	sp, r7
 81075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81075ce:	4770      	bx	lr
 81075d0:	100049bc 	.word	0x100049bc
 81075d4:	10004a24 	.word	0x10004a24

081075d8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 81075d8:	b480      	push	{r7}
 81075da:	b083      	sub	sp, #12
 81075dc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 81075de:	4b05      	ldr	r3, [pc, #20]	@ (81075f4 <xTaskGetCurrentTaskHandle+0x1c>)
 81075e0:	681b      	ldr	r3, [r3, #0]
 81075e2:	607b      	str	r3, [r7, #4]

		return xReturn;
 81075e4:	687b      	ldr	r3, [r7, #4]
	}
 81075e6:	4618      	mov	r0, r3
 81075e8:	370c      	adds	r7, #12
 81075ea:	46bd      	mov	sp, r7
 81075ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 81075f0:	4770      	bx	lr
 81075f2:	bf00      	nop
 81075f4:	10004530 	.word	0x10004530

081075f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 81075f8:	b480      	push	{r7}
 81075fa:	b083      	sub	sp, #12
 81075fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 81075fe:	4b0b      	ldr	r3, [pc, #44]	@ (810762c <xTaskGetSchedulerState+0x34>)
 8107600:	681b      	ldr	r3, [r3, #0]
 8107602:	2b00      	cmp	r3, #0
 8107604:	d102      	bne.n	810760c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8107606:	2301      	movs	r3, #1
 8107608:	607b      	str	r3, [r7, #4]
 810760a:	e008      	b.n	810761e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810760c:	4b08      	ldr	r3, [pc, #32]	@ (8107630 <xTaskGetSchedulerState+0x38>)
 810760e:	681b      	ldr	r3, [r3, #0]
 8107610:	2b00      	cmp	r3, #0
 8107612:	d102      	bne.n	810761a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8107614:	2302      	movs	r3, #2
 8107616:	607b      	str	r3, [r7, #4]
 8107618:	e001      	b.n	810761e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 810761a:	2300      	movs	r3, #0
 810761c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 810761e:	687b      	ldr	r3, [r7, #4]
	}
 8107620:	4618      	mov	r0, r3
 8107622:	370c      	adds	r7, #12
 8107624:	46bd      	mov	sp, r7
 8107626:	f85d 7b04 	ldr.w	r7, [sp], #4
 810762a:	4770      	bx	lr
 810762c:	10004a10 	.word	0x10004a10
 8107630:	10004a2c 	.word	0x10004a2c

08107634 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8107634:	b580      	push	{r7, lr}
 8107636:	b084      	sub	sp, #16
 8107638:	af00      	add	r7, sp, #0
 810763a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 810763c:	687b      	ldr	r3, [r7, #4]
 810763e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8107640:	2300      	movs	r3, #0
 8107642:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8107644:	687b      	ldr	r3, [r7, #4]
 8107646:	2b00      	cmp	r3, #0
 8107648:	d051      	beq.n	81076ee <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 810764a:	68bb      	ldr	r3, [r7, #8]
 810764c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810764e:	4b2a      	ldr	r3, [pc, #168]	@ (81076f8 <xTaskPriorityInherit+0xc4>)
 8107650:	681b      	ldr	r3, [r3, #0]
 8107652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107654:	429a      	cmp	r2, r3
 8107656:	d241      	bcs.n	81076dc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8107658:	68bb      	ldr	r3, [r7, #8]
 810765a:	699b      	ldr	r3, [r3, #24]
 810765c:	2b00      	cmp	r3, #0
 810765e:	db06      	blt.n	810766e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8107660:	4b25      	ldr	r3, [pc, #148]	@ (81076f8 <xTaskPriorityInherit+0xc4>)
 8107662:	681b      	ldr	r3, [r3, #0]
 8107664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107666:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 810766a:	68bb      	ldr	r3, [r7, #8]
 810766c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 810766e:	68bb      	ldr	r3, [r7, #8]
 8107670:	6959      	ldr	r1, [r3, #20]
 8107672:	68bb      	ldr	r3, [r7, #8]
 8107674:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8107676:	4613      	mov	r3, r2
 8107678:	009b      	lsls	r3, r3, #2
 810767a:	4413      	add	r3, r2
 810767c:	009b      	lsls	r3, r3, #2
 810767e:	4a1f      	ldr	r2, [pc, #124]	@ (81076fc <xTaskPriorityInherit+0xc8>)
 8107680:	4413      	add	r3, r2
 8107682:	4299      	cmp	r1, r3
 8107684:	d122      	bne.n	81076cc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8107686:	68bb      	ldr	r3, [r7, #8]
 8107688:	3304      	adds	r3, #4
 810768a:	4618      	mov	r0, r3
 810768c:	f7fd ffb6 	bl	81055fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8107690:	4b19      	ldr	r3, [pc, #100]	@ (81076f8 <xTaskPriorityInherit+0xc4>)
 8107692:	681b      	ldr	r3, [r3, #0]
 8107694:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8107696:	68bb      	ldr	r3, [r7, #8]
 8107698:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 810769a:	68bb      	ldr	r3, [r7, #8]
 810769c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810769e:	4b18      	ldr	r3, [pc, #96]	@ (8107700 <xTaskPriorityInherit+0xcc>)
 81076a0:	681b      	ldr	r3, [r3, #0]
 81076a2:	429a      	cmp	r2, r3
 81076a4:	d903      	bls.n	81076ae <xTaskPriorityInherit+0x7a>
 81076a6:	68bb      	ldr	r3, [r7, #8]
 81076a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81076aa:	4a15      	ldr	r2, [pc, #84]	@ (8107700 <xTaskPriorityInherit+0xcc>)
 81076ac:	6013      	str	r3, [r2, #0]
 81076ae:	68bb      	ldr	r3, [r7, #8]
 81076b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81076b2:	4613      	mov	r3, r2
 81076b4:	009b      	lsls	r3, r3, #2
 81076b6:	4413      	add	r3, r2
 81076b8:	009b      	lsls	r3, r3, #2
 81076ba:	4a10      	ldr	r2, [pc, #64]	@ (81076fc <xTaskPriorityInherit+0xc8>)
 81076bc:	441a      	add	r2, r3
 81076be:	68bb      	ldr	r3, [r7, #8]
 81076c0:	3304      	adds	r3, #4
 81076c2:	4619      	mov	r1, r3
 81076c4:	4610      	mov	r0, r2
 81076c6:	f7fd ff3c 	bl	8105542 <vListInsertEnd>
 81076ca:	e004      	b.n	81076d6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 81076cc:	4b0a      	ldr	r3, [pc, #40]	@ (81076f8 <xTaskPriorityInherit+0xc4>)
 81076ce:	681b      	ldr	r3, [r3, #0]
 81076d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81076d2:	68bb      	ldr	r3, [r7, #8]
 81076d4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 81076d6:	2301      	movs	r3, #1
 81076d8:	60fb      	str	r3, [r7, #12]
 81076da:	e008      	b.n	81076ee <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 81076dc:	68bb      	ldr	r3, [r7, #8]
 81076de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 81076e0:	4b05      	ldr	r3, [pc, #20]	@ (81076f8 <xTaskPriorityInherit+0xc4>)
 81076e2:	681b      	ldr	r3, [r3, #0]
 81076e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81076e6:	429a      	cmp	r2, r3
 81076e8:	d201      	bcs.n	81076ee <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 81076ea:	2301      	movs	r3, #1
 81076ec:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 81076ee:	68fb      	ldr	r3, [r7, #12]
	}
 81076f0:	4618      	mov	r0, r3
 81076f2:	3710      	adds	r7, #16
 81076f4:	46bd      	mov	sp, r7
 81076f6:	bd80      	pop	{r7, pc}
 81076f8:	10004530 	.word	0x10004530
 81076fc:	10004534 	.word	0x10004534
 8107700:	10004a0c 	.word	0x10004a0c

08107704 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8107704:	b580      	push	{r7, lr}
 8107706:	b086      	sub	sp, #24
 8107708:	af00      	add	r7, sp, #0
 810770a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 810770c:	687b      	ldr	r3, [r7, #4]
 810770e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8107710:	2300      	movs	r3, #0
 8107712:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8107714:	687b      	ldr	r3, [r7, #4]
 8107716:	2b00      	cmp	r3, #0
 8107718:	d058      	beq.n	81077cc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 810771a:	4b2f      	ldr	r3, [pc, #188]	@ (81077d8 <xTaskPriorityDisinherit+0xd4>)
 810771c:	681b      	ldr	r3, [r3, #0]
 810771e:	693a      	ldr	r2, [r7, #16]
 8107720:	429a      	cmp	r2, r3
 8107722:	d00b      	beq.n	810773c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8107724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107728:	f383 8811 	msr	BASEPRI, r3
 810772c:	f3bf 8f6f 	isb	sy
 8107730:	f3bf 8f4f 	dsb	sy
 8107734:	60fb      	str	r3, [r7, #12]
}
 8107736:	bf00      	nop
 8107738:	bf00      	nop
 810773a:	e7fd      	b.n	8107738 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 810773c:	693b      	ldr	r3, [r7, #16]
 810773e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107740:	2b00      	cmp	r3, #0
 8107742:	d10b      	bne.n	810775c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8107744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107748:	f383 8811 	msr	BASEPRI, r3
 810774c:	f3bf 8f6f 	isb	sy
 8107750:	f3bf 8f4f 	dsb	sy
 8107754:	60bb      	str	r3, [r7, #8]
}
 8107756:	bf00      	nop
 8107758:	bf00      	nop
 810775a:	e7fd      	b.n	8107758 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 810775c:	693b      	ldr	r3, [r7, #16]
 810775e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107760:	1e5a      	subs	r2, r3, #1
 8107762:	693b      	ldr	r3, [r7, #16]
 8107764:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8107766:	693b      	ldr	r3, [r7, #16]
 8107768:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810776a:	693b      	ldr	r3, [r7, #16]
 810776c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810776e:	429a      	cmp	r2, r3
 8107770:	d02c      	beq.n	81077cc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8107772:	693b      	ldr	r3, [r7, #16]
 8107774:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107776:	2b00      	cmp	r3, #0
 8107778:	d128      	bne.n	81077cc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810777a:	693b      	ldr	r3, [r7, #16]
 810777c:	3304      	adds	r3, #4
 810777e:	4618      	mov	r0, r3
 8107780:	f7fd ff3c 	bl	81055fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8107784:	693b      	ldr	r3, [r7, #16]
 8107786:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8107788:	693b      	ldr	r3, [r7, #16]
 810778a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810778c:	693b      	ldr	r3, [r7, #16]
 810778e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107790:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8107794:	693b      	ldr	r3, [r7, #16]
 8107796:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8107798:	693b      	ldr	r3, [r7, #16]
 810779a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810779c:	4b0f      	ldr	r3, [pc, #60]	@ (81077dc <xTaskPriorityDisinherit+0xd8>)
 810779e:	681b      	ldr	r3, [r3, #0]
 81077a0:	429a      	cmp	r2, r3
 81077a2:	d903      	bls.n	81077ac <xTaskPriorityDisinherit+0xa8>
 81077a4:	693b      	ldr	r3, [r7, #16]
 81077a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81077a8:	4a0c      	ldr	r2, [pc, #48]	@ (81077dc <xTaskPriorityDisinherit+0xd8>)
 81077aa:	6013      	str	r3, [r2, #0]
 81077ac:	693b      	ldr	r3, [r7, #16]
 81077ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81077b0:	4613      	mov	r3, r2
 81077b2:	009b      	lsls	r3, r3, #2
 81077b4:	4413      	add	r3, r2
 81077b6:	009b      	lsls	r3, r3, #2
 81077b8:	4a09      	ldr	r2, [pc, #36]	@ (81077e0 <xTaskPriorityDisinherit+0xdc>)
 81077ba:	441a      	add	r2, r3
 81077bc:	693b      	ldr	r3, [r7, #16]
 81077be:	3304      	adds	r3, #4
 81077c0:	4619      	mov	r1, r3
 81077c2:	4610      	mov	r0, r2
 81077c4:	f7fd febd 	bl	8105542 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 81077c8:	2301      	movs	r3, #1
 81077ca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 81077cc:	697b      	ldr	r3, [r7, #20]
	}
 81077ce:	4618      	mov	r0, r3
 81077d0:	3718      	adds	r7, #24
 81077d2:	46bd      	mov	sp, r7
 81077d4:	bd80      	pop	{r7, pc}
 81077d6:	bf00      	nop
 81077d8:	10004530 	.word	0x10004530
 81077dc:	10004a0c 	.word	0x10004a0c
 81077e0:	10004534 	.word	0x10004534

081077e4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 81077e4:	b580      	push	{r7, lr}
 81077e6:	b088      	sub	sp, #32
 81077e8:	af00      	add	r7, sp, #0
 81077ea:	6078      	str	r0, [r7, #4]
 81077ec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 81077ee:	687b      	ldr	r3, [r7, #4]
 81077f0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 81077f2:	2301      	movs	r3, #1
 81077f4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 81077f6:	687b      	ldr	r3, [r7, #4]
 81077f8:	2b00      	cmp	r3, #0
 81077fa:	d06c      	beq.n	81078d6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 81077fc:	69bb      	ldr	r3, [r7, #24]
 81077fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107800:	2b00      	cmp	r3, #0
 8107802:	d10b      	bne.n	810781c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8107804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107808:	f383 8811 	msr	BASEPRI, r3
 810780c:	f3bf 8f6f 	isb	sy
 8107810:	f3bf 8f4f 	dsb	sy
 8107814:	60fb      	str	r3, [r7, #12]
}
 8107816:	bf00      	nop
 8107818:	bf00      	nop
 810781a:	e7fd      	b.n	8107818 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 810781c:	69bb      	ldr	r3, [r7, #24]
 810781e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8107820:	683a      	ldr	r2, [r7, #0]
 8107822:	429a      	cmp	r2, r3
 8107824:	d902      	bls.n	810782c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8107826:	683b      	ldr	r3, [r7, #0]
 8107828:	61fb      	str	r3, [r7, #28]
 810782a:	e002      	b.n	8107832 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 810782c:	69bb      	ldr	r3, [r7, #24]
 810782e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8107830:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8107832:	69bb      	ldr	r3, [r7, #24]
 8107834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107836:	69fa      	ldr	r2, [r7, #28]
 8107838:	429a      	cmp	r2, r3
 810783a:	d04c      	beq.n	81078d6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 810783c:	69bb      	ldr	r3, [r7, #24]
 810783e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107840:	697a      	ldr	r2, [r7, #20]
 8107842:	429a      	cmp	r2, r3
 8107844:	d147      	bne.n	81078d6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8107846:	4b26      	ldr	r3, [pc, #152]	@ (81078e0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8107848:	681b      	ldr	r3, [r3, #0]
 810784a:	69ba      	ldr	r2, [r7, #24]
 810784c:	429a      	cmp	r2, r3
 810784e:	d10b      	bne.n	8107868 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8107850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107854:	f383 8811 	msr	BASEPRI, r3
 8107858:	f3bf 8f6f 	isb	sy
 810785c:	f3bf 8f4f 	dsb	sy
 8107860:	60bb      	str	r3, [r7, #8]
}
 8107862:	bf00      	nop
 8107864:	bf00      	nop
 8107866:	e7fd      	b.n	8107864 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8107868:	69bb      	ldr	r3, [r7, #24]
 810786a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810786c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 810786e:	69bb      	ldr	r3, [r7, #24]
 8107870:	69fa      	ldr	r2, [r7, #28]
 8107872:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8107874:	69bb      	ldr	r3, [r7, #24]
 8107876:	699b      	ldr	r3, [r3, #24]
 8107878:	2b00      	cmp	r3, #0
 810787a:	db04      	blt.n	8107886 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810787c:	69fb      	ldr	r3, [r7, #28]
 810787e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8107882:	69bb      	ldr	r3, [r7, #24]
 8107884:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8107886:	69bb      	ldr	r3, [r7, #24]
 8107888:	6959      	ldr	r1, [r3, #20]
 810788a:	693a      	ldr	r2, [r7, #16]
 810788c:	4613      	mov	r3, r2
 810788e:	009b      	lsls	r3, r3, #2
 8107890:	4413      	add	r3, r2
 8107892:	009b      	lsls	r3, r3, #2
 8107894:	4a13      	ldr	r2, [pc, #76]	@ (81078e4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8107896:	4413      	add	r3, r2
 8107898:	4299      	cmp	r1, r3
 810789a:	d11c      	bne.n	81078d6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810789c:	69bb      	ldr	r3, [r7, #24]
 810789e:	3304      	adds	r3, #4
 81078a0:	4618      	mov	r0, r3
 81078a2:	f7fd feab 	bl	81055fc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 81078a6:	69bb      	ldr	r3, [r7, #24]
 81078a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81078aa:	4b0f      	ldr	r3, [pc, #60]	@ (81078e8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 81078ac:	681b      	ldr	r3, [r3, #0]
 81078ae:	429a      	cmp	r2, r3
 81078b0:	d903      	bls.n	81078ba <vTaskPriorityDisinheritAfterTimeout+0xd6>
 81078b2:	69bb      	ldr	r3, [r7, #24]
 81078b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81078b6:	4a0c      	ldr	r2, [pc, #48]	@ (81078e8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 81078b8:	6013      	str	r3, [r2, #0]
 81078ba:	69bb      	ldr	r3, [r7, #24]
 81078bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81078be:	4613      	mov	r3, r2
 81078c0:	009b      	lsls	r3, r3, #2
 81078c2:	4413      	add	r3, r2
 81078c4:	009b      	lsls	r3, r3, #2
 81078c6:	4a07      	ldr	r2, [pc, #28]	@ (81078e4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 81078c8:	441a      	add	r2, r3
 81078ca:	69bb      	ldr	r3, [r7, #24]
 81078cc:	3304      	adds	r3, #4
 81078ce:	4619      	mov	r1, r3
 81078d0:	4610      	mov	r0, r2
 81078d2:	f7fd fe36 	bl	8105542 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 81078d6:	bf00      	nop
 81078d8:	3720      	adds	r7, #32
 81078da:	46bd      	mov	sp, r7
 81078dc:	bd80      	pop	{r7, pc}
 81078de:	bf00      	nop
 81078e0:	10004530 	.word	0x10004530
 81078e4:	10004534 	.word	0x10004534
 81078e8:	10004a0c 	.word	0x10004a0c

081078ec <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 81078ec:	b480      	push	{r7}
 81078ee:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 81078f0:	4b07      	ldr	r3, [pc, #28]	@ (8107910 <pvTaskIncrementMutexHeldCount+0x24>)
 81078f2:	681b      	ldr	r3, [r3, #0]
 81078f4:	2b00      	cmp	r3, #0
 81078f6:	d004      	beq.n	8107902 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 81078f8:	4b05      	ldr	r3, [pc, #20]	@ (8107910 <pvTaskIncrementMutexHeldCount+0x24>)
 81078fa:	681b      	ldr	r3, [r3, #0]
 81078fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 81078fe:	3201      	adds	r2, #1
 8107900:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8107902:	4b03      	ldr	r3, [pc, #12]	@ (8107910 <pvTaskIncrementMutexHeldCount+0x24>)
 8107904:	681b      	ldr	r3, [r3, #0]
	}
 8107906:	4618      	mov	r0, r3
 8107908:	46bd      	mov	sp, r7
 810790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810790e:	4770      	bx	lr
 8107910:	10004530 	.word	0x10004530

08107914 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8107914:	b580      	push	{r7, lr}
 8107916:	b084      	sub	sp, #16
 8107918:	af00      	add	r7, sp, #0
 810791a:	6078      	str	r0, [r7, #4]
 810791c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 810791e:	4b21      	ldr	r3, [pc, #132]	@ (81079a4 <prvAddCurrentTaskToDelayedList+0x90>)
 8107920:	681b      	ldr	r3, [r3, #0]
 8107922:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8107924:	4b20      	ldr	r3, [pc, #128]	@ (81079a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8107926:	681b      	ldr	r3, [r3, #0]
 8107928:	3304      	adds	r3, #4
 810792a:	4618      	mov	r0, r3
 810792c:	f7fd fe66 	bl	81055fc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8107930:	687b      	ldr	r3, [r7, #4]
 8107932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107936:	d10a      	bne.n	810794e <prvAddCurrentTaskToDelayedList+0x3a>
 8107938:	683b      	ldr	r3, [r7, #0]
 810793a:	2b00      	cmp	r3, #0
 810793c:	d007      	beq.n	810794e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810793e:	4b1a      	ldr	r3, [pc, #104]	@ (81079a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8107940:	681b      	ldr	r3, [r3, #0]
 8107942:	3304      	adds	r3, #4
 8107944:	4619      	mov	r1, r3
 8107946:	4819      	ldr	r0, [pc, #100]	@ (81079ac <prvAddCurrentTaskToDelayedList+0x98>)
 8107948:	f7fd fdfb 	bl	8105542 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 810794c:	e026      	b.n	810799c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 810794e:	68fa      	ldr	r2, [r7, #12]
 8107950:	687b      	ldr	r3, [r7, #4]
 8107952:	4413      	add	r3, r2
 8107954:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8107956:	4b14      	ldr	r3, [pc, #80]	@ (81079a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8107958:	681b      	ldr	r3, [r3, #0]
 810795a:	68ba      	ldr	r2, [r7, #8]
 810795c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 810795e:	68ba      	ldr	r2, [r7, #8]
 8107960:	68fb      	ldr	r3, [r7, #12]
 8107962:	429a      	cmp	r2, r3
 8107964:	d209      	bcs.n	810797a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8107966:	4b12      	ldr	r3, [pc, #72]	@ (81079b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8107968:	681a      	ldr	r2, [r3, #0]
 810796a:	4b0f      	ldr	r3, [pc, #60]	@ (81079a8 <prvAddCurrentTaskToDelayedList+0x94>)
 810796c:	681b      	ldr	r3, [r3, #0]
 810796e:	3304      	adds	r3, #4
 8107970:	4619      	mov	r1, r3
 8107972:	4610      	mov	r0, r2
 8107974:	f7fd fe09 	bl	810558a <vListInsert>
}
 8107978:	e010      	b.n	810799c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810797a:	4b0e      	ldr	r3, [pc, #56]	@ (81079b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 810797c:	681a      	ldr	r2, [r3, #0]
 810797e:	4b0a      	ldr	r3, [pc, #40]	@ (81079a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8107980:	681b      	ldr	r3, [r3, #0]
 8107982:	3304      	adds	r3, #4
 8107984:	4619      	mov	r1, r3
 8107986:	4610      	mov	r0, r2
 8107988:	f7fd fdff 	bl	810558a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 810798c:	4b0a      	ldr	r3, [pc, #40]	@ (81079b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 810798e:	681b      	ldr	r3, [r3, #0]
 8107990:	68ba      	ldr	r2, [r7, #8]
 8107992:	429a      	cmp	r2, r3
 8107994:	d202      	bcs.n	810799c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8107996:	4a08      	ldr	r2, [pc, #32]	@ (81079b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8107998:	68bb      	ldr	r3, [r7, #8]
 810799a:	6013      	str	r3, [r2, #0]
}
 810799c:	bf00      	nop
 810799e:	3710      	adds	r7, #16
 81079a0:	46bd      	mov	sp, r7
 81079a2:	bd80      	pop	{r7, pc}
 81079a4:	10004a08 	.word	0x10004a08
 81079a8:	10004530 	.word	0x10004530
 81079ac:	100049f0 	.word	0x100049f0
 81079b0:	100049c0 	.word	0x100049c0
 81079b4:	100049bc 	.word	0x100049bc
 81079b8:	10004a24 	.word	0x10004a24

081079bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 81079bc:	b580      	push	{r7, lr}
 81079be:	b08a      	sub	sp, #40	@ 0x28
 81079c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 81079c2:	2300      	movs	r3, #0
 81079c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 81079c6:	f000 fb13 	bl	8107ff0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 81079ca:	4b1d      	ldr	r3, [pc, #116]	@ (8107a40 <xTimerCreateTimerTask+0x84>)
 81079cc:	681b      	ldr	r3, [r3, #0]
 81079ce:	2b00      	cmp	r3, #0
 81079d0:	d021      	beq.n	8107a16 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 81079d2:	2300      	movs	r3, #0
 81079d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 81079d6:	2300      	movs	r3, #0
 81079d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 81079da:	1d3a      	adds	r2, r7, #4
 81079dc:	f107 0108 	add.w	r1, r7, #8
 81079e0:	f107 030c 	add.w	r3, r7, #12
 81079e4:	4618      	mov	r0, r3
 81079e6:	f7fd fb77 	bl	81050d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 81079ea:	6879      	ldr	r1, [r7, #4]
 81079ec:	68bb      	ldr	r3, [r7, #8]
 81079ee:	68fa      	ldr	r2, [r7, #12]
 81079f0:	9202      	str	r2, [sp, #8]
 81079f2:	9301      	str	r3, [sp, #4]
 81079f4:	2302      	movs	r3, #2
 81079f6:	9300      	str	r3, [sp, #0]
 81079f8:	2300      	movs	r3, #0
 81079fa:	460a      	mov	r2, r1
 81079fc:	4911      	ldr	r1, [pc, #68]	@ (8107a44 <xTimerCreateTimerTask+0x88>)
 81079fe:	4812      	ldr	r0, [pc, #72]	@ (8107a48 <xTimerCreateTimerTask+0x8c>)
 8107a00:	f7fe ff92 	bl	8106928 <xTaskCreateStatic>
 8107a04:	4603      	mov	r3, r0
 8107a06:	4a11      	ldr	r2, [pc, #68]	@ (8107a4c <xTimerCreateTimerTask+0x90>)
 8107a08:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8107a0a:	4b10      	ldr	r3, [pc, #64]	@ (8107a4c <xTimerCreateTimerTask+0x90>)
 8107a0c:	681b      	ldr	r3, [r3, #0]
 8107a0e:	2b00      	cmp	r3, #0
 8107a10:	d001      	beq.n	8107a16 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8107a12:	2301      	movs	r3, #1
 8107a14:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8107a16:	697b      	ldr	r3, [r7, #20]
 8107a18:	2b00      	cmp	r3, #0
 8107a1a:	d10b      	bne.n	8107a34 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8107a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107a20:	f383 8811 	msr	BASEPRI, r3
 8107a24:	f3bf 8f6f 	isb	sy
 8107a28:	f3bf 8f4f 	dsb	sy
 8107a2c:	613b      	str	r3, [r7, #16]
}
 8107a2e:	bf00      	nop
 8107a30:	bf00      	nop
 8107a32:	e7fd      	b.n	8107a30 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8107a34:	697b      	ldr	r3, [r7, #20]
}
 8107a36:	4618      	mov	r0, r3
 8107a38:	3718      	adds	r7, #24
 8107a3a:	46bd      	mov	sp, r7
 8107a3c:	bd80      	pop	{r7, pc}
 8107a3e:	bf00      	nop
 8107a40:	10004a60 	.word	0x10004a60
 8107a44:	081082c0 	.word	0x081082c0
 8107a48:	08107b89 	.word	0x08107b89
 8107a4c:	10004a64 	.word	0x10004a64

08107a50 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8107a50:	b580      	push	{r7, lr}
 8107a52:	b08a      	sub	sp, #40	@ 0x28
 8107a54:	af00      	add	r7, sp, #0
 8107a56:	60f8      	str	r0, [r7, #12]
 8107a58:	60b9      	str	r1, [r7, #8]
 8107a5a:	607a      	str	r2, [r7, #4]
 8107a5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8107a5e:	2300      	movs	r3, #0
 8107a60:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8107a62:	68fb      	ldr	r3, [r7, #12]
 8107a64:	2b00      	cmp	r3, #0
 8107a66:	d10b      	bne.n	8107a80 <xTimerGenericCommand+0x30>
	__asm volatile
 8107a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107a6c:	f383 8811 	msr	BASEPRI, r3
 8107a70:	f3bf 8f6f 	isb	sy
 8107a74:	f3bf 8f4f 	dsb	sy
 8107a78:	623b      	str	r3, [r7, #32]
}
 8107a7a:	bf00      	nop
 8107a7c:	bf00      	nop
 8107a7e:	e7fd      	b.n	8107a7c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8107a80:	4b19      	ldr	r3, [pc, #100]	@ (8107ae8 <xTimerGenericCommand+0x98>)
 8107a82:	681b      	ldr	r3, [r3, #0]
 8107a84:	2b00      	cmp	r3, #0
 8107a86:	d02a      	beq.n	8107ade <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8107a88:	68bb      	ldr	r3, [r7, #8]
 8107a8a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8107a8c:	687b      	ldr	r3, [r7, #4]
 8107a8e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8107a90:	68fb      	ldr	r3, [r7, #12]
 8107a92:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8107a94:	68bb      	ldr	r3, [r7, #8]
 8107a96:	2b05      	cmp	r3, #5
 8107a98:	dc18      	bgt.n	8107acc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8107a9a:	f7ff fdad 	bl	81075f8 <xTaskGetSchedulerState>
 8107a9e:	4603      	mov	r3, r0
 8107aa0:	2b02      	cmp	r3, #2
 8107aa2:	d109      	bne.n	8107ab8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8107aa4:	4b10      	ldr	r3, [pc, #64]	@ (8107ae8 <xTimerGenericCommand+0x98>)
 8107aa6:	6818      	ldr	r0, [r3, #0]
 8107aa8:	f107 0110 	add.w	r1, r7, #16
 8107aac:	2300      	movs	r3, #0
 8107aae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8107ab0:	f7fe fa22 	bl	8105ef8 <xQueueGenericSend>
 8107ab4:	6278      	str	r0, [r7, #36]	@ 0x24
 8107ab6:	e012      	b.n	8107ade <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8107ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8107ae8 <xTimerGenericCommand+0x98>)
 8107aba:	6818      	ldr	r0, [r3, #0]
 8107abc:	f107 0110 	add.w	r1, r7, #16
 8107ac0:	2300      	movs	r3, #0
 8107ac2:	2200      	movs	r2, #0
 8107ac4:	f7fe fa18 	bl	8105ef8 <xQueueGenericSend>
 8107ac8:	6278      	str	r0, [r7, #36]	@ 0x24
 8107aca:	e008      	b.n	8107ade <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8107acc:	4b06      	ldr	r3, [pc, #24]	@ (8107ae8 <xTimerGenericCommand+0x98>)
 8107ace:	6818      	ldr	r0, [r3, #0]
 8107ad0:	f107 0110 	add.w	r1, r7, #16
 8107ad4:	2300      	movs	r3, #0
 8107ad6:	683a      	ldr	r2, [r7, #0]
 8107ad8:	f7fe fb10 	bl	81060fc <xQueueGenericSendFromISR>
 8107adc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8107ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8107ae0:	4618      	mov	r0, r3
 8107ae2:	3728      	adds	r7, #40	@ 0x28
 8107ae4:	46bd      	mov	sp, r7
 8107ae6:	bd80      	pop	{r7, pc}
 8107ae8:	10004a60 	.word	0x10004a60

08107aec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8107aec:	b580      	push	{r7, lr}
 8107aee:	b088      	sub	sp, #32
 8107af0:	af02      	add	r7, sp, #8
 8107af2:	6078      	str	r0, [r7, #4]
 8107af4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8107af6:	4b23      	ldr	r3, [pc, #140]	@ (8107b84 <prvProcessExpiredTimer+0x98>)
 8107af8:	681b      	ldr	r3, [r3, #0]
 8107afa:	68db      	ldr	r3, [r3, #12]
 8107afc:	68db      	ldr	r3, [r3, #12]
 8107afe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8107b00:	697b      	ldr	r3, [r7, #20]
 8107b02:	3304      	adds	r3, #4
 8107b04:	4618      	mov	r0, r3
 8107b06:	f7fd fd79 	bl	81055fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8107b0a:	697b      	ldr	r3, [r7, #20]
 8107b0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8107b10:	f003 0304 	and.w	r3, r3, #4
 8107b14:	2b00      	cmp	r3, #0
 8107b16:	d023      	beq.n	8107b60 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8107b18:	697b      	ldr	r3, [r7, #20]
 8107b1a:	699a      	ldr	r2, [r3, #24]
 8107b1c:	687b      	ldr	r3, [r7, #4]
 8107b1e:	18d1      	adds	r1, r2, r3
 8107b20:	687b      	ldr	r3, [r7, #4]
 8107b22:	683a      	ldr	r2, [r7, #0]
 8107b24:	6978      	ldr	r0, [r7, #20]
 8107b26:	f000 f8d5 	bl	8107cd4 <prvInsertTimerInActiveList>
 8107b2a:	4603      	mov	r3, r0
 8107b2c:	2b00      	cmp	r3, #0
 8107b2e:	d020      	beq.n	8107b72 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8107b30:	2300      	movs	r3, #0
 8107b32:	9300      	str	r3, [sp, #0]
 8107b34:	2300      	movs	r3, #0
 8107b36:	687a      	ldr	r2, [r7, #4]
 8107b38:	2100      	movs	r1, #0
 8107b3a:	6978      	ldr	r0, [r7, #20]
 8107b3c:	f7ff ff88 	bl	8107a50 <xTimerGenericCommand>
 8107b40:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8107b42:	693b      	ldr	r3, [r7, #16]
 8107b44:	2b00      	cmp	r3, #0
 8107b46:	d114      	bne.n	8107b72 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8107b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107b4c:	f383 8811 	msr	BASEPRI, r3
 8107b50:	f3bf 8f6f 	isb	sy
 8107b54:	f3bf 8f4f 	dsb	sy
 8107b58:	60fb      	str	r3, [r7, #12]
}
 8107b5a:	bf00      	nop
 8107b5c:	bf00      	nop
 8107b5e:	e7fd      	b.n	8107b5c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8107b60:	697b      	ldr	r3, [r7, #20]
 8107b62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8107b66:	f023 0301 	bic.w	r3, r3, #1
 8107b6a:	b2da      	uxtb	r2, r3
 8107b6c:	697b      	ldr	r3, [r7, #20]
 8107b6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8107b72:	697b      	ldr	r3, [r7, #20]
 8107b74:	6a1b      	ldr	r3, [r3, #32]
 8107b76:	6978      	ldr	r0, [r7, #20]
 8107b78:	4798      	blx	r3
}
 8107b7a:	bf00      	nop
 8107b7c:	3718      	adds	r7, #24
 8107b7e:	46bd      	mov	sp, r7
 8107b80:	bd80      	pop	{r7, pc}
 8107b82:	bf00      	nop
 8107b84:	10004a58 	.word	0x10004a58

08107b88 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8107b88:	b580      	push	{r7, lr}
 8107b8a:	b084      	sub	sp, #16
 8107b8c:	af00      	add	r7, sp, #0
 8107b8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8107b90:	f107 0308 	add.w	r3, r7, #8
 8107b94:	4618      	mov	r0, r3
 8107b96:	f000 f859 	bl	8107c4c <prvGetNextExpireTime>
 8107b9a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8107b9c:	68bb      	ldr	r3, [r7, #8]
 8107b9e:	4619      	mov	r1, r3
 8107ba0:	68f8      	ldr	r0, [r7, #12]
 8107ba2:	f000 f805 	bl	8107bb0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8107ba6:	f000 f8d7 	bl	8107d58 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8107baa:	bf00      	nop
 8107bac:	e7f0      	b.n	8107b90 <prvTimerTask+0x8>
	...

08107bb0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8107bb0:	b580      	push	{r7, lr}
 8107bb2:	b084      	sub	sp, #16
 8107bb4:	af00      	add	r7, sp, #0
 8107bb6:	6078      	str	r0, [r7, #4]
 8107bb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8107bba:	f7ff f919 	bl	8106df0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8107bbe:	f107 0308 	add.w	r3, r7, #8
 8107bc2:	4618      	mov	r0, r3
 8107bc4:	f000 f866 	bl	8107c94 <prvSampleTimeNow>
 8107bc8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8107bca:	68bb      	ldr	r3, [r7, #8]
 8107bcc:	2b00      	cmp	r3, #0
 8107bce:	d130      	bne.n	8107c32 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8107bd0:	683b      	ldr	r3, [r7, #0]
 8107bd2:	2b00      	cmp	r3, #0
 8107bd4:	d10a      	bne.n	8107bec <prvProcessTimerOrBlockTask+0x3c>
 8107bd6:	687a      	ldr	r2, [r7, #4]
 8107bd8:	68fb      	ldr	r3, [r7, #12]
 8107bda:	429a      	cmp	r2, r3
 8107bdc:	d806      	bhi.n	8107bec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8107bde:	f7ff f915 	bl	8106e0c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8107be2:	68f9      	ldr	r1, [r7, #12]
 8107be4:	6878      	ldr	r0, [r7, #4]
 8107be6:	f7ff ff81 	bl	8107aec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8107bea:	e024      	b.n	8107c36 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8107bec:	683b      	ldr	r3, [r7, #0]
 8107bee:	2b00      	cmp	r3, #0
 8107bf0:	d008      	beq.n	8107c04 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8107bf2:	4b13      	ldr	r3, [pc, #76]	@ (8107c40 <prvProcessTimerOrBlockTask+0x90>)
 8107bf4:	681b      	ldr	r3, [r3, #0]
 8107bf6:	681b      	ldr	r3, [r3, #0]
 8107bf8:	2b00      	cmp	r3, #0
 8107bfa:	d101      	bne.n	8107c00 <prvProcessTimerOrBlockTask+0x50>
 8107bfc:	2301      	movs	r3, #1
 8107bfe:	e000      	b.n	8107c02 <prvProcessTimerOrBlockTask+0x52>
 8107c00:	2300      	movs	r3, #0
 8107c02:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8107c04:	4b0f      	ldr	r3, [pc, #60]	@ (8107c44 <prvProcessTimerOrBlockTask+0x94>)
 8107c06:	6818      	ldr	r0, [r3, #0]
 8107c08:	687a      	ldr	r2, [r7, #4]
 8107c0a:	68fb      	ldr	r3, [r7, #12]
 8107c0c:	1ad3      	subs	r3, r2, r3
 8107c0e:	683a      	ldr	r2, [r7, #0]
 8107c10:	4619      	mov	r1, r3
 8107c12:	f7fe fe55 	bl	81068c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8107c16:	f7ff f8f9 	bl	8106e0c <xTaskResumeAll>
 8107c1a:	4603      	mov	r3, r0
 8107c1c:	2b00      	cmp	r3, #0
 8107c1e:	d10a      	bne.n	8107c36 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8107c20:	4b09      	ldr	r3, [pc, #36]	@ (8107c48 <prvProcessTimerOrBlockTask+0x98>)
 8107c22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8107c26:	601a      	str	r2, [r3, #0]
 8107c28:	f3bf 8f4f 	dsb	sy
 8107c2c:	f3bf 8f6f 	isb	sy
}
 8107c30:	e001      	b.n	8107c36 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8107c32:	f7ff f8eb 	bl	8106e0c <xTaskResumeAll>
}
 8107c36:	bf00      	nop
 8107c38:	3710      	adds	r7, #16
 8107c3a:	46bd      	mov	sp, r7
 8107c3c:	bd80      	pop	{r7, pc}
 8107c3e:	bf00      	nop
 8107c40:	10004a5c 	.word	0x10004a5c
 8107c44:	10004a60 	.word	0x10004a60
 8107c48:	e000ed04 	.word	0xe000ed04

08107c4c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8107c4c:	b480      	push	{r7}
 8107c4e:	b085      	sub	sp, #20
 8107c50:	af00      	add	r7, sp, #0
 8107c52:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8107c54:	4b0e      	ldr	r3, [pc, #56]	@ (8107c90 <prvGetNextExpireTime+0x44>)
 8107c56:	681b      	ldr	r3, [r3, #0]
 8107c58:	681b      	ldr	r3, [r3, #0]
 8107c5a:	2b00      	cmp	r3, #0
 8107c5c:	d101      	bne.n	8107c62 <prvGetNextExpireTime+0x16>
 8107c5e:	2201      	movs	r2, #1
 8107c60:	e000      	b.n	8107c64 <prvGetNextExpireTime+0x18>
 8107c62:	2200      	movs	r2, #0
 8107c64:	687b      	ldr	r3, [r7, #4]
 8107c66:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8107c68:	687b      	ldr	r3, [r7, #4]
 8107c6a:	681b      	ldr	r3, [r3, #0]
 8107c6c:	2b00      	cmp	r3, #0
 8107c6e:	d105      	bne.n	8107c7c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8107c70:	4b07      	ldr	r3, [pc, #28]	@ (8107c90 <prvGetNextExpireTime+0x44>)
 8107c72:	681b      	ldr	r3, [r3, #0]
 8107c74:	68db      	ldr	r3, [r3, #12]
 8107c76:	681b      	ldr	r3, [r3, #0]
 8107c78:	60fb      	str	r3, [r7, #12]
 8107c7a:	e001      	b.n	8107c80 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8107c7c:	2300      	movs	r3, #0
 8107c7e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8107c80:	68fb      	ldr	r3, [r7, #12]
}
 8107c82:	4618      	mov	r0, r3
 8107c84:	3714      	adds	r7, #20
 8107c86:	46bd      	mov	sp, r7
 8107c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107c8c:	4770      	bx	lr
 8107c8e:	bf00      	nop
 8107c90:	10004a58 	.word	0x10004a58

08107c94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8107c94:	b580      	push	{r7, lr}
 8107c96:	b084      	sub	sp, #16
 8107c98:	af00      	add	r7, sp, #0
 8107c9a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8107c9c:	f7ff f954 	bl	8106f48 <xTaskGetTickCount>
 8107ca0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8107ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8107cd0 <prvSampleTimeNow+0x3c>)
 8107ca4:	681b      	ldr	r3, [r3, #0]
 8107ca6:	68fa      	ldr	r2, [r7, #12]
 8107ca8:	429a      	cmp	r2, r3
 8107caa:	d205      	bcs.n	8107cb8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8107cac:	f000 f93a 	bl	8107f24 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8107cb0:	687b      	ldr	r3, [r7, #4]
 8107cb2:	2201      	movs	r2, #1
 8107cb4:	601a      	str	r2, [r3, #0]
 8107cb6:	e002      	b.n	8107cbe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8107cb8:	687b      	ldr	r3, [r7, #4]
 8107cba:	2200      	movs	r2, #0
 8107cbc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8107cbe:	4a04      	ldr	r2, [pc, #16]	@ (8107cd0 <prvSampleTimeNow+0x3c>)
 8107cc0:	68fb      	ldr	r3, [r7, #12]
 8107cc2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8107cc4:	68fb      	ldr	r3, [r7, #12]
}
 8107cc6:	4618      	mov	r0, r3
 8107cc8:	3710      	adds	r7, #16
 8107cca:	46bd      	mov	sp, r7
 8107ccc:	bd80      	pop	{r7, pc}
 8107cce:	bf00      	nop
 8107cd0:	10004a68 	.word	0x10004a68

08107cd4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8107cd4:	b580      	push	{r7, lr}
 8107cd6:	b086      	sub	sp, #24
 8107cd8:	af00      	add	r7, sp, #0
 8107cda:	60f8      	str	r0, [r7, #12]
 8107cdc:	60b9      	str	r1, [r7, #8]
 8107cde:	607a      	str	r2, [r7, #4]
 8107ce0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8107ce2:	2300      	movs	r3, #0
 8107ce4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8107ce6:	68fb      	ldr	r3, [r7, #12]
 8107ce8:	68ba      	ldr	r2, [r7, #8]
 8107cea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8107cec:	68fb      	ldr	r3, [r7, #12]
 8107cee:	68fa      	ldr	r2, [r7, #12]
 8107cf0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8107cf2:	68ba      	ldr	r2, [r7, #8]
 8107cf4:	687b      	ldr	r3, [r7, #4]
 8107cf6:	429a      	cmp	r2, r3
 8107cf8:	d812      	bhi.n	8107d20 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8107cfa:	687a      	ldr	r2, [r7, #4]
 8107cfc:	683b      	ldr	r3, [r7, #0]
 8107cfe:	1ad2      	subs	r2, r2, r3
 8107d00:	68fb      	ldr	r3, [r7, #12]
 8107d02:	699b      	ldr	r3, [r3, #24]
 8107d04:	429a      	cmp	r2, r3
 8107d06:	d302      	bcc.n	8107d0e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8107d08:	2301      	movs	r3, #1
 8107d0a:	617b      	str	r3, [r7, #20]
 8107d0c:	e01b      	b.n	8107d46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8107d0e:	4b10      	ldr	r3, [pc, #64]	@ (8107d50 <prvInsertTimerInActiveList+0x7c>)
 8107d10:	681a      	ldr	r2, [r3, #0]
 8107d12:	68fb      	ldr	r3, [r7, #12]
 8107d14:	3304      	adds	r3, #4
 8107d16:	4619      	mov	r1, r3
 8107d18:	4610      	mov	r0, r2
 8107d1a:	f7fd fc36 	bl	810558a <vListInsert>
 8107d1e:	e012      	b.n	8107d46 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8107d20:	687a      	ldr	r2, [r7, #4]
 8107d22:	683b      	ldr	r3, [r7, #0]
 8107d24:	429a      	cmp	r2, r3
 8107d26:	d206      	bcs.n	8107d36 <prvInsertTimerInActiveList+0x62>
 8107d28:	68ba      	ldr	r2, [r7, #8]
 8107d2a:	683b      	ldr	r3, [r7, #0]
 8107d2c:	429a      	cmp	r2, r3
 8107d2e:	d302      	bcc.n	8107d36 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8107d30:	2301      	movs	r3, #1
 8107d32:	617b      	str	r3, [r7, #20]
 8107d34:	e007      	b.n	8107d46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8107d36:	4b07      	ldr	r3, [pc, #28]	@ (8107d54 <prvInsertTimerInActiveList+0x80>)
 8107d38:	681a      	ldr	r2, [r3, #0]
 8107d3a:	68fb      	ldr	r3, [r7, #12]
 8107d3c:	3304      	adds	r3, #4
 8107d3e:	4619      	mov	r1, r3
 8107d40:	4610      	mov	r0, r2
 8107d42:	f7fd fc22 	bl	810558a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8107d46:	697b      	ldr	r3, [r7, #20]
}
 8107d48:	4618      	mov	r0, r3
 8107d4a:	3718      	adds	r7, #24
 8107d4c:	46bd      	mov	sp, r7
 8107d4e:	bd80      	pop	{r7, pc}
 8107d50:	10004a5c 	.word	0x10004a5c
 8107d54:	10004a58 	.word	0x10004a58

08107d58 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8107d58:	b580      	push	{r7, lr}
 8107d5a:	b08e      	sub	sp, #56	@ 0x38
 8107d5c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8107d5e:	e0ce      	b.n	8107efe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8107d60:	687b      	ldr	r3, [r7, #4]
 8107d62:	2b00      	cmp	r3, #0
 8107d64:	da19      	bge.n	8107d9a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8107d66:	1d3b      	adds	r3, r7, #4
 8107d68:	3304      	adds	r3, #4
 8107d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8107d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8107d6e:	2b00      	cmp	r3, #0
 8107d70:	d10b      	bne.n	8107d8a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8107d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107d76:	f383 8811 	msr	BASEPRI, r3
 8107d7a:	f3bf 8f6f 	isb	sy
 8107d7e:	f3bf 8f4f 	dsb	sy
 8107d82:	61fb      	str	r3, [r7, #28]
}
 8107d84:	bf00      	nop
 8107d86:	bf00      	nop
 8107d88:	e7fd      	b.n	8107d86 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8107d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8107d8c:	681b      	ldr	r3, [r3, #0]
 8107d8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8107d90:	6850      	ldr	r0, [r2, #4]
 8107d92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8107d94:	6892      	ldr	r2, [r2, #8]
 8107d96:	4611      	mov	r1, r2
 8107d98:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8107d9a:	687b      	ldr	r3, [r7, #4]
 8107d9c:	2b00      	cmp	r3, #0
 8107d9e:	f2c0 80ae 	blt.w	8107efe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8107da2:	68fb      	ldr	r3, [r7, #12]
 8107da4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8107da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107da8:	695b      	ldr	r3, [r3, #20]
 8107daa:	2b00      	cmp	r3, #0
 8107dac:	d004      	beq.n	8107db8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8107dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107db0:	3304      	adds	r3, #4
 8107db2:	4618      	mov	r0, r3
 8107db4:	f7fd fc22 	bl	81055fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8107db8:	463b      	mov	r3, r7
 8107dba:	4618      	mov	r0, r3
 8107dbc:	f7ff ff6a 	bl	8107c94 <prvSampleTimeNow>
 8107dc0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8107dc2:	687b      	ldr	r3, [r7, #4]
 8107dc4:	2b09      	cmp	r3, #9
 8107dc6:	f200 8097 	bhi.w	8107ef8 <prvProcessReceivedCommands+0x1a0>
 8107dca:	a201      	add	r2, pc, #4	@ (adr r2, 8107dd0 <prvProcessReceivedCommands+0x78>)
 8107dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107dd0:	08107df9 	.word	0x08107df9
 8107dd4:	08107df9 	.word	0x08107df9
 8107dd8:	08107df9 	.word	0x08107df9
 8107ddc:	08107e6f 	.word	0x08107e6f
 8107de0:	08107e83 	.word	0x08107e83
 8107de4:	08107ecf 	.word	0x08107ecf
 8107de8:	08107df9 	.word	0x08107df9
 8107dec:	08107df9 	.word	0x08107df9
 8107df0:	08107e6f 	.word	0x08107e6f
 8107df4:	08107e83 	.word	0x08107e83
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8107df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107dfa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8107dfe:	f043 0301 	orr.w	r3, r3, #1
 8107e02:	b2da      	uxtb	r2, r3
 8107e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107e06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8107e0a:	68ba      	ldr	r2, [r7, #8]
 8107e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107e0e:	699b      	ldr	r3, [r3, #24]
 8107e10:	18d1      	adds	r1, r2, r3
 8107e12:	68bb      	ldr	r3, [r7, #8]
 8107e14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8107e16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8107e18:	f7ff ff5c 	bl	8107cd4 <prvInsertTimerInActiveList>
 8107e1c:	4603      	mov	r3, r0
 8107e1e:	2b00      	cmp	r3, #0
 8107e20:	d06c      	beq.n	8107efc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8107e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107e24:	6a1b      	ldr	r3, [r3, #32]
 8107e26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8107e28:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8107e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107e2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8107e30:	f003 0304 	and.w	r3, r3, #4
 8107e34:	2b00      	cmp	r3, #0
 8107e36:	d061      	beq.n	8107efc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8107e38:	68ba      	ldr	r2, [r7, #8]
 8107e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107e3c:	699b      	ldr	r3, [r3, #24]
 8107e3e:	441a      	add	r2, r3
 8107e40:	2300      	movs	r3, #0
 8107e42:	9300      	str	r3, [sp, #0]
 8107e44:	2300      	movs	r3, #0
 8107e46:	2100      	movs	r1, #0
 8107e48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8107e4a:	f7ff fe01 	bl	8107a50 <xTimerGenericCommand>
 8107e4e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8107e50:	6a3b      	ldr	r3, [r7, #32]
 8107e52:	2b00      	cmp	r3, #0
 8107e54:	d152      	bne.n	8107efc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8107e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107e5a:	f383 8811 	msr	BASEPRI, r3
 8107e5e:	f3bf 8f6f 	isb	sy
 8107e62:	f3bf 8f4f 	dsb	sy
 8107e66:	61bb      	str	r3, [r7, #24]
}
 8107e68:	bf00      	nop
 8107e6a:	bf00      	nop
 8107e6c:	e7fd      	b.n	8107e6a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8107e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107e70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8107e74:	f023 0301 	bic.w	r3, r3, #1
 8107e78:	b2da      	uxtb	r2, r3
 8107e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107e7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8107e80:	e03d      	b.n	8107efe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8107e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107e84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8107e88:	f043 0301 	orr.w	r3, r3, #1
 8107e8c:	b2da      	uxtb	r2, r3
 8107e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107e90:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8107e94:	68ba      	ldr	r2, [r7, #8]
 8107e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107e98:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8107e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107e9c:	699b      	ldr	r3, [r3, #24]
 8107e9e:	2b00      	cmp	r3, #0
 8107ea0:	d10b      	bne.n	8107eba <prvProcessReceivedCommands+0x162>
	__asm volatile
 8107ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107ea6:	f383 8811 	msr	BASEPRI, r3
 8107eaa:	f3bf 8f6f 	isb	sy
 8107eae:	f3bf 8f4f 	dsb	sy
 8107eb2:	617b      	str	r3, [r7, #20]
}
 8107eb4:	bf00      	nop
 8107eb6:	bf00      	nop
 8107eb8:	e7fd      	b.n	8107eb6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8107eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107ebc:	699a      	ldr	r2, [r3, #24]
 8107ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8107ec0:	18d1      	adds	r1, r2, r3
 8107ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8107ec4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8107ec6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8107ec8:	f7ff ff04 	bl	8107cd4 <prvInsertTimerInActiveList>
					break;
 8107ecc:	e017      	b.n	8107efe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8107ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107ed0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8107ed4:	f003 0302 	and.w	r3, r3, #2
 8107ed8:	2b00      	cmp	r3, #0
 8107eda:	d103      	bne.n	8107ee4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8107edc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8107ede:	f7fd f9e3 	bl	81052a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8107ee2:	e00c      	b.n	8107efe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8107ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107ee6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8107eea:	f023 0301 	bic.w	r3, r3, #1
 8107eee:	b2da      	uxtb	r2, r3
 8107ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107ef2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8107ef6:	e002      	b.n	8107efe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8107ef8:	bf00      	nop
 8107efa:	e000      	b.n	8107efe <prvProcessReceivedCommands+0x1a6>
					break;
 8107efc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8107efe:	4b08      	ldr	r3, [pc, #32]	@ (8107f20 <prvProcessReceivedCommands+0x1c8>)
 8107f00:	681b      	ldr	r3, [r3, #0]
 8107f02:	1d39      	adds	r1, r7, #4
 8107f04:	2200      	movs	r2, #0
 8107f06:	4618      	mov	r0, r3
 8107f08:	f7fe f996 	bl	8106238 <xQueueReceive>
 8107f0c:	4603      	mov	r3, r0
 8107f0e:	2b00      	cmp	r3, #0
 8107f10:	f47f af26 	bne.w	8107d60 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8107f14:	bf00      	nop
 8107f16:	bf00      	nop
 8107f18:	3730      	adds	r7, #48	@ 0x30
 8107f1a:	46bd      	mov	sp, r7
 8107f1c:	bd80      	pop	{r7, pc}
 8107f1e:	bf00      	nop
 8107f20:	10004a60 	.word	0x10004a60

08107f24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8107f24:	b580      	push	{r7, lr}
 8107f26:	b088      	sub	sp, #32
 8107f28:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8107f2a:	e049      	b.n	8107fc0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8107f2c:	4b2e      	ldr	r3, [pc, #184]	@ (8107fe8 <prvSwitchTimerLists+0xc4>)
 8107f2e:	681b      	ldr	r3, [r3, #0]
 8107f30:	68db      	ldr	r3, [r3, #12]
 8107f32:	681b      	ldr	r3, [r3, #0]
 8107f34:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8107f36:	4b2c      	ldr	r3, [pc, #176]	@ (8107fe8 <prvSwitchTimerLists+0xc4>)
 8107f38:	681b      	ldr	r3, [r3, #0]
 8107f3a:	68db      	ldr	r3, [r3, #12]
 8107f3c:	68db      	ldr	r3, [r3, #12]
 8107f3e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8107f40:	68fb      	ldr	r3, [r7, #12]
 8107f42:	3304      	adds	r3, #4
 8107f44:	4618      	mov	r0, r3
 8107f46:	f7fd fb59 	bl	81055fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8107f4a:	68fb      	ldr	r3, [r7, #12]
 8107f4c:	6a1b      	ldr	r3, [r3, #32]
 8107f4e:	68f8      	ldr	r0, [r7, #12]
 8107f50:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8107f52:	68fb      	ldr	r3, [r7, #12]
 8107f54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8107f58:	f003 0304 	and.w	r3, r3, #4
 8107f5c:	2b00      	cmp	r3, #0
 8107f5e:	d02f      	beq.n	8107fc0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8107f60:	68fb      	ldr	r3, [r7, #12]
 8107f62:	699b      	ldr	r3, [r3, #24]
 8107f64:	693a      	ldr	r2, [r7, #16]
 8107f66:	4413      	add	r3, r2
 8107f68:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8107f6a:	68ba      	ldr	r2, [r7, #8]
 8107f6c:	693b      	ldr	r3, [r7, #16]
 8107f6e:	429a      	cmp	r2, r3
 8107f70:	d90e      	bls.n	8107f90 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8107f72:	68fb      	ldr	r3, [r7, #12]
 8107f74:	68ba      	ldr	r2, [r7, #8]
 8107f76:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8107f78:	68fb      	ldr	r3, [r7, #12]
 8107f7a:	68fa      	ldr	r2, [r7, #12]
 8107f7c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8107f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8107fe8 <prvSwitchTimerLists+0xc4>)
 8107f80:	681a      	ldr	r2, [r3, #0]
 8107f82:	68fb      	ldr	r3, [r7, #12]
 8107f84:	3304      	adds	r3, #4
 8107f86:	4619      	mov	r1, r3
 8107f88:	4610      	mov	r0, r2
 8107f8a:	f7fd fafe 	bl	810558a <vListInsert>
 8107f8e:	e017      	b.n	8107fc0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8107f90:	2300      	movs	r3, #0
 8107f92:	9300      	str	r3, [sp, #0]
 8107f94:	2300      	movs	r3, #0
 8107f96:	693a      	ldr	r2, [r7, #16]
 8107f98:	2100      	movs	r1, #0
 8107f9a:	68f8      	ldr	r0, [r7, #12]
 8107f9c:	f7ff fd58 	bl	8107a50 <xTimerGenericCommand>
 8107fa0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8107fa2:	687b      	ldr	r3, [r7, #4]
 8107fa4:	2b00      	cmp	r3, #0
 8107fa6:	d10b      	bne.n	8107fc0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8107fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107fac:	f383 8811 	msr	BASEPRI, r3
 8107fb0:	f3bf 8f6f 	isb	sy
 8107fb4:	f3bf 8f4f 	dsb	sy
 8107fb8:	603b      	str	r3, [r7, #0]
}
 8107fba:	bf00      	nop
 8107fbc:	bf00      	nop
 8107fbe:	e7fd      	b.n	8107fbc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8107fc0:	4b09      	ldr	r3, [pc, #36]	@ (8107fe8 <prvSwitchTimerLists+0xc4>)
 8107fc2:	681b      	ldr	r3, [r3, #0]
 8107fc4:	681b      	ldr	r3, [r3, #0]
 8107fc6:	2b00      	cmp	r3, #0
 8107fc8:	d1b0      	bne.n	8107f2c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8107fca:	4b07      	ldr	r3, [pc, #28]	@ (8107fe8 <prvSwitchTimerLists+0xc4>)
 8107fcc:	681b      	ldr	r3, [r3, #0]
 8107fce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8107fd0:	4b06      	ldr	r3, [pc, #24]	@ (8107fec <prvSwitchTimerLists+0xc8>)
 8107fd2:	681b      	ldr	r3, [r3, #0]
 8107fd4:	4a04      	ldr	r2, [pc, #16]	@ (8107fe8 <prvSwitchTimerLists+0xc4>)
 8107fd6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8107fd8:	4a04      	ldr	r2, [pc, #16]	@ (8107fec <prvSwitchTimerLists+0xc8>)
 8107fda:	697b      	ldr	r3, [r7, #20]
 8107fdc:	6013      	str	r3, [r2, #0]
}
 8107fde:	bf00      	nop
 8107fe0:	3718      	adds	r7, #24
 8107fe2:	46bd      	mov	sp, r7
 8107fe4:	bd80      	pop	{r7, pc}
 8107fe6:	bf00      	nop
 8107fe8:	10004a58 	.word	0x10004a58
 8107fec:	10004a5c 	.word	0x10004a5c

08107ff0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8107ff0:	b580      	push	{r7, lr}
 8107ff2:	b082      	sub	sp, #8
 8107ff4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8107ff6:	f7fd fc5f 	bl	81058b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8107ffa:	4b15      	ldr	r3, [pc, #84]	@ (8108050 <prvCheckForValidListAndQueue+0x60>)
 8107ffc:	681b      	ldr	r3, [r3, #0]
 8107ffe:	2b00      	cmp	r3, #0
 8108000:	d120      	bne.n	8108044 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8108002:	4814      	ldr	r0, [pc, #80]	@ (8108054 <prvCheckForValidListAndQueue+0x64>)
 8108004:	f7fd fa70 	bl	81054e8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8108008:	4813      	ldr	r0, [pc, #76]	@ (8108058 <prvCheckForValidListAndQueue+0x68>)
 810800a:	f7fd fa6d 	bl	81054e8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 810800e:	4b13      	ldr	r3, [pc, #76]	@ (810805c <prvCheckForValidListAndQueue+0x6c>)
 8108010:	4a10      	ldr	r2, [pc, #64]	@ (8108054 <prvCheckForValidListAndQueue+0x64>)
 8108012:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8108014:	4b12      	ldr	r3, [pc, #72]	@ (8108060 <prvCheckForValidListAndQueue+0x70>)
 8108016:	4a10      	ldr	r2, [pc, #64]	@ (8108058 <prvCheckForValidListAndQueue+0x68>)
 8108018:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 810801a:	2300      	movs	r3, #0
 810801c:	9300      	str	r3, [sp, #0]
 810801e:	4b11      	ldr	r3, [pc, #68]	@ (8108064 <prvCheckForValidListAndQueue+0x74>)
 8108020:	4a11      	ldr	r2, [pc, #68]	@ (8108068 <prvCheckForValidListAndQueue+0x78>)
 8108022:	2110      	movs	r1, #16
 8108024:	200a      	movs	r0, #10
 8108026:	f7fd fdd3 	bl	8105bd0 <xQueueGenericCreateStatic>
 810802a:	4603      	mov	r3, r0
 810802c:	4a08      	ldr	r2, [pc, #32]	@ (8108050 <prvCheckForValidListAndQueue+0x60>)
 810802e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8108030:	4b07      	ldr	r3, [pc, #28]	@ (8108050 <prvCheckForValidListAndQueue+0x60>)
 8108032:	681b      	ldr	r3, [r3, #0]
 8108034:	2b00      	cmp	r3, #0
 8108036:	d005      	beq.n	8108044 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8108038:	4b05      	ldr	r3, [pc, #20]	@ (8108050 <prvCheckForValidListAndQueue+0x60>)
 810803a:	681b      	ldr	r3, [r3, #0]
 810803c:	490b      	ldr	r1, [pc, #44]	@ (810806c <prvCheckForValidListAndQueue+0x7c>)
 810803e:	4618      	mov	r0, r3
 8108040:	f7fe fc14 	bl	810686c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8108044:	f7fd fc6a 	bl	810591c <vPortExitCritical>
}
 8108048:	bf00      	nop
 810804a:	46bd      	mov	sp, r7
 810804c:	bd80      	pop	{r7, pc}
 810804e:	bf00      	nop
 8108050:	10004a60 	.word	0x10004a60
 8108054:	10004a30 	.word	0x10004a30
 8108058:	10004a44 	.word	0x10004a44
 810805c:	10004a58 	.word	0x10004a58
 8108060:	10004a5c 	.word	0x10004a5c
 8108064:	10004b0c 	.word	0x10004b0c
 8108068:	10004a6c 	.word	0x10004a6c
 810806c:	081082c8 	.word	0x081082c8

08108070 <memset>:
 8108070:	4402      	add	r2, r0
 8108072:	4603      	mov	r3, r0
 8108074:	4293      	cmp	r3, r2
 8108076:	d100      	bne.n	810807a <memset+0xa>
 8108078:	4770      	bx	lr
 810807a:	f803 1b01 	strb.w	r1, [r3], #1
 810807e:	e7f9      	b.n	8108074 <memset+0x4>

08108080 <_reclaim_reent>:
 8108080:	4b2d      	ldr	r3, [pc, #180]	@ (8108138 <_reclaim_reent+0xb8>)
 8108082:	681b      	ldr	r3, [r3, #0]
 8108084:	4283      	cmp	r3, r0
 8108086:	b570      	push	{r4, r5, r6, lr}
 8108088:	4604      	mov	r4, r0
 810808a:	d053      	beq.n	8108134 <_reclaim_reent+0xb4>
 810808c:	69c3      	ldr	r3, [r0, #28]
 810808e:	b31b      	cbz	r3, 81080d8 <_reclaim_reent+0x58>
 8108090:	68db      	ldr	r3, [r3, #12]
 8108092:	b163      	cbz	r3, 81080ae <_reclaim_reent+0x2e>
 8108094:	2500      	movs	r5, #0
 8108096:	69e3      	ldr	r3, [r4, #28]
 8108098:	68db      	ldr	r3, [r3, #12]
 810809a:	5959      	ldr	r1, [r3, r5]
 810809c:	b9b1      	cbnz	r1, 81080cc <_reclaim_reent+0x4c>
 810809e:	3504      	adds	r5, #4
 81080a0:	2d80      	cmp	r5, #128	@ 0x80
 81080a2:	d1f8      	bne.n	8108096 <_reclaim_reent+0x16>
 81080a4:	69e3      	ldr	r3, [r4, #28]
 81080a6:	4620      	mov	r0, r4
 81080a8:	68d9      	ldr	r1, [r3, #12]
 81080aa:	f000 f87b 	bl	81081a4 <_free_r>
 81080ae:	69e3      	ldr	r3, [r4, #28]
 81080b0:	6819      	ldr	r1, [r3, #0]
 81080b2:	b111      	cbz	r1, 81080ba <_reclaim_reent+0x3a>
 81080b4:	4620      	mov	r0, r4
 81080b6:	f000 f875 	bl	81081a4 <_free_r>
 81080ba:	69e3      	ldr	r3, [r4, #28]
 81080bc:	689d      	ldr	r5, [r3, #8]
 81080be:	b15d      	cbz	r5, 81080d8 <_reclaim_reent+0x58>
 81080c0:	4629      	mov	r1, r5
 81080c2:	4620      	mov	r0, r4
 81080c4:	682d      	ldr	r5, [r5, #0]
 81080c6:	f000 f86d 	bl	81081a4 <_free_r>
 81080ca:	e7f8      	b.n	81080be <_reclaim_reent+0x3e>
 81080cc:	680e      	ldr	r6, [r1, #0]
 81080ce:	4620      	mov	r0, r4
 81080d0:	f000 f868 	bl	81081a4 <_free_r>
 81080d4:	4631      	mov	r1, r6
 81080d6:	e7e1      	b.n	810809c <_reclaim_reent+0x1c>
 81080d8:	6961      	ldr	r1, [r4, #20]
 81080da:	b111      	cbz	r1, 81080e2 <_reclaim_reent+0x62>
 81080dc:	4620      	mov	r0, r4
 81080de:	f000 f861 	bl	81081a4 <_free_r>
 81080e2:	69e1      	ldr	r1, [r4, #28]
 81080e4:	b111      	cbz	r1, 81080ec <_reclaim_reent+0x6c>
 81080e6:	4620      	mov	r0, r4
 81080e8:	f000 f85c 	bl	81081a4 <_free_r>
 81080ec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 81080ee:	b111      	cbz	r1, 81080f6 <_reclaim_reent+0x76>
 81080f0:	4620      	mov	r0, r4
 81080f2:	f000 f857 	bl	81081a4 <_free_r>
 81080f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 81080f8:	b111      	cbz	r1, 8108100 <_reclaim_reent+0x80>
 81080fa:	4620      	mov	r0, r4
 81080fc:	f000 f852 	bl	81081a4 <_free_r>
 8108100:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8108102:	b111      	cbz	r1, 810810a <_reclaim_reent+0x8a>
 8108104:	4620      	mov	r0, r4
 8108106:	f000 f84d 	bl	81081a4 <_free_r>
 810810a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 810810c:	b111      	cbz	r1, 8108114 <_reclaim_reent+0x94>
 810810e:	4620      	mov	r0, r4
 8108110:	f000 f848 	bl	81081a4 <_free_r>
 8108114:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8108116:	b111      	cbz	r1, 810811e <_reclaim_reent+0x9e>
 8108118:	4620      	mov	r0, r4
 810811a:	f000 f843 	bl	81081a4 <_free_r>
 810811e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8108120:	b111      	cbz	r1, 8108128 <_reclaim_reent+0xa8>
 8108122:	4620      	mov	r0, r4
 8108124:	f000 f83e 	bl	81081a4 <_free_r>
 8108128:	6a23      	ldr	r3, [r4, #32]
 810812a:	b11b      	cbz	r3, 8108134 <_reclaim_reent+0xb4>
 810812c:	4620      	mov	r0, r4
 810812e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8108132:	4718      	bx	r3
 8108134:	bd70      	pop	{r4, r5, r6, pc}
 8108136:	bf00      	nop
 8108138:	10000014 	.word	0x10000014

0810813c <__libc_init_array>:
 810813c:	b570      	push	{r4, r5, r6, lr}
 810813e:	4d0d      	ldr	r5, [pc, #52]	@ (8108174 <__libc_init_array+0x38>)
 8108140:	4c0d      	ldr	r4, [pc, #52]	@ (8108178 <__libc_init_array+0x3c>)
 8108142:	1b64      	subs	r4, r4, r5
 8108144:	10a4      	asrs	r4, r4, #2
 8108146:	2600      	movs	r6, #0
 8108148:	42a6      	cmp	r6, r4
 810814a:	d109      	bne.n	8108160 <__libc_init_array+0x24>
 810814c:	4d0b      	ldr	r5, [pc, #44]	@ (810817c <__libc_init_array+0x40>)
 810814e:	4c0c      	ldr	r4, [pc, #48]	@ (8108180 <__libc_init_array+0x44>)
 8108150:	f000 f87e 	bl	8108250 <_init>
 8108154:	1b64      	subs	r4, r4, r5
 8108156:	10a4      	asrs	r4, r4, #2
 8108158:	2600      	movs	r6, #0
 810815a:	42a6      	cmp	r6, r4
 810815c:	d105      	bne.n	810816a <__libc_init_array+0x2e>
 810815e:	bd70      	pop	{r4, r5, r6, pc}
 8108160:	f855 3b04 	ldr.w	r3, [r5], #4
 8108164:	4798      	blx	r3
 8108166:	3601      	adds	r6, #1
 8108168:	e7ee      	b.n	8108148 <__libc_init_array+0xc>
 810816a:	f855 3b04 	ldr.w	r3, [r5], #4
 810816e:	4798      	blx	r3
 8108170:	3601      	adds	r6, #1
 8108172:	e7f2      	b.n	810815a <__libc_init_array+0x1e>
 8108174:	0810838c 	.word	0x0810838c
 8108178:	0810838c 	.word	0x0810838c
 810817c:	0810838c 	.word	0x0810838c
 8108180:	08108390 	.word	0x08108390

08108184 <__retarget_lock_acquire_recursive>:
 8108184:	4770      	bx	lr

08108186 <__retarget_lock_release_recursive>:
 8108186:	4770      	bx	lr

08108188 <memcpy>:
 8108188:	440a      	add	r2, r1
 810818a:	4291      	cmp	r1, r2
 810818c:	f100 33ff 	add.w	r3, r0, #4294967295
 8108190:	d100      	bne.n	8108194 <memcpy+0xc>
 8108192:	4770      	bx	lr
 8108194:	b510      	push	{r4, lr}
 8108196:	f811 4b01 	ldrb.w	r4, [r1], #1
 810819a:	f803 4f01 	strb.w	r4, [r3, #1]!
 810819e:	4291      	cmp	r1, r2
 81081a0:	d1f9      	bne.n	8108196 <memcpy+0xe>
 81081a2:	bd10      	pop	{r4, pc}

081081a4 <_free_r>:
 81081a4:	b538      	push	{r3, r4, r5, lr}
 81081a6:	4605      	mov	r5, r0
 81081a8:	2900      	cmp	r1, #0
 81081aa:	d041      	beq.n	8108230 <_free_r+0x8c>
 81081ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 81081b0:	1f0c      	subs	r4, r1, #4
 81081b2:	2b00      	cmp	r3, #0
 81081b4:	bfb8      	it	lt
 81081b6:	18e4      	addlt	r4, r4, r3
 81081b8:	f000 f83e 	bl	8108238 <__malloc_lock>
 81081bc:	4a1d      	ldr	r2, [pc, #116]	@ (8108234 <_free_r+0x90>)
 81081be:	6813      	ldr	r3, [r2, #0]
 81081c0:	b933      	cbnz	r3, 81081d0 <_free_r+0x2c>
 81081c2:	6063      	str	r3, [r4, #4]
 81081c4:	6014      	str	r4, [r2, #0]
 81081c6:	4628      	mov	r0, r5
 81081c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 81081cc:	f000 b83a 	b.w	8108244 <__malloc_unlock>
 81081d0:	42a3      	cmp	r3, r4
 81081d2:	d908      	bls.n	81081e6 <_free_r+0x42>
 81081d4:	6820      	ldr	r0, [r4, #0]
 81081d6:	1821      	adds	r1, r4, r0
 81081d8:	428b      	cmp	r3, r1
 81081da:	bf01      	itttt	eq
 81081dc:	6819      	ldreq	r1, [r3, #0]
 81081de:	685b      	ldreq	r3, [r3, #4]
 81081e0:	1809      	addeq	r1, r1, r0
 81081e2:	6021      	streq	r1, [r4, #0]
 81081e4:	e7ed      	b.n	81081c2 <_free_r+0x1e>
 81081e6:	461a      	mov	r2, r3
 81081e8:	685b      	ldr	r3, [r3, #4]
 81081ea:	b10b      	cbz	r3, 81081f0 <_free_r+0x4c>
 81081ec:	42a3      	cmp	r3, r4
 81081ee:	d9fa      	bls.n	81081e6 <_free_r+0x42>
 81081f0:	6811      	ldr	r1, [r2, #0]
 81081f2:	1850      	adds	r0, r2, r1
 81081f4:	42a0      	cmp	r0, r4
 81081f6:	d10b      	bne.n	8108210 <_free_r+0x6c>
 81081f8:	6820      	ldr	r0, [r4, #0]
 81081fa:	4401      	add	r1, r0
 81081fc:	1850      	adds	r0, r2, r1
 81081fe:	4283      	cmp	r3, r0
 8108200:	6011      	str	r1, [r2, #0]
 8108202:	d1e0      	bne.n	81081c6 <_free_r+0x22>
 8108204:	6818      	ldr	r0, [r3, #0]
 8108206:	685b      	ldr	r3, [r3, #4]
 8108208:	6053      	str	r3, [r2, #4]
 810820a:	4408      	add	r0, r1
 810820c:	6010      	str	r0, [r2, #0]
 810820e:	e7da      	b.n	81081c6 <_free_r+0x22>
 8108210:	d902      	bls.n	8108218 <_free_r+0x74>
 8108212:	230c      	movs	r3, #12
 8108214:	602b      	str	r3, [r5, #0]
 8108216:	e7d6      	b.n	81081c6 <_free_r+0x22>
 8108218:	6820      	ldr	r0, [r4, #0]
 810821a:	1821      	adds	r1, r4, r0
 810821c:	428b      	cmp	r3, r1
 810821e:	bf04      	itt	eq
 8108220:	6819      	ldreq	r1, [r3, #0]
 8108222:	685b      	ldreq	r3, [r3, #4]
 8108224:	6063      	str	r3, [r4, #4]
 8108226:	bf04      	itt	eq
 8108228:	1809      	addeq	r1, r1, r0
 810822a:	6021      	streq	r1, [r4, #0]
 810822c:	6054      	str	r4, [r2, #4]
 810822e:	e7ca      	b.n	81081c6 <_free_r+0x22>
 8108230:	bd38      	pop	{r3, r4, r5, pc}
 8108232:	bf00      	nop
 8108234:	10004c98 	.word	0x10004c98

08108238 <__malloc_lock>:
 8108238:	4801      	ldr	r0, [pc, #4]	@ (8108240 <__malloc_lock+0x8>)
 810823a:	f7ff bfa3 	b.w	8108184 <__retarget_lock_acquire_recursive>
 810823e:	bf00      	nop
 8108240:	10004c94 	.word	0x10004c94

08108244 <__malloc_unlock>:
 8108244:	4801      	ldr	r0, [pc, #4]	@ (810824c <__malloc_unlock+0x8>)
 8108246:	f7ff bf9e 	b.w	8108186 <__retarget_lock_release_recursive>
 810824a:	bf00      	nop
 810824c:	10004c94 	.word	0x10004c94

08108250 <_init>:
 8108250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8108252:	bf00      	nop
 8108254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8108256:	bc08      	pop	{r3}
 8108258:	469e      	mov	lr, r3
 810825a:	4770      	bx	lr

0810825c <_fini>:
 810825c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810825e:	bf00      	nop
 8108260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8108262:	bc08      	pop	{r3}
 8108264:	469e      	mov	lr, r3
 8108266:	4770      	bx	lr
