Netlist file: single_inv_reg.net   Architecture file: vpr_4_4_8_8_40_x5_y5.xml
Array size: 5 x 5 logic blocks
	
#block type		block name			x		y	subblk	block number
#----------		----------			--		--	------	------------
top_level       top^FF_NODE~3		5		1		0		#0
sub_level       (null)		0		0	
sub_level       (null)		0		1	
sub_level       (null)		0		2	
sub_level       top^FF_NODE~3		0		3	
top_level       top^d_in		5		0		5		#1
sub_level       top^d_in		0		0	
top_level       top^rst			5		0		6		#2
sub_level       top^rst			0		0	
top_level       out:top^d_out		5		0		2		#3
sub_level       out:top^d_out		0		0	
top_level       top^clock		6		2		7		#4
sub_level       top^clock		0		0	
