#
#                                                                    
# (c) 1999 0-In Design Automation, Inc.  All rights reserved.        
#                                                                    
# THIS SOFTWARE AND (ON-LINE) DOCUMENTATION CONTAIN CONFIDENTIAL     
# INFORMATION AND TRADE SECRETS OF 0-In Design Automation, Inc.  USE,
# DISCLOSURE, OR REPRODUCTION IS PROHIBITED WITHOUT THE PRIOR EXPRESS
# WRITTEN PERMISSION OF 0-In Design Automation, Inc.                 

owner = sundar


% :: RCS/%,v ; $(CO) $(COFLAGS) $@


default_target: release_files.list cat_vunits

RELEASE_LIST = \
	assert_always_on_edge.psl \
	assert_always.psl \
	assert_change.psl \
	assert_cycle_sequence.psl \
	assert_decrement.psl \
	assert_delta.psl \
	assert_even_parity.psl \
	assert_fifo_index.psl \
	assert_frame.psl \
	assert_handshake.psl \
	assert_implication.psl \
	assert_increment.psl \
	assert_never.psl \
	assert_never_unknown.psl \
	assert_never_unknown_async.psl \
	assert_next.psl \
	assert_no_overflow.psl \
	assert_no_transition.psl \
	assert_no_underflow.psl \
	assert_odd_parity.psl \
	assert_one_cold.psl \
	assert_one_hot.psl \
	assert_proposition.psl \
	assert_quiescent_state.psl \
	assert_range.psl \
	assert_time.psl \
	assert_transition.psl \
	assert_unchange.psl \
	assert_width.psl \
	assert_win_change.psl \
	assert_window.psl \
	assert_win_unchange.psl \
	assert_zero_one_hot.psl \
	ovl.psl.verilog.vunits

update:
	@echo "Update not needed with perforce"

GEN_NAME_LIST = ../../gen_name_list

release_files.list: Makefile $(GEN_NAME_LIST)
	@echo "Building release_files.list"
	@rm -f release_files.list
	@echo "# This file was generated by make" \
	  > release_files.list
	@echo "# Modify it by editing the RELEASE_LIST in Makefile" \
	  >> release_files.list
	@$(GEN_NAME_LIST) $(RELEASE_LIST) \
	  >> release_files.list
	@chmod -w release_files.list

cat_vunits:
	@echo "Building ovl.psl.verilog.vunits"
	@rm -f ovl.psl.verilog.vunits
	cat *.psl > ovl.psl.verilog.vunits
