{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713112059042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713112059043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 21:57:38 2024 " "Processing started: Sun Apr 14 21:57:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713112059043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112059043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu_top -c riscv_cpu_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu_top -c riscv_cpu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112059043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713112059647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713112059647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "riscv_cpu.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/take_branch_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/take_branch_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 take_branch_logic " "Found entity 1: take_branch_logic" {  } { { "verilog_codes/take_branch_logic.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/take_branch_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/store_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/store_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_extend " "Found entity 1: store_extend" {  } { { "verilog_codes/store_extend.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/store_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "verilog_codes/register_file.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/pcsrc_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/pcsrc_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSrc_sel " "Found entity 1: PCSrc_sel" {  } { { "verilog_codes/PCSrc_sel.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/PCSrc_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "verilog_codes/mux4.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "verilog_codes/mux3.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "verilog_codes/mux2.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/load_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/load_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_extend " "Found entity 1: load_extend" {  } { { "verilog_codes/load_extend.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/load_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/flopr.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/flopr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071642 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.v(19) " "Verilog HDL warning at extend.v(19): extended using \"x\" or \"z\"" {  } { { "verilog_codes/extend.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/extend.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713112071645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "verilog_codes/extend.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "verilog_codes/datapath.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog_codes/controller.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071650 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_decoder.v(54) " "Verilog HDL warning at ALU_decoder.v(54): extended using \"x\" or \"z\"" {  } { { "verilog_codes/ALU_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/ALU_decoder.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713112071652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_decoder.v(55) " "Verilog HDL warning at ALU_decoder.v(55): extended using \"x\" or \"z\"" {  } { { "verilog_codes/ALU_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/ALU_decoder.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713112071653 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU_decoder.v(12) " "Verilog HDL information at ALU_decoder.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "verilog_codes/ALU_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/ALU_decoder.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713112071653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "verilog_codes/ALU_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/ALU_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(15) " "Verilog HDL warning at alu.v(15): extended using \"x\" or \"z\"" {  } { { "verilog_codes/alu.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/alu.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713112071655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "verilog_codes/alu.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "verilog_codes/adder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_top " "Found entity 1: riscv_cpu_top" {  } { { "riscv_cpu_top.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/riscv_cpu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713112071661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_cpu_top " "Elaborating entity \"riscv_cpu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713112071706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu_top.v(20) " "Verilog HDL assignment warning at riscv_cpu_top.v(20): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu_top.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/riscv_cpu_top.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713112071708 "|riscv_cpu_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu riscv_cpu:rvsingle " "Elaborating entity \"riscv_cpu\" for hierarchy \"riscv_cpu:rvsingle\"" {  } { { "riscv_cpu_top.v" "rvsingle" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/riscv_cpu_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscv_cpu:rvsingle\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscv_cpu:rvsingle\|controller:c\"" {  } { { "riscv_cpu.v" "c" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/riscv_cpu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder riscv_cpu:rvsingle\|controller:c\|main_decoder:m1 " "Elaborating entity \"main_decoder\" for hierarchy \"riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\"" {  } { { "verilog_codes/controller.v" "m1" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/controller.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071744 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main_decoder.v(11) " "Verilog HDL Case Statement warning at main_decoder.v(11): incomplete case statement has no default case item" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713112071745 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controls main_decoder.v(11) " "Verilog HDL Always Construct warning at main_decoder.v(11): inferring latch(es) for variable \"controls\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713112071747 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[0\] main_decoder.v(11) " "Inferred latch for \"controls\[0\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071748 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[1\] main_decoder.v(11) " "Inferred latch for \"controls\[1\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071748 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[2\] main_decoder.v(11) " "Inferred latch for \"controls\[2\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071749 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[3\] main_decoder.v(11) " "Inferred latch for \"controls\[3\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071749 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[4\] main_decoder.v(11) " "Inferred latch for \"controls\[4\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071749 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[5\] main_decoder.v(11) " "Inferred latch for \"controls\[5\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071749 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[6\] main_decoder.v(11) " "Inferred latch for \"controls\[6\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071750 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[7\] main_decoder.v(11) " "Inferred latch for \"controls\[7\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071750 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[8\] main_decoder.v(11) " "Inferred latch for \"controls\[8\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071750 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[9\] main_decoder.v(11) " "Inferred latch for \"controls\[9\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071750 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[10\] main_decoder.v(11) " "Inferred latch for \"controls\[10\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071750 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[11\] main_decoder.v(11) " "Inferred latch for \"controls\[11\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071751 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[12\] main_decoder.v(11) " "Inferred latch for \"controls\[12\]\" at main_decoder.v(11)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112071751 "|riscv_cpu_top|riscv_cpu:rvsingle|controller:c|main_decoder:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder riscv_cpu:rvsingle\|controller:c\|ALU_decoder:a1 " "Elaborating entity \"ALU_decoder\" for hierarchy \"riscv_cpu:rvsingle\|controller:c\|ALU_decoder:a1\"" {  } { { "verilog_codes/controller.v" "a1" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/controller.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "take_branch_logic riscv_cpu:rvsingle\|controller:c\|take_branch_logic:t1 " "Elaborating entity \"take_branch_logic\" for hierarchy \"riscv_cpu:rvsingle\|controller:c\|take_branch_logic:t1\"" {  } { { "verilog_codes/controller.v" "t1" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/controller.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSrc_sel riscv_cpu:rvsingle\|controller:c\|PCSrc_sel:p1 " "Elaborating entity \"PCSrc_sel\" for hierarchy \"riscv_cpu:rvsingle\|controller:c\|PCSrc_sel:p1\"" {  } { { "verilog_codes/controller.v" "p1" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/controller.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscv_cpu:rvsingle\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\"" {  } { { "riscv_cpu.v" "dp" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/riscv_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\"" {  } { { "verilog_codes/datapath.v" "pcreg" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscv_cpu:rvsingle\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|adder:pcadd4\"" {  } { { "verilog_codes/datapath.v" "pcadd4" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscv_cpu:rvsingle\|datapath:dp\|mux3:pcmux " "Elaborating entity \"mux3\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|mux3:pcmux\"" {  } { { "verilog_codes/datapath.v" "pcmux" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file riscv_cpu:rvsingle\|datapath:dp\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|register_file:rf\"" {  } { { "verilog_codes/datapath.v" "rf" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/datapath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend riscv_cpu:rvsingle\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|extend:ext\"" {  } { { "verilog_codes/datapath.v" "ext" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscv_cpu:rvsingle\|datapath:dp\|mux2:srcbmux " "Elaborating entity \"mux2\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|mux2:srcbmux\"" {  } { { "verilog_codes/datapath.v" "srcbmux" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_cpu:rvsingle\|datapath:dp\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|alu:alu1\"" {  } { { "verilog_codes/datapath.v" "alu1" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store_extend riscv_cpu:rvsingle\|datapath:dp\|store_extend:str_ext " "Elaborating entity \"store_extend\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|store_extend:str_ext\"" {  } { { "verilog_codes/datapath.v" "str_ext" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071888 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "store_extend.v(37) " "Verilog HDL Case Statement information at store_extend.v(37): all case item expressions in this case statement are onehot" {  } { { "verilog_codes/store_extend.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/store_extend.v" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1713112071890 "|riscv_cpu_top|riscv_cpu:rvsingle|datapath:dp|store_extend:str_ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_extend riscv_cpu:rvsingle\|datapath:dp\|load_extend:ld_ext " "Elaborating entity \"load_extend\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|load_extend:ld_ext\"" {  } { { "verilog_codes/datapath.v" "ld_ext" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 riscv_cpu:rvsingle\|datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|mux4:resultmux\"" {  } { { "verilog_codes/datapath.v" "resultmux" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:imem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:imem\"" {  } { { "riscv_cpu_top.v" "imem" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/riscv_cpu_top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071927 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713112071955 "|riscv_cpu_top|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713112071956 "|riscv_cpu_top|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713112071956 "|riscv_cpu_top|instr_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dmem\"" {  } { { "riscv_cpu_top.v" "dmem" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/riscv_cpu_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112071965 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_mem:dmem\|data_ram " "RAM logic \"data_mem:dmem\|data_ram\" is uninferred due to asynchronous read logic" {  } { { "data_mem.v" "data_ram" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/data_mem.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713112072743 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "riscv_cpu:rvsingle\|datapath:dp\|register_file:rf\|reg_file_arr " "RAM logic \"riscv_cpu:rvsingle\|datapath:dp\|register_file:rf\|reg_file_arr\" is uninferred due to asynchronous read logic" {  } { { "verilog_codes/register_file.v" "reg_file_arr" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/register_file.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713112072743 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1713112072743 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713112077669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[9\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\]" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713112077747 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713112077747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[3\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\]" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713112077748 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713112077748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[2\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\]" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713112077748 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713112077748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[5\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\]" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713112077748 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713112077748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[0\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\]" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713112077748 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713112077748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[1\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\]" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713112077748 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713112077748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[10\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\]" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713112077749 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713112077749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[11\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\]" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713112077749 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713112077749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[12\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\]" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713112077749 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713112077749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[7\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\]" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713112077749 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713112077749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[6\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\]" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713112077749 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713112077749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[8\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:m1\|controls\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|flopr:pcreg\|q\[10\]" {  } { { "verilog_codes/flopr.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/flopr.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713112077749 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/verilog_codes/main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713112077749 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713112083752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/output_files/riscv_cpu_top.map.smsg " "Generated suppressed messages file D:/Arvind/Projects/RISC-V CPU/RISC-V CPU (RV32I)/output_files/riscv_cpu_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112102034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713112102501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713112102501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7405 " "Implemented 7405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713112103144 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713112103144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7241 " "Implemented 7241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713112103144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713112103144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713112103187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 21:58:23 2024 " "Processing ended: Sun Apr 14 21:58:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713112103187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713112103187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713112103187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713112103187 ""}
