// Seed: 3955622036
module module_0;
  wire id_1 = id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  final $display(id_3);
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1 = 1'h0;
endmodule
module module_3 (
    input supply0 id_0,
    output tri id_1
);
  logic [7:0] id_3;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri0 id_4;
  wire id_5;
  wire id_6;
  assign id_3[1] = "";
  assign id_4 = 1;
endmodule
