(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : Balang_Ctrl_V1_0_20190629.brd                 )
(    Software Version : 16.6S018                                      )
(    Date/Time        : Wed Jul 03 23:05:28 2019                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_DELETE_FIRST_SEGMENT FALSE;
RIPUP_RETAIN_BONDWIRE FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'D:/Project/Balang_Ctrl_Proj/HW/PCB/Nestlist';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'D:/Project/Balang_Ctrl_Proj/HW/PCB/Balang_Ctrl_V1_0_20190629.brd';
NEW_BOARD_NAME 'D:/Project/Balang_Ctrl_Proj/HW/PCB/Balang_Ctrl_V1_0_20190629.brd';

CmdLine: netrev -$ -i D:/Project/Balang_Ctrl_Proj/HW/PCB/Nestlist -u -t -y 1 -z -v D:/Project/Balang_Ctrl_Proj/HW/PCB/#Taaaaah04476.tmp

------ Preparing to read pst files ------

Starting to read D:/Project/Balang_Ctrl_Proj/HW/PCB/Nestlist/pstchip.dat 
   Finished reading D:/Project/Balang_Ctrl_Proj/HW/PCB/Nestlist/pstchip.dat (00:00:00.10)
Starting to read D:/Project/Balang_Ctrl_Proj/HW/PCB/Nestlist/pstxprt.dat 
   Finished reading D:/Project/Balang_Ctrl_Proj/HW/PCB/Nestlist/pstxprt.dat (00:00:00.04)
Starting to read D:/Project/Balang_Ctrl_Proj/HW/PCB/Nestlist/pstxnet.dat 
   Finished reading D:/Project/Balang_Ctrl_Proj/HW/PCB/Nestlist/pstxnet.dat (00:00:00.03)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_16.6/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.6/share/local/pcb/symbols 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           D:/Project/Balang_Ctrl_Proj/HW/LIB/PCB/ 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.6/share/local/pcb/padstacks 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           D:/Project/Balang_Ctrl_Proj/HW/LIB/PCB 


------ Summary Statistics ------


netrev run on Jul 3 23:05:28 2019
   DESIGN NAME : 'BALANG_CTRL_HW_V1_0'
   PACKAGING ON Sep 14 2013 00:32:48

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:58
elapsed time  0:00:00

