// Seed: 1574323586
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output tri id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd60
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  input wire id_4;
  output tri0 id_3;
  input wire _id_2;
  output wire id_1;
  assign id_5 = id_2;
  assign id_5[id_2] = -1;
  assign id_3 = -1;
  wire [-1 : -1] id_6;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_6,
      id_6,
      id_3,
      id_1,
      id_6,
      id_3,
      id_6
  );
  wire id_7;
  ;
endmodule
