
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012138                       # Number of seconds simulated
sim_ticks                                 12137738500                       # Number of ticks simulated
final_tick                                12173005000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 270660                       # Simulator instruction rate (inst/s)
host_op_rate                                   299034                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               66906073                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813940                       # Number of bytes of host memory used
host_seconds                                   181.41                       # Real time elapsed on the host
sim_insts                                    49101689                       # Number of instructions simulated
sim_ops                                      54249049                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2418688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2422656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       326080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          326080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           37792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5095                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5095                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            326914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         199270070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             199596984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       326914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           326914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26864972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26864972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26864972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           326914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        199270070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            226461956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002190584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          300                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          300                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               82657                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4778                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37854                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5095                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37854                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5095                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2422656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  324672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2422656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               326080                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              287                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12137423000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37854                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5095                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   29177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    582.466427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   436.516501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.127440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          255      5.40%      5.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1081     22.90%     28.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          231      4.89%     33.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          239      5.06%     38.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          275      5.83%     44.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          933     19.76%     63.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          547     11.59%     75.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          106      2.25%     77.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1054     22.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4721                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.630000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.035740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1721.766181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          298     99.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           300                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.910000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.880950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              163     54.33%     54.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.33%     54.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              136     45.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           300                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2418688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       324672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 326914.276493928395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 199270069.955782949924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26748969.752479013056                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        37792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5095                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      1936250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1326483250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  66036845750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31229.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35099.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12961108.10                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    618657000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1328419500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  189270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16343.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35093.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       199.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    199.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    33657                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     282600.83                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 17050320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9062460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               137109420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               14114880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         712982400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            395837070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             26636640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2957173680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       629779200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        787021680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5687126460                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            468.549101                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          11114470000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     31770000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     301600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3078281750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1640132250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     603230750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   6482748500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16700460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8872710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               133760760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               12366180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         703762800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            387517350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             25793760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2991891240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       562667040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        811734300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5655513390                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            465.944574                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          11220192250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     30155750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     297700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3197156750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1465017500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     589529000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   6558423750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                11855683                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9567105                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            176281                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7391036                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7281412                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.516798                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  234062                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               7635                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           33057                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              29913                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3144                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1139                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     12173005000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         24275477                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5409938                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       56671244                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    11855683                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7545387                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      18683966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  354446                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            30                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   5294257                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 43710                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           24271164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.570547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.106584                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11431895     47.10%     47.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1137560      4.69%     51.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3428584     14.13%     65.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   266596      1.10%     67.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1459306      6.01%     73.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   208005      0.86%     73.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1517189      6.25%     80.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   960961      3.96%     84.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3861068     15.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             24271164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.488381                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.334506                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4248051                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8358295                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  10499956                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                988800                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 176062                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              7194887                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  1187                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               61577925                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  9030                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 176062                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4696937                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3779975                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         117041                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  10956931                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4544218                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               60932510                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                1329742                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1383743                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1777243                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            66067858                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             272231006                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         61652072                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps              58893180                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7174644                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               5980                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           5988                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4342604                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             21060351                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4023118                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3688102                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           376196                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   59730496                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                9253                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  57769144                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8611                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5502452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     12613576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            539                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      24271164                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.380155                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.128829                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6960695     28.68%     28.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2912488     12.00%     40.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4051297     16.69%     57.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2707611     11.16%     68.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2924320     12.05%     80.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2312211      9.53%     90.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1681333      6.93%     97.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              484776      2.00%     99.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              236433      0.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24271164                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  432070     35.23%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 705380     57.51%     92.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 89095      7.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 4      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              33170389     57.42%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3318      0.01%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20799496     36.00%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3795937      6.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               57769144                       # Type of FU issued
system.cpu.iq.rate                           2.379733                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1226545                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021232                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          141044607                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          65243325                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     56906092                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               58995685                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6238766                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2363291                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        68126                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1179                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       381012                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        70158                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 176062                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3303793                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 53166                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            59739749                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             39376                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              21060351                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4023118                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               4899                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1602                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 36614                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1179                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         101740                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       125496                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               227236                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              57472843                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              20554183                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            296300                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     24341913                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 10830851                       # Number of branches executed
system.cpu.iew.exec_stores                    3787730                       # Number of stores executed
system.cpu.iew.exec_rate                     2.367527                       # Inst execution rate
system.cpu.iew.wb_sent                       57117935                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      56906092                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  39157209                       # num instructions producing a value
system.cpu.iew.wb_consumers                  56245874                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.344180                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696179                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         5502485                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8714                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            175124                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     23469229                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.310995                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.800185                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8362069     35.63%     35.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6107885     26.03%     61.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1851942      7.89%     69.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       576124      2.45%     72.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       909983      3.88%     75.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       661106      2.82%     78.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1654311      7.05%     85.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       940661      4.01%     89.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2405148     10.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23469229                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             49091945                       # Number of instructions committed
system.cpu.commit.committedOps               54237280                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       22339153                       # Number of memory references committed
system.cpu.commit.loads                      18697044                       # Number of loads committed
system.cpu.commit.membars                        4354                       # Number of memory barriers committed
system.cpu.commit.branches                   10468661                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  44214377                       # Number of committed integer instructions.
system.cpu.commit.function_calls               211737                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         31894853     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3274      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        18697044     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3642109      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          54237280                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2405148                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     80803768                       # The number of ROB reads
system.cpu.rob.rob_writes                   120281558                       # The number of ROB writes
system.cpu.timesIdled                              39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            4313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    49091945                       # Number of Instructions Simulated
system.cpu.committedOps                      54237280                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.494490                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.494490                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.022285                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.022285                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 56891021                       # number of integer regfile reads
system.cpu.int_regfile_writes                33520818                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 232841733                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 28078572                       # number of cc regfile writes
system.cpu.misc_regfile_reads                23924995                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  17416                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.575504                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17361556                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             38206                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            454.419620                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.575504                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          670                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35441992                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35441992                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     14049468                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14049468                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      3260478                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3260478                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4354                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4354                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4354                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4354                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     17309946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17309946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17309946                       # number of overall hits
system.cpu.dcache.overall_hits::total        17309946                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        86399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         86399                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       296943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       296943                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       383342                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         383342                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       383342                       # number of overall misses
system.cpu.dcache.overall_misses::total        383342                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7242704000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7242704000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25232985500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25232985500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        25000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  32475689500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32475689500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32475689500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32475689500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     14135867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     14135867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      3557421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3557421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4354                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4354                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     17693288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17693288                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     17693288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17693288                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006112                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.083471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083471                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000459                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000459                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021666                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021666                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021666                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021666                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83828.562831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83828.562831                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84975.855636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84975.855636                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        12500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84717.274653                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84717.274653                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84717.274653                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84717.274653                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36956                       # number of writebacks
system.cpu.dcache.writebacks::total             36956                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        68245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        68245                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       277101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       277101                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       345346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       345346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       345346                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       345346                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18154                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18154                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19842                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        37996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        37996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37996                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1546735000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1546735000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1765767000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1765767000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3312502000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3312502000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3312502000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3312502000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005578                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005578                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002147                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002147                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85200.782197                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85200.782197                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88991.381917                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88991.381917                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87180.282135                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87180.282135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87180.282135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87180.282135                       # average overall mshr miss latency
system.cpu.dcache.replacements                  37182                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           593.976945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5298091                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               611                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8671.180033                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   593.976945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.580056                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.580056                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          594                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          594                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.580078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10588583                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10588583                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      5294164                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5294164                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      5294164                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5294164                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5294164                       # number of overall hits
system.cpu.icache.overall_hits::total         5294164                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst           93                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            93                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst           93                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             93                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           93                       # number of overall misses
system.cpu.icache.overall_misses::total            93                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7153500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7153500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst      7153500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7153500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7153500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7153500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5294257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5294257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      5294257                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5294257                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5294257                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5294257                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76919.354839                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76919.354839                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76919.354839                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76919.354839                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76919.354839                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76919.354839                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           26                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           67                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst           67                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           67                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           67                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           67                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      5350000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5350000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      5350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      5350000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5350000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79850.746269                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79850.746269                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79850.746269                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79850.746269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79850.746269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79850.746269                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 19250.692452                       # Cycle average of tags in use
system.l2.tags.total_refs                       76020                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38598                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.969532                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.280479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       500.038182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18750.373791                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.572216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.587485                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2764                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        28060                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1643                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    639505                       # Number of tag accesses
system.l2.tags.data_accesses                   639505                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        36956                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36956                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           17                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               17                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               190                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  203                       # number of demand (read+write) hits
system.l2.demand_hits::total                      209                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                 203                       # number of overall hits
system.l2.overall_hits::total                     209                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           19829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19829                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               61                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        17964                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17964                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 61                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37793                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37854                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                61                       # number of overall misses
system.l2.overall_misses::.cpu.data             37793                       # number of overall misses
system.l2.overall_misses::total                 37854                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1735850000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1735850000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      5179000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5179000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   1517474000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1517474000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      5179000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3253324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3258503000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      5179000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3253324000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3258503000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        36956                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36956                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           17                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           17                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         19842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst           67                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             67                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst               67                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37996                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38063                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst              67                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37996                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38063                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.999345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999345                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.910448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910448                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.989534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.989534                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.910448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994657                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994509                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.910448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994657                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994509                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87540.975339                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87540.975339                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84901.639344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84901.639344                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84473.057226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84473.057226                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 84901.639344                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86082.713730                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86080.810482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84901.639344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86082.713730                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86080.810482                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5095                       # number of writebacks
system.l2.writebacks::total                      5095                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        19829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19829                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17963                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17963                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37853                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37853                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1537560000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1537560000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      4549000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4549000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1337768000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1337768000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      4549000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2875328000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2879877000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      4549000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2875328000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2879877000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999345                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999345                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.910448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.989479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.989479                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.910448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994483                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.910448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994483                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77540.975339                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77540.975339                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74573.770492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74573.770492                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74473.528921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74473.528921                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74573.770492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76082.980525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76080.548437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74573.770492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76082.980525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76080.548437                       # average overall mshr miss latency
system.l2.replacements                           5830                       # number of replacements
system.membus.snoop_filter.tot_requests         43067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         5213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18026                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5095                       # Transaction distribution
system.membus.trans_dist::CleanEvict              118                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19829                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18025                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        80922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  80922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2748800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2748800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37854                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37854    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37854                       # Request fanout histogram
system.membus.reqLayer0.occupancy            70597000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199074000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        75262                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        37168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            617                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          615                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12173005000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18223                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42051                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           17                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19842                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            67                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18154                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       113174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                113327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         5504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4796928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4802432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5830                       # Total snoops (count)
system.tol2bus.snoopTraffic                    326080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            43893                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014672                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.120616                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  43251     98.54%     98.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    640      1.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              43893                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           74604000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            103500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          56994499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
