============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Wed Apr  5 20:54:53 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(98)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(382)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(439)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'HADDR' in ../rtl/CortexM0_SoC.v(506)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 4 for port 'HPROT' in ../rtl/CortexM0_SoC.v(507)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 3 for port 'HSIZE' in ../rtl/CortexM0_SoC.v(508)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HTRANS' in ../rtl/CortexM0_SoC.v(509)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'HWDATA' in ../rtl/CortexM0_SoC.v(510)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'HRDATA' in ../rtl/CortexM0_SoC.v(512)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-5007 WARNING: instantiate unknown module FIFO in ../rtl/UART_TX.v(18)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P5' does not have a driver in ../rtl/CortexM0_SoC.v(245)
HDL-5007 WARNING: net 'HRDATA_P5[31]' does not have a driver in ../rtl/CortexM0_SoC.v(246)
HDL-5007 WARNING: net 'HRESP_P5' does not have a driver in ../rtl/CortexM0_SoC.v(247)
HDL-5007 WARNING: net 'clk' does not have a driver in ../rtl/CortexM0_SoC.v(457)
HDL-5007 WARNING: net 'HSEL_P8' does not have a driver in ../rtl/CortexM0_SoC.v(505)
HDL-5007 WARNING: net 'HADDR_P8' does not have a driver in ../rtl/CortexM0_SoC.v(506)
HDL-5007 WARNING: net 'HPROT_P8' does not have a driver in ../rtl/CortexM0_SoC.v(507)
HDL-5007 WARNING: net 'HSIZE_P8' does not have a driver in ../rtl/CortexM0_SoC.v(508)
HDL-5007 WARNING: net 'HTRANS_P8' does not have a driver in ../rtl/CortexM0_SoC.v(509)
HDL-5007 WARNING: net 'HWDATA_P8' does not have a driver in ../rtl/CortexM0_SoC.v(510)
HDL-5007 WARNING: net 'HWRITE_P8' does not have a driver in ../rtl/CortexM0_SoC.v(511)
HDL-5007 WARNING: net 'HREADY_P8' does not have a driver in ../rtl/CortexM0_SoC.v(513)
HDL-8007 ERROR: FIFO is a black box
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.848471s wall, 2.890625s user + 0.109375s system = 3.000000s CPU (105.3%)

RUN-1004 : used memory is 507 MB, reserved memory is 443 MB, peak memory is 510 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(98)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(382)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(439)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'HADDR' in ../rtl/CortexM0_SoC.v(506)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 4 for port 'HPROT' in ../rtl/CortexM0_SoC.v(507)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 3 for port 'HSIZE' in ../rtl/CortexM0_SoC.v(508)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HTRANS' in ../rtl/CortexM0_SoC.v(509)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'HWDATA' in ../rtl/CortexM0_SoC.v(510)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'HRDATA' in ../rtl/CortexM0_SoC.v(512)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-5007 WARNING: instantiate unknown module FIFO in ../rtl/UART_TX.v(18)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P5' does not have a driver in ../rtl/CortexM0_SoC.v(245)
HDL-5007 WARNING: net 'HRDATA_P5[31]' does not have a driver in ../rtl/CortexM0_SoC.v(246)
HDL-5007 WARNING: net 'HRESP_P5' does not have a driver in ../rtl/CortexM0_SoC.v(247)
HDL-5007 WARNING: net 'clk' does not have a driver in ../rtl/CortexM0_SoC.v(457)
HDL-5007 WARNING: net 'HSEL_P8' does not have a driver in ../rtl/CortexM0_SoC.v(505)
HDL-5007 WARNING: net 'HADDR_P8' does not have a driver in ../rtl/CortexM0_SoC.v(506)
HDL-5007 WARNING: net 'HPROT_P8' does not have a driver in ../rtl/CortexM0_SoC.v(507)
HDL-5007 WARNING: net 'HSIZE_P8' does not have a driver in ../rtl/CortexM0_SoC.v(508)
HDL-5007 WARNING: net 'HTRANS_P8' does not have a driver in ../rtl/CortexM0_SoC.v(509)
HDL-5007 WARNING: net 'HWDATA_P8' does not have a driver in ../rtl/CortexM0_SoC.v(510)
HDL-5007 WARNING: net 'HWRITE_P8' does not have a driver in ../rtl/CortexM0_SoC.v(511)
HDL-5007 WARNING: net 'HREADY_P8' does not have a driver in ../rtl/CortexM0_SoC.v(513)
HDL-8007 ERROR: FIFO is a black box
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.853044s wall, 2.937500s user + 0.109375s system = 3.046875s CPU (106.8%)

RUN-1004 : used memory is 510 MB, reserved memory is 449 MB, peak memory is 512 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(98)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(382)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(439)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'HADDR' in ../rtl/CortexM0_SoC.v(506)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 4 for port 'HPROT' in ../rtl/CortexM0_SoC.v(507)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 3 for port 'HSIZE' in ../rtl/CortexM0_SoC.v(508)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HTRANS' in ../rtl/CortexM0_SoC.v(509)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'HWDATA' in ../rtl/CortexM0_SoC.v(510)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'HRDATA' in ../rtl/CortexM0_SoC.v(512)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P5' does not have a driver in ../rtl/CortexM0_SoC.v(245)
HDL-5007 WARNING: net 'HRDATA_P5[31]' does not have a driver in ../rtl/CortexM0_SoC.v(246)
HDL-5007 WARNING: net 'HRESP_P5' does not have a driver in ../rtl/CortexM0_SoC.v(247)
HDL-5007 WARNING: net 'clk' does not have a driver in ../rtl/CortexM0_SoC.v(457)
HDL-5007 WARNING: net 'HSEL_P8' does not have a driver in ../rtl/CortexM0_SoC.v(505)
HDL-5007 WARNING: net 'HADDR_P8' does not have a driver in ../rtl/CortexM0_SoC.v(506)
HDL-5007 WARNING: net 'HPROT_P8' does not have a driver in ../rtl/CortexM0_SoC.v(507)
HDL-5007 WARNING: net 'HSIZE_P8' does not have a driver in ../rtl/CortexM0_SoC.v(508)
HDL-5007 WARNING: net 'HTRANS_P8' does not have a driver in ../rtl/CortexM0_SoC.v(509)
HDL-5007 WARNING: net 'HWDATA_P8' does not have a driver in ../rtl/CortexM0_SoC.v(510)
HDL-5007 WARNING: net 'HWRITE_P8' does not have a driver in ../rtl/CortexM0_SoC.v(511)
HDL-5007 WARNING: net 'HREADY_P8' does not have a driver in ../rtl/CortexM0_SoC.v(513)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  4.567033s wall, 4.562500s user + 0.296875s system = 4.859375s CPU (106.4%)

RUN-1004 : used memory is 339 MB, reserved memory is 269 MB, peak memory is 522 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin QN_IIC_SCL has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_IIC_SDA has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin RXD_1 has no constraint.
USR-6010 WARNING: ADC constraints: pin TXD_1 has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 56 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[0]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[10]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[11]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[12]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[13]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[14]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[15]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[16]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[17]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[18]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[19]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[1]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[20]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[21]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[22]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[23]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[24]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[25]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[26]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[27]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[28]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[29]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[2]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[30]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[31]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[3]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[4]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[5]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[6]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[7]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[8]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[9]" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(95)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P5" in ../rtl/CortexM0_SoC.v(245)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(61)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADY_P8" in ../rtl/CortexM0_SoC.v(513)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_QN8027_IIC.v(23)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_QN8027_IIC.v(46)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_QN8027_IIC.v(28)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P5" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(78)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HSEL_P8" in ../rtl/CortexM0_SoC.v(505)
SYN-5014 WARNING: the net's pin: pin "I[0]" in ../rtl/AHBlite_QN8027_IIC.v(23)
SYN-5014 WARNING: the net's pin: pin "I[0]" in ../rtl/AHBlite_QN8027_IIC.v(28)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HWDATA_P8" in ../rtl/CortexM0_SoC.v(510)
SYN-5014 WARNING: the net's pin: pin "i2" in ../rtl/AHBlite_QN8027_IIC.v(47)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/AHBlite_QN8027_IIC.v(47)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/AHBlite_QN8027_IIC.v(49)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HWRITE_P8" in ../rtl/CortexM0_SoC.v(511)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../rtl/AHBlite_QN8027_IIC.v(23)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "clk" in ../rtl/CortexM0_SoC.v(457)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(20)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_UART.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_UART.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_UART.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_UART.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_UART.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_UART.v(38)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_TX.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_TX.v(65)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(30)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(30)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(30)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(30)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(30)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(30)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(46)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(46)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(46)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(46)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(46)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(46)
SYN-5014 WARNING: the net's pin: pin "wclk" in NOFILE(0)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(26)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_QN8027_IIC.v(33)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_QN8027_IIC.v(27)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_QN8027_IIC.v(42)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_QN8027_IIC.v(42)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_QN8027_IIC.v(42)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22858/263 useful/useless nets, 22313/121 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 67 onehot mux instances.
SYN-1020 : Optimized 51 distributor mux.
SYN-1016 : Merged 130 instances.
SYN-1015 : Optimize round 1, 902 better
SYN-1014 : Optimize round 2
SYN-1032 : 22470/232 useful/useless nets, 21970/279 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 2, 475 better
SYN-1014 : Optimize round 3
SYN-1032 : 22461/5 useful/useless nets, 21961/2 useful/useless insts
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21017/373 useful/useless nets, 20782/321 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3905 better
SYN-1014 : Optimize round 2
SYN-1032 : 20035/1 useful/useless nets, 19800/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20030/0 useful/useless nets, 19795/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  7.315409s wall, 7.062500s user + 0.546875s system = 7.609375s CPU (104.0%)

RUN-1004 : used memory is 421 MB, reserved memory is 356 MB, peak memory is 522 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Gate Statistics
#Basic gates            19952
  #and                   9515
  #nand                     0
  #or                    1969
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6466
  #bufif1                   3
  #MX21                   519
  #FADD                     0
  #DFF                   1408
  #LATCH                    0
#MACRO_ADD                  8
#MACRO_EQ                  44
#MACRO_MULT                 1
#MACRO_MUX                128

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18544  |1408   |61     |
|  u_logic |cortexm0ds_logic |18451  |1299   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  3.461767s wall, 3.390625s user + 0.187500s system = 3.578125s CPU (103.4%)

RUN-1004 : used memory is 535 MB, reserved memory is 475 MB, peak memory is 536 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 24 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 139 instances.
SYN-2501 : Optimize round 1, 469 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 1620 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 21178/1620 useful/useless nets, 20804/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20123/68 useful/useless nets, 19800/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20557/2 useful/useless nets, 20302/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21194/4 useful/useless nets, 20939/4 useful/useless insts
SYN-1032 : 21654/46 useful/useless nets, 21260/46 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 66661, tnet num: 21660, tinst num: 21260, tnode num: 90709, tedge num: 101768.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.256889s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (101.9%)

RUN-1004 : used memory is 678 MB, reserved memory is 622 MB, peak memory is 678 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21660 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 190 (3.60), #lev = 5 (3.32)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 189 (3.54), #lev = 5 (3.41)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 782 instances into 193 LUTs, name keeping = 68%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5274 (3.99), #lev = 21 (8.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5312 (3.89), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   2.07 sec, map = 1648.24 sec
SYN-3001 : Mapper mapped 18804 instances into 5312 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

LUT Statistics
#Total_luts              5709
  #lut4                  3743
  #lut5                  1760
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             206

Utilization Statistics
#lut                     5709   out of  19600   29.13%
#reg                     1403   out of  19600    7.16%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       24   out of    188   12.77%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5503   |206    |1407   |32     |3      |
|  u_logic |cortexm0ds_logic |5312   |173    |1298   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 105 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1298 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  31.432750s wall, 29.968750s user + 0.640625s system = 30.609375s CPU (97.4%)

RUN-1004 : used memory is 601 MB, reserved memory is 553 MB, peak memory is 865 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.872126s wall, 3.500000s user + 0.171875s system = 3.671875s CPU (94.8%)

RUN-1004 : used memory is 627 MB, reserved memory is 585 MB, peak memory is 865 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7044 instances
RUN-1001 : 5503 luts, 1403 seqs, 40 mslices, 34 lslices, 24 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7326 nets
RUN-1001 : 3661 nets have 2 pins
RUN-1001 : 2681 nets have [3 - 5] pins
RUN-1001 : 583 nets have [6 - 10] pins
RUN-1001 : 217 nets have [11 - 20] pins
RUN-1001 : 170 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7042 instances, 5503 luts, 1403 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 34277, tnet num: 7324, tinst num: 7042, tnode num: 38686, tedge num: 55786.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.269340s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.74491e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7042.
PHY-3001 : End clustering;  0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.51426e+06, overlap = 78.75
PHY-3002 : Step(2): len = 1.34924e+06, overlap = 78.8125
PHY-3002 : Step(3): len = 1.26016e+06, overlap = 79.4063
PHY-3002 : Step(4): len = 1.17206e+06, overlap = 75.1875
PHY-3002 : Step(5): len = 1.15883e+06, overlap = 77.5
PHY-3002 : Step(6): len = 1.14572e+06, overlap = 79.4688
PHY-3002 : Step(7): len = 1.07639e+06, overlap = 90.375
PHY-3002 : Step(8): len = 978785, overlap = 125.031
PHY-3002 : Step(9): len = 889052, overlap = 131.844
PHY-3002 : Step(10): len = 857847, overlap = 133.469
PHY-3002 : Step(11): len = 852393, overlap = 134.125
PHY-3002 : Step(12): len = 840453, overlap = 138.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.5739e-05
PHY-3002 : Step(13): len = 850406, overlap = 125.281
PHY-3002 : Step(14): len = 842840, overlap = 123.688
PHY-3002 : Step(15): len = 839304, overlap = 116.719
PHY-3002 : Step(16): len = 834878, overlap = 118.594
PHY-3002 : Step(17): len = 829865, overlap = 113.031
PHY-3002 : Step(18): len = 824189, overlap = 112.406
PHY-3002 : Step(19): len = 818194, overlap = 100.969
PHY-3002 : Step(20): len = 813588, overlap = 101.844
PHY-3002 : Step(21): len = 809049, overlap = 100.625
PHY-3002 : Step(22): len = 802839, overlap = 102.344
PHY-3002 : Step(23): len = 796944, overlap = 99.9688
PHY-3002 : Step(24): len = 792908, overlap = 99.5
PHY-3002 : Step(25): len = 788650, overlap = 99.0313
PHY-3002 : Step(26): len = 782157, overlap = 93.875
PHY-3002 : Step(27): len = 776848, overlap = 89.4688
PHY-3002 : Step(28): len = 772944, overlap = 91.7813
PHY-3002 : Step(29): len = 767476, overlap = 91.125
PHY-3002 : Step(30): len = 762765, overlap = 87.875
PHY-3002 : Step(31): len = 758807, overlap = 88.5
PHY-3002 : Step(32): len = 754050, overlap = 84.9688
PHY-3002 : Step(33): len = 749665, overlap = 84.875
PHY-3002 : Step(34): len = 745982, overlap = 84.8438
PHY-3002 : Step(35): len = 741213, overlap = 87.0625
PHY-3002 : Step(36): len = 736052, overlap = 82.5
PHY-3002 : Step(37): len = 732943, overlap = 80
PHY-3002 : Step(38): len = 728341, overlap = 74.625
PHY-3002 : Step(39): len = 723197, overlap = 77.8125
PHY-3002 : Step(40): len = 719231, overlap = 77.75
PHY-3002 : Step(41): len = 716556, overlap = 81.75
PHY-3002 : Step(42): len = 709204, overlap = 86.125
PHY-3002 : Step(43): len = 704198, overlap = 83.6875
PHY-3002 : Step(44): len = 701777, overlap = 83.9063
PHY-3002 : Step(45): len = 695922, overlap = 76.9063
PHY-3002 : Step(46): len = 685141, overlap = 74.1563
PHY-3002 : Step(47): len = 681207, overlap = 76.25
PHY-3002 : Step(48): len = 679420, overlap = 78.5
PHY-3002 : Step(49): len = 670018, overlap = 89.125
PHY-3002 : Step(50): len = 662457, overlap = 87.7188
PHY-3002 : Step(51): len = 659460, overlap = 79.625
PHY-3002 : Step(52): len = 657454, overlap = 84.7188
PHY-3002 : Step(53): len = 651254, overlap = 92.6875
PHY-3002 : Step(54): len = 646514, overlap = 87.6563
PHY-3002 : Step(55): len = 643572, overlap = 81.625
PHY-3002 : Step(56): len = 640650, overlap = 79.6875
PHY-3002 : Step(57): len = 638691, overlap = 82.625
PHY-3002 : Step(58): len = 634520, overlap = 88.5
PHY-3002 : Step(59): len = 627327, overlap = 97
PHY-3002 : Step(60): len = 624243, overlap = 95.4375
PHY-3002 : Step(61): len = 622555, overlap = 96.3438
PHY-3002 : Step(62): len = 616699, overlap = 96.125
PHY-3002 : Step(63): len = 614143, overlap = 105.219
PHY-3002 : Step(64): len = 611508, overlap = 97.3125
PHY-3002 : Step(65): len = 610014, overlap = 99.5
PHY-3002 : Step(66): len = 604840, overlap = 96.9375
PHY-3002 : Step(67): len = 599963, overlap = 91.5
PHY-3002 : Step(68): len = 597541, overlap = 91.625
PHY-3002 : Step(69): len = 596364, overlap = 94.4063
PHY-3002 : Step(70): len = 592875, overlap = 97.0625
PHY-3002 : Step(71): len = 588702, overlap = 92.5
PHY-3002 : Step(72): len = 582905, overlap = 92.6563
PHY-3002 : Step(73): len = 581664, overlap = 90.5625
PHY-3002 : Step(74): len = 579863, overlap = 92.4688
PHY-3002 : Step(75): len = 577134, overlap = 103.156
PHY-3002 : Step(76): len = 574185, overlap = 102.438
PHY-3002 : Step(77): len = 571853, overlap = 105.844
PHY-3002 : Step(78): len = 569924, overlap = 104.25
PHY-3002 : Step(79): len = 568305, overlap = 102.375
PHY-3002 : Step(80): len = 563939, overlap = 100.813
PHY-3002 : Step(81): len = 561792, overlap = 102.938
PHY-3002 : Step(82): len = 560111, overlap = 103.063
PHY-3002 : Step(83): len = 557139, overlap = 110.281
PHY-3002 : Step(84): len = 554605, overlap = 108.844
PHY-3002 : Step(85): len = 552754, overlap = 109.25
PHY-3002 : Step(86): len = 551150, overlap = 109.469
PHY-3002 : Step(87): len = 546600, overlap = 108.094
PHY-3002 : Step(88): len = 544336, overlap = 110.469
PHY-3002 : Step(89): len = 543067, overlap = 110.688
PHY-3002 : Step(90): len = 541441, overlap = 110.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000131478
PHY-3002 : Step(91): len = 543352, overlap = 106.438
PHY-3002 : Step(92): len = 548505, overlap = 102.656
PHY-3002 : Step(93): len = 554667, overlap = 90.0625
PHY-3002 : Step(94): len = 555990, overlap = 84.8125
PHY-3002 : Step(95): len = 557263, overlap = 85.5938
PHY-3002 : Step(96): len = 559924, overlap = 86.5
PHY-3002 : Step(97): len = 563859, overlap = 86.3438
PHY-3002 : Step(98): len = 565278, overlap = 80.875
PHY-3002 : Step(99): len = 567080, overlap = 80.3438
PHY-3002 : Step(100): len = 571621, overlap = 77.6563
PHY-3002 : Step(101): len = 574127, overlap = 74.0313
PHY-3002 : Step(102): len = 574382, overlap = 75.375
PHY-3002 : Step(103): len = 575669, overlap = 78.8438
PHY-3002 : Step(104): len = 577188, overlap = 77.0938
PHY-3002 : Step(105): len = 578434, overlap = 76.7813
PHY-3002 : Step(106): len = 579887, overlap = 73.0313
PHY-3002 : Step(107): len = 581040, overlap = 71.5
PHY-3002 : Step(108): len = 581133, overlap = 70.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000240174
PHY-3002 : Step(109): len = 582384, overlap = 71.75
PHY-3002 : Step(110): len = 592426, overlap = 67.2188
PHY-3002 : Step(111): len = 604871, overlap = 59.3125
PHY-3002 : Step(112): len = 605234, overlap = 57
PHY-3002 : Step(113): len = 605340, overlap = 59
PHY-3002 : Step(114): len = 606082, overlap = 60.25
PHY-3002 : Step(115): len = 609149, overlap = 61.9688
PHY-3002 : Step(116): len = 612359, overlap = 63.0938
PHY-3002 : Step(117): len = 613152, overlap = 65.2813
PHY-3002 : Step(118): len = 614085, overlap = 67.3125
PHY-3002 : Step(119): len = 616936, overlap = 57.75
PHY-3002 : Step(120): len = 621009, overlap = 57
PHY-3002 : Step(121): len = 622423, overlap = 52.9063
PHY-3002 : Step(122): len = 622392, overlap = 50.4063
PHY-3002 : Step(123): len = 622973, overlap = 59
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000389341
PHY-3002 : Step(124): len = 623703, overlap = 59
PHY-3002 : Step(125): len = 628193, overlap = 58.875
PHY-3002 : Step(126): len = 631454, overlap = 63.2813
PHY-3002 : Step(127): len = 632935, overlap = 63.5938
PHY-3002 : Step(128): len = 633785, overlap = 54.0625
PHY-3002 : Step(129): len = 635112, overlap = 63.1875
PHY-3002 : Step(130): len = 637675, overlap = 61.0625
PHY-3002 : Step(131): len = 639620, overlap = 64.7813
PHY-3002 : Step(132): len = 641174, overlap = 64.4063
PHY-3002 : Step(133): len = 642833, overlap = 64.25
PHY-3002 : Step(134): len = 644624, overlap = 59.5313
PHY-3002 : Step(135): len = 646467, overlap = 61.2188
PHY-3002 : Step(136): len = 646990, overlap = 65.8125
PHY-3002 : Step(137): len = 648019, overlap = 63.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035154s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (133.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4946e+06, over cnt = 1005(2%), over = 1381, worst = 7
PHY-1002 : len = 1.49955e+06, over cnt = 836(2%), over = 1073, worst = 7
PHY-1002 : len = 1.50485e+06, over cnt = 622(1%), over = 778, worst = 7
PHY-1002 : len = 1.50962e+06, over cnt = 444(1%), over = 567, worst = 7
PHY-1002 : len = 1.50933e+06, over cnt = 298(0%), over = 382, worst = 6
PHY-1001 : End global iterations;  1.704362s wall, 2.390625s user + 0.078125s system = 2.468750s CPU (144.8%)

PHY-1001 : Congestion index: top1 = 88.75, top5 = 78.13, top10 = 70.63, top15 = 62.50.
PHY-3001 : End congestion estimation;  2.483627s wall, 3.171875s user + 0.078125s system = 3.250000s CPU (130.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.872542s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.51127e-05
PHY-3002 : Step(138): len = 615696, overlap = 40.5625
PHY-3002 : Step(139): len = 579097, overlap = 64.5313
PHY-3002 : Step(140): len = 553901, overlap = 84.2813
PHY-3002 : Step(141): len = 531765, overlap = 97.8125
PHY-3002 : Step(142): len = 508544, overlap = 115.375
PHY-3002 : Step(143): len = 485485, overlap = 131.406
PHY-3002 : Step(144): len = 457414, overlap = 155.813
PHY-3002 : Step(145): len = 441708, overlap = 167.25
PHY-3002 : Step(146): len = 427848, overlap = 174.344
PHY-3002 : Step(147): len = 414524, overlap = 182.688
PHY-3002 : Step(148): len = 401190, overlap = 180.938
PHY-3002 : Step(149): len = 391645, overlap = 183.906
PHY-3002 : Step(150): len = 386360, overlap = 185.906
PHY-3002 : Step(151): len = 380059, overlap = 187.938
PHY-3002 : Step(152): len = 375796, overlap = 189.219
PHY-3002 : Step(153): len = 372601, overlap = 191.063
PHY-3002 : Step(154): len = 371160, overlap = 189.156
PHY-3002 : Step(155): len = 368478, overlap = 188.594
PHY-3002 : Step(156): len = 364733, overlap = 187.344
PHY-3002 : Step(157): len = 361540, overlap = 187.156
PHY-3002 : Step(158): len = 359287, overlap = 180.875
PHY-3002 : Step(159): len = 358183, overlap = 176.625
PHY-3002 : Step(160): len = 356725, overlap = 174.844
PHY-3002 : Step(161): len = 355175, overlap = 171.281
PHY-3002 : Step(162): len = 354416, overlap = 167.656
PHY-3002 : Step(163): len = 353376, overlap = 163
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.02254e-05
PHY-3002 : Step(164): len = 365020, overlap = 144.5
PHY-3002 : Step(165): len = 383309, overlap = 116.438
PHY-3002 : Step(166): len = 385627, overlap = 110.625
PHY-3002 : Step(167): len = 389635, overlap = 103.375
PHY-3002 : Step(168): len = 390815, overlap = 98.9688
PHY-3002 : Step(169): len = 392943, overlap = 94.9688
PHY-3002 : Step(170): len = 393755, overlap = 91.3125
PHY-3002 : Step(171): len = 395424, overlap = 86.9375
PHY-3002 : Step(172): len = 396349, overlap = 83.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000140451
PHY-3002 : Step(173): len = 419306, overlap = 57.8125
PHY-3002 : Step(174): len = 438985, overlap = 42.5313
PHY-3002 : Step(175): len = 443179, overlap = 37.625
PHY-3002 : Step(176): len = 447929, overlap = 34.6875
PHY-3002 : Step(177): len = 450022, overlap = 33.625
PHY-3002 : Step(178): len = 452555, overlap = 32.6563
PHY-3002 : Step(179): len = 454528, overlap = 31
PHY-3002 : Step(180): len = 455625, overlap = 29.1875
PHY-3002 : Step(181): len = 457303, overlap = 24.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000280902
PHY-3002 : Step(182): len = 470769, overlap = 16.8125
PHY-3002 : Step(183): len = 484633, overlap = 9.84375
PHY-3002 : Step(184): len = 491030, overlap = 7.125
PHY-3002 : Step(185): len = 494627, overlap = 6.28125
PHY-3002 : Step(186): len = 497940, overlap = 5.875
PHY-3002 : Step(187): len = 501488, overlap = 4.6875
PHY-3002 : Step(188): len = 502197, overlap = 4.5
PHY-3002 : Step(189): len = 503097, overlap = 3.96875
PHY-3002 : Step(190): len = 503895, overlap = 4.46875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000561803
PHY-3002 : Step(191): len = 514471, overlap = 4
PHY-3002 : Step(192): len = 527081, overlap = 3.40625
PHY-3002 : Step(193): len = 535074, overlap = 3.28125
PHY-3002 : Step(194): len = 538162, overlap = 2.71875
PHY-3002 : Step(195): len = 543684, overlap = 2.78125
PHY-3002 : Step(196): len = 544647, overlap = 2.21875
PHY-3002 : Step(197): len = 545240, overlap = 1.96875
PHY-3002 : Step(198): len = 545547, overlap = 1.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00112361
PHY-3002 : Step(199): len = 556571, overlap = 1.8125
PHY-3002 : Step(200): len = 570345, overlap = 1.6875
PHY-3002 : Step(201): len = 572987, overlap = 1.09375
PHY-3002 : Step(202): len = 575689, overlap = 1
PHY-3002 : Step(203): len = 578481, overlap = 0.25
PHY-3002 : Step(204): len = 580082, overlap = 0
PHY-3002 : Step(205): len = 578071, overlap = 0.375
PHY-3002 : Step(206): len = 576896, overlap = 0.5
PHY-3002 : Step(207): len = 576181, overlap = 0.53125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.46228e+06, over cnt = 424(1%), over = 544, worst = 3
PHY-1002 : len = 1.46502e+06, over cnt = 228(0%), over = 279, worst = 3
PHY-1002 : len = 1.46572e+06, over cnt = 146(0%), over = 181, worst = 3
PHY-1002 : len = 1.46562e+06, over cnt = 112(0%), over = 141, worst = 3
PHY-1002 : len = 1.46424e+06, over cnt = 74(0%), over = 95, worst = 3
PHY-1001 : End global iterations;  1.412082s wall, 2.312500s user + 0.015625s system = 2.328125s CPU (164.9%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 51.25, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.211227s wall, 3.093750s user + 0.015625s system = 3.109375s CPU (140.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.600333s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000844456
PHY-3002 : Step(208): len = 572873, overlap = 4.71875
PHY-3002 : Step(209): len = 561967, overlap = 5.9375
PHY-3002 : Step(210): len = 550482, overlap = 2.9375
PHY-3002 : Step(211): len = 539462, overlap = 7.90625
PHY-3002 : Step(212): len = 530185, overlap = 9.5
PHY-3002 : Step(213): len = 521269, overlap = 9.8125
PHY-3002 : Step(214): len = 513632, overlap = 9.5625
PHY-3002 : Step(215): len = 508907, overlap = 10.9063
PHY-3002 : Step(216): len = 504088, overlap = 11.875
PHY-3002 : Step(217): len = 500438, overlap = 13.25
PHY-3002 : Step(218): len = 498511, overlap = 13.1563
PHY-3002 : Step(219): len = 497114, overlap = 12.5
PHY-3002 : Step(220): len = 495241, overlap = 16.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00168891
PHY-3002 : Step(221): len = 501290, overlap = 10.0625
PHY-3002 : Step(222): len = 509545, overlap = 9.09375
PHY-3002 : Step(223): len = 515729, overlap = 7.875
PHY-3002 : Step(224): len = 518289, overlap = 7.75
PHY-3002 : Step(225): len = 519906, overlap = 5.40625
PHY-3002 : Step(226): len = 521185, overlap = 7.9375
PHY-3002 : Step(227): len = 522828, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00335111
PHY-3002 : Step(228): len = 527309, overlap = 4.875
PHY-3002 : Step(229): len = 530659, overlap = 7.71875
PHY-3002 : Step(230): len = 533821, overlap = 3.84375
PHY-3002 : Step(231): len = 536651, overlap = 4.65625
PHY-3002 : Step(232): len = 541082, overlap = 3.0625
PHY-3002 : Step(233): len = 543084, overlap = 3.125
PHY-3002 : Step(234): len = 544558, overlap = 4.90625
PHY-3002 : Step(235): len = 546704, overlap = 4.71875
PHY-3002 : Step(236): len = 548756, overlap = 4.5625
PHY-3002 : Step(237): len = 549183, overlap = 4.09375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00657987
PHY-3002 : Step(238): len = 551088, overlap = 2.3125
PHY-3002 : Step(239): len = 553791, overlap = 3.4375
PHY-3002 : Step(240): len = 556636, overlap = 1.25
PHY-3002 : Step(241): len = 558611, overlap = 1.8125
PHY-3002 : Step(242): len = 562025, overlap = 1.1875
PHY-3002 : Step(243): len = 563959, overlap = 1.8125
PHY-3002 : Step(244): len = 565655, overlap = 1.40625
PHY-3002 : Step(245): len = 567533, overlap = 3.46875
PHY-3002 : Step(246): len = 568880, overlap = 1.28125
PHY-3002 : Step(247): len = 569824, overlap = 3.40625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0119617
PHY-3002 : Step(248): len = 570936, overlap = 1.3125
PHY-3002 : Step(249): len = 573046, overlap = 1.625
PHY-3002 : Step(250): len = 574680, overlap = 1.125
PHY-3002 : Step(251): len = 575854, overlap = 1.21875
PHY-3002 : Step(252): len = 578077, overlap = 1.4375
PHY-3002 : Step(253): len = 579917, overlap = 1.28125
PHY-3002 : Step(254): len = 580882, overlap = 1.46875
PHY-3002 : Step(255): len = 581454, overlap = 1.59375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0198398
PHY-3002 : Step(256): len = 582130, overlap = 1.59375
PHY-3002 : Step(257): len = 584210, overlap = 2.25
PHY-3002 : Step(258): len = 585724, overlap = 1.6875
PHY-3002 : Step(259): len = 586523, overlap = 2.15625
PHY-3002 : Step(260): len = 588122, overlap = 1.46875
PHY-3002 : Step(261): len = 588873, overlap = 1.4375
PHY-3002 : Step(262): len = 589922, overlap = 1.5
PHY-3002 : Step(263): len = 590955, overlap = 2.03125
PHY-3002 : Step(264): len = 592183, overlap = 1.40625
PHY-3002 : Step(265): len = 592724, overlap = 1.40625
PHY-3002 : Step(266): len = 593642, overlap = 1.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 70.69 peak overflow 0.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.49592e+06, over cnt = 228(0%), over = 264, worst = 2
PHY-1002 : len = 1.49682e+06, over cnt = 129(0%), over = 141, worst = 2
PHY-1002 : len = 1.49651e+06, over cnt = 98(0%), over = 108, worst = 2
PHY-1002 : len = 1.49599e+06, over cnt = 68(0%), over = 76, worst = 2
PHY-1002 : len = 1.49538e+06, over cnt = 56(0%), over = 60, worst = 2
PHY-1001 : End global iterations;  1.597349s wall, 2.375000s user + 0.031250s system = 2.406250s CPU (150.6%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.25, top10 = 45.63, top15 = 41.25.
PHY-1001 : End incremental global routing;  2.525751s wall, 3.328125s user + 0.031250s system = 3.359375s CPU (133.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.698074s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (98.5%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 24 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6995 has valid locations, 149 needs to be replaced
PHY-3001 : design contains 7171 instances, 5517 luts, 1518 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 609624
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40576e+06, over cnt = 253(0%), over = 304, worst = 3
PHY-1002 : len = 1.40674e+06, over cnt = 140(0%), over = 163, worst = 3
PHY-1002 : len = 1.4061e+06, over cnt = 108(0%), over = 126, worst = 3
PHY-1002 : len = 1.4062e+06, over cnt = 76(0%), over = 93, worst = 3
PHY-1002 : len = 1.40561e+06, over cnt = 63(0%), over = 75, worst = 3
PHY-1001 : End global iterations;  1.992513s wall, 2.921875s user + 0.031250s system = 2.953125s CPU (148.2%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.00, top10 = 44.38, top15 = 40.00.
PHY-3001 : End congestion estimation;  3.770641s wall, 4.671875s user + 0.031250s system = 4.703125s CPU (124.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7453 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.868283s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(267): len = 609103, overlap = 0
PHY-3002 : Step(268): len = 609103, overlap = 0
PHY-3002 : Step(269): len = 608857, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40701e+06, over cnt = 100(0%), over = 119, worst = 3
PHY-1002 : len = 1.40729e+06, over cnt = 74(0%), over = 86, worst = 3
PHY-1002 : len = 1.4071e+06, over cnt = 52(0%), over = 63, worst = 3
PHY-1002 : len = 1.40646e+06, over cnt = 44(0%), over = 55, worst = 3
PHY-1002 : len = 1.40642e+06, over cnt = 42(0%), over = 53, worst = 3
PHY-1001 : End global iterations;  1.160684s wall, 1.250000s user + 0.046875s system = 1.296875s CPU (111.7%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.63, top10 = 44.38, top15 = 40.00.
PHY-3001 : End congestion estimation;  2.134215s wall, 2.187500s user + 0.046875s system = 2.234375s CPU (104.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7453 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.931022s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (105.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00650131
PHY-3002 : Step(270): len = 608835, overlap = 1.3125
PHY-3002 : Step(271): len = 608835, overlap = 1.3125
PHY-3001 : Final: Len = 608835, Over = 1.3125
PHY-3001 : End incremental placement;  8.554377s wall, 9.703125s user + 0.515625s system = 10.218750s CPU (119.5%)

OPT-1001 : End high-fanout net optimization;  12.829218s wall, 14.812500s user + 0.562500s system = 15.375000s CPU (119.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41094e+06, over cnt = 255(0%), over = 302, worst = 2
PHY-1002 : len = 1.41189e+06, over cnt = 157(0%), over = 179, worst = 2
PHY-1002 : len = 1.41112e+06, over cnt = 107(0%), over = 121, worst = 2
PHY-1002 : len = 1.41127e+06, over cnt = 75(0%), over = 86, worst = 2
PHY-1002 : len = 1.41024e+06, over cnt = 57(0%), over = 66, worst = 2
PHY-1001 : End global iterations;  1.930824s wall, 2.640625s user + 0.062500s system = 2.703125s CPU (140.0%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 50.00, top10 = 44.38, top15 = 40.63.
OPT-1001 : End congestion update;  2.900968s wall, 3.640625s user + 0.062500s system = 3.703125s CPU (127.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7453 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.624779s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.0%)

OPT-1001 : Start: WNS 1034 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1821 TNS 0 NUM_FEPS 0 with 10 cells processed and 7804 slack improved
OPT-1001 : Iter 2: improved WNS 2180 TNS 0 NUM_FEPS 0 with 13 cells processed and 4061 slack improved
OPT-1001 : Iter 3: improved WNS 2380 TNS 0 NUM_FEPS 0 with 14 cells processed and 3384 slack improved
OPT-1001 : Iter 4: improved WNS 2380 TNS 0 NUM_FEPS 0 with 5 cells processed and 1867 slack improved
OPT-1001 : Iter 5: improved WNS 2380 TNS 0 NUM_FEPS 0 with 4 cells processed and 810 slack improved
OPT-1001 : End global optimization;  4.932125s wall, 5.671875s user + 0.062500s system = 5.734375s CPU (116.3%)

OPT-1001 : End physical optimization;  17.780672s wall, 20.546875s user + 0.625000s system = 21.171875s CPU (119.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5517 LUT to BLE ...
SYN-4008 : Packed 5517 LUT and 577 SEQ to BLE.
SYN-4003 : Packing 941 remaining SEQ's ...
SYN-4005 : Packed 917 SEQ with LUT/SLICE
SYN-4006 : 4025 single LUT's are left
SYN-4006 : 24 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5541/5679 primitive instances ...
PHY-3001 : End packing;  1.546775s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (99.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3402 instances
RUN-1001 : 1669 mslices, 1669 lslices, 24 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7052 nets
RUN-1001 : 2708 nets have 2 pins
RUN-1001 : 3071 nets have [3 - 5] pins
RUN-1001 : 702 nets have [6 - 10] pins
RUN-1001 : 315 nets have [11 - 20] pins
RUN-1001 : 253 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3400 instances, 3338 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 633769, Over = 20.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45268e+06, over cnt = 258(0%), over = 305, worst = 3
PHY-1002 : len = 1.45321e+06, over cnt = 155(0%), over = 181, worst = 3
PHY-1002 : len = 1.45245e+06, over cnt = 107(0%), over = 125, worst = 3
PHY-1002 : len = 1.45204e+06, over cnt = 77(0%), over = 89, worst = 3
PHY-1002 : len = 1.45124e+06, over cnt = 70(0%), over = 81, worst = 3
PHY-1001 : End global iterations;  1.644401s wall, 2.515625s user + 0.046875s system = 2.562500s CPU (155.8%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.25, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  3.872714s wall, 4.734375s user + 0.046875s system = 4.781250s CPU (123.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.051257s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (92.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000209753
PHY-3002 : Step(272): len = 615019, overlap = 20
PHY-3002 : Step(273): len = 602467, overlap = 28
PHY-3002 : Step(274): len = 593895, overlap = 31.25
PHY-3002 : Step(275): len = 584396, overlap = 34
PHY-3002 : Step(276): len = 576421, overlap = 41.25
PHY-3002 : Step(277): len = 569140, overlap = 44
PHY-3002 : Step(278): len = 561958, overlap = 48.25
PHY-3002 : Step(279): len = 555113, overlap = 48.75
PHY-3002 : Step(280): len = 550266, overlap = 51.5
PHY-3002 : Step(281): len = 544358, overlap = 54
PHY-3002 : Step(282): len = 539992, overlap = 57.25
PHY-3002 : Step(283): len = 534229, overlap = 65.5
PHY-3002 : Step(284): len = 531543, overlap = 65.25
PHY-3002 : Step(285): len = 526339, overlap = 67.75
PHY-3002 : Step(286): len = 523886, overlap = 67
PHY-3002 : Step(287): len = 522324, overlap = 66.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000419507
PHY-3002 : Step(288): len = 540348, overlap = 49.5
PHY-3002 : Step(289): len = 544819, overlap = 44
PHY-3002 : Step(290): len = 550445, overlap = 40.75
PHY-3002 : Step(291): len = 555674, overlap = 36.25
PHY-3002 : Step(292): len = 561040, overlap = 34.25
PHY-3002 : Step(293): len = 565316, overlap = 30.5
PHY-3002 : Step(294): len = 568499, overlap = 33.25
PHY-3002 : Step(295): len = 570764, overlap = 33
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000827157
PHY-3002 : Step(296): len = 583911, overlap = 25.75
PHY-3002 : Step(297): len = 587917, overlap = 21
PHY-3002 : Step(298): len = 591131, overlap = 22
PHY-3002 : Step(299): len = 597375, overlap = 18.75
PHY-3002 : Step(300): len = 602777, overlap = 15.5
PHY-3002 : Step(301): len = 605671, overlap = 15
PHY-3002 : Step(302): len = 608626, overlap = 16.75
PHY-3002 : Step(303): len = 614413, overlap = 17.5
PHY-3002 : Step(304): len = 616664, overlap = 16.25
PHY-3002 : Step(305): len = 618149, overlap = 14.75
PHY-3002 : Step(306): len = 619931, overlap = 14.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00156676
PHY-3002 : Step(307): len = 627539, overlap = 12.5
PHY-3002 : Step(308): len = 631140, overlap = 9.5
PHY-3002 : Step(309): len = 634368, overlap = 9.75
PHY-3002 : Step(310): len = 637831, overlap = 9.5
PHY-3002 : Step(311): len = 641183, overlap = 11
PHY-3002 : Step(312): len = 643652, overlap = 9.75
PHY-3002 : Step(313): len = 647079, overlap = 9.75
PHY-3002 : Step(314): len = 648206, overlap = 10.5
PHY-3002 : Step(315): len = 650315, overlap = 11
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00296276
PHY-3002 : Step(316): len = 654401, overlap = 11
PHY-3002 : Step(317): len = 657423, overlap = 9.25
PHY-3002 : Step(318): len = 659752, overlap = 8.5
PHY-3002 : Step(319): len = 662548, overlap = 6.5
PHY-3002 : Step(320): len = 664596, overlap = 7.75
PHY-3002 : Step(321): len = 666442, overlap = 6.5
PHY-3002 : Step(322): len = 667888, overlap = 8.25
PHY-3002 : Step(323): len = 669630, overlap = 7.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0054938
PHY-3002 : Step(324): len = 672876, overlap = 8
PHY-3002 : Step(325): len = 674804, overlap = 6.25
PHY-3002 : Step(326): len = 676110, overlap = 7
PHY-3002 : Step(327): len = 678477, overlap = 7
PHY-3002 : Step(328): len = 679722, overlap = 7
PHY-3002 : Step(329): len = 680819, overlap = 7
PHY-3002 : Step(330): len = 681756, overlap = 8
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00891302
PHY-3002 : Step(331): len = 683067, overlap = 7
PHY-3002 : Step(332): len = 685114, overlap = 6.75
PHY-3002 : Step(333): len = 686739, overlap = 7.5
PHY-3002 : Step(334): len = 687406, overlap = 7.5
PHY-3002 : Step(335): len = 688660, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  5.062037s wall, 3.687500s user + 3.843750s system = 7.531250s CPU (148.8%)

PHY-3001 : Trial Legalized: Len = 698471
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.58922e+06, over cnt = 283(0%), over = 322, worst = 3
PHY-1002 : len = 1.58971e+06, over cnt = 196(0%), over = 222, worst = 3
PHY-1002 : len = 1.58846e+06, over cnt = 120(0%), over = 137, worst = 3
PHY-1002 : len = 1.58657e+06, over cnt = 77(0%), over = 91, worst = 3
PHY-1002 : len = 1.58435e+06, over cnt = 57(0%), over = 68, worst = 3
PHY-1001 : End global iterations;  1.550069s wall, 2.343750s user + 0.031250s system = 2.375000s CPU (153.2%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 55.63, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  2.450855s wall, 3.250000s user + 0.031250s system = 3.281250s CPU (133.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.666365s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000620921
PHY-3002 : Step(336): len = 670890, overlap = 6.5
PHY-3002 : Step(337): len = 659612, overlap = 6.5
PHY-3002 : Step(338): len = 649570, overlap = 7
PHY-3002 : Step(339): len = 642864, overlap = 11.5
PHY-3002 : Step(340): len = 635493, overlap = 12.5
PHY-3002 : Step(341): len = 630812, overlap = 13.5
PHY-3002 : Step(342): len = 626746, overlap = 10.5
PHY-3002 : Step(343): len = 622361, overlap = 15.25
PHY-3002 : Step(344): len = 619244, overlap = 16.75
PHY-3002 : Step(345): len = 617128, overlap = 17.75
PHY-3002 : Step(346): len = 615099, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048540s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.6%)

PHY-3001 : Legalized: Len = 621147, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028200s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.8%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 621223, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42506e+06, over cnt = 250(0%), over = 281, worst = 2
PHY-1002 : len = 1.42606e+06, over cnt = 140(0%), over = 158, worst = 2
PHY-1002 : len = 1.42582e+06, over cnt = 106(0%), over = 119, worst = 2
PHY-1002 : len = 1.42512e+06, over cnt = 74(0%), over = 82, worst = 2
PHY-1002 : len = 1.42484e+06, over cnt = 46(0%), over = 53, worst = 2
PHY-1001 : End global iterations;  1.509537s wall, 2.218750s user + 0.046875s system = 2.265625s CPU (150.1%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 56.88, top10 = 48.75, top15 = 43.75.
PHY-1001 : End incremental global routing;  2.359514s wall, 3.062500s user + 0.046875s system = 3.109375s CPU (131.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.620725s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.7%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 24 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3372 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 3410 instances, 3348 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 624179
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42671e+06, over cnt = 254(0%), over = 286, worst = 2
PHY-1002 : len = 1.4277e+06, over cnt = 143(0%), over = 162, worst = 2
PHY-1002 : len = 1.42752e+06, over cnt = 107(0%), over = 120, worst = 2
PHY-1002 : len = 1.42681e+06, over cnt = 76(0%), over = 84, worst = 2
PHY-1002 : len = 1.42627e+06, over cnt = 46(0%), over = 53, worst = 2
PHY-1001 : End global iterations;  2.088799s wall, 2.968750s user + 0.031250s system = 3.000000s CPU (143.6%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 56.88, top10 = 48.75, top15 = 43.13.
PHY-3001 : End congestion estimation;  4.634278s wall, 5.500000s user + 0.031250s system = 5.531250s CPU (119.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.951145s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(347): len = 623655, overlap = 0
PHY-3002 : Step(348): len = 623655, overlap = 0
PHY-3002 : Step(349): len = 623514, overlap = 0
PHY-3002 : Step(350): len = 623514, overlap = 0
PHY-3002 : Step(351): len = 623342, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42423e+06, over cnt = 49(0%), over = 56, worst = 2
PHY-1002 : len = 1.42425e+06, over cnt = 49(0%), over = 55, worst = 2
PHY-1002 : len = 1.42362e+06, over cnt = 41(0%), over = 46, worst = 2
PHY-1002 : len = 1.42361e+06, over cnt = 40(0%), over = 45, worst = 2
PHY-1002 : len = 1.4233e+06, over cnt = 37(0%), over = 42, worst = 2
PHY-1001 : End global iterations;  0.924124s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (101.4%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 57.50, top10 = 48.13, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.847501s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (99.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.791736s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000454083
PHY-3002 : Step(352): len = 623435, overlap = 0.25
PHY-3002 : Step(353): len = 623435, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014609s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.0%)

PHY-3001 : Legalized: Len = 623461, Over = 0
PHY-3001 : End spreading;  0.026049s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.0%)

PHY-3001 : Final: Len = 623461, Over = 0
PHY-3001 : End incremental placement;  9.129903s wall, 10.187500s user + 0.296875s system = 10.484375s CPU (114.8%)

OPT-1001 : End high-fanout net optimization;  13.766874s wall, 15.515625s user + 0.343750s system = 15.859375s CPU (115.2%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42383e+06, over cnt = 269(0%), over = 300, worst = 3
PHY-1002 : len = 1.4247e+06, over cnt = 164(0%), over = 179, worst = 3
PHY-1002 : len = 1.42501e+06, over cnt = 106(0%), over = 116, worst = 3
PHY-1002 : len = 1.42391e+06, over cnt = 65(0%), over = 71, worst = 3
PHY-1002 : len = 1.4232e+06, over cnt = 49(0%), over = 55, worst = 3
PHY-1001 : End global iterations;  1.671472s wall, 2.562500s user + 0.062500s system = 2.625000s CPU (157.0%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 56.88, top10 = 48.75, top15 = 43.13.
OPT-1001 : End congestion update;  2.697951s wall, 3.593750s user + 0.062500s system = 3.656250s CPU (135.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.618592s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (98.5%)

OPT-1001 : Start: WNS 1541 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 24 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3383 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3410 instances, 3348 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 624984, Over = 0
PHY-3001 : End spreading;  0.034319s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.1%)

PHY-3001 : Final: Len = 624984, Over = 0
PHY-3001 : End incremental legalization;  0.336861s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.0%)

OPT-1001 : Iter 1: improved WNS 2222 TNS 0 NUM_FEPS 0 with 6 cells processed and 1547 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 24 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3383 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3410 instances, 3348 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 630442, Over = 0
PHY-3001 : End spreading;  0.023628s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.3%)

PHY-3001 : Final: Len = 630442, Over = 0
PHY-3001 : End incremental legalization;  0.278058s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (123.6%)

OPT-1001 : Iter 2: improved WNS 2523 TNS 0 NUM_FEPS 0 with 18 cells processed and 4221 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 24 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3383 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3410 instances, 3348 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 637068, Over = 0
PHY-3001 : End spreading;  0.025575s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 637068, Over = 0
PHY-3001 : End incremental legalization;  0.256622s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.4%)

OPT-1001 : Iter 3: improved WNS 2681 TNS 0 NUM_FEPS 0 with 21 cells processed and 5953 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 24 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3383 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3410 instances, 3348 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 640420, Over = 0
PHY-3001 : End spreading;  0.025122s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.4%)

PHY-3001 : Final: Len = 640420, Over = 0
PHY-3001 : End incremental legalization;  0.264826s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (118.0%)

OPT-1001 : Iter 4: improved WNS 2822 TNS 0 NUM_FEPS 0 with 12 cells processed and 3372 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 24 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3383 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3410 instances, 3348 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 645366, Over = 0
PHY-3001 : End spreading;  0.033635s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.9%)

PHY-3001 : Final: Len = 645366, Over = 0
PHY-3001 : End incremental legalization;  0.355975s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (105.3%)

OPT-1001 : Iter 5: improved WNS 2923 TNS 0 NUM_FEPS 0 with 19 cells processed and 3398 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 24 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3383 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3410 instances, 3348 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 647140, Over = 0
PHY-3001 : End spreading;  0.023221s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.6%)

PHY-3001 : Final: Len = 647140, Over = 0
PHY-3001 : End incremental legalization;  0.253532s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (135.6%)

OPT-1001 : Iter 6: improved WNS 3043 TNS 0 NUM_FEPS 0 with 14 cells processed and 2672 slack improved
OPT-1001 : End path based optimization;  22.007419s wall, 23.140625s user + 0.203125s system = 23.343750s CPU (106.1%)

OPT-1001 : End physical optimization;  35.782785s wall, 38.656250s user + 0.546875s system = 39.203125s CPU (109.6%)

RUN-1003 : finish command "place" in  111.520677s wall, 167.218750s user + 20.125000s system = 187.343750s CPU (168.0%)

RUN-1004 : used memory is 825 MB, reserved memory is 791 MB, peak memory is 881 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Utilization Statistics
#lut                     6322   out of  19600   32.26%
#reg                     1518   out of  19600    7.74%
#le                      6346
  #lut only              4828   out of   6346   76.08%
  #reg only                24   out of   6346    0.38%
  #lut&reg               1494   out of   6346   23.54%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       24   out of    188   12.77%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
  QN_REF24MHz     OUTPUT         M2        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        N16        LVCMOS25           8            N/A        NONE    
  QN_IIC_SDA       INOUT         B1        LVCMOS33           8            N/A        NONE    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6346  |6248   |74     |1522   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3412 instances
RUN-1001 : 1679 mslices, 1669 lslices, 24 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7061 nets
RUN-1001 : 2708 nets have 2 pins
RUN-1001 : 3075 nets have [3 - 5] pins
RUN-1001 : 701 nets have [6 - 10] pins
RUN-1001 : 315 nets have [11 - 20] pins
RUN-1001 : 260 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45581e+06, over cnt = 275(0%), over = 312, worst = 3
PHY-1002 : len = 1.45658e+06, over cnt = 183(0%), over = 206, worst = 3
PHY-1002 : len = 1.4561e+06, over cnt = 120(0%), over = 131, worst = 2
PHY-1002 : len = 1.44923e+06, over cnt = 54(0%), over = 59, worst = 2
PHY-1002 : len = 1.43158e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.541546s wall, 2.328125s user + 0.015625s system = 2.343750s CPU (152.0%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 58.13, top10 = 49.38, top15 = 43.75.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 49 out of 7061 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 681 to 3
PHY-1001 : End pin swap;  0.599324s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.1%)

PHY-1001 : End global routing;  6.047439s wall, 6.765625s user + 0.078125s system = 6.843750s CPU (113.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 84008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.212392s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 113888, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.348874s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (100.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 113656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.012826s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (121.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.18026e+06, over cnt = 721(0%), over = 726, worst = 2
PHY-1001 : End Routed; 50.595369s wall, 79.906250s user + 1.421875s system = 81.328125s CPU (160.7%)

PHY-1001 : Update timing.....
PHY-1001 : 3060/6970(43%) critical/total net(s), WNS -5.848ns, TNS -561.143ns, False end point 510.
PHY-1001 : End update timing;  1.911261s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (101.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.18614e+06, over cnt = 375(0%), over = 382, worst = 2
PHY-1001 : End DR Iter 1; 1.878589s wall, 2.187500s user + 0.015625s system = 2.203125s CPU (117.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.18954e+06, over cnt = 70(0%), over = 70, worst = 1
PHY-1001 : End DR Iter 2; 1.096001s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (115.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.19036e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 3; 0.248057s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (107.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.19046e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.092804s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.19046e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.19046e+06
PHY-1001 : End DR Iter 5; 0.077290s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (121.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  69.054876s wall, 98.812500s user + 1.562500s system = 100.375000s CPU (145.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  75.559801s wall, 106.031250s user + 1.671875s system = 107.703125s CPU (142.5%)

RUN-1004 : used memory is 1018 MB, reserved memory is 978 MB, peak memory is 1401 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Utilization Statistics
#lut                     6322   out of  19600   32.26%
#reg                     1518   out of  19600    7.74%
#le                      6346
  #lut only              4828   out of   6346   76.08%
  #reg only                24   out of   6346    0.38%
  #lut&reg               1494   out of   6346   23.54%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       24   out of    188   12.77%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
  QN_REF24MHz     OUTPUT         M2        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        N16        LVCMOS25           8            N/A        NONE    
  QN_IIC_SDA       INOUT         B1        LVCMOS33           8            N/A        NONE    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6346  |6248   |74     |1522   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2684  
    #2         2       1894  
    #3         3       743   
    #4         4       438   
    #5        5-10     752   
    #6       11-50     504   
    #7       51-100     17   
  Average     3.92           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.285688s wall, 3.187500s user + 0.140625s system = 3.328125s CPU (101.3%)

RUN-1004 : used memory is 1019 MB, reserved memory is 978 MB, peak memory is 1401 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 36016, tnet num: 7059, tinst num: 3410, tnode num: 40332, tedge num: 61026.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.279971s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (107.4%)

RUN-1004 : used memory is 1035 MB, reserved memory is 999 MB, peak memory is 1401 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.595617s wall, 2.578125s user + 0.031250s system = 2.609375s CPU (100.5%)

RUN-1004 : used memory is 1437 MB, reserved memory is 1402 MB, peak memory is 1437 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3412
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7061, pip num: 90617
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2855 valid insts, and 237568 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  14.688502s wall, 96.312500s user + 0.234375s system = 96.546875s CPU (657.3%)

RUN-1004 : used memory is 1537 MB, reserved memory is 1502 MB, peak memory is 1652 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(98)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(382)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(439)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'clk' does not have a driver in ../rtl/CortexM0_SoC.v(457)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.991375s wall, 2.953125s user + 0.140625s system = 3.093750s CPU (103.4%)

RUN-1004 : used memory is 714 MB, reserved memory is 669 MB, peak memory is 1652 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin QN_IIC_SCL has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_IIC_SDA has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin RXD_1 has no constraint.
USR-6010 WARNING: ADC constraints: pin TXD_1 has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 54 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "clk" in ../rtl/CortexM0_SoC.v(457)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(14)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/clkuart_pwm.v(20)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_UART.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_UART.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_UART.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_UART.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_UART.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_UART.v(38)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_TX.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_TX.v(65)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(30)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(30)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(30)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(30)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(30)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(30)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(46)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(46)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(46)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(46)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(46)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/FIFO.v(46)
SYN-5014 WARNING: the net's pin: pin "wclk" in NOFILE(0)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/UART_RX.v(26)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_QN8027_IIC.v(33)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_QN8027_IIC.v(27)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_QN8027_IIC.v(27)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_QN8027_IIC.v(42)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_QN8027_IIC.v(42)
SYN-5014 WARNING: the net's pin: pin "clk" in ../rtl/AHBlite_QN8027_IIC.v(42)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22867/259 useful/useless nets, 22322/120 useful/useless insts
SYN-1021 : Optimized 67 onehot mux instances.
SYN-1020 : Optimized 54 distributor mux.
SYN-1016 : Merged 128 instances.
SYN-1015 : Optimize round 1, 900 better
SYN-1014 : Optimize round 2
SYN-1032 : 22460/233 useful/useless nets, 21960/285 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1015 : Optimize round 2, 501 better
SYN-1014 : Optimize round 3
SYN-1032 : 22449/7 useful/useless nets, 21949/2 useful/useless insts
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.760391s wall, 5.593750s user + 0.484375s system = 6.078125s CPU (127.7%)

RUN-1004 : used memory is 728 MB, reserved memory is 684 MB, peak memory is 1652 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Gate Statistics
#Basic gates            19765
  #and                   9433
  #nand                     0
  #or                    1942
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6404
  #bufif1                   3
  #MX21                   505
  #FADD                     0
  #DFF                   1406
  #LATCH                    0
#MACRO_ADD                  8
#MACRO_EQ                  43
#MACRO_MULT                 1
#MACRO_MUX                128

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18359  |1406   |60     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.004342s wall, 2.562500s user + 0.109375s system = 2.671875s CPU (133.3%)

RUN-1004 : used memory is 745 MB, reserved memory is 701 MB, peak memory is 1652 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(98)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(382)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(439)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.142558s wall, 3.218750s user + 0.125000s system = 3.343750s CPU (106.4%)

RUN-1004 : used memory is 668 MB, reserved memory is 617 MB, peak memory is 1652 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin QN_IIC_SCL has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_IIC_SDA has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin RXD_1 has no constraint.
USR-6010 WARNING: ADC constraints: pin TXD_1 has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 54 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-1014 : Optimize round 1
SYN-1032 : 22867/259 useful/useless nets, 22322/120 useful/useless insts
SYN-1021 : Optimized 67 onehot mux instances.
SYN-1020 : Optimized 54 distributor mux.
SYN-1016 : Merged 83 instances.
SYN-1015 : Optimize round 1, 782 better
SYN-1014 : Optimize round 2
SYN-1032 : 22714/43 useful/useless nets, 22170/149 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 203 better
SYN-1014 : Optimize round 3
SYN-1032 : 22711/2 useful/useless nets, 22167/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.433901s wall, 4.265625s user + 0.265625s system = 4.531250s CPU (102.2%)

RUN-1004 : used memory is 684 MB, reserved memory is 635 MB, peak memory is 1652 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Gate Statistics
#Basic gates            19909
  #and                   9477
  #nand                     0
  #or                    1946
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6416
  #bufif1                   3
  #MX21                   523
  #FADD                     0
  #DFF                   1471
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  55
#MACRO_MULT                 1
#MACRO_MUX                178

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18438  |1471   |82     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.878434s wall, 1.828125s user + 0.093750s system = 1.921875s CPU (102.3%)

RUN-1004 : used memory is 725 MB, reserved memory is 680 MB, peak memory is 1652 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 141 instances.
SYN-2501 : Optimize round 1, 518 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1604 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 21430/1616 useful/useless nets, 21014/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21879/73 useful/useless nets, 21449/67 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 67673, tnet num: 21897, tinst num: 21452, tnode num: 92751, tedge num: 103841.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 300 (3.48), #lev = 6 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 297 (3.41), #lev = 6 (2.89)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1054 instances into 304 LUTs, name keeping = 68%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5120 (4.00), #lev = 21 (8.14)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5182 (3.87), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.01 sec, map = 2082.51 sec
SYN-3001 : Mapper mapped 18626 instances into 5182 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

LUT Statistics
#Total_luts              5721
  #lut4                  3802
  #lut5                  1684
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5721   out of  19600   29.19%
#reg                     1464   out of  19600    7.47%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5486   |235    |1470   |32     |3      |
|  u_logic |cortexm0ds_logic |5182   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 168 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  15.855741s wall, 15.859375s user + 0.203125s system = 16.062500s CPU (101.3%)

RUN-1004 : used memory is 857 MB, reserved memory is 832 MB, peak memory is 1652 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.358930s wall, 2.250000s user + 0.093750s system = 2.343750s CPU (99.4%)

RUN-1004 : used memory is 865 MB, reserved memory is 842 MB, peak memory is 1652 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7115 instances
RUN-1001 : 5485 luts, 1464 seqs, 63 mslices, 38 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7459 nets
RUN-1001 : 3796 nets have 2 pins
RUN-1001 : 2660 nets have [3 - 5] pins
RUN-1001 : 614 nets have [6 - 10] pins
RUN-1001 : 210 nets have [11 - 20] pins
RUN-1001 : 165 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7113 instances, 5485 luts, 1464 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 34448, tnet num: 7413, tinst num: 7113, tnode num: 39092, tedge num: 55974.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.728417s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (103.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.71754e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7113.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(354): len = 1.5116e+06, overlap = 78.75
PHY-3002 : Step(355): len = 1.32271e+06, overlap = 78.75
PHY-3002 : Step(356): len = 1.22287e+06, overlap = 78.75
PHY-3002 : Step(357): len = 1.13769e+06, overlap = 79.4688
PHY-3002 : Step(358): len = 1.04136e+06, overlap = 84.1875
PHY-3002 : Step(359): len = 1.02489e+06, overlap = 82.6563
PHY-3002 : Step(360): len = 1.01594e+06, overlap = 84.0938
PHY-3002 : Step(361): len = 974619, overlap = 106.063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136519
PHY-3002 : Step(362): len = 1.03786e+06, overlap = 76.9688
PHY-3002 : Step(363): len = 972560, overlap = 70.0938
PHY-3002 : Step(364): len = 959826, overlap = 62.9688
PHY-3002 : Step(365): len = 952295, overlap = 60.1563
PHY-3002 : Step(366): len = 946992, overlap = 55.4063
PHY-3002 : Step(367): len = 937700, overlap = 59.5313
PHY-3002 : Step(368): len = 925289, overlap = 61.9063
PHY-3002 : Step(369): len = 918286, overlap = 63.75
PHY-3002 : Step(370): len = 913309, overlap = 59.2813
PHY-3002 : Step(371): len = 906290, overlap = 65.8125
PHY-3002 : Step(372): len = 898946, overlap = 64.0938
PHY-3002 : Step(373): len = 893205, overlap = 65.7188
PHY-3002 : Step(374): len = 888160, overlap = 63.375
PHY-3002 : Step(375): len = 882139, overlap = 63.0313
PHY-3002 : Step(376): len = 875646, overlap = 65.8125
PHY-3002 : Step(377): len = 870896, overlap = 67.375
PHY-3002 : Step(378): len = 866248, overlap = 65.5
PHY-3002 : Step(379): len = 860094, overlap = 60.875
PHY-3002 : Step(380): len = 853981, overlap = 57.9063
PHY-3002 : Step(381): len = 849645, overlap = 51.375
PHY-3002 : Step(382): len = 846047, overlap = 56.375
PHY-3002 : Step(383): len = 837738, overlap = 59.375
PHY-3002 : Step(384): len = 833348, overlap = 48.1563
PHY-3002 : Step(385): len = 829781, overlap = 43.7188
PHY-3002 : Step(386): len = 825822, overlap = 47.9375
PHY-3002 : Step(387): len = 817904, overlap = 57
PHY-3002 : Step(388): len = 813965, overlap = 52.4688
PHY-3002 : Step(389): len = 811069, overlap = 54.2813
PHY-3002 : Step(390): len = 805456, overlap = 52.75
PHY-3002 : Step(391): len = 799729, overlap = 49.9688
PHY-3002 : Step(392): len = 797555, overlap = 45.4375
PHY-3002 : Step(393): len = 793829, overlap = 51.8438
PHY-3002 : Step(394): len = 787315, overlap = 55.3438
PHY-3002 : Step(395): len = 781521, overlap = 50.8438
PHY-3002 : Step(396): len = 780338, overlap = 50.75
PHY-3002 : Step(397): len = 774702, overlap = 52.7813
PHY-3002 : Step(398): len = 763414, overlap = 44.1875
PHY-3002 : Step(399): len = 759614, overlap = 46.6875
PHY-3002 : Step(400): len = 758728, overlap = 46.8438
PHY-3002 : Step(401): len = 753639, overlap = 57.5938
PHY-3002 : Step(402): len = 747026, overlap = 66.6563
PHY-3002 : Step(403): len = 745521, overlap = 55.4063
PHY-3002 : Step(404): len = 743542, overlap = 48.5938
PHY-3002 : Step(405): len = 740729, overlap = 43.9063
PHY-3002 : Step(406): len = 738043, overlap = 51.1563
PHY-3002 : Step(407): len = 735342, overlap = 53.4688
PHY-3002 : Step(408): len = 733621, overlap = 49
PHY-3002 : Step(409): len = 729124, overlap = 56.0625
PHY-3002 : Step(410): len = 724684, overlap = 50.9063
PHY-3002 : Step(411): len = 721688, overlap = 47.7188
PHY-3002 : Step(412): len = 720781, overlap = 43.625
PHY-3002 : Step(413): len = 715642, overlap = 48.7188
PHY-3002 : Step(414): len = 708407, overlap = 69.9375
PHY-3002 : Step(415): len = 706808, overlap = 65.5313
PHY-3002 : Step(416): len = 705705, overlap = 63.5
PHY-3002 : Step(417): len = 702859, overlap = 50.5625
PHY-3002 : Step(418): len = 700658, overlap = 47.3125
PHY-3002 : Step(419): len = 698971, overlap = 47.9375
PHY-3002 : Step(420): len = 696752, overlap = 50.625
PHY-3002 : Step(421): len = 693846, overlap = 51.7813
PHY-3002 : Step(422): len = 691618, overlap = 60.6875
PHY-3002 : Step(423): len = 688457, overlap = 55.2188
PHY-3002 : Step(424): len = 685501, overlap = 54.7813
PHY-3002 : Step(425): len = 683276, overlap = 52.7188
PHY-3002 : Step(426): len = 681508, overlap = 52.9063
PHY-3002 : Step(427): len = 678720, overlap = 60.7813
PHY-3002 : Step(428): len = 673019, overlap = 54.9063
PHY-3002 : Step(429): len = 671049, overlap = 60.1875
PHY-3002 : Step(430): len = 669323, overlap = 53.1875
PHY-3002 : Step(431): len = 666709, overlap = 57.9063
PHY-3002 : Step(432): len = 664240, overlap = 71.75
PHY-3002 : Step(433): len = 662429, overlap = 62.625
PHY-3002 : Step(434): len = 660079, overlap = 57.375
PHY-3002 : Step(435): len = 657361, overlap = 56.8438
PHY-3002 : Step(436): len = 655434, overlap = 58.5625
PHY-3002 : Step(437): len = 650652, overlap = 55.6563
PHY-3002 : Step(438): len = 648251, overlap = 52.7813
PHY-3002 : Step(439): len = 646466, overlap = 52.4688
PHY-3002 : Step(440): len = 644158, overlap = 56.6875
PHY-3002 : Step(441): len = 641687, overlap = 54.375
PHY-3002 : Step(442): len = 637932, overlap = 62.1875
PHY-3002 : Step(443): len = 636349, overlap = 62.4688
PHY-3002 : Step(444): len = 634682, overlap = 59.7188
PHY-3002 : Step(445): len = 629257, overlap = 60.2188
PHY-3002 : Step(446): len = 626479, overlap = 61.0625
PHY-3002 : Step(447): len = 625200, overlap = 59.5
PHY-3002 : Step(448): len = 623315, overlap = 60.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000273037
PHY-3002 : Step(449): len = 623892, overlap = 60.4375
PHY-3002 : Step(450): len = 625772, overlap = 55.4688
PHY-3002 : Step(451): len = 629517, overlap = 63.125
PHY-3002 : Step(452): len = 631285, overlap = 53.2813
PHY-3002 : Step(453): len = 633146, overlap = 61.4063
PHY-3002 : Step(454): len = 634525, overlap = 58.8438
PHY-3002 : Step(455): len = 636094, overlap = 49.2813
PHY-3002 : Step(456): len = 637905, overlap = 46.0625
PHY-3002 : Step(457): len = 639474, overlap = 49.5625
PHY-3002 : Step(458): len = 640483, overlap = 44.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031762s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (147.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45411e+06, over cnt = 1309(3%), over = 1813, worst = 6
PHY-1002 : len = 1.4596e+06, over cnt = 1115(3%), over = 1431, worst = 6
PHY-1002 : len = 1.46898e+06, over cnt = 850(2%), over = 1051, worst = 6
PHY-1002 : len = 1.48114e+06, over cnt = 567(1%), over = 702, worst = 6
PHY-1002 : len = 1.49088e+06, over cnt = 355(1%), over = 431, worst = 6
PHY-1001 : End global iterations;  1.155342s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (142.0%)

PHY-1001 : Congestion index: top1 = 93.75, top5 = 83.13, top10 = 75.63, top15 = 67.50.
PHY-3001 : End congestion estimation;  1.681280s wall, 2.156250s user + 0.015625s system = 2.171875s CPU (129.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.419975s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (104.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.72072e-05
PHY-3002 : Step(459): len = 609973, overlap = 70.6875
PHY-3002 : Step(460): len = 573765, overlap = 91.5938
PHY-3002 : Step(461): len = 549936, overlap = 108.5
PHY-3002 : Step(462): len = 525383, overlap = 125.719
PHY-3002 : Step(463): len = 496503, overlap = 144.281
PHY-3002 : Step(464): len = 471566, overlap = 160.594
PHY-3002 : Step(465): len = 447596, overlap = 176.906
PHY-3002 : Step(466): len = 425975, overlap = 189.375
PHY-3002 : Step(467): len = 405661, overlap = 204.438
PHY-3002 : Step(468): len = 390761, overlap = 217.813
PHY-3002 : Step(469): len = 377047, overlap = 230.594
PHY-3002 : Step(470): len = 364667, overlap = 234.25
PHY-3002 : Step(471): len = 357895, overlap = 232.75
PHY-3002 : Step(472): len = 350141, overlap = 235.188
PHY-3002 : Step(473): len = 345719, overlap = 226.188
PHY-3002 : Step(474): len = 343091, overlap = 218.125
PHY-3002 : Step(475): len = 341395, overlap = 210.219
PHY-3002 : Step(476): len = 341266, overlap = 204.875
PHY-3002 : Step(477): len = 340214, overlap = 198.094
PHY-3002 : Step(478): len = 339623, overlap = 190.938
PHY-3002 : Step(479): len = 336579, overlap = 189.563
PHY-3002 : Step(480): len = 334605, overlap = 191.5
PHY-3002 : Step(481): len = 331393, overlap = 191.75
PHY-3002 : Step(482): len = 327579, overlap = 195.219
PHY-3002 : Step(483): len = 324743, overlap = 196.625
PHY-3002 : Step(484): len = 321402, overlap = 201.781
PHY-3002 : Step(485): len = 318958, overlap = 203.313
PHY-3002 : Step(486): len = 318497, overlap = 203.375
PHY-3002 : Step(487): len = 316781, overlap = 205.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.44143e-05
PHY-3002 : Step(488): len = 333852, overlap = 181.75
PHY-3002 : Step(489): len = 351306, overlap = 161.969
PHY-3002 : Step(490): len = 352900, overlap = 152.031
PHY-3002 : Step(491): len = 355862, overlap = 143.938
PHY-3002 : Step(492): len = 360588, overlap = 131.375
PHY-3002 : Step(493): len = 365796, overlap = 120.688
PHY-3002 : Step(494): len = 366924, overlap = 115.156
PHY-3002 : Step(495): len = 368851, overlap = 108.375
PHY-3002 : Step(496): len = 368786, overlap = 103.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000108829
PHY-3002 : Step(497): len = 386430, overlap = 80.5938
PHY-3002 : Step(498): len = 403000, overlap = 56.5938
PHY-3002 : Step(499): len = 409849, overlap = 47.0625
PHY-3002 : Step(500): len = 417282, overlap = 40.8438
PHY-3002 : Step(501): len = 417318, overlap = 38.7813
PHY-3002 : Step(502): len = 418306, overlap = 33.6563
PHY-3002 : Step(503): len = 417196, overlap = 32.9375
PHY-3002 : Step(504): len = 416142, overlap = 33.4063
PHY-3002 : Step(505): len = 414843, overlap = 33.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000217657
PHY-3002 : Step(506): len = 434327, overlap = 21.2813
PHY-3002 : Step(507): len = 445368, overlap = 16.1875
PHY-3002 : Step(508): len = 457192, overlap = 13.8438
PHY-3002 : Step(509): len = 463609, overlap = 13.1563
PHY-3002 : Step(510): len = 468657, overlap = 11.9063
PHY-3002 : Step(511): len = 469636, overlap = 11.0625
PHY-3002 : Step(512): len = 470469, overlap = 11.125
PHY-3002 : Step(513): len = 471369, overlap = 12.0625
PHY-3002 : Step(514): len = 470056, overlap = 12.4063
PHY-3002 : Step(515): len = 468447, overlap = 13.2813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000435315
PHY-3002 : Step(516): len = 483246, overlap = 8.40625
PHY-3002 : Step(517): len = 490095, overlap = 4.5
PHY-3002 : Step(518): len = 497656, overlap = 3.375
PHY-3002 : Step(519): len = 502931, overlap = 4.40625
PHY-3002 : Step(520): len = 507946, overlap = 4.90625
PHY-3002 : Step(521): len = 512420, overlap = 4.34375
PHY-3002 : Step(522): len = 511564, overlap = 4.125
PHY-3002 : Step(523): len = 510061, overlap = 4.625
PHY-3002 : Step(524): len = 508384, overlap = 4.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000870629
PHY-3002 : Step(525): len = 519618, overlap = 4.15625
PHY-3002 : Step(526): len = 531213, overlap = 1.96875
PHY-3002 : Step(527): len = 540011, overlap = 0.71875
PHY-3002 : Step(528): len = 545422, overlap = 0.96875
PHY-3002 : Step(529): len = 547066, overlap = 0.75
PHY-3002 : Step(530): len = 546928, overlap = 0.84375
PHY-3002 : Step(531): len = 546861, overlap = 0.6875
PHY-3002 : Step(532): len = 546210, overlap = 1.40625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00174126
PHY-3002 : Step(533): len = 555277, overlap = 1.15625
PHY-3002 : Step(534): len = 559778, overlap = 0.34375
PHY-3002 : Step(535): len = 563998, overlap = 0.875
PHY-3002 : Step(536): len = 568897, overlap = 0.75
PHY-3002 : Step(537): len = 570761, overlap = 0.75
PHY-3002 : Step(538): len = 571649, overlap = 0.78125
PHY-3002 : Step(539): len = 570716, overlap = 0.6875
PHY-3002 : Step(540): len = 569363, overlap = 0.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.46209e+06, over cnt = 399(1%), over = 556, worst = 4
PHY-1002 : len = 1.46492e+06, over cnt = 226(0%), over = 310, worst = 4
PHY-1002 : len = 1.46516e+06, over cnt = 158(0%), over = 216, worst = 4
PHY-1002 : len = 1.46486e+06, over cnt = 117(0%), over = 168, worst = 4
PHY-1002 : len = 1.46271e+06, over cnt = 90(0%), over = 134, worst = 4
PHY-1001 : End global iterations;  0.886921s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (169.1%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 50.00, top10 = 43.75, top15 = 40.00.
PHY-3001 : End congestion estimation;  1.423251s wall, 2.015625s user + 0.031250s system = 2.046875s CPU (143.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.438454s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000952545
PHY-3002 : Step(541): len = 559894, overlap = 10.625
PHY-3002 : Step(542): len = 546526, overlap = 9.96875
PHY-3002 : Step(543): len = 534702, overlap = 7.8125
PHY-3002 : Step(544): len = 522988, overlap = 3.96875
PHY-3002 : Step(545): len = 514036, overlap = 5.34375
PHY-3002 : Step(546): len = 506174, overlap = 7.8125
PHY-3002 : Step(547): len = 497369, overlap = 10.5625
PHY-3002 : Step(548): len = 492000, overlap = 13.2813
PHY-3002 : Step(549): len = 487098, overlap = 13.8125
PHY-3002 : Step(550): len = 484378, overlap = 14.75
PHY-3002 : Step(551): len = 481633, overlap = 15.8438
PHY-3002 : Step(552): len = 479947, overlap = 16.8438
PHY-3002 : Step(553): len = 478813, overlap = 12.1875
PHY-3002 : Step(554): len = 477857, overlap = 16.9688
PHY-3002 : Step(555): len = 477065, overlap = 13.1563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00190509
PHY-3002 : Step(556): len = 484926, overlap = 9.875
PHY-3002 : Step(557): len = 492835, overlap = 8.0625
PHY-3002 : Step(558): len = 496895, overlap = 7.65625
PHY-3002 : Step(559): len = 499793, overlap = 6.96875
PHY-3002 : Step(560): len = 503159, overlap = 7.375
PHY-3002 : Step(561): len = 504933, overlap = 7.25
PHY-3002 : Step(562): len = 506317, overlap = 7.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00381018
PHY-3002 : Step(563): len = 510760, overlap = 6.53125
PHY-3002 : Step(564): len = 514752, overlap = 6.5
PHY-3002 : Step(565): len = 517378, overlap = 5.46875
PHY-3002 : Step(566): len = 519818, overlap = 6.59375
PHY-3002 : Step(567): len = 523487, overlap = 6.625
PHY-3002 : Step(568): len = 529932, overlap = 4.09375
PHY-3002 : Step(569): len = 531672, overlap = 3.9375
PHY-3002 : Step(570): len = 532669, overlap = 4.15625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00736464
PHY-3002 : Step(571): len = 534472, overlap = 3.5
PHY-3002 : Step(572): len = 537228, overlap = 4.46875
PHY-3002 : Step(573): len = 540828, overlap = 3.15625
PHY-3002 : Step(574): len = 542732, overlap = 4.15625
PHY-3002 : Step(575): len = 544946, overlap = 2.53125
PHY-3002 : Step(576): len = 546369, overlap = 3.9375
PHY-3002 : Step(577): len = 548281, overlap = 3.21875
PHY-3002 : Step(578): len = 549445, overlap = 3.5625
PHY-3002 : Step(579): len = 551006, overlap = 2.4375
PHY-3002 : Step(580): len = 552047, overlap = 2.375
PHY-3002 : Step(581): len = 552813, overlap = 1.53125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0134844
PHY-3002 : Step(582): len = 553739, overlap = 1.125
PHY-3002 : Step(583): len = 555590, overlap = 1.125
PHY-3002 : Step(584): len = 557423, overlap = 1.53125
PHY-3002 : Step(585): len = 559077, overlap = 0.6875
PHY-3002 : Step(586): len = 560264, overlap = 1
PHY-3002 : Step(587): len = 561386, overlap = 0.84375
PHY-3002 : Step(588): len = 562929, overlap = 1.21875
PHY-3002 : Step(589): len = 563880, overlap = 1.46875
PHY-3002 : Step(590): len = 564454, overlap = 2.53125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0224331
PHY-3002 : Step(591): len = 564912, overlap = 1.96875
PHY-3002 : Step(592): len = 566737, overlap = 1.78125
PHY-3002 : Step(593): len = 568012, overlap = 1.84375
PHY-3002 : Step(594): len = 568543, overlap = 1.375
PHY-3002 : Step(595): len = 569391, overlap = 1.84375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 69.69 peak overflow 1.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.48229e+06, over cnt = 280(0%), over = 343, worst = 3
PHY-1002 : len = 1.4833e+06, over cnt = 171(0%), over = 200, worst = 2
PHY-1002 : len = 1.48334e+06, over cnt = 96(0%), over = 110, worst = 2
PHY-1002 : len = 1.48333e+06, over cnt = 81(0%), over = 93, worst = 2
PHY-1002 : len = 1.48324e+06, over cnt = 70(0%), over = 78, worst = 2
PHY-1001 : End global iterations;  0.876477s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (169.4%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 49.38, top10 = 44.38, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.406363s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (144.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.419234s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.6%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7065 has valid locations, 157 needs to be replaced
PHY-3001 : design contains 7250 instances, 5495 luts, 1591 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 586185
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38566e+06, over cnt = 302(0%), over = 359, worst = 3
PHY-1002 : len = 1.38696e+06, over cnt = 184(0%), over = 206, worst = 2
PHY-1002 : len = 1.38674e+06, over cnt = 112(0%), over = 122, worst = 2
PHY-1002 : len = 1.38614e+06, over cnt = 79(0%), over = 87, worst = 2
PHY-1002 : len = 1.38588e+06, over cnt = 57(0%), over = 63, worst = 2
PHY-1001 : End global iterations;  0.873684s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (171.7%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 48.13, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.906508s wall, 2.531250s user + 0.015625s system = 2.546875s CPU (133.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7550 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.438307s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (106.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(596): len = 585666, overlap = 0
PHY-3002 : Step(597): len = 585666, overlap = 0
PHY-3002 : Step(598): len = 585361, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3849e+06, over cnt = 101(0%), over = 106, worst = 2
PHY-1002 : len = 1.38502e+06, over cnt = 80(0%), over = 83, worst = 2
PHY-1002 : len = 1.38469e+06, over cnt = 60(0%), over = 63, worst = 2
PHY-1002 : len = 1.38476e+06, over cnt = 55(0%), over = 58, worst = 2
PHY-1002 : len = 1.38462e+06, over cnt = 51(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  0.555744s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (112.5%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 48.13, top10 = 43.13, top15 = 40.00.
PHY-3001 : End congestion estimation;  1.038168s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (106.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7550 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427900s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0028201
PHY-3002 : Step(599): len = 585443, overlap = 2.03125
PHY-3002 : Step(600): len = 585502, overlap = 2.03125
PHY-3001 : Final: Len = 585502, Over = 2.03125
PHY-3001 : End incremental placement;  4.196182s wall, 4.953125s user + 0.093750s system = 5.046875s CPU (120.3%)

OPT-1001 : End high-fanout net optimization;  6.599613s wall, 7.984375s user + 0.109375s system = 8.093750s CPU (122.6%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38861e+06, over cnt = 295(0%), over = 349, worst = 3
PHY-1002 : len = 1.39007e+06, over cnt = 178(0%), over = 197, worst = 2
PHY-1002 : len = 1.3899e+06, over cnt = 102(0%), over = 107, worst = 2
PHY-1002 : len = 1.38953e+06, over cnt = 70(0%), over = 73, worst = 2
PHY-1002 : len = 1.3893e+06, over cnt = 47(0%), over = 48, worst = 2
PHY-1001 : End global iterations;  0.958804s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (161.3%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 48.75, top10 = 43.13, top15 = 40.00.
OPT-1001 : End congestion update;  1.499200s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (140.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7550 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.347981s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (107.8%)

OPT-1001 : Start: WNS 104 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 700 TNS 0 NUM_FEPS 0 with 7 cells processed and 2116 slack improved
OPT-1001 : Iter 2: improved WNS 1188 TNS 0 NUM_FEPS 0 with 15 cells processed and 7948 slack improved
OPT-1001 : Iter 3: improved WNS 1443 TNS 0 NUM_FEPS 0 with 17 cells processed and 8230 slack improved
OPT-1001 : Iter 4: improved WNS 1600 TNS 0 NUM_FEPS 0 with 17 cells processed and 8498 slack improved
OPT-1001 : Iter 5: improved WNS 1844 TNS 0 NUM_FEPS 0 with 16 cells processed and 7216 slack improved
OPT-1001 : Iter 6: improved WNS 1956 TNS 0 NUM_FEPS 0 with 11 cells processed and 4166 slack improved
OPT-1001 : Iter 7: improved WNS 2136 TNS 0 NUM_FEPS 0 with 10 cells processed and 3016 slack improved
OPT-1001 : Iter 8: improved WNS 2502 TNS 0 NUM_FEPS 0 with 12 cells processed and 1800 slack improved
OPT-1001 : Iter 9: improved WNS 2578 TNS 0 NUM_FEPS 0 with 9 cells processed and 3200 slack improved
OPT-1001 : Iter 10: improved WNS 2602 TNS 0 NUM_FEPS 0 with 4 cells processed and 1300 slack improved
OPT-1001 : End global optimization;  3.916282s wall, 4.546875s user + 0.046875s system = 4.593750s CPU (117.3%)

OPT-1001 : End physical optimization;  10.524189s wall, 12.531250s user + 0.156250s system = 12.687500s CPU (120.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5495 LUT to BLE ...
SYN-4008 : Packed 5495 LUT and 618 SEQ to BLE.
SYN-4003 : Packing 973 remaining SEQ's ...
SYN-4005 : Packed 949 SEQ with LUT/SLICE
SYN-4006 : 3931 single LUT's are left
SYN-4006 : 24 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5519/5685 primitive instances ...
PHY-3001 : End packing;  1.042800s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (100.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3403 instances
RUN-1001 : 1669 mslices, 1669 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7159 nets
RUN-1001 : 2828 nets have 2 pins
RUN-1001 : 3015 nets have [3 - 5] pins
RUN-1001 : 765 nets have [6 - 10] pins
RUN-1001 : 286 nets have [11 - 20] pins
RUN-1001 : 263 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3401 instances, 3338 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 620199, Over = 21
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43493e+06, over cnt = 282(0%), over = 356, worst = 5
PHY-1002 : len = 1.43554e+06, over cnt = 193(0%), over = 248, worst = 5
PHY-1002 : len = 1.43406e+06, over cnt = 114(0%), over = 151, worst = 5
PHY-1002 : len = 1.43336e+06, over cnt = 84(0%), over = 105, worst = 4
PHY-1002 : len = 1.43187e+06, over cnt = 65(0%), over = 76, worst = 4
PHY-1001 : End global iterations;  0.971996s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (164.0%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.00, top10 = 44.38, top15 = 40.00.
PHY-3001 : End congestion estimation;  2.491439s wall, 3.078125s user + 0.015625s system = 3.093750s CPU (124.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.488954s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (108.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000244924
PHY-3002 : Step(601): len = 600583, overlap = 26.5
PHY-3002 : Step(602): len = 590322, overlap = 29.5
PHY-3002 : Step(603): len = 582406, overlap = 31.5
PHY-3002 : Step(604): len = 574946, overlap = 34.75
PHY-3002 : Step(605): len = 568516, overlap = 37
PHY-3002 : Step(606): len = 563074, overlap = 43.5
PHY-3002 : Step(607): len = 557274, overlap = 44.5
PHY-3002 : Step(608): len = 552711, overlap = 45.25
PHY-3002 : Step(609): len = 549354, overlap = 48.5
PHY-3002 : Step(610): len = 543738, overlap = 60.25
PHY-3002 : Step(611): len = 540504, overlap = 58.75
PHY-3002 : Step(612): len = 537732, overlap = 57.5
PHY-3002 : Step(613): len = 533136, overlap = 59.25
PHY-3002 : Step(614): len = 529698, overlap = 61.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000489848
PHY-3002 : Step(615): len = 543403, overlap = 50.75
PHY-3002 : Step(616): len = 547373, overlap = 46.5
PHY-3002 : Step(617): len = 551207, overlap = 41.75
PHY-3002 : Step(618): len = 555294, overlap = 35.5
PHY-3002 : Step(619): len = 560413, overlap = 32
PHY-3002 : Step(620): len = 564531, overlap = 32.75
PHY-3002 : Step(621): len = 568210, overlap = 30
PHY-3002 : Step(622): len = 573083, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000979695
PHY-3002 : Step(623): len = 583271, overlap = 27.5
PHY-3002 : Step(624): len = 587310, overlap = 22
PHY-3002 : Step(625): len = 590211, overlap = 20.5
PHY-3002 : Step(626): len = 594156, overlap = 20.75
PHY-3002 : Step(627): len = 598063, overlap = 19.25
PHY-3002 : Step(628): len = 601640, overlap = 18
PHY-3002 : Step(629): len = 604153, overlap = 16.75
PHY-3002 : Step(630): len = 608026, overlap = 18
PHY-3002 : Step(631): len = 610502, overlap = 16
PHY-3002 : Step(632): len = 612424, overlap = 17.5
PHY-3002 : Step(633): len = 615537, overlap = 13.75
PHY-3002 : Step(634): len = 616943, overlap = 14.25
PHY-3002 : Step(635): len = 617712, overlap = 13.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00192233
PHY-3002 : Step(636): len = 623991, overlap = 13.25
PHY-3002 : Step(637): len = 626950, overlap = 10.25
PHY-3002 : Step(638): len = 630170, overlap = 8.5
PHY-3002 : Step(639): len = 632806, overlap = 7.25
PHY-3002 : Step(640): len = 634677, overlap = 7.5
PHY-3002 : Step(641): len = 636569, overlap = 6.25
PHY-3002 : Step(642): len = 638316, overlap = 6.5
PHY-3002 : Step(643): len = 639735, overlap = 5.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00361796
PHY-3002 : Step(644): len = 643763, overlap = 5.25
PHY-3002 : Step(645): len = 646106, overlap = 5.75
PHY-3002 : Step(646): len = 648182, overlap = 5.75
PHY-3002 : Step(647): len = 650324, overlap = 5.5
PHY-3002 : Step(648): len = 651912, overlap = 5.25
PHY-3002 : Step(649): len = 653297, overlap = 5.75
PHY-3002 : Step(650): len = 655245, overlap = 6
PHY-3002 : Step(651): len = 655949, overlap = 6
PHY-3002 : Step(652): len = 656617, overlap = 6
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0065143
PHY-3002 : Step(653): len = 659122, overlap = 5.75
PHY-3002 : Step(654): len = 660922, overlap = 6
PHY-3002 : Step(655): len = 662381, overlap = 6
PHY-3002 : Step(656): len = 663493, overlap = 6
PHY-3002 : Step(657): len = 664916, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.380149s wall, 2.468750s user + 2.453125s system = 4.921875s CPU (145.6%)

PHY-3001 : Trial Legalized: Len = 675154
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.57684e+06, over cnt = 268(0%), over = 319, worst = 3
PHY-1002 : len = 1.57751e+06, over cnt = 184(0%), over = 201, worst = 3
PHY-1002 : len = 1.57678e+06, over cnt = 112(0%), over = 119, worst = 3
PHY-1002 : len = 1.57606e+06, over cnt = 78(0%), over = 83, worst = 3
PHY-1002 : len = 1.5731e+06, over cnt = 45(0%), over = 48, worst = 3
PHY-1001 : End global iterations;  0.954377s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (163.7%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.25, top10 = 50.63, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.562115s wall, 2.156250s user + 0.031250s system = 2.187500s CPU (140.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.446960s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000613291
PHY-3002 : Step(658): len = 649184, overlap = 8.25
PHY-3002 : Step(659): len = 639706, overlap = 6.5
PHY-3002 : Step(660): len = 629901, overlap = 9.25
PHY-3002 : Step(661): len = 624356, overlap = 11.75
PHY-3002 : Step(662): len = 618747, overlap = 11
PHY-3002 : Step(663): len = 613981, overlap = 12.5
PHY-3002 : Step(664): len = 610570, overlap = 12.25
PHY-3002 : Step(665): len = 607693, overlap = 18.25
PHY-3002 : Step(666): len = 604718, overlap = 17.5
PHY-3002 : Step(667): len = 600826, overlap = 19
PHY-3002 : Step(668): len = 599831, overlap = 20
PHY-3002 : Step(669): len = 598425, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032111s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (146.0%)

PHY-3001 : Legalized: Len = 605426, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018086s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.4%)

PHY-3001 : 6 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 605640, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43025e+06, over cnt = 291(0%), over = 333, worst = 3
PHY-1002 : len = 1.43117e+06, over cnt = 186(0%), over = 214, worst = 3
PHY-1002 : len = 1.43058e+06, over cnt = 129(0%), over = 146, worst = 3
PHY-1002 : len = 1.42974e+06, over cnt = 80(0%), over = 91, worst = 2
PHY-1002 : len = 1.4255e+06, over cnt = 39(0%), over = 44, worst = 2
PHY-1001 : End global iterations;  0.934091s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (175.6%)

PHY-1001 : Congestion index: top1 = 71.88, top5 = 57.50, top10 = 49.38, top15 = 44.38.
PHY-1001 : End incremental global routing;  1.507979s wall, 2.187500s user + 0.015625s system = 2.203125s CPU (146.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.437161s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (100.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3372 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 3404 instances, 3341 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 606298
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42886e+06, over cnt = 290(0%), over = 332, worst = 3
PHY-1002 : len = 1.42983e+06, over cnt = 193(0%), over = 223, worst = 3
PHY-1002 : len = 1.4295e+06, over cnt = 121(0%), over = 138, worst = 3
PHY-1002 : len = 1.42864e+06, over cnt = 83(0%), over = 95, worst = 2
PHY-1002 : len = 1.42424e+06, over cnt = 39(0%), over = 44, worst = 2
PHY-1001 : End global iterations;  0.929800s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (168.0%)

PHY-1001 : Congestion index: top1 = 71.88, top5 = 57.50, top10 = 49.38, top15 = 44.38.
PHY-3001 : End congestion estimation;  2.378605s wall, 3.000000s user + 0.015625s system = 3.015625s CPU (126.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7116 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.459086s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (102.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(670): len = 605847, overlap = 0
PHY-3002 : Step(671): len = 605847, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42407e+06, over cnt = 39(0%), over = 44, worst = 2
PHY-1002 : len = 1.42409e+06, over cnt = 38(0%), over = 42, worst = 2
PHY-1002 : len = 1.42408e+06, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 1.42404e+06, over cnt = 32(0%), over = 35, worst = 2
PHY-1002 : len = 1.41695e+06, over cnt = 23(0%), over = 24, worst = 2
PHY-1001 : End global iterations;  0.546117s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (103.0%)

PHY-1001 : Congestion index: top1 = 71.88, top5 = 57.50, top10 = 49.38, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.037737s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (103.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7116 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.444863s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000912323
PHY-3002 : Step(672): len = 605859, overlap = 0
PHY-3002 : Step(673): len = 605859, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007663s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (203.9%)

PHY-3001 : Legalized: Len = 605849, Over = 0
PHY-3001 : End spreading;  0.016688s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.6%)

PHY-3001 : Final: Len = 605849, Over = 0
PHY-3001 : End incremental placement;  4.663718s wall, 5.375000s user + 0.078125s system = 5.453125s CPU (116.9%)

OPT-1001 : End high-fanout net optimization;  7.551670s wall, 8.953125s user + 0.125000s system = 9.078125s CPU (120.2%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42947e+06, over cnt = 294(0%), over = 336, worst = 3
PHY-1002 : len = 1.43039e+06, over cnt = 189(0%), over = 217, worst = 3
PHY-1002 : len = 1.42981e+06, over cnt = 132(0%), over = 149, worst = 3
PHY-1002 : len = 1.42892e+06, over cnt = 82(0%), over = 93, worst = 2
PHY-1002 : len = 1.42469e+06, over cnt = 41(0%), over = 46, worst = 2
PHY-1001 : End global iterations;  0.917539s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (168.6%)

PHY-1001 : Congestion index: top1 = 71.88, top5 = 57.50, top10 = 49.38, top15 = 44.38.
OPT-1001 : End congestion update;  1.481873s wall, 2.078125s user + 0.046875s system = 2.125000s CPU (143.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7116 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.361904s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.3%)

OPT-1001 : Start: WNS 1751 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3376 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3404 instances, 3341 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 609399, Over = 0
PHY-3001 : End spreading;  0.016895s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.5%)

PHY-3001 : Final: Len = 609399, Over = 0
PHY-3001 : End incremental legalization;  0.167884s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (176.8%)

OPT-1001 : Iter 1: improved WNS 2060 TNS 0 NUM_FEPS 0 with 16 cells processed and 3175 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3376 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3404 instances, 3341 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 610105, Over = 0
PHY-3001 : End spreading;  0.023382s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.8%)

PHY-3001 : Final: Len = 610105, Over = 0
PHY-3001 : End incremental legalization;  0.177703s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (175.9%)

OPT-1001 : Iter 2: improved WNS 2347 TNS 0 NUM_FEPS 0 with 7 cells processed and 1155 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3376 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3404 instances, 3341 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 612587, Over = 0
PHY-3001 : End spreading;  0.017221s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.7%)

PHY-3001 : Final: Len = 612587, Over = 0
PHY-3001 : End incremental legalization;  0.172484s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (99.6%)

OPT-1001 : Iter 3: improved WNS 2458 TNS 0 NUM_FEPS 0 with 10 cells processed and 2678 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3376 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3404 instances, 3341 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 614599, Over = 0
PHY-3001 : End spreading;  0.016487s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.8%)

PHY-3001 : Final: Len = 614599, Over = 0
PHY-3001 : End incremental legalization;  0.167282s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.4%)

OPT-1001 : Iter 4: improved WNS 2632 TNS 0 NUM_FEPS 0 with 11 cells processed and 1491 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3376 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3404 instances, 3341 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 617299, Over = 0
PHY-3001 : End spreading;  0.016468s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.9%)

PHY-3001 : Final: Len = 617299, Over = 0
PHY-3001 : End incremental legalization;  0.166729s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (121.8%)

OPT-1001 : Iter 5: improved WNS 2758 TNS 0 NUM_FEPS 0 with 11 cells processed and 2755 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3376 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3404 instances, 3341 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 619561, Over = 0
PHY-3001 : End spreading;  0.016284s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.0%)

PHY-3001 : Final: Len = 619561, Over = 0
PHY-3001 : End incremental legalization;  0.168898s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.8%)

OPT-1001 : Iter 6: improved WNS 2854 TNS 0 NUM_FEPS 0 with 13 cells processed and 2089 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3376 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3404 instances, 3341 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 621845, Over = 0
PHY-3001 : End spreading;  0.017284s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.4%)

PHY-3001 : Final: Len = 621845, Over = 0
PHY-3001 : End incremental legalization;  0.169712s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (174.9%)

OPT-1001 : Iter 7: improved WNS 3054 TNS 0 NUM_FEPS 0 with 16 cells processed and 4187 slack improved
OPT-1001 : End path based optimization;  10.689346s wall, 11.609375s user + 0.187500s system = 11.796875s CPU (110.4%)

OPT-1001 : End physical optimization;  18.246052s wall, 20.562500s user + 0.312500s system = 20.875000s CPU (114.4%)

RUN-1003 : finish command "place" in  61.425052s wall, 95.250000s user + 10.953125s system = 106.203125s CPU (172.9%)

RUN-1004 : used memory is 938 MB, reserved memory is 914 MB, peak memory is 1652 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Utilization Statistics
#lut                     6315   out of  19600   32.22%
#reg                     1594   out of  19600    8.13%
#le                      6339
  #lut only              4745   out of   6339   74.85%
  #reg only                24   out of   6339    0.38%
  #lut&reg               1570   out of   6339   24.77%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT         D8        LVCMOS33          N/A           N/A        NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT        H16        LVCMOS25           8            N/A        OREG    
  QN_REF24MHz     OUTPUT         M2        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        F12        LVCMOS33           8            N/A        NONE    
  QN_IIC_SDA       INOUT         B1        LVCMOS33           8            N/A        OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6339  |6226   |89     |1600   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3406 instances
RUN-1001 : 1672 mslices, 1669 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7162 nets
RUN-1001 : 2829 nets have 2 pins
RUN-1001 : 3013 nets have [3 - 5] pins
RUN-1001 : 767 nets have [6 - 10] pins
RUN-1001 : 286 nets have [11 - 20] pins
RUN-1001 : 265 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45343e+06, over cnt = 298(0%), over = 331, worst = 2
PHY-1002 : len = 1.45458e+06, over cnt = 189(0%), over = 207, worst = 2
PHY-1002 : len = 1.45337e+06, over cnt = 92(0%), over = 100, worst = 2
PHY-1002 : len = 1.44572e+06, over cnt = 41(0%), over = 46, worst = 2
PHY-1002 : len = 1.43552e+06, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 1.42882e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.967397s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (166.4%)

PHY-1001 : Congestion index: top1 = 71.25, top5 = 58.13, top10 = 50.00, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7116 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 41 out of 7162 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7116 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 641 to 2
PHY-1001 : End pin swap;  0.347507s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (98.9%)

PHY-1001 : End global routing;  3.818293s wall, 4.484375s user + 0.031250s system = 4.515625s CPU (118.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 86920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.111300s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 99536, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 0.554902s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (107.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 99496, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.015850s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 99480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.006710s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 99480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.005897s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (530.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 99480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.005439s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 99480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.005422s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (576.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.15066e+06, over cnt = 656(0%), over = 659, worst = 2
PHY-1001 : End Routed; 35.159834s wall, 53.062500s user + 0.546875s system = 53.609375s CPU (152.5%)

PHY-1001 : Update timing.....
PHY-1001 : 2569/7013(36%) critical/total net(s), WNS -3.535ns, TNS -955.360ns, False end point 600.
PHY-1001 : End update timing;  1.661018s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (99.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.15617e+06, over cnt = 289(0%), over = 291, worst = 2
PHY-1001 : End DR Iter 1; 1.606215s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (129.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.15869e+06, over cnt = 48(0%), over = 48, worst = 1
PHY-1001 : End DR Iter 2; 0.815058s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (109.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.15933e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 3; 0.230866s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.15943e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.300219s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (104.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.15946e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.330875s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.15943e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.640601s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.15937e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.302427s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.15938e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 2; 0.210721s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.8%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 1.15936e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.15936e+06
PHY-1001 : End LB Iter 3; 0.093403s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (117.1%)

PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  46.644495s wall, 65.031250s user + 0.828125s system = 65.859375s CPU (141.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  50.884613s wall, 69.937500s user + 0.859375s system = 70.796875s CPU (139.1%)

RUN-1004 : used memory is 1077 MB, reserved memory is 1062 MB, peak memory is 1652 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Utilization Statistics
#lut                     6318   out of  19600   32.23%
#reg                     1594   out of  19600    8.13%
#le                      6342
  #lut only              4748   out of   6342   74.87%
  #reg only                24   out of   6342    0.38%
  #lut&reg               1570   out of   6342   24.76%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT         D8        LVCMOS33          N/A           N/A        NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT        H16        LVCMOS25           8            N/A        OREG    
  QN_REF24MHz     OUTPUT         M2        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        F12        LVCMOS33           8            N/A        NONE    
  QN_IIC_SDA       INOUT         B1        LVCMOS33           8            N/A        OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6342  |6229   |89     |1600   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2804  
    #2         2       1871  
    #3         3       732   
    #4         4       410   
    #5        5-10     818   
    #6       11-50     483   
    #7       51-100     14   
  Average     3.85           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  2.921878s wall, 2.828125s user + 0.109375s system = 2.937500s CPU (100.5%)

RUN-1004 : used memory is 1077 MB, reserved memory is 1062 MB, peak memory is 1652 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 35910, tnet num: 7116, tinst num: 3407, tnode num: 40436, tedge num: 60770.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7116 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.197589s wall, 2.125000s user + 0.062500s system = 2.187500s CPU (99.5%)

RUN-1004 : used memory is 1464 MB, reserved memory is 1452 MB, peak memory is 1652 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3409
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7162, pip num: 89326
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2850 valid insts, and 234768 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  12.568443s wall, 90.890625s user + 0.156250s system = 91.046875s CPU (724.4%)

RUN-1004 : used memory is 1562 MB, reserved memory is 1551 MB, peak memory is 1678 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.545825s wall, 1.500000s user + 0.046875s system = 1.546875s CPU (100.1%)

RUN-1004 : used memory is 1386 MB, reserved memory is 1657 MB, peak memory is 1678 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.062064s wall, 0.234375s user + 0.062500s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 1416 MB, reserved memory is 1688 MB, peak memory is 1678 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.098400s wall, 1.843750s user + 0.109375s system = 1.953125s CPU (21.5%)

RUN-1004 : used memory is 1368 MB, reserved memory is 1639 MB, peak memory is 1678 MB
GUI-1001 : Download success!
GUI-5004 WARNING: QN_IIC_SCL has not been assigned location ...
GUI-5004 WARNING: QN_IIC_SDA has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
GUI-5004 WARNING: RXD_1 has not been assigned location ...
GUI-5004 WARNING: TXD_1 has not been assigned location ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(98)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(382)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(439)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.843694s wall, 2.859375s user + 0.031250s system = 2.890625s CPU (101.7%)

RUN-1004 : used memory is 780 MB, reserved memory is 803 MB, peak memory is 1678 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 54 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-1014 : Optimize round 1
SYN-1032 : 22867/259 useful/useless nets, 22322/120 useful/useless insts
SYN-1021 : Optimized 67 onehot mux instances.
SYN-1020 : Optimized 54 distributor mux.
SYN-1016 : Merged 83 instances.
SYN-1015 : Optimize round 1, 782 better
SYN-1014 : Optimize round 2
SYN-1032 : 22714/43 useful/useless nets, 22170/149 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 203 better
SYN-1014 : Optimize round 3
SYN-1032 : 22711/2 useful/useless nets, 22167/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.417244s wall, 4.296875s user + 0.375000s system = 4.671875s CPU (105.8%)

RUN-1004 : used memory is 788 MB, reserved memory is 809 MB, peak memory is 1678 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Gate Statistics
#Basic gates            19909
  #and                   9477
  #nand                     0
  #or                    1946
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6416
  #bufif1                   3
  #MX21                   523
  #FADD                     0
  #DFF                   1471
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  55
#MACRO_MULT                 1
#MACRO_MUX                178

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18438  |1471   |82     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.844510s wall, 1.828125s user + 0.046875s system = 1.875000s CPU (101.7%)

RUN-1004 : used memory is 804 MB, reserved memory is 824 MB, peak memory is 1678 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 141 instances.
SYN-2501 : Optimize round 1, 518 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1604 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 21430/1616 useful/useless nets, 21014/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21879/73 useful/useless nets, 21449/67 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 67673, tnet num: 21897, tinst num: 21452, tnode num: 92751, tedge num: 103841.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 300 (3.48), #lev = 6 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 297 (3.41), #lev = 6 (2.89)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1054 instances into 304 LUTs, name keeping = 68%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5120 (4.00), #lev = 21 (8.14)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5182 (3.87), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.06 sec, map = 2828.96 sec
SYN-3001 : Mapper mapped 18626 instances into 5182 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

LUT Statistics
#Total_luts              5721
  #lut4                  3802
  #lut5                  1684
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5721   out of  19600   29.19%
#reg                     1464   out of  19600    7.47%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5486   |235    |1470   |32     |3      |
|  u_logic |cortexm0ds_logic |5182   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 168 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  16.289420s wall, 16.406250s user + 0.234375s system = 16.640625s CPU (102.2%)

RUN-1004 : used memory is 941 MB, reserved memory is 939 MB, peak memory is 1678 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.352231s wall, 2.281250s user + 0.078125s system = 2.359375s CPU (100.3%)

RUN-1004 : used memory is 948 MB, reserved memory is 944 MB, peak memory is 1678 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7115 instances
RUN-1001 : 5485 luts, 1464 seqs, 63 mslices, 38 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7459 nets
RUN-1001 : 3796 nets have 2 pins
RUN-1001 : 2660 nets have [3 - 5] pins
RUN-1001 : 614 nets have [6 - 10] pins
RUN-1001 : 210 nets have [11 - 20] pins
RUN-1001 : 165 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7113 instances, 5485 luts, 1464 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 34448, tnet num: 7413, tinst num: 7113, tnode num: 39092, tedge num: 55974.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.768564s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (97.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.71889e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7113.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(674): len = 1.51295e+06, overlap = 78.75
PHY-3002 : Step(675): len = 1.32406e+06, overlap = 78.75
PHY-3002 : Step(676): len = 1.22425e+06, overlap = 78.75
PHY-3002 : Step(677): len = 1.1391e+06, overlap = 79.4688
PHY-3002 : Step(678): len = 1.04277e+06, overlap = 84.1875
PHY-3002 : Step(679): len = 1.0263e+06, overlap = 82.6563
PHY-3002 : Step(680): len = 1.01735e+06, overlap = 84.0938
PHY-3002 : Step(681): len = 975987, overlap = 106.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136211
PHY-3002 : Step(682): len = 1.03919e+06, overlap = 72.5625
PHY-3002 : Step(683): len = 973890, overlap = 76.8438
PHY-3002 : Step(684): len = 961129, overlap = 69.625
PHY-3002 : Step(685): len = 953426, overlap = 71.7188
PHY-3002 : Step(686): len = 947338, overlap = 62.3125
PHY-3002 : Step(687): len = 937869, overlap = 66.125
PHY-3002 : Step(688): len = 923732, overlap = 68.625
PHY-3002 : Step(689): len = 917391, overlap = 68.1875
PHY-3002 : Step(690): len = 912543, overlap = 66.2188
PHY-3002 : Step(691): len = 905841, overlap = 65.9688
PHY-3002 : Step(692): len = 899551, overlap = 68.6875
PHY-3002 : Step(693): len = 894553, overlap = 68.0625
PHY-3002 : Step(694): len = 887972, overlap = 63.5
PHY-3002 : Step(695): len = 882404, overlap = 63.625
PHY-3002 : Step(696): len = 876904, overlap = 65.9688
PHY-3002 : Step(697): len = 871485, overlap = 63.8438
PHY-3002 : Step(698): len = 866374, overlap = 63.375
PHY-3002 : Step(699): len = 861458, overlap = 56.6563
PHY-3002 : Step(700): len = 856482, overlap = 53.375
PHY-3002 : Step(701): len = 850977, overlap = 53.6563
PHY-3002 : Step(702): len = 845916, overlap = 47.8438
PHY-3002 : Step(703): len = 840799, overlap = 50.5
PHY-3002 : Step(704): len = 837279, overlap = 45.8125
PHY-3002 : Step(705): len = 831485, overlap = 46.0313
PHY-3002 : Step(706): len = 826868, overlap = 41.5
PHY-3002 : Step(707): len = 823173, overlap = 41.4063
PHY-3002 : Step(708): len = 818882, overlap = 43.8438
PHY-3002 : Step(709): len = 811479, overlap = 47.5938
PHY-3002 : Step(710): len = 807422, overlap = 41.2188
PHY-3002 : Step(711): len = 804844, overlap = 45.6563
PHY-3002 : Step(712): len = 798200, overlap = 43.3438
PHY-3002 : Step(713): len = 790428, overlap = 53.4375
PHY-3002 : Step(714): len = 787908, overlap = 46.5313
PHY-3002 : Step(715): len = 785335, overlap = 46.5313
PHY-3002 : Step(716): len = 782139, overlap = 55.5313
PHY-3002 : Step(717): len = 741466, overlap = 59.4063
PHY-3002 : Step(718): len = 738520, overlap = 57.875
PHY-3002 : Step(719): len = 736977, overlap = 51.875
PHY-3002 : Step(720): len = 731077, overlap = 49.75
PHY-3002 : Step(721): len = 728838, overlap = 43.3125
PHY-3002 : Step(722): len = 725871, overlap = 55.5625
PHY-3002 : Step(723): len = 724465, overlap = 46.9688
PHY-3002 : Step(724): len = 723049, overlap = 45.5938
PHY-3002 : Step(725): len = 719407, overlap = 50.375
PHY-3002 : Step(726): len = 716465, overlap = 58.25
PHY-3002 : Step(727): len = 713687, overlap = 48.9063
PHY-3002 : Step(728): len = 712417, overlap = 48.9688
PHY-3002 : Step(729): len = 707205, overlap = 46.375
PHY-3002 : Step(730): len = 701653, overlap = 54.0938
PHY-3002 : Step(731): len = 699540, overlap = 54.375
PHY-3002 : Step(732): len = 698046, overlap = 54.625
PHY-3002 : Step(733): len = 692247, overlap = 69.5938
PHY-3002 : Step(734): len = 688806, overlap = 66
PHY-3002 : Step(735): len = 687493, overlap = 57
PHY-3002 : Step(736): len = 684655, overlap = 56.9688
PHY-3002 : Step(737): len = 683393, overlap = 54.4688
PHY-3002 : Step(738): len = 681746, overlap = 48.5938
PHY-3002 : Step(739): len = 679043, overlap = 51.0313
PHY-3002 : Step(740): len = 676351, overlap = 63.875
PHY-3002 : Step(741): len = 673958, overlap = 68.7188
PHY-3002 : Step(742): len = 672209, overlap = 64.0938
PHY-3002 : Step(743): len = 669972, overlap = 57.6875
PHY-3002 : Step(744): len = 665134, overlap = 62.1875
PHY-3002 : Step(745): len = 661014, overlap = 57.4375
PHY-3002 : Step(746): len = 659234, overlap = 61.8438
PHY-3002 : Step(747): len = 657410, overlap = 56.875
PHY-3002 : Step(748): len = 656343, overlap = 59
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000272423
PHY-3002 : Step(749): len = 657030, overlap = 58.5
PHY-3002 : Step(750): len = 659790, overlap = 52.875
PHY-3002 : Step(751): len = 666210, overlap = 47.6563
PHY-3002 : Step(752): len = 667974, overlap = 47.0938
PHY-3002 : Step(753): len = 668809, overlap = 48.9375
PHY-3002 : Step(754): len = 670094, overlap = 45.0625
PHY-3002 : Step(755): len = 673207, overlap = 44.0313
PHY-3002 : Step(756): len = 674783, overlap = 38.6563
PHY-3002 : Step(757): len = 675774, overlap = 40.5625
PHY-3002 : Step(758): len = 676575, overlap = 39.875
PHY-3002 : Step(759): len = 679552, overlap = 49.7188
PHY-3002 : Step(760): len = 681684, overlap = 46.2813
PHY-3002 : Step(761): len = 682180, overlap = 40.8125
PHY-3002 : Step(762): len = 683010, overlap = 36.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000442494
PHY-3002 : Step(763): len = 683567, overlap = 36.0938
PHY-3002 : Step(764): len = 684828, overlap = 33.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022085s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (70.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.52662e+06, over cnt = 1291(3%), over = 1724, worst = 5
PHY-1002 : len = 1.53134e+06, over cnt = 1119(3%), over = 1419, worst = 5
PHY-1002 : len = 1.53679e+06, over cnt = 875(2%), over = 1090, worst = 5
PHY-1002 : len = 1.54626e+06, over cnt = 597(1%), over = 741, worst = 5
PHY-1002 : len = 1.55425e+06, over cnt = 435(1%), over = 545, worst = 5
PHY-1001 : End global iterations;  1.189165s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (136.7%)

PHY-1001 : Congestion index: top1 = 93.13, top5 = 84.38, top10 = 76.88, top15 = 68.75.
PHY-3001 : End congestion estimation;  1.718874s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (125.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.419669s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21728e-05
PHY-3002 : Step(765): len = 648314, overlap = 59
PHY-3002 : Step(766): len = 607606, overlap = 79.5938
PHY-3002 : Step(767): len = 580927, overlap = 94.5625
PHY-3002 : Step(768): len = 552990, overlap = 107.656
PHY-3002 : Step(769): len = 521813, overlap = 128.344
PHY-3002 : Step(770): len = 495307, overlap = 145.625
PHY-3002 : Step(771): len = 473427, overlap = 162.063
PHY-3002 : Step(772): len = 446312, overlap = 179.25
PHY-3002 : Step(773): len = 429842, overlap = 185.594
PHY-3002 : Step(774): len = 413705, overlap = 193.25
PHY-3002 : Step(775): len = 398092, overlap = 193.656
PHY-3002 : Step(776): len = 388707, overlap = 194.344
PHY-3002 : Step(777): len = 379686, overlap = 193.531
PHY-3002 : Step(778): len = 372721, overlap = 188.313
PHY-3002 : Step(779): len = 367816, overlap = 192.125
PHY-3002 : Step(780): len = 364180, overlap = 192.656
PHY-3002 : Step(781): len = 362077, overlap = 186.563
PHY-3002 : Step(782): len = 360542, overlap = 175.938
PHY-3002 : Step(783): len = 358905, overlap = 171.156
PHY-3002 : Step(784): len = 356577, overlap = 171.625
PHY-3002 : Step(785): len = 353773, overlap = 170.219
PHY-3002 : Step(786): len = 350308, overlap = 171.281
PHY-3002 : Step(787): len = 345755, overlap = 170.625
PHY-3002 : Step(788): len = 343553, overlap = 169.406
PHY-3002 : Step(789): len = 341037, overlap = 173
PHY-3002 : Step(790): len = 339932, overlap = 172.563
PHY-3002 : Step(791): len = 337051, overlap = 172.969
PHY-3002 : Step(792): len = 335326, overlap = 173.625
PHY-3002 : Step(793): len = 333060, overlap = 175.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43457e-05
PHY-3002 : Step(794): len = 342215, overlap = 163.625
PHY-3002 : Step(795): len = 358804, overlap = 137.594
PHY-3002 : Step(796): len = 359511, overlap = 133.594
PHY-3002 : Step(797): len = 361835, overlap = 128.719
PHY-3002 : Step(798): len = 366319, overlap = 121.844
PHY-3002 : Step(799): len = 370573, overlap = 113.563
PHY-3002 : Step(800): len = 375706, overlap = 102.031
PHY-3002 : Step(801): len = 378964, overlap = 96.875
PHY-3002 : Step(802): len = 379606, overlap = 93.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128691
PHY-3002 : Step(803): len = 400059, overlap = 68.3125
PHY-3002 : Step(804): len = 414286, overlap = 55.6563
PHY-3002 : Step(805): len = 420016, overlap = 50.875
PHY-3002 : Step(806): len = 425249, overlap = 43.9688
PHY-3002 : Step(807): len = 428111, overlap = 36.8438
PHY-3002 : Step(808): len = 429160, overlap = 32.5313
PHY-3002 : Step(809): len = 431041, overlap = 27.5313
PHY-3002 : Step(810): len = 430822, overlap = 29.625
PHY-3002 : Step(811): len = 430377, overlap = 30.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000257383
PHY-3002 : Step(812): len = 445594, overlap = 22.875
PHY-3002 : Step(813): len = 455367, overlap = 17.5313
PHY-3002 : Step(814): len = 463303, overlap = 17.9063
PHY-3002 : Step(815): len = 467281, overlap = 14.1563
PHY-3002 : Step(816): len = 472014, overlap = 12.3125
PHY-3002 : Step(817): len = 474854, overlap = 13.0625
PHY-3002 : Step(818): len = 478279, overlap = 12.7813
PHY-3002 : Step(819): len = 480051, overlap = 11.5625
PHY-3002 : Step(820): len = 477956, overlap = 12.6563
PHY-3002 : Step(821): len = 476057, overlap = 12.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000514765
PHY-3002 : Step(822): len = 488634, overlap = 6.65625
PHY-3002 : Step(823): len = 498003, overlap = 6.25
PHY-3002 : Step(824): len = 505863, overlap = 5.03125
PHY-3002 : Step(825): len = 511539, overlap = 3.8125
PHY-3002 : Step(826): len = 515941, overlap = 3.34375
PHY-3002 : Step(827): len = 519214, overlap = 2.59375
PHY-3002 : Step(828): len = 519729, overlap = 2.75
PHY-3002 : Step(829): len = 519582, overlap = 2.40625
PHY-3002 : Step(830): len = 518844, overlap = 2.15625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00102953
PHY-3002 : Step(831): len = 528827, overlap = 2.65625
PHY-3002 : Step(832): len = 534564, overlap = 1.78125
PHY-3002 : Step(833): len = 538996, overlap = 1.71875
PHY-3002 : Step(834): len = 544610, overlap = 1.71875
PHY-3002 : Step(835): len = 545996, overlap = 1.78125
PHY-3002 : Step(836): len = 546733, overlap = 2.09375
PHY-3002 : Step(837): len = 546297, overlap = 2.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00205906
PHY-3002 : Step(838): len = 553573, overlap = 1.875
PHY-3002 : Step(839): len = 557755, overlap = 0.8125
PHY-3002 : Step(840): len = 560777, overlap = 0.25
PHY-3002 : Step(841): len = 568384, overlap = 0.125
PHY-3002 : Step(842): len = 569584, overlap = 0
PHY-3002 : Step(843): len = 569626, overlap = 0
PHY-3002 : Step(844): len = 568729, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.47027e+06, over cnt = 375(1%), over = 472, worst = 4
PHY-1002 : len = 1.47231e+06, over cnt = 260(0%), over = 311, worst = 4
PHY-1002 : len = 1.4728e+06, over cnt = 157(0%), over = 186, worst = 3
PHY-1002 : len = 1.47292e+06, over cnt = 114(0%), over = 132, worst = 3
PHY-1002 : len = 1.47262e+06, over cnt = 83(0%), over = 98, worst = 3
PHY-1001 : End global iterations;  0.917846s wall, 1.468750s user + 0.062500s system = 1.531250s CPU (166.8%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 48.13, top10 = 43.13, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.487147s wall, 2.031250s user + 0.062500s system = 2.093750s CPU (140.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.452101s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00110744
PHY-3002 : Step(845): len = 564272, overlap = 8.4375
PHY-3002 : Step(846): len = 551846, overlap = 6.75
PHY-3002 : Step(847): len = 541769, overlap = 6.625
PHY-3002 : Step(848): len = 531317, overlap = 8.28125
PHY-3002 : Step(849): len = 523967, overlap = 9.125
PHY-3002 : Step(850): len = 518331, overlap = 8.15625
PHY-3002 : Step(851): len = 512204, overlap = 8.8125
PHY-3002 : Step(852): len = 505822, overlap = 9.9375
PHY-3002 : Step(853): len = 501044, overlap = 9.59375
PHY-3002 : Step(854): len = 497380, overlap = 10.2188
PHY-3002 : Step(855): len = 494356, overlap = 10.1563
PHY-3002 : Step(856): len = 491984, overlap = 11.5313
PHY-3002 : Step(857): len = 490896, overlap = 11.8125
PHY-3002 : Step(858): len = 490004, overlap = 11.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00221487
PHY-3002 : Step(859): len = 497124, overlap = 9.3125
PHY-3002 : Step(860): len = 502425, overlap = 8.5
PHY-3002 : Step(861): len = 506089, overlap = 7.78125
PHY-3002 : Step(862): len = 509223, overlap = 8.125
PHY-3002 : Step(863): len = 512205, overlap = 6.03125
PHY-3002 : Step(864): len = 513609, overlap = 6.03125
PHY-3002 : Step(865): len = 515289, overlap = 4.65625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00442975
PHY-3002 : Step(866): len = 519478, overlap = 4.25
PHY-3002 : Step(867): len = 523416, overlap = 3.21875
PHY-3002 : Step(868): len = 526367, overlap = 3.6875
PHY-3002 : Step(869): len = 529857, overlap = 3
PHY-3002 : Step(870): len = 532298, overlap = 3.25
PHY-3002 : Step(871): len = 533522, overlap = 2.84375
PHY-3002 : Step(872): len = 535559, overlap = 3.46875
PHY-3002 : Step(873): len = 538821, overlap = 3.125
PHY-3002 : Step(874): len = 539527, overlap = 3.6875
PHY-3002 : Step(875): len = 540194, overlap = 2.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00836332
PHY-3002 : Step(876): len = 542278, overlap = 3.78125
PHY-3002 : Step(877): len = 544185, overlap = 2.84375
PHY-3002 : Step(878): len = 546554, overlap = 3.28125
PHY-3002 : Step(879): len = 549546, overlap = 2.15625
PHY-3002 : Step(880): len = 550899, overlap = 3.0625
PHY-3002 : Step(881): len = 552844, overlap = 2.84375
PHY-3002 : Step(882): len = 554748, overlap = 3.34375
PHY-3002 : Step(883): len = 555559, overlap = 3
PHY-3002 : Step(884): len = 557036, overlap = 3.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0145379
PHY-3002 : Step(885): len = 557770, overlap = 2.75
PHY-3002 : Step(886): len = 559911, overlap = 2.59375
PHY-3002 : Step(887): len = 562093, overlap = 2.1875
PHY-3002 : Step(888): len = 563081, overlap = 2.65625
PHY-3002 : Step(889): len = 564056, overlap = 2.625
PHY-3002 : Step(890): len = 565519, overlap = 2.625
PHY-3002 : Step(891): len = 566703, overlap = 2.375
PHY-3002 : Step(892): len = 567875, overlap = 2.59375
PHY-3002 : Step(893): len = 568869, overlap = 2.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0245635
PHY-3002 : Step(894): len = 569362, overlap = 2.4375
PHY-3002 : Step(895): len = 570738, overlap = 2.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 74.59 peak overflow 1.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.47641e+06, over cnt = 259(0%), over = 316, worst = 3
PHY-1002 : len = 1.47741e+06, over cnt = 172(0%), over = 195, worst = 2
PHY-1002 : len = 1.4763e+06, over cnt = 93(0%), over = 106, worst = 2
PHY-1002 : len = 1.47623e+06, over cnt = 76(0%), over = 86, worst = 2
PHY-1002 : len = 1.4757e+06, over cnt = 58(0%), over = 65, worst = 2
PHY-1001 : End global iterations;  0.930126s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (171.3%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.00, top10 = 44.38, top15 = 40.00.
PHY-1001 : End incremental global routing;  1.461810s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (144.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412906s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (102.2%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7065 has valid locations, 159 needs to be replaced
PHY-3001 : design contains 7252 instances, 5499 luts, 1589 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 588056
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37568e+06, over cnt = 303(0%), over = 372, worst = 3
PHY-1002 : len = 1.37687e+06, over cnt = 193(0%), over = 222, worst = 3
PHY-1002 : len = 1.37696e+06, over cnt = 108(0%), over = 119, worst = 2
PHY-1002 : len = 1.37603e+06, over cnt = 61(0%), over = 68, worst = 2
PHY-1002 : len = 1.37536e+06, over cnt = 48(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  0.918016s wall, 1.687500s user + 0.062500s system = 1.750000s CPU (190.6%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 48.75, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.991765s wall, 2.812500s user + 0.078125s system = 2.890625s CPU (145.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.483305s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(896): len = 587570, overlap = 0
PHY-3002 : Step(897): len = 587570, overlap = 0
PHY-3002 : Step(898): len = 587300, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3755e+06, over cnt = 88(0%), over = 96, worst = 3
PHY-1002 : len = 1.37548e+06, over cnt = 64(0%), over = 70, worst = 2
PHY-1002 : len = 1.37522e+06, over cnt = 48(0%), over = 53, worst = 2
PHY-1002 : len = 1.37475e+06, over cnt = 36(0%), over = 41, worst = 2
PHY-1002 : len = 1.37465e+06, over cnt = 33(0%), over = 38, worst = 2
PHY-1001 : End global iterations;  0.566092s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (118.7%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 49.38, top10 = 43.13, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.237904s wall, 1.296875s user + 0.109375s system = 1.406250s CPU (113.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434098s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00737408
PHY-3002 : Step(899): len = 587369, overlap = 2.25
PHY-3002 : Step(900): len = 587369, overlap = 2.25
PHY-3001 : Final: Len = 587369, Over = 2.25
PHY-3001 : End incremental placement;  4.559401s wall, 5.390625s user + 0.312500s system = 5.703125s CPU (125.1%)

OPT-1001 : End high-fanout net optimization;  7.005726s wall, 8.468750s user + 0.343750s system = 8.812500s CPU (125.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37661e+06, over cnt = 291(0%), over = 354, worst = 3
PHY-1002 : len = 1.37781e+06, over cnt = 185(0%), over = 211, worst = 3
PHY-1002 : len = 1.37718e+06, over cnt = 108(0%), over = 121, worst = 3
PHY-1002 : len = 1.37646e+06, over cnt = 72(0%), over = 81, worst = 2
PHY-1002 : len = 1.37626e+06, over cnt = 68(0%), over = 77, worst = 2
PHY-1001 : End global iterations;  0.949299s wall, 1.625000s user + 0.062500s system = 1.687500s CPU (177.8%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 48.13, top10 = 43.13, top15 = 40.63.
OPT-1001 : End congestion update;  1.520658s wall, 2.187500s user + 0.078125s system = 2.265625s CPU (149.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.353502s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (106.1%)

OPT-1001 : Start: WNS 415 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1165 TNS 0 NUM_FEPS 0 with 9 cells processed and 3898 slack improved
OPT-1001 : Iter 2: improved WNS 1685 TNS 0 NUM_FEPS 0 with 14 cells processed and 7866 slack improved
OPT-1001 : Iter 3: improved WNS 1944 TNS 0 NUM_FEPS 0 with 14 cells processed and 7966 slack improved
OPT-1001 : Iter 4: improved WNS 2127 TNS 0 NUM_FEPS 0 with 13 cells processed and 6400 slack improved
OPT-1001 : Iter 5: improved WNS 2328 TNS 0 NUM_FEPS 0 with 24 cells processed and 10326 slack improved
OPT-1001 : Iter 6: improved WNS 2603 TNS 0 NUM_FEPS 0 with 13 cells processed and 2382 slack improved
OPT-1001 : Iter 7: improved WNS 2803 TNS 0 NUM_FEPS 0 with 13 cells processed and 5200 slack improved
OPT-1001 : Iter 8: improved WNS 2803 TNS 0 NUM_FEPS 0 with 6 cells processed and 2642 slack improved
OPT-1001 : End global optimization;  3.601738s wall, 4.390625s user + 0.156250s system = 4.546875s CPU (126.2%)

OPT-1001 : End physical optimization;  10.616638s wall, 12.984375s user + 0.500000s system = 13.484375s CPU (127.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5499 LUT to BLE ...
SYN-4008 : Packed 5499 LUT and 618 SEQ to BLE.
SYN-4003 : Packing 971 remaining SEQ's ...
SYN-4005 : Packed 939 SEQ with LUT/SLICE
SYN-4006 : 3942 single LUT's are left
SYN-4006 : 32 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5531/5697 primitive instances ...
PHY-3001 : End packing;  1.043521s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (100.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3442 instances
RUN-1001 : 1689 mslices, 1688 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7160 nets
RUN-1001 : 2834 nets have 2 pins
RUN-1001 : 3036 nets have [3 - 5] pins
RUN-1001 : 736 nets have [6 - 10] pins
RUN-1001 : 286 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3440 instances, 3377 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 622058, Over = 27.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44101e+06, over cnt = 279(0%), over = 333, worst = 4
PHY-1002 : len = 1.44201e+06, over cnt = 173(0%), over = 203, worst = 4
PHY-1002 : len = 1.44177e+06, over cnt = 124(0%), over = 142, worst = 4
PHY-1002 : len = 1.44162e+06, over cnt = 95(0%), over = 108, worst = 4
PHY-1002 : len = 1.44022e+06, over cnt = 75(0%), over = 85, worst = 4
PHY-1001 : End global iterations;  0.937315s wall, 1.421875s user + 0.062500s system = 1.484375s CPU (158.4%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.88, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.571513s wall, 3.109375s user + 0.062500s system = 3.171875s CPU (123.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.460326s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000249722
PHY-3002 : Step(901): len = 602600, overlap = 25
PHY-3002 : Step(902): len = 591913, overlap = 26
PHY-3002 : Step(903): len = 584885, overlap = 28.25
PHY-3002 : Step(904): len = 577358, overlap = 32.5
PHY-3002 : Step(905): len = 571720, overlap = 31
PHY-3002 : Step(906): len = 566232, overlap = 32
PHY-3002 : Step(907): len = 560300, overlap = 42.5
PHY-3002 : Step(908): len = 556166, overlap = 45
PHY-3002 : Step(909): len = 551599, overlap = 48
PHY-3002 : Step(910): len = 546757, overlap = 53.5
PHY-3002 : Step(911): len = 543923, overlap = 53.5
PHY-3002 : Step(912): len = 540787, overlap = 56
PHY-3002 : Step(913): len = 536150, overlap = 55
PHY-3002 : Step(914): len = 533768, overlap = 56.25
PHY-3002 : Step(915): len = 532112, overlap = 58.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000499443
PHY-3002 : Step(916): len = 544542, overlap = 44.5
PHY-3002 : Step(917): len = 549378, overlap = 40.75
PHY-3002 : Step(918): len = 553422, overlap = 36
PHY-3002 : Step(919): len = 558215, overlap = 32
PHY-3002 : Step(920): len = 562884, overlap = 28
PHY-3002 : Step(921): len = 567407, overlap = 26.5
PHY-3002 : Step(922): len = 572696, overlap = 25.5
PHY-3002 : Step(923): len = 576824, overlap = 26.25
PHY-3002 : Step(924): len = 578880, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000990771
PHY-3002 : Step(925): len = 587808, overlap = 20
PHY-3002 : Step(926): len = 591501, overlap = 18.75
PHY-3002 : Step(927): len = 595727, overlap = 16.25
PHY-3002 : Step(928): len = 600113, overlap = 16.5
PHY-3002 : Step(929): len = 603705, overlap = 17.25
PHY-3002 : Step(930): len = 606763, overlap = 16.5
PHY-3002 : Step(931): len = 609564, overlap = 14
PHY-3002 : Step(932): len = 611840, overlap = 14
PHY-3002 : Step(933): len = 614449, overlap = 12.75
PHY-3002 : Step(934): len = 617163, overlap = 13.75
PHY-3002 : Step(935): len = 618106, overlap = 13.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00192657
PHY-3002 : Step(936): len = 624276, overlap = 12.5
PHY-3002 : Step(937): len = 626961, overlap = 9.75
PHY-3002 : Step(938): len = 629905, overlap = 9.25
PHY-3002 : Step(939): len = 632788, overlap = 9.75
PHY-3002 : Step(940): len = 636063, overlap = 9.5
PHY-3002 : Step(941): len = 637453, overlap = 8.25
PHY-3002 : Step(942): len = 638573, overlap = 8.75
PHY-3002 : Step(943): len = 641156, overlap = 7
PHY-3002 : Step(944): len = 642739, overlap = 7.5
PHY-3002 : Step(945): len = 643100, overlap = 7.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00373518
PHY-3002 : Step(946): len = 648139, overlap = 6.25
PHY-3002 : Step(947): len = 649558, overlap = 8
PHY-3002 : Step(948): len = 651494, overlap = 7.75
PHY-3002 : Step(949): len = 653431, overlap = 8.25
PHY-3002 : Step(950): len = 654873, overlap = 9
PHY-3002 : Step(951): len = 656418, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00637903
PHY-3002 : Step(952): len = 658335, overlap = 7.75
PHY-3002 : Step(953): len = 660511, overlap = 7.5
PHY-3002 : Step(954): len = 662206, overlap = 7.25
PHY-3002 : Step(955): len = 663289, overlap = 7.5
PHY-3002 : Step(956): len = 664616, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.026386s wall, 2.328125s user + 1.968750s system = 4.296875s CPU (142.0%)

PHY-3001 : Trial Legalized: Len = 675479
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.57162e+06, over cnt = 284(0%), over = 324, worst = 3
PHY-1002 : len = 1.57235e+06, over cnt = 187(0%), over = 205, worst = 3
PHY-1002 : len = 1.57116e+06, over cnt = 119(0%), over = 135, worst = 3
PHY-1002 : len = 1.57056e+06, over cnt = 82(0%), over = 95, worst = 3
PHY-1002 : len = 1.56938e+06, over cnt = 55(0%), over = 65, worst = 3
PHY-1001 : End global iterations;  0.982907s wall, 1.703125s user + 0.078125s system = 1.781250s CPU (181.2%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 55.00, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.619202s wall, 2.343750s user + 0.093750s system = 2.437500s CPU (150.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.462408s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (114.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000560886
PHY-3002 : Step(957): len = 648795, overlap = 5.25
PHY-3002 : Step(958): len = 638510, overlap = 8
PHY-3002 : Step(959): len = 628727, overlap = 9.5
PHY-3002 : Step(960): len = 622147, overlap = 13.5
PHY-3002 : Step(961): len = 615531, overlap = 12.75
PHY-3002 : Step(962): len = 611016, overlap = 12.75
PHY-3002 : Step(963): len = 606950, overlap = 12.75
PHY-3002 : Step(964): len = 603636, overlap = 13.75
PHY-3002 : Step(965): len = 599664, overlap = 16.25
PHY-3002 : Step(966): len = 596884, overlap = 16.5
PHY-3002 : Step(967): len = 595218, overlap = 17.5
PHY-3002 : Step(968): len = 593078, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034182s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.4%)

PHY-3001 : Legalized: Len = 600146, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018572s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.1%)

PHY-3001 : 11 instances has been re-located, deltaX = 0, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 600326, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42418e+06, over cnt = 313(0%), over = 358, worst = 3
PHY-1002 : len = 1.4249e+06, over cnt = 207(0%), over = 232, worst = 2
PHY-1002 : len = 1.42326e+06, over cnt = 129(0%), over = 143, worst = 2
PHY-1002 : len = 1.42007e+06, over cnt = 88(0%), over = 96, worst = 2
PHY-1002 : len = 1.41669e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  0.999454s wall, 1.562500s user + 0.093750s system = 1.656250s CPU (165.7%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.13, top10 = 50.63, top15 = 45.00.
PHY-1001 : End incremental global routing;  1.616415s wall, 2.203125s user + 0.109375s system = 2.312500s CPU (143.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.474695s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (111.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3411 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 601283
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42513e+06, over cnt = 312(0%), over = 357, worst = 3
PHY-1002 : len = 1.42587e+06, over cnt = 205(0%), over = 230, worst = 2
PHY-1002 : len = 1.42432e+06, over cnt = 128(0%), over = 142, worst = 2
PHY-1002 : len = 1.42113e+06, over cnt = 87(0%), over = 95, worst = 2
PHY-1002 : len = 1.41781e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  0.947222s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (166.6%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 58.13, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  2.508182s wall, 3.140625s user + 0.062500s system = 3.203125s CPU (127.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.449389s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(969): len = 600933, overlap = 0
PHY-3002 : Step(970): len = 600933, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41636e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1002 : len = 1.41641e+06, over cnt = 41(0%), over = 48, worst = 2
PHY-1002 : len = 1.41639e+06, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 1.41642e+06, over cnt = 37(0%), over = 44, worst = 2
PHY-1002 : len = 1.41642e+06, over cnt = 37(0%), over = 44, worst = 2
PHY-1001 : End global iterations;  0.569129s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (98.8%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.13, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.166876s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (103.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.544138s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000549571
PHY-3002 : Step(971): len = 601067, overlap = 0
PHY-3002 : Step(972): len = 601067, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008864s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 601059, Over = 0
PHY-3001 : End spreading;  0.017230s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.7%)

PHY-3001 : Final: Len = 601059, Over = 0
PHY-3001 : End incremental placement;  5.033195s wall, 5.890625s user + 0.234375s system = 6.125000s CPU (121.7%)

OPT-1001 : End high-fanout net optimization;  8.105605s wall, 9.625000s user + 0.343750s system = 9.968750s CPU (123.0%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42342e+06, over cnt = 307(0%), over = 352, worst = 3
PHY-1002 : len = 1.42402e+06, over cnt = 220(0%), over = 248, worst = 3
PHY-1002 : len = 1.42272e+06, over cnt = 124(0%), over = 138, worst = 3
PHY-1002 : len = 1.42093e+06, over cnt = 87(0%), over = 95, worst = 2
PHY-1002 : len = 1.41722e+06, over cnt = 46(0%), over = 52, worst = 2
PHY-1001 : End global iterations;  0.995468s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (144.4%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 58.75, top10 = 50.00, top15 = 45.63.
OPT-1001 : End congestion update;  1.592680s wall, 2.015625s user + 0.046875s system = 2.062500s CPU (129.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.387268s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (108.9%)

OPT-1001 : Start: WNS 1369 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 602871, Over = 0
PHY-3001 : End spreading;  0.016824s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.9%)

PHY-3001 : Final: Len = 602871, Over = 0
PHY-3001 : End incremental legalization;  0.177976s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (140.5%)

OPT-1001 : Iter 1: improved WNS 1888 TNS 0 NUM_FEPS 0 with 9 cells processed and 631 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 606353, Over = 0
PHY-3001 : End spreading;  0.017922s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.2%)

PHY-3001 : Final: Len = 606353, Over = 0
PHY-3001 : End incremental legalization;  0.178766s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (113.6%)

OPT-1001 : Iter 2: improved WNS 2157 TNS 0 NUM_FEPS 0 with 10 cells processed and 4801 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 607987, Over = 0
PHY-3001 : End spreading;  0.018496s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.5%)

PHY-3001 : Final: Len = 607987, Over = 0
PHY-3001 : End incremental legalization;  0.182059s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.0%)

OPT-1001 : Iter 3: improved WNS 2432 TNS 0 NUM_FEPS 0 with 11 cells processed and 2617 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 611245, Over = 0
PHY-3001 : End spreading;  0.019154s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.6%)

PHY-3001 : Final: Len = 611245, Over = 0
PHY-3001 : End incremental legalization;  0.175126s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (187.4%)

OPT-1001 : Iter 4: improved WNS 2685 TNS 0 NUM_FEPS 0 with 9 cells processed and 2404 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 613845, Over = 0
PHY-3001 : End spreading;  0.017452s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (179.1%)

PHY-3001 : Final: Len = 613845, Over = 0
PHY-3001 : End incremental legalization;  0.332462s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (108.1%)

OPT-1001 : Iter 5: improved WNS 2957 TNS 0 NUM_FEPS 0 with 13 cells processed and 3754 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 618333, Over = 0
PHY-3001 : End spreading;  0.017204s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.8%)

PHY-3001 : Final: Len = 618333, Over = 0
PHY-3001 : End incremental legalization;  0.175421s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (106.9%)

OPT-1001 : Iter 6: improved WNS 3065 TNS 0 NUM_FEPS 0 with 20 cells processed and 4579 slack improved
OPT-1001 : End path based optimization;  11.186726s wall, 11.953125s user + 0.187500s system = 12.140625s CPU (108.5%)

OPT-1001 : End physical optimization;  19.297685s wall, 21.671875s user + 0.531250s system = 22.203125s CPU (115.1%)

RUN-1003 : finish command "place" in  60.211901s wall, 94.328125s user + 11.171875s system = 105.500000s CPU (175.2%)

RUN-1004 : used memory is 1068 MB, reserved memory is 1075 MB, peak memory is 1678 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Utilization Statistics
#lut                     6339   out of  19600   32.34%
#reg                     1595   out of  19600    8.14%
#le                      6371
  #lut only              4776   out of   6371   74.96%
  #reg only                32   out of   6371    0.50%
  #lut&reg               1563   out of   6371   24.53%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6371  |6250   |89     |1601   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3448 instances
RUN-1001 : 1695 mslices, 1688 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7166 nets
RUN-1001 : 2834 nets have 2 pins
RUN-1001 : 3035 nets have [3 - 5] pins
RUN-1001 : 740 nets have [6 - 10] pins
RUN-1001 : 290 nets have [11 - 20] pins
RUN-1001 : 265 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45145e+06, over cnt = 308(0%), over = 347, worst = 3
PHY-1002 : len = 1.45221e+06, over cnt = 216(0%), over = 238, worst = 2
PHY-1002 : len = 1.44985e+06, over cnt = 130(0%), over = 146, worst = 2
PHY-1002 : len = 1.44734e+06, over cnt = 82(0%), over = 94, worst = 2
PHY-1002 : len = 1.41085e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.962256s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (178.6%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.13, top10 = 50.00, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 649 to 5
PHY-1001 : End pin swap;  0.343400s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.1%)

PHY-1001 : End global routing;  3.365207s wall, 4.109375s user + 0.031250s system = 4.140625s CPU (123.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 88600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.119306s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (117.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 105784, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.731386s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (100.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.009424s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.006655s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (469.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.006548s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (238.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.009727s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 105736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.008578s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.12277e+06, over cnt = 706(0%), over = 712, worst = 2
PHY-1001 : End Routed; 34.988163s wall, 53.812500s user + 0.906250s system = 54.718750s CPU (156.4%)

PHY-1001 : Update timing.....
PHY-1001 : 3042/7017(43%) critical/total net(s), WNS -3.720ns, TNS -1225.073ns, False end point 640.
PHY-1001 : End update timing;  1.765630s wall, 1.843750s user + 0.093750s system = 1.937500s CPU (109.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.12959e+06, over cnt = 269(0%), over = 269, worst = 1
PHY-1001 : End DR Iter 1; 1.406485s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (146.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.13187e+06, over cnt = 36(0%), over = 36, worst = 1
PHY-1001 : End DR Iter 2; 0.618862s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (131.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.1323e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.120163s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.13233e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.13233e+06
PHY-1001 : End DR Iter 4; 0.075739s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (123.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  43.948779s wall, 63.781250s user + 1.203125s system = 64.984375s CPU (147.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  47.705670s wall, 68.328125s user + 1.265625s system = 69.593750s CPU (145.9%)

RUN-1004 : used memory is 1168 MB, reserved memory is 1173 MB, peak memory is 1678 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Utilization Statistics
#lut                     6339   out of  19600   32.34%
#reg                     1595   out of  19600    8.14%
#le                      6371
  #lut only              4776   out of   6371   74.96%
  #reg only                32   out of   6371    0.50%
  #lut&reg               1563   out of   6371   24.53%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6371  |6250   |89     |1601   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2809  
    #2         2       1846  
    #3         3       741   
    #4         4       448   
    #5        5-10     794   
    #6       11-50     482   
    #7       51-100     16   
  Average     3.86           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  2.837352s wall, 2.765625s user + 0.171875s system = 2.937500s CPU (103.5%)

RUN-1004 : used memory is 1167 MB, reserved memory is 1172 MB, peak memory is 1678 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 36050, tnet num: 7120, tinst num: 3446, tnode num: 40624, tedge num: 61021.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.135249s wall, 2.171875s user + 0.125000s system = 2.296875s CPU (107.6%)

RUN-1004 : used memory is 1531 MB, reserved memory is 1540 MB, peak memory is 1678 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3448
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7166, pip num: 88909
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2828 valid insts, and 233930 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  12.770639s wall, 90.046875s user + 0.375000s system = 90.421875s CPU (708.0%)

RUN-1004 : used memory is 1631 MB, reserved memory is 1641 MB, peak memory is 1746 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.472017s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (104.0%)

RUN-1004 : used memory is 1731 MB, reserved memory is 1744 MB, peak memory is 1746 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.142331s wall, 0.265625s user + 0.171875s system = 0.437500s CPU (6.1%)

RUN-1004 : used memory is 1761 MB, reserved memory is 1775 MB, peak memory is 1761 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.112912s wall, 1.937500s user + 0.171875s system = 2.109375s CPU (23.1%)

RUN-1004 : used memory is 1707 MB, reserved memory is 1720 MB, peak memory is 1761 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
