using System;

namespace WebAssemblyInfo
{
    enum MTOpcode : Int32
    {
        Memory_Atomic_Notify = 0x00,
        Memory_Atomic_Wait32 = 0x01,
        Memory_Atomic_Wait64 = 0x02,
        Atomic_Fence = 0x03,
        I32_Atomic_Load = 0x10,
        I64_Atomic_Load = 0x11,
        I32_Atomic_Load8_u = 0x12,
        I32_Atomic_Load16_u = 0x13,
        I64_Atomic_Load8_u = 0x14,
        I64_Atomic_Load16_u = 0x15,
        I64_Atomic_Load32_u = 0x16,
        I32_Atomic_Store = 0x17,
        I64_Atomic_Store = 0x18,
        I32_Atomic_Store8 = 0x19,
        I32_Atomic_Store16 = 0x1a,
        I64_Atomic_Store8 = 0x1b,
        I64_Atomic_Store16 = 0x1c,
        I64_Atomic_Store32 = 0x1d,
        I32_Atomic_Rmw_Add = 0x1e,
        I64_Atomic_Rmw_Add = 0x1f,
        I32_Atomic_Rmw8_Add_U = 0x20,
        I32_Atomic_Rmw16_Add_U = 0x21,
        I64_Atomic_Rmw8_Add_U = 0x22,
        I64_Atomic_Rmw16_Add_U = 0x23,
        I64_Atomic_Rmw32_Add_U = 0x24,
        I32_Atomic_Rmw_Sub = 0x25,
        I64_Atomic_Rmw_Sub = 0x26,
        I32_Atomic_Rmw8_Sub_U = 0x27,
        I32_Atomic_Rmw16_Sub_U = 0x28,
        I64_Atomic_Rmw8_Sub_U = 0x29,
        I64_Atomic_Rmw16_Sub_U = 0x2a,
        I64_Atomic_Rmw32_Sub_U = 0x2b,
        I32_Atomic_Rmw_And = 0x2c,
        I64_Atomic_Rmw_And = 0x2d,
        I32_Atomic_Rmw8_And_U = 0x2e,
        I32_Atomic_Rmw16_And_U = 0x2f,
        I64_Atomic_Rmw8_And_U = 0x30,
        I64_Atomic_Rmw16_And_U = 0x31,
        I64_Atomic_Rmw32_And_U = 0x32,
        I32_Atomic_Rmw_Or = 0x33,
        I64_Atomic_Rmw_Or = 0x34,
        I32_Atomic_Rmw8_Or_U = 0x35,
        I32_Atomic_Rmw16_Or_U = 0x36,
        I64_Atomic_Rmw8_Or_U = 0x37,
        I64_Atomic_Rmw16_Or_U = 0x38,
        I64_Atomic_Rmw32_Or_U = 0x39,
        I32_Atomic_Rmw_Xor = 0x3a,
        I64_Atomic_Rmw_Xor = 0x3b,
        I32_Atomic_Rmw8_Xor_U = 0x3c,
        I32_Atomic_Rmw16_Xor_U = 0x3d,
        I64_Atomic_Rmw8_Xor_U = 0x3e,
        I64_Atomic_Rmw16_Xor_U = 0x3f,
        I64_Atomic_Rmw32_Xor_U = 0x40,
        I32_Atomic_Rmw_Xchg = 0x41,
        I64_Atomic_Rmw_Xchg = 0x42,
        I32_Atomic_Rmw8_Xchg_U = 0x43,
        I32_Atomic_Rmw16_Xchg_U = 0x44,
        I64_Atomic_Rmw8_Xchg_U = 0x45,
        I64_Atomic_Rmw16_Xchg_U = 0x46,
        I64_Atomic_Rmw32_Xchg_U = 0x47,
        I32_Atomic_Rmw_CmpXchg = 0x48,
        I64_Atomic_Rmw_CmpXchg = 0x49,
        I32_Atomic_Rmw8_CmpXchg_U = 0x4a,
        I32_Atomic_Rmw16_CmpXchg_U = 0x4b,
        I64_Atomic_Rmw8_CmpXchg_U = 0x4c,
        I64_Atomic_Rmw16_CmpXchg_U = 0x4d,
        I64_Atomic_Rmw32_CmpXchg_U = 0x4e,
    }
}
