

================================================================
== Vivado HLS Report for 'lshiftWordByOctet'
================================================================
* Date:           Mon Mar  1 13:03:37 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.883|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.88>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ls_writeRemainder_1_s = load i1* @ls_writeRemainder_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:567]   --->   Operation 3 'load' 'ls_writeRemainder_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @prevWord_data_V_11, align 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:569]   --->   Operation 4 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_30 = load i64* @prevWord_keep_V_10, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:571]   --->   Operation 5 'load' 'p_Val2_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %ls_writeRemainder_1_s, label %0, label %1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:567]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @tx_rethMerge2rethShi_3, i64* @tx_rethMerge2rethShi_5, i1* @tx_rethMerge2rethShi_6, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:578]   --->   Operation 7 'nbreadreq' 'tmp' <Predicate = (!ls_writeRemainder_1_s)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %._crit_edge80.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:578]   --->   Operation 8 'br' <Predicate = (!ls_writeRemainder_1_s)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rethMerge2rethShi_3, i64* @tx_rethMerge2rethShi_5, i1* @tx_rethMerge2rethShi_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:580]   --->   Operation 9 'read' 'empty' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:580]   --->   Operation 10 'extractvalue' 'tmp_data_V' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:580]   --->   Operation 11 'extractvalue' 'tmp_keep_V' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:580]   --->   Operation 12 'extractvalue' 'tmp_last_V' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ls_firstWord_1_load = load i1* @ls_firstWord_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:589]   --->   Operation 13 'load' 'ls_firstWord_1_load' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node sendWord_data_V)   --->   "%trunc_ln647 = trunc i512 %tmp_data_V to i384" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:592]   --->   Operation 14 'trunc' 'trunc_ln647' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node sendWord_data_V)   --->   "%p_Result_33 = shl i512 %tmp_data_V, 128" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:592]   --->   Operation 15 'shl' 'p_Result_33' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln647_10 = trunc i64 %tmp_keep_V to i48" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:594]   --->   Operation 16 'trunc' 'trunc_ln647_10' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_34 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %trunc_ln647_10, i16 -1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:594]   --->   Operation 17 'bitconcatenate' 'p_Result_34' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_56_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_keep_V, i32 48, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:595]   --->   Operation 18 'partselect' 'p_Result_56_i' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sendWord_data_V)   --->   "%p_Result_57_i = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_Val2_s, i32 384, i32 511) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:599]   --->   Operation 19 'partselect' 'p_Result_57_i' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node sendWord_data_V)   --->   "%p_Result_35 = call i512 @_ssdm_op_BitConcatenate.i512.i384.i128(i384 %trunc_ln647, i128 %p_Result_57_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:600]   --->   Operation 20 'bitconcatenate' 'p_Result_35' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_60_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_30, i32 48, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:602]   --->   Operation 21 'partselect' 'p_Result_60_i' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_36 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %trunc_ln647_10, i16 %p_Result_60_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:603]   --->   Operation 22 'bitconcatenate' 'p_Result_36' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%sendWord_keep_V = select i1 %ls_firstWord_1_load, i64 %p_Result_34, i64 %p_Result_36" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:589]   --->   Operation 23 'select' 'sendWord_keep_V' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.61ns) (out node of the LUT)   --->   "%sendWord_data_V = select i1 %ls_firstWord_1_load, i512 %p_Result_33, i512 %p_Result_35" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:589]   --->   Operation 24 'select' 'sendWord_data_V' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.10ns)   --->   "%sendWord_last_V = icmp eq i16 %p_Result_56_i, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:595]   --->   Operation 25 'icmp' 'sendWord_last_V' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "store i512 %tmp_data_V, i512* @prevWord_data_V_11, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:610]   --->   Operation 26 'store' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "store i64 %tmp_keep_V, i64* @prevWord_keep_V_10, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:610]   --->   Operation 27 'store' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "br i1 %tmp_last_V, label %2, label %mergeST.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:612]   --->   Operation 28 'br' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.65>
ST_1 : Operation 29 [1/1] (0.28ns)   --->   "%xor_ln761 = xor i1 %sendWord_last_V, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:615]   --->   Operation 29 'xor' 'xor_ln761' <Predicate = (!ls_writeRemainder_1_s & tmp & tmp_last_V)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.65ns)   --->   "store i1 %xor_ln761, i1* @ls_writeRemainder_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:615]   --->   Operation 30 'store' <Predicate = (!ls_writeRemainder_1_s & tmp & tmp_last_V)> <Delay = 0.65>
ST_1 : Operation 31 [1/1] (0.65ns)   --->   "br label %mergeST.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:616]   --->   Operation 31 'br' <Predicate = (!ls_writeRemainder_1_s & tmp & tmp_last_V)> <Delay = 0.65>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ls_firstWord_7_new_0 = phi i1 [ true, %2 ], [ false, %_ifconv ]"   --->   Operation 32 'phi' 'ls_firstWord_7_new_0' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i1 %ls_firstWord_7_new_0, i1* @ls_firstWord_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:611]   --->   Operation 33 'store' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_i = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_Val2_s, i32 384, i32 511) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:569]   --->   Operation 34 'partselect' 'p_Result_i' <Predicate = (ls_writeRemainder_1_s)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_i_435 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_30, i32 48, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:571]   --->   Operation 35 'partselect' 'p_Result_i_435' <Predicate = (ls_writeRemainder_1_s)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.65ns)   --->   "store i1 false, i1* @ls_writeRemainder_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:576]   --->   Operation 36 'store' <Predicate = (ls_writeRemainder_1_s)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_rethMerge2rethShi_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_rethMerge2rethShi_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_rethMerge2rethShi_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_rethShift2payFifo_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_rethShift2payFifo_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_rethShift2payFifo_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:558]   --->   Operation 43 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rethShift2payFifo_3, i64* @tx_rethShift2payFifo_5, i1* @tx_rethShift2payFifo_6, i512 %sendWord_data_V, i64 %sendWord_keep_V, i1 %sendWord_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:608]   --->   Operation 44 'write' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %._crit_edge80.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:618]   --->   Operation 45 'br' <Predicate = (!ls_writeRemainder_1_s & tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %"lshiftWordByOctet<512, 13>.exit""   --->   Operation 46 'br' <Predicate = (!ls_writeRemainder_1_s)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i384.i128(i384 0, i128 %p_Result_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:570]   --->   Operation 47 'bitconcatenate' 'p_Result_s' <Predicate = (ls_writeRemainder_1_s)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_32 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %p_Result_i_435) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:572]   --->   Operation 48 'bitconcatenate' 'p_Result_32' <Predicate = (ls_writeRemainder_1_s)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rethShift2payFifo_3, i64* @tx_rethShift2payFifo_5, i1* @tx_rethShift2payFifo_6, i512 %p_Result_s, i64 %p_Result_32, i1 true) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:575]   --->   Operation 49 'write' <Predicate = (ls_writeRemainder_1_s)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %"lshiftWordByOctet<512, 13>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:577]   --->   Operation 50 'br' <Predicate = (ls_writeRemainder_1_s)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ls_writeRemainder_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tx_rethShift2payFifo_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_rethShift2payFifo_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_rethShift2payFifo_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_rethMerge2rethShi_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_rethMerge2rethShi_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_rethMerge2rethShi_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ls_firstWord_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ls_writeRemainder_1_s (load          ) [ 011]
p_Val2_s              (load          ) [ 000]
p_Val2_30             (load          ) [ 000]
br_ln567              (br            ) [ 000]
tmp                   (nbreadreq     ) [ 011]
br_ln578              (br            ) [ 000]
empty                 (read          ) [ 000]
tmp_data_V            (extractvalue  ) [ 000]
tmp_keep_V            (extractvalue  ) [ 000]
tmp_last_V            (extractvalue  ) [ 010]
ls_firstWord_1_load   (load          ) [ 000]
trunc_ln647           (trunc         ) [ 000]
p_Result_33           (shl           ) [ 000]
trunc_ln647_10        (trunc         ) [ 000]
p_Result_34           (bitconcatenate) [ 000]
p_Result_56_i         (partselect    ) [ 000]
p_Result_57_i         (partselect    ) [ 000]
p_Result_35           (bitconcatenate) [ 000]
p_Result_60_i         (partselect    ) [ 000]
p_Result_36           (bitconcatenate) [ 000]
sendWord_keep_V       (select        ) [ 011]
sendWord_data_V       (select        ) [ 011]
sendWord_last_V       (icmp          ) [ 011]
store_ln50            (store         ) [ 000]
store_ln50            (store         ) [ 000]
br_ln612              (br            ) [ 000]
xor_ln761             (xor           ) [ 000]
store_ln615           (store         ) [ 000]
br_ln616              (br            ) [ 000]
ls_firstWord_7_new_0  (phi           ) [ 000]
store_ln611           (store         ) [ 000]
p_Result_i            (partselect    ) [ 011]
p_Result_i_435        (partselect    ) [ 011]
store_ln576           (store         ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specpipeline_ln558    (specpipeline  ) [ 000]
write_ln608           (write         ) [ 000]
br_ln618              (br            ) [ 000]
br_ln0                (br            ) [ 000]
p_Result_s            (bitconcatenate) [ 000]
p_Result_32           (bitconcatenate) [ 000]
write_ln575           (write         ) [ 000]
br_ln577              (br            ) [ 000]
ret_ln0               (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ls_writeRemainder_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ls_writeRemainder_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tx_rethShift2payFifo_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rethShift2payFifo_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx_rethShift2payFifo_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rethShift2payFifo_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_rethShift2payFifo_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rethShift2payFifo_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx_rethMerge2rethShi_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rethMerge2rethShi_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_rethMerge2rethShi_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rethMerge2rethShi_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_rethMerge2rethShi_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rethMerge2rethShi_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ls_firstWord_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ls_firstWord_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i384.i128"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="512" slack="0"/>
<pin id="77" dir="0" index="2" bw="64" slack="0"/>
<pin id="78" dir="0" index="3" bw="1" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="577" slack="0"/>
<pin id="88" dir="0" index="1" bw="512" slack="0"/>
<pin id="89" dir="0" index="2" bw="64" slack="0"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="512" slack="0"/>
<pin id="99" dir="0" index="2" bw="64" slack="0"/>
<pin id="100" dir="0" index="3" bw="1" slack="0"/>
<pin id="101" dir="0" index="4" bw="512" slack="0"/>
<pin id="102" dir="0" index="5" bw="64" slack="0"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln608/2 write_ln575/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="ls_firstWord_7_new_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ls_firstWord_7_new_0 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="ls_firstWord_7_new_0_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ls_firstWord_7_new_0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="0" index="2" bw="7" slack="0"/>
<pin id="125" dir="0" index="3" bw="7" slack="0"/>
<pin id="126" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_60_i/1 p_Result_i_435/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="ls_writeRemainder_1_s_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ls_writeRemainder_1_s/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_Val2_s_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="512" slack="0"/>
<pin id="136" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_Val2_30_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_30/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_data_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="577" slack="0"/>
<pin id="145" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_keep_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="577" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_last_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="577" slack="0"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="ls_firstWord_1_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ls_firstWord_1_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln647_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="512" slack="0"/>
<pin id="161" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_Result_33_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="512" slack="0"/>
<pin id="165" dir="0" index="1" bw="9" slack="0"/>
<pin id="166" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_Result_33/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln647_10_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_10/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Result_34_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="48" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_34/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Result_56_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="0" index="3" bw="7" slack="0"/>
<pin id="186" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_56_i/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_Result_57_i_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="128" slack="0"/>
<pin id="193" dir="0" index="1" bw="512" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="0" index="3" bw="10" slack="0"/>
<pin id="196" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_57_i/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Result_35_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="512" slack="0"/>
<pin id="203" dir="0" index="1" bw="384" slack="0"/>
<pin id="204" dir="0" index="2" bw="128" slack="0"/>
<pin id="205" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_35/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_Result_36_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="48" slack="0"/>
<pin id="212" dir="0" index="2" bw="16" slack="0"/>
<pin id="213" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_36/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sendWord_keep_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="0" index="2" bw="64" slack="0"/>
<pin id="221" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sendWord_keep_V/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sendWord_data_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="512" slack="0"/>
<pin id="228" dir="0" index="2" bw="512" slack="0"/>
<pin id="229" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sendWord_data_V/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sendWord_last_V_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sendWord_last_V/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln50_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="512" slack="0"/>
<pin id="241" dir="0" index="1" bw="512" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln50_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln761_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln761/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln615_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln615/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln611_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln611/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_Result_i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="128" slack="0"/>
<pin id="271" dir="0" index="1" bw="512" slack="0"/>
<pin id="272" dir="0" index="2" bw="10" slack="0"/>
<pin id="273" dir="0" index="3" bw="10" slack="0"/>
<pin id="274" dir="1" index="4" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln576_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln576/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Result_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="512" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="128" slack="1"/>
<pin id="289" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_Result_32_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="16" slack="1"/>
<pin id="297" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_32/2 "/>
</bind>
</comp>

<comp id="301" class="1005" name="ls_writeRemainder_1_s_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ls_writeRemainder_1_s "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="312" class="1005" name="sendWord_keep_V_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_keep_V "/>
</bind>
</comp>

<comp id="317" class="1005" name="sendWord_data_V_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="512" slack="1"/>
<pin id="319" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_V "/>
</bind>
</comp>

<comp id="322" class="1005" name="sendWord_last_V_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V "/>
</bind>
</comp>

<comp id="327" class="1005" name="p_Result_i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="128" slack="1"/>
<pin id="329" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i "/>
</bind>
</comp>

<comp id="332" class="1005" name="p_Result_i_435_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="1"/>
<pin id="334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i_435 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="105"><net_src comp="68" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="146"><net_src comp="86" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="86" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="86" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="143" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="143" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="147" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="147" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="134" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="159" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="191" pin="4"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="169" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="121" pin="4"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="155" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="173" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="209" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="155" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="163" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="201" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="181" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="143" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="147" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="233" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="113" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="134" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="96" pin=4"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="72" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="293" pin="3"/><net_sink comp="96" pin=5"/></net>

<net id="304"><net_src comp="130" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="74" pin="5"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="217" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="96" pin=5"/></net>

<net id="320"><net_src comp="225" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="325"><net_src comp="233" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="330"><net_src comp="269" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="335"><net_src comp="121" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="293" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ls_writeRemainder_1 | {1 }
	Port: prevWord_data_V_11 | {1 }
	Port: prevWord_keep_V_10 | {1 }
	Port: tx_rethShift2payFifo_3 | {2 }
	Port: tx_rethShift2payFifo_5 | {2 }
	Port: tx_rethShift2payFifo_6 | {2 }
	Port: ls_firstWord_1 | {1 }
 - Input state : 
	Port: lshiftWordByOctet : ls_writeRemainder_1 | {1 }
	Port: lshiftWordByOctet : prevWord_data_V_11 | {1 }
	Port: lshiftWordByOctet : prevWord_keep_V_10 | {1 }
	Port: lshiftWordByOctet : tx_rethMerge2rethShi_3 | {1 }
	Port: lshiftWordByOctet : tx_rethMerge2rethShi_5 | {1 }
	Port: lshiftWordByOctet : tx_rethMerge2rethShi_6 | {1 }
	Port: lshiftWordByOctet : ls_firstWord_1 | {1 }
  - Chain level:
	State 1
		br_ln567 : 1
		trunc_ln647 : 1
		p_Result_33 : 1
		trunc_ln647_10 : 1
		p_Result_34 : 2
		p_Result_56_i : 1
		p_Result_57_i : 1
		p_Result_35 : 2
		p_Result_60_i : 1
		p_Result_36 : 2
		sendWord_keep_V : 3
		sendWord_data_V : 3
		sendWord_last_V : 2
		store_ln50 : 1
		store_ln50 : 1
		br_ln612 : 1
		xor_ln761 : 3
		store_ln615 : 3
		ls_firstWord_7_new_0 : 2
		store_ln611 : 3
		p_Result_i : 1
		p_Result_i_435 : 1
	State 2
		write_ln575 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|  select  | sendWord_keep_V_fu_217 |    0    |    64   |
|          | sendWord_data_V_fu_225 |    0    |   505   |
|----------|------------------------|---------|---------|
|   icmp   | sendWord_last_V_fu_233 |    0    |    13   |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln761_fu_251    |    0    |    2    |
|----------|------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_74  |    0    |    0    |
|----------|------------------------|---------|---------|
|   read   |    empty_read_fu_86    |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_96    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       grp_fu_121       |    0    |    0    |
|partselect|  p_Result_56_i_fu_181  |    0    |    0    |
|          |  p_Result_57_i_fu_191  |    0    |    0    |
|          |    p_Result_i_fu_269   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    tmp_data_V_fu_143   |    0    |    0    |
|extractvalue|    tmp_keep_V_fu_147   |    0    |    0    |
|          |    tmp_last_V_fu_151   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln647_fu_159   |    0    |    0    |
|          |  trunc_ln647_10_fu_169 |    0    |    0    |
|----------|------------------------|---------|---------|
|    shl   |   p_Result_33_fu_163   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   p_Result_34_fu_173   |    0    |    0    |
|          |   p_Result_35_fu_201   |    0    |    0    |
|bitconcatenate|   p_Result_36_fu_209   |    0    |    0    |
|          |    p_Result_s_fu_285   |    0    |    0    |
|          |   p_Result_32_fu_293   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   584   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| ls_firstWord_7_new_0_reg_110|    1   |
|ls_writeRemainder_1_s_reg_301|    1   |
|    p_Result_i_435_reg_332   |   16   |
|      p_Result_i_reg_327     |   128  |
|   sendWord_data_V_reg_317   |   512  |
|   sendWord_keep_V_reg_312   |   64   |
|   sendWord_last_V_reg_322   |    1   |
|         tmp_reg_305         |    1   |
+-----------------------------+--------+
|            Total            |   724  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p4  |   2  |  512 |  1024  ||    9    |
| grp_write_fu_96 |  p5  |   2  |  64  |   128  ||    9    |
| grp_write_fu_96 |  p6  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1154  ||  1.968  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   584  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   724  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   724  |   611  |
+-----------+--------+--------+--------+
