
*** Running vivado
    with args -log design_1_auto_ds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_ds_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_auto_ds_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 295.148 ; gain = 68.375
Command: synth_design -top design_1_auto_ds_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 434.309 ; gain = 112.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [c:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_top' [c:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_axi4lite_downsizer' [c:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3003]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_axi4lite_downsizer' (1#1) [c:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3003]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_top' (2#1) [c:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (3#1) [c:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:58]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port m_axi_rlast
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 581.551 ; gain = 259.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 581.551 ; gain = 259.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/design_1_auto_ds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/design_1_auto_ds_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 829.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:01:43 . Memory (MB): peak = 829.508 ; gain = 507.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:01:43 . Memory (MB): peak = 829.508 ; gain = 507.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/labview/project_107/project_107.runs/design_1_auto_ds_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:43 . Memory (MB): peak = 829.508 ; gain = 507.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:43 . Memory (MB): peak = 829.508 ; gain = 507.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_dwidth_converter_v2_1_15_axi4lite_downsizer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_15_top has unconnected port s_axi_arcache[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:44 . Memory (MB): peak = 829.508 ; gain = 507.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:53 . Memory (MB): peak = 829.508 ; gain = 507.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:53 . Memory (MB): peak = 829.508 ; gain = 507.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:01:53 . Memory (MB): peak = 838.152 ; gain = 516.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 838.152 ; gain = 516.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 838.152 ; gain = 516.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 838.152 ; gain = 516.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 838.152 ; gain = 516.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 838.152 ; gain = 516.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 838.152 ; gain = 516.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |LUT3 |    68|
|4     |LUT4 |     2|
|5     |LUT5 |    13|
|6     |LUT6 |    59|
|7     |FDRE |    55|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                   |Module                                          |Cells |
+------+-----------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                        |                                                |   202|
|2     |  inst                                                     |axi_dwidth_converter_v2_1_15_top                |   202|
|3     |    \gen_downsizer.gen_lite_downsizer.lite_downsizer_inst  |axi_dwidth_converter_v2_1_15_axi4lite_downsizer |   201|
+------+-----------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 838.152 ; gain = 516.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 56 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:01:46 . Memory (MB): peak = 838.152 ; gain = 268.141
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 838.152 ; gain = 516.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:57 . Memory (MB): peak = 839.113 ; gain = 529.555
INFO: [Common 17-1381] The checkpoint 'C:/Users/labview/project_107/project_107.runs/design_1_auto_ds_0_synth_1/design_1_auto_ds_0.dcp' has been generated.
