### There are various compiler directives in Verilog HDL

__The examples provided here are only for knowledge these are not part of the syllabus.__
