Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Oct 22 06:13:32 2025
| Host         : abhishek-revoor-PC running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file as_top_mem_control_sets_placed.rpt
| Design       : as_top_mem
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   110 |
|    Minimum number of control sets                        |   110 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   110 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |   104 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             108 |           31 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            2394 |         1094 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                    Enable Signal                   |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  tck_i_IBUF_BUFG |                                                    | as_jtag/tapc/FSM_sequential_state_s_reg[1]_1 |                1 |              1 |         1.00 |
| ~tck_i_IBUF_BUFG |                                                    | as_jtag/tapc/FSM_sequential_state_s_reg[1]_1 |                2 |              2 |         1.00 |
|  tck_i_IBUF_BUFG |                                                    | trst_i_IBUF                                  |                1 |              4 |         4.00 |
|  tck_i_IBUF_BUFG | as_jtag/tapc/ir_upd_s                              | as_jtag/tapc/FSM_sequential_state_s_reg[1]_1 |                3 |              8 |         2.67 |
|  tck_i_IBUF_BUFG | as_jtag/tapc/ir_clock_s                            | as_jtag/tapc/FSM_sequential_state_s_reg[1]_1 |                3 |              8 |         2.67 |
|  clk_core_s_BUFG | imem/gpio_o_reg[7]_i_6_0[0]                        | rst_i_IBUF                                   |                7 |             12 |         1.71 |
|  clk_core_s_BUFG | imem/regfile_s[31][12]_i_2_0                       |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/genblk1[1].ram_s_reg_0_255_0_0_i_16_0         |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][12]_i_2_1                       |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][12]_i_2_2                       |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][12]_i_2_3                       |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | dmem/asDMem/genblk1[1].ram_s_reg_0_255_24_24_i_5   |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | dmem/asDMem/genblk1[1].ram_s_reg_0_255_24_24_i_5_0 |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | dmem/asDMem/genblk1[1].ram_s_reg_0_255_40_40_i_5   |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | dmem/asDMem/genblk1[1].ram_s_reg_0_255_40_40_i_5_0 |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | dmem/asDMem/genblk1[1].ram_s_reg_0_255_56_56_i_6   |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | dmem/asDMem/genblk1[1].ram_s_reg_0_255_56_56_i_6_0 |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | dmem/asDMem/genblk1[1].ram_s_reg_0_255_8_8_i_6     |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | dmem/asDMem/genblk1[1].ram_s_reg_0_255_8_8_i_6_0   |                                              |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG |                                                    | rst_i_IBUF                                   |                8 |             32 |         4.00 |
|  tck_i_IBUF_BUFG | as_jtag/tapc/dr_clock_i                            | as_jtag/tapc/FSM_sequential_state_s_reg[1]_1 |                6 |             32 |         5.33 |
|  clk_core_s_BUFG | imem/regfile_s[31][11]_i_2_6                       |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][11]_i_2_2                       |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][11]_i_2_1                       |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][11]_i_2_0                       |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/genblk1[1].ram_s_reg_0_255_8_8_i_6_1          |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/genblk1[1].ram_s_reg_0_255_8_8_i_6_0          |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/genblk1[1].ram_s_reg_0_255_56_56_i_6_1        |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/genblk1[1].ram_s_reg_0_255_56_56_i_6_0        |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/genblk1[1].ram_s_reg_0_255_40_40_i_5_1        |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/genblk1[1].ram_s_reg_0_255_40_40_i_5_0        |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/genblk1[1].ram_s_reg_0_255_32_32_i_7_1        |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/genblk1[1].ram_s_reg_0_255_32_32_i_7_0        |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/genblk1[1].ram_s_reg_0_255_24_24_i_5_1        |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/genblk1[1].ram_s_reg_0_255_24_24_i_5_0        |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/genblk1[1].ram_s_reg_0_255_16_16_i_5_0        |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][11]_i_2_7                       |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][11]_i_2_5                       |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][11]_i_2_4                       |                                              |                8 |             32 |         4.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][11]_i_2_3                       |                                              |                8 |             32 |         4.00 |
|  tck_i_IBUF_BUFG | as_jtag/tapc/dr_upd_i                              | as_jtag/tapc/FSM_sequential_state_s_reg[1]_1 |               32 |             46 |         1.44 |
|  tck_i_IBUF_BUFG | as_jtag/tapc/im_clock_s                            | as_jtag/tapc/FSM_sequential_state_s_reg[1]_1 |               24 |             48 |         2.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_8_5[0]                    | rst_i_IBUF                                   |               26 |             64 |         2.46 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_4_2[0]                    | rst_i_IBUF                                   |               31 |             64 |         2.06 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_8_6[0]                    | rst_i_IBUF                                   |               30 |             64 |         2.13 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_4_0[0]                    | rst_i_IBUF                                   |               30 |             64 |         2.13 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_3_6[0]                    | rst_i_IBUF                                   |               31 |             64 |         2.06 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_3_5[0]                    | rst_i_IBUF                                   |               29 |             64 |         2.21 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_3_4[0]                    | rst_i_IBUF                                   |               32 |             64 |         2.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_3_3[0]                    | rst_i_IBUF                                   |               29 |             64 |         2.21 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_3_2[0]                    | rst_i_IBUF                                   |               30 |             64 |         2.13 |
|  clk_i_IBUF_BUFG | imem/id_reg_s_reg[63]_i_3_2[0]                     | rst_i_IBUF                                   |               25 |             64 |         2.56 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_3_1[0]                    | rst_i_IBUF                                   |               32 |             64 |         2.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_3_0[0]                    | rst_i_IBUF                                   |               33 |             64 |         1.94 |
|  clk_core_s_BUFG | imem/id_reg_s_reg[63]_i_3_1[0]                     | rst_i_IBUF                                   |               30 |             64 |         2.13 |
|  clk_core_s_BUFG | imem/id_reg_s[63]_i_3__0_0[0]                      | rst_i_IBUF                                   |               25 |             64 |         2.56 |
|  clk_core_s_BUFG | imem/E[0]                                          | rst_i_IBUF                                   |               24 |             64 |         2.67 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_8_3[0]                    | rst_i_IBUF                                   |               27 |             64 |         2.37 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_4_1[0]                    | rst_i_IBUF                                   |               27 |             64 |         2.37 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_4_3[0]                    | rst_i_IBUF                                   |               32 |             64 |         2.00 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_4_4[0]                    | rst_i_IBUF                                   |               27 |             64 |         2.37 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_4_5[0]                    | rst_i_IBUF                                   |               31 |             64 |         2.06 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_4_6[0]                    | rst_i_IBUF                                   |               29 |             64 |         2.21 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_5_0[0]                    | rst_i_IBUF                                   |               33 |             64 |         1.94 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_5_1[0]                    | rst_i_IBUF                                   |               26 |             64 |         2.46 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_5_2[0]                    | rst_i_IBUF                                   |               34 |             64 |         1.88 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_5_3[0]                    | rst_i_IBUF                                   |               31 |             64 |         2.06 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_5_4[0]                    | rst_i_IBUF                                   |               31 |             64 |         2.06 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_5_5[0]                    | rst_i_IBUF                                   |               27 |             64 |         2.37 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_5_6[0]                    | rst_i_IBUF                                   |               29 |             64 |         2.21 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_6_0[0]                    | rst_i_IBUF                                   |               26 |             64 |         2.46 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_6_1[0]                    | rst_i_IBUF                                   |               33 |             64 |         1.94 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_6_2[0]                    | rst_i_IBUF                                   |               26 |             64 |         2.46 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_8_0[0]                    | rst_i_IBUF                                   |               29 |             64 |         2.21 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_8_1[0]                    | rst_i_IBUF                                   |               29 |             64 |         2.21 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_8_2[0]                    | rst_i_IBUF                                   |               28 |             64 |         2.29 |
|  clk_core_s_BUFG | imem/regfile_s[31][63]_i_8_4[0]                    | rst_i_IBUF                                   |               27 |             64 |         2.37 |
|  clk_core_s_BUFG |                                                    | rst_i_IBUF                                   |               19 |             69 |         3.63 |
|  clk_core_s_BUFG | imem_load/genblk1[45].ircell/data_out_s_reg_2      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[43].ircell/data_out_s_reg_0      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[43].ircell/data_out_s_reg_2      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[43].ircell/data_out_s_reg_3      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[43].ircell/data_out_s_reg_4      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[43].ircell/data_out_s_reg_5      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[43].ircell/data_out_s_reg_6      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[44].ircell/data_out_s_reg_0      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[44].ircell/data_out_s_reg_2      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[44].ircell/data_out_s_reg_3      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[44].ircell/data_out_s_reg_4      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[44].ircell/data_out_s_reg_5      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[44].ircell/data_out_s_reg_8      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[44].ircell/data_out_s_reg_6      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[44].ircell/data_out_s_reg_7      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[45].ircell/data_out_s_reg_0      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[45].ircell/data_out_s_reg_5      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[45].ircell/data_out_s_reg_3      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[45].ircell/data_out_s_reg_4      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[47].ircell/data_out_s_reg_4      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[47].ircell/data_out_s_reg_3      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[47].ircell/data_out_s_reg_2      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[47].ircell/data_out_s_reg_0      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[46].ircell/data_out_s_reg_6      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[46].ircell/data_out_s_reg_5      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[46].ircell/data_out_s_reg_4      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[46].ircell/data_out_s_reg_3      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[46].ircell/data_out_s_reg_2      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[46].ircell/data_out_s_reg_0      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[45].ircell/data_out_s_reg_7      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[45].ircell/data_out_s_reg_6      |                                              |               32 |            128 |         4.00 |
|  clk_core_s_BUFG | imem_load/genblk1[45].ircell/data_out_s_reg_8      |                                              |               32 |            128 |         4.00 |
+------------------+----------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


