Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: ProjLab01.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ProjLab01.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ProjLab01"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : ProjLab01
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vnx-cifs/coefs/eng/shared/cparks1/Junior Year (2015-2016)/ECE 368/Poject_Lab01/ProjLab1/Dispatch.vhd" in Library work.
Architecture behavioral of Entity dispatch is up to date.
Compiling vhdl file "//vnx-cifs/coefs/eng/shared/cparks1/Junior Year (2015-2016)/ECE 368/Poject_Lab01/ProjLab1/Fetch_CTL.vhd" in Library work.
Architecture behavioral of Entity fetch_ctl is up to date.
Compiling vhdl file "//vnx-cifs/coefs/eng/shared/cparks1/Junior Year (2015-2016)/ECE 368/Poject_Lab01/ProjLab1/REG_CTL.vhd" in Library work.
Architecture behavioral of Entity reg_ctl is up to date.
Compiling vhdl file "//vnx-cifs/coefs/eng/shared/cparks1/Junior Year (2015-2016)/ECE 368/Poject_Lab01/ProjLab1/DC_CTL.vhd" in Library work.
Architecture behavioral of Entity dc_ctl is up to date.
Compiling vhdl file "//vnx-cifs/coefs/eng/shared/cparks1/Junior Year (2015-2016)/ECE 368/Poject_Lab01/ProjLab1/ProjLab01.vhd" in Library work.
Architecture structural of Entity projlab01 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ProjLab01> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Dispatch> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Fetch_CTL> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <REG_CTL> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DC_CTL> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ProjLab01> in library <work> (Architecture <structural>).
Entity <ProjLab01> analyzed. Unit <ProjLab01> generated.

Analyzing Entity <Dispatch> in library <work> (Architecture <Behavioral>).
Entity <Dispatch> analyzed. Unit <Dispatch> generated.

Analyzing Entity <Fetch_CTL> in library <work> (Architecture <Behavioral>).
Entity <Fetch_CTL> analyzed. Unit <Fetch_CTL> generated.

Analyzing Entity <REG_CTL> in library <work> (Architecture <Behavioral>).
Entity <REG_CTL> analyzed. Unit <REG_CTL> generated.

Analyzing Entity <DC_CTL> in library <work> (Architecture <Behavioral>).
Entity <DC_CTL> analyzed. Unit <DC_CTL> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Dispatch>.
    Related source file is "//vnx-cifs/coefs/eng/shared/cparks1/Junior Year (2015-2016)/ECE 368/Poject_Lab01/ProjLab1/Dispatch.vhd".
    Found 1-bit register for signal <IMM_SEL>.
    Found 1-bit register for signal <DC1>.
    Found 1-bit register for signal <DC2>.
    Found 4-bit comparator equal for signal <DC1$cmp_eq0000> created at line 74.
    Found 4-bit comparator equal for signal <DC2$cmp_eq0000> created at line 79.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Dispatch> synthesized.


Synthesizing Unit <Fetch_CTL>.
    Related source file is "//vnx-cifs/coefs/eng/shared/cparks1/Junior Year (2015-2016)/ECE 368/Poject_Lab01/ProjLab1/Fetch_CTL.vhd".
    Register <INST_EN> equivalent to <INC> has been removed
    Register <PC_EN> equivalent to <INC> has been removed
    Found 1-bit register for signal <RST>.
    Found 1-bit register for signal <INC>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Fetch_CTL> synthesized.


Synthesizing Unit <REG_CTL>.
    Related source file is "//vnx-cifs/coefs/eng/shared/cparks1/Junior Year (2015-2016)/ECE 368/Poject_Lab01/ProjLab1/REG_CTL.vhd".
    Found 16x1-bit ROM for signal <RD_EN$mux0001> created at line 46.
    Found 16x1-bit ROM for signal <WR_EN$mux0001> created at line 67.
    Found 1-bit register for signal <RD_EN>.
    Found 1-bit register for signal <WR_EN>.
    Summary:
	inferred   2 ROM(s).
	inferred   2 D-type flip-flop(s).
Unit <REG_CTL> synthesized.


Synthesizing Unit <DC_CTL>.
    Related source file is "//vnx-cifs/coefs/eng/shared/cparks1/Junior Year (2015-2016)/ECE 368/Poject_Lab01/ProjLab1/DC_CTL.vhd".
WARNING:Xst:647 - Input <OPC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <OP1>.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0000> created at line 63.
    Found 1-bit register for signal <OP2>.
    Found 4-bit comparator not equal for signal <OP2$cmp_ne0000> created at line 65.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <DC_CTL> synthesized.


Synthesizing Unit <ProjLab01>.
    Related source file is "//vnx-cifs/coefs/eng/shared/cparks1/Junior Year (2015-2016)/ECE 368/Poject_Lab01/ProjLab1/ProjLab01.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <DST_ADR> is never assigned.
WARNING:Xst:1306 - Output <ALU_OUT> is never assigned.
WARNING:Xst:1306 - Output <CCR> is never assigned.
WARNING:Xst:1306 - Output <STORE_DATA> is never assigned.
WARNING:Xst:646 - Signal <WR_EN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RD_EN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RB4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RB3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <RB2> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <RB1> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <RA4> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <RA3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <RA2> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <RA1> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <PC_RST> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PC_INC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PC_EN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <OP4> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <OP3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OP2_SEL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <OP2> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <OP1_SEL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <OP1> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <INST_EN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IMM_SEL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IM3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IM2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IM1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <GLOBAL_EN> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:646 - Signal <DC2_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DC2_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ProjLab01> synthesized.

WARNING:Xst:524 - All outputs of the instance <FETCH> of the block <Fetch_CTL> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <REGCTL> of the block <REG_CTL> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <DCCTL> of the block <DC_CTL> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 1-bit register                                        : 3
# Comparators                                          : 2
 4-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <DISPTCH> is unconnected in block <ProjLab01>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 2
 4-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <IMM_SEL> (without init value) has a constant value of 0 in block <Dispatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch DC1 hinder the constant cleaning in the block Dispatch.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DC2 hinder the constant cleaning in the block Dispatch.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <DISPTCH/DC1> of sequential type is unconnected in block <ProjLab01>.
WARNING:Xst:2677 - Node <DISPTCH/DC2> of sequential type is unconnected in block <ProjLab01>.

Optimizing unit <ProjLab01> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ProjLab01, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ProjLab01.ngr
Top Level Output File Name         : ProjLab01
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 54

Cell Usage :
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                        0  out of   4656     0%  
 Number of IOs:                          54
 Number of bonded IOBs:                   0  out of    232     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.67 secs
 
--> 

Total memory usage is 257200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    0 (   0 filtered)

