uart1.o: uart1.c uart1.h \
 /home/diegospc/install_litex/litex/litex/soc/cores/cpu/picorv32/irq.h \
 /home/diegospc/install_litex/litex/litex/soc/cores/cpu/picorv32/system.h \
 /home/diegospc/Desktop/Digital2/wp06_soc_initial_include_verilog-grupo14-master/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/csr.h \
 /home/diegospc/Desktop/Digital2/wp06_soc_initial_include_verilog-grupo14-master/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/soc.h \
 /home/diegospc/install_litex/litex/litex/soc/software/include/base/stdint.h \
 /home/diegospc/install_litex/litex/litex/soc/software/include/hw/common.h

uart1.h:

/home/diegospc/install_litex/litex/litex/soc/cores/cpu/picorv32/irq.h:

/home/diegospc/install_litex/litex/litex/soc/cores/cpu/picorv32/system.h:

/home/diegospc/Desktop/Digital2/wp06_soc_initial_include_verilog-grupo14-master/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/csr.h:

/home/diegospc/Desktop/Digital2/wp06_soc_initial_include_verilog-grupo14-master/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/soc.h:

/home/diegospc/install_litex/litex/litex/soc/software/include/base/stdint.h:

/home/diegospc/install_litex/litex/litex/soc/software/include/hw/common.h:
