{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554052682288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554052682291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 13:18:02 2019 " "Processing started: Sun Mar 31 13:18:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554052682291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052682291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052682291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554052682985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554052682985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 5 5 " "Found 5 design units, including 5 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 onehot " "Found entity 1: onehot" {  } { { "onehot.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052695356 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052695356 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter16 " "Found entity 3: counter16" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052695356 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter40 " "Found entity 4: counter40" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052695356 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter30 " "Found entity 5: counter30" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052695356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052695356 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(24) " "Verilog HDL information at datapath.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554052695372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052695374 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter17 " "Found entity 2: counter17" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052695374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052695374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 2 2 " "Found 2 design units, including 2 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052695383 ""} { "Info" "ISGN_ENTITY_NAME" "2 try " "Found entity 2: try" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052695383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052695383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset30w control.v(283) " "Verilog HDL Implicit Net warning at control.v(283): created implicit net for \"reset30w\"" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 283 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052695384 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "set_value control.v(300) " "Verilog HDL Implicit Net warning at control.v(300): created implicit net for \"set_value\"" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052695384 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitmask control.v(368) " "Verilog HDL Implicit Net warning at control.v(368): created implicit net for \"bitmask\"" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 368 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052695384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554052695988 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052696004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554052696004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "part2.v" "VGA" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696005 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052696019 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554052696019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696107 ""}  } { { "vga_adapter.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554052696107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052696208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052696249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052696290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052696333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052696347 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554052696347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696393 ""}  } { { "vga_pll.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554052696393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052696456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696456 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052696470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554052696470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "part2.v" "d0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(35) " "Verilog HDL assignment warning at datapath.v(35): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696478 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 datapath.v(36) " "Verilog HDL assignment warning at datapath.v(36): truncated value with size 32 to match size of target (12)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696478 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(38) " "Verilog HDL assignment warning at datapath.v(38): truncated value with size 32 to match size of target (7)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696478 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 datapath.v(40) " "Verilog HDL assignment warning at datapath.v(40): truncated value with size 32 to match size of target (3)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696478 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 datapath.v(44) " "Verilog HDL assignment warning at datapath.v(44): truncated value with size 5 to match size of target (4)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696478 "|part2|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter17 datapath:d0\|counter17:c0 " "Elaborating entity \"counter17\" for hierarchy \"datapath:d0\|counter17:c0\"" {  } { { "datapath.v" "c0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "part2.v" "c0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696483 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_reg control.v(23) " "Verilog HDL or VHDL warning at control.v(23): object \"current_reg\" assigned a value but never read" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554052696484 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "preset_state control.v(68) " "Verilog HDL Always Construct warning at control.v(68): inferring latch(es) for variable \"preset_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554052696485 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(173) " "Verilog HDL assignment warning at control.v(173): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696486 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(176) " "Verilog HDL assignment warning at control.v(176): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696486 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(180) " "Verilog HDL assignment warning at control.v(180): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696486 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(187) " "Verilog HDL assignment warning at control.v(187): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696487 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(188) " "Verilog HDL assignment warning at control.v(188): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696487 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(191) " "Verilog HDL assignment warning at control.v(191): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696487 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(195) " "Verilog HDL assignment warning at control.v(195): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696487 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(197) " "Verilog HDL assignment warning at control.v(197): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696488 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(202) " "Verilog HDL assignment warning at control.v(202): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696488 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(203) " "Verilog HDL assignment warning at control.v(203): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696488 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(205) " "Verilog HDL assignment warning at control.v(205): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696488 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(170) " "Verilog HDL Case Statement warning at control.v(170): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 170 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1554052696489 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "check_set control.v(85) " "Verilog HDL Always Construct warning at control.v(85): inferring latch(es) for variable \"check_set\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554052696491 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_below control.v(85) " "Verilog HDL Always Construct warning at control.v(85): inferring latch(es) for variable \"reg_below\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554052696491 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "register_logic control.v(85) " "Verilog HDL Always Construct warning at control.v(85): inferring latch(es) for variable \"register_logic\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554052696491 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_above control.v(85) " "Verilog HDL Always Construct warning at control.v(85): inferring latch(es) for variable \"reg_above\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554052696491 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(255) " "Verilog HDL assignment warning at control.v(255): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696492 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(264) " "Verilog HDL assignment warning at control.v(264): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696492 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(274) " "Verilog HDL assignment warning at control.v(274): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696492 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(283) " "Verilog HDL assignment warning at control.v(283): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696492 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control.v(300) " "Verilog HDL assignment warning at control.v(300): truncated value with size 6 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696492 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 1 control.v(368) " "Verilog HDL assignment warning at control.v(368): truncated value with size 40 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554052696493 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[0\] control.v(85) " "Inferred latch for \"reg_above\[0\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[1\] control.v(85) " "Inferred latch for \"reg_above\[1\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[2\] control.v(85) " "Inferred latch for \"reg_above\[2\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[3\] control.v(85) " "Inferred latch for \"reg_above\[3\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[4\] control.v(85) " "Inferred latch for \"reg_above\[4\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[5\] control.v(85) " "Inferred latch for \"reg_above\[5\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[6\] control.v(85) " "Inferred latch for \"reg_above\[6\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[7\] control.v(85) " "Inferred latch for \"reg_above\[7\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[8\] control.v(85) " "Inferred latch for \"reg_above\[8\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[9\] control.v(85) " "Inferred latch for \"reg_above\[9\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[10\] control.v(85) " "Inferred latch for \"reg_above\[10\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[11\] control.v(85) " "Inferred latch for \"reg_above\[11\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[12\] control.v(85) " "Inferred latch for \"reg_above\[12\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[13\] control.v(85) " "Inferred latch for \"reg_above\[13\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[14\] control.v(85) " "Inferred latch for \"reg_above\[14\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696498 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[15\] control.v(85) " "Inferred latch for \"reg_above\[15\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[16\] control.v(85) " "Inferred latch for \"reg_above\[16\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[17\] control.v(85) " "Inferred latch for \"reg_above\[17\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[18\] control.v(85) " "Inferred latch for \"reg_above\[18\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[19\] control.v(85) " "Inferred latch for \"reg_above\[19\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[20\] control.v(85) " "Inferred latch for \"reg_above\[20\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[21\] control.v(85) " "Inferred latch for \"reg_above\[21\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[22\] control.v(85) " "Inferred latch for \"reg_above\[22\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[23\] control.v(85) " "Inferred latch for \"reg_above\[23\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[24\] control.v(85) " "Inferred latch for \"reg_above\[24\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[25\] control.v(85) " "Inferred latch for \"reg_above\[25\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[26\] control.v(85) " "Inferred latch for \"reg_above\[26\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[27\] control.v(85) " "Inferred latch for \"reg_above\[27\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[28\] control.v(85) " "Inferred latch for \"reg_above\[28\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[29\] control.v(85) " "Inferred latch for \"reg_above\[29\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[30\] control.v(85) " "Inferred latch for \"reg_above\[30\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[31\] control.v(85) " "Inferred latch for \"reg_above\[31\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[32\] control.v(85) " "Inferred latch for \"reg_above\[32\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[33\] control.v(85) " "Inferred latch for \"reg_above\[33\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[34\] control.v(85) " "Inferred latch for \"reg_above\[34\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696499 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[35\] control.v(85) " "Inferred latch for \"reg_above\[35\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696500 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[36\] control.v(85) " "Inferred latch for \"reg_above\[36\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696500 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[37\] control.v(85) " "Inferred latch for \"reg_above\[37\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696500 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[38\] control.v(85) " "Inferred latch for \"reg_above\[38\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696500 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[39\] control.v(85) " "Inferred latch for \"reg_above\[39\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696500 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_logic\[0\] control.v(85) " "Inferred latch for \"register_logic\[0\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696500 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_logic\[1\] control.v(85) " "Inferred latch for \"register_logic\[1\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696500 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_logic\[2\] control.v(85) " "Inferred latch for \"register_logic\[2\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696548 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_logic\[3\] control.v(85) " "Inferred latch for \"register_logic\[3\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696549 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[0\] control.v(85) " "Inferred latch for \"reg_below\[0\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696549 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[1\] control.v(85) " "Inferred latch for \"reg_below\[1\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696549 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[2\] control.v(85) " "Inferred latch for \"reg_below\[2\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696549 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[3\] control.v(85) " "Inferred latch for \"reg_below\[3\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696550 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[4\] control.v(85) " "Inferred latch for \"reg_below\[4\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696550 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[5\] control.v(85) " "Inferred latch for \"reg_below\[5\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696550 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[6\] control.v(85) " "Inferred latch for \"reg_below\[6\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696550 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[7\] control.v(85) " "Inferred latch for \"reg_below\[7\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696550 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[8\] control.v(85) " "Inferred latch for \"reg_below\[8\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696550 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[9\] control.v(85) " "Inferred latch for \"reg_below\[9\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696551 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[10\] control.v(85) " "Inferred latch for \"reg_below\[10\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696551 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[11\] control.v(85) " "Inferred latch for \"reg_below\[11\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696551 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[12\] control.v(85) " "Inferred latch for \"reg_below\[12\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696551 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[13\] control.v(85) " "Inferred latch for \"reg_below\[13\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696551 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[14\] control.v(85) " "Inferred latch for \"reg_below\[14\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696551 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[15\] control.v(85) " "Inferred latch for \"reg_below\[15\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696552 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[16\] control.v(85) " "Inferred latch for \"reg_below\[16\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696552 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[17\] control.v(85) " "Inferred latch for \"reg_below\[17\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696552 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[18\] control.v(85) " "Inferred latch for \"reg_below\[18\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696552 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[19\] control.v(85) " "Inferred latch for \"reg_below\[19\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696552 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[20\] control.v(85) " "Inferred latch for \"reg_below\[20\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696552 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[21\] control.v(85) " "Inferred latch for \"reg_below\[21\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696553 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[22\] control.v(85) " "Inferred latch for \"reg_below\[22\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696553 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[23\] control.v(85) " "Inferred latch for \"reg_below\[23\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696553 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[24\] control.v(85) " "Inferred latch for \"reg_below\[24\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696553 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[25\] control.v(85) " "Inferred latch for \"reg_below\[25\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696553 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[26\] control.v(85) " "Inferred latch for \"reg_below\[26\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696553 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[27\] control.v(85) " "Inferred latch for \"reg_below\[27\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[28\] control.v(85) " "Inferred latch for \"reg_below\[28\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[29\] control.v(85) " "Inferred latch for \"reg_below\[29\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[30\] control.v(85) " "Inferred latch for \"reg_below\[30\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[31\] control.v(85) " "Inferred latch for \"reg_below\[31\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[32\] control.v(85) " "Inferred latch for \"reg_below\[32\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[33\] control.v(85) " "Inferred latch for \"reg_below\[33\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[34\] control.v(85) " "Inferred latch for \"reg_below\[34\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[35\] control.v(85) " "Inferred latch for \"reg_below\[35\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[36\] control.v(85) " "Inferred latch for \"reg_below\[36\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[37\] control.v(85) " "Inferred latch for \"reg_below\[37\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[38\] control.v(85) " "Inferred latch for \"reg_below\[38\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[39\] control.v(85) " "Inferred latch for \"reg_below\[39\]\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check_set control.v(85) " "Inferred latch for \"check_set\" at control.v(85)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_CLEAR control.v(70) " "Inferred latch for \"preset_state.P_CLEAR\" at control.v(70)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_GUN control.v(70) " "Inferred latch for \"preset_state.P_GUN\" at control.v(70)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_SPACE control.v(70) " "Inferred latch for \"preset_state.P_SPACE\" at control.v(70)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696557 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_TUMBLE control.v(70) " "Inferred latch for \"preset_state.P_TUMBLE\" at control.v(70)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696557 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_EXPLODE control.v(70) " "Inferred latch for \"preset_state.P_EXPLODE\" at control.v(70)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696557 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_GLIDE control.v(70) " "Inferred latch for \"preset_state.P_GLIDE\" at control.v(70)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052696557 "|part2|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter16 control:c0\|counter16:logic_1 " "Elaborating entity \"counter16\" for hierarchy \"control:c0\|counter16:logic_1\"" {  } { { "control.v" "logic_1" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter40 control:c0\|counter40:c3 " "Elaborating entity \"counter40\" for hierarchy \"control:c0\|counter40:c3\"" {  } { { "control.v" "c3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter30 control:c0\|counter30:c30l " "Elaborating entity \"counter30\" for hierarchy \"control:c0\|counter30:c30l\"" {  } { { "control.v" "c30l" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696841 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram40x32.v 1 1 " "Using design file ram40x32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram40x32 " "Found entity 1: ram40x32" {  } { { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052696947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554052696947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram40x32 control:c0\|ram40x32:r0 " "Elaborating entity \"ram40x32\" for hierarchy \"control:c0\|ram40x32:r0\"" {  } { { "control.v" "r0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:c0\|ram40x32:r0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\"" {  } { { "ram40x32.v" "altsyncram_component" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:c0\|ram40x32:r0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\"" {  } { { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052696979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:c0\|ram40x32:r0\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./258/proj/lab7_part2/lab7_part2/white.mif " "Parameter \"init_file\" = \"./258/proj/lab7_part2/lab7_part2/white.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052696979 ""}  } { { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554052696979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0r1 " "Found entity 1: altsyncram_m0r1" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052697100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052697100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0r1 control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated " "Elaborating entity \"altsyncram_m0r1\" for hierarchy \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052697100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onehot control:c0\|onehot:o0 " "Elaborating entity \"onehot\" for hierarchy \"control:c0\|onehot:o0\"" {  } { { "control.v" "o0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052697107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component\"" {  } { { "onehot.v" "LPM_DECODE_component" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052697207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component\"" {  } { { "onehot.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v" 313 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052697211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 64 " "Parameter \"lpm_decodes\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052697211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052697211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554052697211 ""}  } { { "onehot.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v" 313 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554052697211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l5f " "Found entity 1: decode_l5f" {  } { { "db/decode_l5f.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_l5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554052697253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052697253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l5f control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component\|decode_l5f:auto_generated " "Elaborating entity \"decode_l5f\" for hierarchy \"control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component\|decode_l5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052697254 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554052739049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|check_set " "Latch control:c0\|check_set has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.S_LOAD_PRESET " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.S_LOAD_PRESET" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554052739106 ""}  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554052739106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|register_logic\[0\] " "Latch control:c0\|register_logic\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|counter30:c30l\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|counter30:c30l\|out\[0\]" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554052739107 ""}  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554052739107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|register_logic\[1\] " "Latch control:c0\|register_logic\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|counter16:logic_1\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|counter16:logic_1\|out\[2\]" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 391 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554052739108 ""}  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554052739108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|register_logic\[2\] " "Latch control:c0\|register_logic\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|counter16:logic_1\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|counter16:logic_1\|out\[2\]" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 391 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554052739108 ""}  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554052739108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|register_logic\[3\] " "Latch control:c0\|register_logic\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|counter16:logic_1\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|counter16:logic_1\|out\[2\]" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 391 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554052739108 ""}  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554052739108 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554052739268 "|part2|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554052739268 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554052739349 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554052739799 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /output_files/part2.map.smsg " "Generated suppressed messages file /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052739904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554052740763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554052740763 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1554052742292 ""}  } { { "db/altpll_80u.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1554052742292 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554052742694 "|part2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554052742694 "|part2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554052742694 "|part2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554052742694 "|part2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554052742694 "|part2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554052742694 "|part2|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554052742694 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "576 " "Implemented 576 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554052742711 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554052742711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "476 " "Implemented 476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554052742711 ""} { "Info" "ICUT_CUT_TM_RAMS" "49 " "Implemented 49 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554052742711 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1554052742711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554052742711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1109 " "Peak virtual memory: 1109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554052743155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 13:19:03 2019 " "Processing ended: Sun Mar 31 13:19:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554052743155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554052743155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554052743155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554052743155 ""}
