#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002a4cf6e6cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002a4cf72a6b0_0 .net "PC", 31 0, v000002a4cf724180_0;  1 drivers
v000002a4cf72b150_0 .var "clk", 0 0;
v000002a4cf72a750_0 .net "clkout", 0 0, L_000002a4cf72c080;  1 drivers
v000002a4cf72a9d0_0 .net "cycles_consumed", 31 0, v000002a4cf72bd30_0;  1 drivers
v000002a4cf72ab10_0 .var "rst", 0 0;
S_000002a4cf6e7010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002a4cf6e6cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002a4cf6ff3d0 .param/l "RType" 0 4 2, C4<000000>;
P_000002a4cf6ff408 .param/l "add" 0 4 5, C4<100000>;
P_000002a4cf6ff440 .param/l "addi" 0 4 8, C4<001000>;
P_000002a4cf6ff478 .param/l "addu" 0 4 5, C4<100001>;
P_000002a4cf6ff4b0 .param/l "and_" 0 4 5, C4<100100>;
P_000002a4cf6ff4e8 .param/l "andi" 0 4 8, C4<001100>;
P_000002a4cf6ff520 .param/l "beq" 0 4 10, C4<000100>;
P_000002a4cf6ff558 .param/l "bne" 0 4 10, C4<000101>;
P_000002a4cf6ff590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002a4cf6ff5c8 .param/l "j" 0 4 12, C4<000010>;
P_000002a4cf6ff600 .param/l "jal" 0 4 12, C4<000011>;
P_000002a4cf6ff638 .param/l "jr" 0 4 6, C4<001000>;
P_000002a4cf6ff670 .param/l "lw" 0 4 8, C4<100011>;
P_000002a4cf6ff6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002a4cf6ff6e0 .param/l "or_" 0 4 5, C4<100101>;
P_000002a4cf6ff718 .param/l "ori" 0 4 8, C4<001101>;
P_000002a4cf6ff750 .param/l "sgt" 0 4 6, C4<101011>;
P_000002a4cf6ff788 .param/l "sll" 0 4 6, C4<000000>;
P_000002a4cf6ff7c0 .param/l "slt" 0 4 5, C4<101010>;
P_000002a4cf6ff7f8 .param/l "slti" 0 4 8, C4<101010>;
P_000002a4cf6ff830 .param/l "srl" 0 4 6, C4<000010>;
P_000002a4cf6ff868 .param/l "sub" 0 4 5, C4<100010>;
P_000002a4cf6ff8a0 .param/l "subu" 0 4 5, C4<100011>;
P_000002a4cf6ff8d8 .param/l "sw" 0 4 8, C4<101011>;
P_000002a4cf6ff910 .param/l "xor_" 0 4 5, C4<100110>;
P_000002a4cf6ff948 .param/l "xori" 0 4 8, C4<001110>;
L_000002a4cf72cb00 .functor NOT 1, v000002a4cf72ab10_0, C4<0>, C4<0>, C4<0>;
L_000002a4cf72ce80 .functor NOT 1, v000002a4cf72ab10_0, C4<0>, C4<0>, C4<0>;
L_000002a4cf72c9b0 .functor NOT 1, v000002a4cf72ab10_0, C4<0>, C4<0>, C4<0>;
L_000002a4cf72c710 .functor NOT 1, v000002a4cf72ab10_0, C4<0>, C4<0>, C4<0>;
L_000002a4cf72cef0 .functor NOT 1, v000002a4cf72ab10_0, C4<0>, C4<0>, C4<0>;
L_000002a4cf72c6a0 .functor NOT 1, v000002a4cf72ab10_0, C4<0>, C4<0>, C4<0>;
L_000002a4cf72c780 .functor NOT 1, v000002a4cf72ab10_0, C4<0>, C4<0>, C4<0>;
L_000002a4cf72cf60 .functor NOT 1, v000002a4cf72ab10_0, C4<0>, C4<0>, C4<0>;
L_000002a4cf72c080 .functor OR 1, v000002a4cf72b150_0, v000002a4cf6f2810_0, C4<0>, C4<0>;
L_000002a4cf72c5c0 .functor OR 1, L_000002a4cf7ded40, L_000002a4cf7de3e0, C4<0>, C4<0>;
L_000002a4cf72c400 .functor AND 1, L_000002a4cf7de660, L_000002a4cf7de840, C4<1>, C4<1>;
L_000002a4cf72c0f0 .functor NOT 1, v000002a4cf72ab10_0, C4<0>, C4<0>, C4<0>;
L_000002a4cf72c4e0 .functor OR 1, L_000002a4cf7dec00, L_000002a4cf7de160, C4<0>, C4<0>;
L_000002a4cf72ce10 .functor OR 1, L_000002a4cf72c4e0, L_000002a4cf7df060, C4<0>, C4<0>;
L_000002a4cf72ccc0 .functor OR 1, L_000002a4cf7df240, L_000002a4cf7f07c0, C4<0>, C4<0>;
L_000002a4cf72c7f0 .functor AND 1, L_000002a4cf7deac0, L_000002a4cf72ccc0, C4<1>, C4<1>;
L_000002a4cf72c160 .functor OR 1, L_000002a4cf7f0a40, L_000002a4cf7f16c0, C4<0>, C4<0>;
L_000002a4cf72c630 .functor AND 1, L_000002a4cf7f1620, L_000002a4cf72c160, C4<1>, C4<1>;
L_000002a4cf72cb70 .functor NOT 1, L_000002a4cf72c080, C4<0>, C4<0>, C4<0>;
v000002a4cf7247c0_0 .net "ALUOp", 3 0, v000002a4cf6f3850_0;  1 drivers
v000002a4cf724a40_0 .net "ALUResult", 31 0, v000002a4cf724c20_0;  1 drivers
v000002a4cf724ae0_0 .net "ALUSrc", 0 0, v000002a4cf6f4250_0;  1 drivers
v000002a4cf726410_0 .net "ALUin2", 31 0, L_000002a4cf7f13a0;  1 drivers
v000002a4cf726690_0 .net "MemReadEn", 0 0, v000002a4cf6f3f30_0;  1 drivers
v000002a4cf727e50_0 .net "MemWriteEn", 0 0, v000002a4cf6f3fd0_0;  1 drivers
v000002a4cf726870_0 .net "MemtoReg", 0 0, v000002a4cf6f38f0_0;  1 drivers
v000002a4cf727ef0_0 .net "PC", 31 0, v000002a4cf724180_0;  alias, 1 drivers
v000002a4cf726050_0 .net "PCPlus1", 31 0, L_000002a4cf7dede0;  1 drivers
v000002a4cf726d70_0 .net "PCsrc", 0 0, v000002a4cf725da0_0;  1 drivers
v000002a4cf726eb0_0 .net "RegDst", 0 0, v000002a4cf6f2c70_0;  1 drivers
v000002a4cf727d10_0 .net "RegWriteEn", 0 0, v000002a4cf6f3c10_0;  1 drivers
v000002a4cf727090_0 .net "WriteRegister", 4 0, L_000002a4cf7def20;  1 drivers
v000002a4cf7262d0_0 .net *"_ivl_0", 0 0, L_000002a4cf72cb00;  1 drivers
L_000002a4cf791ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a4cf726cd0_0 .net/2u *"_ivl_10", 4 0, L_000002a4cf791ec0;  1 drivers
L_000002a4cf7922b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf726f50_0 .net *"_ivl_101", 15 0, L_000002a4cf7922b0;  1 drivers
v000002a4cf727c70_0 .net *"_ivl_102", 31 0, L_000002a4cf7df420;  1 drivers
L_000002a4cf7922f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf727a90_0 .net *"_ivl_105", 25 0, L_000002a4cf7922f8;  1 drivers
L_000002a4cf792340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf727db0_0 .net/2u *"_ivl_106", 31 0, L_000002a4cf792340;  1 drivers
v000002a4cf7260f0_0 .net *"_ivl_108", 0 0, L_000002a4cf7de660;  1 drivers
L_000002a4cf792388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002a4cf726370_0 .net/2u *"_ivl_110", 5 0, L_000002a4cf792388;  1 drivers
v000002a4cf7265f0_0 .net *"_ivl_112", 0 0, L_000002a4cf7de840;  1 drivers
v000002a4cf726af0_0 .net *"_ivl_115", 0 0, L_000002a4cf72c400;  1 drivers
v000002a4cf7267d0_0 .net *"_ivl_116", 47 0, L_000002a4cf7dfd80;  1 drivers
L_000002a4cf7923d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf7274f0_0 .net *"_ivl_119", 15 0, L_000002a4cf7923d0;  1 drivers
L_000002a4cf791f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a4cf727770_0 .net/2u *"_ivl_12", 5 0, L_000002a4cf791f08;  1 drivers
v000002a4cf726190_0 .net *"_ivl_120", 47 0, L_000002a4cf7dfc40;  1 drivers
L_000002a4cf792418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf726230_0 .net *"_ivl_123", 15 0, L_000002a4cf792418;  1 drivers
v000002a4cf726a50_0 .net *"_ivl_125", 0 0, L_000002a4cf7de020;  1 drivers
v000002a4cf726b90_0 .net *"_ivl_126", 31 0, L_000002a4cf7de480;  1 drivers
v000002a4cf727310_0 .net *"_ivl_128", 47 0, L_000002a4cf7df7e0;  1 drivers
v000002a4cf726ff0_0 .net *"_ivl_130", 47 0, L_000002a4cf7df4c0;  1 drivers
v000002a4cf726c30_0 .net *"_ivl_132", 47 0, L_000002a4cf7df560;  1 drivers
v000002a4cf7279f0_0 .net *"_ivl_134", 47 0, L_000002a4cf7deca0;  1 drivers
v000002a4cf7264b0_0 .net *"_ivl_14", 0 0, L_000002a4cf72b6f0;  1 drivers
v000002a4cf7276d0_0 .net *"_ivl_140", 0 0, L_000002a4cf72c0f0;  1 drivers
L_000002a4cf7924a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf7273b0_0 .net/2u *"_ivl_142", 31 0, L_000002a4cf7924a8;  1 drivers
L_000002a4cf792580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002a4cf727130_0 .net/2u *"_ivl_146", 5 0, L_000002a4cf792580;  1 drivers
v000002a4cf726910_0 .net *"_ivl_148", 0 0, L_000002a4cf7dec00;  1 drivers
L_000002a4cf7925c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002a4cf7269b0_0 .net/2u *"_ivl_150", 5 0, L_000002a4cf7925c8;  1 drivers
v000002a4cf726550_0 .net *"_ivl_152", 0 0, L_000002a4cf7de160;  1 drivers
v000002a4cf726e10_0 .net *"_ivl_155", 0 0, L_000002a4cf72c4e0;  1 drivers
L_000002a4cf792610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002a4cf726730_0 .net/2u *"_ivl_156", 5 0, L_000002a4cf792610;  1 drivers
v000002a4cf7271d0_0 .net *"_ivl_158", 0 0, L_000002a4cf7df060;  1 drivers
L_000002a4cf791f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002a4cf727270_0 .net/2u *"_ivl_16", 4 0, L_000002a4cf791f50;  1 drivers
v000002a4cf727b30_0 .net *"_ivl_161", 0 0, L_000002a4cf72ce10;  1 drivers
L_000002a4cf792658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf727450_0 .net/2u *"_ivl_162", 15 0, L_000002a4cf792658;  1 drivers
v000002a4cf727590_0 .net *"_ivl_164", 31 0, L_000002a4cf7dfb00;  1 drivers
v000002a4cf727630_0 .net *"_ivl_167", 0 0, L_000002a4cf7de200;  1 drivers
v000002a4cf727bd0_0 .net *"_ivl_168", 15 0, L_000002a4cf7de2a0;  1 drivers
v000002a4cf727810_0 .net *"_ivl_170", 31 0, L_000002a4cf7dea20;  1 drivers
v000002a4cf7278b0_0 .net *"_ivl_174", 31 0, L_000002a4cf7df1a0;  1 drivers
L_000002a4cf7926a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf727950_0 .net *"_ivl_177", 25 0, L_000002a4cf7926a0;  1 drivers
L_000002a4cf7926e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf728060_0 .net/2u *"_ivl_178", 31 0, L_000002a4cf7926e8;  1 drivers
v000002a4cf728e20_0 .net *"_ivl_180", 0 0, L_000002a4cf7deac0;  1 drivers
L_000002a4cf792730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf728ba0_0 .net/2u *"_ivl_182", 5 0, L_000002a4cf792730;  1 drivers
v000002a4cf729b40_0 .net *"_ivl_184", 0 0, L_000002a4cf7df240;  1 drivers
L_000002a4cf792778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a4cf728c40_0 .net/2u *"_ivl_186", 5 0, L_000002a4cf792778;  1 drivers
v000002a4cf728ec0_0 .net *"_ivl_188", 0 0, L_000002a4cf7f07c0;  1 drivers
v000002a4cf729820_0 .net *"_ivl_19", 4 0, L_000002a4cf72b010;  1 drivers
v000002a4cf7290a0_0 .net *"_ivl_191", 0 0, L_000002a4cf72ccc0;  1 drivers
v000002a4cf7298c0_0 .net *"_ivl_193", 0 0, L_000002a4cf72c7f0;  1 drivers
L_000002a4cf7927c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a4cf729960_0 .net/2u *"_ivl_194", 5 0, L_000002a4cf7927c0;  1 drivers
v000002a4cf728100_0 .net *"_ivl_196", 0 0, L_000002a4cf7f0f40;  1 drivers
L_000002a4cf792808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a4cf7287e0_0 .net/2u *"_ivl_198", 31 0, L_000002a4cf792808;  1 drivers
L_000002a4cf791e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf7281a0_0 .net/2u *"_ivl_2", 5 0, L_000002a4cf791e78;  1 drivers
v000002a4cf728740_0 .net *"_ivl_20", 4 0, L_000002a4cf72ac50;  1 drivers
v000002a4cf729f00_0 .net *"_ivl_200", 31 0, L_000002a4cf7f11c0;  1 drivers
v000002a4cf729640_0 .net *"_ivl_204", 31 0, L_000002a4cf7f05e0;  1 drivers
L_000002a4cf792850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf728880_0 .net *"_ivl_207", 25 0, L_000002a4cf792850;  1 drivers
L_000002a4cf792898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf728240_0 .net/2u *"_ivl_208", 31 0, L_000002a4cf792898;  1 drivers
v000002a4cf729a00_0 .net *"_ivl_210", 0 0, L_000002a4cf7f1620;  1 drivers
L_000002a4cf7928e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf729be0_0 .net/2u *"_ivl_212", 5 0, L_000002a4cf7928e0;  1 drivers
v000002a4cf728f60_0 .net *"_ivl_214", 0 0, L_000002a4cf7f0a40;  1 drivers
L_000002a4cf792928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a4cf729320_0 .net/2u *"_ivl_216", 5 0, L_000002a4cf792928;  1 drivers
v000002a4cf729140_0 .net *"_ivl_218", 0 0, L_000002a4cf7f16c0;  1 drivers
v000002a4cf7282e0_0 .net *"_ivl_221", 0 0, L_000002a4cf72c160;  1 drivers
v000002a4cf7293c0_0 .net *"_ivl_223", 0 0, L_000002a4cf72c630;  1 drivers
L_000002a4cf792970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a4cf728600_0 .net/2u *"_ivl_224", 5 0, L_000002a4cf792970;  1 drivers
v000002a4cf728560_0 .net *"_ivl_226", 0 0, L_000002a4cf7f1a80;  1 drivers
v000002a4cf729780_0 .net *"_ivl_228", 31 0, L_000002a4cf7f1440;  1 drivers
v000002a4cf728380_0 .net *"_ivl_24", 0 0, L_000002a4cf72c9b0;  1 drivers
L_000002a4cf791f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a4cf729d20_0 .net/2u *"_ivl_26", 4 0, L_000002a4cf791f98;  1 drivers
v000002a4cf729dc0_0 .net *"_ivl_29", 4 0, L_000002a4cf72b1f0;  1 drivers
v000002a4cf728420_0 .net *"_ivl_32", 0 0, L_000002a4cf72c710;  1 drivers
L_000002a4cf791fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a4cf7284c0_0 .net/2u *"_ivl_34", 4 0, L_000002a4cf791fe0;  1 drivers
v000002a4cf728920_0 .net *"_ivl_37", 4 0, L_000002a4cf72b330;  1 drivers
v000002a4cf7289c0_0 .net *"_ivl_40", 0 0, L_000002a4cf72cef0;  1 drivers
L_000002a4cf792028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf728ce0_0 .net/2u *"_ivl_42", 15 0, L_000002a4cf792028;  1 drivers
v000002a4cf729aa0_0 .net *"_ivl_45", 15 0, L_000002a4cf7de340;  1 drivers
v000002a4cf729c80_0 .net *"_ivl_48", 0 0, L_000002a4cf72c6a0;  1 drivers
v000002a4cf7286a0_0 .net *"_ivl_5", 5 0, L_000002a4cf72abb0;  1 drivers
L_000002a4cf792070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf728a60_0 .net/2u *"_ivl_50", 36 0, L_000002a4cf792070;  1 drivers
L_000002a4cf7920b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf7291e0_0 .net/2u *"_ivl_52", 31 0, L_000002a4cf7920b8;  1 drivers
v000002a4cf729280_0 .net *"_ivl_55", 4 0, L_000002a4cf7de520;  1 drivers
v000002a4cf729e60_0 .net *"_ivl_56", 36 0, L_000002a4cf7df880;  1 drivers
v000002a4cf7296e0_0 .net *"_ivl_58", 36 0, L_000002a4cf7df6a0;  1 drivers
v000002a4cf729460_0 .net *"_ivl_62", 0 0, L_000002a4cf72c780;  1 drivers
L_000002a4cf792100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf728b00_0 .net/2u *"_ivl_64", 5 0, L_000002a4cf792100;  1 drivers
v000002a4cf728d80_0 .net *"_ivl_67", 5 0, L_000002a4cf7dfba0;  1 drivers
v000002a4cf729000_0 .net *"_ivl_70", 0 0, L_000002a4cf72cf60;  1 drivers
L_000002a4cf792148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf729500_0 .net/2u *"_ivl_72", 57 0, L_000002a4cf792148;  1 drivers
L_000002a4cf792190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf7295a0_0 .net/2u *"_ivl_74", 31 0, L_000002a4cf792190;  1 drivers
v000002a4cf72a930_0 .net *"_ivl_77", 25 0, L_000002a4cf7dfce0;  1 drivers
v000002a4cf72b8d0_0 .net *"_ivl_78", 57 0, L_000002a4cf7deb60;  1 drivers
v000002a4cf72ba10_0 .net *"_ivl_8", 0 0, L_000002a4cf72ce80;  1 drivers
v000002a4cf72aa70_0 .net *"_ivl_80", 57 0, L_000002a4cf7dee80;  1 drivers
L_000002a4cf7921d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a4cf72a610_0 .net/2u *"_ivl_84", 31 0, L_000002a4cf7921d8;  1 drivers
L_000002a4cf792220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a4cf72a390_0 .net/2u *"_ivl_88", 5 0, L_000002a4cf792220;  1 drivers
v000002a4cf72b830_0 .net *"_ivl_90", 0 0, L_000002a4cf7ded40;  1 drivers
L_000002a4cf792268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a4cf72bab0_0 .net/2u *"_ivl_92", 5 0, L_000002a4cf792268;  1 drivers
v000002a4cf72ae30_0 .net *"_ivl_94", 0 0, L_000002a4cf7de3e0;  1 drivers
v000002a4cf72b0b0_0 .net *"_ivl_97", 0 0, L_000002a4cf72c5c0;  1 drivers
v000002a4cf72bb50_0 .net *"_ivl_98", 47 0, L_000002a4cf7de7a0;  1 drivers
v000002a4cf72b790_0 .net "adderResult", 31 0, L_000002a4cf7de8e0;  1 drivers
v000002a4cf72a1b0_0 .net "address", 31 0, L_000002a4cf7df380;  1 drivers
v000002a4cf72ad90_0 .net "clk", 0 0, L_000002a4cf72c080;  alias, 1 drivers
v000002a4cf72bd30_0 .var "cycles_consumed", 31 0;
v000002a4cf72b650_0 .net "extImm", 31 0, L_000002a4cf7df100;  1 drivers
v000002a4cf72bbf0_0 .net "funct", 5 0, L_000002a4cf7df2e0;  1 drivers
v000002a4cf72a070_0 .net "hlt", 0 0, v000002a4cf6f2810_0;  1 drivers
v000002a4cf72a570_0 .net "imm", 15 0, L_000002a4cf7df600;  1 drivers
v000002a4cf72a4d0_0 .net "immediate", 31 0, L_000002a4cf7f0540;  1 drivers
v000002a4cf72a7f0_0 .net "input_clk", 0 0, v000002a4cf72b150_0;  1 drivers
v000002a4cf72be70_0 .net "instruction", 31 0, L_000002a4cf7ddf80;  1 drivers
v000002a4cf72bf10_0 .net "memoryReadData", 31 0, v000002a4cf725760_0;  1 drivers
v000002a4cf72bdd0_0 .net "nextPC", 31 0, L_000002a4cf7df920;  1 drivers
v000002a4cf72a110_0 .net "opcode", 5 0, L_000002a4cf72b3d0;  1 drivers
v000002a4cf72b510_0 .net "rd", 4 0, L_000002a4cf72acf0;  1 drivers
v000002a4cf72bc90_0 .net "readData1", 31 0, L_000002a4cf72c2b0;  1 drivers
v000002a4cf72a250_0 .net "readData1_w", 31 0, L_000002a4cf7f14e0;  1 drivers
v000002a4cf72a2f0_0 .net "readData2", 31 0, L_000002a4cf72c240;  1 drivers
v000002a4cf72aed0_0 .net "rs", 4 0, L_000002a4cf72b290;  1 drivers
v000002a4cf72a430_0 .net "rst", 0 0, v000002a4cf72ab10_0;  1 drivers
v000002a4cf72b470_0 .net "rt", 4 0, L_000002a4cf7df9c0;  1 drivers
v000002a4cf72a890_0 .net "shamt", 31 0, L_000002a4cf7de5c0;  1 drivers
v000002a4cf72b5b0_0 .net "wire_instruction", 31 0, L_000002a4cf72c550;  1 drivers
v000002a4cf72b970_0 .net "writeData", 31 0, L_000002a4cf7f1580;  1 drivers
v000002a4cf72af70_0 .net "zero", 0 0, L_000002a4cf7f1760;  1 drivers
L_000002a4cf72abb0 .part L_000002a4cf7ddf80, 26, 6;
L_000002a4cf72b3d0 .functor MUXZ 6, L_000002a4cf72abb0, L_000002a4cf791e78, L_000002a4cf72cb00, C4<>;
L_000002a4cf72b6f0 .cmp/eq 6, L_000002a4cf72b3d0, L_000002a4cf791f08;
L_000002a4cf72b010 .part L_000002a4cf7ddf80, 11, 5;
L_000002a4cf72ac50 .functor MUXZ 5, L_000002a4cf72b010, L_000002a4cf791f50, L_000002a4cf72b6f0, C4<>;
L_000002a4cf72acf0 .functor MUXZ 5, L_000002a4cf72ac50, L_000002a4cf791ec0, L_000002a4cf72ce80, C4<>;
L_000002a4cf72b1f0 .part L_000002a4cf7ddf80, 21, 5;
L_000002a4cf72b290 .functor MUXZ 5, L_000002a4cf72b1f0, L_000002a4cf791f98, L_000002a4cf72c9b0, C4<>;
L_000002a4cf72b330 .part L_000002a4cf7ddf80, 16, 5;
L_000002a4cf7df9c0 .functor MUXZ 5, L_000002a4cf72b330, L_000002a4cf791fe0, L_000002a4cf72c710, C4<>;
L_000002a4cf7de340 .part L_000002a4cf7ddf80, 0, 16;
L_000002a4cf7df600 .functor MUXZ 16, L_000002a4cf7de340, L_000002a4cf792028, L_000002a4cf72cef0, C4<>;
L_000002a4cf7de520 .part L_000002a4cf7ddf80, 6, 5;
L_000002a4cf7df880 .concat [ 5 32 0 0], L_000002a4cf7de520, L_000002a4cf7920b8;
L_000002a4cf7df6a0 .functor MUXZ 37, L_000002a4cf7df880, L_000002a4cf792070, L_000002a4cf72c6a0, C4<>;
L_000002a4cf7de5c0 .part L_000002a4cf7df6a0, 0, 32;
L_000002a4cf7dfba0 .part L_000002a4cf7ddf80, 0, 6;
L_000002a4cf7df2e0 .functor MUXZ 6, L_000002a4cf7dfba0, L_000002a4cf792100, L_000002a4cf72c780, C4<>;
L_000002a4cf7dfce0 .part L_000002a4cf7ddf80, 0, 26;
L_000002a4cf7deb60 .concat [ 26 32 0 0], L_000002a4cf7dfce0, L_000002a4cf792190;
L_000002a4cf7dee80 .functor MUXZ 58, L_000002a4cf7deb60, L_000002a4cf792148, L_000002a4cf72cf60, C4<>;
L_000002a4cf7df380 .part L_000002a4cf7dee80, 0, 32;
L_000002a4cf7dede0 .arith/sum 32, v000002a4cf724180_0, L_000002a4cf7921d8;
L_000002a4cf7ded40 .cmp/eq 6, L_000002a4cf72b3d0, L_000002a4cf792220;
L_000002a4cf7de3e0 .cmp/eq 6, L_000002a4cf72b3d0, L_000002a4cf792268;
L_000002a4cf7de7a0 .concat [ 32 16 0 0], L_000002a4cf7df380, L_000002a4cf7922b0;
L_000002a4cf7df420 .concat [ 6 26 0 0], L_000002a4cf72b3d0, L_000002a4cf7922f8;
L_000002a4cf7de660 .cmp/eq 32, L_000002a4cf7df420, L_000002a4cf792340;
L_000002a4cf7de840 .cmp/eq 6, L_000002a4cf7df2e0, L_000002a4cf792388;
L_000002a4cf7dfd80 .concat [ 32 16 0 0], L_000002a4cf72c2b0, L_000002a4cf7923d0;
L_000002a4cf7dfc40 .concat [ 32 16 0 0], v000002a4cf724180_0, L_000002a4cf792418;
L_000002a4cf7de020 .part L_000002a4cf7df600, 15, 1;
LS_000002a4cf7de480_0_0 .concat [ 1 1 1 1], L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020;
LS_000002a4cf7de480_0_4 .concat [ 1 1 1 1], L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020;
LS_000002a4cf7de480_0_8 .concat [ 1 1 1 1], L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020;
LS_000002a4cf7de480_0_12 .concat [ 1 1 1 1], L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020;
LS_000002a4cf7de480_0_16 .concat [ 1 1 1 1], L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020;
LS_000002a4cf7de480_0_20 .concat [ 1 1 1 1], L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020;
LS_000002a4cf7de480_0_24 .concat [ 1 1 1 1], L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020;
LS_000002a4cf7de480_0_28 .concat [ 1 1 1 1], L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020, L_000002a4cf7de020;
LS_000002a4cf7de480_1_0 .concat [ 4 4 4 4], LS_000002a4cf7de480_0_0, LS_000002a4cf7de480_0_4, LS_000002a4cf7de480_0_8, LS_000002a4cf7de480_0_12;
LS_000002a4cf7de480_1_4 .concat [ 4 4 4 4], LS_000002a4cf7de480_0_16, LS_000002a4cf7de480_0_20, LS_000002a4cf7de480_0_24, LS_000002a4cf7de480_0_28;
L_000002a4cf7de480 .concat [ 16 16 0 0], LS_000002a4cf7de480_1_0, LS_000002a4cf7de480_1_4;
L_000002a4cf7df7e0 .concat [ 16 32 0 0], L_000002a4cf7df600, L_000002a4cf7de480;
L_000002a4cf7df4c0 .arith/sum 48, L_000002a4cf7dfc40, L_000002a4cf7df7e0;
L_000002a4cf7df560 .functor MUXZ 48, L_000002a4cf7df4c0, L_000002a4cf7dfd80, L_000002a4cf72c400, C4<>;
L_000002a4cf7deca0 .functor MUXZ 48, L_000002a4cf7df560, L_000002a4cf7de7a0, L_000002a4cf72c5c0, C4<>;
L_000002a4cf7de8e0 .part L_000002a4cf7deca0, 0, 32;
L_000002a4cf7df920 .functor MUXZ 32, L_000002a4cf7dede0, L_000002a4cf7de8e0, v000002a4cf725da0_0, C4<>;
L_000002a4cf7ddf80 .functor MUXZ 32, L_000002a4cf72c550, L_000002a4cf7924a8, L_000002a4cf72c0f0, C4<>;
L_000002a4cf7dec00 .cmp/eq 6, L_000002a4cf72b3d0, L_000002a4cf792580;
L_000002a4cf7de160 .cmp/eq 6, L_000002a4cf72b3d0, L_000002a4cf7925c8;
L_000002a4cf7df060 .cmp/eq 6, L_000002a4cf72b3d0, L_000002a4cf792610;
L_000002a4cf7dfb00 .concat [ 16 16 0 0], L_000002a4cf7df600, L_000002a4cf792658;
L_000002a4cf7de200 .part L_000002a4cf7df600, 15, 1;
LS_000002a4cf7de2a0_0_0 .concat [ 1 1 1 1], L_000002a4cf7de200, L_000002a4cf7de200, L_000002a4cf7de200, L_000002a4cf7de200;
LS_000002a4cf7de2a0_0_4 .concat [ 1 1 1 1], L_000002a4cf7de200, L_000002a4cf7de200, L_000002a4cf7de200, L_000002a4cf7de200;
LS_000002a4cf7de2a0_0_8 .concat [ 1 1 1 1], L_000002a4cf7de200, L_000002a4cf7de200, L_000002a4cf7de200, L_000002a4cf7de200;
LS_000002a4cf7de2a0_0_12 .concat [ 1 1 1 1], L_000002a4cf7de200, L_000002a4cf7de200, L_000002a4cf7de200, L_000002a4cf7de200;
L_000002a4cf7de2a0 .concat [ 4 4 4 4], LS_000002a4cf7de2a0_0_0, LS_000002a4cf7de2a0_0_4, LS_000002a4cf7de2a0_0_8, LS_000002a4cf7de2a0_0_12;
L_000002a4cf7dea20 .concat [ 16 16 0 0], L_000002a4cf7df600, L_000002a4cf7de2a0;
L_000002a4cf7df100 .functor MUXZ 32, L_000002a4cf7dea20, L_000002a4cf7dfb00, L_000002a4cf72ce10, C4<>;
L_000002a4cf7df1a0 .concat [ 6 26 0 0], L_000002a4cf72b3d0, L_000002a4cf7926a0;
L_000002a4cf7deac0 .cmp/eq 32, L_000002a4cf7df1a0, L_000002a4cf7926e8;
L_000002a4cf7df240 .cmp/eq 6, L_000002a4cf7df2e0, L_000002a4cf792730;
L_000002a4cf7f07c0 .cmp/eq 6, L_000002a4cf7df2e0, L_000002a4cf792778;
L_000002a4cf7f0f40 .cmp/eq 6, L_000002a4cf72b3d0, L_000002a4cf7927c0;
L_000002a4cf7f11c0 .functor MUXZ 32, L_000002a4cf7df100, L_000002a4cf792808, L_000002a4cf7f0f40, C4<>;
L_000002a4cf7f0540 .functor MUXZ 32, L_000002a4cf7f11c0, L_000002a4cf7de5c0, L_000002a4cf72c7f0, C4<>;
L_000002a4cf7f05e0 .concat [ 6 26 0 0], L_000002a4cf72b3d0, L_000002a4cf792850;
L_000002a4cf7f1620 .cmp/eq 32, L_000002a4cf7f05e0, L_000002a4cf792898;
L_000002a4cf7f0a40 .cmp/eq 6, L_000002a4cf7df2e0, L_000002a4cf7928e0;
L_000002a4cf7f16c0 .cmp/eq 6, L_000002a4cf7df2e0, L_000002a4cf792928;
L_000002a4cf7f1a80 .cmp/eq 6, L_000002a4cf72b3d0, L_000002a4cf792970;
L_000002a4cf7f1440 .functor MUXZ 32, L_000002a4cf72c2b0, v000002a4cf724180_0, L_000002a4cf7f1a80, C4<>;
L_000002a4cf7f14e0 .functor MUXZ 32, L_000002a4cf7f1440, L_000002a4cf72c240, L_000002a4cf72c630, C4<>;
S_000002a4cf6e71a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002a4cf6e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002a4cf6ed390 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002a4cf72c470 .functor NOT 1, v000002a4cf6f4250_0, C4<0>, C4<0>, C4<0>;
v000002a4cf6f3990_0 .net *"_ivl_0", 0 0, L_000002a4cf72c470;  1 drivers
v000002a4cf6f2f90_0 .net "in1", 31 0, L_000002a4cf72c240;  alias, 1 drivers
v000002a4cf6f2e50_0 .net "in2", 31 0, L_000002a4cf7f0540;  alias, 1 drivers
v000002a4cf6f3030_0 .net "out", 31 0, L_000002a4cf7f13a0;  alias, 1 drivers
v000002a4cf6f42f0_0 .net "s", 0 0, v000002a4cf6f4250_0;  alias, 1 drivers
L_000002a4cf7f13a0 .functor MUXZ 32, L_000002a4cf7f0540, L_000002a4cf72c240, L_000002a4cf72c470, C4<>;
S_000002a4cf7569c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002a4cf6e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002a4cf721a20 .param/l "RType" 0 4 2, C4<000000>;
P_000002a4cf721a58 .param/l "add" 0 4 5, C4<100000>;
P_000002a4cf721a90 .param/l "addi" 0 4 8, C4<001000>;
P_000002a4cf721ac8 .param/l "addu" 0 4 5, C4<100001>;
P_000002a4cf721b00 .param/l "and_" 0 4 5, C4<100100>;
P_000002a4cf721b38 .param/l "andi" 0 4 8, C4<001100>;
P_000002a4cf721b70 .param/l "beq" 0 4 10, C4<000100>;
P_000002a4cf721ba8 .param/l "bne" 0 4 10, C4<000101>;
P_000002a4cf721be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002a4cf721c18 .param/l "j" 0 4 12, C4<000010>;
P_000002a4cf721c50 .param/l "jal" 0 4 12, C4<000011>;
P_000002a4cf721c88 .param/l "jr" 0 4 6, C4<001000>;
P_000002a4cf721cc0 .param/l "lw" 0 4 8, C4<100011>;
P_000002a4cf721cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002a4cf721d30 .param/l "or_" 0 4 5, C4<100101>;
P_000002a4cf721d68 .param/l "ori" 0 4 8, C4<001101>;
P_000002a4cf721da0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002a4cf721dd8 .param/l "sll" 0 4 6, C4<000000>;
P_000002a4cf721e10 .param/l "slt" 0 4 5, C4<101010>;
P_000002a4cf721e48 .param/l "slti" 0 4 8, C4<101010>;
P_000002a4cf721e80 .param/l "srl" 0 4 6, C4<000010>;
P_000002a4cf721eb8 .param/l "sub" 0 4 5, C4<100010>;
P_000002a4cf721ef0 .param/l "subu" 0 4 5, C4<100011>;
P_000002a4cf721f28 .param/l "sw" 0 4 8, C4<101011>;
P_000002a4cf721f60 .param/l "xor_" 0 4 5, C4<100110>;
P_000002a4cf721f98 .param/l "xori" 0 4 8, C4<001110>;
v000002a4cf6f3850_0 .var "ALUOp", 3 0;
v000002a4cf6f4250_0 .var "ALUSrc", 0 0;
v000002a4cf6f3f30_0 .var "MemReadEn", 0 0;
v000002a4cf6f3fd0_0 .var "MemWriteEn", 0 0;
v000002a4cf6f38f0_0 .var "MemtoReg", 0 0;
v000002a4cf6f2c70_0 .var "RegDst", 0 0;
v000002a4cf6f3c10_0 .var "RegWriteEn", 0 0;
v000002a4cf6f28b0_0 .net "funct", 5 0, L_000002a4cf7df2e0;  alias, 1 drivers
v000002a4cf6f2810_0 .var "hlt", 0 0;
v000002a4cf6f2db0_0 .net "opcode", 5 0, L_000002a4cf72b3d0;  alias, 1 drivers
v000002a4cf6f3cb0_0 .net "rst", 0 0, v000002a4cf72ab10_0;  alias, 1 drivers
E_000002a4cf6ecb90 .event anyedge, v000002a4cf6f3cb0_0, v000002a4cf6f2db0_0, v000002a4cf6f28b0_0;
S_000002a4cf756c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002a4cf6e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002a4cf6ed450 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002a4cf72c550 .functor BUFZ 32, L_000002a4cf7defc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a4cf6f30d0_0 .net "Data_Out", 31 0, L_000002a4cf72c550;  alias, 1 drivers
v000002a4cf6f4110 .array "InstMem", 0 1023, 31 0;
v000002a4cf6f44d0_0 .net *"_ivl_0", 31 0, L_000002a4cf7defc0;  1 drivers
v000002a4cf6f2770_0 .net *"_ivl_3", 9 0, L_000002a4cf7de700;  1 drivers
v000002a4cf6f2950_0 .net *"_ivl_4", 11 0, L_000002a4cf7de980;  1 drivers
L_000002a4cf792460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a4cf6f4390_0 .net *"_ivl_7", 1 0, L_000002a4cf792460;  1 drivers
v000002a4cf6f4430_0 .net "addr", 31 0, v000002a4cf724180_0;  alias, 1 drivers
v000002a4cf6f2a90_0 .var/i "i", 31 0;
L_000002a4cf7defc0 .array/port v000002a4cf6f4110, L_000002a4cf7de980;
L_000002a4cf7de700 .part v000002a4cf724180_0, 0, 10;
L_000002a4cf7de980 .concat [ 10 2 0 0], L_000002a4cf7de700, L_000002a4cf792460;
S_000002a4cf691320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002a4cf6e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002a4cf72c2b0 .functor BUFZ 32, L_000002a4cf7df740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a4cf72c240 .functor BUFZ 32, L_000002a4cf7ddee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a4cf6f29f0_0 .net *"_ivl_0", 31 0, L_000002a4cf7df740;  1 drivers
v000002a4cf6f2b30_0 .net *"_ivl_10", 6 0, L_000002a4cf7de0c0;  1 drivers
L_000002a4cf792538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a4cf6d3460_0 .net *"_ivl_13", 1 0, L_000002a4cf792538;  1 drivers
v000002a4cf6d40e0_0 .net *"_ivl_2", 6 0, L_000002a4cf7dfa60;  1 drivers
L_000002a4cf7924f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a4cf7256c0_0 .net *"_ivl_5", 1 0, L_000002a4cf7924f0;  1 drivers
v000002a4cf724e00_0 .net *"_ivl_8", 31 0, L_000002a4cf7ddee0;  1 drivers
v000002a4cf7251c0_0 .net "clk", 0 0, L_000002a4cf72c080;  alias, 1 drivers
v000002a4cf725d00_0 .var/i "i", 31 0;
v000002a4cf724ea0_0 .net "readData1", 31 0, L_000002a4cf72c2b0;  alias, 1 drivers
v000002a4cf724f40_0 .net "readData2", 31 0, L_000002a4cf72c240;  alias, 1 drivers
v000002a4cf724fe0_0 .net "readRegister1", 4 0, L_000002a4cf72b290;  alias, 1 drivers
v000002a4cf7254e0_0 .net "readRegister2", 4 0, L_000002a4cf7df9c0;  alias, 1 drivers
v000002a4cf725580 .array "registers", 31 0, 31 0;
v000002a4cf7244a0_0 .net "rst", 0 0, v000002a4cf72ab10_0;  alias, 1 drivers
v000002a4cf7249a0_0 .net "we", 0 0, v000002a4cf6f3c10_0;  alias, 1 drivers
v000002a4cf724d60_0 .net "writeData", 31 0, L_000002a4cf7f1580;  alias, 1 drivers
v000002a4cf725a80_0 .net "writeRegister", 4 0, L_000002a4cf7def20;  alias, 1 drivers
E_000002a4cf6ecf10/0 .event negedge, v000002a4cf6f3cb0_0;
E_000002a4cf6ecf10/1 .event posedge, v000002a4cf7251c0_0;
E_000002a4cf6ecf10 .event/or E_000002a4cf6ecf10/0, E_000002a4cf6ecf10/1;
L_000002a4cf7df740 .array/port v000002a4cf725580, L_000002a4cf7dfa60;
L_000002a4cf7dfa60 .concat [ 5 2 0 0], L_000002a4cf72b290, L_000002a4cf7924f0;
L_000002a4cf7ddee0 .array/port v000002a4cf725580, L_000002a4cf7de0c0;
L_000002a4cf7de0c0 .concat [ 5 2 0 0], L_000002a4cf7df9c0, L_000002a4cf792538;
S_000002a4cf6914b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002a4cf691320;
 .timescale 0 0;
v000002a4cf6f26d0_0 .var/i "i", 31 0;
S_000002a4cf67af60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002a4cf6e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002a4cf6ed490 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002a4cf72c1d0 .functor NOT 1, v000002a4cf6f2c70_0, C4<0>, C4<0>, C4<0>;
v000002a4cf725800_0 .net *"_ivl_0", 0 0, L_000002a4cf72c1d0;  1 drivers
v000002a4cf724680_0 .net "in1", 4 0, L_000002a4cf7df9c0;  alias, 1 drivers
v000002a4cf725ee0_0 .net "in2", 4 0, L_000002a4cf72acf0;  alias, 1 drivers
v000002a4cf724860_0 .net "out", 4 0, L_000002a4cf7def20;  alias, 1 drivers
v000002a4cf724900_0 .net "s", 0 0, v000002a4cf6f2c70_0;  alias, 1 drivers
L_000002a4cf7def20 .functor MUXZ 5, L_000002a4cf72acf0, L_000002a4cf7df9c0, L_000002a4cf72c1d0, C4<>;
S_000002a4cf67b0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002a4cf6e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002a4cf6ecfd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002a4cf72c320 .functor NOT 1, v000002a4cf6f38f0_0, C4<0>, C4<0>, C4<0>;
v000002a4cf725e40_0 .net *"_ivl_0", 0 0, L_000002a4cf72c320;  1 drivers
v000002a4cf724cc0_0 .net "in1", 31 0, v000002a4cf724c20_0;  alias, 1 drivers
v000002a4cf725c60_0 .net "in2", 31 0, v000002a4cf725760_0;  alias, 1 drivers
v000002a4cf7242c0_0 .net "out", 31 0, L_000002a4cf7f1580;  alias, 1 drivers
v000002a4cf724220_0 .net "s", 0 0, v000002a4cf6f38f0_0;  alias, 1 drivers
L_000002a4cf7f1580 .functor MUXZ 32, v000002a4cf725760_0, v000002a4cf724c20_0, L_000002a4cf72c320, C4<>;
S_000002a4cf6c0980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002a4cf6e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002a4cf6c0b10 .param/l "ADD" 0 9 12, C4<0000>;
P_000002a4cf6c0b48 .param/l "AND" 0 9 12, C4<0010>;
P_000002a4cf6c0b80 .param/l "NOR" 0 9 12, C4<0101>;
P_000002a4cf6c0bb8 .param/l "OR" 0 9 12, C4<0011>;
P_000002a4cf6c0bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002a4cf6c0c28 .param/l "SLL" 0 9 12, C4<1000>;
P_000002a4cf6c0c60 .param/l "SLT" 0 9 12, C4<0110>;
P_000002a4cf6c0c98 .param/l "SRL" 0 9 12, C4<1001>;
P_000002a4cf6c0cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002a4cf6c0d08 .param/l "XOR" 0 9 12, C4<0100>;
P_000002a4cf6c0d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002a4cf6c0d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002a4cf7929b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4cf724b80_0 .net/2u *"_ivl_0", 31 0, L_000002a4cf7929b8;  1 drivers
v000002a4cf725620_0 .net "opSel", 3 0, v000002a4cf6f3850_0;  alias, 1 drivers
v000002a4cf725120_0 .net "operand1", 31 0, L_000002a4cf7f14e0;  alias, 1 drivers
v000002a4cf724720_0 .net "operand2", 31 0, L_000002a4cf7f13a0;  alias, 1 drivers
v000002a4cf724c20_0 .var "result", 31 0;
v000002a4cf724400_0 .net "zero", 0 0, L_000002a4cf7f1760;  alias, 1 drivers
E_000002a4cf6ed4d0 .event anyedge, v000002a4cf6f3850_0, v000002a4cf725120_0, v000002a4cf6f3030_0;
L_000002a4cf7f1760 .cmp/eq 32, v000002a4cf724c20_0, L_000002a4cf7929b8;
S_000002a4cf6aa800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002a4cf6e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002a4cf7910a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002a4cf7910d8 .param/l "add" 0 4 5, C4<100000>;
P_000002a4cf791110 .param/l "addi" 0 4 8, C4<001000>;
P_000002a4cf791148 .param/l "addu" 0 4 5, C4<100001>;
P_000002a4cf791180 .param/l "and_" 0 4 5, C4<100100>;
P_000002a4cf7911b8 .param/l "andi" 0 4 8, C4<001100>;
P_000002a4cf7911f0 .param/l "beq" 0 4 10, C4<000100>;
P_000002a4cf791228 .param/l "bne" 0 4 10, C4<000101>;
P_000002a4cf791260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002a4cf791298 .param/l "j" 0 4 12, C4<000010>;
P_000002a4cf7912d0 .param/l "jal" 0 4 12, C4<000011>;
P_000002a4cf791308 .param/l "jr" 0 4 6, C4<001000>;
P_000002a4cf791340 .param/l "lw" 0 4 8, C4<100011>;
P_000002a4cf791378 .param/l "nor_" 0 4 5, C4<100111>;
P_000002a4cf7913b0 .param/l "or_" 0 4 5, C4<100101>;
P_000002a4cf7913e8 .param/l "ori" 0 4 8, C4<001101>;
P_000002a4cf791420 .param/l "sgt" 0 4 6, C4<101011>;
P_000002a4cf791458 .param/l "sll" 0 4 6, C4<000000>;
P_000002a4cf791490 .param/l "slt" 0 4 5, C4<101010>;
P_000002a4cf7914c8 .param/l "slti" 0 4 8, C4<101010>;
P_000002a4cf791500 .param/l "srl" 0 4 6, C4<000010>;
P_000002a4cf791538 .param/l "sub" 0 4 5, C4<100010>;
P_000002a4cf791570 .param/l "subu" 0 4 5, C4<100011>;
P_000002a4cf7915a8 .param/l "sw" 0 4 8, C4<101011>;
P_000002a4cf7915e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002a4cf791618 .param/l "xori" 0 4 8, C4<001110>;
v000002a4cf725da0_0 .var "PCsrc", 0 0;
v000002a4cf724040_0 .net "funct", 5 0, L_000002a4cf7df2e0;  alias, 1 drivers
v000002a4cf725080_0 .net "opcode", 5 0, L_000002a4cf72b3d0;  alias, 1 drivers
v000002a4cf7258a0_0 .net "operand1", 31 0, L_000002a4cf72c2b0;  alias, 1 drivers
v000002a4cf725260_0 .net "operand2", 31 0, L_000002a4cf7f13a0;  alias, 1 drivers
v000002a4cf725bc0_0 .net "rst", 0 0, v000002a4cf72ab10_0;  alias, 1 drivers
E_000002a4cf6ed510/0 .event anyedge, v000002a4cf6f3cb0_0, v000002a4cf6f2db0_0, v000002a4cf724ea0_0, v000002a4cf6f3030_0;
E_000002a4cf6ed510/1 .event anyedge, v000002a4cf6f28b0_0;
E_000002a4cf6ed510 .event/or E_000002a4cf6ed510/0, E_000002a4cf6ed510/1;
S_000002a4cf6aa990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002a4cf6e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002a4cf7240e0 .array "DataMem", 0 1023, 31 0;
v000002a4cf725300_0 .net "address", 31 0, v000002a4cf724c20_0;  alias, 1 drivers
v000002a4cf7253a0_0 .net "clock", 0 0, L_000002a4cf72cb70;  1 drivers
v000002a4cf725440_0 .net "data", 31 0, L_000002a4cf72c240;  alias, 1 drivers
v000002a4cf724360_0 .var/i "i", 31 0;
v000002a4cf725760_0 .var "q", 31 0;
v000002a4cf725940_0 .net "rden", 0 0, v000002a4cf6f3f30_0;  alias, 1 drivers
v000002a4cf7259e0_0 .net "wren", 0 0, v000002a4cf6f3fd0_0;  alias, 1 drivers
E_000002a4cf6ed590 .event posedge, v000002a4cf7253a0_0;
S_000002a4cf676a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002a4cf6e7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002a4cf6ed650 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002a4cf725b20_0 .net "PCin", 31 0, L_000002a4cf7df920;  alias, 1 drivers
v000002a4cf724180_0 .var "PCout", 31 0;
v000002a4cf724540_0 .net "clk", 0 0, L_000002a4cf72c080;  alias, 1 drivers
v000002a4cf7245e0_0 .net "rst", 0 0, v000002a4cf72ab10_0;  alias, 1 drivers
    .scope S_000002a4cf6aa800;
T_0 ;
    %wait E_000002a4cf6ed510;
    %load/vec4 v000002a4cf725bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a4cf725da0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a4cf725080_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002a4cf7258a0_0;
    %load/vec4 v000002a4cf725260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002a4cf725080_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002a4cf7258a0_0;
    %load/vec4 v000002a4cf725260_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002a4cf725080_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002a4cf725080_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002a4cf725080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002a4cf724040_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002a4cf725da0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002a4cf676a80;
T_1 ;
    %wait E_000002a4cf6ecf10;
    %load/vec4 v000002a4cf7245e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a4cf724180_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a4cf725b20_0;
    %assign/vec4 v000002a4cf724180_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a4cf756c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a4cf6f2a90_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002a4cf6f2a90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a4cf6f2a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %load/vec4 v000002a4cf6f2a90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a4cf6f2a90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf6f4110, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002a4cf7569c0;
T_3 ;
    %wait E_000002a4cf6ecb90;
    %load/vec4 v000002a4cf6f3cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002a4cf6f2810_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4cf6f4250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4cf6f3c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4cf6f3fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4cf6f38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4cf6f3f30_0, 0;
    %assign/vec4 v000002a4cf6f2c70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002a4cf6f2810_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002a4cf6f3850_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002a4cf6f4250_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a4cf6f3c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a4cf6f3fd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a4cf6f38f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a4cf6f3f30_0, 0, 1;
    %store/vec4 v000002a4cf6f2c70_0, 0, 1;
    %load/vec4 v000002a4cf6f2db0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f2810_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f2c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f3c10_0, 0;
    %load/vec4 v000002a4cf6f28b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f4250_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f4250_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f3c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f2c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f4250_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f3c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a4cf6f2c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f4250_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f3c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f4250_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f3c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f4250_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f3c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f4250_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f3c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f4250_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f3c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f4250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f38f0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f3fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a4cf6f4250_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a4cf6f3850_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002a4cf691320;
T_4 ;
    %wait E_000002a4cf6ecf10;
    %fork t_1, S_000002a4cf6914b0;
    %jmp t_0;
    .scope S_000002a4cf6914b0;
t_1 ;
    %load/vec4 v000002a4cf7244a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a4cf6f26d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002a4cf6f26d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a4cf6f26d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf725580, 0, 4;
    %load/vec4 v000002a4cf6f26d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a4cf6f26d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002a4cf7249a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002a4cf724d60_0;
    %load/vec4 v000002a4cf725a80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf725580, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf725580, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002a4cf691320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002a4cf691320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a4cf725d00_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002a4cf725d00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002a4cf725d00_0;
    %ix/getv/s 4, v000002a4cf725d00_0;
    %load/vec4a v000002a4cf725580, 4;
    %ix/getv/s 4, v000002a4cf725d00_0;
    %load/vec4a v000002a4cf725580, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002a4cf725d00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a4cf725d00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002a4cf6c0980;
T_6 ;
    %wait E_000002a4cf6ed4d0;
    %load/vec4 v000002a4cf725620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a4cf724c20_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002a4cf725120_0;
    %load/vec4 v000002a4cf724720_0;
    %add;
    %assign/vec4 v000002a4cf724c20_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002a4cf725120_0;
    %load/vec4 v000002a4cf724720_0;
    %sub;
    %assign/vec4 v000002a4cf724c20_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002a4cf725120_0;
    %load/vec4 v000002a4cf724720_0;
    %and;
    %assign/vec4 v000002a4cf724c20_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002a4cf725120_0;
    %load/vec4 v000002a4cf724720_0;
    %or;
    %assign/vec4 v000002a4cf724c20_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002a4cf725120_0;
    %load/vec4 v000002a4cf724720_0;
    %xor;
    %assign/vec4 v000002a4cf724c20_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002a4cf725120_0;
    %load/vec4 v000002a4cf724720_0;
    %or;
    %inv;
    %assign/vec4 v000002a4cf724c20_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002a4cf725120_0;
    %load/vec4 v000002a4cf724720_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002a4cf724c20_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002a4cf724720_0;
    %load/vec4 v000002a4cf725120_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002a4cf724c20_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002a4cf725120_0;
    %ix/getv 4, v000002a4cf724720_0;
    %shiftl 4;
    %assign/vec4 v000002a4cf724c20_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002a4cf725120_0;
    %ix/getv 4, v000002a4cf724720_0;
    %shiftr 4;
    %assign/vec4 v000002a4cf724c20_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002a4cf6aa990;
T_7 ;
    %wait E_000002a4cf6ed590;
    %load/vec4 v000002a4cf725940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002a4cf725300_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002a4cf7240e0, 4;
    %assign/vec4 v000002a4cf725760_0, 0;
T_7.0 ;
    %load/vec4 v000002a4cf7259e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002a4cf725440_0;
    %ix/getv 3, v000002a4cf725300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf7240e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002a4cf6aa990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a4cf724360_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002a4cf724360_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a4cf724360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a4cf7240e0, 0, 4;
    %load/vec4 v000002a4cf724360_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a4cf724360_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002a4cf6aa990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a4cf724360_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002a4cf724360_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002a4cf724360_0;
    %load/vec4a v000002a4cf7240e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002a4cf724360_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002a4cf724360_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a4cf724360_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002a4cf6e7010;
T_10 ;
    %wait E_000002a4cf6ecf10;
    %load/vec4 v000002a4cf72a430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a4cf72bd30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002a4cf72bd30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a4cf72bd30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002a4cf6e6cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a4cf72b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a4cf72ab10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002a4cf6e6cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002a4cf72b150_0;
    %inv;
    %assign/vec4 v000002a4cf72b150_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002a4cf6e6cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a4cf72ab10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a4cf72ab10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002a4cf72a9d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
