

Implementation tool: Xilinx Vivado v.2017.2
Project:             phasegen
Solution:            zybe
Device target:       xc7z010clg225-1
Report date:         Mon Nov 27 23:32:15 +0100 2017

#=== Post-Implementation Resource usage ===
SLICE:           48
LUT:            117
FF:             188
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    3.664
CP achieved post-implementation:    3.537
Timing met
