#ifndef _HC_CLK_GATE_H_
#define _HC_CLK_GATE_H_

#ifdef __cplusplus
extern "C" {
#endif

enum CLOCK_GATE {
	SFLASH_CLK = 0,
	SDIO_CLK,
	NAND_FLASH_CLK,
	DESCRAMBLE_CLK,
	TSG_CLK,
	DEMUX1_CLK,
	DEMUX2_CLK,
	TS_SWITCH_CLK,
	ETH_MAC_CLK,
	SAR_ADC_CLK,
	VDEC_CLK,
	DDR_PHY_APB_CLK,
	DFI_CLK,
	UART1_CLK,
	UART2_CLK,
	I2C1_CLK,
	HDMI_TX_PHY_REFP_CLK,
	WATCHDOG_CLK,
	REALTIMER_CLK,
	I2C2_CLK,
	I2C3_CLK,
	I2C4_CLK,
	SB_APB_CLK,
	SB_108M_CLK,
	SB_1843M_CLK,
	SB_27M_CLK,
	VOU_HD_CLK,
	VE_CLK,
	DE_CLK,
	TVENC_SD_CLK,
	GE_CLK,
	TVENC_HD_CLK,
	VIN_CLK,
	DE_HDMI_CLK,
	VDAC1_CLK,
	VDAC2_CLK,
	VDAC3_CLK,
	VDAC4_CLK,
	UART3_4_CLK,
	SGDMA1_CLK,
	SGDMA2_CLK,
	HDMI_TX_CLK,
	AUDIO_CLK,
	SPI_MASTER_CLK,
	DVI_CLK,
	VOU_HD_EXT_CLK,
	SPO_CLK,
	DDP_SPO_CLK,
	TSDMA_CLK,
	JENC_CLK,
	USB0_CLK,
	USB1_CLK,
	HDMI_TX_PHY_SYS_CLK,
	MIPI_CLK,
	BOOTROM_CLK,
	TVDEC_CLK,
	CPU1_CLK,
	DE4K_HDMI_CLK,
	DE4K_EXTO_CLK, 
	DE4K_CLK,
	DE4K_DVI_CLK,
	DE4K_VIN_CLK,
	DE4K_VOU_HD_CLK,
	LVDS_CH1_PIXEL_CLK,
	LVDS_CLK,
	VID_HDMI_CLK,
	VID_CVBS_CLK,
	HRX_CLK,
	HRX_IAUDCLK,
	RGB_CLK,
	PQ_CLK,
	AUD_EXTI_1_BCLK_P1,
	AUD_EXTI_SP_CLK_P1,
	AUD_EXTO_1_MCLK_P0,
	AUD_EXTO_SP_CLK_P0,
	AUD_EXTO_HDMI_ADAC_1_BCLK_P0,
	AUD_EXTO_HDMI_ADAC_1_BCLK_P1,
	AUD_EXTO_HDMI_ADAC_1_BCLK_P2,
	AUD_HDMI_SP_CLK_P0,
	AUD_HDMI_SP_CLK_P1,
	HDMI_F128_LR_CLK,
	AUD_PCMO_BCLK_CLK,
	MAX_GATE,
};

void hc_clk_disable_all(void);
void hc_clk_enable(enum CLOCK_GATE clock);
void hc_clk_disable(enum CLOCK_GATE clock);

#ifdef __cplusplus
}
#endif

#endif /* _HC_CLK_GATE_H_ */
