<?xml version="1.0"?>
<TOP_LEVEL_CNX_ELEMENT>
<GENERIC NAME="GENERATION" VALUE="STANDARD"/>
<GENERIC NAME="VERSION" VALUE="WM1.0"/>
<GENERIC NAME="MODULE" VALUE="ALTLVDS_RX"/>
<LIBRARY NAME="altera_mf" VALUE="altera_mf.altera_mf_components.all"/>
<PRIVATE NAME="Bitslip" VALUE="4"/>
<PRIVATE NAME="Clock_Choices" VALUE="tx_coreclock"/>
<PRIVATE NAME="Clock_Mode" VALUE="0"/>
<PRIVATE NAME="Data_rate" VALUE="800.0"/>
<PRIVATE NAME="Deser_Factor" VALUE="1"/>
<PRIVATE NAME="Dpll_Lock_Count" VALUE="0"/>
<PRIVATE NAME="Dpll_Lock_Window" VALUE="0"/>
<PRIVATE NAME="Enable_DPA_Mode" VALUE="OFF"/>
<PRIVATE NAME="Enable_FIFO_DPA_Channels" VALUE="0"/>
<PRIVATE NAME="Ext_PLL" VALUE="OFF"/>
<PRIVATE NAME="INTENDED_DEVICE_FAMILY" VALUE="Stratix IV"/>
<PRIVATE NAME="Le_Serdes" VALUE="OFF"/>
<PRIVATE NAME="Num_Channel" VALUE="2"/>
<PRIVATE NAME="Outclock_Divide_By" VALUE="0"/>
<PRIVATE NAME="pCNX_OUTCLK_ALIGN" VALUE="0"/>
<PRIVATE NAME="pINCLOCK_PHASE_SHIFT" VALUE="0.00"/>
<PRIVATE NAME="PLL_Enable" VALUE="0"/>
<PRIVATE NAME="PLL_Freq" VALUE="100.00"/>
<PRIVATE NAME="PLL_Period" VALUE="10.000"/>
<PRIVATE NAME="pOUTCLOCK_PHASE_SHIFT" VALUE="0"/>
<PRIVATE NAME="Reg_InOut" VALUE="0"/>
<PRIVATE NAME="Use_Cda_Reset" VALUE="0"/>
<PRIVATE NAME="Use_Clock_Resc" VALUE="AUTO"/>
<PRIVATE NAME="Use_Common_Rx_Tx_Plls" VALUE="0"/>
<PRIVATE NAME="Use_Data_Align" VALUE="0"/>
<PRIVATE NAME="Use_Lock" VALUE="0"/>
<PRIVATE NAME="Use_Pll_Areset" VALUE="0"/>
<PRIVATE NAME="Use_Rawperror" VALUE="0"/>
<PRIVATE NAME="Use_Tx_Out_Phase" VALUE="0"/>
<CONSTANT NAME="BUFFER_IMPLEMENTATION" VALUE="RAM"/>
<CONSTANT NAME="CDS_MODE" VALUE="UNUSED"/>
<CONSTANT NAME="COMMON_RX_TX_PLL" VALUE="OFF"/>
<CONSTANT NAME="clk_src_is_pll" VALUE="off"/>
<CONSTANT NAME="DATA_ALIGN_ROLLOVER" VALUE="4"/>
<CONSTANT NAME="DATA_RATE" VALUE="800.0 Mbps"/>
<CONSTANT NAME="DESERIALIZATION_FACTOR" VALUE="1"/>
<CONSTANT NAME="DPA_INITIAL_PHASE_VALUE" VALUE="0"/>
<CONSTANT NAME="DPLL_LOCK_COUNT" VALUE="0"/>
<CONSTANT NAME="DPLL_LOCK_WINDOW" VALUE="0"/>
<CONSTANT NAME="ENABLE_CLOCK_PIN_MODE" VALUE="UNUSED"/>
<CONSTANT NAME="ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY" VALUE="OFF"/>
<CONSTANT NAME="ENABLE_DPA_CALIBRATION" VALUE="ON"/>
<CONSTANT NAME="ENABLE_DPA_FIFO" VALUE="UNUSED"/>
<CONSTANT NAME="ENABLE_DPA_INITIAL_PHASE_SELECTION" VALUE="OFF"/>
<CONSTANT NAME="ENABLE_DPA_MODE" VALUE="OFF"/>
<CONSTANT NAME="ENABLE_DPA_PLL_CALIBRATION" VALUE="OFF"/>
<CONSTANT NAME="ENABLE_SOFT_CDR_MODE" VALUE="OFF"/>
<CONSTANT NAME="IMPLEMENT_IN_LES" VALUE="OFF"/>
<CONSTANT NAME="INCLOCK_BOOST" VALUE="0"/>
<CONSTANT NAME="INCLOCK_DATA_ALIGNMENT" VALUE="EDGE_ALIGNED"/>
<CONSTANT NAME="INCLOCK_PERIOD" VALUE="10000"/>
<CONSTANT NAME="INCLOCK_PHASE_SHIFT" VALUE="0"/>
<CONSTANT NAME="INPUT_DATA_RATE" VALUE="800"/>
<CONSTANT NAME="INTENDED_DEVICE_FAMILY" VALUE="Stratix IV"/>
<CONSTANT NAME="LOSE_LOCK_ON_ONE_CHANGE" VALUE="UNUSED"/>
<CONSTANT NAME="LPM_HINT" VALUE="UNUSED"/>
<CONSTANT NAME="LPM_TYPE" VALUE="altlvds_rx"/>
<CONSTANT NAME="NUMBER_OF_CHANNELS" VALUE="2"/>
<CONSTANT NAME="OUTCLOCK_RESOURCE" VALUE="AUTO"/>
<CONSTANT NAME="PLL_OPERATION_MODE" VALUE="UNUSED"/>
<CONSTANT NAME="PLL_SELF_RESET_ON_LOSS_LOCK" VALUE="UNUSED"/>
<CONSTANT NAME="PORT_RX_CHANNEL_DATA_ALIGN" VALUE="PORT_UNUSED"/>
<CONSTANT NAME="PORT_RX_DATA_ALIGN" VALUE="PORT_UNUSED"/>
<CONSTANT NAME="REFCLK_FREQUENCY" VALUE="UNUSED"/>
<CONSTANT NAME="REGISTERED_DATA_ALIGN_INPUT" VALUE="UNUSED"/>
<CONSTANT NAME="REGISTERED_OUTPUT" VALUE="OFF"/>
<CONSTANT NAME="RESET_FIFO_AT_FIRST_LOCK" VALUE="UNUSED"/>
<CONSTANT NAME="RX_ALIGN_DATA_REG" VALUE="RISING_EDGE"/>
<CONSTANT NAME="SIM_DPA_IS_NEGATIVE_PPM_DRIFT" VALUE="OFF"/>
<CONSTANT NAME="SIM_DPA_NET_PPM_VARIATION" VALUE="0"/>
<CONSTANT NAME="SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT" VALUE="0"/>
<CONSTANT NAME="USE_CORECLOCK_INPUT" VALUE="OFF"/>
<CONSTANT NAME="USE_DPLL_RAWPERROR" VALUE="OFF"/>
<CONSTANT NAME="USE_EXTERNAL_PLL" VALUE="OFF"/>
<CONSTANT NAME="USE_NO_PHASE_SHIFT" VALUE="ON"/>
<CONSTANT NAME="X_ON_BITSLIP" VALUE="ON"/>
<USED_PORT DIRECTION="INPUT" TYPE="NODEFVAL" LABEL="rx_in[1..0]">
<PORT NAME="rx_in" SIZE="0" SIZEBASE="0" WIDTH="2" WIDTHBASE="0"/>
</USED_PORT>
<CONNECT>
<SRCPORT NAME="@rx_in" SIZE="0" SIZEBASE="0" WIDTH="2" WIDTHBASE="0"/>
<DSTPORT NAME="rx_in" SIZE="0" SIZEBASE="0" WIDTH="2" WIDTHBASE="0"/>
</CONNECT>
<USED_PORT DIRECTION="OUTPUT" TYPE="NODEFVAL" LABEL="rx_out[1..0]">
<PORT NAME="rx_out" SIZE="0" SIZEBASE="0" WIDTH="2" WIDTHBASE="0"/>
</USED_PORT>
<CONNECT>
<SRCPORT NAME="rx_out" SIZE="0" SIZEBASE="0" WIDTH="2" WIDTHBASE="0"/>
<DSTPORT NAME="@rx_out" SIZE="0" SIZEBASE="0" WIDTH="2" WIDTHBASE="0"/>
</CONNECT>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="spwc_spw_rx_altlvds_rx.vhd" CHECKED="true" PERSISTENT="false"/>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="spwc_spw_rx_altlvds_rx.qip" CHECKED="true" PERSISTENT="false"/>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="spwc_spw_rx_altlvds_rx.bsf" CHECKED="true" PERSISTENT="true"/>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="spwc_spw_rx_altlvds_rx_inst.vhd" CHECKED="true" PERSISTENT="true"/>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="spwc_spw_rx_altlvds_rx.inc" CHECKED="true" PERSISTENT="true"/>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="spwc_spw_rx_altlvds_rx.cmp" CHECKED="true" PERSISTENT="true"/>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="spwc_spw_rx_altlvds_rx.ppf" CHECKED="true" PERSISTENT="false"/>
<PRIVATE NAME="SYNTH_WRAPPER_GEN_POSTFIX" VALUE="1"/>
<GENERIC NAME="LIB_FILE" VALUE="altera_mf"/>
<XML_SYMBOL>
<BOX>
192 80 27 65 Arial,10
</BOX>
<PINSTUB>
0 32 IN rx_in[1..0] 4 32 "rx_in[1..0]" HORIZ Arial,8
</PINSTUB>
<LINE>
0 32 64 32 SOLID THICK
</LINE>
<PINSTUB>
192 32 OUT rx_out[1..0] 134 32 "rx_out[1..0]" HORIZ Arial,8
</PINSTUB>
<LINE>
192 32 128 32 SOLID THICK
</LINE>
<LINE>
64 48 128 48
</LINE>
<LINE>
128 48 128 16
</LINE>
<LINE>
64 16 128 16
</LINE>
<LINE>
64 48 64 16
</LINE>
<LINE>
0 80 192 80
</LINE>
<LINE>
192 80 192 0
</LINE>
<LINE>
0 0 192 0
</LINE>
<LINE>
0 80 0 0
</LINE>
</XML_SYMBOL>
</TOP_LEVEL_CNX_ELEMENT>
