INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_12
