# Verilog-Digital-Systems-Project

# The Full Circuit:

![image](https://user-images.githubusercontent.com/130397610/232307928-5c841c57-e4ce-477b-9161-1341a9f04403.png)


# Our Final Design:

![image](https://user-images.githubusercontent.com/130397610/232308031-aa72bb84-3d02-4e9b-84d5-28c974817fd1.png)

 
