#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Thu May 16 21:52:40 2024
# Process ID: 26640
# Current directory: C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1/top.vds
# Journal file: C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1\vivado.jou
# Running On: IFAT, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 34159 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 576.555 ; gain = 186.566
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jains/OneDrive - UC San Diego/research/Opal Kelly/FrontPanel-Vivado-IP-Dist-v1.0.5'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.cache/ip 
Command: read_checkpoint -auto_incremental -incremental {C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/utils_1/imports/synth_1/top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23252
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1492.938 ; gain = 442.348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'DAC8568' [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/new/dac.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/new/dac.v:50]
INFO: [Synth 8-6155] done synthesizing module 'DAC8568' (0#1) [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/new/dac.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/imports/new/top.v:134]
INFO: [Synth 8-6157] synthesizing module 'ADS7067' [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/new/ADS7067.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/new/ADS7067.v:92]
INFO: [Synth 8-6155] done synthesizing module 'ADS7067' (0#1) [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/new/ADS7067.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1/.Xil/Vivado-26640-IFAT/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1/.Xil/Vivado-26640-IFAT/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1/.Xil/Vivado-26640-IFAT/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1/.Xil/Vivado-26640-IFAT/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FrontPanel_IFAT6' [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1/.Xil/Vivado-26640-IFAT/realtime/FrontPanel_IFAT6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FrontPanel_IFAT6' (0#1) [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1/.Xil/Vivado-26640-IFAT/realtime/FrontPanel_IFAT6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'leds_0' [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1/.Xil/Vivado-26640-IFAT/realtime/leds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'leds_0' (0#1) [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1/.Xil/Vivado-26640-IFAT/realtime/leds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/imports/new/top.v:3]
WARNING: [Synth 8-3917] design top has port PROBE_CLK_300M driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA4 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA5 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA6 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA7 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA8 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA9 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA10 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA11 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA12 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA13 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA14 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA15 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA16 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA17 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA18 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA19 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA20 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA21 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA22 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA23 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA_REQ driven by constant 0
WARNING: [Synth 8-3917] design top has port SHIFT_REG_D driven by constant 0
WARNING: [Synth 8-3917] design top has port ASYNC_RST driven by constant 0
WARNING: [Synth 8-3917] design top has port SHIFT_REG_SET driven by constant 0
WARNING: [Synth 8-3917] design top has port ARRAY_SHIFT_REG_CLK driven by constant 0
WARNING: [Synth 8-3917] design top has port OUTPUT_DATA_ACK driven by constant 0
WARNING: [Synth 8-3917] design top has port PULSE_GEN_RST driven by constant 0
WARNING: [Synth 8-3917] design top has port _setLFSR driven by constant 0
WARNING: [Synth 8-3917] design top has port resetIFAT driven by constant 0
WARNING: [Synth 8-7129] Port INPUT_DATA_ACK in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA0 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA1 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA2 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA3 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA4 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA5 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA6 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA7 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA8 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA9 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA10 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA11 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA12 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA13 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA_REQ in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1605.219 ; gain = 554.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1605.219 ; gain = 554.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1605.219 ; gain = 554.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1605.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'ADC_DATA_FIFO'
Finished Parsing XDC File [c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'ADC_DATA_FIFO'
Parsing XDC File [c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Data_Converter_Clocks'
Finished Parsing XDC File [c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Data_Converter_Clocks'
Parsing XDC File [c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc] for cell 'LEDS_IFAT6'
Finished Parsing XDC File [c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc] for cell 'LEDS_IFAT6'
Parsing XDC File [c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc] for cell 'OK_IFAT6'
Finished Parsing XDC File [c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc] for cell 'OK_IFAT6'
Parsing XDC File [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:747]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:747]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:748]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:748]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:749]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:749]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:750]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:750]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:751]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:751]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:752]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:752]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:753]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:753]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:754]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:754]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:755]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:755]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:756]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:756]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:757]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:757]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:758]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:758]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:759]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:759]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:760]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:760]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:761]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:761]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:762]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:762]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:763]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:763]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:764]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:764]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:765]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:765]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:766]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:766]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:767]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:767]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:768]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:768]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:769]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:769]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:770]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:770]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:771]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:771]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:772]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:772]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:773]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:773]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:774]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:774]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:775]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:775]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:776]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:776]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:777]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:777]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:778]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:778]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:779]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:779]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:780]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:780]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_mmcm0_clk0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:782]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:786]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:788]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/okHI/mmcm0/CLKOUT0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:789]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:793]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:793]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:794]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:794]
WARNING: [Vivado 12-508] No pins matched 'Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:798]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[0]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:800]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[0]_replica/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:800]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[1]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:801]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[1]_replica/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:801]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[2]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:802]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[3]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:803]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[4]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:804]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[4]_replica/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:804]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[5]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:805]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[5]_replica/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:805]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[6]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:806]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[7]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:807]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[8]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:808]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[9]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:809]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[9]_replica/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:809]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[10]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:810]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[11]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:811]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[12]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:812]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[12]_replica/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:812]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[13]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:813]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[14]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:814]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[15]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:815]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[16]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:816]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[17]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:817]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[18]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:818]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[18]_replica/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:818]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[19]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:819]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[20]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:820]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[21]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:821]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[22]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:822]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[23]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:823]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[24]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:824]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[25]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:825]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[26]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:826]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[26]_replica/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:826]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[27]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:827]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[28]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:828]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[29]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:829]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[30]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:830]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[30]_replica/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:830]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[31]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:831]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:835]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:835]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:836]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:836]
WARNING: [Vivado 12-508] No pins matched 'Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:840]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[0]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:842]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[0]_replica/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:842]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[1]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:843]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[2]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:844]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[3]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:845]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[4]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:846]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[5]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:847]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[5]_replica/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:847]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[6]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:848]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[7]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:849]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[8]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:850]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[9]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:851]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[10]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:852]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[11]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:853]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[12]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:854]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[13]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:855]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[14]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:856]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[15]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:857]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[16]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:858]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[17]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:859]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[18]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:860]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[19]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:861]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[20]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:862]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[21]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:863]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[22]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:864]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[23]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:865]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[24]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:866]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[25]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:867]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[26]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:868]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[27]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:869]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[28]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:870]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[29]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:871]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[30]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:872]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[31]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:873]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:877]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:877]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:878]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:878]
WARNING: [Vivado 12-508] No pins matched 'Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:882]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[0]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:884]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[0]_replica/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:884]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[1]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:885]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[2]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:886]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[3]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:887]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[4]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:888]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[5]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:889]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[6]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:890]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[7]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:891]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[8]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:892]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[9]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:893]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[10]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:894]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[11]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:895]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[12]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:896]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[13]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:897]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[14]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:898]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[15]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:899]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[16]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:900]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[17]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:901]
WARNING: [Vivado 12-508] No pins matched 'OK_IFAT6/inst/wi01/ep_dataout_reg[18]/C'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:902]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:902]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:919]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:919]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:920]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:920]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:961]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:961]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:962]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:962]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:1001]
Finished Parsing XDC File [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/constrs_1/imports/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1705.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1705.328 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ADC_DATA_FIFO' at clock pin 'rd_clk' is different from the actual clock period '9.921', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clkn. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clkn. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clkp. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clkp. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for led_out_tristate[0]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led_out_tristate[0]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for led_out_tristate[1]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led_out_tristate[1]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for led_out_tristate[2]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led_out_tristate[2]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for led_out_tristate[3]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led_out_tristate[3]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for led_out_tristate[4]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led_out_tristate[4]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for led_out_tristate[5]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led_out_tristate[5]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for led_out_tristate[6]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led_out_tristate[6]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for led_out_tristate[7]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led_out_tristate[7]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/leds_0/leds_0/leds_0_in_context.xdc}, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for okAA. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okAA. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for okHU[0]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okHU[0]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for okHU[1]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okHU[1]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for okHU[2]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okHU[2]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[0]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[0]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[10]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[10]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[11]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[11]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[12]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[12]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[13]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[13]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[14]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[14]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[15]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[15]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[16]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[16]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[17]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[17]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[18]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[18]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[19]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[19]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[1]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[1]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[20]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[20]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[21]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[21]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[22]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[22]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[23]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[23]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[24]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[24]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[25]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[25]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[26]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[26]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[27]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[27]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[28]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[28]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[29]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[29]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[2]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[2]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[30]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[30]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[31]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[31]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[3]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[3]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[4]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[4]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[5]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[5]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[6]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[6]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[7]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[7]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[8]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[8]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[9]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[9]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for okUH[0]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUH[0]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for okUH[1]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUH[1]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for okUH[2]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUH[2]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for okUH[3]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUH[3]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for okUH[4]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUH[4]. (constraint file  {c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6/FrontPanel_IFAT6_in_context.xdc}, line 84).
Applied set_property KEEP_HIERARCHY = SOFT for ADC_DATA_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Converter_Clocks. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LEDS_IFAT6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for OK_IFAT6. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'DAC8568'
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'ADS7067'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0001 |                               00
             Lower_SYNCb |                             0010 |                               01
              Write_Data |                             0100 |                               10
              Hold_SYNCb |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'DAC8568'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                    CONV |                         00000010 |                              001
                   WAIT1 |                         00000100 |                              010
                     LOW |                         00001000 |                              011
                   HIGH1 |                         00010000 |                              100
             CAPTURE_SDO |                         00100000 |                              101
                   HIGH2 |                         01000000 |                              110
                   WAIT2 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'ADS7067'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 5     
	   3 Input    5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port PROBE_CLK_300M driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA4 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA5 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA6 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA7 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA8 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA9 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA10 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA11 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA12 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA13 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA14 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA15 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA16 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA17 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA18 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA19 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA20 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA21 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA22 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA23 driven by constant 0
WARNING: [Synth 8-3917] design top has port INPUT_DATA_REQ driven by constant 0
WARNING: [Synth 8-3917] design top has port SHIFT_REG_D driven by constant 0
WARNING: [Synth 8-3917] design top has port ASYNC_RST driven by constant 0
WARNING: [Synth 8-3917] design top has port SHIFT_REG_SET driven by constant 0
WARNING: [Synth 8-3917] design top has port ARRAY_SHIFT_REG_CLK driven by constant 0
WARNING: [Synth 8-3917] design top has port OUTPUT_DATA_ACK driven by constant 0
WARNING: [Synth 8-3917] design top has port PULSE_GEN_RST driven by constant 0
WARNING: [Synth 8-3917] design top has port _setLFSR driven by constant 0
WARNING: [Synth 8-3917] design top has port resetIFAT driven by constant 0
WARNING: [Synth 8-7129] Port INPUT_DATA_ACK in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA0 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA1 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA2 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA3 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA4 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA5 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA6 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA7 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA8 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA9 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA10 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA11 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA12 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA13 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT_DATA_REQ in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         1|
|2     |clk_wiz_0        |         1|
|3     |FrontPanel_IFAT6 |         1|
|4     |leds_0           |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |FrontPanel_IFAT6 |     1|
|2     |clk_wiz          |     1|
|3     |fifo_generator   |     1|
|4     |leds             |     1|
|5     |CARRY4           |    55|
|6     |LUT1             |    62|
|7     |LUT2             |   110|
|8     |LUT3             |    36|
|9     |LUT4             |    96|
|10    |LUT5             |    55|
|11    |LUT6             |   155|
|12    |MUXF7            |    25|
|13    |MUXF8            |     2|
|14    |FDCE             |   151|
|15    |FDPE             |    10|
|16    |FDRE             |   192|
|17    |IBUF             |     1|
|18    |OBUF             |    62|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1706.242 ; gain = 655.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1706.242 ; gain = 554.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1706.242 ; gain = 655.652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1706.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 85d6ea80
INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 240 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1706.242 ; gain = 1106.191
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1706.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 16 21:53:44 2024...
