Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct  6 15:48:41 2021
| Host         : DESKTOP-Johnny running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: tim/outsignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.111        0.000                      0                   55        0.263        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.111        0.000                      0                   55        0.263        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 tim/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.329ns (43.161%)  route 3.067ns (56.839%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    tim/Clock
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  tim/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.374    tim/counter_reg[5]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.030 r  tim/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.030    tim/counter_reg[0]_i_10_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  tim/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.144    tim/counter_reg[0]_i_11_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  tim/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.258    tim/counter_reg[0]_i_13_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  tim/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.372    tim/counter_reg[0]_i_12_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  tim/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.486    tim/counter_reg[0]_i_14_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  tim/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.657    tim/p_0_in[26]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.303     8.960 r  tim/counter[0]_i_7/O
                         net (fo=2, routed)           0.610     9.570    tim/counter[0]_i_7_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.124     9.694 r  tim/counter[0]_i_1/O
                         net (fo=27, routed)          1.026    10.721    tim/clear
    SLICE_X1Y66          FDRE                                         r  tim/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.598    15.021    tim/Clock
    SLICE_X1Y66          FDRE                                         r  tim/counter_reg[24]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    tim/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 tim/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.329ns (43.161%)  route 3.067ns (56.839%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    tim/Clock
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  tim/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.374    tim/counter_reg[5]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.030 r  tim/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.030    tim/counter_reg[0]_i_10_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  tim/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.144    tim/counter_reg[0]_i_11_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  tim/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.258    tim/counter_reg[0]_i_13_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  tim/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.372    tim/counter_reg[0]_i_12_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  tim/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.486    tim/counter_reg[0]_i_14_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  tim/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.657    tim/p_0_in[26]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.303     8.960 r  tim/counter[0]_i_7/O
                         net (fo=2, routed)           0.610     9.570    tim/counter[0]_i_7_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.124     9.694 r  tim/counter[0]_i_1/O
                         net (fo=27, routed)          1.026    10.721    tim/clear
    SLICE_X1Y66          FDRE                                         r  tim/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.598    15.021    tim/Clock
    SLICE_X1Y66          FDRE                                         r  tim/counter_reg[25]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    tim/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 tim/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.329ns (43.161%)  route 3.067ns (56.839%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    tim/Clock
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  tim/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.374    tim/counter_reg[5]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.030 r  tim/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.030    tim/counter_reg[0]_i_10_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  tim/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.144    tim/counter_reg[0]_i_11_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  tim/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.258    tim/counter_reg[0]_i_13_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  tim/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.372    tim/counter_reg[0]_i_12_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  tim/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.486    tim/counter_reg[0]_i_14_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  tim/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.657    tim/p_0_in[26]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.303     8.960 r  tim/counter[0]_i_7/O
                         net (fo=2, routed)           0.610     9.570    tim/counter[0]_i_7_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.124     9.694 r  tim/counter[0]_i_1/O
                         net (fo=27, routed)          1.026    10.721    tim/clear
    SLICE_X1Y66          FDRE                                         r  tim/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.598    15.021    tim/Clock
    SLICE_X1Y66          FDRE                                         r  tim/counter_reg[26]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    tim/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 tim/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.329ns (44.272%)  route 2.932ns (55.728%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    tim/Clock
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  tim/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.374    tim/counter_reg[5]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.030 r  tim/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.030    tim/counter_reg[0]_i_10_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  tim/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.144    tim/counter_reg[0]_i_11_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  tim/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.258    tim/counter_reg[0]_i_13_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  tim/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.372    tim/counter_reg[0]_i_12_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  tim/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.486    tim/counter_reg[0]_i_14_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  tim/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.657    tim/p_0_in[26]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.303     8.960 r  tim/counter[0]_i_7/O
                         net (fo=2, routed)           0.610     9.570    tim/counter[0]_i_7_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.124     9.694 r  tim/counter[0]_i_1/O
                         net (fo=27, routed)          0.891    10.585    tim/clear
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    tim/Clock
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[0]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.836    tim/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 tim/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.329ns (44.272%)  route 2.932ns (55.728%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    tim/Clock
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  tim/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.374    tim/counter_reg[5]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.030 r  tim/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.030    tim/counter_reg[0]_i_10_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  tim/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.144    tim/counter_reg[0]_i_11_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  tim/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.258    tim/counter_reg[0]_i_13_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  tim/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.372    tim/counter_reg[0]_i_12_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  tim/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.486    tim/counter_reg[0]_i_14_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  tim/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.657    tim/p_0_in[26]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.303     8.960 r  tim/counter[0]_i_7/O
                         net (fo=2, routed)           0.610     9.570    tim/counter[0]_i_7_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.124     9.694 r  tim/counter[0]_i_1/O
                         net (fo=27, routed)          0.891    10.585    tim/clear
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    tim/Clock
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.836    tim/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 tim/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.329ns (44.272%)  route 2.932ns (55.728%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    tim/Clock
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  tim/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.374    tim/counter_reg[5]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.030 r  tim/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.030    tim/counter_reg[0]_i_10_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  tim/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.144    tim/counter_reg[0]_i_11_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  tim/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.258    tim/counter_reg[0]_i_13_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  tim/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.372    tim/counter_reg[0]_i_12_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  tim/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.486    tim/counter_reg[0]_i_14_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  tim/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.657    tim/p_0_in[26]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.303     8.960 r  tim/counter[0]_i_7/O
                         net (fo=2, routed)           0.610     9.570    tim/counter[0]_i_7_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.124     9.694 r  tim/counter[0]_i_1/O
                         net (fo=27, routed)          0.891    10.585    tim/clear
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    tim/Clock
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.836    tim/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 tim/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.329ns (44.272%)  route 2.932ns (55.728%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    tim/Clock
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  tim/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.374    tim/counter_reg[5]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.030 r  tim/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.030    tim/counter_reg[0]_i_10_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  tim/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.144    tim/counter_reg[0]_i_11_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  tim/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.258    tim/counter_reg[0]_i_13_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  tim/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.372    tim/counter_reg[0]_i_12_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  tim/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.486    tim/counter_reg[0]_i_14_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  tim/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.657    tim/p_0_in[26]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.303     8.960 r  tim/counter[0]_i_7/O
                         net (fo=2, routed)           0.610     9.570    tim/counter[0]_i_7_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.124     9.694 r  tim/counter[0]_i_1/O
                         net (fo=27, routed)          0.891    10.585    tim/clear
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    tim/Clock
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.836    tim/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 tim/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 2.329ns (44.327%)  route 2.925ns (55.673%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    tim/Clock
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  tim/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.374    tim/counter_reg[5]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.030 r  tim/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.030    tim/counter_reg[0]_i_10_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  tim/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.144    tim/counter_reg[0]_i_11_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  tim/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.258    tim/counter_reg[0]_i_13_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  tim/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.372    tim/counter_reg[0]_i_12_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  tim/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.486    tim/counter_reg[0]_i_14_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  tim/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.657    tim/p_0_in[26]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.303     8.960 r  tim/counter[0]_i_7/O
                         net (fo=2, routed)           0.610     9.570    tim/counter[0]_i_7_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.124     9.694 r  tim/counter[0]_i_1/O
                         net (fo=27, routed)          0.884    10.579    tim/clear
    SLICE_X1Y65          FDRE                                         r  tim/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.599    15.022    tim/Clock
    SLICE_X1Y65          FDRE                                         r  tim/counter_reg[20]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    tim/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 tim/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 2.329ns (44.327%)  route 2.925ns (55.673%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    tim/Clock
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  tim/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.374    tim/counter_reg[5]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.030 r  tim/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.030    tim/counter_reg[0]_i_10_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  tim/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.144    tim/counter_reg[0]_i_11_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  tim/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.258    tim/counter_reg[0]_i_13_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  tim/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.372    tim/counter_reg[0]_i_12_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  tim/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.486    tim/counter_reg[0]_i_14_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  tim/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.657    tim/p_0_in[26]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.303     8.960 r  tim/counter[0]_i_7/O
                         net (fo=2, routed)           0.610     9.570    tim/counter[0]_i_7_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.124     9.694 r  tim/counter[0]_i_1/O
                         net (fo=27, routed)          0.884    10.579    tim/clear
    SLICE_X1Y65          FDRE                                         r  tim/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.599    15.022    tim/Clock
    SLICE_X1Y65          FDRE                                         r  tim/counter_reg[21]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    tim/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 tim/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 2.329ns (44.327%)  route 2.925ns (55.673%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    tim/Clock
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  tim/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.374    tim/counter_reg[5]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.030 r  tim/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.030    tim/counter_reg[0]_i_10_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  tim/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.144    tim/counter_reg[0]_i_11_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  tim/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.258    tim/counter_reg[0]_i_13_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  tim/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.372    tim/counter_reg[0]_i_12_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  tim/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.486    tim/counter_reg[0]_i_14_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  tim/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.657    tim/p_0_in[26]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.303     8.960 r  tim/counter[0]_i_7/O
                         net (fo=2, routed)           0.610     9.570    tim/counter[0]_i_7_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.124     9.694 r  tim/counter[0]_i_1/O
                         net (fo=27, routed)          0.884    10.579    tim/clear
    SLICE_X1Y65          FDRE                                         r  tim/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.599    15.022    tim/Clock
    SLICE_X1Y65          FDRE                                         r  tim/counter_reg[22]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    tim/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tim/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.601     1.520    tim/Clock
    SLICE_X1Y62          FDRE                                         r  tim/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tim/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.780    tim/counter_reg[11]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  tim/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    tim/counter_reg[8]_i_1_n_4
    SLICE_X1Y62          FDRE                                         r  tim/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.873     2.038    tim/Clock
    SLICE_X1Y62          FDRE                                         r  tim/counter_reg[11]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.105     1.625    tim/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tim/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    tim/Clock
    SLICE_X1Y65          FDRE                                         r  tim/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  tim/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.779    tim/counter_reg[23]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  tim/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    tim/counter_reg[20]_i_1_n_4
    SLICE_X1Y65          FDRE                                         r  tim/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    tim/Clock
    SLICE_X1Y65          FDRE                                         r  tim/counter_reg[23]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    tim/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tim/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    tim/Clock
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  tim/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.781    tim/counter_reg[3]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  tim/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.889    tim/counter_reg[0]_i_2_n_4
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    tim/Clock
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.105     1.626    tim/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tim/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    tim/Clock
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  tim/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.781    tim/counter_reg[7]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  tim/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    tim/counter_reg[4]_i_1_n_4
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    tim/Clock
    SLICE_X1Y61          FDRE                                         r  tim/counter_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.105     1.626    tim/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tim/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    tim/Clock
    SLICE_X1Y63          FDRE                                         r  tim/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  tim/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.779    tim/counter_reg[15]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  tim/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    tim/counter_reg[12]_i_1_n_4
    SLICE_X1Y63          FDRE                                         r  tim/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    tim/Clock
    SLICE_X1Y63          FDRE                                         r  tim/counter_reg[15]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     1.624    tim/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tim/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    tim/Clock
    SLICE_X1Y64          FDRE                                         r  tim/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  tim/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.779    tim/counter_reg[19]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  tim/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    tim/counter_reg[16]_i_1_n_4
    SLICE_X1Y64          FDRE                                         r  tim/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    tim/Clock
    SLICE_X1Y64          FDRE                                         r  tim/counter_reg[19]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.105     1.624    tim/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tim/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    tim/Clock
    SLICE_X1Y66          FDRE                                         r  tim/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  tim/counter_reg[26]/Q
                         net (fo=2, routed)           0.120     1.780    tim/counter_reg[26]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  tim/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    tim/counter_reg[24]_i_1_n_5
    SLICE_X1Y66          FDRE                                         r  tim/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    tim/Clock
    SLICE_X1Y66          FDRE                                         r  tim/counter_reg[26]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    tim/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tim/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.601     1.520    tim/Clock
    SLICE_X1Y62          FDRE                                         r  tim/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tim/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.782    tim/counter_reg[10]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  tim/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    tim/counter_reg[8]_i_1_n_5
    SLICE_X1Y62          FDRE                                         r  tim/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.873     2.038    tim/Clock
    SLICE_X1Y62          FDRE                                         r  tim/counter_reg[10]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.105     1.625    tim/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tim/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    tim/Clock
    SLICE_X1Y65          FDRE                                         r  tim/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  tim/counter_reg[22]/Q
                         net (fo=2, routed)           0.120     1.781    tim/counter_reg[22]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  tim/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    tim/counter_reg[20]_i_1_n_5
    SLICE_X1Y65          FDRE                                         r  tim/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    tim/Clock
    SLICE_X1Y65          FDRE                                         r  tim/counter_reg[22]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    tim/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tim/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    tim/Clock
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  tim/counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.783    tim/counter_reg[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  tim/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.894    tim/counter_reg[0]_i_2_n_5
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    tim/Clock
    SLICE_X1Y60          FDRE                                         r  tim/counter_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.105     1.626    tim/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     tim/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y62     tim/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y62     tim/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     tim/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     tim/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     tim/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     tim/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     tim/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     tim/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     tim/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     tim/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     tim/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     tim/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     tim/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     tim/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     tim/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     tim/counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     tim/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     tim/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     tim/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     tim/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     tim/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     tim/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     tim/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     tim/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     tim/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     tim/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     tim/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     tim/counter_reg[10]/C



