
---------- Begin Simulation Statistics ----------
final_tick                               926050273683000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32854                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829348                       # Number of bytes of host memory used
host_op_rate                                    55277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   304.38                       # Real time elapsed on the host
host_tick_rate                               35056552                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16825012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010670                       # Number of seconds simulated
sim_ticks                                 10670400500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       180012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        362182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5081441                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       574672                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6186188                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2893930                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5081441                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2187511                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6209550                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               4                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       271464                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          16394954                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12219165                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       574672                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1007539                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19877081                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18288836                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.919960                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.116199                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13904491     76.03%     76.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1219979      6.67%     82.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       798754      4.37%     87.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       502304      2.75%     89.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       257913      1.41%     91.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       317041      1.73%     92.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       142279      0.78%     93.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       138536      0.76%     94.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1007539      5.51%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18288836                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806537                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871375                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350129     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853031     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824994                       # Class of committed instruction
system.switch_cpus.commit.refs                2445456                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.134078                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.134078                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9694532                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       43867401                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3961393                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6483841                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         576013                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        622322                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3319047                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370581                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1050105                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3269                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6209550                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4735997                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15729802                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        171343                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29783028                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1152026                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.290971                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5032291                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2893934                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.395592                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     21338106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.267861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.214926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12751858     59.76%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           697325      3.27%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           871208      4.08%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           969522      4.54%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           485494      2.28%     73.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           438009      2.05%     75.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           987492      4.63%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           110997      0.52%     81.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4026201     18.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     21338106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18416                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18630                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       649575                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3664753                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.487198                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4934113                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1048986                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2808346                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4057276                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        61983                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1535428                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36702103                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3885127                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1288835                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      31737964                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10936                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         576013                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         15036                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       136963                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       126419                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1517                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2035                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2185898                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       961347                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         2035                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       449676                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       199899                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30222234                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              30608005                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.724771                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21904197                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.434250                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               30743589                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         41562058                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25863115                       # number of integer regfile writes
system.switch_cpus.ipc                       0.468586                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.468586                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       126191      0.38%      0.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27712195     83.91%     84.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13756      0.04%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4062671     12.30%     96.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1074125      3.25%     99.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19414      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18453      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33026805                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38466                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76351                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36850                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49450                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              490264                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014844                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          405585     82.73%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     82.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          83866     17.11%     99.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           214      0.04%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          571      0.12%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           28      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       33352412                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     87930268                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30571155                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     56531535                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36702103                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33026805                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19877077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       124645                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     19754449                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     21338106                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.547785                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.181289                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12337259     57.82%     57.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1221748      5.73%     63.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1667190      7.81%     71.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1584006      7.42%     78.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1588270      7.44%     86.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1215213      5.70%     91.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       965563      4.53%     96.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       574720      2.69%     99.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       184137      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     21338106                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.547591                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4735997                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       495831                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       585520                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4057276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1535428                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13201558                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 21340781                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9286402                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         143634                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4389980                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        287880                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     101080054                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41274294                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50935978                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6535720                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            307                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         576013                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        549986                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         30092230                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22966                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     58098473                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1881028                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             53983372                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76474384                       # The number of ROB writes
system.switch_cpus.timesIdled                      30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       101929                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594192                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         101929                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             182096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6760                       # Transaction distribution
system.membus.trans_dist::CleanEvict           173252                       # Transaction distribution
system.membus.trans_dist::ReadExReq                73                       # Transaction distribution
system.membus.trans_dist::ReadExResp               73                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        182097                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       544351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       544351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 544351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12091456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12091456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12091456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            182170                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  182170    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              182170                       # Request fanout histogram
system.membus.reqLayer2.occupancy           428123500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          980972750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  10670400500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297075                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23063                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          459424                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             558                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            52                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297025                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20088576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20091904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          185930                       # Total snoops (count)
system.tol2bus.snoopTraffic                    432640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           483565                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.210787                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.407868                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 381636     78.92%     78.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 101929     21.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             483565                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          313397000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446368500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             75000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       115465                       # number of demand (read+write) hits
system.l2.demand_hits::total                   115465                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       115465                       # number of overall hits
system.l2.overall_hits::total                  115465                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       182116                       # number of demand (read+write) misses
system.l2.demand_misses::total                 182170                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       182116                       # number of overall misses
system.l2.overall_misses::total                182170                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3991500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  16273039500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16277031000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3991500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  16273039500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16277031000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297635                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297635                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.611988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.612058                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.611988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.612058                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        79830                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89355.353181                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89350.776747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        79830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89355.353181                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89350.776747                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6760                       # number of writebacks
system.l2.writebacks::total                      6760                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       182116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            182166                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       182116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           182166                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3491500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  14451889500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14455381000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3491500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  14451889500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14455381000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.611988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.612045                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.611988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.612045                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        69830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79355.408092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79352.793606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        69830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79355.408092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79352.793606                       # average overall mshr miss latency
system.l2.replacements                         185930                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        16303                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16303                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        16303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16303                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        96011                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         96011                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          485                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   485                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           73                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  73                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      3983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.130824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.130824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 54568.493151                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54568.493151                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           73                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             73                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      3253500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3253500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.130824                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.130824                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 44568.493151                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 44568.493151                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3991500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3991500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        79830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76759.615385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3491500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3491500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        69830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69830                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       114980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            114980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       182043                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          182045                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  16269056000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16269056000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297023                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297025                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.612892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.612895                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89369.302857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89368.321020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       182043                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       182043                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  14448636000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14448636000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.612892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.612888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79369.357789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79369.357789                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2029.125604                       # Cycle average of tags in use
system.l2.tags.total_refs                      492379                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    185930                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.648196                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.701519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.055050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.051076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.879612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1976.438346                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.025245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.965058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990784                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          731                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1376362                       # Number of tag accesses
system.l2.tags.data_accesses                  1376362                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11655424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11658880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       432640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          432640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       182116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              182170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6760                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6760                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             11996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             11996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       299895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1092313639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1092637526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        11996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       299895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           311891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40545807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40545807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40545807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            11996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            11996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       299895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1092313639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1133183333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    180092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000503112250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          391                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          391                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              351823                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5978                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      182166                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6760                       # Number of write requests accepted
system.mem_ctrls.readBursts                    182166                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2024                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   383                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              358                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3582112000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  900710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6959774500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19884.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38634.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    96202                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5551                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                182166                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6760                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   71736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   35354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        84726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    140.820244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.239563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   157.420411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        55628     65.66%     65.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15683     18.51%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5236      6.18%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3309      3.91%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2247      2.65%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1419      1.67%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          697      0.82%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          288      0.34%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          219      0.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        84726                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     460.455243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    413.524071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    267.396714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           35      8.95%      8.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          146     37.34%     46.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          114     29.16%     75.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           41     10.49%     85.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           19      4.86%     90.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           12      3.07%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            9      2.30%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            6      1.53%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      1.02%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.51%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.26%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           391                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.242967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.675426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              344     87.98%     87.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.02%     89.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38      9.72%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           391                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11529088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  129536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  406464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11658624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               432640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1080.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1092.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10670309500                       # Total gap between requests
system.mem_ctrls.avgGap                      56478.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11525888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       406464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 299895.022684481228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1080173888.505872011185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 38092665.781382806599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       182116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6760                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1435000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6958339500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 256494480250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28700.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     38208.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37942970.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            299601540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            159219225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           634874520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           18457920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     842056800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4372591410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        415224480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6742025895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        631.843753                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1040444750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    356200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9273745750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            305442060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            162315945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           651339360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           14694300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     842056800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4334614020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        447206400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6757668885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.309770                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1123207000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    356200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9190983500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10670390500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4735914                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4735923                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4735914                       # number of overall hits
system.cpu.icache.overall_hits::total         4735923                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           83                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             85                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           83                       # number of overall misses
system.cpu.icache.overall_misses::total            85                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6208000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6208000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6208000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6208000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4735997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4736008                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4735997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4736008                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74795.180723                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73035.294118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74795.180723                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73035.294118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           33                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           33                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4067000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4067000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        81340                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        81340                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        81340                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        81340                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4735914                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4735923                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           83                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            85                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6208000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6208000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4735997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4736008                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74795.180723                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73035.294118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           33                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4067000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4067000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        81340                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        81340                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000578                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000555                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9472068                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9472068                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3302023                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3302023                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3302023                       # number of overall hits
system.cpu.dcache.overall_hits::total         3302023                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       396086                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         396088                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       396086                       # number of overall misses
system.cpu.dcache.overall_misses::total        396088                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  22050413996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22050413996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  22050413996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22050413996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3698109                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3698111                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3698109                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3698111                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.107105                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.107105                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.107105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.107105                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55670.773509                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55670.492406                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 55670.773509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55670.492406                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5231688                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2623                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            147970                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              46                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.356410                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.021739                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16303                       # number of writebacks
system.cpu.dcache.writebacks::total             16303                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        98505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        98505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        98505                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        98505                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297581                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297581                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297581                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297581                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  17943845996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17943845996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  17943845996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17943845996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.080468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.080468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.080468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.080468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60299.031175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60299.031175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60299.031175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60299.031175                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296557                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2727938                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2727938                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       395527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        395529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  22039928000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22039928000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3123465                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3123467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.126631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.126631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 55722.941797                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55722.660033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        98504                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        98504                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  17933922000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17933922000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.095094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60378.899951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60378.899951                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     10485996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10485996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18758.490161                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18758.490161                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      9923996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9923996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17784.939068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17784.939068                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926050273683000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.011751                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3591719                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296557                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.111395                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.011751                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          621                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7693803                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7693803                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926121833350500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42490                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829484                       # Number of bytes of host memory used
host_op_rate                                    68978                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   941.39                       # Real time elapsed on the host
host_tick_rate                               76014867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64935291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071560                       # Number of seconds simulated
sim_ticks                                 71559667500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       855204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1710395                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     14140454                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1575851                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15727772                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6937171                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     14140454                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7203283                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15798927                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               2                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       915877                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          46361105                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33525373                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1575851                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701003                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2454779                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     51855227                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110279                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    135010379                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.356345                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.327211                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    120868680     89.53%     89.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4254962      3.15%     92.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3087842      2.29%     94.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1692588      1.25%     96.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1222903      0.91%     97.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       758524      0.56%     97.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       411302      0.30%     97.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       258799      0.19%     98.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2454779      1.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    135010379                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982690                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539103                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505971     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516247     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110279                       # Class of committed instruction
system.switch_cpus.commit.refs                7449545                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.770644                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.770644                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     115006428                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      121367878                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8531329                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15616092                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1580717                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2384130                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8860384                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518792                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3335684                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469232                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15798927                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10498883                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             130121517                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        388123                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               85453105                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3161434                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.110390                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11416462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6937173                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.597076                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    143118696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.941999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.397672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        120575594     84.25%     84.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1782210      1.25%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1662210      1.16%     86.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1905339      1.33%     87.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1362071      0.95%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1061834      0.74%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2184907      1.53%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           548098      0.38%     91.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12036433      8.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    143118696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23099                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23099                       # number of floating regfile writes
system.switch_cpus.idleCycles                     639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1918798                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8772739                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.580126                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13014566                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3333977                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7205914                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11331179                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       205687                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4852251                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     99965369                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9680589                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3629067                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      83027199                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          16577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11143668                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1580717                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11223447                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       213726                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       435662                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        12011                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         7662                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5792079                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2941809                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         7662                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1383732                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       535066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86004657                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              80769209                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.677584                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          58275387                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.564349                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               81244064                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        114272081                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        68370354                       # number of integer regfile writes
system.switch_cpus.ipc                       0.209615                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.209615                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       821435      0.95%      0.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      72055244     83.15%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47468      0.05%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10222929     11.80%     95.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3461944      4.00%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24067      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23173      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       86656260                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48107                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95398                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        46051                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        60210                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1108079                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012787                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          991947     89.52%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         114746     10.36%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           519      0.05%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          706      0.06%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          161      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       86894797                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    317806369                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     80723158                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    151767194                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           99965369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          86656260                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     51855122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       362466                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     59368887                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    143118696                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.605485                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.569309                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    118935409     83.10%     83.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4292822      3.00%     86.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4680024      3.27%     89.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3557551      2.49%     91.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3473708      2.43%     94.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3462725      2.42%     96.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2520455      1.76%     98.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1568466      1.10%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       627536      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    143118696                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.605483                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10498883                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1165730                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1103800                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11331179                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4852251                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32899760                       # number of misc regfile reads
system.switch_cpus.numCycles                143119335                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32379319                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106123                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         241120                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9901420                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           1756                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        510951                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     283794491                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      113781777                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    142775427                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16230951                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       81740409                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1580717                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      83026289                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         80669348                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        29029                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    167838380                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8275598                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            232521106                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           208134002                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       513527                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002914                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         513527                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71559667500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             390185                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       482981                       # Transaction distribution
system.membus.trans_dist::CleanEvict           372220                       # Transaction distribution
system.membus.trans_dist::ReadExReq            465010                       # Transaction distribution
system.membus.trans_dist::ReadExResp           465010                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        390184                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2565590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2565590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2565590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     85643264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     85643264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85643264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            855194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  855194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              855194                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3931131000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4738720500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  71559667500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  71559667500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  71559667500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71559667500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       995236                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1184855                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484575                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484575                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             6                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516878                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96877440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96877824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1178636                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30910784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2180095                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.235554                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.424345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1666565     76.44%     76.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 513530     23.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2180095                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1513712000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502182500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71559667500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       146265                       # number of demand (read+write) hits
system.l2.demand_hits::total                   146265                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       146265                       # number of overall hits
system.l2.overall_hits::total                  146265                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       855188                       # number of demand (read+write) misses
system.l2.demand_misses::total                 855194                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       855188                       # number of overall misses
system.l2.overall_misses::total                855194                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  83519831000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      83520397000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       566000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  83519831000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     83520397000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001459                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001459                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.853947                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.853948                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.853947                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.853948                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97662.538530                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97662.515172                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97662.538530                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97662.515172                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              482981                       # number of writebacks
system.l2.writebacks::total                    482981                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       855188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            855194                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       855188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           855194                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       506000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  74967941000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  74968447000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       506000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  74967941000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  74968447000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.853947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.853948                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.853947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.853948                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87662.526836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87662.503479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87662.526836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87662.503479                       # average overall mshr miss latency
system.l2.replacements                        1178636                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       512255                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           512255                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       512255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       512255                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       190092                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        190092                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        19565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19565                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       465010                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              465010                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  45891288000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45891288000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.959624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98688.819595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98688.819595                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       465010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         465010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  41241188000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41241188000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.959624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88688.819595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88688.819595                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       506000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       506000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       126700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            126700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       390178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          390178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  37628543000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  37628543000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.754874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.754874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96439.427646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96439.427646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       390178                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       390178                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  33726753000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33726753000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.754874                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.754874                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86439.402017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86439.402017                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71559667500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     1818622                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1180684                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.540312                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     488.885752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.004655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1559.109592                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.238714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.761284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          952                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          962                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5184460                       # Number of tag accesses
system.l2.tags.data_accesses                  5184460                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71559667500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     54732032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           54732416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30910784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30910784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       855188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              855194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       482981                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             482981                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         5366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    764844694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             764850060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         5366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             5366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      431958184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            431958184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      431958184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         5366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    764844694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1196808244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    482511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    852432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000453896250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2064652                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             453861                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      855194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     482981                       # Number of write requests accepted
system.mem_ctrls.readBursts                    855194                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   482981                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2756                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   470                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             52367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             51789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             52428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             55832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             55421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             56388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             55386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             53131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            52642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            52316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            52131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            53042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            52542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29964                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23568488750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4262190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             39551701250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27648.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46398.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   142974                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   91481                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                18.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                855194                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               482981                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  596565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  149643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   74719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   31509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1100497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.638056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.275059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    58.751835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       965975     87.78%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118005     10.72%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6544      0.59%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3884      0.35%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2617      0.24%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1486      0.14%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          840      0.08%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          453      0.04%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          693      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1100497                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.115202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.325463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.938941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         28241     96.45%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          355      1.21%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          437      1.49%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          138      0.47%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           49      0.17%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           24      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           19      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29279                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.479900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.460155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.826294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20773     70.95%     70.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3706     12.66%     83.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4100     14.00%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              660      2.25%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29279                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               54556032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  176384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30880960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                54732416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30910784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       762.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       431.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    764.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    431.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71559300500                       # Total gap between requests
system.mem_ctrls.avgGap                      53475.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     54555648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30880960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5366.151261113672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 762379841.968941569328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 431541412.626043915749                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       855188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       482981                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       257750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  39551443500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1759152683250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     42958.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46248.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3642281.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3869808600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2056844460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2996929320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1239750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5648541600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31688178720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        794130240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48294182940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.879924                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1794299500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2389400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  67375968000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3987747120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2119541655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3089478000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1278978300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5648541600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31734244980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        755337600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        48613869255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        679.347333                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1693072750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2389400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67477194750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    82230058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926121833350500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     15234788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15234797                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     15234788                       # number of overall hits
system.cpu.icache.overall_hits::total        15234797                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           92                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             94                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           92                       # number of overall misses
system.cpu.icache.overall_misses::total            94                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6901500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6901500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6901500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6901500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     15234880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15234891                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     15234880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15234891                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75016.304348                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73420.212766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75016.304348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73420.212766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4642000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4642000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82892.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82892.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82892.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82892.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     15234788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15234797                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           92                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6901500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6901500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     15234880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15234891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75016.304348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73420.212766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4642000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4642000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82892.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82892.857143                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926121833350500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004938                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15234855                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                58                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          262669.913793                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000178                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004760                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30469840                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30469840                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926121833350500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926121833350500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926121833350500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926121833350500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926121833350500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926121833350500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926121833350500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12279841                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12279841                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12279841                       # number of overall hits
system.cpu.dcache.overall_hits::total        12279841                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1641800                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1641802                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1641800                       # number of overall misses
system.cpu.dcache.overall_misses::total       1641802                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 120663231989                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 120663231989                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 120663231989                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 120663231989                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13921641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13921643                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13921641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13921643                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.117931                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.117932                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.117931                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.117932                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 73494.476787                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73494.387258                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73494.476787                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73494.387258                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     15665470                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5505                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            380027                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             105                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.221992                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    52.428571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       528558                       # number of writebacks
system.cpu.dcache.writebacks::total            528558                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       342766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       342766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       342766                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       342766                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299034                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299034                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 104742369489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 104742369489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 104742369489                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 104742369489                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.093310                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.093310                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.093310                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.093310                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80630.968465                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80630.968465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80630.968465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80630.968465                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298012                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10279248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10279248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1156664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1156666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  73125009000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  73125009000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11435912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11435914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.101143                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.101143                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63220.614630                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63220.505314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       342763                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       342763                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813901                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813901                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  57689298500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  57689298500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.071171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70879.994619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70879.994619                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  47538222989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47538222989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 97989.477155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97989.477155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485133                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485133                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  47053070989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47053070989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96990.043945                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96990.043945                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926121833350500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.090872                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13578877                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.453041                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.090872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          718                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29142322                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29142322                       # Number of data accesses

---------- End Simulation Statistics   ----------
