{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 09:37:48 2020 " "Info: Processing started: Mon Jun 22 09:37:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_1self -c lab3_1self " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_1self -c lab3_1self" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_seg7_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd_to_seg7_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seg7_1 " "Info: Found entity 1: bcd_to_seg7_1" {  } { { "bcd_to_seg7_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/bcd_to_seg7_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocknew.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clocknew.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocknew " "Info: Found entity 1: clocknew" {  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_00_23_bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count_00_23_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_00_23_bcd " "Info: Found entity 1: count_00_23_bcd" {  } { { "count_00_23_bcd.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/count_00_23_bcd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count_00_59_bcd.v(14) " "Warning (10268): Verilog HDL information at count_00_59_bcd.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "count_00_59_bcd.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/count_00_59_bcd.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_00_59_bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count_00_59_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_00_59_bcd " "Info: Found entity 1: count_00_59_bcd" {  } { { "count_00_59_bcd.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/count_00_59_bcd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Info: Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/freq_div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_select.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_select " "Info: Found entity 1: seg7_select" {  } { { "seg7_select.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/seg7_select.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1self.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab3_1self.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_1self " "Info: Found entity 1: lab3_1self" {  } { { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_1self " "Info: Elaborating entity \"lab3_1self\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:m1 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:m1\"" {  } { { "lab3_1self.v" "m1" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i freq_div.v(11) " "Warning (10240): Verilog HDL Always Construct warning at freq_div.v(11): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "freq_div.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/freq_div.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:m2 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:m2\"" {  } { { "lab3_1self.v" "m2" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i freq_div.v(11) " "Warning (10240): Verilog HDL Always Construct warning at freq_div.v(11): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "freq_div.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/freq_div.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocknew clocknew:m3 " "Info: Elaborating entity \"clocknew\" for hierarchy \"clocknew:m3\"" {  } { { "lab3_1self.v" "m3" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seg7_1 bcd_to_seg7_1:m4 " "Info: Elaborating entity \"bcd_to_seg7_1\" for hierarchy \"bcd_to_seg7_1:m4\"" {  } { { "lab3_1self.v" "m4" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_select seg7_select:m5 " "Info: Elaborating entity \"seg7_select\" for hierarchy \"seg7_select:m5\"" {  } { { "lab3_1self.v" "m5" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "clocknew:m3\|count4reg\[0\]~24 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"clocknew:m3\|count4reg\[0\]~24\"" {  } { { "clocknew.v" "count4reg\[0\]~24" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:m2\|divider\[0\]~0 10 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: \"freq_div:m2\|divider\[0\]~0\"" {  } { { "freq_div.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/freq_div.v" 17 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:m1\|divider\[0\]~0 13 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=13) from the following logic: \"freq_div:m1\|divider\[0\]~0\"" {  } { { "freq_div.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/freq_div.v" 17 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "clocknew:m3\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"clocknew:m3\|Add0\"" {  } { { "clocknew.v" "Add0" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clocknew:m3\|lpm_counter:count4reg_rtl_0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_counter:count4reg_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clocknew:m3\|lpm_counter:count4reg_rtl_0 " "Info: Instantiated megafunction \"clocknew:m3\|lpm_counter:count4reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter clocknew:m3\|lpm_counter:count4reg_rtl_0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"clocknew:m3\|lpm_counter:count4reg_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:m2\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:m2\|lpm_counter:divider_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:m2\|lpm_counter:divider_rtl_1 " "Info: Instantiated megafunction \"freq_div:m2\|lpm_counter:divider_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:m2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter freq_div:m2\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:m2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:m2\|lpm_counter:divider_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:m1\|lpm_counter:divider_rtl_2 " "Info: Elaborated megafunction instantiation \"freq_div:m1\|lpm_counter:divider_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:m1\|lpm_counter:divider_rtl_2 " "Info: Instantiated megafunction \"freq_div:m1\|lpm_counter:divider_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Info: Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter freq_div:m1\|lpm_counter:divider_rtl_2 " "Info: Elaborated megafunction instantiation \"freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:m1\|lpm_counter:divider_rtl_2\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clocknew:m3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\"" {  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clocknew:m3\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"clocknew:m3\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clocknew:m3\|lpm_add_sub:Add0\|addcore:adder clocknew:m3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clocknew:m3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node clocknew:m3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clocknew:m3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node clocknew:m3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clocknew:m3\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs clocknew:m3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clocknew:m3\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs clocknew:m3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_com VCC " "Warning (13410): Pin \"led_com\" is stuck at VCC" {  } { { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "seg7_select.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/seg7_select.v" 13 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Info: Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Info: Implemented 100 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.map.smsg " "Info: Generated suppressed messages file C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 09:37:53 2020 " "Info: Processing ended: Mon Jun 22 09:37:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
