// Seed: 3308068957
module module_0 (
    id_1
);
  output wire id_1;
  logic id_2, id_3, id_4, id_5, id_6, id_7 = -1;
  assign id_2 = -1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    output tri   id_2
);
  wire id_4, id_5, id_6, id_7;
  wire id_8;
  module_0 modCall_1 (id_8);
  assign id_4 = id_6;
endmodule
module module_2;
  logic id_1, id_2;
  module_0 modCall_1 (id_2);
  logic id_3;
  reg   id_4;
  final id_4 <= id_2;
endmodule
module module_3 (
    output tri0 id_0,
    input  tri1 id_1,
    output wand id_2,
    input  wand id_3,
    input  wand id_4
);
  logic id_6;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_6 = 0;
  wor id_7, id_8;
  assign id_8 = 1;
  assign id_6 = id_3;
  always if (-1'b0) $unsigned(38);
  ;
  and primCall (id_2, id_3, id_1, id_4, id_6);
endmodule
