
LED_BLINK_TIMER_IRQ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000238  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003cc  080003d4  000103d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003cc  080003cc  000103d4  2**0
                  CONTENTS
  4 .ARM          00000000  080003cc  080003cc  000103d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003cc  080003d4  000103d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003cc  080003cc  000103cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003d0  080003d0  000103d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080003d4  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080003d4  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000103d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010404  2**0
                  CONTENTS, READONLY
 13 .debug_info   000005b0  00000000  00000000  00010447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000135  00000000  00000000  000109f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000060  00000000  00000000  00010b30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000003e  00000000  00000000  00010b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001080  00000000  00000000  00010bce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000575  00000000  00000000  00011c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00004489  00000000  00000000  000121c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000000b8  00000000  00000000  0001664c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00016704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080003b4 	.word	0x080003b4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080003b4 	.word	0x080003b4

080001d4 <TIM4_IRQHandler>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

void TIM4_IRQHandler()
{
 80001d4:	b480      	push	{r7}
 80001d6:	af00      	add	r7, sp, #0
	if((TIM4->SR & (1<<0))) // if the UIF bit set
 80001d8:	4b11      	ldr	r3, [pc, #68]	; (8000220 <TIM4_IRQHandler+0x4c>)
 80001da:	691b      	ldr	r3, [r3, #16]
 80001dc:	f003 0301 	and.w	r3, r3, #1
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d018      	beq.n	8000216 <TIM4_IRQHandler+0x42>
	{
	    if( (GPIOC->ODR & (1<<13))==0 )
 80001e4:	4b0f      	ldr	r3, [pc, #60]	; (8000224 <TIM4_IRQHandler+0x50>)
 80001e6:	695b      	ldr	r3, [r3, #20]
 80001e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d106      	bne.n	80001fe <TIM4_IRQHandler+0x2a>
	    {
	      /* Turn ON the LED of PC13 */

	      GPIOC->ODR |= (1<<13);
 80001f0:	4b0c      	ldr	r3, [pc, #48]	; (8000224 <TIM4_IRQHandler+0x50>)
 80001f2:	695b      	ldr	r3, [r3, #20]
 80001f4:	4a0b      	ldr	r2, [pc, #44]	; (8000224 <TIM4_IRQHandler+0x50>)
 80001f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80001fa:	6153      	str	r3, [r2, #20]
 80001fc:	e005      	b.n	800020a <TIM4_IRQHandler+0x36>
	      /* Turn OFF the LED of PC13 */
	    }
	    else
	    {
	      /* Turn OFF the LED of PC13 */
	    	   GPIOC->ODR &= ~(1<<13);
 80001fe:	4b09      	ldr	r3, [pc, #36]	; (8000224 <TIM4_IRQHandler+0x50>)
 8000200:	695b      	ldr	r3, [r3, #20]
 8000202:	4a08      	ldr	r2, [pc, #32]	; (8000224 <TIM4_IRQHandler+0x50>)
 8000204:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000208:	6153      	str	r3, [r2, #20]
	    }
	    TIM4->SR &= ~(1<<0);
 800020a:	4b05      	ldr	r3, [pc, #20]	; (8000220 <TIM4_IRQHandler+0x4c>)
 800020c:	691b      	ldr	r3, [r3, #16]
 800020e:	4a04      	ldr	r2, [pc, #16]	; (8000220 <TIM4_IRQHandler+0x4c>)
 8000210:	f023 0301 	bic.w	r3, r3, #1
 8000214:	6113      	str	r3, [r2, #16]
	}

}
 8000216:	bf00      	nop
 8000218:	46bd      	mov	sp, r7
 800021a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021e:	4770      	bx	lr
 8000220:	40000800 	.word	0x40000800
 8000224:	40020800 	.word	0x40020800

08000228 <SetSystemClockTo16Mhz>:


static void SetSystemClockTo16Mhz(void)
{
 8000228:	b480      	push	{r7}
 800022a:	af00      	add	r7, sp, #0
  /* Enabling the HSI clock - If not enabled and ready */
  if( (RCC->CR & (1<<1)) == 0)
 800022c:	4b17      	ldr	r3, [pc, #92]	; (800028c <SetSystemClockTo16Mhz+0x64>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	f003 0302 	and.w	r3, r3, #2
 8000234:	2b00      	cmp	r3, #0
 8000236:	d10c      	bne.n	8000252 <SetSystemClockTo16Mhz+0x2a>
  {
    RCC->CR |= (1<<0);  /* HSION=1 */
 8000238:	4b14      	ldr	r3, [pc, #80]	; (800028c <SetSystemClockTo16Mhz+0x64>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a13      	ldr	r2, [pc, #76]	; (800028c <SetSystemClockTo16Mhz+0x64>)
 800023e:	f043 0301 	orr.w	r3, r3, #1
 8000242:	6013      	str	r3, [r2, #0]

    /* Waiting until HSI clock is ready */
    while( (RCC->CR & (1<<1)) == 0);
 8000244:	bf00      	nop
 8000246:	4b11      	ldr	r3, [pc, #68]	; (800028c <SetSystemClockTo16Mhz+0x64>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	f003 0302 	and.w	r3, r3, #2
 800024e:	2b00      	cmp	r3, #0
 8000250:	d0f9      	beq.n	8000246 <SetSystemClockTo16Mhz+0x1e>
  }

  /* Select AHB prescaler to 1 */
  RCC->CFGR &= ~(15<<4);
 8000252:	4b0e      	ldr	r3, [pc, #56]	; (800028c <SetSystemClockTo16Mhz+0x64>)
 8000254:	689b      	ldr	r3, [r3, #8]
 8000256:	4a0d      	ldr	r2, [pc, #52]	; (800028c <SetSystemClockTo16Mhz+0x64>)
 8000258:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800025c:	6093      	str	r3, [r2, #8]

  /* APB1 prescaler to 1 */
  RCC->CFGR &= ~(7<<10);
 800025e:	4b0b      	ldr	r3, [pc, #44]	; (800028c <SetSystemClockTo16Mhz+0x64>)
 8000260:	689b      	ldr	r3, [r3, #8]
 8000262:	4a0a      	ldr	r2, [pc, #40]	; (800028c <SetSystemClockTo16Mhz+0x64>)
 8000264:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000268:	6093      	str	r3, [r2, #8]

  /* APB2 prescaler to 1 */
  RCC->CFGR &= ~(7<<13);
 800026a:	4b08      	ldr	r3, [pc, #32]	; (800028c <SetSystemClockTo16Mhz+0x64>)
 800026c:	689b      	ldr	r3, [r3, #8]
 800026e:	4a07      	ldr	r2, [pc, #28]	; (800028c <SetSystemClockTo16Mhz+0x64>)
 8000270:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000274:	6093      	str	r3, [r2, #8]

  /* Select the HSI as system clock source */
  RCC->CFGR &= ~(3<<0);
 8000276:	4b05      	ldr	r3, [pc, #20]	; (800028c <SetSystemClockTo16Mhz+0x64>)
 8000278:	689b      	ldr	r3, [r3, #8]
 800027a:	4a04      	ldr	r2, [pc, #16]	; (800028c <SetSystemClockTo16Mhz+0x64>)
 800027c:	f023 0303 	bic.w	r3, r3, #3
 8000280:	6093      	str	r3, [r2, #8]


}
 8000282:	bf00      	nop
 8000284:	46bd      	mov	sp, r7
 8000286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028a:	4770      	bx	lr
 800028c:	40023800 	.word	0x40023800

08000290 <ConfigureTimer3>:

  \retval   none

*******************************************************************************/
static void ConfigureTimer3(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
  /* Enable the APB clock FOR TIM4  */

  RCC->APB1ENR |= (1<<2);
 8000294:	4b10      	ldr	r3, [pc, #64]	; (80002d8 <ConfigureTimer3+0x48>)
 8000296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000298:	4a0f      	ldr	r2, [pc, #60]	; (80002d8 <ConfigureTimer3+0x48>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6413      	str	r3, [r2, #64]	; 0x40
  /* fCK_PSC / (PSC[15:0] + 1)
     (16 MHz / (15999+1)) = 1 KHz timer clock speed */
  /* Tried configuring the prescaler clock with 1MHz not working so switching with 1kHZ clock frequency*/
  TIM4->PSC  = 15999;
 80002a0:	4b0e      	ldr	r3, [pc, #56]	; (80002dc <ConfigureTimer3+0x4c>)
 80002a2:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80002a6:	629a      	str	r2, [r3, #40]	; 0x28

  /* (1 KHz / 1000) = 1Hz = 1s */
  /* So, this will generate the 1s delay */
  TIM4->ARR = 999;
 80002a8:	4b0c      	ldr	r3, [pc, #48]	; (80002dc <ConfigureTimer3+0x4c>)
 80002aa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80002ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Finally enable TIM4 module */
  TIM4->CR1 = (1<<0);
 80002b0:	4b0a      	ldr	r3, [pc, #40]	; (80002dc <ConfigureTimer3+0x4c>)
 80002b2:	2201      	movs	r2, #1
 80002b4:	601a      	str	r2, [r3, #0]

  /* Enable the  Update interrupt enable bit*/
  TIM4->DIER  |=(1<<0);
 80002b6:	4b09      	ldr	r3, [pc, #36]	; (80002dc <ConfigureTimer3+0x4c>)
 80002b8:	68db      	ldr	r3, [r3, #12]
 80002ba:	4a08      	ldr	r2, [pc, #32]	; (80002dc <ConfigureTimer3+0x4c>)
 80002bc:	f043 0301 	orr.w	r3, r3, #1
 80002c0:	60d3      	str	r3, [r2, #12]

//  NVIC->IP[30] = (1<<4);
  NVIC->ISER[30>>5] |= (1<< (30 % 32));
 80002c2:	4b07      	ldr	r3, [pc, #28]	; (80002e0 <ConfigureTimer3+0x50>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	4a06      	ldr	r2, [pc, #24]	; (80002e0 <ConfigureTimer3+0x50>)
 80002c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80002cc:	6013      	str	r3, [r2, #0]

}
 80002ce:	bf00      	nop
 80002d0:	46bd      	mov	sp, r7
 80002d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d6:	4770      	bx	lr
 80002d8:	40023800 	.word	0x40023800
 80002dc:	40000800 	.word	0x40000800
 80002e0:	e000e100 	.word	0xe000e100

080002e4 <main>:

int main(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0

  /* Set System clock to 16 MHz using HSI */
  SetSystemClockTo16Mhz();
 80002e8:	f7ff ff9e 	bl	8000228 <SetSystemClockTo16Mhz>

  /* Configure the Timer 3 */
  ConfigureTimer3();
 80002ec:	f7ff ffd0 	bl	8000290 <ConfigureTimer3>

  /* Enable the AHB clock all GPIO port C */
  RCC->AHB1ENR |= (1<<2);
 80002f0:	4b07      	ldr	r3, [pc, #28]	; (8000310 <main+0x2c>)
 80002f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002f4:	4a06      	ldr	r2, [pc, #24]	; (8000310 <main+0x2c>)
 80002f6:	f043 0304 	orr.w	r3, r3, #4
 80002fa:	6313      	str	r3, [r2, #48]	; 0x30
  /* set all Port C as output */
  GPIOC->MODER |= (1<<26);
 80002fc:	4b05      	ldr	r3, [pc, #20]	; (8000314 <main+0x30>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a04      	ldr	r2, [pc, #16]	; (8000314 <main+0x30>)
 8000302:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000306:	6013      	str	r3, [r2, #0]
 8000308:	2300      	movs	r3, #0



}
 800030a:	4618      	mov	r0, r3
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	40023800 	.word	0x40023800
 8000314:	40020800 	.word	0x40020800

08000318 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000318:	480d      	ldr	r0, [pc, #52]	; (8000350 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800031a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800031c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000320:	480c      	ldr	r0, [pc, #48]	; (8000354 <LoopForever+0x6>)
  ldr r1, =_edata
 8000322:	490d      	ldr	r1, [pc, #52]	; (8000358 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000324:	4a0d      	ldr	r2, [pc, #52]	; (800035c <LoopForever+0xe>)
  movs r3, #0
 8000326:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000328:	e002      	b.n	8000330 <LoopCopyDataInit>

0800032a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800032a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800032c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800032e:	3304      	adds	r3, #4

08000330 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000330:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000332:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000334:	d3f9      	bcc.n	800032a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000336:	4a0a      	ldr	r2, [pc, #40]	; (8000360 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000338:	4c0a      	ldr	r4, [pc, #40]	; (8000364 <LoopForever+0x16>)
  movs r3, #0
 800033a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800033c:	e001      	b.n	8000342 <LoopFillZerobss>

0800033e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800033e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000340:	3204      	adds	r2, #4

08000342 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000342:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000344:	d3fb      	bcc.n	800033e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000346:	f000 f811 	bl	800036c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800034a:	f7ff ffcb 	bl	80002e4 <main>

0800034e <LoopForever>:

LoopForever:
  b LoopForever
 800034e:	e7fe      	b.n	800034e <LoopForever>
  ldr   r0, =_estack
 8000350:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000354:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000358:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800035c:	080003d4 	.word	0x080003d4
  ldr r2, =_sbss
 8000360:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000364:	2000001c 	.word	0x2000001c

08000368 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000368:	e7fe      	b.n	8000368 <ADC_IRQHandler>
	...

0800036c <__libc_init_array>:
 800036c:	b570      	push	{r4, r5, r6, lr}
 800036e:	4d0d      	ldr	r5, [pc, #52]	; (80003a4 <__libc_init_array+0x38>)
 8000370:	4c0d      	ldr	r4, [pc, #52]	; (80003a8 <__libc_init_array+0x3c>)
 8000372:	1b64      	subs	r4, r4, r5
 8000374:	10a4      	asrs	r4, r4, #2
 8000376:	2600      	movs	r6, #0
 8000378:	42a6      	cmp	r6, r4
 800037a:	d109      	bne.n	8000390 <__libc_init_array+0x24>
 800037c:	4d0b      	ldr	r5, [pc, #44]	; (80003ac <__libc_init_array+0x40>)
 800037e:	4c0c      	ldr	r4, [pc, #48]	; (80003b0 <__libc_init_array+0x44>)
 8000380:	f000 f818 	bl	80003b4 <_init>
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	10a4      	asrs	r4, r4, #2
 8000388:	2600      	movs	r6, #0
 800038a:	42a6      	cmp	r6, r4
 800038c:	d105      	bne.n	800039a <__libc_init_array+0x2e>
 800038e:	bd70      	pop	{r4, r5, r6, pc}
 8000390:	f855 3b04 	ldr.w	r3, [r5], #4
 8000394:	4798      	blx	r3
 8000396:	3601      	adds	r6, #1
 8000398:	e7ee      	b.n	8000378 <__libc_init_array+0xc>
 800039a:	f855 3b04 	ldr.w	r3, [r5], #4
 800039e:	4798      	blx	r3
 80003a0:	3601      	adds	r6, #1
 80003a2:	e7f2      	b.n	800038a <__libc_init_array+0x1e>
 80003a4:	080003cc 	.word	0x080003cc
 80003a8:	080003cc 	.word	0x080003cc
 80003ac:	080003cc 	.word	0x080003cc
 80003b0:	080003d0 	.word	0x080003d0

080003b4 <_init>:
 80003b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003b6:	bf00      	nop
 80003b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ba:	bc08      	pop	{r3}
 80003bc:	469e      	mov	lr, r3
 80003be:	4770      	bx	lr

080003c0 <_fini>:
 80003c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003c2:	bf00      	nop
 80003c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003c6:	bc08      	pop	{r3}
 80003c8:	469e      	mov	lr, r3
 80003ca:	4770      	bx	lr
