git clone --depth 1 --no-tags https://github.com/ujjawal61/Verilog-Programs.git f:/verilog_sva_gh_scraper/data/full_repos/372792721
git clone --depth 1 --no-tags https://github.com/TheSonders/VIN_9340.git f:/verilog_sva_gh_scraper/data/full_repos/372791252
git clone --depth 1 --no-tags https://github.com/samratalamshanto/Digital-Systems-Design-Lab-Work-using-Modelsim-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/372859570
git clone --depth 1 --no-tags https://github.com/minhlang102/Snake_game_testing.git f:/verilog_sva_gh_scraper/data/full_repos/373896112
git clone --depth 1 --no-tags https://github.com/Nereo1996/SemiAutomatic-fault-injection.git f:/verilog_sva_gh_scraper/data/full_repos/366409692
git clone --depth 1 --no-tags https://github.com/murderH/test.git f:/verilog_sva_gh_scraper/data/full_repos/365891237
git clone --depth 1 --no-tags https://github.com/zchen665/Uniprocessor-design.git f:/verilog_sva_gh_scraper/data/full_repos/365825908
git clone --depth 1 --no-tags https://github.com/RashmikaDeSilva/CPU-Implementation-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/365728167
git clone --depth 1 --no-tags https://github.com/yiyeluoshang/fpga_snake.git f:/verilog_sva_gh_scraper/data/full_repos/367038362
git clone --depth 1 --no-tags https://github.com/kanybekov66/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/365005484
git clone --depth 1 --no-tags https://github.com/shubhi704/32-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/370243153
git clone --depth 1 --no-tags https://github.com/kzwrime/sriscv.git f:/verilog_sva_gh_scraper/data/full_repos/370232356
git clone --depth 1 --no-tags https://github.com/ritvikgupta199/Verilog-Simulations.git f:/verilog_sva_gh_scraper/data/full_repos/368443273
git clone --depth 1 --no-tags https://github.com/Riflecake1699/Equipo-5-aruqitectura.git f:/verilog_sva_gh_scraper/data/full_repos/369880358
git clone --depth 1 --no-tags https://github.com/sudhamshu091/labsland.git f:/verilog_sva_gh_scraper/data/full_repos/374162199
git clone --depth 1 --no-tags https://github.com/AhmedAlaa2024/Serial-peripheral-interface.git f:/verilog_sva_gh_scraper/data/full_repos/366903452
git clone --depth 1 --no-tags https://github.com/jason1234309/psychic-couscous.git f:/verilog_sva_gh_scraper/data/full_repos/366911116
git clone --depth 1 --no-tags https://github.com/hrutik016/Verilog-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/366459207
git clone --depth 1 --no-tags https://github.com/Sanya-123/Lib_myFFT.git f:/verilog_sva_gh_scraper/data/full_repos/365959360
git clone --depth 1 --no-tags https://github.com/kedlab/publoc.git f:/verilog_sva_gh_scraper/data/full_repos/365981019
git clone --depth 1 --no-tags https://github.com/areyes309/fpgaproject.git f:/verilog_sva_gh_scraper/data/full_repos/368016645
git clone --depth 1 --no-tags https://github.com/talzhao/Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/368387004
git clone --depth 1 --no-tags https://github.com/elifnebioglu/Digital-Design-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/372500994
git clone --depth 1 --no-tags https://github.com/pwang7/spinal-net.git f:/verilog_sva_gh_scraper/data/full_repos/372236001
git clone --depth 1 --no-tags https://github.com/valmyr/verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/374205322
git clone --depth 1 --no-tags https://github.com/alxelr2014/dsd_project.git f:/verilog_sva_gh_scraper/data/full_repos/374134858
git clone --depth 1 --no-tags https://github.com/umutsuluhan/Simple-CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/373971357
git clone --depth 1 --no-tags https://github.com/Creampanda/verilog_labs.git f:/verilog_sva_gh_scraper/data/full_repos/365247388
git clone --depth 1 --no-tags https://github.com/CWHer/Arch_labs.git f:/verilog_sva_gh_scraper/data/full_repos/364515072
git clone --depth 1 --no-tags https://github.com/lelerer/EE2026FinalProject_AY20-21_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/365513218
git clone --depth 1 --no-tags https://github.com/sebaspalacino/ProyectoMicroelectronica_I_2021.git f:/verilog_sva_gh_scraper/data/full_repos/372103298
git clone --depth 1 --no-tags https://github.com/LordRafa/BusBlasterV4_Template.git f:/verilog_sva_gh_scraper/data/full_repos/372095004
git clone --depth 1 --no-tags https://github.com/skandaprasad/Vedic-Architectures.git f:/verilog_sva_gh_scraper/data/full_repos/373369327
git clone --depth 1 --no-tags https://github.com/ashkan-khd/verilog-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/372905606
git clone --depth 1 --no-tags https://github.com/MirasCarlo934/CoE113.git f:/verilog_sva_gh_scraper/data/full_repos/371766465
git clone --depth 1 --no-tags https://github.com/SametSisartenep/fpgatoys.git f:/verilog_sva_gh_scraper/data/full_repos/374103943
git clone --depth 1 --no-tags https://github.com/kovagoz/fpga-vga.git f:/verilog_sva_gh_scraper/data/full_repos/367610055
git clone --depth 1 --no-tags https://github.com/charchit99/Processor-Architecture-Design-implementation-based-on-the-Y-86-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/367425678
git clone --depth 1 --no-tags https://github.com/ChrisDLC-V/Tutorial-V.git f:/verilog_sva_gh_scraper/data/full_repos/367401096
git clone --depth 1 --no-tags https://github.com/raps500/Classic.git f:/verilog_sva_gh_scraper/data/full_repos/367545851
git clone --depth 1 --no-tags https://github.com/lrojasz/ProyectoMicroelectronica.git f:/verilog_sva_gh_scraper/data/full_repos/371437864
git clone --depth 1 --no-tags https://github.com/slashs71/usd.git f:/verilog_sva_gh_scraper/data/full_repos/371404233
git clone --depth 1 --no-tags https://github.com/yapatta/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/369601822
git clone --depth 1 --no-tags https://github.com/EmilsVeveris/Concolution_filter_VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/369448729
git clone --depth 1 --no-tags https://github.com/Shikhar-Soni/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/369821724
git clone --depth 1 --no-tags https://github.com/brsf11/BuzzerMusicSoC.git f:/verilog_sva_gh_scraper/data/full_repos/368821430
git clone --depth 1 --no-tags https://github.com/suvm1998/RoundRobinArbiterPipeline.git f:/verilog_sva_gh_scraper/data/full_repos/370307863
git clone --depth 1 --no-tags https://github.com/amundgr/square_generator.git f:/verilog_sva_gh_scraper/data/full_repos/367198890
git clone --depth 1 --no-tags https://github.com/jontrossbach/naive-ntt-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/367242178
git clone --depth 1 --no-tags https://github.com/hyu-nani/Verilog_watch.git f:/verilog_sva_gh_scraper/data/full_repos/370923520
git clone --depth 1 --no-tags https://github.com/Bell2U/elec2602_project.git f:/verilog_sva_gh_scraper/data/full_repos/369771484
git clone --depth 1 --no-tags https://github.com/Rishabh-Baranwal45/SPI-Module.git f:/verilog_sva_gh_scraper/data/full_repos/369882255
git clone --depth 1 --no-tags https://github.com/jbomi/DigitalSystemDesign.git f:/verilog_sva_gh_scraper/data/full_repos/369989884
git clone --depth 1 --no-tags https://github.com/kemalpoyraz/fpga-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/371908624
git clone --depth 1 --no-tags https://github.com/houchuanhao/project_1.git f:/verilog_sva_gh_scraper/data/full_repos/371906754
git clone --depth 1 --no-tags https://github.com/Khallil973/Full_Adder-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/366134400
git clone --depth 1 --no-tags https://github.com/Zacharyat19/VGA-Driver.git f:/verilog_sva_gh_scraper/data/full_repos/368353502
git clone --depth 1 --no-tags https://github.com/andersonlima7/Maquina_de_vendas.git f:/verilog_sva_gh_scraper/data/full_repos/368613795
git clone --depth 1 --no-tags https://github.com/matthew-alexander-love/Newton_Raphson.git f:/verilog_sva_gh_scraper/data/full_repos/366255062
git clone --depth 1 --no-tags https://github.com/tiffinyk/My_Sobel_Based_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/367753017
git clone --depth 1 --no-tags https://github.com/moxeed/MIPSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/364627100
git clone --depth 1 --no-tags https://github.com/aktastunahan/Single-Cycle-ARM-Based-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/364529558
git clone --depth 1 --no-tags https://github.com/YuichanNoKareshi/junior-2nd-semester-DigitalSystemDesign.git f:/verilog_sva_gh_scraper/data/full_repos/365124718
git clone --depth 1 --no-tags https://github.com/Udi-FPGA/NiosSoCCourse.git f:/verilog_sva_gh_scraper/data/full_repos/365227957
git clone --depth 1 --no-tags https://github.com/zhzhqian/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/365934195
git clone --depth 1 --no-tags https://github.com/karentp/Automatic-EstructuralSynthesis-Yosys.git f:/verilog_sva_gh_scraper/data/full_repos/366589973
git clone --depth 1 --no-tags https://github.com/Performance-Embedded/uhd.git f:/verilog_sva_gh_scraper/data/full_repos/367397465
git clone --depth 1 --no-tags https://github.com/thejefflarson/simple-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/366239233
git clone --depth 1 --no-tags https://github.com/NAVNEET2399/TWO-WAY-TRAFFIC-LIGHT-CONTROLLER.git f:/verilog_sva_gh_scraper/data/full_repos/367596953
git clone --depth 1 --no-tags https://github.com/lebronjames-cpu/lebronjames-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/367023121
git clone --depth 1 --no-tags https://github.com/bhatharshabhat/ALU_RAM_Interfacing.git f:/verilog_sva_gh_scraper/data/full_repos/367353665
git clone --depth 1 --no-tags https://github.com/davdleet/verilog_applications.git f:/verilog_sva_gh_scraper/data/full_repos/367536656
git clone --depth 1 --no-tags https://github.com/karentp/Simple-Conductual-Synthesis-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/366586903
git clone --depth 1 --no-tags https://github.com/karentp/Simple-ManualEstructuralSynthesis-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/366588663
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/labj1soc_display.git f:/verilog_sva_gh_scraper/data/full_repos/368719357
git clone --depth 1 --no-tags https://github.com/opiol/phpix.git f:/verilog_sva_gh_scraper/data/full_repos/368743370
git clone --depth 1 --no-tags https://github.com/justinstaines/verilogledtest.git f:/verilog_sva_gh_scraper/data/full_repos/369502701
git clone --depth 1 --no-tags https://github.com/18520460/RGB-to-GRAY.git f:/verilog_sva_gh_scraper/data/full_repos/369560912
git clone --depth 1 --no-tags https://github.com/karentp/Physical-design-for-PCIe-interface.git f:/verilog_sva_gh_scraper/data/full_repos/369120082
git clone --depth 1 --no-tags https://github.com/iavalen1/Verilog_Adders_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/369309337
git clone --depth 1 --no-tags https://github.com/oscherler/mister-scratch.git f:/verilog_sva_gh_scraper/data/full_repos/371433577
git clone --depth 1 --no-tags https://github.com/GokselOnal/VSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/371537609
git clone --depth 1 --no-tags https://github.com/ShenTengTu/v-i18n.git f:/verilog_sva_gh_scraper/data/full_repos/374366393
git clone --depth 1 --no-tags https://github.com/brsf11/sprite-decompressor.git f:/verilog_sva_gh_scraper/data/full_repos/374061615
git clone --depth 1 --no-tags https://github.com/GeoKrom/UoI-Testing-and-Reilability-of-Electronic-Systems-course.git f:/verilog_sva_gh_scraper/data/full_repos/372819357
git clone --depth 1 --no-tags https://github.com/OnlyAoiKunie/PIC16f1826.git f:/verilog_sva_gh_scraper/data/full_repos/373025525
git clone --depth 1 --no-tags https://github.com/vtkhatri/i2c.git f:/verilog_sva_gh_scraper/data/full_repos/372180447
git clone --depth 1 --no-tags https://github.com/erikvanzijst/wrapped_pong.git f:/verilog_sva_gh_scraper/data/full_repos/370773457
git clone --depth 1 --no-tags https://github.com/stevenjmaev/FPGA-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/371462082
git clone --depth 1 --no-tags https://github.com/PrashantMata/Pico_compressed_cache_clock_variation.git f:/verilog_sva_gh_scraper/data/full_repos/373457560
git clone --depth 1 --no-tags https://github.com/lukebenn/trafficLightController.git f:/verilog_sva_gh_scraper/data/full_repos/373695043
git clone --depth 1 --no-tags https://github.com/daniel-kozlovsky/EECS-3201.git f:/verilog_sva_gh_scraper/data/full_repos/373859167
git clone --depth 1 --no-tags https://github.com/sriramsaranp/Verilog-coding.git f:/verilog_sva_gh_scraper/data/full_repos/368491871
git clone --depth 1 --no-tags https://github.com/UrbiGhosh/CS220A-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/369131731
git clone --depth 1 --no-tags https://github.com/18520597-DiemNgoc/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/369140324
git clone --depth 1 --no-tags https://github.com/gcgeng/Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/370265317
git clone --depth 1 --no-tags https://github.com/jmapjp/CET4811-Project.git f:/verilog_sva_gh_scraper/data/full_repos/370174452
git clone --depth 1 --no-tags https://github.com/FoxCode-JF/FPGA_odd_even_merge_sort.git f:/verilog_sva_gh_scraper/data/full_repos/374196144
git clone --depth 1 --no-tags https://github.com/CodingChimpanzee/Digital_Design_Enigma.git f:/verilog_sva_gh_scraper/data/full_repos/373064040
git clone --depth 1 --no-tags https://github.com/justarter/EI332-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/370943929
