{"sha": "51b3f0773f84ef1e3aac56e687f67027c3fb070c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTFiM2YwNzczZjg0ZWYxZTNhYWM1NmU2ODdmNjcwMjdjM2ZiMDcwYw==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2016-02-16T15:59:51Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2016-02-16T15:59:51Z"}, "message": "[Patch AArch64] Restrict 16-bit sqrdml{sa}h instructions to FP_LO_REGS\n\ngcc/\n\n\t* config/aarch64/aarch64.md\n\t(arch64_sqrdml<SQRDMLH_AS:rdma_as>h_lane<mode>): Fix register\n\tconstraints for\toperand 3.\n\t(aarch64_sqrdml<SQRDMLH_AS:rdma_as>h_laneq<mode>): Likewise.\n\nFrom-SVN: r233460", "tree": {"sha": "39708469fbd9679f3dd026e8b68a16ac3ccf243e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/39708469fbd9679f3dd026e8b68a16ac3ccf243e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/51b3f0773f84ef1e3aac56e687f67027c3fb070c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/51b3f0773f84ef1e3aac56e687f67027c3fb070c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/51b3f0773f84ef1e3aac56e687f67027c3fb070c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/51b3f0773f84ef1e3aac56e687f67027c3fb070c/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "e387d491abf516207c9d98ab18c87029ee3a9749", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e387d491abf516207c9d98ab18c87029ee3a9749", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e387d491abf516207c9d98ab18c87029ee3a9749"}], "stats": {"total": 15, "additions": 11, "deletions": 4}, "files": [{"sha": "90d91a739bc4721c952d2a5588fc8672b1fbb493", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/51b3f0773f84ef1e3aac56e687f67027c3fb070c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/51b3f0773f84ef1e3aac56e687f67027c3fb070c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=51b3f0773f84ef1e3aac56e687f67027c3fb070c", "patch": "@@ -1,3 +1,10 @@\n+2016-02-16  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* config/aarch64/aarch64.md\n+\t(arch64_sqrdml<SQRDMLH_AS:rdma_as>h_lane<mode>): Fix register\n+\tconstraints for\toperand 3.\n+\t(aarch64_sqrdml<SQRDMLH_AS:rdma_as>h_laneq<mode>): Likewise.\n+\n 2016-02-16  Jakub Jelinek  <jakub@redhat.com>\n \t    Richard Biener  <rguenther@suse.de>\n "}, {"sha": "d8497abdb515cdb048ee13a06e4decfc16cdcb36", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/51b3f0773f84ef1e3aac56e687f67027c3fb070c/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/51b3f0773f84ef1e3aac56e687f67027c3fb070c/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=51b3f0773f84ef1e3aac56e687f67027c3fb070c", "patch": "@@ -3240,7 +3240,7 @@\n \t  [(match_operand:VDQHS 1 \"register_operand\" \"0\")\n \t   (match_operand:VDQHS 2 \"register_operand\" \"w\")\n \t   (vec_select:<VEL>\n-\t     (match_operand:<VCOND> 3 \"register_operand\" \"w\")\n+\t     (match_operand:<VCOND> 3 \"register_operand\" \"<vwx>\")\n \t     (parallel [(match_operand:SI 4 \"immediate_operand\" \"i\")]))]\n \t  SQRDMLH_AS))]\n    \"TARGET_SIMD_RDMA\"\n@@ -3258,7 +3258,7 @@\n \t  [(match_operand:SD_HSI 1 \"register_operand\" \"0\")\n \t   (match_operand:SD_HSI 2 \"register_operand\" \"w\")\n \t   (vec_select:<VEL>\n-\t     (match_operand:<VCOND> 3 \"register_operand\" \"w\")\n+\t     (match_operand:<VCOND> 3 \"register_operand\" \"<vwx>\")\n \t     (parallel [(match_operand:SI 4 \"immediate_operand\" \"i\")]))]\n \t  SQRDMLH_AS))]\n    \"TARGET_SIMD_RDMA\"\n@@ -3278,7 +3278,7 @@\n \t  [(match_operand:VDQHS 1 \"register_operand\" \"0\")\n \t   (match_operand:VDQHS 2 \"register_operand\" \"w\")\n \t   (vec_select:<VEL>\n-\t     (match_operand:<VCONQ> 3 \"register_operand\" \"w\")\n+\t     (match_operand:<VCONQ> 3 \"register_operand\" \"<vwx>\")\n \t     (parallel [(match_operand:SI 4 \"immediate_operand\" \"i\")]))]\n \t  SQRDMLH_AS))]\n    \"TARGET_SIMD_RDMA\"\n@@ -3296,7 +3296,7 @@\n \t  [(match_operand:SD_HSI 1 \"register_operand\" \"0\")\n \t   (match_operand:SD_HSI 2 \"register_operand\" \"w\")\n \t   (vec_select:<VEL>\n-\t     (match_operand:<VCONQ> 3 \"register_operand\" \"w\")\n+\t     (match_operand:<VCONQ> 3 \"register_operand\" \"<vwx>\")\n \t     (parallel [(match_operand:SI 4 \"immediate_operand\" \"i\")]))]\n \t  SQRDMLH_AS))]\n    \"TARGET_SIMD_RDMA\""}]}