// Seed: 3400724514
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_1.id_6 = 0;
endmodule
macromodule module_1 (
    input logic id_0,
    input tri   id_1
);
  assign id_3 = 1'b0;
  logic id_4;
  always $display();
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_4 = (id_0);
  reg id_5, id_6;
  assign id_6 = $display(id_5);
  always begin : LABEL_0
    begin : LABEL_0
      id_4 <= id_6;
    end
  end
  assign id_6 = 1;
  assign {1}  = id_5;
  logic id_7, id_8, id_9, id_10, id_11;
  assign id_8 = id_0;
endmodule
