{
  "name": "core_simd::vector::mask_up_to",
  "safe": true,
  "callees": {
    "core_simd::vector::lane_indices": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_simd::vector::Simd": "Constructor"
      }
    },
    "core_simd::masks::sealed::Sealed::max_unsigned": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "core_simd::simd::num::uint::SimdUint::cast": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Performs elementwise conversion of this vector's elements to another SIMD-valid type.\n\n This follows the semantics of Rust's `as` conversion for casting integers (wrapping to\n other integer types, and saturating to float types).\n",
      "adt": {}
    },
    "cmp::Ord::min": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compares and returns the minimum of two values.\n\n Returns the first argument if the comparison determines them to be equal.\n\n # Examples\n\n ```\n assert_eq!(1.min(2), 1);\n assert_eq!(2.min(2), 2);\n ```\n ```\n use std::cmp::Ordering;\n\n #[derive(Eq)]\n struct Equal(&'static str);\n\n impl PartialEq for Equal {\n     fn eq(&self, other: &Self) -> bool { true }\n }\n impl PartialOrd for Equal {\n     fn partial_cmp(&self, other: &Self) -> Option<Ordering> { Some(Ordering::Equal) }\n }\n impl Ord for Equal {\n     fn cmp(&self, other: &Self) -> Ordering { Ordering::Equal }\n }\n\n assert_eq!(Equal(\"self\").min(Equal(\"other\")).0, \"self\");\n ```\n",
      "adt": {}
    },
    "core_simd::vector::Simd::<T, N>::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Constructs a new SIMD vector with all elements set to the given value.\n\n # Examples\n\n ```\n # #![feature(portable_simd)]\n # #[cfg(feature = \"as_crate\")] use core_simd::simd;\n # #[cfg(not(feature = \"as_crate\"))] use core::simd;\n # use simd::u32x4;\n let v = u32x4::splat(8);\n assert_eq!(v.as_array(), &[8, 8, 8, 8]);\n ```\n",
      "adt": {
        "core_simd::vector::Simd": "Constructor"
      }
    },
    "core_simd::simd::cmp::ord::SimdPartialOrd::simd_lt": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Test if each element is less than the corresponding element in `other`.\n",
      "adt": {}
    },
    "core_simd::masks::Mask::<T, N>::cast": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Converts the mask to a mask of any other element size.\n",
      "adt": {
        "core_simd::masks::Mask": "Constructor"
      }
    }
  },
  "adts": {
    "core_simd::vector::Simd": [
      "Plain"
    ],
    "core_simd::masks::Mask": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_simd::vector::mask_up_to"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../portable-simd/crates/core_simd/src/vector.rs:1247:1: 1266:2",
  "src": "fn mask_up_to<M, const N: usize>(len: usize) -> Mask<M, N>\nwhere\n    LaneCount<N>: SupportedLaneCount,\n    M: MaskElement,\n{\n    let index = lane_indices::<N>();\n    let max_value: u64 = M::max_unsigned();\n    macro_rules! case {\n        ($ty:ty) => {\n            if N < <$ty>::MAX as usize && max_value as $ty as u64 == max_value {\n                return index.cast().simd_lt(Simd::splat(len.min(N) as $ty)).cast();\n            }\n        };\n    }\n    case!(u8);\n    case!(u16);\n    case!(u32);\n    case!(u64);\n    index.simd_lt(Simd::splat(len)).cast()\n}",
  "mir": "fn core_simd::vector::mask_up_to(_1: usize) -> core_simd::masks::Mask<M, N> {\n    let mut _0: core_simd::masks::Mask<M, N>;\n    let  _2: core_simd::vector::Simd<usize, N>;\n    let  _3: u64;\n    let mut _4: bool;\n    let mut _5: usize;\n    let mut _6: bool;\n    let mut _7: u64;\n    let mut _8: u8;\n    let mut _9: core_simd::masks::Mask<i8, N>;\n    let mut _10: core_simd::vector::Simd<u8, N>;\n    let mut _11: core_simd::vector::Simd<u8, N>;\n    let mut _12: u8;\n    let mut _13: usize;\n    let mut _14: bool;\n    let mut _15: usize;\n    let mut _16: bool;\n    let mut _17: u64;\n    let mut _18: u16;\n    let mut _19: core_simd::masks::Mask<i16, N>;\n    let mut _20: core_simd::vector::Simd<u16, N>;\n    let mut _21: core_simd::vector::Simd<u16, N>;\n    let mut _22: u16;\n    let mut _23: usize;\n    let mut _24: bool;\n    let mut _25: usize;\n    let mut _26: bool;\n    let mut _27: u64;\n    let mut _28: u32;\n    let mut _29: core_simd::masks::Mask<i32, N>;\n    let mut _30: core_simd::vector::Simd<u32, N>;\n    let mut _31: core_simd::vector::Simd<u32, N>;\n    let mut _32: u32;\n    let mut _33: usize;\n    let mut _34: bool;\n    let mut _35: usize;\n    let mut _36: bool;\n    let mut _37: core_simd::masks::Mask<i64, N>;\n    let mut _38: core_simd::vector::Simd<u64, N>;\n    let mut _39: core_simd::vector::Simd<u64, N>;\n    let mut _40: u64;\n    let mut _41: usize;\n    let mut _42: core_simd::masks::Mask<isize, N>;\n    let mut _43: core_simd::vector::Simd<usize, N>;\n    debug len => _1;\n    debug index => _2;\n    debug max_value => _3;\n    bb0: {\n        _2 = core_simd::vector::lane_indices::<N>() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = <M as core_simd::masks::sealed::Sealed>::max_unsigned() -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = num::<impl u8>::MAX as usize;\n        _4 = Lt(N, move _5);\n        switchInt(move _4) -> [0: bb11, otherwise: bb3];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = _3 as u8;\n        _7 = move _8 as u64;\n        StorageDead(_8);\n        _6 = Eq(move _7, _3);\n        switchInt(move _6) -> [0: bb10, otherwise: bb4];\n    }\n    bb4: {\n        StorageDead(_7);\n        StorageLive(_9);\n        StorageLive(_10);\n        _10 = <core_simd::vector::Simd<usize, N> as core_simd::simd::num::uint::SimdUint>::cast::<u8>(_2) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageLive(_11);\n        StorageLive(_12);\n        StorageLive(_13);\n        _13 = <usize as cmp::Ord>::min(_1, N) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _12 = move _13 as u8;\n        StorageDead(_13);\n        _11 = core_simd::vector::Simd::<u8, N>::splat(move _12) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_12);\n        _9 = <core_simd::vector::Simd<u8, N> as core_simd::simd::cmp::ord::SimdPartialOrd>::simd_lt(move _10, move _11) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_11);\n        StorageDead(_10);\n        _0 = core_simd::masks::Mask::<i8, N>::cast::<M>(move _9) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_9);\n        StorageDead(_6);\n        StorageDead(_4);\n        goto -> bb46;\n    }\n    bb10: {\n        StorageDead(_7);\n        goto -> bb12;\n    }\n    bb11: {\n        StorageDead(_5);\n        goto -> bb12;\n    }\n    bb12: {\n        StorageDead(_6);\n        StorageDead(_4);\n        StorageLive(_14);\n        StorageLive(_15);\n        _15 = num::<impl u16>::MAX as usize;\n        _14 = Lt(N, move _15);\n        switchInt(move _14) -> [0: bb14, otherwise: bb13];\n    }\n    bb13: {\n        StorageDead(_15);\n        StorageLive(_16);\n        StorageLive(_17);\n        StorageLive(_18);\n        _18 = _3 as u16;\n        _17 = move _18 as u64;\n        StorageDead(_18);\n        _16 = Eq(move _17, _3);\n        switchInt(move _16) -> [0: bb21, otherwise: bb15];\n    }\n    bb14: {\n        StorageDead(_15);\n        goto -> bb22;\n    }\n    bb15: {\n        StorageDead(_17);\n        StorageLive(_19);\n        StorageLive(_20);\n        _20 = <core_simd::vector::Simd<usize, N> as core_simd::simd::num::uint::SimdUint>::cast::<u16>(_2) -> [return: bb16, unwind unreachable];\n    }\n    bb16: {\n        StorageLive(_21);\n        StorageLive(_22);\n        StorageLive(_23);\n        _23 = <usize as cmp::Ord>::min(_1, N) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        _22 = move _23 as u16;\n        StorageDead(_23);\n        _21 = core_simd::vector::Simd::<u16, N>::splat(move _22) -> [return: bb18, unwind unreachable];\n    }\n    bb18: {\n        StorageDead(_22);\n        _19 = <core_simd::vector::Simd<u16, N> as core_simd::simd::cmp::ord::SimdPartialOrd>::simd_lt(move _20, move _21) -> [return: bb19, unwind unreachable];\n    }\n    bb19: {\n        StorageDead(_21);\n        StorageDead(_20);\n        _0 = core_simd::masks::Mask::<i16, N>::cast::<M>(move _19) -> [return: bb20, unwind unreachable];\n    }\n    bb20: {\n        StorageDead(_19);\n        StorageDead(_16);\n        StorageDead(_14);\n        goto -> bb46;\n    }\n    bb21: {\n        StorageDead(_17);\n        goto -> bb22;\n    }\n    bb22: {\n        StorageDead(_16);\n        StorageDead(_14);\n        StorageLive(_24);\n        StorageLive(_25);\n        _25 = num::<impl u32>::MAX as usize;\n        _24 = Lt(N, move _25);\n        switchInt(move _24) -> [0: bb24, otherwise: bb23];\n    }\n    bb23: {\n        StorageDead(_25);\n        StorageLive(_26);\n        StorageLive(_27);\n        StorageLive(_28);\n        _28 = _3 as u32;\n        _27 = move _28 as u64;\n        StorageDead(_28);\n        _26 = Eq(move _27, _3);\n        switchInt(move _26) -> [0: bb31, otherwise: bb25];\n    }\n    bb24: {\n        StorageDead(_25);\n        goto -> bb32;\n    }\n    bb25: {\n        StorageDead(_27);\n        StorageLive(_29);\n        StorageLive(_30);\n        _30 = <core_simd::vector::Simd<usize, N> as core_simd::simd::num::uint::SimdUint>::cast::<u32>(_2) -> [return: bb26, unwind unreachable];\n    }\n    bb26: {\n        StorageLive(_31);\n        StorageLive(_32);\n        StorageLive(_33);\n        _33 = <usize as cmp::Ord>::min(_1, N) -> [return: bb27, unwind unreachable];\n    }\n    bb27: {\n        _32 = move _33 as u32;\n        StorageDead(_33);\n        _31 = core_simd::vector::Simd::<u32, N>::splat(move _32) -> [return: bb28, unwind unreachable];\n    }\n    bb28: {\n        StorageDead(_32);\n        _29 = <core_simd::vector::Simd<u32, N> as core_simd::simd::cmp::ord::SimdPartialOrd>::simd_lt(move _30, move _31) -> [return: bb29, unwind unreachable];\n    }\n    bb29: {\n        StorageDead(_31);\n        StorageDead(_30);\n        _0 = core_simd::masks::Mask::<i32, N>::cast::<M>(move _29) -> [return: bb30, unwind unreachable];\n    }\n    bb30: {\n        StorageDead(_29);\n        StorageDead(_26);\n        StorageDead(_24);\n        goto -> bb46;\n    }\n    bb31: {\n        StorageDead(_27);\n        goto -> bb32;\n    }\n    bb32: {\n        StorageDead(_26);\n        StorageDead(_24);\n        StorageLive(_34);\n        StorageLive(_35);\n        _35 = num::<impl u64>::MAX as usize;\n        _34 = Lt(N, move _35);\n        switchInt(move _34) -> [0: bb34, otherwise: bb33];\n    }\n    bb33: {\n        StorageDead(_35);\n        StorageLive(_36);\n        _36 = Eq(_3, _3);\n        switchInt(move _36) -> [0: bb41, otherwise: bb35];\n    }\n    bb34: {\n        StorageDead(_35);\n        goto -> bb42;\n    }\n    bb35: {\n        StorageLive(_37);\n        StorageLive(_38);\n        _38 = <core_simd::vector::Simd<usize, N> as core_simd::simd::num::uint::SimdUint>::cast::<u64>(_2) -> [return: bb36, unwind unreachable];\n    }\n    bb36: {\n        StorageLive(_39);\n        StorageLive(_40);\n        StorageLive(_41);\n        _41 = <usize as cmp::Ord>::min(_1, N) -> [return: bb37, unwind unreachable];\n    }\n    bb37: {\n        _40 = move _41 as u64;\n        StorageDead(_41);\n        _39 = core_simd::vector::Simd::<u64, N>::splat(move _40) -> [return: bb38, unwind unreachable];\n    }\n    bb38: {\n        StorageDead(_40);\n        _37 = <core_simd::vector::Simd<u64, N> as core_simd::simd::cmp::ord::SimdPartialOrd>::simd_lt(move _38, move _39) -> [return: bb39, unwind unreachable];\n    }\n    bb39: {\n        StorageDead(_39);\n        StorageDead(_38);\n        _0 = core_simd::masks::Mask::<i64, N>::cast::<M>(move _37) -> [return: bb40, unwind unreachable];\n    }\n    bb40: {\n        StorageDead(_37);\n        StorageDead(_36);\n        StorageDead(_34);\n        goto -> bb46;\n    }\n    bb41: {\n        goto -> bb42;\n    }\n    bb42: {\n        StorageDead(_36);\n        StorageDead(_34);\n        StorageLive(_42);\n        StorageLive(_43);\n        _43 = core_simd::vector::Simd::<usize, N>::splat(_1) -> [return: bb43, unwind unreachable];\n    }\n    bb43: {\n        _42 = <core_simd::vector::Simd<usize, N> as core_simd::simd::cmp::ord::SimdPartialOrd>::simd_lt(_2, move _43) -> [return: bb44, unwind unreachable];\n    }\n    bb44: {\n        StorageDead(_43);\n        _0 = core_simd::masks::Mask::<isize, N>::cast::<M>(move _42) -> [return: bb45, unwind unreachable];\n    }\n    bb45: {\n        StorageDead(_42);\n        goto -> bb47;\n    }\n    bb46: {\n        goto -> bb47;\n    }\n    bb47: {\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}