// Seed: 198175312
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    input tri1 id_9
);
  wire id_11;
  assign {id_3 || 1, id_6, "" < ((id_4)), id_7, 1, 1, id_3, 1, id_5} = 1;
  assign id_0 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output wor  id_1,
    output tri  id_2,
    input  tri1 id_3
    , id_7,
    input  tri1 id_4,
    output wire id_5
);
  assign id_2 = 1;
  genvar id_8;
  module_0(
      id_2, id_5, id_5, id_3, id_3, id_4, id_3, id_3, id_0, id_3
  );
  assign id_8 = 1;
endmodule
