

================================================================
== Vitis HLS Report for 'stencil'
================================================================
* Date:           Thu Sep  8 11:55:11 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Stensil_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.742 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    70322|    70322|  0.703 ms|  0.703 ms|  70323|  70323|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- stencil_label1_stencil_label2  |    70311|    70311|        13|          9|          1|  7812|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 9, D = 13, States = { 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 24 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 11 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filter_addr = getelementptr i32 %filter, i64 0, i64 0" [../CCode_stencil2d/stencil.c:18]   --->   Operation 25 'getelementptr' 'filter_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%filter_load = load i4 %filter_addr" [../CCode_stencil2d/stencil.c:18]   --->   Operation 26 'load' 'filter_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%filter_load = load i4 %filter_addr" [../CCode_stencil2d/stencil.c:18]   --->   Operation 27 'load' 'filter_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%filter_addr_1 = getelementptr i32 %filter, i64 0, i64 1" [../CCode_stencil2d/stencil.c:18]   --->   Operation 28 'getelementptr' 'filter_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%filter_load_1 = load i4 %filter_addr_1" [../CCode_stencil2d/stencil.c:18]   --->   Operation 29 'load' 'filter_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 30 [1/2] (2.32ns)   --->   "%filter_load_1 = load i4 %filter_addr_1" [../CCode_stencil2d/stencil.c:18]   --->   Operation 30 'load' 'filter_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%filter_addr_2 = getelementptr i32 %filter, i64 0, i64 2" [../CCode_stencil2d/stencil.c:18]   --->   Operation 31 'getelementptr' 'filter_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%filter_load_2 = load i4 %filter_addr_2" [../CCode_stencil2d/stencil.c:18]   --->   Operation 32 'load' 'filter_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 33 [1/2] (2.32ns)   --->   "%filter_load_2 = load i4 %filter_addr_2" [../CCode_stencil2d/stencil.c:18]   --->   Operation 33 'load' 'filter_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%filter_addr_3 = getelementptr i32 %filter, i64 0, i64 3" [../CCode_stencil2d/stencil.c:18]   --->   Operation 34 'getelementptr' 'filter_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (2.32ns)   --->   "%filter_load_3 = load i4 %filter_addr_3" [../CCode_stencil2d/stencil.c:18]   --->   Operation 35 'load' 'filter_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 36 [1/2] (2.32ns)   --->   "%filter_load_3 = load i4 %filter_addr_3" [../CCode_stencil2d/stencil.c:18]   --->   Operation 36 'load' 'filter_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%filter_addr_4 = getelementptr i32 %filter, i64 0, i64 4" [../CCode_stencil2d/stencil.c:18]   --->   Operation 37 'getelementptr' 'filter_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (2.32ns)   --->   "%filter_load_4 = load i4 %filter_addr_4" [../CCode_stencil2d/stencil.c:18]   --->   Operation 38 'load' 'filter_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 39 [1/2] (2.32ns)   --->   "%filter_load_4 = load i4 %filter_addr_4" [../CCode_stencil2d/stencil.c:18]   --->   Operation 39 'load' 'filter_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%filter_addr_5 = getelementptr i32 %filter, i64 0, i64 5" [../CCode_stencil2d/stencil.c:18]   --->   Operation 40 'getelementptr' 'filter_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [2/2] (2.32ns)   --->   "%filter_load_5 = load i4 %filter_addr_5" [../CCode_stencil2d/stencil.c:18]   --->   Operation 41 'load' 'filter_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 42 [1/2] (2.32ns)   --->   "%filter_load_5 = load i4 %filter_addr_5" [../CCode_stencil2d/stencil.c:18]   --->   Operation 42 'load' 'filter_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%filter_addr_6 = getelementptr i32 %filter, i64 0, i64 6" [../CCode_stencil2d/stencil.c:18]   --->   Operation 43 'getelementptr' 'filter_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [2/2] (2.32ns)   --->   "%filter_load_6 = load i4 %filter_addr_6" [../CCode_stencil2d/stencil.c:18]   --->   Operation 44 'load' 'filter_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 45 [1/2] (2.32ns)   --->   "%filter_load_6 = load i4 %filter_addr_6" [../CCode_stencil2d/stencil.c:18]   --->   Operation 45 'load' 'filter_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%filter_addr_7 = getelementptr i32 %filter, i64 0, i64 7" [../CCode_stencil2d/stencil.c:18]   --->   Operation 46 'getelementptr' 'filter_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [2/2] (2.32ns)   --->   "%filter_load_7 = load i4 %filter_addr_7" [../CCode_stencil2d/stencil.c:18]   --->   Operation 47 'load' 'filter_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 48 [1/2] (2.32ns)   --->   "%filter_load_7 = load i4 %filter_addr_7" [../CCode_stencil2d/stencil.c:18]   --->   Operation 48 'load' 'filter_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%filter_addr_8 = getelementptr i32 %filter, i64 0, i64 8" [../CCode_stencil2d/stencil.c:18]   --->   Operation 49 'getelementptr' 'filter_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [2/2] (2.32ns)   --->   "%filter_load_8 = load i4 %filter_addr_8" [../CCode_stencil2d/stencil.c:18]   --->   Operation 50 'load' 'filter_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 51 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %orig, i32 666, i32 17, i32 1"   --->   Operation 53 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %orig"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%empty_10 = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %sol, i32 666, i32 17, i32 1"   --->   Operation 57 'specmemcore' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sol"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%empty_11 = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %filter, i32 666, i32 17, i32 1"   --->   Operation 61 'specmemcore' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/2] (2.32ns)   --->   "%filter_load_8 = load i4 %filter_addr_8" [../CCode_stencil2d/stencil.c:18]   --->   Operation 65 'load' 'filter_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln13 = br void" [../CCode_stencil2d/stencil.c:13]   --->   Operation 66 'br' 'br_ln13' <Predicate = true> <Delay = 1.58>

State 11 <SV = 10> <Delay = 6.11>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 0, void, i13 %add_ln13, void %.split6" [../CCode_stencil2d/stencil.c:13]   --->   Operation 67 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%r = phi i7 0, void, i7 %select_ln13, void %.split6" [../CCode_stencil2d/stencil.c:13]   --->   Operation 68 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%c = phi i6 0, void, i6 %add_ln14, void %.split6" [../CCode_stencil2d/stencil.c:14]   --->   Operation 69 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (1.67ns)   --->   "%add_ln13 = add i13 %indvar_flatten, i13 1" [../CCode_stencil2d/stencil.c:13]   --->   Operation 70 'add' 'add_ln13' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 71 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (2.09ns)   --->   "%icmp_ln13 = icmp_eq  i13 %indvar_flatten, i13 7812" [../CCode_stencil2d/stencil.c:13]   --->   Operation 72 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split6, void" [../CCode_stencil2d/stencil.c:13]   --->   Operation 73 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp_eq  i6 %c, i6 62" [../CCode_stencil2d/stencil.c:14]   --->   Operation 74 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (1.18ns)   --->   "%select_ln10 = select i1 %icmp_ln14, i6 0, i6 %c" [../CCode_stencil2d/stencil.c:10]   --->   Operation 75 'select' 'select_ln10' <Predicate = (!icmp_ln13)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (1.87ns)   --->   "%empty_13 = add i7 %r, i7 1" [../CCode_stencil2d/stencil.c:13]   --->   Operation 76 'add' 'empty_13' <Predicate = (!icmp_ln13)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.99ns)   --->   "%select_ln13 = select i1 %icmp_ln14, i7 %empty_13, i7 %r" [../CCode_stencil2d/stencil.c:13]   --->   Operation 77 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %select_ln13, i6 %select_ln10" [../CCode_stencil2d/stencil.c:18]   --->   Operation 78 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i13 %add_ln" [../CCode_stencil2d/stencil.c:18]   --->   Operation 79 'zext' 'zext_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln18" [../CCode_stencil2d/stencil.c:18]   --->   Operation 80 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 81 [2/2] (3.25ns)   --->   "%orig_load = load i13 %orig_addr" [../CCode_stencil2d/stencil.c:18]   --->   Operation 81 'load' 'orig_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>

State 12 <SV = 11> <Delay = 4.93>
ST_12 : Operation 82 [1/2] (3.25ns)   --->   "%orig_load = load i13 %orig_addr" [../CCode_stencil2d/stencil.c:18]   --->   Operation 82 'load' 'orig_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>
ST_12 : Operation 83 [1/1] (1.67ns)   --->   "%add_ln18 = add i13 %add_ln, i13 1" [../CCode_stencil2d/stencil.c:18]   --->   Operation 83 'add' 'add_ln18' <Predicate = (!icmp_ln13)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i13 %add_ln18" [../CCode_stencil2d/stencil.c:18]   --->   Operation 84 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%orig_addr_1 = getelementptr i32 %orig, i64 0, i64 %zext_ln18_1" [../CCode_stencil2d/stencil.c:18]   --->   Operation 85 'getelementptr' 'orig_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 86 [2/2] (3.25ns)   --->   "%orig_load_1 = load i13 %orig_addr_1" [../CCode_stencil2d/stencil.c:18]   --->   Operation 86 'load' 'orig_load_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>

State 13 <SV = 12> <Delay = 8.51>
ST_13 : Operation 87 [1/1] (8.51ns)   --->   "%mul_ln18 = mul i32 %orig_load, i32 %filter_load" [../CCode_stencil2d/stencil.c:18]   --->   Operation 87 'mul' 'mul_ln18' <Predicate = (!icmp_ln13)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [1/2] (3.25ns)   --->   "%orig_load_1 = load i13 %orig_addr_1" [../CCode_stencil2d/stencil.c:18]   --->   Operation 88 'load' 'orig_load_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>
ST_13 : Operation 89 [1/1] (1.67ns)   --->   "%add_ln18_1 = add i13 %add_ln, i13 2" [../CCode_stencil2d/stencil.c:18]   --->   Operation 89 'add' 'add_ln18_1' <Predicate = (!icmp_ln13)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i13 %add_ln18_1" [../CCode_stencil2d/stencil.c:18]   --->   Operation 90 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln18_2" [../CCode_stencil2d/stencil.c:18]   --->   Operation 91 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 92 [2/2] (3.25ns)   --->   "%orig_load_2 = load i13 %orig_addr_2" [../CCode_stencil2d/stencil.c:18]   --->   Operation 92 'load' 'orig_load_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>

State 14 <SV = 13> <Delay = 8.51>
ST_14 : Operation 93 [1/1] (1.87ns)   --->   "%p_mid1 = add i7 %r, i7 2" [../CCode_stencil2d/stencil.c:13]   --->   Operation 93 'add' 'p_mid1' <Predicate = (!icmp_ln13 & icmp_ln14)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.99ns)   --->   "%select_ln10_1 = select i1 %icmp_ln14, i7 %p_mid1, i7 %empty_13" [../CCode_stencil2d/stencil.c:10]   --->   Operation 94 'select' 'select_ln10_1' <Predicate = (!icmp_ln13)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln10)   --->   "%select_ln10_2 = select i1 %icmp_ln14, i7 3, i7 2" [../CCode_stencil2d/stencil.c:10]   --->   Operation 95 'select' 'select_ln10_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (1.87ns) (out node of the LUT)   --->   "%add_ln10 = add i7 %r, i7 %select_ln10_2" [../CCode_stencil2d/stencil.c:10]   --->   Operation 96 'add' 'add_ln10' <Predicate = (!icmp_ln13)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (8.51ns)   --->   "%mul_ln18_1 = mul i32 %orig_load_1, i32 %filter_load_1" [../CCode_stencil2d/stencil.c:18]   --->   Operation 97 'mul' 'mul_ln18_1' <Predicate = (!icmp_ln13)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 98 [1/2] (3.25ns)   --->   "%orig_load_2 = load i13 %orig_addr_2" [../CCode_stencil2d/stencil.c:18]   --->   Operation 98 'load' 'orig_load_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%add_ln18_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %select_ln10_1, i6 %select_ln10" [../CCode_stencil2d/stencil.c:18]   --->   Operation 99 'bitconcatenate' 'add_ln18_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i13 %add_ln18_3" [../CCode_stencil2d/stencil.c:18]   --->   Operation 100 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln18_3" [../CCode_stencil2d/stencil.c:18]   --->   Operation 101 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 102 [2/2] (3.25ns)   --->   "%orig_load_3 = load i13 %orig_addr_3" [../CCode_stencil2d/stencil.c:18]   --->   Operation 102 'load' 'orig_load_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>

State 15 <SV = 14> <Delay = 8.51>
ST_15 : Operation 103 [1/1] (8.51ns)   --->   "%mul_ln18_2 = mul i32 %orig_load_2, i32 %filter_load_2" [../CCode_stencil2d/stencil.c:18]   --->   Operation 103 'mul' 'mul_ln18_2' <Predicate = (!icmp_ln13)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/2] (3.25ns)   --->   "%orig_load_3 = load i13 %orig_addr_3" [../CCode_stencil2d/stencil.c:18]   --->   Operation 104 'load' 'orig_load_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>
ST_15 : Operation 105 [1/1] (1.67ns)   --->   "%add_ln18_2 = add i13 %add_ln18_3, i13 1" [../CCode_stencil2d/stencil.c:18]   --->   Operation 105 'add' 'add_ln18_2' <Predicate = (!icmp_ln13)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i13 %add_ln18_2" [../CCode_stencil2d/stencil.c:18]   --->   Operation 106 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%orig_addr_4 = getelementptr i32 %orig, i64 0, i64 %zext_ln18_4" [../CCode_stencil2d/stencil.c:18]   --->   Operation 107 'getelementptr' 'orig_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 108 [2/2] (3.25ns)   --->   "%orig_load_4 = load i13 %orig_addr_4" [../CCode_stencil2d/stencil.c:18]   --->   Operation 108 'load' 'orig_load_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>
ST_15 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln19 = add i32 %mul_ln18_1, i32 %mul_ln18" [../CCode_stencil2d/stencil.c:19]   --->   Operation 109 'add' 'add_ln19' <Predicate = (!icmp_ln13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.51>
ST_16 : Operation 110 [1/1] (8.51ns)   --->   "%mul_ln18_3 = mul i32 %orig_load_3, i32 %filter_load_3" [../CCode_stencil2d/stencil.c:18]   --->   Operation 110 'mul' 'mul_ln18_3' <Predicate = (!icmp_ln13)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 111 [1/2] (3.25ns)   --->   "%orig_load_4 = load i13 %orig_addr_4" [../CCode_stencil2d/stencil.c:18]   --->   Operation 111 'load' 'orig_load_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>
ST_16 : Operation 112 [1/1] (1.67ns)   --->   "%add_ln18_4 = add i13 %add_ln18_3, i13 2" [../CCode_stencil2d/stencil.c:18]   --->   Operation 112 'add' 'add_ln18_4' <Predicate = (!icmp_ln13)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i13 %add_ln18_4" [../CCode_stencil2d/stencil.c:18]   --->   Operation 113 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%orig_addr_5 = getelementptr i32 %orig, i64 0, i64 %zext_ln18_5" [../CCode_stencil2d/stencil.c:18]   --->   Operation 114 'getelementptr' 'orig_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 115 [2/2] (3.25ns)   --->   "%orig_load_5 = load i13 %orig_addr_5" [../CCode_stencil2d/stencil.c:18]   --->   Operation 115 'load' 'orig_load_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>

State 17 <SV = 16> <Delay = 8.51>
ST_17 : Operation 116 [1/1] (8.51ns)   --->   "%mul_ln18_4 = mul i32 %orig_load_4, i32 %filter_load_4" [../CCode_stencil2d/stencil.c:18]   --->   Operation 116 'mul' 'mul_ln18_4' <Predicate = (!icmp_ln13)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 117 [1/2] (3.25ns)   --->   "%orig_load_5 = load i13 %orig_addr_5" [../CCode_stencil2d/stencil.c:18]   --->   Operation 117 'load' 'orig_load_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%add_ln18_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %add_ln10, i6 %select_ln10" [../CCode_stencil2d/stencil.c:18]   --->   Operation 118 'bitconcatenate' 'add_ln18_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i13 %add_ln18_6" [../CCode_stencil2d/stencil.c:18]   --->   Operation 119 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%orig_addr_6 = getelementptr i32 %orig, i64 0, i64 %zext_ln18_6" [../CCode_stencil2d/stencil.c:18]   --->   Operation 120 'getelementptr' 'orig_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 121 [2/2] (3.25ns)   --->   "%orig_load_6 = load i13 %orig_addr_6" [../CCode_stencil2d/stencil.c:18]   --->   Operation 121 'load' 'orig_load_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>
ST_17 : Operation 122 [1/1] (2.55ns)   --->   "%add_ln19_1 = add i32 %mul_ln18_2, i32 %mul_ln18_3" [../CCode_stencil2d/stencil.c:19]   --->   Operation 122 'add' 'add_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.51>
ST_18 : Operation 123 [1/1] (8.51ns)   --->   "%mul_ln18_5 = mul i32 %orig_load_5, i32 %filter_load_5" [../CCode_stencil2d/stencil.c:18]   --->   Operation 123 'mul' 'mul_ln18_5' <Predicate = (!icmp_ln13)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/2] (3.25ns)   --->   "%orig_load_6 = load i13 %orig_addr_6" [../CCode_stencil2d/stencil.c:18]   --->   Operation 124 'load' 'orig_load_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>
ST_18 : Operation 125 [1/1] (1.67ns)   --->   "%add_ln18_5 = add i13 %add_ln18_6, i13 1" [../CCode_stencil2d/stencil.c:18]   --->   Operation 125 'add' 'add_ln18_5' <Predicate = (!icmp_ln13)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i13 %add_ln18_5" [../CCode_stencil2d/stencil.c:18]   --->   Operation 126 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%orig_addr_7 = getelementptr i32 %orig, i64 0, i64 %zext_ln18_7" [../CCode_stencil2d/stencil.c:18]   --->   Operation 127 'getelementptr' 'orig_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 128 [2/2] (3.25ns)   --->   "%orig_load_7 = load i13 %orig_addr_7" [../CCode_stencil2d/stencil.c:18]   --->   Operation 128 'load' 'orig_load_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>

State 19 <SV = 18> <Delay = 8.51>
ST_19 : Operation 129 [1/1] (8.51ns)   --->   "%mul_ln18_6 = mul i32 %orig_load_6, i32 %filter_load_6" [../CCode_stencil2d/stencil.c:18]   --->   Operation 129 'mul' 'mul_ln18_6' <Predicate = (!icmp_ln13)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [1/2] (3.25ns)   --->   "%orig_load_7 = load i13 %orig_addr_7" [../CCode_stencil2d/stencil.c:18]   --->   Operation 130 'load' 'orig_load_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>
ST_19 : Operation 131 [1/1] (1.67ns)   --->   "%add_ln18_7 = add i13 %add_ln18_6, i13 2" [../CCode_stencil2d/stencil.c:18]   --->   Operation 131 'add' 'add_ln18_7' <Predicate = (!icmp_ln13)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i13 %add_ln18_7" [../CCode_stencil2d/stencil.c:18]   --->   Operation 132 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%orig_addr_8 = getelementptr i32 %orig, i64 0, i64 %zext_ln18_8" [../CCode_stencil2d/stencil.c:18]   --->   Operation 133 'getelementptr' 'orig_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 134 [2/2] (3.25ns)   --->   "%orig_load_8 = load i13 %orig_addr_8" [../CCode_stencil2d/stencil.c:18]   --->   Operation 134 'load' 'orig_load_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>
ST_19 : Operation 135 [1/1] (1.82ns)   --->   "%add_ln14 = add i6 %select_ln10, i6 1" [../CCode_stencil2d/stencil.c:14]   --->   Operation 135 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.51>
ST_20 : Operation 136 [1/1] (8.51ns)   --->   "%mul_ln18_7 = mul i32 %orig_load_7, i32 %filter_load_7" [../CCode_stencil2d/stencil.c:18]   --->   Operation 136 'mul' 'mul_ln18_7' <Predicate = (!icmp_ln13)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [1/2] (3.25ns)   --->   "%orig_load_8 = load i13 %orig_addr_8" [../CCode_stencil2d/stencil.c:18]   --->   Operation 137 'load' 'orig_load_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>

State 21 <SV = 20> <Delay = 8.51>
ST_21 : Operation 138 [1/1] (8.51ns)   --->   "%mul_ln18_8 = mul i32 %orig_load_8, i32 %filter_load_8" [../CCode_stencil2d/stencil.c:18]   --->   Operation 138 'mul' 'mul_ln18_8' <Predicate = (!icmp_ln13)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.74>
ST_22 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_3 = add i32 %mul_ln18_4, i32 %mul_ln18_5" [../CCode_stencil2d/stencil.c:19]   --->   Operation 139 'add' 'add_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_4 = add i32 %mul_ln18_7, i32 %mul_ln18_8" [../CCode_stencil2d/stencil.c:19]   --->   Operation 140 'add' 'add_ln19_4' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 141 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_5 = add i32 %add_ln19_4, i32 %mul_ln18_6" [../CCode_stencil2d/stencil.c:19]   --->   Operation 141 'add' 'add_ln19_5' <Predicate = (!icmp_ln13)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 142 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_6 = add i32 %add_ln19_5, i32 %add_ln19_3" [../CCode_stencil2d/stencil.c:19]   --->   Operation 142 'add' 'add_ln19_6' <Predicate = (!icmp_ln13)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 23 <SV = 22> <Delay = 7.62>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @stencil_label1_stencil_label2_str"   --->   Operation 143 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7812, i64 7812, i64 7812"   --->   Operation 144 'speclooptripcount' 'empty_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 145 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../CCode_stencil2d/stencil.c:11]   --->   Operation 146 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_2 = add i32 %add_ln19_1, i32 %add_ln19" [../CCode_stencil2d/stencil.c:19]   --->   Operation 147 'add' 'add_ln19_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 148 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_7 = add i32 %add_ln19_6, i32 %add_ln19_2" [../CCode_stencil2d/stencil.c:19]   --->   Operation 148 'add' 'add_ln19_7' <Predicate = (!icmp_ln13)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln18" [../CCode_stencil2d/stencil.c:22]   --->   Operation 149 'getelementptr' 'sol_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln22 = store i32 %add_ln19_7, i13 %sol_addr" [../CCode_stencil2d/stencil.c:22]   --->   Operation 150 'store' 'store_ln22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8192> <RAM>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 151 'br' 'br_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 24 <SV = 11> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [../CCode_stencil2d/stencil.c:25]   --->   Operation 152 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('filter_addr', ../CCode_stencil2d/stencil.c:18) [18]  (0 ns)
	'load' operation ('filter_load', ../CCode_stencil2d/stencil.c:18) on array 'filter' [19]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('filter_load', ../CCode_stencil2d/stencil.c:18) on array 'filter' [19]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('filter_load_1', ../CCode_stencil2d/stencil.c:18) on array 'filter' [21]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('filter_load_2', ../CCode_stencil2d/stencil.c:18) on array 'filter' [23]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('filter_load_3', ../CCode_stencil2d/stencil.c:18) on array 'filter' [25]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('filter_load_4', ../CCode_stencil2d/stencil.c:18) on array 'filter' [27]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('filter_load_5', ../CCode_stencil2d/stencil.c:18) on array 'filter' [29]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('filter_load_6', ../CCode_stencil2d/stencil.c:18) on array 'filter' [31]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('filter_load_7', ../CCode_stencil2d/stencil.c:18) on array 'filter' [33]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('filter_load_8', ../CCode_stencil2d/stencil.c:18) on array 'filter' [35]  (2.32 ns)

 <State 11>: 6.12ns
The critical path consists of the following:
	'phi' operation ('r', ../CCode_stencil2d/stencil.c:13) with incoming values : ('select_ln13', ../CCode_stencil2d/stencil.c:13) [39]  (0 ns)
	'add' operation ('empty_13', ../CCode_stencil2d/stencil.c:13) [51]  (1.87 ns)
	'select' operation ('select_ln13', ../CCode_stencil2d/stencil.c:13) [56]  (0.993 ns)
	'getelementptr' operation ('orig_addr', ../CCode_stencil2d/stencil.c:18) [60]  (0 ns)
	'load' operation ('orig_load', ../CCode_stencil2d/stencil.c:18) on array 'orig' [61]  (3.25 ns)

 <State 12>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln18', ../CCode_stencil2d/stencil.c:18) [63]  (1.68 ns)
	'getelementptr' operation ('orig_addr_1', ../CCode_stencil2d/stencil.c:18) [65]  (0 ns)
	'load' operation ('orig_load_1', ../CCode_stencil2d/stencil.c:18) on array 'orig' [66]  (3.25 ns)

 <State 13>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', ../CCode_stencil2d/stencil.c:18) [62]  (8.51 ns)

 <State 14>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_1', ../CCode_stencil2d/stencil.c:18) [67]  (8.51 ns)

 <State 15>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_2', ../CCode_stencil2d/stencil.c:18) [72]  (8.51 ns)

 <State 16>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_3', ../CCode_stencil2d/stencil.c:18) [77]  (8.51 ns)

 <State 17>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_4', ../CCode_stencil2d/stencil.c:18) [82]  (8.51 ns)

 <State 18>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_5', ../CCode_stencil2d/stencil.c:18) [87]  (8.51 ns)

 <State 19>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_6', ../CCode_stencil2d/stencil.c:18) [92]  (8.51 ns)

 <State 20>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_7', ../CCode_stencil2d/stencil.c:18) [97]  (8.51 ns)

 <State 21>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_8', ../CCode_stencil2d/stencil.c:18) [102]  (8.51 ns)

 <State 22>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln19_4', ../CCode_stencil2d/stencil.c:19) [107]  (0 ns)
	'add' operation ('add_ln19_5', ../CCode_stencil2d/stencil.c:19) [108]  (4.37 ns)
	'add' operation ('add_ln19_6', ../CCode_stencil2d/stencil.c:19) [109]  (4.37 ns)

 <State 23>: 7.62ns
The critical path consists of the following:
	'add' operation ('add_ln19_2', ../CCode_stencil2d/stencil.c:19) [105]  (0 ns)
	'add' operation ('add_ln19_7', ../CCode_stencil2d/stencil.c:19) [110]  (4.37 ns)
	'store' operation ('store_ln22', ../CCode_stencil2d/stencil.c:22) of variable 'add_ln19_7', ../CCode_stencil2d/stencil.c:19 on array 'sol' [112]  (3.25 ns)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
