

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
ab3778937a18a2a07ea2542ed27222a6  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=laplace3d.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS > _cuobjdump_complete_output_Z53mRe"
Parsing file _cuobjdump_complete_output_Z53mRe
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: laplace3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: laplace3d.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x403b00, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z13GPU_laplace3diiiiPfS_" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:63) @$p0.eq bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:67) @$p0.ne bra l0x000000a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x098 (_1.ptx:71) bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:99) bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:114) @$p0.eq bra l0x00000220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (_1.ptx:122) l0x00000220: set.ne.s32.s32 $p1/$r4, $r8, $r124;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a8 (_1.ptx:139) @$p1.ne bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:154) l0x00000318: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (_1.ptx:156) @$p0.eq bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (_1.ptx:172) l0x000003a0: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c0 (_1.ptx:176) @$p1.ne bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (_1.ptx:207) l0x000004b0: nop;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d8 (_1.ptx:179) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e8 (_1.ptx:181) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f8 (_1.ptx:183) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x408 (_1.ptx:185) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x418 (_1.ptx:187) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x428 (_1.ptx:189) @$p1.ne bra l0x00000448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x440 (_1.ptx:192) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d0 (_1.ptx:211) @$p1.ne bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:212) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2QX70w"
Running: cat _ptx_2QX70w | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_NsFTaP
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_NsFTaP --output-file  /dev/null 2> _ptx_2QX70winfo"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=4080, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2QX70w _ptx2_NsFTaP _ptx_2QX70winfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

Grid dimensions: 256 x 256 x 100
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

Copy u1 to device: 410.700012 (ms) 

 dimGrid  = 8 32 1 
 dimBlock = 32 8 1 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403b00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13GPU_laplace3diiiiPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
kernel '_Z13GPU_laplace3diiiiPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: CTA/core = 10, limited by: regs
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
GPGPU-Sim PTX: WARNING (_1.ptx:87) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 7 finished CTA #0 (167016,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(167017,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (167479,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(167480,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (167837,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(167838,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (168647,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(168648,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (168814,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(168815,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (168971,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(168972,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (169172,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(169173,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (169976,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(169977,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (172323,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(172324,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (172437,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(172438,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (172669,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(172670,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (173520,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(173521,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (174020,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(174021,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (174417,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(174418,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (174909,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(174910,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (174998,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(174999,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (175910,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(175911,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (176059,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(176060,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (176267,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(176268,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (176953,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(176954,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (177243,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(177244,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (179209,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(179210,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (180736,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(180737,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (181020,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(181021,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (186829,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(186830,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (187329,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(187330,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (187351,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(187352,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (188054,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(188055,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (201009,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(201010,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (201682,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(201683,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (204239,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(204240,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (204301,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(204302,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (205331,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(205332,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (205488,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(205489,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (205594,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(205595,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (212188,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(212189,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (214900,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(214901,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (216533,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(216534,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (217626,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(217627,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (218597,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(218598,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (219060,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(219061,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (221027,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(221028,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (225990,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(225991,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (226420,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(226421,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (229873,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(229874,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (234990,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(234991,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (237121,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(237122,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (237959,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(237960,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (238929,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(238930,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (239179,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(239180,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (239272,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(239273,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (242306,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(242307,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (242998,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(242999,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (247796,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(247797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (257359,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(257360,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (261675,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(261676,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (261822,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(261823,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (272844,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(272845,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (273202,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(273203,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (292264,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(292265,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (294162,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(294163,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (294862,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(294863,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (304933,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(304934,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (305342,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(305343,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (308071,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(308072,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (308554,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(308555,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (318890,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(318891,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (320993,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(320994,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (326635,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(326636,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (332741,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(332742,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (339578,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(339579,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (340507,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(340508,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (340560,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(340561,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (340937,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(340938,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (341300,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(341301,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (341366,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(341367,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (341392,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(341393,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (341526,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(341527,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (341632,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(341633,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (342463,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(342464,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (342889,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(342890,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (343173,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(343174,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (343592,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(343593,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (343690,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(343691,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (344845,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(344846,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (349025,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(349026,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (349266,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(349267,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (349786,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(349787,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (350927,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(350928,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (351318,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(351319,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (352201,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(352202,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (353658,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(353659,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (364394,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(364395,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (364893,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(364894,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (366460,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(366461,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (367360,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(367361,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (369946,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(369947,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (378243,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(378244,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (378496,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(378497,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (379349,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(379350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (379441,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(379442,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (392049,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(392050,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (399804,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(399805,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (414303,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(414304,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (437636,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(437637,0)
GPGPU-Sim uArch: Shader 4 finished CTA #9 (442761,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(442762,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (443070,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(443071,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (448490,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(448491,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (452127,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(452128,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (452158,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(452159,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (452302,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(452303,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (452344,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(452345,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (453645,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(453646,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (454612,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(454613,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (460048,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(460049,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (461038,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(461039,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (468015,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (475087,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (482640,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (485535,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (486807,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (489072,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (489363,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (489610,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (490128,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (498077,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (500524,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (513792,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (515870,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (516395,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (516658,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (516879,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (516949,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (517837,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (520627,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (521083,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (521325,0), 8 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (523527,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (524017,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (524071,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (524803,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (525245,0), 9 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (526975,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (527076,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (530000,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (530454,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (530503,0), 8 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (531844,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (534869,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (535162,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (535517,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (537075,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (537881,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (540603,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (542623,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (542760,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (544972,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (547214,0), 8 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (547244,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (548049,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (548545,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (549520,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (549667,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (549682,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (555720,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (556258,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (558052,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (558186,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (560520,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (562862,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (562978,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (563272,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (564138,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (564280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (570768,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (574375,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (579988,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (585186,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (589013,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (589014,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (589657,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (597049,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (597821,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (614440,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (616788,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (619898,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (629960,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (629983,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (634009,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (648278,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (648888,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (660882,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (668117,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (673395,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (673435,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (674406,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (674792,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (674816,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (674890,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (675657,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (678616,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (678749,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (685773,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (685851,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (686033,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (686275,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (686682,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (689258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (689436,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (690335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (690779,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (705189,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (707700,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (707799,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (708986,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (710587,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (711339,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (711882,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (720144,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (721542,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (722330,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (722488,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (723079,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (723918,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (727563,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (727999,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (731784,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (732353,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (732477,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (733546,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (733738,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (735312,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 10 finished CTA #7 (736682,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #7 (740424,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (744091,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (744150,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (745125,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (749266,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (760466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (769040,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (775708,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 4 finished CTA #9 (775884,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (775917,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #7 (779804,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #8 (785894,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (787043,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (787228,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (792051,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #6 (792073,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #9 (793280,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (798912,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (798991,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (799199,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 4 finished CTA #6 (799260,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (803405,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (825354,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z13GPU_laplace3diiiiPfS_' finished on shader 3.
kernel_name = _Z13GPU_laplace3diiiiPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 825355
gpu_sim_insn = 356907776
gpu_ipc =     432.4294
gpu_tot_sim_cycle = 825355
gpu_tot_sim_insn = 356907776
gpu_tot_ipc =     432.4294
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 716635
gpu_stall_icnt2sh    = 4153571
gpu_total_sim_rate=480360

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6993824
	L1I_total_cache_misses = 3122
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4869
L1D_cache:
	L1D_cache_core[0]: Access = 64384, Miss = 64384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 279953
	L1D_cache_core[1]: Access = 63178, Miss = 63178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 239990
	L1D_cache_core[2]: Access = 64087, Miss = 64087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 267524
	L1D_cache_core[3]: Access = 64779, Miss = 64779, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 292461
	L1D_cache_core[4]: Access = 65668, Miss = 65668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 249709
	L1D_cache_core[5]: Access = 67391, Miss = 67391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 245835
	L1D_cache_core[6]: Access = 64783, Miss = 64783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 249792
	L1D_cache_core[7]: Access = 64777, Miss = 64769, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 251809
	L1D_cache_core[8]: Access = 64887, Miss = 64884, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 266668
	L1D_cache_core[9]: Access = 62387, Miss = 62387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 226475
	L1D_cache_core[10]: Access = 63367, Miss = 63367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 222506
	L1D_cache_core[11]: Access = 62385, Miss = 62385, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 244929
	L1D_cache_core[12]: Access = 65197, Miss = 65197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 247905
	L1D_cache_core[13]: Access = 66891, Miss = 66891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 251833
	L1D_total_cache_accesses = 904161
	L1D_total_cache_misses = 904150
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 3537389
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 699350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3487260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6990702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3122
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 
distro:
21768, 21768, 21795, 17199, 17199, 17199, 17199, 17199, 22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 7556, 7556, 7565, 6033, 6033, 6033, 6033, 6033, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 
gpgpu_n_tot_thrd_icount = 416711680
gpgpu_n_tot_w_icount = 13022240
gpgpu_n_stall_shd_mem = 3957377
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 699589
gpgpu_n_mem_write_global = 204800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8586000
gpgpu_n_store_insn = 6553600
gpgpu_n_shmem_insn = 58069600
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3957377
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6498073	W0_Idle:150761	W0_Scoreboard:2242590	W1:153600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6000	W10:90000	W11:0	W12:768	W13:0	W14:0	W15:0	W16:0	W17:0	W18:18000	W19:0	W20:278192	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1009656	W32:11466024
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5596712 {8:699589,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27852800 {136:204800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95142184 {40:20,136:699569,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1638400 {8:204800,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1076549 n_nop=707983 n_act=43465 n_pre=43449 n_req=140826 n_rd=213384 n_write=68268 bw_util=0.5232
n_activity=1005940 dram_eff=0.56
bk0: 10746a 840667i bk1: 12704a 810793i bk2: 14234a 804542i bk3: 14202a 788892i bk4: 13022a 800526i bk5: 13488a 796318i bk6: 11926a 805739i bk7: 14456a 765175i bk8: 13974a 804302i bk9: 14020a 790602i bk10: 11660a 830698i bk11: 12660a 818288i bk12: 13332a 809024i bk13: 15168a 768854i bk14: 14100a 782259i bk15: 13692a 783971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.45379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x831ff180, atomic=0 1 entries : 0x7f02534c3fe0 :  mf: uid=11645281, sid03:w20, part=1, addr=0x831ff180, load , size=128, unknown  status = IN_PARTITION_DRAM (825346), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1076549 n_nop=700657 n_act=44551 n_pre=44535 n_req=143403 n_rd=218538 n_write=68268 bw_util=0.5328
n_activity=1015069 dram_eff=0.5651
bk0: 12524a 813041i bk1: 11624a 823350i bk2: 16410a 759616i bk3: 13570a 799792i bk4: 14330a 777331i bk5: 11954a 817210i bk6: 13932a 762415i bk7: 13706a 777024i bk8: 15816a 769067i bk9: 12198a 824697i bk10: 12714a 819056i bk11: 11652a 829539i bk12: 16240a 755331i bk13: 13842a 786749i bk14: 15318a 755544i bk15: 12708a 806146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.58474
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1076549 n_nop=705427 n_act=44764 n_pre=44748 n_req=140805 n_rd=213342 n_write=68268 bw_util=0.5232
n_activity=1006583 dram_eff=0.5595
bk0: 12650a 809721i bk1: 10540a 841505i bk2: 14402a 788708i bk3: 14522a 797203i bk4: 13424a 794520i bk5: 12716a 800823i bk6: 13934a 767445i bk7: 12080a 805683i bk8: 13894a 791771i bk9: 13910a 799058i bk10: 13102a 814702i bk11: 11594a 830954i bk12: 15030a 767035i bk13: 13868a 798358i bk14: 13952a 782108i bk15: 13724a 786500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.33082
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x831ff980, atomic=0 1 entries : 0x7f0253566860 :  mf: uid=11645282, sid03:w22, part=3, addr=0x831ff980, load , size=128, unknown  status = IN_PARTITION_DRAM (825352), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1076549 n_nop=699171 n_act=45315 n_pre=45299 n_req=143382 n_rd=218496 n_write=68268 bw_util=0.5327
n_activity=1013823 dram_eff=0.5657
bk0: 11446a 823813i bk1: 12458a 804476i bk2: 13264a 806754i bk3: 16316a 757154i bk4: 12264a 809178i bk5: 13736a 781392i bk6: 13236a 780554i bk7: 14682a 749725i bk8: 12330a 822951i bk9: 15942a 761780i bk10: 12082a 829645i bk11: 12642a 816619i bk12: 14048a 785562i bk13: 16734a 744083i bk14: 12540a 806648i bk15: 14776a 762562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.62645
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1076549 n_nop=708069 n_act=43420 n_pre=43404 n_req=140828 n_rd=213392 n_write=68264 bw_util=0.5233
n_activity=1004839 dram_eff=0.5606
bk0: 10610a 843648i bk1: 13210a 803043i bk2: 14548a 808621i bk3: 14344a 780020i bk4: 12638a 808393i bk5: 13046a 797853i bk6: 11878a 814568i bk7: 14550a 761638i bk8: 13978a 807046i bk9: 13776a 791710i bk10: 11724a 835036i bk11: 12692a 814625i bk12: 13572a 810523i bk13: 15038a 766285i bk14: 14074a 791155i bk15: 13714a 780684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.46267
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1076549 n_nop=701597 n_act=44077 n_pre=44061 n_req=143407 n_rd=218550 n_write=68264 bw_util=0.5328
n_activity=1015105 dram_eff=0.5651
bk0: 12580a 817668i bk1: 12082a 821436i bk2: 16080a 770625i bk3: 13420a 800082i bk4: 13878a 786692i bk5: 11536a 817768i bk6: 13870a 771743i bk7: 13488a 774760i bk8: 16026a 771065i bk9: 12378a 815626i bk10: 12584a 823591i bk11: 11844a 827205i bk12: 17066a 754768i bk13: 14154a 776672i bk14: 15216a 763622i bk15: 12348a 806237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.46877

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70096, Miss = 51497, Miss_rate = 0.735, Pending_hits = 1846, Reservation_fails = 6123
L2_cache_bank[1]: Access = 80665, Miss = 55195, Miss_rate = 0.684, Pending_hits = 2603, Reservation_fails = 9641
L2_cache_bank[2]: Access = 80694, Miss = 58642, Miss_rate = 0.727, Pending_hits = 2247, Reservation_fails = 22792
L2_cache_bank[3]: Access = 70065, Miss = 50627, Miss_rate = 0.723, Pending_hits = 1792, Reservation_fails = 3740
L2_cache_bank[4]: Access = 80692, Miss = 55194, Miss_rate = 0.684, Pending_hits = 2577, Reservation_fails = 9385
L2_cache_bank[5]: Access = 70066, Miss = 51477, Miss_rate = 0.735, Pending_hits = 1848, Reservation_fails = 4363
L2_cache_bank[6]: Access = 70095, Miss = 50605, Miss_rate = 0.722, Pending_hits = 1843, Reservation_fails = 2911
L2_cache_bank[7]: Access = 80666, Miss = 58643, Miss_rate = 0.727, Pending_hits = 2235, Reservation_fails = 19168
L2_cache_bank[8]: Access = 70094, Miss = 51511, Miss_rate = 0.735, Pending_hits = 1890, Reservation_fails = 3885
L2_cache_bank[9]: Access = 80665, Miss = 55185, Miss_rate = 0.684, Pending_hits = 2613, Reservation_fails = 9703
L2_cache_bank[10]: Access = 80665, Miss = 58650, Miss_rate = 0.727, Pending_hits = 2192, Reservation_fails = 16768
L2_cache_bank[11]: Access = 70066, Miss = 50625, Miss_rate = 0.723, Pending_hits = 1807, Reservation_fails = 3449
L2_total_cache_accesses = 904529
L2_total_cache_misses = 647851
L2_total_cache_miss_rate = 0.7162
L2_total_cache_pending_hits = 25493
L2_total_cache_reservation_fails = 111928
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 231081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 443041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 83072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28317
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 539
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.262

icnt_total_pkts_mem_to_simt=3703385
icnt_total_pkts_simt_to_mem=1723729
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.1561
	minimum = 6
	maximum = 466
Network latency average = 19.1642
	minimum = 6
	maximum = 447
Slowest packet = 558971
Flit latency average = 15.6749
	minimum = 6
	maximum = 443
Slowest flit = 3040720
Fragmentation average = 0.0603994
	minimum = 0
	maximum = 345
Injected packet rate average = 0.0843021
	minimum = 0.0756159 (at node 9)
	maximum = 0.0977688 (at node 16)
Accepted packet rate average = 0.0843021
	minimum = 0.0756159 (at node 9)
	maximum = 0.0977688 (at node 16)
Injected flit rate average = 0.252903
	minimum = 0.145404 (at node 9)
	maximum = 0.406115 (at node 16)
Accepted flit rate average= 0.252903
	minimum = 0.167599 (at node 17)
	maximum = 0.334704 (at node 5)
Injected packet length average = 2.99997
Accepted packet length average = 2.99997
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.1561 (1 samples)
	minimum = 6 (1 samples)
	maximum = 466 (1 samples)
Network latency average = 19.1642 (1 samples)
	minimum = 6 (1 samples)
	maximum = 447 (1 samples)
Flit latency average = 15.6749 (1 samples)
	minimum = 6 (1 samples)
	maximum = 443 (1 samples)
Fragmentation average = 0.0603994 (1 samples)
	minimum = 0 (1 samples)
	maximum = 345 (1 samples)
Injected packet rate average = 0.0843021 (1 samples)
	minimum = 0.0756159 (1 samples)
	maximum = 0.0977688 (1 samples)
Accepted packet rate average = 0.0843021 (1 samples)
	minimum = 0.0756159 (1 samples)
	maximum = 0.0977688 (1 samples)
Injected flit rate average = 0.252903 (1 samples)
	minimum = 0.145404 (1 samples)
	maximum = 0.406115 (1 samples)
Accepted flit rate average = 0.252903 (1 samples)
	minimum = 0.167599 (1 samples)
	maximum = 0.334704 (1 samples)
Injected packet size average = 2.99997 (1 samples)
Accepted packet size average = 2.99997 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 23 sec (743 sec)
gpgpu_simulation_rate = 480360 (inst/sec)
gpgpu_simulation_rate = 1110 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

1x GPU_laplace3d: 742761.437500 (ms) 

Copy u2 to host: 361.954010 (ms) 

1x Gold_laplace3d: 13.517000 (ms) 
 

 rms error = 0.000000 
CUDA_SAFE_CALL( cudaFree(d_u1) );
CUDA_SAFE_CALL( cudaFree(d_u2) );
free(h_u1);
free(h_u2);
free(h_u3);

Press ENTER to exit...
