

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_timestep_L_curr_state'
================================================================
* Date:           Fri Oct  3 11:19:30 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.150 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   693910|   693910|  6.939 ms|  6.939 ms|  693910|  693910|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_timestep_L_curr_state  |   693908|   693908|        99|         78|          1|  8896|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 78, depth = 99


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 99
* Pipeline : 1
  Pipeline-0 : II = 78, D = 99, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.99>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%curr = alloca i32 1"   --->   Operation 102 'alloca' 'curr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 103 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 104 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike, i64 666, i64 139, i64 18446744073709551615"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike_1, i64 666, i64 139, i64 18446744073709551615"   --->   Operation 106 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %emission_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %emission_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obs, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.84ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 113 [1/1] (0.84ns)   --->   "%store_ln0 = store i8 1, i8 %t"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 114 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %curr"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body40"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [viterbi.c:18]   --->   Operation 116 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.10ns)   --->   "%icmp_ln18 = icmp_eq  i14 %indvar_flatten_load, i14 8896" [viterbi.c:18]   --->   Operation 117 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.32ns)   --->   "%add_ln18_1 = add i14 %indvar_flatten_load, i14 1" [viterbi.c:18]   --->   Operation 118 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %fpga_resource_hint.for.body40.253, void %for.end75.exitStub" [viterbi.c:18]   --->   Operation 119 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%curr_load = load i7 %curr" [viterbi.c:19]   --->   Operation 120 'load' 'curr_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%t_load = load i8 %t" [viterbi.c:18]   --->   Operation 121 'load' 't_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.35ns)   --->   "%add_ln18 = add i8 %t_load, i8 1" [viterbi.c:18]   --->   Operation 122 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.86ns)   --->   "%icmp_ln19 = icmp_eq  i7 %curr_load, i7 64" [viterbi.c:19]   --->   Operation 123 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.51ns)   --->   "%select_ln4 = select i1 %icmp_ln19, i7 0, i7 %curr_load" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/viterbi/viterbi/dir_test.tcl:4]   --->   Operation 124 'select' 'select_ln4' <Predicate = (!icmp_ln18)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.37ns)   --->   "%select_ln18 = select i1 %icmp_ln19, i8 %add_ln18, i8 %t_load" [viterbi.c:18]   --->   Operation 125 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (1.35ns)   --->   "%empty_151 = add i8 %select_ln18, i8 255" [viterbi.c:18]   --->   Operation 126 'add' 'empty_151' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_151" [viterbi.c:18]   --->   Operation 127 'zext' 'p_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (2.91ns)   --->   "%mul9 = mul i17 %p_cast, i17 469" [viterbi.c:18]   --->   Operation 128 'mul' 'mul9' <Predicate = (!icmp_ln18)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul9, i32 15, i32 16" [viterbi.c:18]   --->   Operation 129 'partselect' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 130 [12/12] (2.18ns)   --->   "%empty_152 = urem i8 %empty_151, i8 70" [viterbi.c:18]   --->   Operation 130 'urem' 'empty_152' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i7 %select_ln4" [viterbi.c:23]   --->   Operation 131 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %trunc_ln23" [viterbi.c:23]   --->   Operation 132 'zext' 'zext_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%transition_0_addr = getelementptr i128 %transition_0, i64 0, i64 %zext_ln23" [viterbi.c:23]   --->   Operation 133 'getelementptr' 'transition_0_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 134 [2/2] (2.26ns)   --->   "%transition_0_load = load i10 %transition_0_addr" [viterbi.c:23]   --->   Operation 134 'load' 'transition_0_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = trunc i7 %select_ln4" [viterbi.c:24]   --->   Operation 135 'trunc' 'trunc_ln24_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln24_3 = trunc i7 %select_ln4" [viterbi.c:24]   --->   Operation 136 'trunc' 'trunc_ln24_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln27_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 137 'bitconcatenate' 'zext_ln27_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %zext_ln27_cast" [viterbi.c:27]   --->   Operation 138 'zext' 'zext_ln27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%transition_0_addr_1 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27" [viterbi.c:27]   --->   Operation 139 'getelementptr' 'transition_0_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (2.26ns)   --->   "%transition_0_load_1 = load i10 %transition_0_addr_1" [viterbi.c:27]   --->   Operation 140 'load' 'transition_0_load_1' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%transition_1_addr = getelementptr i128 %transition_1, i64 0, i64 %zext_ln23" [viterbi.c:27]   --->   Operation 141 'getelementptr' 'transition_1_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (2.26ns)   --->   "%transition_1_load = load i10 %transition_1_addr" [viterbi.c:27]   --->   Operation 142 'load' 'transition_1_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%transition_1_addr_1 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27" [viterbi.c:27]   --->   Operation 143 'getelementptr' 'transition_1_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (2.26ns)   --->   "%transition_1_load_1 = load i10 %transition_1_addr_1" [viterbi.c:27]   --->   Operation 144 'load' 'transition_1_load_1' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_1 : Operation 145 [1/1] (0.84ns)   --->   "%store_ln19 = store i14 %add_ln18_1, i14 %indvar_flatten" [viterbi.c:19]   --->   Operation 145 'store' 'store_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.84>
ST_1 : Operation 146 [1/1] (0.84ns)   --->   "%store_ln19 = store i8 %select_ln18, i8 %t" [viterbi.c:19]   --->   Operation 146 'store' 'store_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 147 [11/12] (2.18ns)   --->   "%empty_152 = urem i8 %empty_151, i8 70" [viterbi.c:18]   --->   Operation 147 'urem' 'empty_152' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%select_ln18_cast = zext i8 %select_ln18" [viterbi.c:18]   --->   Operation 148 'zext' 'select_ln18_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (2.91ns)   --->   "%mul3 = mul i17 %select_ln18_cast, i17 469" [viterbi.c:18]   --->   Operation 149 'mul' 'mul3' <Predicate = (!icmp_ln18)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %mul3, i32 15" [viterbi.c:18]   --->   Operation 150 'bitselect' 'tmp_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 151 [12/12] (2.18ns)   --->   "%empty_156 = urem i8 %select_ln18, i8 70" [viterbi.c:18]   --->   Operation 151 'urem' 'empty_156' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/2] (2.26ns)   --->   "%transition_0_load = load i10 %transition_0_addr" [viterbi.c:23]   --->   Operation 152 'load' 'transition_0_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i128 %transition_0_load" [viterbi.c:23]   --->   Operation 153 'trunc' 'trunc_ln23_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 154 [1/2] (2.26ns)   --->   "%transition_0_load_1 = load i10 %transition_0_addr_1" [viterbi.c:27]   --->   Operation 154 'load' 'transition_0_load_1' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i128 %transition_0_load_1" [viterbi.c:27]   --->   Operation 155 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln27_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 156 'bitconcatenate' 'zext_ln27_1_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i8 %zext_ln27_1_cast" [viterbi.c:27]   --->   Operation 157 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%transition_0_addr_2 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_1" [viterbi.c:27]   --->   Operation 158 'getelementptr' 'transition_0_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (2.26ns)   --->   "%transition_0_load_2 = load i10 %transition_0_addr_2" [viterbi.c:27]   --->   Operation 159 'load' 'transition_0_load_2' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i7 %zext_ln27_cast" [viterbi.c:27]   --->   Operation 160 'sext' 'sext_ln27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i8 %sext_ln27" [viterbi.c:27]   --->   Operation 161 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%transition_0_addr_3 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_2" [viterbi.c:27]   --->   Operation 162 'getelementptr' 'transition_0_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 163 [2/2] (2.26ns)   --->   "%transition_0_load_3 = load i10 %transition_0_addr_3" [viterbi.c:27]   --->   Operation 163 'load' 'transition_0_load_3' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load, i32 64, i32 127" [viterbi.c:27]   --->   Operation 164 'partselect' 'tmp_72' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_1, i32 64, i32 127" [viterbi.c:27]   --->   Operation 165 'partselect' 'tmp_77' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 166 [1/2] (2.26ns)   --->   "%transition_1_load = load i10 %transition_1_addr" [viterbi.c:27]   --->   Operation 166 'load' 'transition_1_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln27_15 = trunc i128 %transition_1_load" [viterbi.c:27]   --->   Operation 167 'trunc' 'trunc_ln27_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 168 [1/2] (2.26ns)   --->   "%transition_1_load_1 = load i10 %transition_1_addr_1" [viterbi.c:27]   --->   Operation 168 'load' 'transition_1_load_1' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln27_16 = trunc i128 %transition_1_load_1" [viterbi.c:27]   --->   Operation 169 'trunc' 'trunc_ln27_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%transition_1_addr_2 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_1" [viterbi.c:27]   --->   Operation 170 'getelementptr' 'transition_1_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 171 [2/2] (2.26ns)   --->   "%transition_1_load_2 = load i10 %transition_1_addr_2" [viterbi.c:27]   --->   Operation 171 'load' 'transition_1_load_2' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%transition_1_addr_3 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_2" [viterbi.c:27]   --->   Operation 172 'getelementptr' 'transition_1_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (2.26ns)   --->   "%transition_1_load_3 = load i10 %transition_1_addr_3" [viterbi.c:27]   --->   Operation 173 'load' 'transition_1_load_3' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load, i32 64, i32 127" [viterbi.c:27]   --->   Operation 174 'partselect' 'tmp_216' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_1, i32 64, i32 127" [viterbi.c:27]   --->   Operation 175 'partselect' 'tmp_221' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %tmp_3, void %arrayidx696.case.0, void %arrayidx696.case.1" [viterbi.c:33]   --->   Operation 176 'br' 'br_ln33' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 177 [10/12] (2.18ns)   --->   "%empty_152 = urem i8 %empty_151, i8 70" [viterbi.c:18]   --->   Operation 177 'urem' 'empty_152' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [11/12] (2.18ns)   --->   "%empty_156 = urem i8 %select_ln18, i8 70" [viterbi.c:18]   --->   Operation 178 'urem' 'empty_156' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/2] (2.26ns)   --->   "%transition_0_load_2 = load i10 %transition_0_addr_2" [viterbi.c:27]   --->   Operation 179 'load' 'transition_0_load_2' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i128 %transition_0_load_2" [viterbi.c:27]   --->   Operation 180 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 181 [1/2] (2.26ns)   --->   "%transition_0_load_3 = load i10 %transition_0_addr_3" [viterbi.c:27]   --->   Operation 181 'load' 'transition_0_load_3' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i128 %transition_0_load_3" [viterbi.c:27]   --->   Operation 182 'trunc' 'trunc_ln27_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln27_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 183 'bitconcatenate' 'zext_ln27_3_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i9 %zext_ln27_3_cast" [viterbi.c:27]   --->   Operation 184 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%transition_0_addr_4 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_3" [viterbi.c:27]   --->   Operation 185 'getelementptr' 'transition_0_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 186 [2/2] (2.26ns)   --->   "%transition_0_load_4 = load i10 %transition_0_addr_4" [viterbi.c:27]   --->   Operation 186 'load' 'transition_0_load_4' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln27_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 187 'bitconcatenate' 'zext_ln27_4_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i9 %zext_ln27_4_cast" [viterbi.c:27]   --->   Operation 188 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%transition_0_addr_5 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_4" [viterbi.c:27]   --->   Operation 189 'getelementptr' 'transition_0_addr_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 190 [2/2] (2.26ns)   --->   "%transition_0_load_5 = load i10 %transition_0_addr_5" [viterbi.c:27]   --->   Operation 190 'load' 'transition_0_load_5' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_2, i32 64, i32 127" [viterbi.c:27]   --->   Operation 191 'partselect' 'tmp_82' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_3, i32 64, i32 127" [viterbi.c:27]   --->   Operation 192 'partselect' 'tmp_87' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 193 [1/2] (2.26ns)   --->   "%transition_1_load_2 = load i10 %transition_1_addr_2" [viterbi.c:27]   --->   Operation 193 'load' 'transition_1_load_2' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln27_17 = trunc i128 %transition_1_load_2" [viterbi.c:27]   --->   Operation 194 'trunc' 'trunc_ln27_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 195 [1/2] (2.26ns)   --->   "%transition_1_load_3 = load i10 %transition_1_addr_3" [viterbi.c:27]   --->   Operation 195 'load' 'transition_1_load_3' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln27_18 = trunc i128 %transition_1_load_3" [viterbi.c:27]   --->   Operation 196 'trunc' 'trunc_ln27_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%transition_1_addr_4 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_3" [viterbi.c:27]   --->   Operation 197 'getelementptr' 'transition_1_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 198 [2/2] (2.26ns)   --->   "%transition_1_load_4 = load i10 %transition_1_addr_4" [viterbi.c:27]   --->   Operation 198 'load' 'transition_1_load_4' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%transition_1_addr_5 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_4" [viterbi.c:27]   --->   Operation 199 'getelementptr' 'transition_1_addr_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 200 [2/2] (2.26ns)   --->   "%transition_1_load_5 = load i10 %transition_1_addr_5" [viterbi.c:27]   --->   Operation 200 'load' 'transition_1_load_5' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_2, i32 64, i32 127" [viterbi.c:27]   --->   Operation 201 'partselect' 'tmp_226' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_3, i32 64, i32 127" [viterbi.c:27]   --->   Operation 202 'partselect' 'tmp_231' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 203 [9/12] (2.18ns)   --->   "%empty_152 = urem i8 %empty_151, i8 70" [viterbi.c:18]   --->   Operation 203 'urem' 'empty_152' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [10/12] (2.18ns)   --->   "%empty_156 = urem i8 %select_ln18, i8 70" [viterbi.c:18]   --->   Operation 204 'urem' 'empty_156' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/2] (2.26ns)   --->   "%transition_0_load_4 = load i10 %transition_0_addr_4" [viterbi.c:27]   --->   Operation 205 'load' 'transition_0_load_4' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = trunc i128 %transition_0_load_4" [viterbi.c:27]   --->   Operation 206 'trunc' 'trunc_ln27_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 207 [1/2] (2.26ns)   --->   "%transition_0_load_5 = load i10 %transition_0_addr_5" [viterbi.c:27]   --->   Operation 207 'load' 'transition_0_load_5' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln27_4 = trunc i128 %transition_0_load_5" [viterbi.c:27]   --->   Operation 208 'trunc' 'trunc_ln27_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i8 %zext_ln27_1_cast" [viterbi.c:27]   --->   Operation 209 'sext' 'sext_ln27_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i9 %sext_ln27_1" [viterbi.c:27]   --->   Operation 210 'zext' 'zext_ln27_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%transition_0_addr_6 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_5" [viterbi.c:27]   --->   Operation 211 'getelementptr' 'transition_0_addr_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 212 [2/2] (2.26ns)   --->   "%transition_0_load_6 = load i10 %transition_0_addr_6" [viterbi.c:27]   --->   Operation 212 'load' 'transition_0_load_6' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i7 %zext_ln27_cast" [viterbi.c:27]   --->   Operation 213 'sext' 'sext_ln27_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i9 %sext_ln27_2" [viterbi.c:27]   --->   Operation 214 'zext' 'zext_ln27_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%transition_0_addr_7 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_6" [viterbi.c:27]   --->   Operation 215 'getelementptr' 'transition_0_addr_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 216 [2/2] (2.26ns)   --->   "%transition_0_load_7 = load i10 %transition_0_addr_7" [viterbi.c:27]   --->   Operation 216 'load' 'transition_0_load_7' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_4, i32 64, i32 127" [viterbi.c:27]   --->   Operation 217 'partselect' 'tmp_92' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_5, i32 64, i32 127" [viterbi.c:27]   --->   Operation 218 'partselect' 'tmp_97' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 219 [1/2] (2.26ns)   --->   "%transition_1_load_4 = load i10 %transition_1_addr_4" [viterbi.c:27]   --->   Operation 219 'load' 'transition_1_load_4' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln27_19 = trunc i128 %transition_1_load_4" [viterbi.c:27]   --->   Operation 220 'trunc' 'trunc_ln27_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 221 [1/2] (2.26ns)   --->   "%transition_1_load_5 = load i10 %transition_1_addr_5" [viterbi.c:27]   --->   Operation 221 'load' 'transition_1_load_5' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln27_20 = trunc i128 %transition_1_load_5" [viterbi.c:27]   --->   Operation 222 'trunc' 'trunc_ln27_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%transition_1_addr_6 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_5" [viterbi.c:27]   --->   Operation 223 'getelementptr' 'transition_1_addr_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 224 [2/2] (2.26ns)   --->   "%transition_1_load_6 = load i10 %transition_1_addr_6" [viterbi.c:27]   --->   Operation 224 'load' 'transition_1_load_6' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%transition_1_addr_7 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_6" [viterbi.c:27]   --->   Operation 225 'getelementptr' 'transition_1_addr_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 226 [2/2] (2.26ns)   --->   "%transition_1_load_7 = load i10 %transition_1_addr_7" [viterbi.c:27]   --->   Operation 226 'load' 'transition_1_load_7' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_4, i32 64, i32 127" [viterbi.c:27]   --->   Operation 227 'partselect' 'tmp_236' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_5, i32 64, i32 127" [viterbi.c:27]   --->   Operation 228 'partselect' 'tmp_241' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 229 [8/12] (2.18ns)   --->   "%empty_152 = urem i8 %empty_151, i8 70" [viterbi.c:18]   --->   Operation 229 'urem' 'empty_152' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [9/12] (2.18ns)   --->   "%empty_156 = urem i8 %select_ln18, i8 70" [viterbi.c:18]   --->   Operation 230 'urem' 'empty_156' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/2] (2.26ns)   --->   "%transition_0_load_6 = load i10 %transition_0_addr_6" [viterbi.c:27]   --->   Operation 231 'load' 'transition_0_load_6' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = trunc i128 %transition_0_load_6" [viterbi.c:27]   --->   Operation 232 'trunc' 'trunc_ln27_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 233 [1/2] (2.26ns)   --->   "%transition_0_load_7 = load i10 %transition_0_addr_7" [viterbi.c:27]   --->   Operation 233 'load' 'transition_0_load_7' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = trunc i128 %transition_0_load_7" [viterbi.c:27]   --->   Operation 234 'trunc' 'trunc_ln27_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln27_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 235 'bitconcatenate' 'zext_ln27_7_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i10 %zext_ln27_7_cast" [viterbi.c:27]   --->   Operation 236 'zext' 'zext_ln27_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%transition_0_addr_8 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_7" [viterbi.c:27]   --->   Operation 237 'getelementptr' 'transition_0_addr_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 238 [2/2] (2.26ns)   --->   "%transition_0_load_8 = load i10 %transition_0_addr_8" [viterbi.c:27]   --->   Operation 238 'load' 'transition_0_load_8' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln27_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 239 'bitconcatenate' 'zext_ln27_8_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i10 %zext_ln27_8_cast" [viterbi.c:27]   --->   Operation 240 'zext' 'zext_ln27_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%transition_0_addr_9 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_8" [viterbi.c:27]   --->   Operation 241 'getelementptr' 'transition_0_addr_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 242 [2/2] (2.26ns)   --->   "%transition_0_load_9 = load i10 %transition_0_addr_9" [viterbi.c:27]   --->   Operation 242 'load' 'transition_0_load_9' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_6, i32 64, i32 127" [viterbi.c:27]   --->   Operation 243 'partselect' 'tmp_102' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_7, i32 64, i32 127" [viterbi.c:27]   --->   Operation 244 'partselect' 'tmp_107' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 245 [1/2] (2.26ns)   --->   "%transition_1_load_6 = load i10 %transition_1_addr_6" [viterbi.c:27]   --->   Operation 245 'load' 'transition_1_load_6' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln27_21 = trunc i128 %transition_1_load_6" [viterbi.c:27]   --->   Operation 246 'trunc' 'trunc_ln27_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 247 [1/2] (2.26ns)   --->   "%transition_1_load_7 = load i10 %transition_1_addr_7" [viterbi.c:27]   --->   Operation 247 'load' 'transition_1_load_7' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln27_22 = trunc i128 %transition_1_load_7" [viterbi.c:27]   --->   Operation 248 'trunc' 'trunc_ln27_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%transition_1_addr_8 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_7" [viterbi.c:27]   --->   Operation 249 'getelementptr' 'transition_1_addr_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 250 [2/2] (2.26ns)   --->   "%transition_1_load_8 = load i10 %transition_1_addr_8" [viterbi.c:27]   --->   Operation 250 'load' 'transition_1_load_8' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%transition_1_addr_9 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_8" [viterbi.c:27]   --->   Operation 251 'getelementptr' 'transition_1_addr_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 252 [2/2] (2.26ns)   --->   "%transition_1_load_9 = load i10 %transition_1_addr_9" [viterbi.c:27]   --->   Operation 252 'load' 'transition_1_load_9' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_6, i32 64, i32 127" [viterbi.c:27]   --->   Operation 253 'partselect' 'tmp_246' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_7, i32 64, i32 127" [viterbi.c:27]   --->   Operation 254 'partselect' 'tmp_251' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 255 [7/12] (2.18ns)   --->   "%empty_152 = urem i8 %empty_151, i8 70" [viterbi.c:18]   --->   Operation 255 'urem' 'empty_152' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [8/12] (2.18ns)   --->   "%empty_156 = urem i8 %select_ln18, i8 70" [viterbi.c:18]   --->   Operation 256 'urem' 'empty_156' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/2] (2.26ns)   --->   "%transition_0_load_8 = load i10 %transition_0_addr_8" [viterbi.c:27]   --->   Operation 257 'load' 'transition_0_load_8' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = trunc i128 %transition_0_load_8" [viterbi.c:27]   --->   Operation 258 'trunc' 'trunc_ln27_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 259 [1/2] (2.26ns)   --->   "%transition_0_load_9 = load i10 %transition_0_addr_9" [viterbi.c:27]   --->   Operation 259 'load' 'transition_0_load_9' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln27_8 = trunc i128 %transition_0_load_9" [viterbi.c:27]   --->   Operation 260 'trunc' 'trunc_ln27_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln27_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 261 'bitconcatenate' 'zext_ln27_9_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln27_9 = zext i10 %zext_ln27_9_cast" [viterbi.c:27]   --->   Operation 262 'zext' 'zext_ln27_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%transition_0_addr_10 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_9" [viterbi.c:27]   --->   Operation 263 'getelementptr' 'transition_0_addr_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 264 [2/2] (2.26ns)   --->   "%transition_0_load_10 = load i10 %transition_0_addr_10" [viterbi.c:27]   --->   Operation 264 'load' 'transition_0_load_10' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln27_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 265 'bitconcatenate' 'zext_ln27_10_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln27_10 = zext i10 %zext_ln27_10_cast" [viterbi.c:27]   --->   Operation 266 'zext' 'zext_ln27_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%transition_0_addr_11 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_10" [viterbi.c:27]   --->   Operation 267 'getelementptr' 'transition_0_addr_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 268 [2/2] (2.26ns)   --->   "%transition_0_load_11 = load i10 %transition_0_addr_11" [viterbi.c:27]   --->   Operation 268 'load' 'transition_0_load_11' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_8, i32 64, i32 127" [viterbi.c:27]   --->   Operation 269 'partselect' 'tmp_112' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_9, i32 64, i32 127" [viterbi.c:27]   --->   Operation 270 'partselect' 'tmp_117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 271 [1/2] (2.26ns)   --->   "%transition_1_load_8 = load i10 %transition_1_addr_8" [viterbi.c:27]   --->   Operation 271 'load' 'transition_1_load_8' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln27_23 = trunc i128 %transition_1_load_8" [viterbi.c:27]   --->   Operation 272 'trunc' 'trunc_ln27_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 273 [1/2] (2.26ns)   --->   "%transition_1_load_9 = load i10 %transition_1_addr_9" [viterbi.c:27]   --->   Operation 273 'load' 'transition_1_load_9' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln27_24 = trunc i128 %transition_1_load_9" [viterbi.c:27]   --->   Operation 274 'trunc' 'trunc_ln27_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%transition_1_addr_10 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_9" [viterbi.c:27]   --->   Operation 275 'getelementptr' 'transition_1_addr_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 276 [2/2] (2.26ns)   --->   "%transition_1_load_10 = load i10 %transition_1_addr_10" [viterbi.c:27]   --->   Operation 276 'load' 'transition_1_load_10' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%transition_1_addr_11 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_10" [viterbi.c:27]   --->   Operation 277 'getelementptr' 'transition_1_addr_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 278 [2/2] (2.26ns)   --->   "%transition_1_load_11 = load i10 %transition_1_addr_11" [viterbi.c:27]   --->   Operation 278 'load' 'transition_1_load_11' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_8, i32 64, i32 127" [viterbi.c:27]   --->   Operation 279 'partselect' 'tmp_256' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_9, i32 64, i32 127" [viterbi.c:27]   --->   Operation 280 'partselect' 'tmp_261' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 281 [6/12] (2.18ns)   --->   "%empty_152 = urem i8 %empty_151, i8 70" [viterbi.c:18]   --->   Operation 281 'urem' 'empty_152' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 282 [7/12] (2.18ns)   --->   "%empty_156 = urem i8 %select_ln18, i8 70" [viterbi.c:18]   --->   Operation 282 'urem' 'empty_156' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 283 [1/2] (2.26ns)   --->   "%transition_0_load_10 = load i10 %transition_0_addr_10" [viterbi.c:27]   --->   Operation 283 'load' 'transition_0_load_10' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln27_9 = trunc i128 %transition_0_load_10" [viterbi.c:27]   --->   Operation 284 'trunc' 'trunc_ln27_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 285 [1/2] (2.26ns)   --->   "%transition_0_load_11 = load i10 %transition_0_addr_11" [viterbi.c:27]   --->   Operation 285 'load' 'transition_0_load_11' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln27_10 = trunc i128 %transition_0_load_11" [viterbi.c:27]   --->   Operation 286 'trunc' 'trunc_ln27_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln27_3 = sext i9 %zext_ln27_3_cast" [viterbi.c:27]   --->   Operation 287 'sext' 'sext_ln27_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln27_11 = zext i10 %sext_ln27_3" [viterbi.c:27]   --->   Operation 288 'zext' 'zext_ln27_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%transition_0_addr_12 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_11" [viterbi.c:27]   --->   Operation 289 'getelementptr' 'transition_0_addr_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 290 [2/2] (2.26ns)   --->   "%transition_0_load_12 = load i10 %transition_0_addr_12" [viterbi.c:27]   --->   Operation 290 'load' 'transition_0_load_12' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln27_4 = sext i9 %zext_ln27_4_cast" [viterbi.c:27]   --->   Operation 291 'sext' 'sext_ln27_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln27_12 = zext i10 %sext_ln27_4" [viterbi.c:27]   --->   Operation 292 'zext' 'zext_ln27_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%transition_0_addr_13 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_12" [viterbi.c:27]   --->   Operation 293 'getelementptr' 'transition_0_addr_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 294 [2/2] (2.26ns)   --->   "%transition_0_load_13 = load i10 %transition_0_addr_13" [viterbi.c:27]   --->   Operation 294 'load' 'transition_0_load_13' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_10, i32 64, i32 127" [viterbi.c:27]   --->   Operation 295 'partselect' 'tmp_122' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_11, i32 64, i32 127" [viterbi.c:27]   --->   Operation 296 'partselect' 'tmp_127' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 297 [1/2] (2.26ns)   --->   "%transition_1_load_10 = load i10 %transition_1_addr_10" [viterbi.c:27]   --->   Operation 297 'load' 'transition_1_load_10' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln27_25 = trunc i128 %transition_1_load_10" [viterbi.c:27]   --->   Operation 298 'trunc' 'trunc_ln27_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 299 [1/2] (2.26ns)   --->   "%transition_1_load_11 = load i10 %transition_1_addr_11" [viterbi.c:27]   --->   Operation 299 'load' 'transition_1_load_11' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln27_26 = trunc i128 %transition_1_load_11" [viterbi.c:27]   --->   Operation 300 'trunc' 'trunc_ln27_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%transition_1_addr_12 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_11" [viterbi.c:27]   --->   Operation 301 'getelementptr' 'transition_1_addr_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 302 [2/2] (2.26ns)   --->   "%transition_1_load_12 = load i10 %transition_1_addr_12" [viterbi.c:27]   --->   Operation 302 'load' 'transition_1_load_12' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%transition_1_addr_13 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_12" [viterbi.c:27]   --->   Operation 303 'getelementptr' 'transition_1_addr_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 304 [2/2] (2.26ns)   --->   "%transition_1_load_13 = load i10 %transition_1_addr_13" [viterbi.c:27]   --->   Operation 304 'load' 'transition_1_load_13' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_10, i32 64, i32 127" [viterbi.c:27]   --->   Operation 305 'partselect' 'tmp_266' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_11, i32 64, i32 127" [viterbi.c:27]   --->   Operation 306 'partselect' 'tmp_271' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.26>
ST_8 : Operation 307 [5/12] (2.18ns)   --->   "%empty_152 = urem i8 %empty_151, i8 70" [viterbi.c:18]   --->   Operation 307 'urem' 'empty_152' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [6/12] (2.18ns)   --->   "%empty_156 = urem i8 %select_ln18, i8 70" [viterbi.c:18]   --->   Operation 308 'urem' 'empty_156' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/2] (2.26ns)   --->   "%transition_0_load_12 = load i10 %transition_0_addr_12" [viterbi.c:27]   --->   Operation 309 'load' 'transition_0_load_12' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln27_11 = trunc i128 %transition_0_load_12" [viterbi.c:27]   --->   Operation 310 'trunc' 'trunc_ln27_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 311 [1/2] (2.26ns)   --->   "%transition_0_load_13 = load i10 %transition_0_addr_13" [viterbi.c:27]   --->   Operation 311 'load' 'transition_0_load_13' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln27_12 = trunc i128 %transition_0_load_13" [viterbi.c:27]   --->   Operation 312 'trunc' 'trunc_ln27_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln27_5 = sext i8 %zext_ln27_1_cast" [viterbi.c:27]   --->   Operation 313 'sext' 'sext_ln27_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln27_13 = zext i10 %sext_ln27_5" [viterbi.c:27]   --->   Operation 314 'zext' 'zext_ln27_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%transition_0_addr_14 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_13" [viterbi.c:27]   --->   Operation 315 'getelementptr' 'transition_0_addr_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 316 [2/2] (2.26ns)   --->   "%transition_0_load_14 = load i10 %transition_0_addr_14" [viterbi.c:27]   --->   Operation 316 'load' 'transition_0_load_14' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln27_6 = sext i7 %zext_ln27_cast" [viterbi.c:27]   --->   Operation 317 'sext' 'sext_ln27_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln27_14 = zext i10 %sext_ln27_6" [viterbi.c:27]   --->   Operation 318 'zext' 'zext_ln27_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%transition_0_addr_15 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_14" [viterbi.c:27]   --->   Operation 319 'getelementptr' 'transition_0_addr_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 320 [2/2] (2.26ns)   --->   "%transition_0_load_15 = load i10 %transition_0_addr_15" [viterbi.c:27]   --->   Operation 320 'load' 'transition_0_load_15' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_12, i32 64, i32 127" [viterbi.c:27]   --->   Operation 321 'partselect' 'tmp_132' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_13, i32 64, i32 127" [viterbi.c:27]   --->   Operation 322 'partselect' 'tmp_137' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 323 [1/2] (2.26ns)   --->   "%transition_1_load_12 = load i10 %transition_1_addr_12" [viterbi.c:27]   --->   Operation 323 'load' 'transition_1_load_12' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln27_27 = trunc i128 %transition_1_load_12" [viterbi.c:27]   --->   Operation 324 'trunc' 'trunc_ln27_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 325 [1/2] (2.26ns)   --->   "%transition_1_load_13 = load i10 %transition_1_addr_13" [viterbi.c:27]   --->   Operation 325 'load' 'transition_1_load_13' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln27_28 = trunc i128 %transition_1_load_13" [viterbi.c:27]   --->   Operation 326 'trunc' 'trunc_ln27_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%transition_1_addr_14 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_13" [viterbi.c:27]   --->   Operation 327 'getelementptr' 'transition_1_addr_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 328 [2/2] (2.26ns)   --->   "%transition_1_load_14 = load i10 %transition_1_addr_14" [viterbi.c:27]   --->   Operation 328 'load' 'transition_1_load_14' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%transition_1_addr_15 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_14" [viterbi.c:27]   --->   Operation 329 'getelementptr' 'transition_1_addr_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 330 [2/2] (2.26ns)   --->   "%transition_1_load_15 = load i10 %transition_1_addr_15" [viterbi.c:27]   --->   Operation 330 'load' 'transition_1_load_15' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_12, i32 64, i32 127" [viterbi.c:27]   --->   Operation 331 'partselect' 'tmp_276' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_13, i32 64, i32 127" [viterbi.c:27]   --->   Operation 332 'partselect' 'tmp_281' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.26>
ST_9 : Operation 333 [4/12] (2.18ns)   --->   "%empty_152 = urem i8 %empty_151, i8 70" [viterbi.c:18]   --->   Operation 333 'urem' 'empty_152' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 334 [5/12] (2.18ns)   --->   "%empty_156 = urem i8 %select_ln18, i8 70" [viterbi.c:18]   --->   Operation 334 'urem' 'empty_156' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [1/2] (2.26ns)   --->   "%transition_0_load_14 = load i10 %transition_0_addr_14" [viterbi.c:27]   --->   Operation 335 'load' 'transition_0_load_14' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln27_13 = trunc i128 %transition_0_load_14" [viterbi.c:27]   --->   Operation 336 'trunc' 'trunc_ln27_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 337 [1/2] (2.26ns)   --->   "%transition_0_load_15 = load i10 %transition_0_addr_15" [viterbi.c:27]   --->   Operation 337 'load' 'transition_0_load_15' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln27_14 = trunc i128 %transition_0_load_15" [viterbi.c:27]   --->   Operation 338 'trunc' 'trunc_ln27_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_14, i32 64, i32 127" [viterbi.c:27]   --->   Operation 339 'partselect' 'tmp_142' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_15, i32 64, i32 127" [viterbi.c:27]   --->   Operation 340 'partselect' 'tmp_147' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 341 [1/2] (2.26ns)   --->   "%transition_1_load_14 = load i10 %transition_1_addr_14" [viterbi.c:27]   --->   Operation 341 'load' 'transition_1_load_14' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln27_29 = trunc i128 %transition_1_load_14" [viterbi.c:27]   --->   Operation 342 'trunc' 'trunc_ln27_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 343 [1/2] (2.26ns)   --->   "%transition_1_load_15 = load i10 %transition_1_addr_15" [viterbi.c:27]   --->   Operation 343 'load' 'transition_1_load_15' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln27_30 = trunc i128 %transition_1_load_15" [viterbi.c:27]   --->   Operation 344 'trunc' 'trunc_ln27_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_14, i32 64, i32 127" [viterbi.c:27]   --->   Operation 345 'partselect' 'tmp_286' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_15, i32 64, i32 127" [viterbi.c:27]   --->   Operation 346 'partselect' 'tmp_291' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 347 [3/12] (2.18ns)   --->   "%empty_152 = urem i8 %empty_151, i8 70" [viterbi.c:18]   --->   Operation 347 'urem' 'empty_152' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 348 [4/12] (2.18ns)   --->   "%empty_156 = urem i8 %select_ln18, i8 70" [viterbi.c:18]   --->   Operation 348 'urem' 'empty_156' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 349 [2/12] (2.18ns)   --->   "%empty_152 = urem i8 %empty_151, i8 70" [viterbi.c:18]   --->   Operation 349 'urem' 'empty_152' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 350 [3/12] (2.18ns)   --->   "%empty_156 = urem i8 %select_ln18, i8 70" [viterbi.c:18]   --->   Operation 350 'urem' 'empty_156' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.81>
ST_12 : Operation 351 [1/12] (2.18ns)   --->   "%empty_152 = urem i8 %empty_151, i8 70" [viterbi.c:18]   --->   Operation 351 'urem' 'empty_152' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%empty_153 = trunc i7 %empty_152" [viterbi.c:18]   --->   Operation 352 'trunc' 'empty_153' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%p_cast3_cast = zext i7 %empty_153" [viterbi.c:18]   --->   Operation 353 'zext' 'p_cast3_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (2.63ns)   --->   "%mul6 = mul i15 %p_cast3_cast, i15 235" [viterbi.c:18]   --->   Operation 354 'mul' 'mul6' <Predicate = (!icmp_ln18)> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul6, i32 13" [viterbi.c:18]   --->   Operation 355 'bitselect' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 356 [11/11] (1.97ns)   --->   "%empty_154 = urem i7 %empty_153, i7 35" [viterbi.c:18]   --->   Operation 356 'urem' 'empty_154' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [2/12] (2.18ns)   --->   "%empty_156 = urem i8 %select_ln18, i8 70" [viterbi.c:18]   --->   Operation 357 'urem' 'empty_156' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.49>
ST_13 : Operation 358 [10/11] (1.97ns)   --->   "%empty_154 = urem i7 %empty_153, i7 35" [viterbi.c:18]   --->   Operation 358 'urem' 'empty_154' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [1/12] (2.18ns)   --->   "%empty_156 = urem i8 %select_ln18, i8 70" [viterbi.c:18]   --->   Operation 359 'urem' 'empty_156' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%p_cast29 = zext i8 %empty_156" [viterbi.c:18]   --->   Operation 360 'zext' 'p_cast29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%empty_157 = trunc i8 %empty_156" [viterbi.c:18]   --->   Operation 361 'trunc' 'empty_157' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%p_cast6_cast = zext i7 %empty_157" [viterbi.c:18]   --->   Operation 362 'zext' 'p_cast6_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 363 [1/1] (2.63ns)   --->   "%mul = mul i15 %p_cast6_cast, i15 235" [viterbi.c:18]   --->   Operation 363 'mul' 'mul' <Predicate = (!icmp_ln18)> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul, i32 13" [viterbi.c:18]   --->   Operation 364 'bitselect' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 365 [11/11] (1.97ns)   --->   "%empty_158 = urem i7 %empty_157, i7 35" [viterbi.c:18]   --->   Operation 365 'urem' 'empty_158' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 366 [1/1] (0.00ns)   --->   "%obs_addr = getelementptr i16 %obs, i64 0, i64 %p_cast29" [viterbi.c:24]   --->   Operation 366 'getelementptr' 'obs_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 367 [2/2] (2.26ns)   --->   "%obs_load = load i7 %obs_addr" [viterbi.c:24]   --->   Operation 367 'load' 'obs_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%udiv = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_5, i3 0" [viterbi.c:33]   --->   Operation 368 'bitconcatenate' 'udiv' <Predicate = (!icmp_ln18 & !tmp_3)> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i4 %udiv" [viterbi.c:33]   --->   Operation 369 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln18 & !tmp_3)> <Delay = 0.00>
ST_13 : Operation 370 [1/1] (1.67ns)   --->   "%shl_ln33_2 = shl i16 255, i16 %zext_ln33_4" [viterbi.c:33]   --->   Operation 370 'shl' 'shl_ln33_2' <Predicate = (!icmp_ln18 & !tmp_3)> <Delay = 1.67> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%udiv1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_5, i3 0" [viterbi.c:33]   --->   Operation 371 'bitconcatenate' 'udiv1' <Predicate = (!icmp_ln18 & tmp_3)> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i4 %udiv1" [viterbi.c:33]   --->   Operation 372 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln18 & tmp_3)> <Delay = 0.00>
ST_13 : Operation 373 [1/1] (1.67ns)   --->   "%shl_ln33_1 = shl i16 255, i16 %zext_ln33_3" [viterbi.c:33]   --->   Operation 373 'shl' 'shl_ln33_1' <Predicate = (!icmp_ln18 & tmp_3)> <Delay = 1.67> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.61>
ST_14 : Operation 374 [9/11] (1.97ns)   --->   "%empty_154 = urem i7 %empty_153, i7 35" [viterbi.c:18]   --->   Operation 374 'urem' 'empty_154' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_3, i3 0" [viterbi.c:18]   --->   Operation 375 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 376 [10/11] (1.97ns)   --->   "%empty_158 = urem i7 %empty_157, i7 35" [viterbi.c:18]   --->   Operation 376 'urem' 'empty_158' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 377 [1/2] (2.26ns)   --->   "%obs_load = load i7 %obs_addr" [viterbi.c:24]   --->   Operation 377 'load' 'obs_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln23, i6 0" [viterbi.c:24]   --->   Operation 378 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i12 %shl_ln" [viterbi.c:24]   --->   Operation 379 'zext' 'zext_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i4 %tmp_4" [viterbi.c:24]   --->   Operation 380 'zext' 'zext_ln24_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 381 [1/1] (2.00ns)   --->   "%lshr_ln24 = lshr i16 %obs_load, i16 %zext_ln24_5" [viterbi.c:24]   --->   Operation 381 'lshr' 'lshr_ln24' <Predicate = (!icmp_ln18)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i16 %lshr_ln24" [viterbi.c:24]   --->   Operation 382 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i8 %trunc_ln24" [viterbi.c:24]   --->   Operation 383 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i8 %trunc_ln24" [viterbi.c:24]   --->   Operation 384 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln24_2, i6 0" [viterbi.c:24]   --->   Operation 385 'bitconcatenate' 'trunc_ln1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i8 %trunc_ln24" [viterbi.c:24]   --->   Operation 386 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln24_3, i6 0" [viterbi.c:24]   --->   Operation 387 'bitconcatenate' 'trunc_ln24_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (1.33ns)   --->   "%add_ln24 = add i13 %zext_ln24, i13 %zext_ln24_1" [viterbi.c:24]   --->   Operation 388 'add' 'add_ln24' <Predicate = (!icmp_ln18)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 389 [1/1] (1.34ns)   --->   "%add_ln24_1 = add i10 %trunc_ln24_1, i10 %zext_ln24_4" [viterbi.c:24]   --->   Operation 389 'add' 'add_ln24_1' <Predicate = (!icmp_ln18)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 390 [1/1] (1.33ns)   --->   "%add_ln24_2 = add i11 %trunc_ln1, i11 %zext_ln24_3" [viterbi.c:24]   --->   Operation 390 'add' 'add_ln24_2' <Predicate = (!icmp_ln18)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln24, i32 11, i32 12" [viterbi.c:24]   --->   Operation 391 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln24_2, i32 10" [viterbi.c:24]   --->   Operation 392 'bitselect' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.26>
ST_15 : Operation 393 [8/11] (1.97ns)   --->   "%empty_154 = urem i7 %empty_153, i7 35" [viterbi.c:18]   --->   Operation 393 'urem' 'empty_154' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 394 [9/11] (1.97ns)   --->   "%empty_158 = urem i7 %empty_157, i7 35" [viterbi.c:18]   --->   Operation 394 'urem' 'empty_158' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i10 %add_ln24_1" [viterbi.c:24]   --->   Operation 395 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (0.00ns)   --->   "%emission_0_addr = getelementptr i128 %emission_0, i64 0, i64 %zext_ln24_2" [viterbi.c:24]   --->   Operation 396 'getelementptr' 'emission_0_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 397 [2/2] (2.26ns)   --->   "%emission_0_load = load i10 %emission_0_addr" [viterbi.c:24]   --->   Operation 397 'load' 'emission_0_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%emission_1_addr = getelementptr i128 %emission_1, i64 0, i64 %zext_ln24_2" [viterbi.c:24]   --->   Operation 398 'getelementptr' 'emission_1_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 399 [2/2] (2.26ns)   --->   "%emission_1_load = load i10 %emission_1_addr" [viterbi.c:24]   --->   Operation 399 'load' 'emission_1_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 5.48>
ST_16 : Operation 400 [7/11] (1.97ns)   --->   "%empty_154 = urem i7 %empty_153, i7 35" [viterbi.c:18]   --->   Operation 400 'urem' 'empty_154' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 401 [8/11] (1.97ns)   --->   "%empty_158 = urem i7 %empty_157, i7 35" [viterbi.c:18]   --->   Operation 401 'urem' 'empty_158' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 402 [1/1] (0.00ns)   --->   "%shl_ln24_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_9, i6 0" [viterbi.c:24]   --->   Operation 402 'bitconcatenate' 'shl_ln24_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 403 [1/2] (2.26ns)   --->   "%emission_0_load = load i10 %emission_0_addr" [viterbi.c:24]   --->   Operation 403 'load' 'emission_0_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i7 %shl_ln24_1" [viterbi.c:24]   --->   Operation 404 'zext' 'zext_ln24_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 405 [1/1] (2.37ns)   --->   "%lshr_ln24_1 = lshr i128 %emission_0_load, i128 %zext_ln24_6" [viterbi.c:24]   --->   Operation 405 'lshr' 'lshr_ln24_1' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln24_4 = trunc i128 %lshr_ln24_1" [viterbi.c:24]   --->   Operation 406 'trunc' 'trunc_ln24_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %trunc_ln24_4" [viterbi.c:24]   --->   Operation 407 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 408 [1/2] (2.26ns)   --->   "%emission_1_load = load i10 %emission_1_addr" [viterbi.c:24]   --->   Operation 408 'load' 'emission_1_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i7 %shl_ln24_1" [viterbi.c:24]   --->   Operation 409 'zext' 'zext_ln24_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (2.37ns)   --->   "%lshr_ln24_2 = lshr i128 %emission_1_load, i128 %zext_ln24_7" [viterbi.c:24]   --->   Operation 410 'lshr' 'lshr_ln24_2' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln24_5 = trunc i128 %lshr_ln24_2" [viterbi.c:24]   --->   Operation 411 'trunc' 'trunc_ln24_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %trunc_ln24_5" [viterbi.c:24]   --->   Operation 412 'bitcast' 'bitcast_ln24_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 413 [1/1] (0.84ns)   --->   "%tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln24, i64 %bitcast_ln24_1, i2 %lshr_ln1" [viterbi.c:24]   --->   Operation 413 'mux' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.97>
ST_17 : Operation 414 [6/11] (1.97ns)   --->   "%empty_154 = urem i7 %empty_153, i7 35" [viterbi.c:18]   --->   Operation 414 'urem' 'empty_154' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 415 [7/11] (1.97ns)   --->   "%empty_158 = urem i7 %empty_157, i7 35" [viterbi.c:18]   --->   Operation 415 'urem' 'empty_158' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.97>
ST_18 : Operation 416 [5/11] (1.97ns)   --->   "%empty_154 = urem i7 %empty_153, i7 35" [viterbi.c:18]   --->   Operation 416 'urem' 'empty_154' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 417 [6/11] (1.97ns)   --->   "%empty_158 = urem i7 %empty_157, i7 35" [viterbi.c:18]   --->   Operation 417 'urem' 'empty_158' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.97>
ST_19 : Operation 418 [4/11] (1.97ns)   --->   "%empty_154 = urem i7 %empty_153, i7 35" [viterbi.c:18]   --->   Operation 418 'urem' 'empty_154' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 419 [5/11] (1.97ns)   --->   "%empty_158 = urem i7 %empty_157, i7 35" [viterbi.c:18]   --->   Operation 419 'urem' 'empty_158' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.97>
ST_20 : Operation 420 [3/11] (1.97ns)   --->   "%empty_154 = urem i7 %empty_153, i7 35" [viterbi.c:18]   --->   Operation 420 'urem' 'empty_154' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 421 [4/11] (1.97ns)   --->   "%empty_158 = urem i7 %empty_157, i7 35" [viterbi.c:18]   --->   Operation 421 'urem' 'empty_158' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.97>
ST_21 : Operation 422 [2/11] (1.97ns)   --->   "%empty_154 = urem i7 %empty_153, i7 35" [viterbi.c:18]   --->   Operation 422 'urem' 'empty_154' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 423 [3/11] (1.97ns)   --->   "%empty_158 = urem i7 %empty_157, i7 35" [viterbi.c:18]   --->   Operation 423 'urem' 'empty_158' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3573 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 3573 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.24>
ST_22 : Operation 424 [1/11] (1.97ns)   --->   "%empty_154 = urem i7 %empty_153, i7 35" [viterbi.c:18]   --->   Operation 424 'urem' 'empty_154' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 425 [1/1] (0.00ns)   --->   "%empty_155 = trunc i6 %empty_154" [viterbi.c:18]   --->   Operation 425 'trunc' 'empty_155' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_155, i6 0" [viterbi.c:18]   --->   Operation 426 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_925_cast = zext i12 %tmp_2" [viterbi.c:18]   --->   Operation 427 'zext' 'tmp_925_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 428 [1/1] (0.00ns)   --->   "%llike_addr = getelementptr i128 %llike, i64 0, i64 %tmp_925_cast" [viterbi.c:18]   --->   Operation 428 'getelementptr' 'llike_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 429 [1/1] (0.00ns)   --->   "%llike_1_addr = getelementptr i128 %llike_1, i64 0, i64 %tmp_925_cast" [viterbi.c:18]   --->   Operation 429 'getelementptr' 'llike_1_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 430 [2/11] (1.97ns)   --->   "%empty_158 = urem i7 %empty_157, i7 35" [viterbi.c:18]   --->   Operation 430 'urem' 'empty_158' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 431 [2/2] (2.26ns)   --->   "%llike_load = load i12 %llike_addr" [viterbi.c:22]   --->   Operation 431 'load' 'llike_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_22 : Operation 432 [2/2] (2.26ns)   --->   "%llike_1_load = load i12 %llike_1_addr" [viterbi.c:22]   --->   Operation 432 'load' 'llike_1_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 23 <SV = 22> <Delay = 5.48>
ST_23 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_1, i6 0" [viterbi.c:18]   --->   Operation 433 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_926 = or i12 %tmp_2, i12 1" [viterbi.c:18]   --->   Operation 434 'or' 'tmp_926' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_926_cast = zext i12 %tmp_926" [viterbi.c:18]   --->   Operation 435 'zext' 'tmp_926_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 436 [1/1] (0.00ns)   --->   "%llike_addr_1 = getelementptr i128 %llike, i64 0, i64 %tmp_926_cast" [viterbi.c:18]   --->   Operation 436 'getelementptr' 'llike_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 437 [1/1] (0.00ns)   --->   "%llike_1_addr_1 = getelementptr i128 %llike_1, i64 0, i64 %tmp_926_cast" [viterbi.c:18]   --->   Operation 437 'getelementptr' 'llike_1_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 438 [1/11] (1.97ns)   --->   "%empty_158 = urem i7 %empty_157, i7 35" [viterbi.c:18]   --->   Operation 438 'urem' 'empty_158' <Predicate = (!icmp_ln18)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 439 [1/2] (2.26ns)   --->   "%llike_load = load i12 %llike_addr" [viterbi.c:22]   --->   Operation 439 'load' 'llike_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_23 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i7 %tmp_s" [viterbi.c:22]   --->   Operation 440 'zext' 'zext_ln22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 441 [1/1] (2.37ns)   --->   "%lshr_ln22 = lshr i128 %llike_load, i128 %zext_ln22" [viterbi.c:22]   --->   Operation 441 'lshr' 'lshr_ln22' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i128 %lshr_ln22" [viterbi.c:22]   --->   Operation 442 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i64 %trunc_ln22" [viterbi.c:22]   --->   Operation 443 'bitcast' 'bitcast_ln22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 444 [1/2] (2.26ns)   --->   "%llike_1_load = load i12 %llike_1_addr" [viterbi.c:22]   --->   Operation 444 'load' 'llike_1_load' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_23 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i7 %tmp_s" [viterbi.c:22]   --->   Operation 445 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 446 [1/1] (2.37ns)   --->   "%lshr_ln22_1 = lshr i128 %llike_1_load, i128 %zext_ln22_1" [viterbi.c:22]   --->   Operation 446 'lshr' 'lshr_ln22_1' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i128 %lshr_ln22_1" [viterbi.c:22]   --->   Operation 447 'trunc' 'trunc_ln22_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 448 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i64 %trunc_ln22_1" [viterbi.c:22]   --->   Operation 448 'bitcast' 'bitcast_ln22_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 449 [1/1] (0.84ns)   --->   "%tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln22, i64 %bitcast_ln22_1, i2 %tmp" [viterbi.c:22]   --->   Operation 449 'mux' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 450 [2/2] (2.26ns)   --->   "%llike_load_1 = load i12 %llike_addr_1" [viterbi.c:26]   --->   Operation 450 'load' 'llike_load_1' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_23 : Operation 451 [2/2] (2.26ns)   --->   "%llike_1_load_1 = load i12 %llike_1_addr_1" [viterbi.c:26]   --->   Operation 451 'load' 'llike_1_load_1' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 24 <SV = 23> <Delay = 5.86>
ST_24 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_927 = or i12 %tmp_2, i12 2" [viterbi.c:18]   --->   Operation 452 'or' 'tmp_927' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_927_cast = zext i12 %tmp_927" [viterbi.c:18]   --->   Operation 453 'zext' 'tmp_927_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 454 [1/1] (0.00ns)   --->   "%llike_addr_2 = getelementptr i128 %llike, i64 0, i64 %tmp_927_cast" [viterbi.c:18]   --->   Operation 454 'getelementptr' 'llike_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 455 [1/1] (0.00ns)   --->   "%llike_1_addr_2 = getelementptr i128 %llike_1, i64 0, i64 %tmp_927_cast" [viterbi.c:18]   --->   Operation 455 'getelementptr' 'llike_1_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 456 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %trunc_ln23_1" [viterbi.c:23]   --->   Operation 456 'bitcast' 'bitcast_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 457 [5/5] (5.86ns)   --->   "%add = dadd i64 %tmp_8, i64 %bitcast_ln23" [viterbi.c:22]   --->   Operation 457 'dadd' 'add' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 458 [1/2] (2.26ns)   --->   "%llike_load_1 = load i12 %llike_addr_1" [viterbi.c:26]   --->   Operation 458 'load' 'llike_load_1' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_24 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 459 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 460 [1/1] (2.37ns)   --->   "%lshr_ln26 = lshr i128 %llike_load_1, i128 %zext_ln26" [viterbi.c:26]   --->   Operation 460 'lshr' 'lshr_ln26' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i128 %lshr_ln26" [viterbi.c:26]   --->   Operation 461 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 462 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i64 %trunc_ln26" [viterbi.c:26]   --->   Operation 462 'bitcast' 'bitcast_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 463 [1/2] (2.26ns)   --->   "%llike_1_load_1 = load i12 %llike_1_addr_1" [viterbi.c:26]   --->   Operation 463 'load' 'llike_1_load_1' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_24 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 464 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 465 [1/1] (2.37ns)   --->   "%lshr_ln26_1 = lshr i128 %llike_1_load_1, i128 %zext_ln26_1" [viterbi.c:26]   --->   Operation 465 'lshr' 'lshr_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i128 %lshr_ln26_1" [viterbi.c:26]   --->   Operation 466 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i64 %trunc_ln26_1" [viterbi.c:26]   --->   Operation 467 'bitcast' 'bitcast_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 468 [1/1] (0.84ns)   --->   "%tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26, i64 %bitcast_ln26_1, i2 %tmp" [viterbi.c:26]   --->   Operation 468 'mux' 'tmp_11' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 469 [2/2] (2.26ns)   --->   "%llike_load_2 = load i12 %llike_addr_2" [viterbi.c:26]   --->   Operation 469 'load' 'llike_load_2' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_24 : Operation 470 [2/2] (2.26ns)   --->   "%llike_1_load_2 = load i12 %llike_1_addr_2" [viterbi.c:26]   --->   Operation 470 'load' 'llike_1_load_2' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 25 <SV = 24> <Delay = 5.86>
ST_25 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_928 = or i12 %tmp_2, i12 3" [viterbi.c:18]   --->   Operation 471 'or' 'tmp_928' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_928_cast = zext i12 %tmp_928" [viterbi.c:18]   --->   Operation 472 'zext' 'tmp_928_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "%llike_addr_3 = getelementptr i128 %llike, i64 0, i64 %tmp_928_cast" [viterbi.c:18]   --->   Operation 473 'getelementptr' 'llike_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 474 [1/1] (0.00ns)   --->   "%llike_1_addr_3 = getelementptr i128 %llike_1, i64 0, i64 %tmp_928_cast" [viterbi.c:18]   --->   Operation 474 'getelementptr' 'llike_1_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 475 [4/5] (5.86ns)   --->   "%add = dadd i64 %tmp_8, i64 %bitcast_ln23" [viterbi.c:22]   --->   Operation 475 'dadd' 'add' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 476 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i64 %trunc_ln27" [viterbi.c:27]   --->   Operation 476 'bitcast' 'bitcast_ln27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 477 [5/5] (5.86ns)   --->   "%add2 = dadd i64 %tmp_11, i64 %bitcast_ln27" [viterbi.c:26]   --->   Operation 477 'dadd' 'add2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 478 [1/2] (2.26ns)   --->   "%llike_load_2 = load i12 %llike_addr_2" [viterbi.c:26]   --->   Operation 478 'load' 'llike_load_2' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_25 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 479 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 480 [1/1] (2.37ns)   --->   "%lshr_ln26_2 = lshr i128 %llike_load_2, i128 %zext_ln26_2" [viterbi.c:26]   --->   Operation 480 'lshr' 'lshr_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i128 %lshr_ln26_2" [viterbi.c:26]   --->   Operation 481 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 482 [1/1] (0.00ns)   --->   "%bitcast_ln26_2 = bitcast i64 %trunc_ln26_2" [viterbi.c:26]   --->   Operation 482 'bitcast' 'bitcast_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 483 [1/2] (2.26ns)   --->   "%llike_1_load_2 = load i12 %llike_1_addr_2" [viterbi.c:26]   --->   Operation 483 'load' 'llike_1_load_2' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_25 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 484 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 485 [1/1] (2.37ns)   --->   "%lshr_ln26_3 = lshr i128 %llike_1_load_2, i128 %zext_ln26_3" [viterbi.c:26]   --->   Operation 485 'lshr' 'lshr_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = trunc i128 %lshr_ln26_3" [viterbi.c:26]   --->   Operation 486 'trunc' 'trunc_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 487 [1/1] (0.00ns)   --->   "%bitcast_ln26_3 = bitcast i64 %trunc_ln26_3" [viterbi.c:26]   --->   Operation 487 'bitcast' 'bitcast_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 488 [1/1] (0.84ns)   --->   "%tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_2, i64 %bitcast_ln26_3, i2 %tmp" [viterbi.c:26]   --->   Operation 488 'mux' 'tmp_15' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 489 [2/2] (2.26ns)   --->   "%llike_load_3 = load i12 %llike_addr_3" [viterbi.c:26]   --->   Operation 489 'load' 'llike_load_3' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_25 : Operation 490 [2/2] (2.26ns)   --->   "%llike_1_load_3 = load i12 %llike_1_addr_3" [viterbi.c:26]   --->   Operation 490 'load' 'llike_1_load_3' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 26 <SV = 25> <Delay = 5.86>
ST_26 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_929 = or i12 %tmp_2, i12 4" [viterbi.c:18]   --->   Operation 491 'or' 'tmp_929' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_929_cast = zext i12 %tmp_929" [viterbi.c:18]   --->   Operation 492 'zext' 'tmp_929_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 493 [1/1] (0.00ns)   --->   "%llike_addr_4 = getelementptr i128 %llike, i64 0, i64 %tmp_929_cast" [viterbi.c:18]   --->   Operation 493 'getelementptr' 'llike_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 494 [1/1] (0.00ns)   --->   "%llike_1_addr_4 = getelementptr i128 %llike_1, i64 0, i64 %tmp_929_cast" [viterbi.c:18]   --->   Operation 494 'getelementptr' 'llike_1_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 495 [3/5] (5.86ns)   --->   "%add = dadd i64 %tmp_8, i64 %bitcast_ln23" [viterbi.c:22]   --->   Operation 495 'dadd' 'add' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 496 [4/5] (5.86ns)   --->   "%add2 = dadd i64 %tmp_11, i64 %bitcast_ln27" [viterbi.c:26]   --->   Operation 496 'dadd' 'add2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 497 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i64 %trunc_ln27_1" [viterbi.c:27]   --->   Operation 497 'bitcast' 'bitcast_ln27_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 498 [5/5] (5.86ns)   --->   "%add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1" [viterbi.c:26]   --->   Operation 498 'dadd' 'add52_1' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 499 [1/2] (2.26ns)   --->   "%llike_load_3 = load i12 %llike_addr_3" [viterbi.c:26]   --->   Operation 499 'load' 'llike_load_3' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_26 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 500 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 501 [1/1] (2.37ns)   --->   "%lshr_ln26_4 = lshr i128 %llike_load_3, i128 %zext_ln26_4" [viterbi.c:26]   --->   Operation 501 'lshr' 'lshr_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = trunc i128 %lshr_ln26_4" [viterbi.c:26]   --->   Operation 502 'trunc' 'trunc_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln26_4 = bitcast i64 %trunc_ln26_4" [viterbi.c:26]   --->   Operation 503 'bitcast' 'bitcast_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 504 [1/2] (2.26ns)   --->   "%llike_1_load_3 = load i12 %llike_1_addr_3" [viterbi.c:26]   --->   Operation 504 'load' 'llike_1_load_3' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_26 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 505 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 506 [1/1] (2.37ns)   --->   "%lshr_ln26_5 = lshr i128 %llike_1_load_3, i128 %zext_ln26_5" [viterbi.c:26]   --->   Operation 506 'lshr' 'lshr_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln26_5 = trunc i128 %lshr_ln26_5" [viterbi.c:26]   --->   Operation 507 'trunc' 'trunc_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 508 [1/1] (0.00ns)   --->   "%bitcast_ln26_5 = bitcast i64 %trunc_ln26_5" [viterbi.c:26]   --->   Operation 508 'bitcast' 'bitcast_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 509 [1/1] (0.84ns)   --->   "%tmp_19 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_4, i64 %bitcast_ln26_5, i2 %tmp" [viterbi.c:26]   --->   Operation 509 'mux' 'tmp_19' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 510 [2/2] (2.26ns)   --->   "%llike_load_4 = load i12 %llike_addr_4" [viterbi.c:26]   --->   Operation 510 'load' 'llike_load_4' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_26 : Operation 511 [2/2] (2.26ns)   --->   "%llike_1_load_4 = load i12 %llike_1_addr_4" [viterbi.c:26]   --->   Operation 511 'load' 'llike_1_load_4' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 27 <SV = 26> <Delay = 5.86>
ST_27 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_930 = or i12 %tmp_2, i12 5" [viterbi.c:18]   --->   Operation 512 'or' 'tmp_930' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_930_cast = zext i12 %tmp_930" [viterbi.c:18]   --->   Operation 513 'zext' 'tmp_930_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 514 [1/1] (0.00ns)   --->   "%llike_addr_5 = getelementptr i128 %llike, i64 0, i64 %tmp_930_cast" [viterbi.c:18]   --->   Operation 514 'getelementptr' 'llike_addr_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 515 [1/1] (0.00ns)   --->   "%llike_1_addr_5 = getelementptr i128 %llike_1, i64 0, i64 %tmp_930_cast" [viterbi.c:18]   --->   Operation 515 'getelementptr' 'llike_1_addr_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 516 [2/5] (5.86ns)   --->   "%add = dadd i64 %tmp_8, i64 %bitcast_ln23" [viterbi.c:22]   --->   Operation 516 'dadd' 'add' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 517 [3/5] (5.86ns)   --->   "%add2 = dadd i64 %tmp_11, i64 %bitcast_ln27" [viterbi.c:26]   --->   Operation 517 'dadd' 'add2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 518 [4/5] (5.86ns)   --->   "%add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1" [viterbi.c:26]   --->   Operation 518 'dadd' 'add52_1' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 519 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast i64 %trunc_ln27_2" [viterbi.c:27]   --->   Operation 519 'bitcast' 'bitcast_ln27_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 520 [5/5] (5.86ns)   --->   "%add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2" [viterbi.c:26]   --->   Operation 520 'dadd' 'add52_2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 521 [1/2] (2.26ns)   --->   "%llike_load_4 = load i12 %llike_addr_4" [viterbi.c:26]   --->   Operation 521 'load' 'llike_load_4' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_27 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 522 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 523 [1/1] (2.37ns)   --->   "%lshr_ln26_6 = lshr i128 %llike_load_4, i128 %zext_ln26_6" [viterbi.c:26]   --->   Operation 523 'lshr' 'lshr_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln26_6 = trunc i128 %lshr_ln26_6" [viterbi.c:26]   --->   Operation 524 'trunc' 'trunc_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 525 [1/1] (0.00ns)   --->   "%bitcast_ln26_6 = bitcast i64 %trunc_ln26_6" [viterbi.c:26]   --->   Operation 525 'bitcast' 'bitcast_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 526 [1/2] (2.26ns)   --->   "%llike_1_load_4 = load i12 %llike_1_addr_4" [viterbi.c:26]   --->   Operation 526 'load' 'llike_1_load_4' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_27 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 527 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 528 [1/1] (2.37ns)   --->   "%lshr_ln26_7 = lshr i128 %llike_1_load_4, i128 %zext_ln26_7" [viterbi.c:26]   --->   Operation 528 'lshr' 'lshr_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln26_7 = trunc i128 %lshr_ln26_7" [viterbi.c:26]   --->   Operation 529 'trunc' 'trunc_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln26_7 = bitcast i64 %trunc_ln26_7" [viterbi.c:26]   --->   Operation 530 'bitcast' 'bitcast_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 531 [1/1] (0.84ns)   --->   "%tmp_23 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_6, i64 %bitcast_ln26_7, i2 %tmp" [viterbi.c:26]   --->   Operation 531 'mux' 'tmp_23' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 532 [2/2] (2.26ns)   --->   "%llike_load_5 = load i12 %llike_addr_5" [viterbi.c:26]   --->   Operation 532 'load' 'llike_load_5' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_27 : Operation 533 [2/2] (2.26ns)   --->   "%llike_1_load_5 = load i12 %llike_1_addr_5" [viterbi.c:26]   --->   Operation 533 'load' 'llike_1_load_5' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 28 <SV = 27> <Delay = 5.86>
ST_28 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_931 = or i12 %tmp_2, i12 6" [viterbi.c:18]   --->   Operation 534 'or' 'tmp_931' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_931_cast = zext i12 %tmp_931" [viterbi.c:18]   --->   Operation 535 'zext' 'tmp_931_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 536 [1/1] (0.00ns)   --->   "%llike_addr_6 = getelementptr i128 %llike, i64 0, i64 %tmp_931_cast" [viterbi.c:18]   --->   Operation 536 'getelementptr' 'llike_addr_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 537 [1/1] (0.00ns)   --->   "%llike_1_addr_6 = getelementptr i128 %llike_1, i64 0, i64 %tmp_931_cast" [viterbi.c:18]   --->   Operation 537 'getelementptr' 'llike_1_addr_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 538 [1/5] (5.86ns)   --->   "%add = dadd i64 %tmp_8, i64 %bitcast_ln23" [viterbi.c:22]   --->   Operation 538 'dadd' 'add' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 539 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i64 %add, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:24]   --->   Operation 539 'specfucore' 'specfucore_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 540 [2/5] (5.86ns)   --->   "%add2 = dadd i64 %tmp_11, i64 %bitcast_ln27" [viterbi.c:26]   --->   Operation 540 'dadd' 'add2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 541 [3/5] (5.86ns)   --->   "%add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1" [viterbi.c:26]   --->   Operation 541 'dadd' 'add52_1' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 542 [4/5] (5.86ns)   --->   "%add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2" [viterbi.c:26]   --->   Operation 542 'dadd' 'add52_2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 543 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i64 %trunc_ln27_3" [viterbi.c:27]   --->   Operation 543 'bitcast' 'bitcast_ln27_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 544 [5/5] (5.86ns)   --->   "%add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3" [viterbi.c:26]   --->   Operation 544 'dadd' 'add52_3' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 545 [1/2] (2.26ns)   --->   "%llike_load_5 = load i12 %llike_addr_5" [viterbi.c:26]   --->   Operation 545 'load' 'llike_load_5' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_28 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 546 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 547 [1/1] (2.37ns)   --->   "%lshr_ln26_8 = lshr i128 %llike_load_5, i128 %zext_ln26_8" [viterbi.c:26]   --->   Operation 547 'lshr' 'lshr_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln26_8 = trunc i128 %lshr_ln26_8" [viterbi.c:26]   --->   Operation 548 'trunc' 'trunc_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln26_8 = bitcast i64 %trunc_ln26_8" [viterbi.c:26]   --->   Operation 549 'bitcast' 'bitcast_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 550 [1/2] (2.26ns)   --->   "%llike_1_load_5 = load i12 %llike_1_addr_5" [viterbi.c:26]   --->   Operation 550 'load' 'llike_1_load_5' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_28 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 551 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 552 [1/1] (2.37ns)   --->   "%lshr_ln26_9 = lshr i128 %llike_1_load_5, i128 %zext_ln26_9" [viterbi.c:26]   --->   Operation 552 'lshr' 'lshr_ln26_9' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln26_9 = trunc i128 %lshr_ln26_9" [viterbi.c:26]   --->   Operation 553 'trunc' 'trunc_ln26_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln26_9 = bitcast i64 %trunc_ln26_9" [viterbi.c:26]   --->   Operation 554 'bitcast' 'bitcast_ln26_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 555 [1/1] (0.84ns)   --->   "%tmp_27 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_8, i64 %bitcast_ln26_9, i2 %tmp" [viterbi.c:26]   --->   Operation 555 'mux' 'tmp_27' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 556 [2/2] (2.26ns)   --->   "%llike_load_6 = load i12 %llike_addr_6" [viterbi.c:26]   --->   Operation 556 'load' 'llike_load_6' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_28 : Operation 557 [2/2] (2.26ns)   --->   "%llike_1_load_6 = load i12 %llike_1_addr_6" [viterbi.c:26]   --->   Operation 557 'load' 'llike_1_load_6' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 29 <SV = 28> <Delay = 5.86>
ST_29 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_932 = or i12 %tmp_2, i12 7" [viterbi.c:18]   --->   Operation 558 'or' 'tmp_932' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_932_cast = zext i12 %tmp_932" [viterbi.c:18]   --->   Operation 559 'zext' 'tmp_932_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 560 [1/1] (0.00ns)   --->   "%llike_addr_7 = getelementptr i128 %llike, i64 0, i64 %tmp_932_cast" [viterbi.c:18]   --->   Operation 560 'getelementptr' 'llike_addr_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 561 [1/1] (0.00ns)   --->   "%llike_1_addr_7 = getelementptr i128 %llike_1, i64 0, i64 %tmp_932_cast" [viterbi.c:18]   --->   Operation 561 'getelementptr' 'llike_1_addr_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 562 [5/5] (5.86ns)   --->   "%min_p = dadd i64 %add, i64 %tmp_10" [viterbi.c:23]   --->   Operation 562 'dadd' 'min_p' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 563 [1/5] (5.86ns)   --->   "%add2 = dadd i64 %tmp_11, i64 %bitcast_ln27" [viterbi.c:26]   --->   Operation 563 'dadd' 'add2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 564 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add2, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 564 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 565 [2/5] (5.86ns)   --->   "%add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1" [viterbi.c:26]   --->   Operation 565 'dadd' 'add52_1' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 566 [3/5] (5.86ns)   --->   "%add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2" [viterbi.c:26]   --->   Operation 566 'dadd' 'add52_2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 567 [4/5] (5.86ns)   --->   "%add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3" [viterbi.c:26]   --->   Operation 567 'dadd' 'add52_3' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 568 [1/1] (0.00ns)   --->   "%bitcast_ln27_4 = bitcast i64 %trunc_ln27_4" [viterbi.c:27]   --->   Operation 568 'bitcast' 'bitcast_ln27_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 569 [5/5] (5.86ns)   --->   "%add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4" [viterbi.c:26]   --->   Operation 569 'dadd' 'add52_4' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 570 [1/2] (2.26ns)   --->   "%llike_load_6 = load i12 %llike_addr_6" [viterbi.c:26]   --->   Operation 570 'load' 'llike_load_6' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_29 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 571 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 572 [1/1] (2.37ns)   --->   "%lshr_ln26_10 = lshr i128 %llike_load_6, i128 %zext_ln26_10" [viterbi.c:26]   --->   Operation 572 'lshr' 'lshr_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln26_10 = trunc i128 %lshr_ln26_10" [viterbi.c:26]   --->   Operation 573 'trunc' 'trunc_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 574 [1/1] (0.00ns)   --->   "%bitcast_ln26_10 = bitcast i64 %trunc_ln26_10" [viterbi.c:26]   --->   Operation 574 'bitcast' 'bitcast_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 575 [1/2] (2.26ns)   --->   "%llike_1_load_6 = load i12 %llike_1_addr_6" [viterbi.c:26]   --->   Operation 575 'load' 'llike_1_load_6' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_29 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 576 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 577 [1/1] (2.37ns)   --->   "%lshr_ln26_11 = lshr i128 %llike_1_load_6, i128 %zext_ln26_11" [viterbi.c:26]   --->   Operation 577 'lshr' 'lshr_ln26_11' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln26_11 = trunc i128 %lshr_ln26_11" [viterbi.c:26]   --->   Operation 578 'trunc' 'trunc_ln26_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 579 [1/1] (0.00ns)   --->   "%bitcast_ln26_11 = bitcast i64 %trunc_ln26_11" [viterbi.c:26]   --->   Operation 579 'bitcast' 'bitcast_ln26_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 580 [1/1] (0.84ns)   --->   "%tmp_31 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_10, i64 %bitcast_ln26_11, i2 %tmp" [viterbi.c:26]   --->   Operation 580 'mux' 'tmp_31' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 581 [2/2] (2.26ns)   --->   "%llike_load_7 = load i12 %llike_addr_7" [viterbi.c:26]   --->   Operation 581 'load' 'llike_load_7' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_29 : Operation 582 [2/2] (2.26ns)   --->   "%llike_1_load_7 = load i12 %llike_1_addr_7" [viterbi.c:26]   --->   Operation 582 'load' 'llike_1_load_7' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 30 <SV = 29> <Delay = 5.86>
ST_30 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_933 = or i12 %tmp_2, i12 8" [viterbi.c:18]   --->   Operation 583 'or' 'tmp_933' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_933_cast = zext i12 %tmp_933" [viterbi.c:18]   --->   Operation 584 'zext' 'tmp_933_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 585 [1/1] (0.00ns)   --->   "%llike_addr_8 = getelementptr i128 %llike, i64 0, i64 %tmp_933_cast" [viterbi.c:18]   --->   Operation 585 'getelementptr' 'llike_addr_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 586 [1/1] (0.00ns)   --->   "%llike_1_addr_8 = getelementptr i128 %llike_1, i64 0, i64 %tmp_933_cast" [viterbi.c:18]   --->   Operation 586 'getelementptr' 'llike_1_addr_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 587 [4/5] (5.86ns)   --->   "%min_p = dadd i64 %add, i64 %tmp_10" [viterbi.c:23]   --->   Operation 587 'dadd' 'min_p' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 588 [5/5] (5.86ns)   --->   "%p = dadd i64 %add2, i64 %tmp_10" [viterbi.c:27]   --->   Operation 588 'dadd' 'p' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 589 [1/5] (5.86ns)   --->   "%add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1" [viterbi.c:26]   --->   Operation 589 'dadd' 'add52_1' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 590 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_1, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 590 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 591 [2/5] (5.86ns)   --->   "%add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2" [viterbi.c:26]   --->   Operation 591 'dadd' 'add52_2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 592 [3/5] (5.86ns)   --->   "%add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3" [viterbi.c:26]   --->   Operation 592 'dadd' 'add52_3' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 593 [4/5] (5.86ns)   --->   "%add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4" [viterbi.c:26]   --->   Operation 593 'dadd' 'add52_4' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 594 [1/1] (0.00ns)   --->   "%bitcast_ln27_5 = bitcast i64 %trunc_ln27_5" [viterbi.c:27]   --->   Operation 594 'bitcast' 'bitcast_ln27_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 595 [5/5] (5.86ns)   --->   "%add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5" [viterbi.c:26]   --->   Operation 595 'dadd' 'add52_5' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 596 [1/2] (2.26ns)   --->   "%llike_load_7 = load i12 %llike_addr_7" [viterbi.c:26]   --->   Operation 596 'load' 'llike_load_7' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_30 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 597 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 598 [1/1] (2.37ns)   --->   "%lshr_ln26_12 = lshr i128 %llike_load_7, i128 %zext_ln26_12" [viterbi.c:26]   --->   Operation 598 'lshr' 'lshr_ln26_12' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln26_12 = trunc i128 %lshr_ln26_12" [viterbi.c:26]   --->   Operation 599 'trunc' 'trunc_ln26_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 600 [1/1] (0.00ns)   --->   "%bitcast_ln26_12 = bitcast i64 %trunc_ln26_12" [viterbi.c:26]   --->   Operation 600 'bitcast' 'bitcast_ln26_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 601 [1/2] (2.26ns)   --->   "%llike_1_load_7 = load i12 %llike_1_addr_7" [viterbi.c:26]   --->   Operation 601 'load' 'llike_1_load_7' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_30 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 602 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 603 [1/1] (2.37ns)   --->   "%lshr_ln26_13 = lshr i128 %llike_1_load_7, i128 %zext_ln26_13" [viterbi.c:26]   --->   Operation 603 'lshr' 'lshr_ln26_13' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln26_13 = trunc i128 %lshr_ln26_13" [viterbi.c:26]   --->   Operation 604 'trunc' 'trunc_ln26_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 605 [1/1] (0.00ns)   --->   "%bitcast_ln26_13 = bitcast i64 %trunc_ln26_13" [viterbi.c:26]   --->   Operation 605 'bitcast' 'bitcast_ln26_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 606 [1/1] (0.84ns)   --->   "%tmp_35 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_12, i64 %bitcast_ln26_13, i2 %tmp" [viterbi.c:26]   --->   Operation 606 'mux' 'tmp_35' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 607 [2/2] (2.26ns)   --->   "%llike_load_8 = load i12 %llike_addr_8" [viterbi.c:26]   --->   Operation 607 'load' 'llike_load_8' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_30 : Operation 608 [2/2] (2.26ns)   --->   "%llike_1_load_8 = load i12 %llike_1_addr_8" [viterbi.c:26]   --->   Operation 608 'load' 'llike_1_load_8' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 31 <SV = 30> <Delay = 5.86>
ST_31 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_934 = or i12 %tmp_2, i12 9" [viterbi.c:18]   --->   Operation 609 'or' 'tmp_934' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_934_cast = zext i12 %tmp_934" [viterbi.c:18]   --->   Operation 610 'zext' 'tmp_934_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 611 [1/1] (0.00ns)   --->   "%llike_addr_9 = getelementptr i128 %llike, i64 0, i64 %tmp_934_cast" [viterbi.c:18]   --->   Operation 611 'getelementptr' 'llike_addr_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 612 [1/1] (0.00ns)   --->   "%llike_1_addr_9 = getelementptr i128 %llike_1, i64 0, i64 %tmp_934_cast" [viterbi.c:18]   --->   Operation 612 'getelementptr' 'llike_1_addr_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 613 [3/5] (5.86ns)   --->   "%min_p = dadd i64 %add, i64 %tmp_10" [viterbi.c:23]   --->   Operation 613 'dadd' 'min_p' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 614 [4/5] (5.86ns)   --->   "%p = dadd i64 %add2, i64 %tmp_10" [viterbi.c:27]   --->   Operation 614 'dadd' 'p' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 615 [5/5] (5.86ns)   --->   "%p_1 = dadd i64 %add52_1, i64 %tmp_10" [viterbi.c:27]   --->   Operation 615 'dadd' 'p_1' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 616 [1/5] (5.86ns)   --->   "%add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2" [viterbi.c:26]   --->   Operation 616 'dadd' 'add52_2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 617 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_2, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 617 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 618 [2/5] (5.86ns)   --->   "%add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3" [viterbi.c:26]   --->   Operation 618 'dadd' 'add52_3' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 619 [3/5] (5.86ns)   --->   "%add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4" [viterbi.c:26]   --->   Operation 619 'dadd' 'add52_4' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 620 [4/5] (5.86ns)   --->   "%add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5" [viterbi.c:26]   --->   Operation 620 'dadd' 'add52_5' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 621 [1/1] (0.00ns)   --->   "%bitcast_ln27_6 = bitcast i64 %trunc_ln27_6" [viterbi.c:27]   --->   Operation 621 'bitcast' 'bitcast_ln27_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 622 [5/5] (5.86ns)   --->   "%add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6" [viterbi.c:26]   --->   Operation 622 'dadd' 'add52_6' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 623 [1/2] (2.26ns)   --->   "%llike_load_8 = load i12 %llike_addr_8" [viterbi.c:26]   --->   Operation 623 'load' 'llike_load_8' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_31 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 624 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 625 [1/1] (2.37ns)   --->   "%lshr_ln26_14 = lshr i128 %llike_load_8, i128 %zext_ln26_14" [viterbi.c:26]   --->   Operation 625 'lshr' 'lshr_ln26_14' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln26_14 = trunc i128 %lshr_ln26_14" [viterbi.c:26]   --->   Operation 626 'trunc' 'trunc_ln26_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 627 [1/1] (0.00ns)   --->   "%bitcast_ln26_14 = bitcast i64 %trunc_ln26_14" [viterbi.c:26]   --->   Operation 627 'bitcast' 'bitcast_ln26_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 628 [1/2] (2.26ns)   --->   "%llike_1_load_8 = load i12 %llike_1_addr_8" [viterbi.c:26]   --->   Operation 628 'load' 'llike_1_load_8' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_31 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 629 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 630 [1/1] (2.37ns)   --->   "%lshr_ln26_15 = lshr i128 %llike_1_load_8, i128 %zext_ln26_15" [viterbi.c:26]   --->   Operation 630 'lshr' 'lshr_ln26_15' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln26_15 = trunc i128 %lshr_ln26_15" [viterbi.c:26]   --->   Operation 631 'trunc' 'trunc_ln26_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 632 [1/1] (0.00ns)   --->   "%bitcast_ln26_15 = bitcast i64 %trunc_ln26_15" [viterbi.c:26]   --->   Operation 632 'bitcast' 'bitcast_ln26_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 633 [1/1] (0.84ns)   --->   "%tmp_39 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_14, i64 %bitcast_ln26_15, i2 %tmp" [viterbi.c:26]   --->   Operation 633 'mux' 'tmp_39' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 634 [2/2] (2.26ns)   --->   "%llike_load_9 = load i12 %llike_addr_9" [viterbi.c:26]   --->   Operation 634 'load' 'llike_load_9' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_31 : Operation 635 [2/2] (2.26ns)   --->   "%llike_1_load_9 = load i12 %llike_1_addr_9" [viterbi.c:26]   --->   Operation 635 'load' 'llike_1_load_9' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 32 <SV = 31> <Delay = 5.86>
ST_32 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_935 = or i12 %tmp_2, i12 10" [viterbi.c:18]   --->   Operation 636 'or' 'tmp_935' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_935_cast = zext i12 %tmp_935" [viterbi.c:18]   --->   Operation 637 'zext' 'tmp_935_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 638 [1/1] (0.00ns)   --->   "%llike_addr_10 = getelementptr i128 %llike, i64 0, i64 %tmp_935_cast" [viterbi.c:18]   --->   Operation 638 'getelementptr' 'llike_addr_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 639 [1/1] (0.00ns)   --->   "%llike_1_addr_10 = getelementptr i128 %llike_1, i64 0, i64 %tmp_935_cast" [viterbi.c:18]   --->   Operation 639 'getelementptr' 'llike_1_addr_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 640 [2/5] (5.86ns)   --->   "%min_p = dadd i64 %add, i64 %tmp_10" [viterbi.c:23]   --->   Operation 640 'dadd' 'min_p' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 641 [3/5] (5.86ns)   --->   "%p = dadd i64 %add2, i64 %tmp_10" [viterbi.c:27]   --->   Operation 641 'dadd' 'p' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 642 [4/5] (5.86ns)   --->   "%p_1 = dadd i64 %add52_1, i64 %tmp_10" [viterbi.c:27]   --->   Operation 642 'dadd' 'p_1' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 643 [5/5] (5.86ns)   --->   "%p_2 = dadd i64 %add52_2, i64 %tmp_10" [viterbi.c:27]   --->   Operation 643 'dadd' 'p_2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 644 [1/5] (5.86ns)   --->   "%add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3" [viterbi.c:26]   --->   Operation 644 'dadd' 'add52_3' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 645 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_3, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 645 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 646 [2/5] (5.86ns)   --->   "%add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4" [viterbi.c:26]   --->   Operation 646 'dadd' 'add52_4' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 647 [3/5] (5.86ns)   --->   "%add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5" [viterbi.c:26]   --->   Operation 647 'dadd' 'add52_5' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 648 [4/5] (5.86ns)   --->   "%add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6" [viterbi.c:26]   --->   Operation 648 'dadd' 'add52_6' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 649 [1/1] (0.00ns)   --->   "%bitcast_ln27_7 = bitcast i64 %trunc_ln27_7" [viterbi.c:27]   --->   Operation 649 'bitcast' 'bitcast_ln27_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 650 [5/5] (5.86ns)   --->   "%add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7" [viterbi.c:26]   --->   Operation 650 'dadd' 'add52_7' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 651 [1/2] (2.26ns)   --->   "%llike_load_9 = load i12 %llike_addr_9" [viterbi.c:26]   --->   Operation 651 'load' 'llike_load_9' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_32 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 652 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 653 [1/1] (2.37ns)   --->   "%lshr_ln26_16 = lshr i128 %llike_load_9, i128 %zext_ln26_16" [viterbi.c:26]   --->   Operation 653 'lshr' 'lshr_ln26_16' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln26_16 = trunc i128 %lshr_ln26_16" [viterbi.c:26]   --->   Operation 654 'trunc' 'trunc_ln26_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 655 [1/1] (0.00ns)   --->   "%bitcast_ln26_16 = bitcast i64 %trunc_ln26_16" [viterbi.c:26]   --->   Operation 655 'bitcast' 'bitcast_ln26_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 656 [1/2] (2.26ns)   --->   "%llike_1_load_9 = load i12 %llike_1_addr_9" [viterbi.c:26]   --->   Operation 656 'load' 'llike_1_load_9' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_32 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 657 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 658 [1/1] (2.37ns)   --->   "%lshr_ln26_17 = lshr i128 %llike_1_load_9, i128 %zext_ln26_17" [viterbi.c:26]   --->   Operation 658 'lshr' 'lshr_ln26_17' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln26_17 = trunc i128 %lshr_ln26_17" [viterbi.c:26]   --->   Operation 659 'trunc' 'trunc_ln26_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 660 [1/1] (0.00ns)   --->   "%bitcast_ln26_17 = bitcast i64 %trunc_ln26_17" [viterbi.c:26]   --->   Operation 660 'bitcast' 'bitcast_ln26_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 661 [1/1] (0.84ns)   --->   "%tmp_43 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_16, i64 %bitcast_ln26_17, i2 %tmp" [viterbi.c:26]   --->   Operation 661 'mux' 'tmp_43' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 662 [2/2] (2.26ns)   --->   "%llike_load_10 = load i12 %llike_addr_10" [viterbi.c:26]   --->   Operation 662 'load' 'llike_load_10' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_32 : Operation 663 [2/2] (2.26ns)   --->   "%llike_1_load_10 = load i12 %llike_1_addr_10" [viterbi.c:26]   --->   Operation 663 'load' 'llike_1_load_10' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 33 <SV = 32> <Delay = 5.86>
ST_33 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_936 = or i12 %tmp_2, i12 11" [viterbi.c:18]   --->   Operation 664 'or' 'tmp_936' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_936_cast = zext i12 %tmp_936" [viterbi.c:18]   --->   Operation 665 'zext' 'tmp_936_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 666 [1/1] (0.00ns)   --->   "%llike_addr_11 = getelementptr i128 %llike, i64 0, i64 %tmp_936_cast" [viterbi.c:18]   --->   Operation 666 'getelementptr' 'llike_addr_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 667 [1/1] (0.00ns)   --->   "%llike_1_addr_11 = getelementptr i128 %llike_1, i64 0, i64 %tmp_936_cast" [viterbi.c:18]   --->   Operation 667 'getelementptr' 'llike_1_addr_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 668 [1/5] (5.86ns)   --->   "%min_p = dadd i64 %add, i64 %tmp_10" [viterbi.c:23]   --->   Operation 668 'dadd' 'min_p' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 669 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %min_p, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 669 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 670 [2/5] (5.86ns)   --->   "%p = dadd i64 %add2, i64 %tmp_10" [viterbi.c:27]   --->   Operation 670 'dadd' 'p' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 671 [3/5] (5.86ns)   --->   "%p_1 = dadd i64 %add52_1, i64 %tmp_10" [viterbi.c:27]   --->   Operation 671 'dadd' 'p_1' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 672 [4/5] (5.86ns)   --->   "%p_2 = dadd i64 %add52_2, i64 %tmp_10" [viterbi.c:27]   --->   Operation 672 'dadd' 'p_2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 673 [5/5] (5.86ns)   --->   "%p_3 = dadd i64 %add52_3, i64 %tmp_10" [viterbi.c:27]   --->   Operation 673 'dadd' 'p_3' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 674 [1/5] (5.86ns)   --->   "%add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4" [viterbi.c:26]   --->   Operation 674 'dadd' 'add52_4' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 675 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_4, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 675 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 676 [2/5] (5.86ns)   --->   "%add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5" [viterbi.c:26]   --->   Operation 676 'dadd' 'add52_5' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 677 [3/5] (5.86ns)   --->   "%add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6" [viterbi.c:26]   --->   Operation 677 'dadd' 'add52_6' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 678 [4/5] (5.86ns)   --->   "%add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7" [viterbi.c:26]   --->   Operation 678 'dadd' 'add52_7' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 679 [1/1] (0.00ns)   --->   "%bitcast_ln27_8 = bitcast i64 %trunc_ln27_8" [viterbi.c:27]   --->   Operation 679 'bitcast' 'bitcast_ln27_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 680 [5/5] (5.86ns)   --->   "%add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8" [viterbi.c:26]   --->   Operation 680 'dadd' 'add52_8' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 681 [1/2] (2.26ns)   --->   "%llike_load_10 = load i12 %llike_addr_10" [viterbi.c:26]   --->   Operation 681 'load' 'llike_load_10' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_33 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 682 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 683 [1/1] (2.37ns)   --->   "%lshr_ln26_18 = lshr i128 %llike_load_10, i128 %zext_ln26_18" [viterbi.c:26]   --->   Operation 683 'lshr' 'lshr_ln26_18' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln26_18 = trunc i128 %lshr_ln26_18" [viterbi.c:26]   --->   Operation 684 'trunc' 'trunc_ln26_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 685 [1/1] (0.00ns)   --->   "%bitcast_ln26_18 = bitcast i64 %trunc_ln26_18" [viterbi.c:26]   --->   Operation 685 'bitcast' 'bitcast_ln26_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 686 [1/2] (2.26ns)   --->   "%llike_1_load_10 = load i12 %llike_1_addr_10" [viterbi.c:26]   --->   Operation 686 'load' 'llike_1_load_10' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_33 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 687 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 688 [1/1] (2.37ns)   --->   "%lshr_ln26_19 = lshr i128 %llike_1_load_10, i128 %zext_ln26_19" [viterbi.c:26]   --->   Operation 688 'lshr' 'lshr_ln26_19' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln26_19 = trunc i128 %lshr_ln26_19" [viterbi.c:26]   --->   Operation 689 'trunc' 'trunc_ln26_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 690 [1/1] (0.00ns)   --->   "%bitcast_ln26_19 = bitcast i64 %trunc_ln26_19" [viterbi.c:26]   --->   Operation 690 'bitcast' 'bitcast_ln26_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_33 : Operation 691 [1/1] (0.84ns)   --->   "%tmp_47 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_18, i64 %bitcast_ln26_19, i2 %tmp" [viterbi.c:26]   --->   Operation 691 'mux' 'tmp_47' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 692 [2/2] (2.26ns)   --->   "%llike_load_11 = load i12 %llike_addr_11" [viterbi.c:26]   --->   Operation 692 'load' 'llike_load_11' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_33 : Operation 693 [2/2] (2.26ns)   --->   "%llike_1_load_11 = load i12 %llike_1_addr_11" [viterbi.c:26]   --->   Operation 693 'load' 'llike_1_load_11' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 34 <SV = 33> <Delay = 5.86>
ST_34 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_937 = or i12 %tmp_2, i12 12" [viterbi.c:18]   --->   Operation 694 'or' 'tmp_937' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_937_cast = zext i12 %tmp_937" [viterbi.c:18]   --->   Operation 695 'zext' 'tmp_937_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 696 [1/1] (0.00ns)   --->   "%llike_addr_12 = getelementptr i128 %llike, i64 0, i64 %tmp_937_cast" [viterbi.c:18]   --->   Operation 696 'getelementptr' 'llike_addr_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 697 [1/1] (0.00ns)   --->   "%llike_1_addr_12 = getelementptr i128 %llike_1, i64 0, i64 %tmp_937_cast" [viterbi.c:18]   --->   Operation 697 'getelementptr' 'llike_1_addr_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 698 [1/5] (5.86ns)   --->   "%p = dadd i64 %add2, i64 %tmp_10" [viterbi.c:27]   --->   Operation 698 'dadd' 'p' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 699 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 699 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 700 [2/5] (5.86ns)   --->   "%p_1 = dadd i64 %add52_1, i64 %tmp_10" [viterbi.c:27]   --->   Operation 700 'dadd' 'p_1' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 701 [3/5] (5.86ns)   --->   "%p_2 = dadd i64 %add52_2, i64 %tmp_10" [viterbi.c:27]   --->   Operation 701 'dadd' 'p_2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 702 [4/5] (5.86ns)   --->   "%p_3 = dadd i64 %add52_3, i64 %tmp_10" [viterbi.c:27]   --->   Operation 702 'dadd' 'p_3' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 703 [5/5] (5.86ns)   --->   "%p_4 = dadd i64 %add52_4, i64 %tmp_10" [viterbi.c:27]   --->   Operation 703 'dadd' 'p_4' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 704 [1/5] (5.86ns)   --->   "%add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5" [viterbi.c:26]   --->   Operation 704 'dadd' 'add52_5' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 705 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_5, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 705 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 706 [2/5] (5.86ns)   --->   "%add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6" [viterbi.c:26]   --->   Operation 706 'dadd' 'add52_6' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 707 [3/5] (5.86ns)   --->   "%add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7" [viterbi.c:26]   --->   Operation 707 'dadd' 'add52_7' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 708 [4/5] (5.86ns)   --->   "%add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8" [viterbi.c:26]   --->   Operation 708 'dadd' 'add52_8' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 709 [1/1] (0.00ns)   --->   "%bitcast_ln27_9 = bitcast i64 %trunc_ln27_9" [viterbi.c:27]   --->   Operation 709 'bitcast' 'bitcast_ln27_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 710 [5/5] (5.86ns)   --->   "%add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9" [viterbi.c:26]   --->   Operation 710 'dadd' 'add52_9' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 711 [1/2] (2.26ns)   --->   "%llike_load_11 = load i12 %llike_addr_11" [viterbi.c:26]   --->   Operation 711 'load' 'llike_load_11' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_34 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 712 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 713 [1/1] (2.37ns)   --->   "%lshr_ln26_20 = lshr i128 %llike_load_11, i128 %zext_ln26_20" [viterbi.c:26]   --->   Operation 713 'lshr' 'lshr_ln26_20' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln26_20 = trunc i128 %lshr_ln26_20" [viterbi.c:26]   --->   Operation 714 'trunc' 'trunc_ln26_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 715 [1/1] (0.00ns)   --->   "%bitcast_ln26_20 = bitcast i64 %trunc_ln26_20" [viterbi.c:26]   --->   Operation 715 'bitcast' 'bitcast_ln26_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 716 [1/2] (2.26ns)   --->   "%llike_1_load_11 = load i12 %llike_1_addr_11" [viterbi.c:26]   --->   Operation 716 'load' 'llike_1_load_11' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_34 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 717 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 718 [1/1] (2.37ns)   --->   "%lshr_ln26_21 = lshr i128 %llike_1_load_11, i128 %zext_ln26_21" [viterbi.c:26]   --->   Operation 718 'lshr' 'lshr_ln26_21' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln26_21 = trunc i128 %lshr_ln26_21" [viterbi.c:26]   --->   Operation 719 'trunc' 'trunc_ln26_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 720 [1/1] (0.00ns)   --->   "%bitcast_ln26_21 = bitcast i64 %trunc_ln26_21" [viterbi.c:26]   --->   Operation 720 'bitcast' 'bitcast_ln26_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_34 : Operation 721 [1/1] (0.84ns)   --->   "%tmp_51 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_20, i64 %bitcast_ln26_21, i2 %tmp" [viterbi.c:26]   --->   Operation 721 'mux' 'tmp_51' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 722 [2/2] (2.26ns)   --->   "%llike_load_12 = load i12 %llike_addr_12" [viterbi.c:26]   --->   Operation 722 'load' 'llike_load_12' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_34 : Operation 723 [2/2] (2.26ns)   --->   "%llike_1_load_12 = load i12 %llike_1_addr_12" [viterbi.c:26]   --->   Operation 723 'load' 'llike_1_load_12' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 35 <SV = 34> <Delay = 5.86>
ST_35 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_938 = or i12 %tmp_2, i12 13" [viterbi.c:18]   --->   Operation 724 'or' 'tmp_938' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_938_cast = zext i12 %tmp_938" [viterbi.c:18]   --->   Operation 725 'zext' 'tmp_938_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 726 [1/1] (0.00ns)   --->   "%llike_addr_13 = getelementptr i128 %llike, i64 0, i64 %tmp_938_cast" [viterbi.c:18]   --->   Operation 726 'getelementptr' 'llike_addr_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 727 [1/1] (0.00ns)   --->   "%llike_1_addr_13 = getelementptr i128 %llike_1, i64 0, i64 %tmp_938_cast" [viterbi.c:18]   --->   Operation 727 'getelementptr' 'llike_1_addr_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 728 [2/2] (3.02ns)   --->   "%tmp_14 = fcmp_olt  i64 %p, i64 %min_p" [viterbi.c:29]   --->   Operation 728 'dcmp' 'tmp_14' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 729 [1/5] (5.86ns)   --->   "%p_1 = dadd i64 %add52_1, i64 %tmp_10" [viterbi.c:27]   --->   Operation 729 'dadd' 'p_1' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 730 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_1, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 730 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 731 [2/5] (5.86ns)   --->   "%p_2 = dadd i64 %add52_2, i64 %tmp_10" [viterbi.c:27]   --->   Operation 731 'dadd' 'p_2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 732 [3/5] (5.86ns)   --->   "%p_3 = dadd i64 %add52_3, i64 %tmp_10" [viterbi.c:27]   --->   Operation 732 'dadd' 'p_3' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 733 [4/5] (5.86ns)   --->   "%p_4 = dadd i64 %add52_4, i64 %tmp_10" [viterbi.c:27]   --->   Operation 733 'dadd' 'p_4' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 734 [5/5] (5.86ns)   --->   "%p_5 = dadd i64 %add52_5, i64 %tmp_10" [viterbi.c:27]   --->   Operation 734 'dadd' 'p_5' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 735 [1/5] (5.86ns)   --->   "%add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6" [viterbi.c:26]   --->   Operation 735 'dadd' 'add52_6' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 736 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_6, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 736 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 737 [2/5] (5.86ns)   --->   "%add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7" [viterbi.c:26]   --->   Operation 737 'dadd' 'add52_7' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 738 [3/5] (5.86ns)   --->   "%add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8" [viterbi.c:26]   --->   Operation 738 'dadd' 'add52_8' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 739 [4/5] (5.86ns)   --->   "%add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9" [viterbi.c:26]   --->   Operation 739 'dadd' 'add52_9' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 740 [1/1] (0.00ns)   --->   "%bitcast_ln27_10 = bitcast i64 %trunc_ln27_10" [viterbi.c:27]   --->   Operation 740 'bitcast' 'bitcast_ln27_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 741 [5/5] (5.86ns)   --->   "%add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10" [viterbi.c:26]   --->   Operation 741 'dadd' 'add52_s' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 742 [1/2] (2.26ns)   --->   "%llike_load_12 = load i12 %llike_addr_12" [viterbi.c:26]   --->   Operation 742 'load' 'llike_load_12' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_35 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 743 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 744 [1/1] (2.37ns)   --->   "%lshr_ln26_22 = lshr i128 %llike_load_12, i128 %zext_ln26_22" [viterbi.c:26]   --->   Operation 744 'lshr' 'lshr_ln26_22' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln26_22 = trunc i128 %lshr_ln26_22" [viterbi.c:26]   --->   Operation 745 'trunc' 'trunc_ln26_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 746 [1/1] (0.00ns)   --->   "%bitcast_ln26_22 = bitcast i64 %trunc_ln26_22" [viterbi.c:26]   --->   Operation 746 'bitcast' 'bitcast_ln26_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 747 [1/2] (2.26ns)   --->   "%llike_1_load_12 = load i12 %llike_1_addr_12" [viterbi.c:26]   --->   Operation 747 'load' 'llike_1_load_12' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_35 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 748 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 749 [1/1] (2.37ns)   --->   "%lshr_ln26_23 = lshr i128 %llike_1_load_12, i128 %zext_ln26_23" [viterbi.c:26]   --->   Operation 749 'lshr' 'lshr_ln26_23' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln26_23 = trunc i128 %lshr_ln26_23" [viterbi.c:26]   --->   Operation 750 'trunc' 'trunc_ln26_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 751 [1/1] (0.00ns)   --->   "%bitcast_ln26_23 = bitcast i64 %trunc_ln26_23" [viterbi.c:26]   --->   Operation 751 'bitcast' 'bitcast_ln26_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_35 : Operation 752 [1/1] (0.84ns)   --->   "%tmp_55 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_22, i64 %bitcast_ln26_23, i2 %tmp" [viterbi.c:26]   --->   Operation 752 'mux' 'tmp_55' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 753 [2/2] (2.26ns)   --->   "%llike_load_13 = load i12 %llike_addr_13" [viterbi.c:26]   --->   Operation 753 'load' 'llike_load_13' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_35 : Operation 754 [2/2] (2.26ns)   --->   "%llike_1_load_13 = load i12 %llike_1_addr_13" [viterbi.c:26]   --->   Operation 754 'load' 'llike_1_load_13' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 36 <SV = 35> <Delay = 7.15>
ST_36 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_939 = or i12 %tmp_2, i12 14" [viterbi.c:18]   --->   Operation 755 'or' 'tmp_939' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_939_cast = zext i12 %tmp_939" [viterbi.c:18]   --->   Operation 756 'zext' 'tmp_939_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 757 [1/1] (0.00ns)   --->   "%llike_addr_14 = getelementptr i128 %llike, i64 0, i64 %tmp_939_cast" [viterbi.c:18]   --->   Operation 757 'getelementptr' 'llike_addr_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 758 [1/1] (0.00ns)   --->   "%llike_1_addr_14 = getelementptr i128 %llike_1, i64 0, i64 %tmp_939_cast" [viterbi.c:18]   --->   Operation 758 'getelementptr' 'llike_1_addr_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 759 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %p" [viterbi.c:29]   --->   Operation 759 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29, i32 52, i32 62" [viterbi.c:29]   --->   Operation 760 'partselect' 'tmp_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i64 %bitcast_ln29" [viterbi.c:29]   --->   Operation 761 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 762 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i64 %min_p" [viterbi.c:29]   --->   Operation 762 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_1, i32 52, i32 62" [viterbi.c:29]   --->   Operation 763 'partselect' 'tmp_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i64 %bitcast_ln29_1" [viterbi.c:29]   --->   Operation 764 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 765 [1/1] (0.98ns)   --->   "%icmp_ln29 = icmp_ne  i11 %tmp_12, i11 2047" [viterbi.c:29]   --->   Operation 765 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 766 [1/1] (1.43ns)   --->   "%icmp_ln29_1 = icmp_eq  i52 %trunc_ln29, i52 0" [viterbi.c:29]   --->   Operation 766 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1, i1 %icmp_ln29" [viterbi.c:29]   --->   Operation 767 'or' 'or_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 768 [1/1] (0.98ns)   --->   "%icmp_ln29_2 = icmp_ne  i11 %tmp_13, i11 2047" [viterbi.c:29]   --->   Operation 768 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 769 [1/1] (1.43ns)   --->   "%icmp_ln29_3 = icmp_eq  i52 %trunc_ln29_1, i52 0" [viterbi.c:29]   --->   Operation 769 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, i1 %icmp_ln29_2" [viterbi.c:29]   --->   Operation 770 'or' 'or_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %or_ln29, i1 %or_ln29_1" [viterbi.c:29]   --->   Operation 771 'and' 'and_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 772 [1/2] (3.02ns)   --->   "%tmp_14 = fcmp_olt  i64 %p, i64 %min_p" [viterbi.c:29]   --->   Operation 772 'dcmp' 'tmp_14' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 773 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, i1 %tmp_14" [viterbi.c:29]   --->   Operation 773 'and' 'and_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 774 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_2 = select i1 %and_ln29_1, i64 %p, i64 %min_p" [viterbi.c:29]   --->   Operation 774 'select' 'min_p_2' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 775 [2/2] (3.02ns)   --->   "%tmp_18 = fcmp_olt  i64 %p_1, i64 %min_p_2" [viterbi.c:29]   --->   Operation 775 'dcmp' 'tmp_18' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 776 [1/5] (5.86ns)   --->   "%p_2 = dadd i64 %add52_2, i64 %tmp_10" [viterbi.c:27]   --->   Operation 776 'dadd' 'p_2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 777 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_2, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 777 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 778 [2/5] (5.86ns)   --->   "%p_3 = dadd i64 %add52_3, i64 %tmp_10" [viterbi.c:27]   --->   Operation 778 'dadd' 'p_3' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 779 [3/5] (5.86ns)   --->   "%p_4 = dadd i64 %add52_4, i64 %tmp_10" [viterbi.c:27]   --->   Operation 779 'dadd' 'p_4' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 780 [4/5] (5.86ns)   --->   "%p_5 = dadd i64 %add52_5, i64 %tmp_10" [viterbi.c:27]   --->   Operation 780 'dadd' 'p_5' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 781 [5/5] (5.86ns)   --->   "%p_6 = dadd i64 %add52_6, i64 %tmp_10" [viterbi.c:27]   --->   Operation 781 'dadd' 'p_6' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 782 [1/5] (5.86ns)   --->   "%add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7" [viterbi.c:26]   --->   Operation 782 'dadd' 'add52_7' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 783 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_7, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 783 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 784 [2/5] (5.86ns)   --->   "%add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8" [viterbi.c:26]   --->   Operation 784 'dadd' 'add52_8' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 785 [3/5] (5.86ns)   --->   "%add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9" [viterbi.c:26]   --->   Operation 785 'dadd' 'add52_9' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 786 [4/5] (5.86ns)   --->   "%add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10" [viterbi.c:26]   --->   Operation 786 'dadd' 'add52_s' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 787 [1/1] (0.00ns)   --->   "%bitcast_ln27_11 = bitcast i64 %trunc_ln27_11" [viterbi.c:27]   --->   Operation 787 'bitcast' 'bitcast_ln27_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 788 [5/5] (5.86ns)   --->   "%add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11" [viterbi.c:26]   --->   Operation 788 'dadd' 'add52_10' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 789 [1/2] (2.26ns)   --->   "%llike_load_13 = load i12 %llike_addr_13" [viterbi.c:26]   --->   Operation 789 'load' 'llike_load_13' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_36 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 790 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 791 [1/1] (2.37ns)   --->   "%lshr_ln26_24 = lshr i128 %llike_load_13, i128 %zext_ln26_24" [viterbi.c:26]   --->   Operation 791 'lshr' 'lshr_ln26_24' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln26_24 = trunc i128 %lshr_ln26_24" [viterbi.c:26]   --->   Operation 792 'trunc' 'trunc_ln26_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 793 [1/1] (0.00ns)   --->   "%bitcast_ln26_24 = bitcast i64 %trunc_ln26_24" [viterbi.c:26]   --->   Operation 793 'bitcast' 'bitcast_ln26_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 794 [1/2] (2.26ns)   --->   "%llike_1_load_13 = load i12 %llike_1_addr_13" [viterbi.c:26]   --->   Operation 794 'load' 'llike_1_load_13' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_36 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 795 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 796 [1/1] (2.37ns)   --->   "%lshr_ln26_25 = lshr i128 %llike_1_load_13, i128 %zext_ln26_25" [viterbi.c:26]   --->   Operation 796 'lshr' 'lshr_ln26_25' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln26_25 = trunc i128 %lshr_ln26_25" [viterbi.c:26]   --->   Operation 797 'trunc' 'trunc_ln26_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 798 [1/1] (0.00ns)   --->   "%bitcast_ln26_25 = bitcast i64 %trunc_ln26_25" [viterbi.c:26]   --->   Operation 798 'bitcast' 'bitcast_ln26_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_36 : Operation 799 [1/1] (0.84ns)   --->   "%tmp_59 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_24, i64 %bitcast_ln26_25, i2 %tmp" [viterbi.c:26]   --->   Operation 799 'mux' 'tmp_59' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 800 [2/2] (2.26ns)   --->   "%llike_load_14 = load i12 %llike_addr_14" [viterbi.c:26]   --->   Operation 800 'load' 'llike_load_14' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_36 : Operation 801 [2/2] (2.26ns)   --->   "%llike_1_load_14 = load i12 %llike_1_addr_14" [viterbi.c:26]   --->   Operation 801 'load' 'llike_1_load_14' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 37 <SV = 36> <Delay = 7.15>
ST_37 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_940 = or i12 %tmp_2, i12 15" [viterbi.c:18]   --->   Operation 802 'or' 'tmp_940' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_940_cast = zext i12 %tmp_940" [viterbi.c:18]   --->   Operation 803 'zext' 'tmp_940_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 804 [1/1] (0.00ns)   --->   "%llike_addr_15 = getelementptr i128 %llike, i64 0, i64 %tmp_940_cast" [viterbi.c:18]   --->   Operation 804 'getelementptr' 'llike_addr_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 805 [1/1] (0.00ns)   --->   "%llike_1_addr_15 = getelementptr i128 %llike_1, i64 0, i64 %tmp_940_cast" [viterbi.c:18]   --->   Operation 805 'getelementptr' 'llike_1_addr_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 806 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast i64 %p_1" [viterbi.c:29]   --->   Operation 806 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_2, i32 52, i32 62" [viterbi.c:29]   --->   Operation 807 'partselect' 'tmp_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i64 %bitcast_ln29_2" [viterbi.c:29]   --->   Operation 808 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 809 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast i64 %min_p_2" [viterbi.c:29]   --->   Operation 809 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_3, i32 52, i32 62" [viterbi.c:29]   --->   Operation 810 'partselect' 'tmp_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i64 %bitcast_ln29_3" [viterbi.c:29]   --->   Operation 811 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 812 [1/1] (0.98ns)   --->   "%icmp_ln29_4 = icmp_ne  i11 %tmp_16, i11 2047" [viterbi.c:29]   --->   Operation 812 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 813 [1/1] (1.43ns)   --->   "%icmp_ln29_5 = icmp_eq  i52 %trunc_ln29_2, i52 0" [viterbi.c:29]   --->   Operation 813 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, i1 %icmp_ln29_4" [viterbi.c:29]   --->   Operation 814 'or' 'or_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 815 [1/1] (0.98ns)   --->   "%icmp_ln29_6 = icmp_ne  i11 %tmp_17, i11 2047" [viterbi.c:29]   --->   Operation 815 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 816 [1/1] (1.43ns)   --->   "%icmp_ln29_7 = icmp_eq  i52 %trunc_ln29_3, i52 0" [viterbi.c:29]   --->   Operation 816 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, i1 %icmp_ln29_6" [viterbi.c:29]   --->   Operation 817 'or' 'or_ln29_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%and_ln29_2 = and i1 %or_ln29_2, i1 %or_ln29_3" [viterbi.c:29]   --->   Operation 818 'and' 'and_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 819 [1/2] (3.02ns)   --->   "%tmp_18 = fcmp_olt  i64 %p_1, i64 %min_p_2" [viterbi.c:29]   --->   Operation 819 'dcmp' 'tmp_18' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 820 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_3 = and i1 %and_ln29_2, i1 %tmp_18" [viterbi.c:29]   --->   Operation 820 'and' 'and_ln29_3' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 821 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_4 = select i1 %and_ln29_3, i64 %p_1, i64 %min_p_2" [viterbi.c:29]   --->   Operation 821 'select' 'min_p_4' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 822 [2/2] (3.02ns)   --->   "%tmp_22 = fcmp_olt  i64 %p_2, i64 %min_p_4" [viterbi.c:29]   --->   Operation 822 'dcmp' 'tmp_22' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 823 [1/5] (5.86ns)   --->   "%p_3 = dadd i64 %add52_3, i64 %tmp_10" [viterbi.c:27]   --->   Operation 823 'dadd' 'p_3' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 824 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_3, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 824 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 825 [2/5] (5.86ns)   --->   "%p_4 = dadd i64 %add52_4, i64 %tmp_10" [viterbi.c:27]   --->   Operation 825 'dadd' 'p_4' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 826 [3/5] (5.86ns)   --->   "%p_5 = dadd i64 %add52_5, i64 %tmp_10" [viterbi.c:27]   --->   Operation 826 'dadd' 'p_5' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 827 [4/5] (5.86ns)   --->   "%p_6 = dadd i64 %add52_6, i64 %tmp_10" [viterbi.c:27]   --->   Operation 827 'dadd' 'p_6' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 828 [5/5] (5.86ns)   --->   "%p_7 = dadd i64 %add52_7, i64 %tmp_10" [viterbi.c:27]   --->   Operation 828 'dadd' 'p_7' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 829 [1/5] (5.86ns)   --->   "%add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8" [viterbi.c:26]   --->   Operation 829 'dadd' 'add52_8' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 830 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_8, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 830 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 831 [2/5] (5.86ns)   --->   "%add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9" [viterbi.c:26]   --->   Operation 831 'dadd' 'add52_9' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 832 [3/5] (5.86ns)   --->   "%add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10" [viterbi.c:26]   --->   Operation 832 'dadd' 'add52_s' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 833 [4/5] (5.86ns)   --->   "%add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11" [viterbi.c:26]   --->   Operation 833 'dadd' 'add52_10' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 834 [1/1] (0.00ns)   --->   "%bitcast_ln27_12 = bitcast i64 %trunc_ln27_12" [viterbi.c:27]   --->   Operation 834 'bitcast' 'bitcast_ln27_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 835 [5/5] (5.86ns)   --->   "%add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12" [viterbi.c:26]   --->   Operation 835 'dadd' 'add52_11' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 836 [1/2] (2.26ns)   --->   "%llike_load_14 = load i12 %llike_addr_14" [viterbi.c:26]   --->   Operation 836 'load' 'llike_load_14' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_37 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 837 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 838 [1/1] (2.37ns)   --->   "%lshr_ln26_26 = lshr i128 %llike_load_14, i128 %zext_ln26_26" [viterbi.c:26]   --->   Operation 838 'lshr' 'lshr_ln26_26' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln26_26 = trunc i128 %lshr_ln26_26" [viterbi.c:26]   --->   Operation 839 'trunc' 'trunc_ln26_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 840 [1/1] (0.00ns)   --->   "%bitcast_ln26_26 = bitcast i64 %trunc_ln26_26" [viterbi.c:26]   --->   Operation 840 'bitcast' 'bitcast_ln26_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 841 [1/2] (2.26ns)   --->   "%llike_1_load_14 = load i12 %llike_1_addr_14" [viterbi.c:26]   --->   Operation 841 'load' 'llike_1_load_14' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_37 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 842 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 843 [1/1] (2.37ns)   --->   "%lshr_ln26_27 = lshr i128 %llike_1_load_14, i128 %zext_ln26_27" [viterbi.c:26]   --->   Operation 843 'lshr' 'lshr_ln26_27' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln26_27 = trunc i128 %lshr_ln26_27" [viterbi.c:26]   --->   Operation 844 'trunc' 'trunc_ln26_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 845 [1/1] (0.00ns)   --->   "%bitcast_ln26_27 = bitcast i64 %trunc_ln26_27" [viterbi.c:26]   --->   Operation 845 'bitcast' 'bitcast_ln26_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_37 : Operation 846 [1/1] (0.84ns)   --->   "%tmp_63 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_26, i64 %bitcast_ln26_27, i2 %tmp" [viterbi.c:26]   --->   Operation 846 'mux' 'tmp_63' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 847 [2/2] (2.26ns)   --->   "%llike_load_15 = load i12 %llike_addr_15" [viterbi.c:26]   --->   Operation 847 'load' 'llike_load_15' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_37 : Operation 848 [2/2] (2.26ns)   --->   "%llike_1_load_15 = load i12 %llike_1_addr_15" [viterbi.c:26]   --->   Operation 848 'load' 'llike_1_load_15' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 38 <SV = 37> <Delay = 7.15>
ST_38 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_941 = or i12 %tmp_2, i12 16" [viterbi.c:18]   --->   Operation 849 'or' 'tmp_941' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_941_cast = zext i12 %tmp_941" [viterbi.c:18]   --->   Operation 850 'zext' 'tmp_941_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 851 [1/1] (0.00ns)   --->   "%llike_addr_16 = getelementptr i128 %llike, i64 0, i64 %tmp_941_cast" [viterbi.c:18]   --->   Operation 851 'getelementptr' 'llike_addr_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 852 [1/1] (0.00ns)   --->   "%llike_1_addr_16 = getelementptr i128 %llike_1, i64 0, i64 %tmp_941_cast" [viterbi.c:18]   --->   Operation 852 'getelementptr' 'llike_1_addr_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 853 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast i64 %p_2" [viterbi.c:29]   --->   Operation 853 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_4, i32 52, i32 62" [viterbi.c:29]   --->   Operation 854 'partselect' 'tmp_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i64 %bitcast_ln29_4" [viterbi.c:29]   --->   Operation 855 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 856 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast i64 %min_p_4" [viterbi.c:29]   --->   Operation 856 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_5, i32 52, i32 62" [viterbi.c:29]   --->   Operation 857 'partselect' 'tmp_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 858 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i64 %bitcast_ln29_5" [viterbi.c:29]   --->   Operation 858 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 859 [1/1] (0.98ns)   --->   "%icmp_ln29_8 = icmp_ne  i11 %tmp_20, i11 2047" [viterbi.c:29]   --->   Operation 859 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 860 [1/1] (1.43ns)   --->   "%icmp_ln29_9 = icmp_eq  i52 %trunc_ln29_4, i52 0" [viterbi.c:29]   --->   Operation 860 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, i1 %icmp_ln29_8" [viterbi.c:29]   --->   Operation 861 'or' 'or_ln29_4' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 862 [1/1] (0.98ns)   --->   "%icmp_ln29_10 = icmp_ne  i11 %tmp_21, i11 2047" [viterbi.c:29]   --->   Operation 862 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 863 [1/1] (1.43ns)   --->   "%icmp_ln29_11 = icmp_eq  i52 %trunc_ln29_5, i52 0" [viterbi.c:29]   --->   Operation 863 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_5 = or i1 %icmp_ln29_11, i1 %icmp_ln29_10" [viterbi.c:29]   --->   Operation 864 'or' 'or_ln29_5' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%and_ln29_4 = and i1 %or_ln29_4, i1 %or_ln29_5" [viterbi.c:29]   --->   Operation 865 'and' 'and_ln29_4' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 866 [1/2] (3.02ns)   --->   "%tmp_22 = fcmp_olt  i64 %p_2, i64 %min_p_4" [viterbi.c:29]   --->   Operation 866 'dcmp' 'tmp_22' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 867 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_5 = and i1 %and_ln29_4, i1 %tmp_22" [viterbi.c:29]   --->   Operation 867 'and' 'and_ln29_5' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 868 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_6 = select i1 %and_ln29_5, i64 %p_2, i64 %min_p_4" [viterbi.c:29]   --->   Operation 868 'select' 'min_p_6' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 869 [2/2] (3.02ns)   --->   "%tmp_26 = fcmp_olt  i64 %p_3, i64 %min_p_6" [viterbi.c:29]   --->   Operation 869 'dcmp' 'tmp_26' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 870 [1/5] (5.86ns)   --->   "%p_4 = dadd i64 %add52_4, i64 %tmp_10" [viterbi.c:27]   --->   Operation 870 'dadd' 'p_4' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 871 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_4, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 871 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 872 [2/5] (5.86ns)   --->   "%p_5 = dadd i64 %add52_5, i64 %tmp_10" [viterbi.c:27]   --->   Operation 872 'dadd' 'p_5' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 873 [3/5] (5.86ns)   --->   "%p_6 = dadd i64 %add52_6, i64 %tmp_10" [viterbi.c:27]   --->   Operation 873 'dadd' 'p_6' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 874 [4/5] (5.86ns)   --->   "%p_7 = dadd i64 %add52_7, i64 %tmp_10" [viterbi.c:27]   --->   Operation 874 'dadd' 'p_7' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 875 [5/5] (5.86ns)   --->   "%p_8 = dadd i64 %add52_8, i64 %tmp_10" [viterbi.c:27]   --->   Operation 875 'dadd' 'p_8' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 876 [1/5] (5.86ns)   --->   "%add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9" [viterbi.c:26]   --->   Operation 876 'dadd' 'add52_9' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 877 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_9, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 877 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 878 [2/5] (5.86ns)   --->   "%add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10" [viterbi.c:26]   --->   Operation 878 'dadd' 'add52_s' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 879 [3/5] (5.86ns)   --->   "%add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11" [viterbi.c:26]   --->   Operation 879 'dadd' 'add52_10' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 880 [4/5] (5.86ns)   --->   "%add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12" [viterbi.c:26]   --->   Operation 880 'dadd' 'add52_11' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 881 [1/1] (0.00ns)   --->   "%bitcast_ln27_13 = bitcast i64 %trunc_ln27_13" [viterbi.c:27]   --->   Operation 881 'bitcast' 'bitcast_ln27_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 882 [5/5] (5.86ns)   --->   "%add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13" [viterbi.c:26]   --->   Operation 882 'dadd' 'add52_12' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 883 [1/2] (2.26ns)   --->   "%llike_load_15 = load i12 %llike_addr_15" [viterbi.c:26]   --->   Operation 883 'load' 'llike_load_15' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_38 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 884 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 885 [1/1] (2.37ns)   --->   "%lshr_ln26_28 = lshr i128 %llike_load_15, i128 %zext_ln26_28" [viterbi.c:26]   --->   Operation 885 'lshr' 'lshr_ln26_28' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln26_28 = trunc i128 %lshr_ln26_28" [viterbi.c:26]   --->   Operation 886 'trunc' 'trunc_ln26_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 887 [1/1] (0.00ns)   --->   "%bitcast_ln26_28 = bitcast i64 %trunc_ln26_28" [viterbi.c:26]   --->   Operation 887 'bitcast' 'bitcast_ln26_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 888 [1/2] (2.26ns)   --->   "%llike_1_load_15 = load i12 %llike_1_addr_15" [viterbi.c:26]   --->   Operation 888 'load' 'llike_1_load_15' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_38 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 889 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 890 [1/1] (2.37ns)   --->   "%lshr_ln26_29 = lshr i128 %llike_1_load_15, i128 %zext_ln26_29" [viterbi.c:26]   --->   Operation 890 'lshr' 'lshr_ln26_29' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln26_29 = trunc i128 %lshr_ln26_29" [viterbi.c:26]   --->   Operation 891 'trunc' 'trunc_ln26_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 892 [1/1] (0.00ns)   --->   "%bitcast_ln26_29 = bitcast i64 %trunc_ln26_29" [viterbi.c:26]   --->   Operation 892 'bitcast' 'bitcast_ln26_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_38 : Operation 893 [1/1] (0.84ns)   --->   "%tmp_67 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_28, i64 %bitcast_ln26_29, i2 %tmp" [viterbi.c:26]   --->   Operation 893 'mux' 'tmp_67' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 894 [2/2] (2.26ns)   --->   "%llike_load_16 = load i12 %llike_addr_16" [viterbi.c:26]   --->   Operation 894 'load' 'llike_load_16' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_38 : Operation 895 [2/2] (2.26ns)   --->   "%llike_1_load_16 = load i12 %llike_1_addr_16" [viterbi.c:26]   --->   Operation 895 'load' 'llike_1_load_16' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 39 <SV = 38> <Delay = 7.15>
ST_39 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_942 = or i12 %tmp_2, i12 17" [viterbi.c:18]   --->   Operation 896 'or' 'tmp_942' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_942_cast = zext i12 %tmp_942" [viterbi.c:18]   --->   Operation 897 'zext' 'tmp_942_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 898 [1/1] (0.00ns)   --->   "%llike_addr_17 = getelementptr i128 %llike, i64 0, i64 %tmp_942_cast" [viterbi.c:18]   --->   Operation 898 'getelementptr' 'llike_addr_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 899 [1/1] (0.00ns)   --->   "%llike_1_addr_17 = getelementptr i128 %llike_1, i64 0, i64 %tmp_942_cast" [viterbi.c:18]   --->   Operation 899 'getelementptr' 'llike_1_addr_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 900 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast i64 %p_3" [viterbi.c:29]   --->   Operation 900 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_6, i32 52, i32 62" [viterbi.c:29]   --->   Operation 901 'partselect' 'tmp_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i64 %bitcast_ln29_6" [viterbi.c:29]   --->   Operation 902 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 903 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast i64 %min_p_6" [viterbi.c:29]   --->   Operation 903 'bitcast' 'bitcast_ln29_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_7, i32 52, i32 62" [viterbi.c:29]   --->   Operation 904 'partselect' 'tmp_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 905 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i64 %bitcast_ln29_7" [viterbi.c:29]   --->   Operation 905 'trunc' 'trunc_ln29_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 906 [1/1] (0.98ns)   --->   "%icmp_ln29_12 = icmp_ne  i11 %tmp_24, i11 2047" [viterbi.c:29]   --->   Operation 906 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 907 [1/1] (1.43ns)   --->   "%icmp_ln29_13 = icmp_eq  i52 %trunc_ln29_6, i52 0" [viterbi.c:29]   --->   Operation 907 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_6 = or i1 %icmp_ln29_13, i1 %icmp_ln29_12" [viterbi.c:29]   --->   Operation 908 'or' 'or_ln29_6' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 909 [1/1] (0.98ns)   --->   "%icmp_ln29_14 = icmp_ne  i11 %tmp_25, i11 2047" [viterbi.c:29]   --->   Operation 909 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 910 [1/1] (1.43ns)   --->   "%icmp_ln29_15 = icmp_eq  i52 %trunc_ln29_7, i52 0" [viterbi.c:29]   --->   Operation 910 'icmp' 'icmp_ln29_15' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_7 = or i1 %icmp_ln29_15, i1 %icmp_ln29_14" [viterbi.c:29]   --->   Operation 911 'or' 'or_ln29_7' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%and_ln29_6 = and i1 %or_ln29_6, i1 %or_ln29_7" [viterbi.c:29]   --->   Operation 912 'and' 'and_ln29_6' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 913 [1/2] (3.02ns)   --->   "%tmp_26 = fcmp_olt  i64 %p_3, i64 %min_p_6" [viterbi.c:29]   --->   Operation 913 'dcmp' 'tmp_26' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 914 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_7 = and i1 %and_ln29_6, i1 %tmp_26" [viterbi.c:29]   --->   Operation 914 'and' 'and_ln29_7' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 915 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_8 = select i1 %and_ln29_7, i64 %p_3, i64 %min_p_6" [viterbi.c:29]   --->   Operation 915 'select' 'min_p_8' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 916 [2/2] (3.02ns)   --->   "%tmp_30 = fcmp_olt  i64 %p_4, i64 %min_p_8" [viterbi.c:29]   --->   Operation 916 'dcmp' 'tmp_30' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 917 [1/5] (5.86ns)   --->   "%p_5 = dadd i64 %add52_5, i64 %tmp_10" [viterbi.c:27]   --->   Operation 917 'dadd' 'p_5' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 918 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_5, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 918 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 919 [2/5] (5.86ns)   --->   "%p_6 = dadd i64 %add52_6, i64 %tmp_10" [viterbi.c:27]   --->   Operation 919 'dadd' 'p_6' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 920 [3/5] (5.86ns)   --->   "%p_7 = dadd i64 %add52_7, i64 %tmp_10" [viterbi.c:27]   --->   Operation 920 'dadd' 'p_7' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 921 [4/5] (5.86ns)   --->   "%p_8 = dadd i64 %add52_8, i64 %tmp_10" [viterbi.c:27]   --->   Operation 921 'dadd' 'p_8' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 922 [5/5] (5.86ns)   --->   "%p_9 = dadd i64 %add52_9, i64 %tmp_10" [viterbi.c:27]   --->   Operation 922 'dadd' 'p_9' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 923 [1/5] (5.86ns)   --->   "%add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10" [viterbi.c:26]   --->   Operation 923 'dadd' 'add52_s' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 924 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_s, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 924 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 925 [2/5] (5.86ns)   --->   "%add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11" [viterbi.c:26]   --->   Operation 925 'dadd' 'add52_10' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 926 [3/5] (5.86ns)   --->   "%add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12" [viterbi.c:26]   --->   Operation 926 'dadd' 'add52_11' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 927 [4/5] (5.86ns)   --->   "%add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13" [viterbi.c:26]   --->   Operation 927 'dadd' 'add52_12' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 928 [1/1] (0.00ns)   --->   "%bitcast_ln27_14 = bitcast i64 %trunc_ln27_14" [viterbi.c:27]   --->   Operation 928 'bitcast' 'bitcast_ln27_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 929 [5/5] (5.86ns)   --->   "%add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14" [viterbi.c:26]   --->   Operation 929 'dadd' 'add52_13' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 930 [1/2] (2.26ns)   --->   "%llike_load_16 = load i12 %llike_addr_16" [viterbi.c:26]   --->   Operation 930 'load' 'llike_load_16' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_39 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 931 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 932 [1/1] (2.37ns)   --->   "%lshr_ln26_30 = lshr i128 %llike_load_16, i128 %zext_ln26_30" [viterbi.c:26]   --->   Operation 932 'lshr' 'lshr_ln26_30' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln26_30 = trunc i128 %lshr_ln26_30" [viterbi.c:26]   --->   Operation 933 'trunc' 'trunc_ln26_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 934 [1/1] (0.00ns)   --->   "%bitcast_ln26_30 = bitcast i64 %trunc_ln26_30" [viterbi.c:26]   --->   Operation 934 'bitcast' 'bitcast_ln26_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 935 [1/2] (2.26ns)   --->   "%llike_1_load_16 = load i12 %llike_1_addr_16" [viterbi.c:26]   --->   Operation 935 'load' 'llike_1_load_16' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_39 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 936 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 937 [1/1] (2.37ns)   --->   "%lshr_ln26_31 = lshr i128 %llike_1_load_16, i128 %zext_ln26_31" [viterbi.c:26]   --->   Operation 937 'lshr' 'lshr_ln26_31' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln26_31 = trunc i128 %lshr_ln26_31" [viterbi.c:26]   --->   Operation 938 'trunc' 'trunc_ln26_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 939 [1/1] (0.00ns)   --->   "%bitcast_ln26_31 = bitcast i64 %trunc_ln26_31" [viterbi.c:26]   --->   Operation 939 'bitcast' 'bitcast_ln26_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_39 : Operation 940 [1/1] (0.84ns)   --->   "%tmp_71 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_30, i64 %bitcast_ln26_31, i2 %tmp" [viterbi.c:26]   --->   Operation 940 'mux' 'tmp_71' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 941 [2/2] (2.26ns)   --->   "%llike_load_17 = load i12 %llike_addr_17" [viterbi.c:26]   --->   Operation 941 'load' 'llike_load_17' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_39 : Operation 942 [2/2] (2.26ns)   --->   "%llike_1_load_17 = load i12 %llike_1_addr_17" [viterbi.c:26]   --->   Operation 942 'load' 'llike_1_load_17' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 40 <SV = 39> <Delay = 7.15>
ST_40 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_943 = or i12 %tmp_2, i12 18" [viterbi.c:18]   --->   Operation 943 'or' 'tmp_943' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_943_cast = zext i12 %tmp_943" [viterbi.c:18]   --->   Operation 944 'zext' 'tmp_943_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 945 [1/1] (0.00ns)   --->   "%llike_addr_18 = getelementptr i128 %llike, i64 0, i64 %tmp_943_cast" [viterbi.c:18]   --->   Operation 945 'getelementptr' 'llike_addr_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 946 [1/1] (0.00ns)   --->   "%llike_1_addr_18 = getelementptr i128 %llike_1, i64 0, i64 %tmp_943_cast" [viterbi.c:18]   --->   Operation 946 'getelementptr' 'llike_1_addr_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 947 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast i64 %p_4" [viterbi.c:29]   --->   Operation 947 'bitcast' 'bitcast_ln29_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_8, i32 52, i32 62" [viterbi.c:29]   --->   Operation 948 'partselect' 'tmp_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i64 %bitcast_ln29_8" [viterbi.c:29]   --->   Operation 949 'trunc' 'trunc_ln29_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 950 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast i64 %min_p_8" [viterbi.c:29]   --->   Operation 950 'bitcast' 'bitcast_ln29_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_9, i32 52, i32 62" [viterbi.c:29]   --->   Operation 951 'partselect' 'tmp_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i64 %bitcast_ln29_9" [viterbi.c:29]   --->   Operation 952 'trunc' 'trunc_ln29_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 953 [1/1] (0.98ns)   --->   "%icmp_ln29_16 = icmp_ne  i11 %tmp_28, i11 2047" [viterbi.c:29]   --->   Operation 953 'icmp' 'icmp_ln29_16' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 954 [1/1] (1.43ns)   --->   "%icmp_ln29_17 = icmp_eq  i52 %trunc_ln29_8, i52 0" [viterbi.c:29]   --->   Operation 954 'icmp' 'icmp_ln29_17' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_8 = or i1 %icmp_ln29_17, i1 %icmp_ln29_16" [viterbi.c:29]   --->   Operation 955 'or' 'or_ln29_8' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 956 [1/1] (0.98ns)   --->   "%icmp_ln29_18 = icmp_ne  i11 %tmp_29, i11 2047" [viterbi.c:29]   --->   Operation 956 'icmp' 'icmp_ln29_18' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 957 [1/1] (1.43ns)   --->   "%icmp_ln29_19 = icmp_eq  i52 %trunc_ln29_9, i52 0" [viterbi.c:29]   --->   Operation 957 'icmp' 'icmp_ln29_19' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_9 = or i1 %icmp_ln29_19, i1 %icmp_ln29_18" [viterbi.c:29]   --->   Operation 958 'or' 'or_ln29_9' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%and_ln29_8 = and i1 %or_ln29_8, i1 %or_ln29_9" [viterbi.c:29]   --->   Operation 959 'and' 'and_ln29_8' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 960 [1/2] (3.02ns)   --->   "%tmp_30 = fcmp_olt  i64 %p_4, i64 %min_p_8" [viterbi.c:29]   --->   Operation 960 'dcmp' 'tmp_30' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 961 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_9 = and i1 %and_ln29_8, i1 %tmp_30" [viterbi.c:29]   --->   Operation 961 'and' 'and_ln29_9' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 962 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_10 = select i1 %and_ln29_9, i64 %p_4, i64 %min_p_8" [viterbi.c:29]   --->   Operation 962 'select' 'min_p_10' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 963 [2/2] (3.02ns)   --->   "%tmp_34 = fcmp_olt  i64 %p_5, i64 %min_p_10" [viterbi.c:29]   --->   Operation 963 'dcmp' 'tmp_34' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 964 [1/5] (5.86ns)   --->   "%p_6 = dadd i64 %add52_6, i64 %tmp_10" [viterbi.c:27]   --->   Operation 964 'dadd' 'p_6' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 965 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_6, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 965 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 966 [2/5] (5.86ns)   --->   "%p_7 = dadd i64 %add52_7, i64 %tmp_10" [viterbi.c:27]   --->   Operation 966 'dadd' 'p_7' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 967 [3/5] (5.86ns)   --->   "%p_8 = dadd i64 %add52_8, i64 %tmp_10" [viterbi.c:27]   --->   Operation 967 'dadd' 'p_8' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 968 [4/5] (5.86ns)   --->   "%p_9 = dadd i64 %add52_9, i64 %tmp_10" [viterbi.c:27]   --->   Operation 968 'dadd' 'p_9' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 969 [5/5] (5.86ns)   --->   "%p_10 = dadd i64 %add52_s, i64 %tmp_10" [viterbi.c:27]   --->   Operation 969 'dadd' 'p_10' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 970 [1/5] (5.86ns)   --->   "%add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11" [viterbi.c:26]   --->   Operation 970 'dadd' 'add52_10' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 971 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_10, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 971 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 972 [2/5] (5.86ns)   --->   "%add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12" [viterbi.c:26]   --->   Operation 972 'dadd' 'add52_11' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 973 [3/5] (5.86ns)   --->   "%add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13" [viterbi.c:26]   --->   Operation 973 'dadd' 'add52_12' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 974 [4/5] (5.86ns)   --->   "%add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14" [viterbi.c:26]   --->   Operation 974 'dadd' 'add52_13' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 975 [1/1] (0.00ns)   --->   "%bitcast_ln27_15 = bitcast i64 %tmp_72" [viterbi.c:27]   --->   Operation 975 'bitcast' 'bitcast_ln27_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 976 [5/5] (5.86ns)   --->   "%add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15" [viterbi.c:26]   --->   Operation 976 'dadd' 'add52_14' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 977 [1/2] (2.26ns)   --->   "%llike_load_17 = load i12 %llike_addr_17" [viterbi.c:26]   --->   Operation 977 'load' 'llike_load_17' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_40 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 978 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 979 [1/1] (2.37ns)   --->   "%lshr_ln26_32 = lshr i128 %llike_load_17, i128 %zext_ln26_32" [viterbi.c:26]   --->   Operation 979 'lshr' 'lshr_ln26_32' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln26_32 = trunc i128 %lshr_ln26_32" [viterbi.c:26]   --->   Operation 980 'trunc' 'trunc_ln26_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 981 [1/1] (0.00ns)   --->   "%bitcast_ln26_32 = bitcast i64 %trunc_ln26_32" [viterbi.c:26]   --->   Operation 981 'bitcast' 'bitcast_ln26_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 982 [1/2] (2.26ns)   --->   "%llike_1_load_17 = load i12 %llike_1_addr_17" [viterbi.c:26]   --->   Operation 982 'load' 'llike_1_load_17' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_40 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 983 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 984 [1/1] (2.37ns)   --->   "%lshr_ln26_33 = lshr i128 %llike_1_load_17, i128 %zext_ln26_33" [viterbi.c:26]   --->   Operation 984 'lshr' 'lshr_ln26_33' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln26_33 = trunc i128 %lshr_ln26_33" [viterbi.c:26]   --->   Operation 985 'trunc' 'trunc_ln26_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 986 [1/1] (0.00ns)   --->   "%bitcast_ln26_33 = bitcast i64 %trunc_ln26_33" [viterbi.c:26]   --->   Operation 986 'bitcast' 'bitcast_ln26_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_40 : Operation 987 [1/1] (0.84ns)   --->   "%tmp_76 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_32, i64 %bitcast_ln26_33, i2 %tmp" [viterbi.c:26]   --->   Operation 987 'mux' 'tmp_76' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 988 [2/2] (2.26ns)   --->   "%llike_load_18 = load i12 %llike_addr_18" [viterbi.c:26]   --->   Operation 988 'load' 'llike_load_18' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_40 : Operation 989 [2/2] (2.26ns)   --->   "%llike_1_load_18 = load i12 %llike_1_addr_18" [viterbi.c:26]   --->   Operation 989 'load' 'llike_1_load_18' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 41 <SV = 40> <Delay = 7.15>
ST_41 : Operation 990 [1/1] (0.00ns)   --->   "%tmp_944 = or i12 %tmp_2, i12 19" [viterbi.c:18]   --->   Operation 990 'or' 'tmp_944' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_944_cast = zext i12 %tmp_944" [viterbi.c:18]   --->   Operation 991 'zext' 'tmp_944_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 992 [1/1] (0.00ns)   --->   "%llike_addr_19 = getelementptr i128 %llike, i64 0, i64 %tmp_944_cast" [viterbi.c:18]   --->   Operation 992 'getelementptr' 'llike_addr_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 993 [1/1] (0.00ns)   --->   "%llike_1_addr_19 = getelementptr i128 %llike_1, i64 0, i64 %tmp_944_cast" [viterbi.c:18]   --->   Operation 993 'getelementptr' 'llike_1_addr_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 994 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast i64 %p_5" [viterbi.c:29]   --->   Operation 994 'bitcast' 'bitcast_ln29_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_10, i32 52, i32 62" [viterbi.c:29]   --->   Operation 995 'partselect' 'tmp_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i64 %bitcast_ln29_10" [viterbi.c:29]   --->   Operation 996 'trunc' 'trunc_ln29_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 997 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast i64 %min_p_10" [viterbi.c:29]   --->   Operation 997 'bitcast' 'bitcast_ln29_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_11, i32 52, i32 62" [viterbi.c:29]   --->   Operation 998 'partselect' 'tmp_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i64 %bitcast_ln29_11" [viterbi.c:29]   --->   Operation 999 'trunc' 'trunc_ln29_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 1000 [1/1] (0.98ns)   --->   "%icmp_ln29_20 = icmp_ne  i11 %tmp_32, i11 2047" [viterbi.c:29]   --->   Operation 1000 'icmp' 'icmp_ln29_20' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1001 [1/1] (1.43ns)   --->   "%icmp_ln29_21 = icmp_eq  i52 %trunc_ln29_10, i52 0" [viterbi.c:29]   --->   Operation 1001 'icmp' 'icmp_ln29_21' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_10 = or i1 %icmp_ln29_21, i1 %icmp_ln29_20" [viterbi.c:29]   --->   Operation 1002 'or' 'or_ln29_10' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1003 [1/1] (0.98ns)   --->   "%icmp_ln29_22 = icmp_ne  i11 %tmp_33, i11 2047" [viterbi.c:29]   --->   Operation 1003 'icmp' 'icmp_ln29_22' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1004 [1/1] (1.43ns)   --->   "%icmp_ln29_23 = icmp_eq  i52 %trunc_ln29_11, i52 0" [viterbi.c:29]   --->   Operation 1004 'icmp' 'icmp_ln29_23' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_11 = or i1 %icmp_ln29_23, i1 %icmp_ln29_22" [viterbi.c:29]   --->   Operation 1005 'or' 'or_ln29_11' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%and_ln29_10 = and i1 %or_ln29_10, i1 %or_ln29_11" [viterbi.c:29]   --->   Operation 1006 'and' 'and_ln29_10' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1007 [1/2] (3.02ns)   --->   "%tmp_34 = fcmp_olt  i64 %p_5, i64 %min_p_10" [viterbi.c:29]   --->   Operation 1007 'dcmp' 'tmp_34' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1008 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_11 = and i1 %and_ln29_10, i1 %tmp_34" [viterbi.c:29]   --->   Operation 1008 'and' 'and_ln29_11' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1009 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_12 = select i1 %and_ln29_11, i64 %p_5, i64 %min_p_10" [viterbi.c:29]   --->   Operation 1009 'select' 'min_p_12' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1010 [2/2] (3.02ns)   --->   "%tmp_38 = fcmp_olt  i64 %p_6, i64 %min_p_12" [viterbi.c:29]   --->   Operation 1010 'dcmp' 'tmp_38' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1011 [1/5] (5.86ns)   --->   "%p_7 = dadd i64 %add52_7, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1011 'dadd' 'p_7' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1012 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_7, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1012 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 1013 [2/5] (5.86ns)   --->   "%p_8 = dadd i64 %add52_8, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1013 'dadd' 'p_8' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1014 [3/5] (5.86ns)   --->   "%p_9 = dadd i64 %add52_9, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1014 'dadd' 'p_9' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1015 [4/5] (5.86ns)   --->   "%p_10 = dadd i64 %add52_s, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1015 'dadd' 'p_10' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1016 [5/5] (5.86ns)   --->   "%p_11 = dadd i64 %add52_10, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1016 'dadd' 'p_11' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1017 [1/5] (5.86ns)   --->   "%add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12" [viterbi.c:26]   --->   Operation 1017 'dadd' 'add52_11' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1018 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_11, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1018 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 1019 [2/5] (5.86ns)   --->   "%add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13" [viterbi.c:26]   --->   Operation 1019 'dadd' 'add52_12' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1020 [3/5] (5.86ns)   --->   "%add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14" [viterbi.c:26]   --->   Operation 1020 'dadd' 'add52_13' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1021 [4/5] (5.86ns)   --->   "%add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15" [viterbi.c:26]   --->   Operation 1021 'dadd' 'add52_14' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1022 [1/1] (0.00ns)   --->   "%bitcast_ln27_16 = bitcast i64 %tmp_77" [viterbi.c:27]   --->   Operation 1022 'bitcast' 'bitcast_ln27_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 1023 [5/5] (5.86ns)   --->   "%add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16" [viterbi.c:26]   --->   Operation 1023 'dadd' 'add52_15' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1024 [1/2] (2.26ns)   --->   "%llike_load_18 = load i12 %llike_addr_18" [viterbi.c:26]   --->   Operation 1024 'load' 'llike_load_18' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_41 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1025 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 1026 [1/1] (2.37ns)   --->   "%lshr_ln26_34 = lshr i128 %llike_load_18, i128 %zext_ln26_34" [viterbi.c:26]   --->   Operation 1026 'lshr' 'lshr_ln26_34' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln26_34 = trunc i128 %lshr_ln26_34" [viterbi.c:26]   --->   Operation 1027 'trunc' 'trunc_ln26_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 1028 [1/1] (0.00ns)   --->   "%bitcast_ln26_34 = bitcast i64 %trunc_ln26_34" [viterbi.c:26]   --->   Operation 1028 'bitcast' 'bitcast_ln26_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 1029 [1/2] (2.26ns)   --->   "%llike_1_load_18 = load i12 %llike_1_addr_18" [viterbi.c:26]   --->   Operation 1029 'load' 'llike_1_load_18' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_41 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1030 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 1031 [1/1] (2.37ns)   --->   "%lshr_ln26_35 = lshr i128 %llike_1_load_18, i128 %zext_ln26_35" [viterbi.c:26]   --->   Operation 1031 'lshr' 'lshr_ln26_35' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln26_35 = trunc i128 %lshr_ln26_35" [viterbi.c:26]   --->   Operation 1032 'trunc' 'trunc_ln26_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 1033 [1/1] (0.00ns)   --->   "%bitcast_ln26_35 = bitcast i64 %trunc_ln26_35" [viterbi.c:26]   --->   Operation 1033 'bitcast' 'bitcast_ln26_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 1034 [1/1] (0.84ns)   --->   "%tmp_81 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_34, i64 %bitcast_ln26_35, i2 %tmp" [viterbi.c:26]   --->   Operation 1034 'mux' 'tmp_81' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1035 [2/2] (2.26ns)   --->   "%llike_load_19 = load i12 %llike_addr_19" [viterbi.c:26]   --->   Operation 1035 'load' 'llike_load_19' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_41 : Operation 1036 [2/2] (2.26ns)   --->   "%llike_1_load_19 = load i12 %llike_1_addr_19" [viterbi.c:26]   --->   Operation 1036 'load' 'llike_1_load_19' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 42 <SV = 41> <Delay = 7.15>
ST_42 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_945 = or i12 %tmp_2, i12 20" [viterbi.c:18]   --->   Operation 1037 'or' 'tmp_945' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_945_cast = zext i12 %tmp_945" [viterbi.c:18]   --->   Operation 1038 'zext' 'tmp_945_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1039 [1/1] (0.00ns)   --->   "%llike_addr_20 = getelementptr i128 %llike, i64 0, i64 %tmp_945_cast" [viterbi.c:18]   --->   Operation 1039 'getelementptr' 'llike_addr_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1040 [1/1] (0.00ns)   --->   "%llike_1_addr_20 = getelementptr i128 %llike_1, i64 0, i64 %tmp_945_cast" [viterbi.c:18]   --->   Operation 1040 'getelementptr' 'llike_1_addr_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1041 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast i64 %p_6" [viterbi.c:29]   --->   Operation 1041 'bitcast' 'bitcast_ln29_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_12, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1042 'partselect' 'tmp_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln29_12 = trunc i64 %bitcast_ln29_12" [viterbi.c:29]   --->   Operation 1043 'trunc' 'trunc_ln29_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1044 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast i64 %min_p_12" [viterbi.c:29]   --->   Operation 1044 'bitcast' 'bitcast_ln29_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_13, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1045 'partselect' 'tmp_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i64 %bitcast_ln29_13" [viterbi.c:29]   --->   Operation 1046 'trunc' 'trunc_ln29_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1047 [1/1] (0.98ns)   --->   "%icmp_ln29_24 = icmp_ne  i11 %tmp_36, i11 2047" [viterbi.c:29]   --->   Operation 1047 'icmp' 'icmp_ln29_24' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1048 [1/1] (1.43ns)   --->   "%icmp_ln29_25 = icmp_eq  i52 %trunc_ln29_12, i52 0" [viterbi.c:29]   --->   Operation 1048 'icmp' 'icmp_ln29_25' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_12 = or i1 %icmp_ln29_25, i1 %icmp_ln29_24" [viterbi.c:29]   --->   Operation 1049 'or' 'or_ln29_12' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1050 [1/1] (0.98ns)   --->   "%icmp_ln29_26 = icmp_ne  i11 %tmp_37, i11 2047" [viterbi.c:29]   --->   Operation 1050 'icmp' 'icmp_ln29_26' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1051 [1/1] (1.43ns)   --->   "%icmp_ln29_27 = icmp_eq  i52 %trunc_ln29_13, i52 0" [viterbi.c:29]   --->   Operation 1051 'icmp' 'icmp_ln29_27' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_13 = or i1 %icmp_ln29_27, i1 %icmp_ln29_26" [viterbi.c:29]   --->   Operation 1052 'or' 'or_ln29_13' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%and_ln29_12 = and i1 %or_ln29_12, i1 %or_ln29_13" [viterbi.c:29]   --->   Operation 1053 'and' 'and_ln29_12' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1054 [1/2] (3.02ns)   --->   "%tmp_38 = fcmp_olt  i64 %p_6, i64 %min_p_12" [viterbi.c:29]   --->   Operation 1054 'dcmp' 'tmp_38' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1055 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_13 = and i1 %and_ln29_12, i1 %tmp_38" [viterbi.c:29]   --->   Operation 1055 'and' 'and_ln29_13' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1056 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_14 = select i1 %and_ln29_13, i64 %p_6, i64 %min_p_12" [viterbi.c:29]   --->   Operation 1056 'select' 'min_p_14' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1057 [2/2] (3.02ns)   --->   "%tmp_42 = fcmp_olt  i64 %p_7, i64 %min_p_14" [viterbi.c:29]   --->   Operation 1057 'dcmp' 'tmp_42' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1058 [1/5] (5.86ns)   --->   "%p_8 = dadd i64 %add52_8, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1058 'dadd' 'p_8' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1059 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_8, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1059 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1060 [2/5] (5.86ns)   --->   "%p_9 = dadd i64 %add52_9, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1060 'dadd' 'p_9' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1061 [3/5] (5.86ns)   --->   "%p_10 = dadd i64 %add52_s, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1061 'dadd' 'p_10' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1062 [4/5] (5.86ns)   --->   "%p_11 = dadd i64 %add52_10, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1062 'dadd' 'p_11' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1063 [5/5] (5.86ns)   --->   "%p_12 = dadd i64 %add52_11, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1063 'dadd' 'p_12' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1064 [1/5] (5.86ns)   --->   "%add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13" [viterbi.c:26]   --->   Operation 1064 'dadd' 'add52_12' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1065 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_12, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1065 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1066 [2/5] (5.86ns)   --->   "%add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14" [viterbi.c:26]   --->   Operation 1066 'dadd' 'add52_13' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1067 [3/5] (5.86ns)   --->   "%add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15" [viterbi.c:26]   --->   Operation 1067 'dadd' 'add52_14' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1068 [4/5] (5.86ns)   --->   "%add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16" [viterbi.c:26]   --->   Operation 1068 'dadd' 'add52_15' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1069 [1/1] (0.00ns)   --->   "%bitcast_ln27_17 = bitcast i64 %tmp_82" [viterbi.c:27]   --->   Operation 1069 'bitcast' 'bitcast_ln27_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1070 [5/5] (5.86ns)   --->   "%add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17" [viterbi.c:26]   --->   Operation 1070 'dadd' 'add52_16' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1071 [1/2] (2.26ns)   --->   "%llike_load_19 = load i12 %llike_addr_19" [viterbi.c:26]   --->   Operation 1071 'load' 'llike_load_19' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_42 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1072 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1073 [1/1] (2.37ns)   --->   "%lshr_ln26_36 = lshr i128 %llike_load_19, i128 %zext_ln26_36" [viterbi.c:26]   --->   Operation 1073 'lshr' 'lshr_ln26_36' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln26_36 = trunc i128 %lshr_ln26_36" [viterbi.c:26]   --->   Operation 1074 'trunc' 'trunc_ln26_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1075 [1/1] (0.00ns)   --->   "%bitcast_ln26_36 = bitcast i64 %trunc_ln26_36" [viterbi.c:26]   --->   Operation 1075 'bitcast' 'bitcast_ln26_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1076 [1/2] (2.26ns)   --->   "%llike_1_load_19 = load i12 %llike_1_addr_19" [viterbi.c:26]   --->   Operation 1076 'load' 'llike_1_load_19' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_42 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1077 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1078 [1/1] (2.37ns)   --->   "%lshr_ln26_37 = lshr i128 %llike_1_load_19, i128 %zext_ln26_37" [viterbi.c:26]   --->   Operation 1078 'lshr' 'lshr_ln26_37' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln26_37 = trunc i128 %lshr_ln26_37" [viterbi.c:26]   --->   Operation 1079 'trunc' 'trunc_ln26_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1080 [1/1] (0.00ns)   --->   "%bitcast_ln26_37 = bitcast i64 %trunc_ln26_37" [viterbi.c:26]   --->   Operation 1080 'bitcast' 'bitcast_ln26_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_42 : Operation 1081 [1/1] (0.84ns)   --->   "%tmp_86 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_36, i64 %bitcast_ln26_37, i2 %tmp" [viterbi.c:26]   --->   Operation 1081 'mux' 'tmp_86' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1082 [2/2] (2.26ns)   --->   "%llike_load_20 = load i12 %llike_addr_20" [viterbi.c:26]   --->   Operation 1082 'load' 'llike_load_20' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_42 : Operation 1083 [2/2] (2.26ns)   --->   "%llike_1_load_20 = load i12 %llike_1_addr_20" [viterbi.c:26]   --->   Operation 1083 'load' 'llike_1_load_20' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 43 <SV = 42> <Delay = 7.15>
ST_43 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_946 = or i12 %tmp_2, i12 21" [viterbi.c:18]   --->   Operation 1084 'or' 'tmp_946' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1085 [1/1] (0.00ns)   --->   "%tmp_946_cast = zext i12 %tmp_946" [viterbi.c:18]   --->   Operation 1085 'zext' 'tmp_946_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1086 [1/1] (0.00ns)   --->   "%llike_addr_21 = getelementptr i128 %llike, i64 0, i64 %tmp_946_cast" [viterbi.c:18]   --->   Operation 1086 'getelementptr' 'llike_addr_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1087 [1/1] (0.00ns)   --->   "%llike_1_addr_21 = getelementptr i128 %llike_1, i64 0, i64 %tmp_946_cast" [viterbi.c:18]   --->   Operation 1087 'getelementptr' 'llike_1_addr_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1088 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast i64 %p_7" [viterbi.c:29]   --->   Operation 1088 'bitcast' 'bitcast_ln29_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_14, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1089 'partselect' 'tmp_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1090 [1/1] (0.00ns)   --->   "%trunc_ln29_14 = trunc i64 %bitcast_ln29_14" [viterbi.c:29]   --->   Operation 1090 'trunc' 'trunc_ln29_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1091 [1/1] (0.00ns)   --->   "%bitcast_ln29_15 = bitcast i64 %min_p_14" [viterbi.c:29]   --->   Operation 1091 'bitcast' 'bitcast_ln29_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_15, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1092 'partselect' 'tmp_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln29_15 = trunc i64 %bitcast_ln29_15" [viterbi.c:29]   --->   Operation 1093 'trunc' 'trunc_ln29_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1094 [1/1] (0.98ns)   --->   "%icmp_ln29_28 = icmp_ne  i11 %tmp_40, i11 2047" [viterbi.c:29]   --->   Operation 1094 'icmp' 'icmp_ln29_28' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1095 [1/1] (1.43ns)   --->   "%icmp_ln29_29 = icmp_eq  i52 %trunc_ln29_14, i52 0" [viterbi.c:29]   --->   Operation 1095 'icmp' 'icmp_ln29_29' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%or_ln29_14 = or i1 %icmp_ln29_29, i1 %icmp_ln29_28" [viterbi.c:29]   --->   Operation 1096 'or' 'or_ln29_14' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1097 [1/1] (0.98ns)   --->   "%icmp_ln29_30 = icmp_ne  i11 %tmp_41, i11 2047" [viterbi.c:29]   --->   Operation 1097 'icmp' 'icmp_ln29_30' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1098 [1/1] (1.43ns)   --->   "%icmp_ln29_31 = icmp_eq  i52 %trunc_ln29_15, i52 0" [viterbi.c:29]   --->   Operation 1098 'icmp' 'icmp_ln29_31' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%or_ln29_15 = or i1 %icmp_ln29_31, i1 %icmp_ln29_30" [viterbi.c:29]   --->   Operation 1099 'or' 'or_ln29_15' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%and_ln29_14 = and i1 %or_ln29_14, i1 %or_ln29_15" [viterbi.c:29]   --->   Operation 1100 'and' 'and_ln29_14' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1101 [1/2] (3.02ns)   --->   "%tmp_42 = fcmp_olt  i64 %p_7, i64 %min_p_14" [viterbi.c:29]   --->   Operation 1101 'dcmp' 'tmp_42' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1102 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_15 = and i1 %and_ln29_14, i1 %tmp_42" [viterbi.c:29]   --->   Operation 1102 'and' 'and_ln29_15' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1103 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_16 = select i1 %and_ln29_15, i64 %p_7, i64 %min_p_14" [viterbi.c:29]   --->   Operation 1103 'select' 'min_p_16' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1104 [2/2] (3.02ns)   --->   "%tmp_46 = fcmp_olt  i64 %p_8, i64 %min_p_16" [viterbi.c:29]   --->   Operation 1104 'dcmp' 'tmp_46' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1105 [1/5] (5.86ns)   --->   "%p_9 = dadd i64 %add52_9, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1105 'dadd' 'p_9' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1106 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_9, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1106 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1107 [2/5] (5.86ns)   --->   "%p_10 = dadd i64 %add52_s, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1107 'dadd' 'p_10' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1108 [3/5] (5.86ns)   --->   "%p_11 = dadd i64 %add52_10, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1108 'dadd' 'p_11' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1109 [4/5] (5.86ns)   --->   "%p_12 = dadd i64 %add52_11, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1109 'dadd' 'p_12' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1110 [5/5] (5.86ns)   --->   "%p_13 = dadd i64 %add52_12, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1110 'dadd' 'p_13' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1111 [1/5] (5.86ns)   --->   "%add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14" [viterbi.c:26]   --->   Operation 1111 'dadd' 'add52_13' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1112 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_13, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1112 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1113 [2/5] (5.86ns)   --->   "%add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15" [viterbi.c:26]   --->   Operation 1113 'dadd' 'add52_14' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1114 [3/5] (5.86ns)   --->   "%add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16" [viterbi.c:26]   --->   Operation 1114 'dadd' 'add52_15' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1115 [4/5] (5.86ns)   --->   "%add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17" [viterbi.c:26]   --->   Operation 1115 'dadd' 'add52_16' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1116 [1/1] (0.00ns)   --->   "%bitcast_ln27_18 = bitcast i64 %tmp_87" [viterbi.c:27]   --->   Operation 1116 'bitcast' 'bitcast_ln27_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1117 [5/5] (5.86ns)   --->   "%add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18" [viterbi.c:26]   --->   Operation 1117 'dadd' 'add52_17' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1118 [1/2] (2.26ns)   --->   "%llike_load_20 = load i12 %llike_addr_20" [viterbi.c:26]   --->   Operation 1118 'load' 'llike_load_20' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_43 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1119 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1120 [1/1] (2.37ns)   --->   "%lshr_ln26_38 = lshr i128 %llike_load_20, i128 %zext_ln26_38" [viterbi.c:26]   --->   Operation 1120 'lshr' 'lshr_ln26_38' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln26_38 = trunc i128 %lshr_ln26_38" [viterbi.c:26]   --->   Operation 1121 'trunc' 'trunc_ln26_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1122 [1/1] (0.00ns)   --->   "%bitcast_ln26_38 = bitcast i64 %trunc_ln26_38" [viterbi.c:26]   --->   Operation 1122 'bitcast' 'bitcast_ln26_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1123 [1/2] (2.26ns)   --->   "%llike_1_load_20 = load i12 %llike_1_addr_20" [viterbi.c:26]   --->   Operation 1123 'load' 'llike_1_load_20' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_43 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1124 'zext' 'zext_ln26_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1125 [1/1] (2.37ns)   --->   "%lshr_ln26_39 = lshr i128 %llike_1_load_20, i128 %zext_ln26_39" [viterbi.c:26]   --->   Operation 1125 'lshr' 'lshr_ln26_39' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln26_39 = trunc i128 %lshr_ln26_39" [viterbi.c:26]   --->   Operation 1126 'trunc' 'trunc_ln26_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1127 [1/1] (0.00ns)   --->   "%bitcast_ln26_39 = bitcast i64 %trunc_ln26_39" [viterbi.c:26]   --->   Operation 1127 'bitcast' 'bitcast_ln26_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_43 : Operation 1128 [1/1] (0.84ns)   --->   "%tmp_91 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_38, i64 %bitcast_ln26_39, i2 %tmp" [viterbi.c:26]   --->   Operation 1128 'mux' 'tmp_91' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1129 [2/2] (2.26ns)   --->   "%llike_load_21 = load i12 %llike_addr_21" [viterbi.c:26]   --->   Operation 1129 'load' 'llike_load_21' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_43 : Operation 1130 [2/2] (2.26ns)   --->   "%llike_1_load_21 = load i12 %llike_1_addr_21" [viterbi.c:26]   --->   Operation 1130 'load' 'llike_1_load_21' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 44 <SV = 43> <Delay = 7.15>
ST_44 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_947 = or i12 %tmp_2, i12 22" [viterbi.c:18]   --->   Operation 1131 'or' 'tmp_947' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_947_cast = zext i12 %tmp_947" [viterbi.c:18]   --->   Operation 1132 'zext' 'tmp_947_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1133 [1/1] (0.00ns)   --->   "%llike_addr_22 = getelementptr i128 %llike, i64 0, i64 %tmp_947_cast" [viterbi.c:18]   --->   Operation 1133 'getelementptr' 'llike_addr_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1134 [1/1] (0.00ns)   --->   "%llike_1_addr_22 = getelementptr i128 %llike_1, i64 0, i64 %tmp_947_cast" [viterbi.c:18]   --->   Operation 1134 'getelementptr' 'llike_1_addr_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1135 [1/1] (0.00ns)   --->   "%bitcast_ln29_16 = bitcast i64 %p_8" [viterbi.c:29]   --->   Operation 1135 'bitcast' 'bitcast_ln29_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_16, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1136 'partselect' 'tmp_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln29_16 = trunc i64 %bitcast_ln29_16" [viterbi.c:29]   --->   Operation 1137 'trunc' 'trunc_ln29_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1138 [1/1] (0.00ns)   --->   "%bitcast_ln29_17 = bitcast i64 %min_p_16" [viterbi.c:29]   --->   Operation 1138 'bitcast' 'bitcast_ln29_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_17, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1139 'partselect' 'tmp_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln29_17 = trunc i64 %bitcast_ln29_17" [viterbi.c:29]   --->   Operation 1140 'trunc' 'trunc_ln29_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1141 [1/1] (0.98ns)   --->   "%icmp_ln29_32 = icmp_ne  i11 %tmp_44, i11 2047" [viterbi.c:29]   --->   Operation 1141 'icmp' 'icmp_ln29_32' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1142 [1/1] (1.43ns)   --->   "%icmp_ln29_33 = icmp_eq  i52 %trunc_ln29_16, i52 0" [viterbi.c:29]   --->   Operation 1142 'icmp' 'icmp_ln29_33' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%or_ln29_16 = or i1 %icmp_ln29_33, i1 %icmp_ln29_32" [viterbi.c:29]   --->   Operation 1143 'or' 'or_ln29_16' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1144 [1/1] (0.98ns)   --->   "%icmp_ln29_34 = icmp_ne  i11 %tmp_45, i11 2047" [viterbi.c:29]   --->   Operation 1144 'icmp' 'icmp_ln29_34' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1145 [1/1] (1.43ns)   --->   "%icmp_ln29_35 = icmp_eq  i52 %trunc_ln29_17, i52 0" [viterbi.c:29]   --->   Operation 1145 'icmp' 'icmp_ln29_35' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%or_ln29_17 = or i1 %icmp_ln29_35, i1 %icmp_ln29_34" [viterbi.c:29]   --->   Operation 1146 'or' 'or_ln29_17' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%and_ln29_16 = and i1 %or_ln29_16, i1 %or_ln29_17" [viterbi.c:29]   --->   Operation 1147 'and' 'and_ln29_16' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1148 [1/2] (3.02ns)   --->   "%tmp_46 = fcmp_olt  i64 %p_8, i64 %min_p_16" [viterbi.c:29]   --->   Operation 1148 'dcmp' 'tmp_46' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1149 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_17 = and i1 %and_ln29_16, i1 %tmp_46" [viterbi.c:29]   --->   Operation 1149 'and' 'and_ln29_17' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1150 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_18 = select i1 %and_ln29_17, i64 %p_8, i64 %min_p_16" [viterbi.c:29]   --->   Operation 1150 'select' 'min_p_18' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1151 [2/2] (3.02ns)   --->   "%tmp_50 = fcmp_olt  i64 %p_9, i64 %min_p_18" [viterbi.c:29]   --->   Operation 1151 'dcmp' 'tmp_50' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1152 [1/5] (5.86ns)   --->   "%p_10 = dadd i64 %add52_s, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1152 'dadd' 'p_10' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1153 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_10, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1153 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1154 [2/5] (5.86ns)   --->   "%p_11 = dadd i64 %add52_10, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1154 'dadd' 'p_11' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1155 [3/5] (5.86ns)   --->   "%p_12 = dadd i64 %add52_11, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1155 'dadd' 'p_12' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1156 [4/5] (5.86ns)   --->   "%p_13 = dadd i64 %add52_12, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1156 'dadd' 'p_13' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1157 [5/5] (5.86ns)   --->   "%p_14 = dadd i64 %add52_13, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1157 'dadd' 'p_14' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1158 [1/5] (5.86ns)   --->   "%add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15" [viterbi.c:26]   --->   Operation 1158 'dadd' 'add52_14' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1159 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_14, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1159 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1160 [2/5] (5.86ns)   --->   "%add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16" [viterbi.c:26]   --->   Operation 1160 'dadd' 'add52_15' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1161 [3/5] (5.86ns)   --->   "%add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17" [viterbi.c:26]   --->   Operation 1161 'dadd' 'add52_16' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1162 [4/5] (5.86ns)   --->   "%add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18" [viterbi.c:26]   --->   Operation 1162 'dadd' 'add52_17' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1163 [1/1] (0.00ns)   --->   "%bitcast_ln27_19 = bitcast i64 %tmp_92" [viterbi.c:27]   --->   Operation 1163 'bitcast' 'bitcast_ln27_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1164 [5/5] (5.86ns)   --->   "%add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19" [viterbi.c:26]   --->   Operation 1164 'dadd' 'add52_18' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1165 [1/2] (2.26ns)   --->   "%llike_load_21 = load i12 %llike_addr_21" [viterbi.c:26]   --->   Operation 1165 'load' 'llike_load_21' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_44 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1166 'zext' 'zext_ln26_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1167 [1/1] (2.37ns)   --->   "%lshr_ln26_40 = lshr i128 %llike_load_21, i128 %zext_ln26_40" [viterbi.c:26]   --->   Operation 1167 'lshr' 'lshr_ln26_40' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln26_40 = trunc i128 %lshr_ln26_40" [viterbi.c:26]   --->   Operation 1168 'trunc' 'trunc_ln26_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1169 [1/1] (0.00ns)   --->   "%bitcast_ln26_40 = bitcast i64 %trunc_ln26_40" [viterbi.c:26]   --->   Operation 1169 'bitcast' 'bitcast_ln26_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1170 [1/2] (2.26ns)   --->   "%llike_1_load_21 = load i12 %llike_1_addr_21" [viterbi.c:26]   --->   Operation 1170 'load' 'llike_1_load_21' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_44 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1171 'zext' 'zext_ln26_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1172 [1/1] (2.37ns)   --->   "%lshr_ln26_41 = lshr i128 %llike_1_load_21, i128 %zext_ln26_41" [viterbi.c:26]   --->   Operation 1172 'lshr' 'lshr_ln26_41' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln26_41 = trunc i128 %lshr_ln26_41" [viterbi.c:26]   --->   Operation 1173 'trunc' 'trunc_ln26_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1174 [1/1] (0.00ns)   --->   "%bitcast_ln26_41 = bitcast i64 %trunc_ln26_41" [viterbi.c:26]   --->   Operation 1174 'bitcast' 'bitcast_ln26_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_44 : Operation 1175 [1/1] (0.84ns)   --->   "%tmp_96 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_40, i64 %bitcast_ln26_41, i2 %tmp" [viterbi.c:26]   --->   Operation 1175 'mux' 'tmp_96' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1176 [2/2] (2.26ns)   --->   "%llike_load_22 = load i12 %llike_addr_22" [viterbi.c:26]   --->   Operation 1176 'load' 'llike_load_22' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_44 : Operation 1177 [2/2] (2.26ns)   --->   "%llike_1_load_22 = load i12 %llike_1_addr_22" [viterbi.c:26]   --->   Operation 1177 'load' 'llike_1_load_22' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 45 <SV = 44> <Delay = 7.15>
ST_45 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_948 = or i12 %tmp_2, i12 23" [viterbi.c:18]   --->   Operation 1178 'or' 'tmp_948' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_948_cast = zext i12 %tmp_948" [viterbi.c:18]   --->   Operation 1179 'zext' 'tmp_948_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1180 [1/1] (0.00ns)   --->   "%llike_addr_23 = getelementptr i128 %llike, i64 0, i64 %tmp_948_cast" [viterbi.c:18]   --->   Operation 1180 'getelementptr' 'llike_addr_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1181 [1/1] (0.00ns)   --->   "%llike_1_addr_23 = getelementptr i128 %llike_1, i64 0, i64 %tmp_948_cast" [viterbi.c:18]   --->   Operation 1181 'getelementptr' 'llike_1_addr_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1182 [1/1] (0.00ns)   --->   "%bitcast_ln29_18 = bitcast i64 %p_9" [viterbi.c:29]   --->   Operation 1182 'bitcast' 'bitcast_ln29_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_18, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1183 'partselect' 'tmp_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1184 [1/1] (0.00ns)   --->   "%trunc_ln29_18 = trunc i64 %bitcast_ln29_18" [viterbi.c:29]   --->   Operation 1184 'trunc' 'trunc_ln29_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1185 [1/1] (0.00ns)   --->   "%bitcast_ln29_19 = bitcast i64 %min_p_18" [viterbi.c:29]   --->   Operation 1185 'bitcast' 'bitcast_ln29_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_19, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1186 'partselect' 'tmp_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln29_19 = trunc i64 %bitcast_ln29_19" [viterbi.c:29]   --->   Operation 1187 'trunc' 'trunc_ln29_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1188 [1/1] (0.98ns)   --->   "%icmp_ln29_36 = icmp_ne  i11 %tmp_48, i11 2047" [viterbi.c:29]   --->   Operation 1188 'icmp' 'icmp_ln29_36' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1189 [1/1] (1.43ns)   --->   "%icmp_ln29_37 = icmp_eq  i52 %trunc_ln29_18, i52 0" [viterbi.c:29]   --->   Operation 1189 'icmp' 'icmp_ln29_37' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%or_ln29_18 = or i1 %icmp_ln29_37, i1 %icmp_ln29_36" [viterbi.c:29]   --->   Operation 1190 'or' 'or_ln29_18' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1191 [1/1] (0.98ns)   --->   "%icmp_ln29_38 = icmp_ne  i11 %tmp_49, i11 2047" [viterbi.c:29]   --->   Operation 1191 'icmp' 'icmp_ln29_38' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1192 [1/1] (1.43ns)   --->   "%icmp_ln29_39 = icmp_eq  i52 %trunc_ln29_19, i52 0" [viterbi.c:29]   --->   Operation 1192 'icmp' 'icmp_ln29_39' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%or_ln29_19 = or i1 %icmp_ln29_39, i1 %icmp_ln29_38" [viterbi.c:29]   --->   Operation 1193 'or' 'or_ln29_19' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%and_ln29_18 = and i1 %or_ln29_18, i1 %or_ln29_19" [viterbi.c:29]   --->   Operation 1194 'and' 'and_ln29_18' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1195 [1/2] (3.02ns)   --->   "%tmp_50 = fcmp_olt  i64 %p_9, i64 %min_p_18" [viterbi.c:29]   --->   Operation 1195 'dcmp' 'tmp_50' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1196 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_19 = and i1 %and_ln29_18, i1 %tmp_50" [viterbi.c:29]   --->   Operation 1196 'and' 'and_ln29_19' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1197 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_20 = select i1 %and_ln29_19, i64 %p_9, i64 %min_p_18" [viterbi.c:29]   --->   Operation 1197 'select' 'min_p_20' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1198 [2/2] (3.02ns)   --->   "%tmp_54 = fcmp_olt  i64 %p_10, i64 %min_p_20" [viterbi.c:29]   --->   Operation 1198 'dcmp' 'tmp_54' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1199 [1/5] (5.86ns)   --->   "%p_11 = dadd i64 %add52_10, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1199 'dadd' 'p_11' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1200 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_11, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1200 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1201 [2/5] (5.86ns)   --->   "%p_12 = dadd i64 %add52_11, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1201 'dadd' 'p_12' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1202 [3/5] (5.86ns)   --->   "%p_13 = dadd i64 %add52_12, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1202 'dadd' 'p_13' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1203 [4/5] (5.86ns)   --->   "%p_14 = dadd i64 %add52_13, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1203 'dadd' 'p_14' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1204 [5/5] (5.86ns)   --->   "%p_15 = dadd i64 %add52_14, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1204 'dadd' 'p_15' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1205 [1/5] (5.86ns)   --->   "%add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16" [viterbi.c:26]   --->   Operation 1205 'dadd' 'add52_15' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1206 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_15, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1206 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1207 [2/5] (5.86ns)   --->   "%add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17" [viterbi.c:26]   --->   Operation 1207 'dadd' 'add52_16' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1208 [3/5] (5.86ns)   --->   "%add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18" [viterbi.c:26]   --->   Operation 1208 'dadd' 'add52_17' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1209 [4/5] (5.86ns)   --->   "%add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19" [viterbi.c:26]   --->   Operation 1209 'dadd' 'add52_18' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1210 [1/1] (0.00ns)   --->   "%bitcast_ln27_20 = bitcast i64 %tmp_97" [viterbi.c:27]   --->   Operation 1210 'bitcast' 'bitcast_ln27_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1211 [5/5] (5.86ns)   --->   "%add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20" [viterbi.c:26]   --->   Operation 1211 'dadd' 'add52_19' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1212 [1/2] (2.26ns)   --->   "%llike_load_22 = load i12 %llike_addr_22" [viterbi.c:26]   --->   Operation 1212 'load' 'llike_load_22' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_45 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1213 'zext' 'zext_ln26_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1214 [1/1] (2.37ns)   --->   "%lshr_ln26_42 = lshr i128 %llike_load_22, i128 %zext_ln26_42" [viterbi.c:26]   --->   Operation 1214 'lshr' 'lshr_ln26_42' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln26_42 = trunc i128 %lshr_ln26_42" [viterbi.c:26]   --->   Operation 1215 'trunc' 'trunc_ln26_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1216 [1/1] (0.00ns)   --->   "%bitcast_ln26_42 = bitcast i64 %trunc_ln26_42" [viterbi.c:26]   --->   Operation 1216 'bitcast' 'bitcast_ln26_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1217 [1/2] (2.26ns)   --->   "%llike_1_load_22 = load i12 %llike_1_addr_22" [viterbi.c:26]   --->   Operation 1217 'load' 'llike_1_load_22' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_45 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1218 'zext' 'zext_ln26_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1219 [1/1] (2.37ns)   --->   "%lshr_ln26_43 = lshr i128 %llike_1_load_22, i128 %zext_ln26_43" [viterbi.c:26]   --->   Operation 1219 'lshr' 'lshr_ln26_43' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln26_43 = trunc i128 %lshr_ln26_43" [viterbi.c:26]   --->   Operation 1220 'trunc' 'trunc_ln26_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1221 [1/1] (0.00ns)   --->   "%bitcast_ln26_43 = bitcast i64 %trunc_ln26_43" [viterbi.c:26]   --->   Operation 1221 'bitcast' 'bitcast_ln26_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_45 : Operation 1222 [1/1] (0.84ns)   --->   "%tmp_101 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_42, i64 %bitcast_ln26_43, i2 %tmp" [viterbi.c:26]   --->   Operation 1222 'mux' 'tmp_101' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1223 [2/2] (2.26ns)   --->   "%llike_load_23 = load i12 %llike_addr_23" [viterbi.c:26]   --->   Operation 1223 'load' 'llike_load_23' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_45 : Operation 1224 [2/2] (2.26ns)   --->   "%llike_1_load_23 = load i12 %llike_1_addr_23" [viterbi.c:26]   --->   Operation 1224 'load' 'llike_1_load_23' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 46 <SV = 45> <Delay = 7.15>
ST_46 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_949 = or i12 %tmp_2, i12 24" [viterbi.c:18]   --->   Operation 1225 'or' 'tmp_949' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_949_cast = zext i12 %tmp_949" [viterbi.c:18]   --->   Operation 1226 'zext' 'tmp_949_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1227 [1/1] (0.00ns)   --->   "%llike_addr_24 = getelementptr i128 %llike, i64 0, i64 %tmp_949_cast" [viterbi.c:18]   --->   Operation 1227 'getelementptr' 'llike_addr_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1228 [1/1] (0.00ns)   --->   "%llike_1_addr_24 = getelementptr i128 %llike_1, i64 0, i64 %tmp_949_cast" [viterbi.c:18]   --->   Operation 1228 'getelementptr' 'llike_1_addr_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1229 [1/1] (0.00ns)   --->   "%bitcast_ln29_20 = bitcast i64 %p_10" [viterbi.c:29]   --->   Operation 1229 'bitcast' 'bitcast_ln29_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_20, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1230 'partselect' 'tmp_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1231 [1/1] (0.00ns)   --->   "%trunc_ln29_20 = trunc i64 %bitcast_ln29_20" [viterbi.c:29]   --->   Operation 1231 'trunc' 'trunc_ln29_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1232 [1/1] (0.00ns)   --->   "%bitcast_ln29_21 = bitcast i64 %min_p_20" [viterbi.c:29]   --->   Operation 1232 'bitcast' 'bitcast_ln29_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_21, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1233 'partselect' 'tmp_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln29_21 = trunc i64 %bitcast_ln29_21" [viterbi.c:29]   --->   Operation 1234 'trunc' 'trunc_ln29_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1235 [1/1] (0.98ns)   --->   "%icmp_ln29_40 = icmp_ne  i11 %tmp_52, i11 2047" [viterbi.c:29]   --->   Operation 1235 'icmp' 'icmp_ln29_40' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1236 [1/1] (1.43ns)   --->   "%icmp_ln29_41 = icmp_eq  i52 %trunc_ln29_20, i52 0" [viterbi.c:29]   --->   Operation 1236 'icmp' 'icmp_ln29_41' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%or_ln29_20 = or i1 %icmp_ln29_41, i1 %icmp_ln29_40" [viterbi.c:29]   --->   Operation 1237 'or' 'or_ln29_20' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1238 [1/1] (0.98ns)   --->   "%icmp_ln29_42 = icmp_ne  i11 %tmp_53, i11 2047" [viterbi.c:29]   --->   Operation 1238 'icmp' 'icmp_ln29_42' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1239 [1/1] (1.43ns)   --->   "%icmp_ln29_43 = icmp_eq  i52 %trunc_ln29_21, i52 0" [viterbi.c:29]   --->   Operation 1239 'icmp' 'icmp_ln29_43' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%or_ln29_21 = or i1 %icmp_ln29_43, i1 %icmp_ln29_42" [viterbi.c:29]   --->   Operation 1240 'or' 'or_ln29_21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%and_ln29_20 = and i1 %or_ln29_20, i1 %or_ln29_21" [viterbi.c:29]   --->   Operation 1241 'and' 'and_ln29_20' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1242 [1/2] (3.02ns)   --->   "%tmp_54 = fcmp_olt  i64 %p_10, i64 %min_p_20" [viterbi.c:29]   --->   Operation 1242 'dcmp' 'tmp_54' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1243 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_21 = and i1 %and_ln29_20, i1 %tmp_54" [viterbi.c:29]   --->   Operation 1243 'and' 'and_ln29_21' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1244 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_22 = select i1 %and_ln29_21, i64 %p_10, i64 %min_p_20" [viterbi.c:29]   --->   Operation 1244 'select' 'min_p_22' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1245 [2/2] (3.02ns)   --->   "%tmp_58 = fcmp_olt  i64 %p_11, i64 %min_p_22" [viterbi.c:29]   --->   Operation 1245 'dcmp' 'tmp_58' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1246 [1/5] (5.86ns)   --->   "%p_12 = dadd i64 %add52_11, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1246 'dadd' 'p_12' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1247 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_12, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1247 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1248 [2/5] (5.86ns)   --->   "%p_13 = dadd i64 %add52_12, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1248 'dadd' 'p_13' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1249 [3/5] (5.86ns)   --->   "%p_14 = dadd i64 %add52_13, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1249 'dadd' 'p_14' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1250 [4/5] (5.86ns)   --->   "%p_15 = dadd i64 %add52_14, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1250 'dadd' 'p_15' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1251 [5/5] (5.86ns)   --->   "%p_16 = dadd i64 %add52_15, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1251 'dadd' 'p_16' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1252 [1/5] (5.86ns)   --->   "%add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17" [viterbi.c:26]   --->   Operation 1252 'dadd' 'add52_16' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1253 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_16, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1253 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1254 [2/5] (5.86ns)   --->   "%add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18" [viterbi.c:26]   --->   Operation 1254 'dadd' 'add52_17' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1255 [3/5] (5.86ns)   --->   "%add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19" [viterbi.c:26]   --->   Operation 1255 'dadd' 'add52_18' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1256 [4/5] (5.86ns)   --->   "%add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20" [viterbi.c:26]   --->   Operation 1256 'dadd' 'add52_19' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1257 [1/1] (0.00ns)   --->   "%bitcast_ln27_21 = bitcast i64 %tmp_102" [viterbi.c:27]   --->   Operation 1257 'bitcast' 'bitcast_ln27_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1258 [5/5] (5.86ns)   --->   "%add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21" [viterbi.c:26]   --->   Operation 1258 'dadd' 'add52_20' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1259 [1/2] (2.26ns)   --->   "%llike_load_23 = load i12 %llike_addr_23" [viterbi.c:26]   --->   Operation 1259 'load' 'llike_load_23' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_46 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1260 'zext' 'zext_ln26_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1261 [1/1] (2.37ns)   --->   "%lshr_ln26_44 = lshr i128 %llike_load_23, i128 %zext_ln26_44" [viterbi.c:26]   --->   Operation 1261 'lshr' 'lshr_ln26_44' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1262 [1/1] (0.00ns)   --->   "%trunc_ln26_44 = trunc i128 %lshr_ln26_44" [viterbi.c:26]   --->   Operation 1262 'trunc' 'trunc_ln26_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1263 [1/1] (0.00ns)   --->   "%bitcast_ln26_44 = bitcast i64 %trunc_ln26_44" [viterbi.c:26]   --->   Operation 1263 'bitcast' 'bitcast_ln26_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1264 [1/2] (2.26ns)   --->   "%llike_1_load_23 = load i12 %llike_1_addr_23" [viterbi.c:26]   --->   Operation 1264 'load' 'llike_1_load_23' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_46 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1265 'zext' 'zext_ln26_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1266 [1/1] (2.37ns)   --->   "%lshr_ln26_45 = lshr i128 %llike_1_load_23, i128 %zext_ln26_45" [viterbi.c:26]   --->   Operation 1266 'lshr' 'lshr_ln26_45' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln26_45 = trunc i128 %lshr_ln26_45" [viterbi.c:26]   --->   Operation 1267 'trunc' 'trunc_ln26_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1268 [1/1] (0.00ns)   --->   "%bitcast_ln26_45 = bitcast i64 %trunc_ln26_45" [viterbi.c:26]   --->   Operation 1268 'bitcast' 'bitcast_ln26_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_46 : Operation 1269 [1/1] (0.84ns)   --->   "%tmp_106 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_44, i64 %bitcast_ln26_45, i2 %tmp" [viterbi.c:26]   --->   Operation 1269 'mux' 'tmp_106' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1270 [2/2] (2.26ns)   --->   "%llike_load_24 = load i12 %llike_addr_24" [viterbi.c:26]   --->   Operation 1270 'load' 'llike_load_24' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_46 : Operation 1271 [2/2] (2.26ns)   --->   "%llike_1_load_24 = load i12 %llike_1_addr_24" [viterbi.c:26]   --->   Operation 1271 'load' 'llike_1_load_24' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 47 <SV = 46> <Delay = 7.15>
ST_47 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_950 = or i12 %tmp_2, i12 25" [viterbi.c:18]   --->   Operation 1272 'or' 'tmp_950' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_950_cast = zext i12 %tmp_950" [viterbi.c:18]   --->   Operation 1273 'zext' 'tmp_950_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1274 [1/1] (0.00ns)   --->   "%llike_addr_25 = getelementptr i128 %llike, i64 0, i64 %tmp_950_cast" [viterbi.c:18]   --->   Operation 1274 'getelementptr' 'llike_addr_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1275 [1/1] (0.00ns)   --->   "%llike_1_addr_25 = getelementptr i128 %llike_1, i64 0, i64 %tmp_950_cast" [viterbi.c:18]   --->   Operation 1275 'getelementptr' 'llike_1_addr_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1276 [1/1] (0.00ns)   --->   "%bitcast_ln29_22 = bitcast i64 %p_11" [viterbi.c:29]   --->   Operation 1276 'bitcast' 'bitcast_ln29_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_22, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1277 'partselect' 'tmp_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln29_22 = trunc i64 %bitcast_ln29_22" [viterbi.c:29]   --->   Operation 1278 'trunc' 'trunc_ln29_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1279 [1/1] (0.00ns)   --->   "%bitcast_ln29_23 = bitcast i64 %min_p_22" [viterbi.c:29]   --->   Operation 1279 'bitcast' 'bitcast_ln29_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_23, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1280 'partselect' 'tmp_57' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln29_23 = trunc i64 %bitcast_ln29_23" [viterbi.c:29]   --->   Operation 1281 'trunc' 'trunc_ln29_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1282 [1/1] (0.98ns)   --->   "%icmp_ln29_44 = icmp_ne  i11 %tmp_56, i11 2047" [viterbi.c:29]   --->   Operation 1282 'icmp' 'icmp_ln29_44' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1283 [1/1] (1.43ns)   --->   "%icmp_ln29_45 = icmp_eq  i52 %trunc_ln29_22, i52 0" [viterbi.c:29]   --->   Operation 1283 'icmp' 'icmp_ln29_45' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_22 = or i1 %icmp_ln29_45, i1 %icmp_ln29_44" [viterbi.c:29]   --->   Operation 1284 'or' 'or_ln29_22' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1285 [1/1] (0.98ns)   --->   "%icmp_ln29_46 = icmp_ne  i11 %tmp_57, i11 2047" [viterbi.c:29]   --->   Operation 1285 'icmp' 'icmp_ln29_46' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1286 [1/1] (1.43ns)   --->   "%icmp_ln29_47 = icmp_eq  i52 %trunc_ln29_23, i52 0" [viterbi.c:29]   --->   Operation 1286 'icmp' 'icmp_ln29_47' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_23 = or i1 %icmp_ln29_47, i1 %icmp_ln29_46" [viterbi.c:29]   --->   Operation 1287 'or' 'or_ln29_23' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%and_ln29_22 = and i1 %or_ln29_22, i1 %or_ln29_23" [viterbi.c:29]   --->   Operation 1288 'and' 'and_ln29_22' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1289 [1/2] (3.02ns)   --->   "%tmp_58 = fcmp_olt  i64 %p_11, i64 %min_p_22" [viterbi.c:29]   --->   Operation 1289 'dcmp' 'tmp_58' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1290 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_23 = and i1 %and_ln29_22, i1 %tmp_58" [viterbi.c:29]   --->   Operation 1290 'and' 'and_ln29_23' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1291 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_24 = select i1 %and_ln29_23, i64 %p_11, i64 %min_p_22" [viterbi.c:29]   --->   Operation 1291 'select' 'min_p_24' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1292 [2/2] (3.02ns)   --->   "%tmp_62 = fcmp_olt  i64 %p_12, i64 %min_p_24" [viterbi.c:29]   --->   Operation 1292 'dcmp' 'tmp_62' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1293 [1/5] (5.86ns)   --->   "%p_13 = dadd i64 %add52_12, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1293 'dadd' 'p_13' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1294 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_13, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1294 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1295 [2/5] (5.86ns)   --->   "%p_14 = dadd i64 %add52_13, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1295 'dadd' 'p_14' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1296 [3/5] (5.86ns)   --->   "%p_15 = dadd i64 %add52_14, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1296 'dadd' 'p_15' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1297 [4/5] (5.86ns)   --->   "%p_16 = dadd i64 %add52_15, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1297 'dadd' 'p_16' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1298 [5/5] (5.86ns)   --->   "%p_17 = dadd i64 %add52_16, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1298 'dadd' 'p_17' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1299 [1/5] (5.86ns)   --->   "%add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18" [viterbi.c:26]   --->   Operation 1299 'dadd' 'add52_17' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1300 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_17, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1300 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1301 [2/5] (5.86ns)   --->   "%add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19" [viterbi.c:26]   --->   Operation 1301 'dadd' 'add52_18' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1302 [3/5] (5.86ns)   --->   "%add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20" [viterbi.c:26]   --->   Operation 1302 'dadd' 'add52_19' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1303 [4/5] (5.86ns)   --->   "%add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21" [viterbi.c:26]   --->   Operation 1303 'dadd' 'add52_20' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1304 [1/1] (0.00ns)   --->   "%bitcast_ln27_22 = bitcast i64 %tmp_107" [viterbi.c:27]   --->   Operation 1304 'bitcast' 'bitcast_ln27_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1305 [5/5] (5.86ns)   --->   "%add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22" [viterbi.c:26]   --->   Operation 1305 'dadd' 'add52_21' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1306 [1/2] (2.26ns)   --->   "%llike_load_24 = load i12 %llike_addr_24" [viterbi.c:26]   --->   Operation 1306 'load' 'llike_load_24' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_47 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1307 'zext' 'zext_ln26_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1308 [1/1] (2.37ns)   --->   "%lshr_ln26_46 = lshr i128 %llike_load_24, i128 %zext_ln26_46" [viterbi.c:26]   --->   Operation 1308 'lshr' 'lshr_ln26_46' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1309 [1/1] (0.00ns)   --->   "%trunc_ln26_46 = trunc i128 %lshr_ln26_46" [viterbi.c:26]   --->   Operation 1309 'trunc' 'trunc_ln26_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1310 [1/1] (0.00ns)   --->   "%bitcast_ln26_46 = bitcast i64 %trunc_ln26_46" [viterbi.c:26]   --->   Operation 1310 'bitcast' 'bitcast_ln26_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1311 [1/2] (2.26ns)   --->   "%llike_1_load_24 = load i12 %llike_1_addr_24" [viterbi.c:26]   --->   Operation 1311 'load' 'llike_1_load_24' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_47 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1312 'zext' 'zext_ln26_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1313 [1/1] (2.37ns)   --->   "%lshr_ln26_47 = lshr i128 %llike_1_load_24, i128 %zext_ln26_47" [viterbi.c:26]   --->   Operation 1313 'lshr' 'lshr_ln26_47' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln26_47 = trunc i128 %lshr_ln26_47" [viterbi.c:26]   --->   Operation 1314 'trunc' 'trunc_ln26_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1315 [1/1] (0.00ns)   --->   "%bitcast_ln26_47 = bitcast i64 %trunc_ln26_47" [viterbi.c:26]   --->   Operation 1315 'bitcast' 'bitcast_ln26_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 1316 [1/1] (0.84ns)   --->   "%tmp_111 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_46, i64 %bitcast_ln26_47, i2 %tmp" [viterbi.c:26]   --->   Operation 1316 'mux' 'tmp_111' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1317 [2/2] (2.26ns)   --->   "%llike_load_25 = load i12 %llike_addr_25" [viterbi.c:26]   --->   Operation 1317 'load' 'llike_load_25' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_47 : Operation 1318 [2/2] (2.26ns)   --->   "%llike_1_load_25 = load i12 %llike_1_addr_25" [viterbi.c:26]   --->   Operation 1318 'load' 'llike_1_load_25' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 48 <SV = 47> <Delay = 7.15>
ST_48 : Operation 1319 [1/1] (0.00ns)   --->   "%tmp_951 = or i12 %tmp_2, i12 26" [viterbi.c:18]   --->   Operation 1319 'or' 'tmp_951' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_951_cast = zext i12 %tmp_951" [viterbi.c:18]   --->   Operation 1320 'zext' 'tmp_951_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1321 [1/1] (0.00ns)   --->   "%llike_addr_26 = getelementptr i128 %llike, i64 0, i64 %tmp_951_cast" [viterbi.c:18]   --->   Operation 1321 'getelementptr' 'llike_addr_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1322 [1/1] (0.00ns)   --->   "%llike_1_addr_26 = getelementptr i128 %llike_1, i64 0, i64 %tmp_951_cast" [viterbi.c:18]   --->   Operation 1322 'getelementptr' 'llike_1_addr_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1323 [1/1] (0.00ns)   --->   "%bitcast_ln29_24 = bitcast i64 %p_12" [viterbi.c:29]   --->   Operation 1323 'bitcast' 'bitcast_ln29_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_24, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1324 'partselect' 'tmp_60' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln29_24 = trunc i64 %bitcast_ln29_24" [viterbi.c:29]   --->   Operation 1325 'trunc' 'trunc_ln29_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1326 [1/1] (0.00ns)   --->   "%bitcast_ln29_25 = bitcast i64 %min_p_24" [viterbi.c:29]   --->   Operation 1326 'bitcast' 'bitcast_ln29_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1327 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_25, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1327 'partselect' 'tmp_61' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1328 [1/1] (0.00ns)   --->   "%trunc_ln29_25 = trunc i64 %bitcast_ln29_25" [viterbi.c:29]   --->   Operation 1328 'trunc' 'trunc_ln29_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1329 [1/1] (0.98ns)   --->   "%icmp_ln29_48 = icmp_ne  i11 %tmp_60, i11 2047" [viterbi.c:29]   --->   Operation 1329 'icmp' 'icmp_ln29_48' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1330 [1/1] (1.43ns)   --->   "%icmp_ln29_49 = icmp_eq  i52 %trunc_ln29_24, i52 0" [viterbi.c:29]   --->   Operation 1330 'icmp' 'icmp_ln29_49' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_24 = or i1 %icmp_ln29_49, i1 %icmp_ln29_48" [viterbi.c:29]   --->   Operation 1331 'or' 'or_ln29_24' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1332 [1/1] (0.98ns)   --->   "%icmp_ln29_50 = icmp_ne  i11 %tmp_61, i11 2047" [viterbi.c:29]   --->   Operation 1332 'icmp' 'icmp_ln29_50' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1333 [1/1] (1.43ns)   --->   "%icmp_ln29_51 = icmp_eq  i52 %trunc_ln29_25, i52 0" [viterbi.c:29]   --->   Operation 1333 'icmp' 'icmp_ln29_51' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_25 = or i1 %icmp_ln29_51, i1 %icmp_ln29_50" [viterbi.c:29]   --->   Operation 1334 'or' 'or_ln29_25' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%and_ln29_24 = and i1 %or_ln29_24, i1 %or_ln29_25" [viterbi.c:29]   --->   Operation 1335 'and' 'and_ln29_24' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1336 [1/2] (3.02ns)   --->   "%tmp_62 = fcmp_olt  i64 %p_12, i64 %min_p_24" [viterbi.c:29]   --->   Operation 1336 'dcmp' 'tmp_62' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1337 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_25 = and i1 %and_ln29_24, i1 %tmp_62" [viterbi.c:29]   --->   Operation 1337 'and' 'and_ln29_25' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1338 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_26 = select i1 %and_ln29_25, i64 %p_12, i64 %min_p_24" [viterbi.c:29]   --->   Operation 1338 'select' 'min_p_26' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1339 [2/2] (3.02ns)   --->   "%tmp_66 = fcmp_olt  i64 %p_13, i64 %min_p_26" [viterbi.c:29]   --->   Operation 1339 'dcmp' 'tmp_66' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1340 [1/5] (5.86ns)   --->   "%p_14 = dadd i64 %add52_13, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1340 'dadd' 'p_14' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1341 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_14, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1341 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1342 [2/5] (5.86ns)   --->   "%p_15 = dadd i64 %add52_14, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1342 'dadd' 'p_15' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1343 [3/5] (5.86ns)   --->   "%p_16 = dadd i64 %add52_15, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1343 'dadd' 'p_16' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1344 [4/5] (5.86ns)   --->   "%p_17 = dadd i64 %add52_16, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1344 'dadd' 'p_17' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1345 [5/5] (5.86ns)   --->   "%p_18 = dadd i64 %add52_17, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1345 'dadd' 'p_18' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1346 [1/5] (5.86ns)   --->   "%add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19" [viterbi.c:26]   --->   Operation 1346 'dadd' 'add52_18' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1347 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_18, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1347 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1348 [2/5] (5.86ns)   --->   "%add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20" [viterbi.c:26]   --->   Operation 1348 'dadd' 'add52_19' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1349 [3/5] (5.86ns)   --->   "%add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21" [viterbi.c:26]   --->   Operation 1349 'dadd' 'add52_20' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1350 [4/5] (5.86ns)   --->   "%add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22" [viterbi.c:26]   --->   Operation 1350 'dadd' 'add52_21' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1351 [1/1] (0.00ns)   --->   "%bitcast_ln27_23 = bitcast i64 %tmp_112" [viterbi.c:27]   --->   Operation 1351 'bitcast' 'bitcast_ln27_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1352 [5/5] (5.86ns)   --->   "%add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23" [viterbi.c:26]   --->   Operation 1352 'dadd' 'add52_22' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1353 [1/2] (2.26ns)   --->   "%llike_load_25 = load i12 %llike_addr_25" [viterbi.c:26]   --->   Operation 1353 'load' 'llike_load_25' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_48 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1354 'zext' 'zext_ln26_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1355 [1/1] (2.37ns)   --->   "%lshr_ln26_48 = lshr i128 %llike_load_25, i128 %zext_ln26_48" [viterbi.c:26]   --->   Operation 1355 'lshr' 'lshr_ln26_48' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln26_48 = trunc i128 %lshr_ln26_48" [viterbi.c:26]   --->   Operation 1356 'trunc' 'trunc_ln26_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1357 [1/1] (0.00ns)   --->   "%bitcast_ln26_48 = bitcast i64 %trunc_ln26_48" [viterbi.c:26]   --->   Operation 1357 'bitcast' 'bitcast_ln26_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1358 [1/2] (2.26ns)   --->   "%llike_1_load_25 = load i12 %llike_1_addr_25" [viterbi.c:26]   --->   Operation 1358 'load' 'llike_1_load_25' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_48 : Operation 1359 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1359 'zext' 'zext_ln26_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1360 [1/1] (2.37ns)   --->   "%lshr_ln26_49 = lshr i128 %llike_1_load_25, i128 %zext_ln26_49" [viterbi.c:26]   --->   Operation 1360 'lshr' 'lshr_ln26_49' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1361 [1/1] (0.00ns)   --->   "%trunc_ln26_49 = trunc i128 %lshr_ln26_49" [viterbi.c:26]   --->   Operation 1361 'trunc' 'trunc_ln26_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1362 [1/1] (0.00ns)   --->   "%bitcast_ln26_49 = bitcast i64 %trunc_ln26_49" [viterbi.c:26]   --->   Operation 1362 'bitcast' 'bitcast_ln26_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_48 : Operation 1363 [1/1] (0.84ns)   --->   "%tmp_116 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_48, i64 %bitcast_ln26_49, i2 %tmp" [viterbi.c:26]   --->   Operation 1363 'mux' 'tmp_116' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1364 [2/2] (2.26ns)   --->   "%llike_load_26 = load i12 %llike_addr_26" [viterbi.c:26]   --->   Operation 1364 'load' 'llike_load_26' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_48 : Operation 1365 [2/2] (2.26ns)   --->   "%llike_1_load_26 = load i12 %llike_1_addr_26" [viterbi.c:26]   --->   Operation 1365 'load' 'llike_1_load_26' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 49 <SV = 48> <Delay = 7.15>
ST_49 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_952 = or i12 %tmp_2, i12 27" [viterbi.c:18]   --->   Operation 1366 'or' 'tmp_952' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_952_cast = zext i12 %tmp_952" [viterbi.c:18]   --->   Operation 1367 'zext' 'tmp_952_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1368 [1/1] (0.00ns)   --->   "%llike_addr_27 = getelementptr i128 %llike, i64 0, i64 %tmp_952_cast" [viterbi.c:18]   --->   Operation 1368 'getelementptr' 'llike_addr_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1369 [1/1] (0.00ns)   --->   "%llike_1_addr_27 = getelementptr i128 %llike_1, i64 0, i64 %tmp_952_cast" [viterbi.c:18]   --->   Operation 1369 'getelementptr' 'llike_1_addr_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1370 [1/1] (0.00ns)   --->   "%bitcast_ln29_26 = bitcast i64 %p_13" [viterbi.c:29]   --->   Operation 1370 'bitcast' 'bitcast_ln29_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1371 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_26, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1371 'partselect' 'tmp_64' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1372 [1/1] (0.00ns)   --->   "%trunc_ln29_26 = trunc i64 %bitcast_ln29_26" [viterbi.c:29]   --->   Operation 1372 'trunc' 'trunc_ln29_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1373 [1/1] (0.00ns)   --->   "%bitcast_ln29_27 = bitcast i64 %min_p_26" [viterbi.c:29]   --->   Operation 1373 'bitcast' 'bitcast_ln29_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_27, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1374 'partselect' 'tmp_65' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln29_27 = trunc i64 %bitcast_ln29_27" [viterbi.c:29]   --->   Operation 1375 'trunc' 'trunc_ln29_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1376 [1/1] (0.98ns)   --->   "%icmp_ln29_52 = icmp_ne  i11 %tmp_64, i11 2047" [viterbi.c:29]   --->   Operation 1376 'icmp' 'icmp_ln29_52' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1377 [1/1] (1.43ns)   --->   "%icmp_ln29_53 = icmp_eq  i52 %trunc_ln29_26, i52 0" [viterbi.c:29]   --->   Operation 1377 'icmp' 'icmp_ln29_53' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_26 = or i1 %icmp_ln29_53, i1 %icmp_ln29_52" [viterbi.c:29]   --->   Operation 1378 'or' 'or_ln29_26' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1379 [1/1] (0.98ns)   --->   "%icmp_ln29_54 = icmp_ne  i11 %tmp_65, i11 2047" [viterbi.c:29]   --->   Operation 1379 'icmp' 'icmp_ln29_54' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1380 [1/1] (1.43ns)   --->   "%icmp_ln29_55 = icmp_eq  i52 %trunc_ln29_27, i52 0" [viterbi.c:29]   --->   Operation 1380 'icmp' 'icmp_ln29_55' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_27 = or i1 %icmp_ln29_55, i1 %icmp_ln29_54" [viterbi.c:29]   --->   Operation 1381 'or' 'or_ln29_27' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%and_ln29_26 = and i1 %or_ln29_26, i1 %or_ln29_27" [viterbi.c:29]   --->   Operation 1382 'and' 'and_ln29_26' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1383 [1/2] (3.02ns)   --->   "%tmp_66 = fcmp_olt  i64 %p_13, i64 %min_p_26" [viterbi.c:29]   --->   Operation 1383 'dcmp' 'tmp_66' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1384 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_27 = and i1 %and_ln29_26, i1 %tmp_66" [viterbi.c:29]   --->   Operation 1384 'and' 'and_ln29_27' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1385 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_28 = select i1 %and_ln29_27, i64 %p_13, i64 %min_p_26" [viterbi.c:29]   --->   Operation 1385 'select' 'min_p_28' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1386 [2/2] (3.02ns)   --->   "%tmp_70 = fcmp_olt  i64 %p_14, i64 %min_p_28" [viterbi.c:29]   --->   Operation 1386 'dcmp' 'tmp_70' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1387 [1/5] (5.86ns)   --->   "%p_15 = dadd i64 %add52_14, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1387 'dadd' 'p_15' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1388 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_15, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1388 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1389 [2/5] (5.86ns)   --->   "%p_16 = dadd i64 %add52_15, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1389 'dadd' 'p_16' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1390 [3/5] (5.86ns)   --->   "%p_17 = dadd i64 %add52_16, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1390 'dadd' 'p_17' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1391 [4/5] (5.86ns)   --->   "%p_18 = dadd i64 %add52_17, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1391 'dadd' 'p_18' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1392 [5/5] (5.86ns)   --->   "%p_19 = dadd i64 %add52_18, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1392 'dadd' 'p_19' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1393 [1/5] (5.86ns)   --->   "%add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20" [viterbi.c:26]   --->   Operation 1393 'dadd' 'add52_19' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1394 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_19, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1394 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1395 [2/5] (5.86ns)   --->   "%add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21" [viterbi.c:26]   --->   Operation 1395 'dadd' 'add52_20' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1396 [3/5] (5.86ns)   --->   "%add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22" [viterbi.c:26]   --->   Operation 1396 'dadd' 'add52_21' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1397 [4/5] (5.86ns)   --->   "%add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23" [viterbi.c:26]   --->   Operation 1397 'dadd' 'add52_22' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1398 [1/1] (0.00ns)   --->   "%bitcast_ln27_24 = bitcast i64 %tmp_117" [viterbi.c:27]   --->   Operation 1398 'bitcast' 'bitcast_ln27_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1399 [5/5] (5.86ns)   --->   "%add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24" [viterbi.c:26]   --->   Operation 1399 'dadd' 'add52_23' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1400 [1/2] (2.26ns)   --->   "%llike_load_26 = load i12 %llike_addr_26" [viterbi.c:26]   --->   Operation 1400 'load' 'llike_load_26' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_49 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1401 'zext' 'zext_ln26_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1402 [1/1] (2.37ns)   --->   "%lshr_ln26_50 = lshr i128 %llike_load_26, i128 %zext_ln26_50" [viterbi.c:26]   --->   Operation 1402 'lshr' 'lshr_ln26_50' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln26_50 = trunc i128 %lshr_ln26_50" [viterbi.c:26]   --->   Operation 1403 'trunc' 'trunc_ln26_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1404 [1/1] (0.00ns)   --->   "%bitcast_ln26_50 = bitcast i64 %trunc_ln26_50" [viterbi.c:26]   --->   Operation 1404 'bitcast' 'bitcast_ln26_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1405 [1/2] (2.26ns)   --->   "%llike_1_load_26 = load i12 %llike_1_addr_26" [viterbi.c:26]   --->   Operation 1405 'load' 'llike_1_load_26' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_49 : Operation 1406 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1406 'zext' 'zext_ln26_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1407 [1/1] (2.37ns)   --->   "%lshr_ln26_51 = lshr i128 %llike_1_load_26, i128 %zext_ln26_51" [viterbi.c:26]   --->   Operation 1407 'lshr' 'lshr_ln26_51' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1408 [1/1] (0.00ns)   --->   "%trunc_ln26_51 = trunc i128 %lshr_ln26_51" [viterbi.c:26]   --->   Operation 1408 'trunc' 'trunc_ln26_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1409 [1/1] (0.00ns)   --->   "%bitcast_ln26_51 = bitcast i64 %trunc_ln26_51" [viterbi.c:26]   --->   Operation 1409 'bitcast' 'bitcast_ln26_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_49 : Operation 1410 [1/1] (0.84ns)   --->   "%tmp_121 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_50, i64 %bitcast_ln26_51, i2 %tmp" [viterbi.c:26]   --->   Operation 1410 'mux' 'tmp_121' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1411 [2/2] (2.26ns)   --->   "%llike_load_27 = load i12 %llike_addr_27" [viterbi.c:26]   --->   Operation 1411 'load' 'llike_load_27' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_49 : Operation 1412 [2/2] (2.26ns)   --->   "%llike_1_load_27 = load i12 %llike_1_addr_27" [viterbi.c:26]   --->   Operation 1412 'load' 'llike_1_load_27' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 50 <SV = 49> <Delay = 7.15>
ST_50 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_953 = or i12 %tmp_2, i12 28" [viterbi.c:18]   --->   Operation 1413 'or' 'tmp_953' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp_953_cast = zext i12 %tmp_953" [viterbi.c:18]   --->   Operation 1414 'zext' 'tmp_953_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1415 [1/1] (0.00ns)   --->   "%llike_addr_28 = getelementptr i128 %llike, i64 0, i64 %tmp_953_cast" [viterbi.c:18]   --->   Operation 1415 'getelementptr' 'llike_addr_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1416 [1/1] (0.00ns)   --->   "%llike_1_addr_28 = getelementptr i128 %llike_1, i64 0, i64 %tmp_953_cast" [viterbi.c:18]   --->   Operation 1416 'getelementptr' 'llike_1_addr_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1417 [1/1] (0.00ns)   --->   "%bitcast_ln29_28 = bitcast i64 %p_14" [viterbi.c:29]   --->   Operation 1417 'bitcast' 'bitcast_ln29_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_28, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1418 'partselect' 'tmp_68' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln29_28 = trunc i64 %bitcast_ln29_28" [viterbi.c:29]   --->   Operation 1419 'trunc' 'trunc_ln29_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1420 [1/1] (0.00ns)   --->   "%bitcast_ln29_29 = bitcast i64 %min_p_28" [viterbi.c:29]   --->   Operation 1420 'bitcast' 'bitcast_ln29_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_29, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1421 'partselect' 'tmp_69' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln29_29 = trunc i64 %bitcast_ln29_29" [viterbi.c:29]   --->   Operation 1422 'trunc' 'trunc_ln29_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1423 [1/1] (0.98ns)   --->   "%icmp_ln29_56 = icmp_ne  i11 %tmp_68, i11 2047" [viterbi.c:29]   --->   Operation 1423 'icmp' 'icmp_ln29_56' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1424 [1/1] (1.43ns)   --->   "%icmp_ln29_57 = icmp_eq  i52 %trunc_ln29_28, i52 0" [viterbi.c:29]   --->   Operation 1424 'icmp' 'icmp_ln29_57' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_29)   --->   "%or_ln29_28 = or i1 %icmp_ln29_57, i1 %icmp_ln29_56" [viterbi.c:29]   --->   Operation 1425 'or' 'or_ln29_28' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1426 [1/1] (0.98ns)   --->   "%icmp_ln29_58 = icmp_ne  i11 %tmp_69, i11 2047" [viterbi.c:29]   --->   Operation 1426 'icmp' 'icmp_ln29_58' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1427 [1/1] (1.43ns)   --->   "%icmp_ln29_59 = icmp_eq  i52 %trunc_ln29_29, i52 0" [viterbi.c:29]   --->   Operation 1427 'icmp' 'icmp_ln29_59' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_29)   --->   "%or_ln29_29 = or i1 %icmp_ln29_59, i1 %icmp_ln29_58" [viterbi.c:29]   --->   Operation 1428 'or' 'or_ln29_29' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_29)   --->   "%and_ln29_28 = and i1 %or_ln29_28, i1 %or_ln29_29" [viterbi.c:29]   --->   Operation 1429 'and' 'and_ln29_28' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1430 [1/2] (3.02ns)   --->   "%tmp_70 = fcmp_olt  i64 %p_14, i64 %min_p_28" [viterbi.c:29]   --->   Operation 1430 'dcmp' 'tmp_70' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1431 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_29 = and i1 %and_ln29_28, i1 %tmp_70" [viterbi.c:29]   --->   Operation 1431 'and' 'and_ln29_29' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1432 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_30 = select i1 %and_ln29_29, i64 %p_14, i64 %min_p_28" [viterbi.c:29]   --->   Operation 1432 'select' 'min_p_30' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1433 [2/2] (3.02ns)   --->   "%tmp_75 = fcmp_olt  i64 %p_15, i64 %min_p_30" [viterbi.c:29]   --->   Operation 1433 'dcmp' 'tmp_75' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1434 [1/5] (5.86ns)   --->   "%p_16 = dadd i64 %add52_15, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1434 'dadd' 'p_16' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1435 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_16, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1435 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1436 [2/5] (5.86ns)   --->   "%p_17 = dadd i64 %add52_16, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1436 'dadd' 'p_17' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1437 [3/5] (5.86ns)   --->   "%p_18 = dadd i64 %add52_17, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1437 'dadd' 'p_18' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1438 [4/5] (5.86ns)   --->   "%p_19 = dadd i64 %add52_18, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1438 'dadd' 'p_19' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1439 [5/5] (5.86ns)   --->   "%p_20 = dadd i64 %add52_19, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1439 'dadd' 'p_20' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1440 [1/5] (5.86ns)   --->   "%add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21" [viterbi.c:26]   --->   Operation 1440 'dadd' 'add52_20' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1441 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_20, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1441 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1442 [2/5] (5.86ns)   --->   "%add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22" [viterbi.c:26]   --->   Operation 1442 'dadd' 'add52_21' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1443 [3/5] (5.86ns)   --->   "%add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23" [viterbi.c:26]   --->   Operation 1443 'dadd' 'add52_22' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1444 [4/5] (5.86ns)   --->   "%add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24" [viterbi.c:26]   --->   Operation 1444 'dadd' 'add52_23' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1445 [1/1] (0.00ns)   --->   "%bitcast_ln27_25 = bitcast i64 %tmp_122" [viterbi.c:27]   --->   Operation 1445 'bitcast' 'bitcast_ln27_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1446 [5/5] (5.86ns)   --->   "%add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25" [viterbi.c:26]   --->   Operation 1446 'dadd' 'add52_24' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1447 [1/2] (2.26ns)   --->   "%llike_load_27 = load i12 %llike_addr_27" [viterbi.c:26]   --->   Operation 1447 'load' 'llike_load_27' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_50 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1448 'zext' 'zext_ln26_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1449 [1/1] (2.37ns)   --->   "%lshr_ln26_52 = lshr i128 %llike_load_27, i128 %zext_ln26_52" [viterbi.c:26]   --->   Operation 1449 'lshr' 'lshr_ln26_52' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln26_52 = trunc i128 %lshr_ln26_52" [viterbi.c:26]   --->   Operation 1450 'trunc' 'trunc_ln26_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1451 [1/1] (0.00ns)   --->   "%bitcast_ln26_52 = bitcast i64 %trunc_ln26_52" [viterbi.c:26]   --->   Operation 1451 'bitcast' 'bitcast_ln26_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1452 [1/2] (2.26ns)   --->   "%llike_1_load_27 = load i12 %llike_1_addr_27" [viterbi.c:26]   --->   Operation 1452 'load' 'llike_1_load_27' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_50 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1453 'zext' 'zext_ln26_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1454 [1/1] (2.37ns)   --->   "%lshr_ln26_53 = lshr i128 %llike_1_load_27, i128 %zext_ln26_53" [viterbi.c:26]   --->   Operation 1454 'lshr' 'lshr_ln26_53' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1455 [1/1] (0.00ns)   --->   "%trunc_ln26_53 = trunc i128 %lshr_ln26_53" [viterbi.c:26]   --->   Operation 1455 'trunc' 'trunc_ln26_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1456 [1/1] (0.00ns)   --->   "%bitcast_ln26_53 = bitcast i64 %trunc_ln26_53" [viterbi.c:26]   --->   Operation 1456 'bitcast' 'bitcast_ln26_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_50 : Operation 1457 [1/1] (0.84ns)   --->   "%tmp_126 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_52, i64 %bitcast_ln26_53, i2 %tmp" [viterbi.c:26]   --->   Operation 1457 'mux' 'tmp_126' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1458 [2/2] (2.26ns)   --->   "%llike_load_28 = load i12 %llike_addr_28" [viterbi.c:26]   --->   Operation 1458 'load' 'llike_load_28' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_50 : Operation 1459 [2/2] (2.26ns)   --->   "%llike_1_load_28 = load i12 %llike_1_addr_28" [viterbi.c:26]   --->   Operation 1459 'load' 'llike_1_load_28' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 51 <SV = 50> <Delay = 7.15>
ST_51 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_954 = or i12 %tmp_2, i12 29" [viterbi.c:18]   --->   Operation 1460 'or' 'tmp_954' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_954_cast = zext i12 %tmp_954" [viterbi.c:18]   --->   Operation 1461 'zext' 'tmp_954_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1462 [1/1] (0.00ns)   --->   "%llike_addr_29 = getelementptr i128 %llike, i64 0, i64 %tmp_954_cast" [viterbi.c:18]   --->   Operation 1462 'getelementptr' 'llike_addr_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1463 [1/1] (0.00ns)   --->   "%llike_1_addr_29 = getelementptr i128 %llike_1, i64 0, i64 %tmp_954_cast" [viterbi.c:18]   --->   Operation 1463 'getelementptr' 'llike_1_addr_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1464 [1/1] (0.00ns)   --->   "%bitcast_ln29_30 = bitcast i64 %p_15" [viterbi.c:29]   --->   Operation 1464 'bitcast' 'bitcast_ln29_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_30, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1465 'partselect' 'tmp_73' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1466 [1/1] (0.00ns)   --->   "%trunc_ln29_30 = trunc i64 %bitcast_ln29_30" [viterbi.c:29]   --->   Operation 1466 'trunc' 'trunc_ln29_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1467 [1/1] (0.00ns)   --->   "%bitcast_ln29_31 = bitcast i64 %min_p_30" [viterbi.c:29]   --->   Operation 1467 'bitcast' 'bitcast_ln29_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_31, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1468 'partselect' 'tmp_74' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1469 [1/1] (0.00ns)   --->   "%trunc_ln29_31 = trunc i64 %bitcast_ln29_31" [viterbi.c:29]   --->   Operation 1469 'trunc' 'trunc_ln29_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1470 [1/1] (0.98ns)   --->   "%icmp_ln29_60 = icmp_ne  i11 %tmp_73, i11 2047" [viterbi.c:29]   --->   Operation 1470 'icmp' 'icmp_ln29_60' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1471 [1/1] (1.43ns)   --->   "%icmp_ln29_61 = icmp_eq  i52 %trunc_ln29_30, i52 0" [viterbi.c:29]   --->   Operation 1471 'icmp' 'icmp_ln29_61' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_31)   --->   "%or_ln29_30 = or i1 %icmp_ln29_61, i1 %icmp_ln29_60" [viterbi.c:29]   --->   Operation 1472 'or' 'or_ln29_30' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1473 [1/1] (0.98ns)   --->   "%icmp_ln29_62 = icmp_ne  i11 %tmp_74, i11 2047" [viterbi.c:29]   --->   Operation 1473 'icmp' 'icmp_ln29_62' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1474 [1/1] (1.43ns)   --->   "%icmp_ln29_63 = icmp_eq  i52 %trunc_ln29_31, i52 0" [viterbi.c:29]   --->   Operation 1474 'icmp' 'icmp_ln29_63' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_31)   --->   "%or_ln29_31 = or i1 %icmp_ln29_63, i1 %icmp_ln29_62" [viterbi.c:29]   --->   Operation 1475 'or' 'or_ln29_31' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_31)   --->   "%and_ln29_30 = and i1 %or_ln29_30, i1 %or_ln29_31" [viterbi.c:29]   --->   Operation 1476 'and' 'and_ln29_30' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1477 [1/2] (3.02ns)   --->   "%tmp_75 = fcmp_olt  i64 %p_15, i64 %min_p_30" [viterbi.c:29]   --->   Operation 1477 'dcmp' 'tmp_75' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1478 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_31 = and i1 %and_ln29_30, i1 %tmp_75" [viterbi.c:29]   --->   Operation 1478 'and' 'and_ln29_31' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1479 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_32 = select i1 %and_ln29_31, i64 %p_15, i64 %min_p_30" [viterbi.c:29]   --->   Operation 1479 'select' 'min_p_32' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1480 [2/2] (3.02ns)   --->   "%tmp_80 = fcmp_olt  i64 %p_16, i64 %min_p_32" [viterbi.c:29]   --->   Operation 1480 'dcmp' 'tmp_80' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1481 [1/5] (5.86ns)   --->   "%p_17 = dadd i64 %add52_16, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1481 'dadd' 'p_17' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1482 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_17, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1482 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1483 [2/5] (5.86ns)   --->   "%p_18 = dadd i64 %add52_17, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1483 'dadd' 'p_18' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1484 [3/5] (5.86ns)   --->   "%p_19 = dadd i64 %add52_18, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1484 'dadd' 'p_19' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1485 [4/5] (5.86ns)   --->   "%p_20 = dadd i64 %add52_19, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1485 'dadd' 'p_20' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1486 [5/5] (5.86ns)   --->   "%p_21 = dadd i64 %add52_20, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1486 'dadd' 'p_21' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1487 [1/5] (5.86ns)   --->   "%add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22" [viterbi.c:26]   --->   Operation 1487 'dadd' 'add52_21' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1488 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_21, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1488 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1489 [2/5] (5.86ns)   --->   "%add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23" [viterbi.c:26]   --->   Operation 1489 'dadd' 'add52_22' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1490 [3/5] (5.86ns)   --->   "%add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24" [viterbi.c:26]   --->   Operation 1490 'dadd' 'add52_23' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1491 [4/5] (5.86ns)   --->   "%add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25" [viterbi.c:26]   --->   Operation 1491 'dadd' 'add52_24' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1492 [1/1] (0.00ns)   --->   "%bitcast_ln27_26 = bitcast i64 %tmp_127" [viterbi.c:27]   --->   Operation 1492 'bitcast' 'bitcast_ln27_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1493 [5/5] (5.86ns)   --->   "%add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26" [viterbi.c:26]   --->   Operation 1493 'dadd' 'add52_25' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1494 [1/2] (2.26ns)   --->   "%llike_load_28 = load i12 %llike_addr_28" [viterbi.c:26]   --->   Operation 1494 'load' 'llike_load_28' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_51 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1495 'zext' 'zext_ln26_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1496 [1/1] (2.37ns)   --->   "%lshr_ln26_54 = lshr i128 %llike_load_28, i128 %zext_ln26_54" [viterbi.c:26]   --->   Operation 1496 'lshr' 'lshr_ln26_54' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1497 [1/1] (0.00ns)   --->   "%trunc_ln26_54 = trunc i128 %lshr_ln26_54" [viterbi.c:26]   --->   Operation 1497 'trunc' 'trunc_ln26_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1498 [1/1] (0.00ns)   --->   "%bitcast_ln26_54 = bitcast i64 %trunc_ln26_54" [viterbi.c:26]   --->   Operation 1498 'bitcast' 'bitcast_ln26_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1499 [1/2] (2.26ns)   --->   "%llike_1_load_28 = load i12 %llike_1_addr_28" [viterbi.c:26]   --->   Operation 1499 'load' 'llike_1_load_28' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_51 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1500 'zext' 'zext_ln26_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1501 [1/1] (2.37ns)   --->   "%lshr_ln26_55 = lshr i128 %llike_1_load_28, i128 %zext_ln26_55" [viterbi.c:26]   --->   Operation 1501 'lshr' 'lshr_ln26_55' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln26_55 = trunc i128 %lshr_ln26_55" [viterbi.c:26]   --->   Operation 1502 'trunc' 'trunc_ln26_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1503 [1/1] (0.00ns)   --->   "%bitcast_ln26_55 = bitcast i64 %trunc_ln26_55" [viterbi.c:26]   --->   Operation 1503 'bitcast' 'bitcast_ln26_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_51 : Operation 1504 [1/1] (0.84ns)   --->   "%tmp_131 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_54, i64 %bitcast_ln26_55, i2 %tmp" [viterbi.c:26]   --->   Operation 1504 'mux' 'tmp_131' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1505 [2/2] (2.26ns)   --->   "%llike_load_29 = load i12 %llike_addr_29" [viterbi.c:26]   --->   Operation 1505 'load' 'llike_load_29' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_51 : Operation 1506 [2/2] (2.26ns)   --->   "%llike_1_load_29 = load i12 %llike_1_addr_29" [viterbi.c:26]   --->   Operation 1506 'load' 'llike_1_load_29' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 52 <SV = 51> <Delay = 7.15>
ST_52 : Operation 1507 [1/1] (0.00ns)   --->   "%tmp_955 = or i12 %tmp_2, i12 30" [viterbi.c:18]   --->   Operation 1507 'or' 'tmp_955' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1508 [1/1] (0.00ns)   --->   "%tmp_955_cast = zext i12 %tmp_955" [viterbi.c:18]   --->   Operation 1508 'zext' 'tmp_955_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1509 [1/1] (0.00ns)   --->   "%llike_addr_30 = getelementptr i128 %llike, i64 0, i64 %tmp_955_cast" [viterbi.c:18]   --->   Operation 1509 'getelementptr' 'llike_addr_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1510 [1/1] (0.00ns)   --->   "%llike_1_addr_30 = getelementptr i128 %llike_1, i64 0, i64 %tmp_955_cast" [viterbi.c:18]   --->   Operation 1510 'getelementptr' 'llike_1_addr_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1511 [1/1] (0.00ns)   --->   "%bitcast_ln29_32 = bitcast i64 %p_16" [viterbi.c:29]   --->   Operation 1511 'bitcast' 'bitcast_ln29_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1512 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_32, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1512 'partselect' 'tmp_78' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1513 [1/1] (0.00ns)   --->   "%trunc_ln29_32 = trunc i64 %bitcast_ln29_32" [viterbi.c:29]   --->   Operation 1513 'trunc' 'trunc_ln29_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1514 [1/1] (0.00ns)   --->   "%bitcast_ln29_33 = bitcast i64 %min_p_32" [viterbi.c:29]   --->   Operation 1514 'bitcast' 'bitcast_ln29_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1515 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_33, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1515 'partselect' 'tmp_79' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1516 [1/1] (0.00ns)   --->   "%trunc_ln29_33 = trunc i64 %bitcast_ln29_33" [viterbi.c:29]   --->   Operation 1516 'trunc' 'trunc_ln29_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1517 [1/1] (0.98ns)   --->   "%icmp_ln29_64 = icmp_ne  i11 %tmp_78, i11 2047" [viterbi.c:29]   --->   Operation 1517 'icmp' 'icmp_ln29_64' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1518 [1/1] (1.43ns)   --->   "%icmp_ln29_65 = icmp_eq  i52 %trunc_ln29_32, i52 0" [viterbi.c:29]   --->   Operation 1518 'icmp' 'icmp_ln29_65' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_33)   --->   "%or_ln29_32 = or i1 %icmp_ln29_65, i1 %icmp_ln29_64" [viterbi.c:29]   --->   Operation 1519 'or' 'or_ln29_32' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1520 [1/1] (0.98ns)   --->   "%icmp_ln29_66 = icmp_ne  i11 %tmp_79, i11 2047" [viterbi.c:29]   --->   Operation 1520 'icmp' 'icmp_ln29_66' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1521 [1/1] (1.43ns)   --->   "%icmp_ln29_67 = icmp_eq  i52 %trunc_ln29_33, i52 0" [viterbi.c:29]   --->   Operation 1521 'icmp' 'icmp_ln29_67' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_33)   --->   "%or_ln29_33 = or i1 %icmp_ln29_67, i1 %icmp_ln29_66" [viterbi.c:29]   --->   Operation 1522 'or' 'or_ln29_33' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_33)   --->   "%and_ln29_32 = and i1 %or_ln29_32, i1 %or_ln29_33" [viterbi.c:29]   --->   Operation 1523 'and' 'and_ln29_32' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1524 [1/2] (3.02ns)   --->   "%tmp_80 = fcmp_olt  i64 %p_16, i64 %min_p_32" [viterbi.c:29]   --->   Operation 1524 'dcmp' 'tmp_80' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1525 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_33 = and i1 %and_ln29_32, i1 %tmp_80" [viterbi.c:29]   --->   Operation 1525 'and' 'and_ln29_33' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1526 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_34 = select i1 %and_ln29_33, i64 %p_16, i64 %min_p_32" [viterbi.c:29]   --->   Operation 1526 'select' 'min_p_34' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1527 [2/2] (3.02ns)   --->   "%tmp_85 = fcmp_olt  i64 %p_17, i64 %min_p_34" [viterbi.c:29]   --->   Operation 1527 'dcmp' 'tmp_85' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1528 [1/5] (5.86ns)   --->   "%p_18 = dadd i64 %add52_17, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1528 'dadd' 'p_18' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1529 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_18, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1529 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1530 [2/5] (5.86ns)   --->   "%p_19 = dadd i64 %add52_18, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1530 'dadd' 'p_19' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1531 [3/5] (5.86ns)   --->   "%p_20 = dadd i64 %add52_19, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1531 'dadd' 'p_20' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1532 [4/5] (5.86ns)   --->   "%p_21 = dadd i64 %add52_20, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1532 'dadd' 'p_21' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1533 [5/5] (5.86ns)   --->   "%p_22 = dadd i64 %add52_21, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1533 'dadd' 'p_22' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1534 [1/5] (5.86ns)   --->   "%add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23" [viterbi.c:26]   --->   Operation 1534 'dadd' 'add52_22' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1535 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_22, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1535 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1536 [2/5] (5.86ns)   --->   "%add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24" [viterbi.c:26]   --->   Operation 1536 'dadd' 'add52_23' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1537 [3/5] (5.86ns)   --->   "%add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25" [viterbi.c:26]   --->   Operation 1537 'dadd' 'add52_24' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1538 [4/5] (5.86ns)   --->   "%add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26" [viterbi.c:26]   --->   Operation 1538 'dadd' 'add52_25' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1539 [1/1] (0.00ns)   --->   "%bitcast_ln27_27 = bitcast i64 %tmp_132" [viterbi.c:27]   --->   Operation 1539 'bitcast' 'bitcast_ln27_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1540 [5/5] (5.86ns)   --->   "%add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27" [viterbi.c:26]   --->   Operation 1540 'dadd' 'add52_26' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1541 [1/2] (2.26ns)   --->   "%llike_load_29 = load i12 %llike_addr_29" [viterbi.c:26]   --->   Operation 1541 'load' 'llike_load_29' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_52 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1542 'zext' 'zext_ln26_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1543 [1/1] (2.37ns)   --->   "%lshr_ln26_56 = lshr i128 %llike_load_29, i128 %zext_ln26_56" [viterbi.c:26]   --->   Operation 1543 'lshr' 'lshr_ln26_56' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1544 [1/1] (0.00ns)   --->   "%trunc_ln26_56 = trunc i128 %lshr_ln26_56" [viterbi.c:26]   --->   Operation 1544 'trunc' 'trunc_ln26_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1545 [1/1] (0.00ns)   --->   "%bitcast_ln26_56 = bitcast i64 %trunc_ln26_56" [viterbi.c:26]   --->   Operation 1545 'bitcast' 'bitcast_ln26_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1546 [1/2] (2.26ns)   --->   "%llike_1_load_29 = load i12 %llike_1_addr_29" [viterbi.c:26]   --->   Operation 1546 'load' 'llike_1_load_29' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_52 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1547 'zext' 'zext_ln26_57' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1548 [1/1] (2.37ns)   --->   "%lshr_ln26_57 = lshr i128 %llike_1_load_29, i128 %zext_ln26_57" [viterbi.c:26]   --->   Operation 1548 'lshr' 'lshr_ln26_57' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1549 [1/1] (0.00ns)   --->   "%trunc_ln26_57 = trunc i128 %lshr_ln26_57" [viterbi.c:26]   --->   Operation 1549 'trunc' 'trunc_ln26_57' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1550 [1/1] (0.00ns)   --->   "%bitcast_ln26_57 = bitcast i64 %trunc_ln26_57" [viterbi.c:26]   --->   Operation 1550 'bitcast' 'bitcast_ln26_57' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_52 : Operation 1551 [1/1] (0.84ns)   --->   "%tmp_136 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_56, i64 %bitcast_ln26_57, i2 %tmp" [viterbi.c:26]   --->   Operation 1551 'mux' 'tmp_136' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1552 [2/2] (2.26ns)   --->   "%llike_load_30 = load i12 %llike_addr_30" [viterbi.c:26]   --->   Operation 1552 'load' 'llike_load_30' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_52 : Operation 1553 [2/2] (2.26ns)   --->   "%llike_1_load_30 = load i12 %llike_1_addr_30" [viterbi.c:26]   --->   Operation 1553 'load' 'llike_1_load_30' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 53 <SV = 52> <Delay = 7.15>
ST_53 : Operation 1554 [1/1] (0.00ns)   --->   "%tmp_956 = or i12 %tmp_2, i12 31" [viterbi.c:18]   --->   Operation 1554 'or' 'tmp_956' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1555 [1/1] (0.00ns)   --->   "%tmp_956_cast = zext i12 %tmp_956" [viterbi.c:18]   --->   Operation 1555 'zext' 'tmp_956_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1556 [1/1] (0.00ns)   --->   "%llike_addr_31 = getelementptr i128 %llike, i64 0, i64 %tmp_956_cast" [viterbi.c:18]   --->   Operation 1556 'getelementptr' 'llike_addr_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1557 [1/1] (0.00ns)   --->   "%llike_1_addr_31 = getelementptr i128 %llike_1, i64 0, i64 %tmp_956_cast" [viterbi.c:18]   --->   Operation 1557 'getelementptr' 'llike_1_addr_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1558 [1/1] (0.00ns)   --->   "%bitcast_ln29_34 = bitcast i64 %p_17" [viterbi.c:29]   --->   Operation 1558 'bitcast' 'bitcast_ln29_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_34, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1559 'partselect' 'tmp_83' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1560 [1/1] (0.00ns)   --->   "%trunc_ln29_34 = trunc i64 %bitcast_ln29_34" [viterbi.c:29]   --->   Operation 1560 'trunc' 'trunc_ln29_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1561 [1/1] (0.00ns)   --->   "%bitcast_ln29_35 = bitcast i64 %min_p_34" [viterbi.c:29]   --->   Operation 1561 'bitcast' 'bitcast_ln29_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1562 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_35, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1562 'partselect' 'tmp_84' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1563 [1/1] (0.00ns)   --->   "%trunc_ln29_35 = trunc i64 %bitcast_ln29_35" [viterbi.c:29]   --->   Operation 1563 'trunc' 'trunc_ln29_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1564 [1/1] (0.98ns)   --->   "%icmp_ln29_68 = icmp_ne  i11 %tmp_83, i11 2047" [viterbi.c:29]   --->   Operation 1564 'icmp' 'icmp_ln29_68' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1565 [1/1] (1.43ns)   --->   "%icmp_ln29_69 = icmp_eq  i52 %trunc_ln29_34, i52 0" [viterbi.c:29]   --->   Operation 1565 'icmp' 'icmp_ln29_69' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_35)   --->   "%or_ln29_34 = or i1 %icmp_ln29_69, i1 %icmp_ln29_68" [viterbi.c:29]   --->   Operation 1566 'or' 'or_ln29_34' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1567 [1/1] (0.98ns)   --->   "%icmp_ln29_70 = icmp_ne  i11 %tmp_84, i11 2047" [viterbi.c:29]   --->   Operation 1567 'icmp' 'icmp_ln29_70' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1568 [1/1] (1.43ns)   --->   "%icmp_ln29_71 = icmp_eq  i52 %trunc_ln29_35, i52 0" [viterbi.c:29]   --->   Operation 1568 'icmp' 'icmp_ln29_71' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_35)   --->   "%or_ln29_35 = or i1 %icmp_ln29_71, i1 %icmp_ln29_70" [viterbi.c:29]   --->   Operation 1569 'or' 'or_ln29_35' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_35)   --->   "%and_ln29_34 = and i1 %or_ln29_34, i1 %or_ln29_35" [viterbi.c:29]   --->   Operation 1570 'and' 'and_ln29_34' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1571 [1/2] (3.02ns)   --->   "%tmp_85 = fcmp_olt  i64 %p_17, i64 %min_p_34" [viterbi.c:29]   --->   Operation 1571 'dcmp' 'tmp_85' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1572 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_35 = and i1 %and_ln29_34, i1 %tmp_85" [viterbi.c:29]   --->   Operation 1572 'and' 'and_ln29_35' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1573 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_36 = select i1 %and_ln29_35, i64 %p_17, i64 %min_p_34" [viterbi.c:29]   --->   Operation 1573 'select' 'min_p_36' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 1574 [2/2] (3.02ns)   --->   "%tmp_90 = fcmp_olt  i64 %p_18, i64 %min_p_36" [viterbi.c:29]   --->   Operation 1574 'dcmp' 'tmp_90' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1575 [1/5] (5.86ns)   --->   "%p_19 = dadd i64 %add52_18, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1575 'dadd' 'p_19' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1576 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_19, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1576 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1577 [2/5] (5.86ns)   --->   "%p_20 = dadd i64 %add52_19, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1577 'dadd' 'p_20' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1578 [3/5] (5.86ns)   --->   "%p_21 = dadd i64 %add52_20, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1578 'dadd' 'p_21' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1579 [4/5] (5.86ns)   --->   "%p_22 = dadd i64 %add52_21, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1579 'dadd' 'p_22' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1580 [5/5] (5.86ns)   --->   "%p_23 = dadd i64 %add52_22, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1580 'dadd' 'p_23' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1581 [1/5] (5.86ns)   --->   "%add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24" [viterbi.c:26]   --->   Operation 1581 'dadd' 'add52_23' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1582 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_23, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1582 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1583 [2/5] (5.86ns)   --->   "%add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25" [viterbi.c:26]   --->   Operation 1583 'dadd' 'add52_24' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1584 [3/5] (5.86ns)   --->   "%add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26" [viterbi.c:26]   --->   Operation 1584 'dadd' 'add52_25' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1585 [4/5] (5.86ns)   --->   "%add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27" [viterbi.c:26]   --->   Operation 1585 'dadd' 'add52_26' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1586 [1/1] (0.00ns)   --->   "%bitcast_ln27_28 = bitcast i64 %tmp_137" [viterbi.c:27]   --->   Operation 1586 'bitcast' 'bitcast_ln27_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1587 [5/5] (5.86ns)   --->   "%add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28" [viterbi.c:26]   --->   Operation 1587 'dadd' 'add52_27' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1588 [1/2] (2.26ns)   --->   "%llike_load_30 = load i12 %llike_addr_30" [viterbi.c:26]   --->   Operation 1588 'load' 'llike_load_30' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_53 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1589 'zext' 'zext_ln26_58' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1590 [1/1] (2.37ns)   --->   "%lshr_ln26_58 = lshr i128 %llike_load_30, i128 %zext_ln26_58" [viterbi.c:26]   --->   Operation 1590 'lshr' 'lshr_ln26_58' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1591 [1/1] (0.00ns)   --->   "%trunc_ln26_58 = trunc i128 %lshr_ln26_58" [viterbi.c:26]   --->   Operation 1591 'trunc' 'trunc_ln26_58' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1592 [1/1] (0.00ns)   --->   "%bitcast_ln26_58 = bitcast i64 %trunc_ln26_58" [viterbi.c:26]   --->   Operation 1592 'bitcast' 'bitcast_ln26_58' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1593 [1/2] (2.26ns)   --->   "%llike_1_load_30 = load i12 %llike_1_addr_30" [viterbi.c:26]   --->   Operation 1593 'load' 'llike_1_load_30' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_53 : Operation 1594 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1594 'zext' 'zext_ln26_59' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1595 [1/1] (2.37ns)   --->   "%lshr_ln26_59 = lshr i128 %llike_1_load_30, i128 %zext_ln26_59" [viterbi.c:26]   --->   Operation 1595 'lshr' 'lshr_ln26_59' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln26_59 = trunc i128 %lshr_ln26_59" [viterbi.c:26]   --->   Operation 1596 'trunc' 'trunc_ln26_59' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1597 [1/1] (0.00ns)   --->   "%bitcast_ln26_59 = bitcast i64 %trunc_ln26_59" [viterbi.c:26]   --->   Operation 1597 'bitcast' 'bitcast_ln26_59' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_53 : Operation 1598 [1/1] (0.84ns)   --->   "%tmp_141 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_58, i64 %bitcast_ln26_59, i2 %tmp" [viterbi.c:26]   --->   Operation 1598 'mux' 'tmp_141' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1599 [2/2] (2.26ns)   --->   "%llike_load_31 = load i12 %llike_addr_31" [viterbi.c:26]   --->   Operation 1599 'load' 'llike_load_31' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_53 : Operation 1600 [2/2] (2.26ns)   --->   "%llike_1_load_31 = load i12 %llike_1_addr_31" [viterbi.c:26]   --->   Operation 1600 'load' 'llike_1_load_31' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 54 <SV = 53> <Delay = 7.15>
ST_54 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_957 = or i12 %tmp_2, i12 32" [viterbi.c:18]   --->   Operation 1601 'or' 'tmp_957' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1602 [1/1] (0.00ns)   --->   "%tmp_957_cast = zext i12 %tmp_957" [viterbi.c:18]   --->   Operation 1602 'zext' 'tmp_957_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1603 [1/1] (0.00ns)   --->   "%llike_addr_32 = getelementptr i128 %llike, i64 0, i64 %tmp_957_cast" [viterbi.c:18]   --->   Operation 1603 'getelementptr' 'llike_addr_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1604 [1/1] (0.00ns)   --->   "%llike_1_addr_32 = getelementptr i128 %llike_1, i64 0, i64 %tmp_957_cast" [viterbi.c:18]   --->   Operation 1604 'getelementptr' 'llike_1_addr_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1605 [1/1] (0.00ns)   --->   "%bitcast_ln29_36 = bitcast i64 %p_18" [viterbi.c:29]   --->   Operation 1605 'bitcast' 'bitcast_ln29_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1606 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_36, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1606 'partselect' 'tmp_88' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1607 [1/1] (0.00ns)   --->   "%trunc_ln29_36 = trunc i64 %bitcast_ln29_36" [viterbi.c:29]   --->   Operation 1607 'trunc' 'trunc_ln29_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1608 [1/1] (0.00ns)   --->   "%bitcast_ln29_37 = bitcast i64 %min_p_36" [viterbi.c:29]   --->   Operation 1608 'bitcast' 'bitcast_ln29_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_37, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1609 'partselect' 'tmp_89' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1610 [1/1] (0.00ns)   --->   "%trunc_ln29_37 = trunc i64 %bitcast_ln29_37" [viterbi.c:29]   --->   Operation 1610 'trunc' 'trunc_ln29_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1611 [1/1] (0.98ns)   --->   "%icmp_ln29_72 = icmp_ne  i11 %tmp_88, i11 2047" [viterbi.c:29]   --->   Operation 1611 'icmp' 'icmp_ln29_72' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1612 [1/1] (1.43ns)   --->   "%icmp_ln29_73 = icmp_eq  i52 %trunc_ln29_36, i52 0" [viterbi.c:29]   --->   Operation 1612 'icmp' 'icmp_ln29_73' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%or_ln29_36 = or i1 %icmp_ln29_73, i1 %icmp_ln29_72" [viterbi.c:29]   --->   Operation 1613 'or' 'or_ln29_36' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1614 [1/1] (0.98ns)   --->   "%icmp_ln29_74 = icmp_ne  i11 %tmp_89, i11 2047" [viterbi.c:29]   --->   Operation 1614 'icmp' 'icmp_ln29_74' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1615 [1/1] (1.43ns)   --->   "%icmp_ln29_75 = icmp_eq  i52 %trunc_ln29_37, i52 0" [viterbi.c:29]   --->   Operation 1615 'icmp' 'icmp_ln29_75' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%or_ln29_37 = or i1 %icmp_ln29_75, i1 %icmp_ln29_74" [viterbi.c:29]   --->   Operation 1616 'or' 'or_ln29_37' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%and_ln29_36 = and i1 %or_ln29_36, i1 %or_ln29_37" [viterbi.c:29]   --->   Operation 1617 'and' 'and_ln29_36' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1618 [1/2] (3.02ns)   --->   "%tmp_90 = fcmp_olt  i64 %p_18, i64 %min_p_36" [viterbi.c:29]   --->   Operation 1618 'dcmp' 'tmp_90' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1619 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_37 = and i1 %and_ln29_36, i1 %tmp_90" [viterbi.c:29]   --->   Operation 1619 'and' 'and_ln29_37' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1620 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_38 = select i1 %and_ln29_37, i64 %p_18, i64 %min_p_36" [viterbi.c:29]   --->   Operation 1620 'select' 'min_p_38' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1621 [2/2] (3.02ns)   --->   "%tmp_95 = fcmp_olt  i64 %p_19, i64 %min_p_38" [viterbi.c:29]   --->   Operation 1621 'dcmp' 'tmp_95' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1622 [1/5] (5.86ns)   --->   "%p_20 = dadd i64 %add52_19, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1622 'dadd' 'p_20' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1623 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_20, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1623 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1624 [2/5] (5.86ns)   --->   "%p_21 = dadd i64 %add52_20, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1624 'dadd' 'p_21' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1625 [3/5] (5.86ns)   --->   "%p_22 = dadd i64 %add52_21, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1625 'dadd' 'p_22' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1626 [4/5] (5.86ns)   --->   "%p_23 = dadd i64 %add52_22, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1626 'dadd' 'p_23' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1627 [5/5] (5.86ns)   --->   "%p_24 = dadd i64 %add52_23, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1627 'dadd' 'p_24' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1628 [1/5] (5.86ns)   --->   "%add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25" [viterbi.c:26]   --->   Operation 1628 'dadd' 'add52_24' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1629 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_24, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1629 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1630 [2/5] (5.86ns)   --->   "%add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26" [viterbi.c:26]   --->   Operation 1630 'dadd' 'add52_25' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1631 [3/5] (5.86ns)   --->   "%add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27" [viterbi.c:26]   --->   Operation 1631 'dadd' 'add52_26' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1632 [4/5] (5.86ns)   --->   "%add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28" [viterbi.c:26]   --->   Operation 1632 'dadd' 'add52_27' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1633 [1/1] (0.00ns)   --->   "%bitcast_ln27_29 = bitcast i64 %tmp_142" [viterbi.c:27]   --->   Operation 1633 'bitcast' 'bitcast_ln27_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1634 [5/5] (5.86ns)   --->   "%add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29" [viterbi.c:26]   --->   Operation 1634 'dadd' 'add52_28' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1635 [1/2] (2.26ns)   --->   "%llike_load_31 = load i12 %llike_addr_31" [viterbi.c:26]   --->   Operation 1635 'load' 'llike_load_31' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_54 : Operation 1636 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1636 'zext' 'zext_ln26_60' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1637 [1/1] (2.37ns)   --->   "%lshr_ln26_60 = lshr i128 %llike_load_31, i128 %zext_ln26_60" [viterbi.c:26]   --->   Operation 1637 'lshr' 'lshr_ln26_60' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1638 [1/1] (0.00ns)   --->   "%trunc_ln26_60 = trunc i128 %lshr_ln26_60" [viterbi.c:26]   --->   Operation 1638 'trunc' 'trunc_ln26_60' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1639 [1/1] (0.00ns)   --->   "%bitcast_ln26_60 = bitcast i64 %trunc_ln26_60" [viterbi.c:26]   --->   Operation 1639 'bitcast' 'bitcast_ln26_60' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1640 [1/2] (2.26ns)   --->   "%llike_1_load_31 = load i12 %llike_1_addr_31" [viterbi.c:26]   --->   Operation 1640 'load' 'llike_1_load_31' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_54 : Operation 1641 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1641 'zext' 'zext_ln26_61' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1642 [1/1] (2.37ns)   --->   "%lshr_ln26_61 = lshr i128 %llike_1_load_31, i128 %zext_ln26_61" [viterbi.c:26]   --->   Operation 1642 'lshr' 'lshr_ln26_61' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1643 [1/1] (0.00ns)   --->   "%trunc_ln26_61 = trunc i128 %lshr_ln26_61" [viterbi.c:26]   --->   Operation 1643 'trunc' 'trunc_ln26_61' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1644 [1/1] (0.00ns)   --->   "%bitcast_ln26_61 = bitcast i64 %trunc_ln26_61" [viterbi.c:26]   --->   Operation 1644 'bitcast' 'bitcast_ln26_61' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_54 : Operation 1645 [1/1] (0.84ns)   --->   "%tmp_146 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_60, i64 %bitcast_ln26_61, i2 %tmp" [viterbi.c:26]   --->   Operation 1645 'mux' 'tmp_146' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1646 [2/2] (2.26ns)   --->   "%llike_load_32 = load i12 %llike_addr_32" [viterbi.c:26]   --->   Operation 1646 'load' 'llike_load_32' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_54 : Operation 1647 [2/2] (2.26ns)   --->   "%llike_1_load_32 = load i12 %llike_1_addr_32" [viterbi.c:26]   --->   Operation 1647 'load' 'llike_1_load_32' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 55 <SV = 54> <Delay = 7.15>
ST_55 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_958 = or i12 %tmp_2, i12 33" [viterbi.c:18]   --->   Operation 1648 'or' 'tmp_958' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_958_cast = zext i12 %tmp_958" [viterbi.c:18]   --->   Operation 1649 'zext' 'tmp_958_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1650 [1/1] (0.00ns)   --->   "%llike_addr_33 = getelementptr i128 %llike, i64 0, i64 %tmp_958_cast" [viterbi.c:18]   --->   Operation 1650 'getelementptr' 'llike_addr_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1651 [1/1] (0.00ns)   --->   "%llike_1_addr_33 = getelementptr i128 %llike_1, i64 0, i64 %tmp_958_cast" [viterbi.c:18]   --->   Operation 1651 'getelementptr' 'llike_1_addr_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1652 [1/1] (0.00ns)   --->   "%bitcast_ln29_38 = bitcast i64 %p_19" [viterbi.c:29]   --->   Operation 1652 'bitcast' 'bitcast_ln29_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1653 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_38, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1653 'partselect' 'tmp_93' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1654 [1/1] (0.00ns)   --->   "%trunc_ln29_38 = trunc i64 %bitcast_ln29_38" [viterbi.c:29]   --->   Operation 1654 'trunc' 'trunc_ln29_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1655 [1/1] (0.00ns)   --->   "%bitcast_ln29_39 = bitcast i64 %min_p_38" [viterbi.c:29]   --->   Operation 1655 'bitcast' 'bitcast_ln29_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_39, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1656 'partselect' 'tmp_94' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1657 [1/1] (0.00ns)   --->   "%trunc_ln29_39 = trunc i64 %bitcast_ln29_39" [viterbi.c:29]   --->   Operation 1657 'trunc' 'trunc_ln29_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1658 [1/1] (0.98ns)   --->   "%icmp_ln29_76 = icmp_ne  i11 %tmp_93, i11 2047" [viterbi.c:29]   --->   Operation 1658 'icmp' 'icmp_ln29_76' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1659 [1/1] (1.43ns)   --->   "%icmp_ln29_77 = icmp_eq  i52 %trunc_ln29_38, i52 0" [viterbi.c:29]   --->   Operation 1659 'icmp' 'icmp_ln29_77' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%or_ln29_38 = or i1 %icmp_ln29_77, i1 %icmp_ln29_76" [viterbi.c:29]   --->   Operation 1660 'or' 'or_ln29_38' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1661 [1/1] (0.98ns)   --->   "%icmp_ln29_78 = icmp_ne  i11 %tmp_94, i11 2047" [viterbi.c:29]   --->   Operation 1661 'icmp' 'icmp_ln29_78' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1662 [1/1] (1.43ns)   --->   "%icmp_ln29_79 = icmp_eq  i52 %trunc_ln29_39, i52 0" [viterbi.c:29]   --->   Operation 1662 'icmp' 'icmp_ln29_79' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%or_ln29_39 = or i1 %icmp_ln29_79, i1 %icmp_ln29_78" [viterbi.c:29]   --->   Operation 1663 'or' 'or_ln29_39' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%and_ln29_38 = and i1 %or_ln29_38, i1 %or_ln29_39" [viterbi.c:29]   --->   Operation 1664 'and' 'and_ln29_38' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1665 [1/2] (3.02ns)   --->   "%tmp_95 = fcmp_olt  i64 %p_19, i64 %min_p_38" [viterbi.c:29]   --->   Operation 1665 'dcmp' 'tmp_95' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1666 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_39 = and i1 %and_ln29_38, i1 %tmp_95" [viterbi.c:29]   --->   Operation 1666 'and' 'and_ln29_39' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1667 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_40 = select i1 %and_ln29_39, i64 %p_19, i64 %min_p_38" [viterbi.c:29]   --->   Operation 1667 'select' 'min_p_40' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1668 [2/2] (3.02ns)   --->   "%tmp_100 = fcmp_olt  i64 %p_20, i64 %min_p_40" [viterbi.c:29]   --->   Operation 1668 'dcmp' 'tmp_100' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1669 [1/5] (5.86ns)   --->   "%p_21 = dadd i64 %add52_20, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1669 'dadd' 'p_21' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1670 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_21, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1670 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1671 [2/5] (5.86ns)   --->   "%p_22 = dadd i64 %add52_21, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1671 'dadd' 'p_22' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1672 [3/5] (5.86ns)   --->   "%p_23 = dadd i64 %add52_22, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1672 'dadd' 'p_23' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1673 [4/5] (5.86ns)   --->   "%p_24 = dadd i64 %add52_23, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1673 'dadd' 'p_24' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1674 [5/5] (5.86ns)   --->   "%p_25 = dadd i64 %add52_24, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1674 'dadd' 'p_25' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1675 [1/5] (5.86ns)   --->   "%add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26" [viterbi.c:26]   --->   Operation 1675 'dadd' 'add52_25' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1676 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_25, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1676 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1677 [2/5] (5.86ns)   --->   "%add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27" [viterbi.c:26]   --->   Operation 1677 'dadd' 'add52_26' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1678 [3/5] (5.86ns)   --->   "%add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28" [viterbi.c:26]   --->   Operation 1678 'dadd' 'add52_27' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1679 [4/5] (5.86ns)   --->   "%add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29" [viterbi.c:26]   --->   Operation 1679 'dadd' 'add52_28' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1680 [1/1] (0.00ns)   --->   "%bitcast_ln27_30 = bitcast i64 %tmp_147" [viterbi.c:27]   --->   Operation 1680 'bitcast' 'bitcast_ln27_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1681 [5/5] (5.86ns)   --->   "%add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30" [viterbi.c:26]   --->   Operation 1681 'dadd' 'add52_29' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1682 [1/2] (2.26ns)   --->   "%llike_load_32 = load i12 %llike_addr_32" [viterbi.c:26]   --->   Operation 1682 'load' 'llike_load_32' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_55 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1683 'zext' 'zext_ln26_62' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1684 [1/1] (2.37ns)   --->   "%lshr_ln26_62 = lshr i128 %llike_load_32, i128 %zext_ln26_62" [viterbi.c:26]   --->   Operation 1684 'lshr' 'lshr_ln26_62' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1685 [1/1] (0.00ns)   --->   "%trunc_ln26_62 = trunc i128 %lshr_ln26_62" [viterbi.c:26]   --->   Operation 1685 'trunc' 'trunc_ln26_62' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1686 [1/1] (0.00ns)   --->   "%bitcast_ln26_62 = bitcast i64 %trunc_ln26_62" [viterbi.c:26]   --->   Operation 1686 'bitcast' 'bitcast_ln26_62' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1687 [1/2] (2.26ns)   --->   "%llike_1_load_32 = load i12 %llike_1_addr_32" [viterbi.c:26]   --->   Operation 1687 'load' 'llike_1_load_32' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_55 : Operation 1688 [1/1] (0.00ns)   --->   "%zext_ln26_63 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1688 'zext' 'zext_ln26_63' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1689 [1/1] (2.37ns)   --->   "%lshr_ln26_63 = lshr i128 %llike_1_load_32, i128 %zext_ln26_63" [viterbi.c:26]   --->   Operation 1689 'lshr' 'lshr_ln26_63' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1690 [1/1] (0.00ns)   --->   "%trunc_ln26_63 = trunc i128 %lshr_ln26_63" [viterbi.c:26]   --->   Operation 1690 'trunc' 'trunc_ln26_63' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1691 [1/1] (0.00ns)   --->   "%bitcast_ln26_63 = bitcast i64 %trunc_ln26_63" [viterbi.c:26]   --->   Operation 1691 'bitcast' 'bitcast_ln26_63' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_55 : Operation 1692 [1/1] (0.84ns)   --->   "%tmp_151 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_62, i64 %bitcast_ln26_63, i2 %tmp" [viterbi.c:26]   --->   Operation 1692 'mux' 'tmp_151' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1693 [2/2] (2.26ns)   --->   "%llike_load_33 = load i12 %llike_addr_33" [viterbi.c:26]   --->   Operation 1693 'load' 'llike_load_33' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_55 : Operation 1694 [2/2] (2.26ns)   --->   "%llike_1_load_33 = load i12 %llike_1_addr_33" [viterbi.c:26]   --->   Operation 1694 'load' 'llike_1_load_33' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 56 <SV = 55> <Delay = 7.15>
ST_56 : Operation 1695 [1/1] (0.00ns)   --->   "%tmp_959 = or i12 %tmp_2, i12 34" [viterbi.c:18]   --->   Operation 1695 'or' 'tmp_959' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1696 [1/1] (0.00ns)   --->   "%tmp_959_cast = zext i12 %tmp_959" [viterbi.c:18]   --->   Operation 1696 'zext' 'tmp_959_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1697 [1/1] (0.00ns)   --->   "%llike_addr_34 = getelementptr i128 %llike, i64 0, i64 %tmp_959_cast" [viterbi.c:18]   --->   Operation 1697 'getelementptr' 'llike_addr_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1698 [1/1] (0.00ns)   --->   "%llike_1_addr_34 = getelementptr i128 %llike_1, i64 0, i64 %tmp_959_cast" [viterbi.c:18]   --->   Operation 1698 'getelementptr' 'llike_1_addr_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1699 [1/1] (0.00ns)   --->   "%bitcast_ln29_40 = bitcast i64 %p_20" [viterbi.c:29]   --->   Operation 1699 'bitcast' 'bitcast_ln29_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1700 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_40, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1700 'partselect' 'tmp_98' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1701 [1/1] (0.00ns)   --->   "%trunc_ln29_40 = trunc i64 %bitcast_ln29_40" [viterbi.c:29]   --->   Operation 1701 'trunc' 'trunc_ln29_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1702 [1/1] (0.00ns)   --->   "%bitcast_ln29_41 = bitcast i64 %min_p_40" [viterbi.c:29]   --->   Operation 1702 'bitcast' 'bitcast_ln29_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1703 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_41, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1703 'partselect' 'tmp_99' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1704 [1/1] (0.00ns)   --->   "%trunc_ln29_41 = trunc i64 %bitcast_ln29_41" [viterbi.c:29]   --->   Operation 1704 'trunc' 'trunc_ln29_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1705 [1/1] (0.98ns)   --->   "%icmp_ln29_80 = icmp_ne  i11 %tmp_98, i11 2047" [viterbi.c:29]   --->   Operation 1705 'icmp' 'icmp_ln29_80' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1706 [1/1] (1.43ns)   --->   "%icmp_ln29_81 = icmp_eq  i52 %trunc_ln29_40, i52 0" [viterbi.c:29]   --->   Operation 1706 'icmp' 'icmp_ln29_81' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%or_ln29_40 = or i1 %icmp_ln29_81, i1 %icmp_ln29_80" [viterbi.c:29]   --->   Operation 1707 'or' 'or_ln29_40' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1708 [1/1] (0.98ns)   --->   "%icmp_ln29_82 = icmp_ne  i11 %tmp_99, i11 2047" [viterbi.c:29]   --->   Operation 1708 'icmp' 'icmp_ln29_82' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1709 [1/1] (1.43ns)   --->   "%icmp_ln29_83 = icmp_eq  i52 %trunc_ln29_41, i52 0" [viterbi.c:29]   --->   Operation 1709 'icmp' 'icmp_ln29_83' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%or_ln29_41 = or i1 %icmp_ln29_83, i1 %icmp_ln29_82" [viterbi.c:29]   --->   Operation 1710 'or' 'or_ln29_41' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%and_ln29_40 = and i1 %or_ln29_40, i1 %or_ln29_41" [viterbi.c:29]   --->   Operation 1711 'and' 'and_ln29_40' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1712 [1/2] (3.02ns)   --->   "%tmp_100 = fcmp_olt  i64 %p_20, i64 %min_p_40" [viterbi.c:29]   --->   Operation 1712 'dcmp' 'tmp_100' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1713 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_41 = and i1 %and_ln29_40, i1 %tmp_100" [viterbi.c:29]   --->   Operation 1713 'and' 'and_ln29_41' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1714 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_42 = select i1 %and_ln29_41, i64 %p_20, i64 %min_p_40" [viterbi.c:29]   --->   Operation 1714 'select' 'min_p_42' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1715 [2/2] (3.02ns)   --->   "%tmp_105 = fcmp_olt  i64 %p_21, i64 %min_p_42" [viterbi.c:29]   --->   Operation 1715 'dcmp' 'tmp_105' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1716 [1/5] (5.86ns)   --->   "%p_22 = dadd i64 %add52_21, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1716 'dadd' 'p_22' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1717 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_22, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1717 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1718 [2/5] (5.86ns)   --->   "%p_23 = dadd i64 %add52_22, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1718 'dadd' 'p_23' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1719 [3/5] (5.86ns)   --->   "%p_24 = dadd i64 %add52_23, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1719 'dadd' 'p_24' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1720 [4/5] (5.86ns)   --->   "%p_25 = dadd i64 %add52_24, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1720 'dadd' 'p_25' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1721 [5/5] (5.86ns)   --->   "%p_26 = dadd i64 %add52_25, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1721 'dadd' 'p_26' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1722 [1/5] (5.86ns)   --->   "%add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27" [viterbi.c:26]   --->   Operation 1722 'dadd' 'add52_26' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1723 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_26, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1723 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1724 [2/5] (5.86ns)   --->   "%add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28" [viterbi.c:26]   --->   Operation 1724 'dadd' 'add52_27' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1725 [3/5] (5.86ns)   --->   "%add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29" [viterbi.c:26]   --->   Operation 1725 'dadd' 'add52_28' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1726 [4/5] (5.86ns)   --->   "%add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30" [viterbi.c:26]   --->   Operation 1726 'dadd' 'add52_29' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1727 [1/1] (0.00ns)   --->   "%bitcast_ln27_31 = bitcast i64 %trunc_ln27_15" [viterbi.c:27]   --->   Operation 1727 'bitcast' 'bitcast_ln27_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1728 [5/5] (5.86ns)   --->   "%add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31" [viterbi.c:26]   --->   Operation 1728 'dadd' 'add52_30' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1729 [1/2] (2.26ns)   --->   "%llike_load_33 = load i12 %llike_addr_33" [viterbi.c:26]   --->   Operation 1729 'load' 'llike_load_33' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_56 : Operation 1730 [1/1] (0.00ns)   --->   "%zext_ln26_64 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1730 'zext' 'zext_ln26_64' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1731 [1/1] (2.37ns)   --->   "%lshr_ln26_64 = lshr i128 %llike_load_33, i128 %zext_ln26_64" [viterbi.c:26]   --->   Operation 1731 'lshr' 'lshr_ln26_64' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1732 [1/1] (0.00ns)   --->   "%trunc_ln26_64 = trunc i128 %lshr_ln26_64" [viterbi.c:26]   --->   Operation 1732 'trunc' 'trunc_ln26_64' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1733 [1/1] (0.00ns)   --->   "%bitcast_ln26_64 = bitcast i64 %trunc_ln26_64" [viterbi.c:26]   --->   Operation 1733 'bitcast' 'bitcast_ln26_64' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1734 [1/2] (2.26ns)   --->   "%llike_1_load_33 = load i12 %llike_1_addr_33" [viterbi.c:26]   --->   Operation 1734 'load' 'llike_1_load_33' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_56 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln26_65 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1735 'zext' 'zext_ln26_65' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1736 [1/1] (2.37ns)   --->   "%lshr_ln26_65 = lshr i128 %llike_1_load_33, i128 %zext_ln26_65" [viterbi.c:26]   --->   Operation 1736 'lshr' 'lshr_ln26_65' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1737 [1/1] (0.00ns)   --->   "%trunc_ln26_65 = trunc i128 %lshr_ln26_65" [viterbi.c:26]   --->   Operation 1737 'trunc' 'trunc_ln26_65' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1738 [1/1] (0.00ns)   --->   "%bitcast_ln26_65 = bitcast i64 %trunc_ln26_65" [viterbi.c:26]   --->   Operation 1738 'bitcast' 'bitcast_ln26_65' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_56 : Operation 1739 [1/1] (0.84ns)   --->   "%tmp_155 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_64, i64 %bitcast_ln26_65, i2 %tmp" [viterbi.c:26]   --->   Operation 1739 'mux' 'tmp_155' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1740 [2/2] (2.26ns)   --->   "%llike_load_34 = load i12 %llike_addr_34" [viterbi.c:26]   --->   Operation 1740 'load' 'llike_load_34' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_56 : Operation 1741 [2/2] (2.26ns)   --->   "%llike_1_load_34 = load i12 %llike_1_addr_34" [viterbi.c:26]   --->   Operation 1741 'load' 'llike_1_load_34' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 57 <SV = 56> <Delay = 7.15>
ST_57 : Operation 1742 [1/1] (0.00ns)   --->   "%tmp_960 = or i12 %tmp_2, i12 35" [viterbi.c:18]   --->   Operation 1742 'or' 'tmp_960' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_960_cast = zext i12 %tmp_960" [viterbi.c:18]   --->   Operation 1743 'zext' 'tmp_960_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1744 [1/1] (0.00ns)   --->   "%llike_addr_35 = getelementptr i128 %llike, i64 0, i64 %tmp_960_cast" [viterbi.c:18]   --->   Operation 1744 'getelementptr' 'llike_addr_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1745 [1/1] (0.00ns)   --->   "%llike_1_addr_35 = getelementptr i128 %llike_1, i64 0, i64 %tmp_960_cast" [viterbi.c:18]   --->   Operation 1745 'getelementptr' 'llike_1_addr_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1746 [1/1] (0.00ns)   --->   "%bitcast_ln29_42 = bitcast i64 %p_21" [viterbi.c:29]   --->   Operation 1746 'bitcast' 'bitcast_ln29_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1747 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_42, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1747 'partselect' 'tmp_103' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1748 [1/1] (0.00ns)   --->   "%trunc_ln29_42 = trunc i64 %bitcast_ln29_42" [viterbi.c:29]   --->   Operation 1748 'trunc' 'trunc_ln29_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1749 [1/1] (0.00ns)   --->   "%bitcast_ln29_43 = bitcast i64 %min_p_42" [viterbi.c:29]   --->   Operation 1749 'bitcast' 'bitcast_ln29_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1750 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_43, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1750 'partselect' 'tmp_104' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1751 [1/1] (0.00ns)   --->   "%trunc_ln29_43 = trunc i64 %bitcast_ln29_43" [viterbi.c:29]   --->   Operation 1751 'trunc' 'trunc_ln29_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1752 [1/1] (0.98ns)   --->   "%icmp_ln29_84 = icmp_ne  i11 %tmp_103, i11 2047" [viterbi.c:29]   --->   Operation 1752 'icmp' 'icmp_ln29_84' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1753 [1/1] (1.43ns)   --->   "%icmp_ln29_85 = icmp_eq  i52 %trunc_ln29_42, i52 0" [viterbi.c:29]   --->   Operation 1753 'icmp' 'icmp_ln29_85' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_43)   --->   "%or_ln29_42 = or i1 %icmp_ln29_85, i1 %icmp_ln29_84" [viterbi.c:29]   --->   Operation 1754 'or' 'or_ln29_42' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1755 [1/1] (0.98ns)   --->   "%icmp_ln29_86 = icmp_ne  i11 %tmp_104, i11 2047" [viterbi.c:29]   --->   Operation 1755 'icmp' 'icmp_ln29_86' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1756 [1/1] (1.43ns)   --->   "%icmp_ln29_87 = icmp_eq  i52 %trunc_ln29_43, i52 0" [viterbi.c:29]   --->   Operation 1756 'icmp' 'icmp_ln29_87' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_43)   --->   "%or_ln29_43 = or i1 %icmp_ln29_87, i1 %icmp_ln29_86" [viterbi.c:29]   --->   Operation 1757 'or' 'or_ln29_43' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_43)   --->   "%and_ln29_42 = and i1 %or_ln29_42, i1 %or_ln29_43" [viterbi.c:29]   --->   Operation 1758 'and' 'and_ln29_42' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1759 [1/2] (3.02ns)   --->   "%tmp_105 = fcmp_olt  i64 %p_21, i64 %min_p_42" [viterbi.c:29]   --->   Operation 1759 'dcmp' 'tmp_105' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1760 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_43 = and i1 %and_ln29_42, i1 %tmp_105" [viterbi.c:29]   --->   Operation 1760 'and' 'and_ln29_43' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1761 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_44 = select i1 %and_ln29_43, i64 %p_21, i64 %min_p_42" [viterbi.c:29]   --->   Operation 1761 'select' 'min_p_44' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 1762 [2/2] (3.02ns)   --->   "%tmp_110 = fcmp_olt  i64 %p_22, i64 %min_p_44" [viterbi.c:29]   --->   Operation 1762 'dcmp' 'tmp_110' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1763 [1/5] (5.86ns)   --->   "%p_23 = dadd i64 %add52_22, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1763 'dadd' 'p_23' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1764 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_23, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1764 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1765 [2/5] (5.86ns)   --->   "%p_24 = dadd i64 %add52_23, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1765 'dadd' 'p_24' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1766 [3/5] (5.86ns)   --->   "%p_25 = dadd i64 %add52_24, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1766 'dadd' 'p_25' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1767 [4/5] (5.86ns)   --->   "%p_26 = dadd i64 %add52_25, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1767 'dadd' 'p_26' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1768 [5/5] (5.86ns)   --->   "%p_27 = dadd i64 %add52_26, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1768 'dadd' 'p_27' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1769 [1/5] (5.86ns)   --->   "%add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28" [viterbi.c:26]   --->   Operation 1769 'dadd' 'add52_27' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1770 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_27, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1770 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1771 [2/5] (5.86ns)   --->   "%add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29" [viterbi.c:26]   --->   Operation 1771 'dadd' 'add52_28' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1772 [3/5] (5.86ns)   --->   "%add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30" [viterbi.c:26]   --->   Operation 1772 'dadd' 'add52_29' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1773 [4/5] (5.86ns)   --->   "%add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31" [viterbi.c:26]   --->   Operation 1773 'dadd' 'add52_30' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1774 [1/1] (0.00ns)   --->   "%bitcast_ln27_32 = bitcast i64 %trunc_ln27_16" [viterbi.c:27]   --->   Operation 1774 'bitcast' 'bitcast_ln27_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1775 [5/5] (5.86ns)   --->   "%add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32" [viterbi.c:26]   --->   Operation 1775 'dadd' 'add52_31' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1776 [1/2] (2.26ns)   --->   "%llike_load_34 = load i12 %llike_addr_34" [viterbi.c:26]   --->   Operation 1776 'load' 'llike_load_34' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_57 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln26_66 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1777 'zext' 'zext_ln26_66' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1778 [1/1] (2.37ns)   --->   "%lshr_ln26_66 = lshr i128 %llike_load_34, i128 %zext_ln26_66" [viterbi.c:26]   --->   Operation 1778 'lshr' 'lshr_ln26_66' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1779 [1/1] (0.00ns)   --->   "%trunc_ln26_66 = trunc i128 %lshr_ln26_66" [viterbi.c:26]   --->   Operation 1779 'trunc' 'trunc_ln26_66' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1780 [1/1] (0.00ns)   --->   "%bitcast_ln26_66 = bitcast i64 %trunc_ln26_66" [viterbi.c:26]   --->   Operation 1780 'bitcast' 'bitcast_ln26_66' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1781 [1/2] (2.26ns)   --->   "%llike_1_load_34 = load i12 %llike_1_addr_34" [viterbi.c:26]   --->   Operation 1781 'load' 'llike_1_load_34' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_57 : Operation 1782 [1/1] (0.00ns)   --->   "%zext_ln26_67 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1782 'zext' 'zext_ln26_67' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1783 [1/1] (2.37ns)   --->   "%lshr_ln26_67 = lshr i128 %llike_1_load_34, i128 %zext_ln26_67" [viterbi.c:26]   --->   Operation 1783 'lshr' 'lshr_ln26_67' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1784 [1/1] (0.00ns)   --->   "%trunc_ln26_67 = trunc i128 %lshr_ln26_67" [viterbi.c:26]   --->   Operation 1784 'trunc' 'trunc_ln26_67' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1785 [1/1] (0.00ns)   --->   "%bitcast_ln26_67 = bitcast i64 %trunc_ln26_67" [viterbi.c:26]   --->   Operation 1785 'bitcast' 'bitcast_ln26_67' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_57 : Operation 1786 [1/1] (0.84ns)   --->   "%tmp_159 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_66, i64 %bitcast_ln26_67, i2 %tmp" [viterbi.c:26]   --->   Operation 1786 'mux' 'tmp_159' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1787 [2/2] (2.26ns)   --->   "%llike_load_35 = load i12 %llike_addr_35" [viterbi.c:26]   --->   Operation 1787 'load' 'llike_load_35' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_57 : Operation 1788 [2/2] (2.26ns)   --->   "%llike_1_load_35 = load i12 %llike_1_addr_35" [viterbi.c:26]   --->   Operation 1788 'load' 'llike_1_load_35' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 58 <SV = 57> <Delay = 7.15>
ST_58 : Operation 1789 [1/1] (0.00ns)   --->   "%tmp_961 = or i12 %tmp_2, i12 36" [viterbi.c:18]   --->   Operation 1789 'or' 'tmp_961' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1790 [1/1] (0.00ns)   --->   "%tmp_961_cast = zext i12 %tmp_961" [viterbi.c:18]   --->   Operation 1790 'zext' 'tmp_961_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1791 [1/1] (0.00ns)   --->   "%llike_addr_36 = getelementptr i128 %llike, i64 0, i64 %tmp_961_cast" [viterbi.c:18]   --->   Operation 1791 'getelementptr' 'llike_addr_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1792 [1/1] (0.00ns)   --->   "%llike_1_addr_36 = getelementptr i128 %llike_1, i64 0, i64 %tmp_961_cast" [viterbi.c:18]   --->   Operation 1792 'getelementptr' 'llike_1_addr_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1793 [1/1] (0.00ns)   --->   "%bitcast_ln29_44 = bitcast i64 %p_22" [viterbi.c:29]   --->   Operation 1793 'bitcast' 'bitcast_ln29_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1794 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_44, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1794 'partselect' 'tmp_108' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1795 [1/1] (0.00ns)   --->   "%trunc_ln29_44 = trunc i64 %bitcast_ln29_44" [viterbi.c:29]   --->   Operation 1795 'trunc' 'trunc_ln29_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1796 [1/1] (0.00ns)   --->   "%bitcast_ln29_45 = bitcast i64 %min_p_44" [viterbi.c:29]   --->   Operation 1796 'bitcast' 'bitcast_ln29_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1797 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_45, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1797 'partselect' 'tmp_109' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1798 [1/1] (0.00ns)   --->   "%trunc_ln29_45 = trunc i64 %bitcast_ln29_45" [viterbi.c:29]   --->   Operation 1798 'trunc' 'trunc_ln29_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1799 [1/1] (0.98ns)   --->   "%icmp_ln29_88 = icmp_ne  i11 %tmp_108, i11 2047" [viterbi.c:29]   --->   Operation 1799 'icmp' 'icmp_ln29_88' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1800 [1/1] (1.43ns)   --->   "%icmp_ln29_89 = icmp_eq  i52 %trunc_ln29_44, i52 0" [viterbi.c:29]   --->   Operation 1800 'icmp' 'icmp_ln29_89' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_45)   --->   "%or_ln29_44 = or i1 %icmp_ln29_89, i1 %icmp_ln29_88" [viterbi.c:29]   --->   Operation 1801 'or' 'or_ln29_44' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1802 [1/1] (0.98ns)   --->   "%icmp_ln29_90 = icmp_ne  i11 %tmp_109, i11 2047" [viterbi.c:29]   --->   Operation 1802 'icmp' 'icmp_ln29_90' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1803 [1/1] (1.43ns)   --->   "%icmp_ln29_91 = icmp_eq  i52 %trunc_ln29_45, i52 0" [viterbi.c:29]   --->   Operation 1803 'icmp' 'icmp_ln29_91' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_45)   --->   "%or_ln29_45 = or i1 %icmp_ln29_91, i1 %icmp_ln29_90" [viterbi.c:29]   --->   Operation 1804 'or' 'or_ln29_45' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_45)   --->   "%and_ln29_44 = and i1 %or_ln29_44, i1 %or_ln29_45" [viterbi.c:29]   --->   Operation 1805 'and' 'and_ln29_44' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1806 [1/2] (3.02ns)   --->   "%tmp_110 = fcmp_olt  i64 %p_22, i64 %min_p_44" [viterbi.c:29]   --->   Operation 1806 'dcmp' 'tmp_110' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1807 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_45 = and i1 %and_ln29_44, i1 %tmp_110" [viterbi.c:29]   --->   Operation 1807 'and' 'and_ln29_45' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1808 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_46 = select i1 %and_ln29_45, i64 %p_22, i64 %min_p_44" [viterbi.c:29]   --->   Operation 1808 'select' 'min_p_46' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 1809 [2/2] (3.02ns)   --->   "%tmp_115 = fcmp_olt  i64 %p_23, i64 %min_p_46" [viterbi.c:29]   --->   Operation 1809 'dcmp' 'tmp_115' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1810 [1/5] (5.86ns)   --->   "%p_24 = dadd i64 %add52_23, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1810 'dadd' 'p_24' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1811 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_24, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1811 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1812 [2/5] (5.86ns)   --->   "%p_25 = dadd i64 %add52_24, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1812 'dadd' 'p_25' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1813 [3/5] (5.86ns)   --->   "%p_26 = dadd i64 %add52_25, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1813 'dadd' 'p_26' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1814 [4/5] (5.86ns)   --->   "%p_27 = dadd i64 %add52_26, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1814 'dadd' 'p_27' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1815 [5/5] (5.86ns)   --->   "%p_28 = dadd i64 %add52_27, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1815 'dadd' 'p_28' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1816 [1/5] (5.86ns)   --->   "%add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29" [viterbi.c:26]   --->   Operation 1816 'dadd' 'add52_28' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1817 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_28, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1817 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1818 [2/5] (5.86ns)   --->   "%add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30" [viterbi.c:26]   --->   Operation 1818 'dadd' 'add52_29' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1819 [3/5] (5.86ns)   --->   "%add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31" [viterbi.c:26]   --->   Operation 1819 'dadd' 'add52_30' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1820 [4/5] (5.86ns)   --->   "%add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32" [viterbi.c:26]   --->   Operation 1820 'dadd' 'add52_31' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1821 [1/1] (0.00ns)   --->   "%bitcast_ln27_33 = bitcast i64 %trunc_ln27_17" [viterbi.c:27]   --->   Operation 1821 'bitcast' 'bitcast_ln27_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1822 [5/5] (5.86ns)   --->   "%add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33" [viterbi.c:26]   --->   Operation 1822 'dadd' 'add52_32' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1823 [1/2] (2.26ns)   --->   "%llike_load_35 = load i12 %llike_addr_35" [viterbi.c:26]   --->   Operation 1823 'load' 'llike_load_35' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_58 : Operation 1824 [1/1] (0.00ns)   --->   "%zext_ln26_68 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1824 'zext' 'zext_ln26_68' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1825 [1/1] (2.37ns)   --->   "%lshr_ln26_68 = lshr i128 %llike_load_35, i128 %zext_ln26_68" [viterbi.c:26]   --->   Operation 1825 'lshr' 'lshr_ln26_68' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1826 [1/1] (0.00ns)   --->   "%trunc_ln26_68 = trunc i128 %lshr_ln26_68" [viterbi.c:26]   --->   Operation 1826 'trunc' 'trunc_ln26_68' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1827 [1/1] (0.00ns)   --->   "%bitcast_ln26_68 = bitcast i64 %trunc_ln26_68" [viterbi.c:26]   --->   Operation 1827 'bitcast' 'bitcast_ln26_68' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1828 [1/2] (2.26ns)   --->   "%llike_1_load_35 = load i12 %llike_1_addr_35" [viterbi.c:26]   --->   Operation 1828 'load' 'llike_1_load_35' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_58 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln26_69 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1829 'zext' 'zext_ln26_69' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1830 [1/1] (2.37ns)   --->   "%lshr_ln26_69 = lshr i128 %llike_1_load_35, i128 %zext_ln26_69" [viterbi.c:26]   --->   Operation 1830 'lshr' 'lshr_ln26_69' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1831 [1/1] (0.00ns)   --->   "%trunc_ln26_69 = trunc i128 %lshr_ln26_69" [viterbi.c:26]   --->   Operation 1831 'trunc' 'trunc_ln26_69' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1832 [1/1] (0.00ns)   --->   "%bitcast_ln26_69 = bitcast i64 %trunc_ln26_69" [viterbi.c:26]   --->   Operation 1832 'bitcast' 'bitcast_ln26_69' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_58 : Operation 1833 [1/1] (0.84ns)   --->   "%tmp_163 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_68, i64 %bitcast_ln26_69, i2 %tmp" [viterbi.c:26]   --->   Operation 1833 'mux' 'tmp_163' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1834 [2/2] (2.26ns)   --->   "%llike_load_36 = load i12 %llike_addr_36" [viterbi.c:26]   --->   Operation 1834 'load' 'llike_load_36' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_58 : Operation 1835 [2/2] (2.26ns)   --->   "%llike_1_load_36 = load i12 %llike_1_addr_36" [viterbi.c:26]   --->   Operation 1835 'load' 'llike_1_load_36' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 59 <SV = 58> <Delay = 7.15>
ST_59 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp_962 = or i12 %tmp_2, i12 37" [viterbi.c:18]   --->   Operation 1836 'or' 'tmp_962' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1837 [1/1] (0.00ns)   --->   "%tmp_962_cast = zext i12 %tmp_962" [viterbi.c:18]   --->   Operation 1837 'zext' 'tmp_962_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1838 [1/1] (0.00ns)   --->   "%llike_addr_37 = getelementptr i128 %llike, i64 0, i64 %tmp_962_cast" [viterbi.c:18]   --->   Operation 1838 'getelementptr' 'llike_addr_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1839 [1/1] (0.00ns)   --->   "%llike_1_addr_37 = getelementptr i128 %llike_1, i64 0, i64 %tmp_962_cast" [viterbi.c:18]   --->   Operation 1839 'getelementptr' 'llike_1_addr_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1840 [1/1] (0.00ns)   --->   "%bitcast_ln29_46 = bitcast i64 %p_23" [viterbi.c:29]   --->   Operation 1840 'bitcast' 'bitcast_ln29_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_46, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1841 'partselect' 'tmp_113' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1842 [1/1] (0.00ns)   --->   "%trunc_ln29_46 = trunc i64 %bitcast_ln29_46" [viterbi.c:29]   --->   Operation 1842 'trunc' 'trunc_ln29_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1843 [1/1] (0.00ns)   --->   "%bitcast_ln29_47 = bitcast i64 %min_p_46" [viterbi.c:29]   --->   Operation 1843 'bitcast' 'bitcast_ln29_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1844 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_47, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1844 'partselect' 'tmp_114' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1845 [1/1] (0.00ns)   --->   "%trunc_ln29_47 = trunc i64 %bitcast_ln29_47" [viterbi.c:29]   --->   Operation 1845 'trunc' 'trunc_ln29_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1846 [1/1] (0.98ns)   --->   "%icmp_ln29_92 = icmp_ne  i11 %tmp_113, i11 2047" [viterbi.c:29]   --->   Operation 1846 'icmp' 'icmp_ln29_92' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1847 [1/1] (1.43ns)   --->   "%icmp_ln29_93 = icmp_eq  i52 %trunc_ln29_46, i52 0" [viterbi.c:29]   --->   Operation 1847 'icmp' 'icmp_ln29_93' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_47)   --->   "%or_ln29_46 = or i1 %icmp_ln29_93, i1 %icmp_ln29_92" [viterbi.c:29]   --->   Operation 1848 'or' 'or_ln29_46' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1849 [1/1] (0.98ns)   --->   "%icmp_ln29_94 = icmp_ne  i11 %tmp_114, i11 2047" [viterbi.c:29]   --->   Operation 1849 'icmp' 'icmp_ln29_94' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1850 [1/1] (1.43ns)   --->   "%icmp_ln29_95 = icmp_eq  i52 %trunc_ln29_47, i52 0" [viterbi.c:29]   --->   Operation 1850 'icmp' 'icmp_ln29_95' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_47)   --->   "%or_ln29_47 = or i1 %icmp_ln29_95, i1 %icmp_ln29_94" [viterbi.c:29]   --->   Operation 1851 'or' 'or_ln29_47' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_47)   --->   "%and_ln29_46 = and i1 %or_ln29_46, i1 %or_ln29_47" [viterbi.c:29]   --->   Operation 1852 'and' 'and_ln29_46' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1853 [1/2] (3.02ns)   --->   "%tmp_115 = fcmp_olt  i64 %p_23, i64 %min_p_46" [viterbi.c:29]   --->   Operation 1853 'dcmp' 'tmp_115' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1854 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_47 = and i1 %and_ln29_46, i1 %tmp_115" [viterbi.c:29]   --->   Operation 1854 'and' 'and_ln29_47' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1855 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_48 = select i1 %and_ln29_47, i64 %p_23, i64 %min_p_46" [viterbi.c:29]   --->   Operation 1855 'select' 'min_p_48' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 1856 [2/2] (3.02ns)   --->   "%tmp_120 = fcmp_olt  i64 %p_24, i64 %min_p_48" [viterbi.c:29]   --->   Operation 1856 'dcmp' 'tmp_120' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1857 [1/5] (5.86ns)   --->   "%p_25 = dadd i64 %add52_24, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1857 'dadd' 'p_25' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1858 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_25, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1858 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1859 [2/5] (5.86ns)   --->   "%p_26 = dadd i64 %add52_25, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1859 'dadd' 'p_26' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1860 [3/5] (5.86ns)   --->   "%p_27 = dadd i64 %add52_26, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1860 'dadd' 'p_27' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1861 [4/5] (5.86ns)   --->   "%p_28 = dadd i64 %add52_27, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1861 'dadd' 'p_28' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1862 [5/5] (5.86ns)   --->   "%p_29 = dadd i64 %add52_28, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1862 'dadd' 'p_29' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1863 [1/5] (5.86ns)   --->   "%add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30" [viterbi.c:26]   --->   Operation 1863 'dadd' 'add52_29' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1864 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_29, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1864 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1865 [2/5] (5.86ns)   --->   "%add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31" [viterbi.c:26]   --->   Operation 1865 'dadd' 'add52_30' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1866 [3/5] (5.86ns)   --->   "%add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32" [viterbi.c:26]   --->   Operation 1866 'dadd' 'add52_31' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1867 [4/5] (5.86ns)   --->   "%add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33" [viterbi.c:26]   --->   Operation 1867 'dadd' 'add52_32' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1868 [1/1] (0.00ns)   --->   "%bitcast_ln27_34 = bitcast i64 %trunc_ln27_18" [viterbi.c:27]   --->   Operation 1868 'bitcast' 'bitcast_ln27_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1869 [5/5] (5.86ns)   --->   "%add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34" [viterbi.c:26]   --->   Operation 1869 'dadd' 'add52_33' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1870 [1/2] (2.26ns)   --->   "%llike_load_36 = load i12 %llike_addr_36" [viterbi.c:26]   --->   Operation 1870 'load' 'llike_load_36' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_59 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln26_70 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1871 'zext' 'zext_ln26_70' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1872 [1/1] (2.37ns)   --->   "%lshr_ln26_70 = lshr i128 %llike_load_36, i128 %zext_ln26_70" [viterbi.c:26]   --->   Operation 1872 'lshr' 'lshr_ln26_70' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1873 [1/1] (0.00ns)   --->   "%trunc_ln26_70 = trunc i128 %lshr_ln26_70" [viterbi.c:26]   --->   Operation 1873 'trunc' 'trunc_ln26_70' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1874 [1/1] (0.00ns)   --->   "%bitcast_ln26_70 = bitcast i64 %trunc_ln26_70" [viterbi.c:26]   --->   Operation 1874 'bitcast' 'bitcast_ln26_70' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1875 [1/2] (2.26ns)   --->   "%llike_1_load_36 = load i12 %llike_1_addr_36" [viterbi.c:26]   --->   Operation 1875 'load' 'llike_1_load_36' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_59 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln26_71 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1876 'zext' 'zext_ln26_71' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1877 [1/1] (2.37ns)   --->   "%lshr_ln26_71 = lshr i128 %llike_1_load_36, i128 %zext_ln26_71" [viterbi.c:26]   --->   Operation 1877 'lshr' 'lshr_ln26_71' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1878 [1/1] (0.00ns)   --->   "%trunc_ln26_71 = trunc i128 %lshr_ln26_71" [viterbi.c:26]   --->   Operation 1878 'trunc' 'trunc_ln26_71' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1879 [1/1] (0.00ns)   --->   "%bitcast_ln26_71 = bitcast i64 %trunc_ln26_71" [viterbi.c:26]   --->   Operation 1879 'bitcast' 'bitcast_ln26_71' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_59 : Operation 1880 [1/1] (0.84ns)   --->   "%tmp_167 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_70, i64 %bitcast_ln26_71, i2 %tmp" [viterbi.c:26]   --->   Operation 1880 'mux' 'tmp_167' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1881 [2/2] (2.26ns)   --->   "%llike_load_37 = load i12 %llike_addr_37" [viterbi.c:26]   --->   Operation 1881 'load' 'llike_load_37' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_59 : Operation 1882 [2/2] (2.26ns)   --->   "%llike_1_load_37 = load i12 %llike_1_addr_37" [viterbi.c:26]   --->   Operation 1882 'load' 'llike_1_load_37' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 60 <SV = 59> <Delay = 7.15>
ST_60 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_963 = or i12 %tmp_2, i12 38" [viterbi.c:18]   --->   Operation 1883 'or' 'tmp_963' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1884 [1/1] (0.00ns)   --->   "%tmp_963_cast = zext i12 %tmp_963" [viterbi.c:18]   --->   Operation 1884 'zext' 'tmp_963_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1885 [1/1] (0.00ns)   --->   "%llike_addr_38 = getelementptr i128 %llike, i64 0, i64 %tmp_963_cast" [viterbi.c:18]   --->   Operation 1885 'getelementptr' 'llike_addr_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1886 [1/1] (0.00ns)   --->   "%llike_1_addr_38 = getelementptr i128 %llike_1, i64 0, i64 %tmp_963_cast" [viterbi.c:18]   --->   Operation 1886 'getelementptr' 'llike_1_addr_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1887 [1/1] (0.00ns)   --->   "%bitcast_ln29_48 = bitcast i64 %p_24" [viterbi.c:29]   --->   Operation 1887 'bitcast' 'bitcast_ln29_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_48, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1888 'partselect' 'tmp_118' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1889 [1/1] (0.00ns)   --->   "%trunc_ln29_48 = trunc i64 %bitcast_ln29_48" [viterbi.c:29]   --->   Operation 1889 'trunc' 'trunc_ln29_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1890 [1/1] (0.00ns)   --->   "%bitcast_ln29_49 = bitcast i64 %min_p_48" [viterbi.c:29]   --->   Operation 1890 'bitcast' 'bitcast_ln29_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1891 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_49, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1891 'partselect' 'tmp_119' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1892 [1/1] (0.00ns)   --->   "%trunc_ln29_49 = trunc i64 %bitcast_ln29_49" [viterbi.c:29]   --->   Operation 1892 'trunc' 'trunc_ln29_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1893 [1/1] (0.98ns)   --->   "%icmp_ln29_96 = icmp_ne  i11 %tmp_118, i11 2047" [viterbi.c:29]   --->   Operation 1893 'icmp' 'icmp_ln29_96' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1894 [1/1] (1.43ns)   --->   "%icmp_ln29_97 = icmp_eq  i52 %trunc_ln29_48, i52 0" [viterbi.c:29]   --->   Operation 1894 'icmp' 'icmp_ln29_97' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_49)   --->   "%or_ln29_48 = or i1 %icmp_ln29_97, i1 %icmp_ln29_96" [viterbi.c:29]   --->   Operation 1895 'or' 'or_ln29_48' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1896 [1/1] (0.98ns)   --->   "%icmp_ln29_98 = icmp_ne  i11 %tmp_119, i11 2047" [viterbi.c:29]   --->   Operation 1896 'icmp' 'icmp_ln29_98' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1897 [1/1] (1.43ns)   --->   "%icmp_ln29_99 = icmp_eq  i52 %trunc_ln29_49, i52 0" [viterbi.c:29]   --->   Operation 1897 'icmp' 'icmp_ln29_99' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_49)   --->   "%or_ln29_49 = or i1 %icmp_ln29_99, i1 %icmp_ln29_98" [viterbi.c:29]   --->   Operation 1898 'or' 'or_ln29_49' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_49)   --->   "%and_ln29_48 = and i1 %or_ln29_48, i1 %or_ln29_49" [viterbi.c:29]   --->   Operation 1899 'and' 'and_ln29_48' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1900 [1/2] (3.02ns)   --->   "%tmp_120 = fcmp_olt  i64 %p_24, i64 %min_p_48" [viterbi.c:29]   --->   Operation 1900 'dcmp' 'tmp_120' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1901 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_49 = and i1 %and_ln29_48, i1 %tmp_120" [viterbi.c:29]   --->   Operation 1901 'and' 'and_ln29_49' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1902 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_50 = select i1 %and_ln29_49, i64 %p_24, i64 %min_p_48" [viterbi.c:29]   --->   Operation 1902 'select' 'min_p_50' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1903 [2/2] (3.02ns)   --->   "%tmp_125 = fcmp_olt  i64 %p_25, i64 %min_p_50" [viterbi.c:29]   --->   Operation 1903 'dcmp' 'tmp_125' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1904 [1/5] (5.86ns)   --->   "%p_26 = dadd i64 %add52_25, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1904 'dadd' 'p_26' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1905 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_26, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1905 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1906 [2/5] (5.86ns)   --->   "%p_27 = dadd i64 %add52_26, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1906 'dadd' 'p_27' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1907 [3/5] (5.86ns)   --->   "%p_28 = dadd i64 %add52_27, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1907 'dadd' 'p_28' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1908 [4/5] (5.86ns)   --->   "%p_29 = dadd i64 %add52_28, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1908 'dadd' 'p_29' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1909 [5/5] (5.86ns)   --->   "%p_30 = dadd i64 %add52_29, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1909 'dadd' 'p_30' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1910 [1/5] (5.86ns)   --->   "%add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31" [viterbi.c:26]   --->   Operation 1910 'dadd' 'add52_30' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1911 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_30, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1911 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1912 [2/5] (5.86ns)   --->   "%add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32" [viterbi.c:26]   --->   Operation 1912 'dadd' 'add52_31' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1913 [3/5] (5.86ns)   --->   "%add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33" [viterbi.c:26]   --->   Operation 1913 'dadd' 'add52_32' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1914 [4/5] (5.86ns)   --->   "%add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34" [viterbi.c:26]   --->   Operation 1914 'dadd' 'add52_33' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1915 [1/1] (0.00ns)   --->   "%bitcast_ln27_35 = bitcast i64 %trunc_ln27_19" [viterbi.c:27]   --->   Operation 1915 'bitcast' 'bitcast_ln27_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1916 [5/5] (5.86ns)   --->   "%add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35" [viterbi.c:26]   --->   Operation 1916 'dadd' 'add52_34' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1917 [1/2] (2.26ns)   --->   "%llike_load_37 = load i12 %llike_addr_37" [viterbi.c:26]   --->   Operation 1917 'load' 'llike_load_37' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_60 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln26_72 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1918 'zext' 'zext_ln26_72' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1919 [1/1] (2.37ns)   --->   "%lshr_ln26_72 = lshr i128 %llike_load_37, i128 %zext_ln26_72" [viterbi.c:26]   --->   Operation 1919 'lshr' 'lshr_ln26_72' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1920 [1/1] (0.00ns)   --->   "%trunc_ln26_72 = trunc i128 %lshr_ln26_72" [viterbi.c:26]   --->   Operation 1920 'trunc' 'trunc_ln26_72' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1921 [1/1] (0.00ns)   --->   "%bitcast_ln26_72 = bitcast i64 %trunc_ln26_72" [viterbi.c:26]   --->   Operation 1921 'bitcast' 'bitcast_ln26_72' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1922 [1/2] (2.26ns)   --->   "%llike_1_load_37 = load i12 %llike_1_addr_37" [viterbi.c:26]   --->   Operation 1922 'load' 'llike_1_load_37' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_60 : Operation 1923 [1/1] (0.00ns)   --->   "%zext_ln26_73 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1923 'zext' 'zext_ln26_73' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1924 [1/1] (2.37ns)   --->   "%lshr_ln26_73 = lshr i128 %llike_1_load_37, i128 %zext_ln26_73" [viterbi.c:26]   --->   Operation 1924 'lshr' 'lshr_ln26_73' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln26_73 = trunc i128 %lshr_ln26_73" [viterbi.c:26]   --->   Operation 1925 'trunc' 'trunc_ln26_73' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1926 [1/1] (0.00ns)   --->   "%bitcast_ln26_73 = bitcast i64 %trunc_ln26_73" [viterbi.c:26]   --->   Operation 1926 'bitcast' 'bitcast_ln26_73' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_60 : Operation 1927 [1/1] (0.84ns)   --->   "%tmp_171 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_72, i64 %bitcast_ln26_73, i2 %tmp" [viterbi.c:26]   --->   Operation 1927 'mux' 'tmp_171' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1928 [2/2] (2.26ns)   --->   "%llike_load_38 = load i12 %llike_addr_38" [viterbi.c:26]   --->   Operation 1928 'load' 'llike_load_38' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_60 : Operation 1929 [2/2] (2.26ns)   --->   "%llike_1_load_38 = load i12 %llike_1_addr_38" [viterbi.c:26]   --->   Operation 1929 'load' 'llike_1_load_38' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 61 <SV = 60> <Delay = 7.15>
ST_61 : Operation 1930 [1/1] (0.00ns)   --->   "%tmp_964 = or i12 %tmp_2, i12 39" [viterbi.c:18]   --->   Operation 1930 'or' 'tmp_964' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1931 [1/1] (0.00ns)   --->   "%tmp_964_cast = zext i12 %tmp_964" [viterbi.c:18]   --->   Operation 1931 'zext' 'tmp_964_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1932 [1/1] (0.00ns)   --->   "%llike_addr_39 = getelementptr i128 %llike, i64 0, i64 %tmp_964_cast" [viterbi.c:18]   --->   Operation 1932 'getelementptr' 'llike_addr_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1933 [1/1] (0.00ns)   --->   "%llike_1_addr_39 = getelementptr i128 %llike_1, i64 0, i64 %tmp_964_cast" [viterbi.c:18]   --->   Operation 1933 'getelementptr' 'llike_1_addr_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1934 [1/1] (0.00ns)   --->   "%bitcast_ln29_50 = bitcast i64 %p_25" [viterbi.c:29]   --->   Operation 1934 'bitcast' 'bitcast_ln29_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_50, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1935 'partselect' 'tmp_123' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1936 [1/1] (0.00ns)   --->   "%trunc_ln29_50 = trunc i64 %bitcast_ln29_50" [viterbi.c:29]   --->   Operation 1936 'trunc' 'trunc_ln29_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1937 [1/1] (0.00ns)   --->   "%bitcast_ln29_51 = bitcast i64 %min_p_50" [viterbi.c:29]   --->   Operation 1937 'bitcast' 'bitcast_ln29_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_51, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1938 'partselect' 'tmp_124' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1939 [1/1] (0.00ns)   --->   "%trunc_ln29_51 = trunc i64 %bitcast_ln29_51" [viterbi.c:29]   --->   Operation 1939 'trunc' 'trunc_ln29_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1940 [1/1] (0.98ns)   --->   "%icmp_ln29_100 = icmp_ne  i11 %tmp_123, i11 2047" [viterbi.c:29]   --->   Operation 1940 'icmp' 'icmp_ln29_100' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1941 [1/1] (1.43ns)   --->   "%icmp_ln29_101 = icmp_eq  i52 %trunc_ln29_50, i52 0" [viterbi.c:29]   --->   Operation 1941 'icmp' 'icmp_ln29_101' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%or_ln29_50 = or i1 %icmp_ln29_101, i1 %icmp_ln29_100" [viterbi.c:29]   --->   Operation 1942 'or' 'or_ln29_50' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1943 [1/1] (0.98ns)   --->   "%icmp_ln29_102 = icmp_ne  i11 %tmp_124, i11 2047" [viterbi.c:29]   --->   Operation 1943 'icmp' 'icmp_ln29_102' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1944 [1/1] (1.43ns)   --->   "%icmp_ln29_103 = icmp_eq  i52 %trunc_ln29_51, i52 0" [viterbi.c:29]   --->   Operation 1944 'icmp' 'icmp_ln29_103' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%or_ln29_51 = or i1 %icmp_ln29_103, i1 %icmp_ln29_102" [viterbi.c:29]   --->   Operation 1945 'or' 'or_ln29_51' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%and_ln29_50 = and i1 %or_ln29_50, i1 %or_ln29_51" [viterbi.c:29]   --->   Operation 1946 'and' 'and_ln29_50' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1947 [1/2] (3.02ns)   --->   "%tmp_125 = fcmp_olt  i64 %p_25, i64 %min_p_50" [viterbi.c:29]   --->   Operation 1947 'dcmp' 'tmp_125' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1948 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_51 = and i1 %and_ln29_50, i1 %tmp_125" [viterbi.c:29]   --->   Operation 1948 'and' 'and_ln29_51' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1949 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_52 = select i1 %and_ln29_51, i64 %p_25, i64 %min_p_50" [viterbi.c:29]   --->   Operation 1949 'select' 'min_p_52' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1950 [2/2] (3.02ns)   --->   "%tmp_130 = fcmp_olt  i64 %p_26, i64 %min_p_52" [viterbi.c:29]   --->   Operation 1950 'dcmp' 'tmp_130' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1951 [1/5] (5.86ns)   --->   "%p_27 = dadd i64 %add52_26, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1951 'dadd' 'p_27' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1952 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_27, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1952 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1953 [2/5] (5.86ns)   --->   "%p_28 = dadd i64 %add52_27, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1953 'dadd' 'p_28' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1954 [3/5] (5.86ns)   --->   "%p_29 = dadd i64 %add52_28, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1954 'dadd' 'p_29' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1955 [4/5] (5.86ns)   --->   "%p_30 = dadd i64 %add52_29, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1955 'dadd' 'p_30' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1956 [5/5] (5.86ns)   --->   "%p_31 = dadd i64 %add52_30, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1956 'dadd' 'p_31' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1957 [1/5] (5.86ns)   --->   "%add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32" [viterbi.c:26]   --->   Operation 1957 'dadd' 'add52_31' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1958 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_31, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 1958 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1959 [2/5] (5.86ns)   --->   "%add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33" [viterbi.c:26]   --->   Operation 1959 'dadd' 'add52_32' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1960 [3/5] (5.86ns)   --->   "%add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34" [viterbi.c:26]   --->   Operation 1960 'dadd' 'add52_33' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1961 [4/5] (5.86ns)   --->   "%add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35" [viterbi.c:26]   --->   Operation 1961 'dadd' 'add52_34' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1962 [1/1] (0.00ns)   --->   "%bitcast_ln27_36 = bitcast i64 %trunc_ln27_20" [viterbi.c:27]   --->   Operation 1962 'bitcast' 'bitcast_ln27_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1963 [5/5] (5.86ns)   --->   "%add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36" [viterbi.c:26]   --->   Operation 1963 'dadd' 'add52_35' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1964 [1/2] (2.26ns)   --->   "%llike_load_38 = load i12 %llike_addr_38" [viterbi.c:26]   --->   Operation 1964 'load' 'llike_load_38' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_61 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln26_74 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1965 'zext' 'zext_ln26_74' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1966 [1/1] (2.37ns)   --->   "%lshr_ln26_74 = lshr i128 %llike_load_38, i128 %zext_ln26_74" [viterbi.c:26]   --->   Operation 1966 'lshr' 'lshr_ln26_74' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1967 [1/1] (0.00ns)   --->   "%trunc_ln26_74 = trunc i128 %lshr_ln26_74" [viterbi.c:26]   --->   Operation 1967 'trunc' 'trunc_ln26_74' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1968 [1/1] (0.00ns)   --->   "%bitcast_ln26_74 = bitcast i64 %trunc_ln26_74" [viterbi.c:26]   --->   Operation 1968 'bitcast' 'bitcast_ln26_74' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1969 [1/2] (2.26ns)   --->   "%llike_1_load_38 = load i12 %llike_1_addr_38" [viterbi.c:26]   --->   Operation 1969 'load' 'llike_1_load_38' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_61 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln26_75 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 1970 'zext' 'zext_ln26_75' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1971 [1/1] (2.37ns)   --->   "%lshr_ln26_75 = lshr i128 %llike_1_load_38, i128 %zext_ln26_75" [viterbi.c:26]   --->   Operation 1971 'lshr' 'lshr_ln26_75' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1972 [1/1] (0.00ns)   --->   "%trunc_ln26_75 = trunc i128 %lshr_ln26_75" [viterbi.c:26]   --->   Operation 1972 'trunc' 'trunc_ln26_75' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1973 [1/1] (0.00ns)   --->   "%bitcast_ln26_75 = bitcast i64 %trunc_ln26_75" [viterbi.c:26]   --->   Operation 1973 'bitcast' 'bitcast_ln26_75' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_61 : Operation 1974 [1/1] (0.84ns)   --->   "%tmp_175 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_74, i64 %bitcast_ln26_75, i2 %tmp" [viterbi.c:26]   --->   Operation 1974 'mux' 'tmp_175' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1975 [2/2] (2.26ns)   --->   "%llike_load_39 = load i12 %llike_addr_39" [viterbi.c:26]   --->   Operation 1975 'load' 'llike_load_39' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_61 : Operation 1976 [2/2] (2.26ns)   --->   "%llike_1_load_39 = load i12 %llike_1_addr_39" [viterbi.c:26]   --->   Operation 1976 'load' 'llike_1_load_39' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 62 <SV = 61> <Delay = 7.15>
ST_62 : Operation 1977 [1/1] (0.00ns)   --->   "%tmp_965 = or i12 %tmp_2, i12 40" [viterbi.c:18]   --->   Operation 1977 'or' 'tmp_965' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 1978 [1/1] (0.00ns)   --->   "%tmp_965_cast = zext i12 %tmp_965" [viterbi.c:18]   --->   Operation 1978 'zext' 'tmp_965_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 1979 [1/1] (0.00ns)   --->   "%llike_addr_40 = getelementptr i128 %llike, i64 0, i64 %tmp_965_cast" [viterbi.c:18]   --->   Operation 1979 'getelementptr' 'llike_addr_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 1980 [1/1] (0.00ns)   --->   "%llike_1_addr_40 = getelementptr i128 %llike_1, i64 0, i64 %tmp_965_cast" [viterbi.c:18]   --->   Operation 1980 'getelementptr' 'llike_1_addr_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 1981 [1/1] (0.00ns)   --->   "%bitcast_ln29_52 = bitcast i64 %p_26" [viterbi.c:29]   --->   Operation 1981 'bitcast' 'bitcast_ln29_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 1982 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_52, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1982 'partselect' 'tmp_128' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 1983 [1/1] (0.00ns)   --->   "%trunc_ln29_52 = trunc i64 %bitcast_ln29_52" [viterbi.c:29]   --->   Operation 1983 'trunc' 'trunc_ln29_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 1984 [1/1] (0.00ns)   --->   "%bitcast_ln29_53 = bitcast i64 %min_p_52" [viterbi.c:29]   --->   Operation 1984 'bitcast' 'bitcast_ln29_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 1985 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_53, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1985 'partselect' 'tmp_129' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 1986 [1/1] (0.00ns)   --->   "%trunc_ln29_53 = trunc i64 %bitcast_ln29_53" [viterbi.c:29]   --->   Operation 1986 'trunc' 'trunc_ln29_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 1987 [1/1] (0.98ns)   --->   "%icmp_ln29_104 = icmp_ne  i11 %tmp_128, i11 2047" [viterbi.c:29]   --->   Operation 1987 'icmp' 'icmp_ln29_104' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1988 [1/1] (1.43ns)   --->   "%icmp_ln29_105 = icmp_eq  i52 %trunc_ln29_52, i52 0" [viterbi.c:29]   --->   Operation 1988 'icmp' 'icmp_ln29_105' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%or_ln29_52 = or i1 %icmp_ln29_105, i1 %icmp_ln29_104" [viterbi.c:29]   --->   Operation 1989 'or' 'or_ln29_52' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1990 [1/1] (0.98ns)   --->   "%icmp_ln29_106 = icmp_ne  i11 %tmp_129, i11 2047" [viterbi.c:29]   --->   Operation 1990 'icmp' 'icmp_ln29_106' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1991 [1/1] (1.43ns)   --->   "%icmp_ln29_107 = icmp_eq  i52 %trunc_ln29_53, i52 0" [viterbi.c:29]   --->   Operation 1991 'icmp' 'icmp_ln29_107' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%or_ln29_53 = or i1 %icmp_ln29_107, i1 %icmp_ln29_106" [viterbi.c:29]   --->   Operation 1992 'or' 'or_ln29_53' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%and_ln29_52 = and i1 %or_ln29_52, i1 %or_ln29_53" [viterbi.c:29]   --->   Operation 1993 'and' 'and_ln29_52' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1994 [1/2] (3.02ns)   --->   "%tmp_130 = fcmp_olt  i64 %p_26, i64 %min_p_52" [viterbi.c:29]   --->   Operation 1994 'dcmp' 'tmp_130' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1995 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_53 = and i1 %and_ln29_52, i1 %tmp_130" [viterbi.c:29]   --->   Operation 1995 'and' 'and_ln29_53' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1996 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_54 = select i1 %and_ln29_53, i64 %p_26, i64 %min_p_52" [viterbi.c:29]   --->   Operation 1996 'select' 'min_p_54' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 1997 [2/2] (3.02ns)   --->   "%tmp_135 = fcmp_olt  i64 %p_27, i64 %min_p_54" [viterbi.c:29]   --->   Operation 1997 'dcmp' 'tmp_135' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1998 [1/5] (5.86ns)   --->   "%p_28 = dadd i64 %add52_27, i64 %tmp_10" [viterbi.c:27]   --->   Operation 1998 'dadd' 'p_28' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1999 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_28, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1999 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 2000 [2/5] (5.86ns)   --->   "%p_29 = dadd i64 %add52_28, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2000 'dadd' 'p_29' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2001 [3/5] (5.86ns)   --->   "%p_30 = dadd i64 %add52_29, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2001 'dadd' 'p_30' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2002 [4/5] (5.86ns)   --->   "%p_31 = dadd i64 %add52_30, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2002 'dadd' 'p_31' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2003 [5/5] (5.86ns)   --->   "%p_32 = dadd i64 %add52_31, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2003 'dadd' 'p_32' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2004 [1/5] (5.86ns)   --->   "%add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33" [viterbi.c:26]   --->   Operation 2004 'dadd' 'add52_32' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2005 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_32, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2005 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 2006 [2/5] (5.86ns)   --->   "%add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34" [viterbi.c:26]   --->   Operation 2006 'dadd' 'add52_33' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2007 [3/5] (5.86ns)   --->   "%add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35" [viterbi.c:26]   --->   Operation 2007 'dadd' 'add52_34' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2008 [4/5] (5.86ns)   --->   "%add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36" [viterbi.c:26]   --->   Operation 2008 'dadd' 'add52_35' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2009 [1/1] (0.00ns)   --->   "%bitcast_ln27_37 = bitcast i64 %trunc_ln27_21" [viterbi.c:27]   --->   Operation 2009 'bitcast' 'bitcast_ln27_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 2010 [5/5] (5.86ns)   --->   "%add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37" [viterbi.c:26]   --->   Operation 2010 'dadd' 'add52_36' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2011 [1/2] (2.26ns)   --->   "%llike_load_39 = load i12 %llike_addr_39" [viterbi.c:26]   --->   Operation 2011 'load' 'llike_load_39' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_62 : Operation 2012 [1/1] (0.00ns)   --->   "%zext_ln26_76 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2012 'zext' 'zext_ln26_76' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 2013 [1/1] (2.37ns)   --->   "%lshr_ln26_76 = lshr i128 %llike_load_39, i128 %zext_ln26_76" [viterbi.c:26]   --->   Operation 2013 'lshr' 'lshr_ln26_76' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2014 [1/1] (0.00ns)   --->   "%trunc_ln26_76 = trunc i128 %lshr_ln26_76" [viterbi.c:26]   --->   Operation 2014 'trunc' 'trunc_ln26_76' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 2015 [1/1] (0.00ns)   --->   "%bitcast_ln26_76 = bitcast i64 %trunc_ln26_76" [viterbi.c:26]   --->   Operation 2015 'bitcast' 'bitcast_ln26_76' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 2016 [1/2] (2.26ns)   --->   "%llike_1_load_39 = load i12 %llike_1_addr_39" [viterbi.c:26]   --->   Operation 2016 'load' 'llike_1_load_39' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_62 : Operation 2017 [1/1] (0.00ns)   --->   "%zext_ln26_77 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2017 'zext' 'zext_ln26_77' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 2018 [1/1] (2.37ns)   --->   "%lshr_ln26_77 = lshr i128 %llike_1_load_39, i128 %zext_ln26_77" [viterbi.c:26]   --->   Operation 2018 'lshr' 'lshr_ln26_77' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2019 [1/1] (0.00ns)   --->   "%trunc_ln26_77 = trunc i128 %lshr_ln26_77" [viterbi.c:26]   --->   Operation 2019 'trunc' 'trunc_ln26_77' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 2020 [1/1] (0.00ns)   --->   "%bitcast_ln26_77 = bitcast i64 %trunc_ln26_77" [viterbi.c:26]   --->   Operation 2020 'bitcast' 'bitcast_ln26_77' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_62 : Operation 2021 [1/1] (0.84ns)   --->   "%tmp_179 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_76, i64 %bitcast_ln26_77, i2 %tmp" [viterbi.c:26]   --->   Operation 2021 'mux' 'tmp_179' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2022 [2/2] (2.26ns)   --->   "%llike_load_40 = load i12 %llike_addr_40" [viterbi.c:26]   --->   Operation 2022 'load' 'llike_load_40' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_62 : Operation 2023 [2/2] (2.26ns)   --->   "%llike_1_load_40 = load i12 %llike_1_addr_40" [viterbi.c:26]   --->   Operation 2023 'load' 'llike_1_load_40' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 63 <SV = 62> <Delay = 7.15>
ST_63 : Operation 2024 [1/1] (0.00ns)   --->   "%tmp_966 = or i12 %tmp_2, i12 41" [viterbi.c:18]   --->   Operation 2024 'or' 'tmp_966' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2025 [1/1] (0.00ns)   --->   "%tmp_966_cast = zext i12 %tmp_966" [viterbi.c:18]   --->   Operation 2025 'zext' 'tmp_966_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2026 [1/1] (0.00ns)   --->   "%llike_addr_41 = getelementptr i128 %llike, i64 0, i64 %tmp_966_cast" [viterbi.c:18]   --->   Operation 2026 'getelementptr' 'llike_addr_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2027 [1/1] (0.00ns)   --->   "%llike_1_addr_41 = getelementptr i128 %llike_1, i64 0, i64 %tmp_966_cast" [viterbi.c:18]   --->   Operation 2027 'getelementptr' 'llike_1_addr_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2028 [1/1] (0.00ns)   --->   "%bitcast_ln29_54 = bitcast i64 %p_27" [viterbi.c:29]   --->   Operation 2028 'bitcast' 'bitcast_ln29_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2029 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_54, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2029 'partselect' 'tmp_133' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2030 [1/1] (0.00ns)   --->   "%trunc_ln29_54 = trunc i64 %bitcast_ln29_54" [viterbi.c:29]   --->   Operation 2030 'trunc' 'trunc_ln29_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2031 [1/1] (0.00ns)   --->   "%bitcast_ln29_55 = bitcast i64 %min_p_54" [viterbi.c:29]   --->   Operation 2031 'bitcast' 'bitcast_ln29_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2032 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_55, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2032 'partselect' 'tmp_134' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2033 [1/1] (0.00ns)   --->   "%trunc_ln29_55 = trunc i64 %bitcast_ln29_55" [viterbi.c:29]   --->   Operation 2033 'trunc' 'trunc_ln29_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2034 [1/1] (0.98ns)   --->   "%icmp_ln29_108 = icmp_ne  i11 %tmp_133, i11 2047" [viterbi.c:29]   --->   Operation 2034 'icmp' 'icmp_ln29_108' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2035 [1/1] (1.43ns)   --->   "%icmp_ln29_109 = icmp_eq  i52 %trunc_ln29_54, i52 0" [viterbi.c:29]   --->   Operation 2035 'icmp' 'icmp_ln29_109' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%or_ln29_54 = or i1 %icmp_ln29_109, i1 %icmp_ln29_108" [viterbi.c:29]   --->   Operation 2036 'or' 'or_ln29_54' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2037 [1/1] (0.98ns)   --->   "%icmp_ln29_110 = icmp_ne  i11 %tmp_134, i11 2047" [viterbi.c:29]   --->   Operation 2037 'icmp' 'icmp_ln29_110' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2038 [1/1] (1.43ns)   --->   "%icmp_ln29_111 = icmp_eq  i52 %trunc_ln29_55, i52 0" [viterbi.c:29]   --->   Operation 2038 'icmp' 'icmp_ln29_111' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%or_ln29_55 = or i1 %icmp_ln29_111, i1 %icmp_ln29_110" [viterbi.c:29]   --->   Operation 2039 'or' 'or_ln29_55' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%and_ln29_54 = and i1 %or_ln29_54, i1 %or_ln29_55" [viterbi.c:29]   --->   Operation 2040 'and' 'and_ln29_54' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2041 [1/2] (3.02ns)   --->   "%tmp_135 = fcmp_olt  i64 %p_27, i64 %min_p_54" [viterbi.c:29]   --->   Operation 2041 'dcmp' 'tmp_135' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2042 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_55 = and i1 %and_ln29_54, i1 %tmp_135" [viterbi.c:29]   --->   Operation 2042 'and' 'and_ln29_55' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2043 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_56 = select i1 %and_ln29_55, i64 %p_27, i64 %min_p_54" [viterbi.c:29]   --->   Operation 2043 'select' 'min_p_56' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2044 [2/2] (3.02ns)   --->   "%tmp_140 = fcmp_olt  i64 %p_28, i64 %min_p_56" [viterbi.c:29]   --->   Operation 2044 'dcmp' 'tmp_140' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2045 [1/5] (5.86ns)   --->   "%p_29 = dadd i64 %add52_28, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2045 'dadd' 'p_29' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2046 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_29, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2046 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2047 [2/5] (5.86ns)   --->   "%p_30 = dadd i64 %add52_29, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2047 'dadd' 'p_30' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2048 [3/5] (5.86ns)   --->   "%p_31 = dadd i64 %add52_30, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2048 'dadd' 'p_31' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2049 [4/5] (5.86ns)   --->   "%p_32 = dadd i64 %add52_31, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2049 'dadd' 'p_32' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2050 [5/5] (5.86ns)   --->   "%p_33 = dadd i64 %add52_32, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2050 'dadd' 'p_33' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2051 [1/5] (5.86ns)   --->   "%add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34" [viterbi.c:26]   --->   Operation 2051 'dadd' 'add52_33' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2052 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_33, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2052 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2053 [2/5] (5.86ns)   --->   "%add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35" [viterbi.c:26]   --->   Operation 2053 'dadd' 'add52_34' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2054 [3/5] (5.86ns)   --->   "%add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36" [viterbi.c:26]   --->   Operation 2054 'dadd' 'add52_35' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2055 [4/5] (5.86ns)   --->   "%add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37" [viterbi.c:26]   --->   Operation 2055 'dadd' 'add52_36' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2056 [1/1] (0.00ns)   --->   "%bitcast_ln27_38 = bitcast i64 %trunc_ln27_22" [viterbi.c:27]   --->   Operation 2056 'bitcast' 'bitcast_ln27_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2057 [5/5] (5.86ns)   --->   "%add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38" [viterbi.c:26]   --->   Operation 2057 'dadd' 'add52_37' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2058 [1/2] (2.26ns)   --->   "%llike_load_40 = load i12 %llike_addr_40" [viterbi.c:26]   --->   Operation 2058 'load' 'llike_load_40' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_63 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln26_78 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2059 'zext' 'zext_ln26_78' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2060 [1/1] (2.37ns)   --->   "%lshr_ln26_78 = lshr i128 %llike_load_40, i128 %zext_ln26_78" [viterbi.c:26]   --->   Operation 2060 'lshr' 'lshr_ln26_78' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2061 [1/1] (0.00ns)   --->   "%trunc_ln26_78 = trunc i128 %lshr_ln26_78" [viterbi.c:26]   --->   Operation 2061 'trunc' 'trunc_ln26_78' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2062 [1/1] (0.00ns)   --->   "%bitcast_ln26_78 = bitcast i64 %trunc_ln26_78" [viterbi.c:26]   --->   Operation 2062 'bitcast' 'bitcast_ln26_78' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2063 [1/2] (2.26ns)   --->   "%llike_1_load_40 = load i12 %llike_1_addr_40" [viterbi.c:26]   --->   Operation 2063 'load' 'llike_1_load_40' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_63 : Operation 2064 [1/1] (0.00ns)   --->   "%zext_ln26_79 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2064 'zext' 'zext_ln26_79' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2065 [1/1] (2.37ns)   --->   "%lshr_ln26_79 = lshr i128 %llike_1_load_40, i128 %zext_ln26_79" [viterbi.c:26]   --->   Operation 2065 'lshr' 'lshr_ln26_79' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2066 [1/1] (0.00ns)   --->   "%trunc_ln26_79 = trunc i128 %lshr_ln26_79" [viterbi.c:26]   --->   Operation 2066 'trunc' 'trunc_ln26_79' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2067 [1/1] (0.00ns)   --->   "%bitcast_ln26_79 = bitcast i64 %trunc_ln26_79" [viterbi.c:26]   --->   Operation 2067 'bitcast' 'bitcast_ln26_79' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_63 : Operation 2068 [1/1] (0.84ns)   --->   "%tmp_183 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_78, i64 %bitcast_ln26_79, i2 %tmp" [viterbi.c:26]   --->   Operation 2068 'mux' 'tmp_183' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2069 [2/2] (2.26ns)   --->   "%llike_load_41 = load i12 %llike_addr_41" [viterbi.c:26]   --->   Operation 2069 'load' 'llike_load_41' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_63 : Operation 2070 [2/2] (2.26ns)   --->   "%llike_1_load_41 = load i12 %llike_1_addr_41" [viterbi.c:26]   --->   Operation 2070 'load' 'llike_1_load_41' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 64 <SV = 63> <Delay = 7.15>
ST_64 : Operation 2071 [1/1] (0.00ns)   --->   "%tmp_967 = or i12 %tmp_2, i12 42" [viterbi.c:18]   --->   Operation 2071 'or' 'tmp_967' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp_967_cast = zext i12 %tmp_967" [viterbi.c:18]   --->   Operation 2072 'zext' 'tmp_967_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2073 [1/1] (0.00ns)   --->   "%llike_addr_42 = getelementptr i128 %llike, i64 0, i64 %tmp_967_cast" [viterbi.c:18]   --->   Operation 2073 'getelementptr' 'llike_addr_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2074 [1/1] (0.00ns)   --->   "%llike_1_addr_42 = getelementptr i128 %llike_1, i64 0, i64 %tmp_967_cast" [viterbi.c:18]   --->   Operation 2074 'getelementptr' 'llike_1_addr_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2075 [1/1] (0.00ns)   --->   "%bitcast_ln29_56 = bitcast i64 %p_28" [viterbi.c:29]   --->   Operation 2075 'bitcast' 'bitcast_ln29_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2076 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_56, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2076 'partselect' 'tmp_138' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2077 [1/1] (0.00ns)   --->   "%trunc_ln29_56 = trunc i64 %bitcast_ln29_56" [viterbi.c:29]   --->   Operation 2077 'trunc' 'trunc_ln29_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2078 [1/1] (0.00ns)   --->   "%bitcast_ln29_57 = bitcast i64 %min_p_56" [viterbi.c:29]   --->   Operation 2078 'bitcast' 'bitcast_ln29_57' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2079 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_57, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2079 'partselect' 'tmp_139' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2080 [1/1] (0.00ns)   --->   "%trunc_ln29_57 = trunc i64 %bitcast_ln29_57" [viterbi.c:29]   --->   Operation 2080 'trunc' 'trunc_ln29_57' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2081 [1/1] (0.98ns)   --->   "%icmp_ln29_112 = icmp_ne  i11 %tmp_138, i11 2047" [viterbi.c:29]   --->   Operation 2081 'icmp' 'icmp_ln29_112' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2082 [1/1] (1.43ns)   --->   "%icmp_ln29_113 = icmp_eq  i52 %trunc_ln29_56, i52 0" [viterbi.c:29]   --->   Operation 2082 'icmp' 'icmp_ln29_113' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_57)   --->   "%or_ln29_56 = or i1 %icmp_ln29_113, i1 %icmp_ln29_112" [viterbi.c:29]   --->   Operation 2083 'or' 'or_ln29_56' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2084 [1/1] (0.98ns)   --->   "%icmp_ln29_114 = icmp_ne  i11 %tmp_139, i11 2047" [viterbi.c:29]   --->   Operation 2084 'icmp' 'icmp_ln29_114' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2085 [1/1] (1.43ns)   --->   "%icmp_ln29_115 = icmp_eq  i52 %trunc_ln29_57, i52 0" [viterbi.c:29]   --->   Operation 2085 'icmp' 'icmp_ln29_115' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_57)   --->   "%or_ln29_57 = or i1 %icmp_ln29_115, i1 %icmp_ln29_114" [viterbi.c:29]   --->   Operation 2086 'or' 'or_ln29_57' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_57)   --->   "%and_ln29_56 = and i1 %or_ln29_56, i1 %or_ln29_57" [viterbi.c:29]   --->   Operation 2087 'and' 'and_ln29_56' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2088 [1/2] (3.02ns)   --->   "%tmp_140 = fcmp_olt  i64 %p_28, i64 %min_p_56" [viterbi.c:29]   --->   Operation 2088 'dcmp' 'tmp_140' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2089 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_57 = and i1 %and_ln29_56, i1 %tmp_140" [viterbi.c:29]   --->   Operation 2089 'and' 'and_ln29_57' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2090 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_58 = select i1 %and_ln29_57, i64 %p_28, i64 %min_p_56" [viterbi.c:29]   --->   Operation 2090 'select' 'min_p_58' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2091 [2/2] (3.02ns)   --->   "%tmp_145 = fcmp_olt  i64 %p_29, i64 %min_p_58" [viterbi.c:29]   --->   Operation 2091 'dcmp' 'tmp_145' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2092 [1/5] (5.86ns)   --->   "%p_30 = dadd i64 %add52_29, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2092 'dadd' 'p_30' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2093 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_30, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2093 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2094 [2/5] (5.86ns)   --->   "%p_31 = dadd i64 %add52_30, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2094 'dadd' 'p_31' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2095 [3/5] (5.86ns)   --->   "%p_32 = dadd i64 %add52_31, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2095 'dadd' 'p_32' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2096 [4/5] (5.86ns)   --->   "%p_33 = dadd i64 %add52_32, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2096 'dadd' 'p_33' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2097 [5/5] (5.86ns)   --->   "%p_34 = dadd i64 %add52_33, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2097 'dadd' 'p_34' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2098 [1/5] (5.86ns)   --->   "%add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35" [viterbi.c:26]   --->   Operation 2098 'dadd' 'add52_34' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2099 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_34, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2099 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2100 [2/5] (5.86ns)   --->   "%add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36" [viterbi.c:26]   --->   Operation 2100 'dadd' 'add52_35' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2101 [3/5] (5.86ns)   --->   "%add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37" [viterbi.c:26]   --->   Operation 2101 'dadd' 'add52_36' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2102 [4/5] (5.86ns)   --->   "%add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38" [viterbi.c:26]   --->   Operation 2102 'dadd' 'add52_37' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2103 [1/1] (0.00ns)   --->   "%bitcast_ln27_39 = bitcast i64 %trunc_ln27_23" [viterbi.c:27]   --->   Operation 2103 'bitcast' 'bitcast_ln27_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2104 [5/5] (5.86ns)   --->   "%add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39" [viterbi.c:26]   --->   Operation 2104 'dadd' 'add52_38' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2105 [1/2] (2.26ns)   --->   "%llike_load_41 = load i12 %llike_addr_41" [viterbi.c:26]   --->   Operation 2105 'load' 'llike_load_41' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_64 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln26_80 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2106 'zext' 'zext_ln26_80' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2107 [1/1] (2.37ns)   --->   "%lshr_ln26_80 = lshr i128 %llike_load_41, i128 %zext_ln26_80" [viterbi.c:26]   --->   Operation 2107 'lshr' 'lshr_ln26_80' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2108 [1/1] (0.00ns)   --->   "%trunc_ln26_80 = trunc i128 %lshr_ln26_80" [viterbi.c:26]   --->   Operation 2108 'trunc' 'trunc_ln26_80' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2109 [1/1] (0.00ns)   --->   "%bitcast_ln26_80 = bitcast i64 %trunc_ln26_80" [viterbi.c:26]   --->   Operation 2109 'bitcast' 'bitcast_ln26_80' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2110 [1/2] (2.26ns)   --->   "%llike_1_load_41 = load i12 %llike_1_addr_41" [viterbi.c:26]   --->   Operation 2110 'load' 'llike_1_load_41' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_64 : Operation 2111 [1/1] (0.00ns)   --->   "%zext_ln26_81 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2111 'zext' 'zext_ln26_81' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2112 [1/1] (2.37ns)   --->   "%lshr_ln26_81 = lshr i128 %llike_1_load_41, i128 %zext_ln26_81" [viterbi.c:26]   --->   Operation 2112 'lshr' 'lshr_ln26_81' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2113 [1/1] (0.00ns)   --->   "%trunc_ln26_81 = trunc i128 %lshr_ln26_81" [viterbi.c:26]   --->   Operation 2113 'trunc' 'trunc_ln26_81' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2114 [1/1] (0.00ns)   --->   "%bitcast_ln26_81 = bitcast i64 %trunc_ln26_81" [viterbi.c:26]   --->   Operation 2114 'bitcast' 'bitcast_ln26_81' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_64 : Operation 2115 [1/1] (0.84ns)   --->   "%tmp_187 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_80, i64 %bitcast_ln26_81, i2 %tmp" [viterbi.c:26]   --->   Operation 2115 'mux' 'tmp_187' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2116 [2/2] (2.26ns)   --->   "%llike_load_42 = load i12 %llike_addr_42" [viterbi.c:26]   --->   Operation 2116 'load' 'llike_load_42' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_64 : Operation 2117 [2/2] (2.26ns)   --->   "%llike_1_load_42 = load i12 %llike_1_addr_42" [viterbi.c:26]   --->   Operation 2117 'load' 'llike_1_load_42' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 65 <SV = 64> <Delay = 7.15>
ST_65 : Operation 2118 [1/1] (0.00ns)   --->   "%tmp_968 = or i12 %tmp_2, i12 43" [viterbi.c:18]   --->   Operation 2118 'or' 'tmp_968' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2119 [1/1] (0.00ns)   --->   "%tmp_968_cast = zext i12 %tmp_968" [viterbi.c:18]   --->   Operation 2119 'zext' 'tmp_968_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2120 [1/1] (0.00ns)   --->   "%llike_addr_43 = getelementptr i128 %llike, i64 0, i64 %tmp_968_cast" [viterbi.c:18]   --->   Operation 2120 'getelementptr' 'llike_addr_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2121 [1/1] (0.00ns)   --->   "%llike_1_addr_43 = getelementptr i128 %llike_1, i64 0, i64 %tmp_968_cast" [viterbi.c:18]   --->   Operation 2121 'getelementptr' 'llike_1_addr_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2122 [1/1] (0.00ns)   --->   "%bitcast_ln29_58 = bitcast i64 %p_29" [viterbi.c:29]   --->   Operation 2122 'bitcast' 'bitcast_ln29_58' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2123 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_58, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2123 'partselect' 'tmp_143' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2124 [1/1] (0.00ns)   --->   "%trunc_ln29_58 = trunc i64 %bitcast_ln29_58" [viterbi.c:29]   --->   Operation 2124 'trunc' 'trunc_ln29_58' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2125 [1/1] (0.00ns)   --->   "%bitcast_ln29_59 = bitcast i64 %min_p_58" [viterbi.c:29]   --->   Operation 2125 'bitcast' 'bitcast_ln29_59' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2126 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_59, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2126 'partselect' 'tmp_144' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2127 [1/1] (0.00ns)   --->   "%trunc_ln29_59 = trunc i64 %bitcast_ln29_59" [viterbi.c:29]   --->   Operation 2127 'trunc' 'trunc_ln29_59' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2128 [1/1] (0.98ns)   --->   "%icmp_ln29_116 = icmp_ne  i11 %tmp_143, i11 2047" [viterbi.c:29]   --->   Operation 2128 'icmp' 'icmp_ln29_116' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2129 [1/1] (1.43ns)   --->   "%icmp_ln29_117 = icmp_eq  i52 %trunc_ln29_58, i52 0" [viterbi.c:29]   --->   Operation 2129 'icmp' 'icmp_ln29_117' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_59)   --->   "%or_ln29_58 = or i1 %icmp_ln29_117, i1 %icmp_ln29_116" [viterbi.c:29]   --->   Operation 2130 'or' 'or_ln29_58' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2131 [1/1] (0.98ns)   --->   "%icmp_ln29_118 = icmp_ne  i11 %tmp_144, i11 2047" [viterbi.c:29]   --->   Operation 2131 'icmp' 'icmp_ln29_118' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2132 [1/1] (1.43ns)   --->   "%icmp_ln29_119 = icmp_eq  i52 %trunc_ln29_59, i52 0" [viterbi.c:29]   --->   Operation 2132 'icmp' 'icmp_ln29_119' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_59)   --->   "%or_ln29_59 = or i1 %icmp_ln29_119, i1 %icmp_ln29_118" [viterbi.c:29]   --->   Operation 2133 'or' 'or_ln29_59' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_59)   --->   "%and_ln29_58 = and i1 %or_ln29_58, i1 %or_ln29_59" [viterbi.c:29]   --->   Operation 2134 'and' 'and_ln29_58' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2135 [1/2] (3.02ns)   --->   "%tmp_145 = fcmp_olt  i64 %p_29, i64 %min_p_58" [viterbi.c:29]   --->   Operation 2135 'dcmp' 'tmp_145' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2136 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_59 = and i1 %and_ln29_58, i1 %tmp_145" [viterbi.c:29]   --->   Operation 2136 'and' 'and_ln29_59' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2137 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_60 = select i1 %and_ln29_59, i64 %p_29, i64 %min_p_58" [viterbi.c:29]   --->   Operation 2137 'select' 'min_p_60' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 2138 [2/2] (3.02ns)   --->   "%tmp_150 = fcmp_olt  i64 %p_30, i64 %min_p_60" [viterbi.c:29]   --->   Operation 2138 'dcmp' 'tmp_150' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2139 [1/5] (5.86ns)   --->   "%p_31 = dadd i64 %add52_30, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2139 'dadd' 'p_31' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2140 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_31, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2140 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2141 [2/5] (5.86ns)   --->   "%p_32 = dadd i64 %add52_31, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2141 'dadd' 'p_32' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2142 [3/5] (5.86ns)   --->   "%p_33 = dadd i64 %add52_32, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2142 'dadd' 'p_33' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2143 [4/5] (5.86ns)   --->   "%p_34 = dadd i64 %add52_33, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2143 'dadd' 'p_34' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2144 [5/5] (5.86ns)   --->   "%p_35 = dadd i64 %add52_34, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2144 'dadd' 'p_35' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2145 [1/5] (5.86ns)   --->   "%add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36" [viterbi.c:26]   --->   Operation 2145 'dadd' 'add52_35' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2146 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_35, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2146 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2147 [2/5] (5.86ns)   --->   "%add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37" [viterbi.c:26]   --->   Operation 2147 'dadd' 'add52_36' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2148 [3/5] (5.86ns)   --->   "%add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38" [viterbi.c:26]   --->   Operation 2148 'dadd' 'add52_37' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2149 [4/5] (5.86ns)   --->   "%add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39" [viterbi.c:26]   --->   Operation 2149 'dadd' 'add52_38' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2150 [1/1] (0.00ns)   --->   "%bitcast_ln27_40 = bitcast i64 %trunc_ln27_24" [viterbi.c:27]   --->   Operation 2150 'bitcast' 'bitcast_ln27_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2151 [5/5] (5.86ns)   --->   "%add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40" [viterbi.c:26]   --->   Operation 2151 'dadd' 'add52_39' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2152 [1/2] (2.26ns)   --->   "%llike_load_42 = load i12 %llike_addr_42" [viterbi.c:26]   --->   Operation 2152 'load' 'llike_load_42' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_65 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln26_82 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2153 'zext' 'zext_ln26_82' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2154 [1/1] (2.37ns)   --->   "%lshr_ln26_82 = lshr i128 %llike_load_42, i128 %zext_ln26_82" [viterbi.c:26]   --->   Operation 2154 'lshr' 'lshr_ln26_82' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2155 [1/1] (0.00ns)   --->   "%trunc_ln26_82 = trunc i128 %lshr_ln26_82" [viterbi.c:26]   --->   Operation 2155 'trunc' 'trunc_ln26_82' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2156 [1/1] (0.00ns)   --->   "%bitcast_ln26_82 = bitcast i64 %trunc_ln26_82" [viterbi.c:26]   --->   Operation 2156 'bitcast' 'bitcast_ln26_82' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2157 [1/2] (2.26ns)   --->   "%llike_1_load_42 = load i12 %llike_1_addr_42" [viterbi.c:26]   --->   Operation 2157 'load' 'llike_1_load_42' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_65 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln26_83 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2158 'zext' 'zext_ln26_83' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2159 [1/1] (2.37ns)   --->   "%lshr_ln26_83 = lshr i128 %llike_1_load_42, i128 %zext_ln26_83" [viterbi.c:26]   --->   Operation 2159 'lshr' 'lshr_ln26_83' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2160 [1/1] (0.00ns)   --->   "%trunc_ln26_83 = trunc i128 %lshr_ln26_83" [viterbi.c:26]   --->   Operation 2160 'trunc' 'trunc_ln26_83' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2161 [1/1] (0.00ns)   --->   "%bitcast_ln26_83 = bitcast i64 %trunc_ln26_83" [viterbi.c:26]   --->   Operation 2161 'bitcast' 'bitcast_ln26_83' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_65 : Operation 2162 [1/1] (0.84ns)   --->   "%tmp_191 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_82, i64 %bitcast_ln26_83, i2 %tmp" [viterbi.c:26]   --->   Operation 2162 'mux' 'tmp_191' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2163 [2/2] (2.26ns)   --->   "%llike_load_43 = load i12 %llike_addr_43" [viterbi.c:26]   --->   Operation 2163 'load' 'llike_load_43' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_65 : Operation 2164 [2/2] (2.26ns)   --->   "%llike_1_load_43 = load i12 %llike_1_addr_43" [viterbi.c:26]   --->   Operation 2164 'load' 'llike_1_load_43' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 66 <SV = 65> <Delay = 7.15>
ST_66 : Operation 2165 [1/1] (0.00ns)   --->   "%tmp_969 = or i12 %tmp_2, i12 44" [viterbi.c:18]   --->   Operation 2165 'or' 'tmp_969' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2166 [1/1] (0.00ns)   --->   "%tmp_969_cast = zext i12 %tmp_969" [viterbi.c:18]   --->   Operation 2166 'zext' 'tmp_969_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2167 [1/1] (0.00ns)   --->   "%llike_addr_44 = getelementptr i128 %llike, i64 0, i64 %tmp_969_cast" [viterbi.c:18]   --->   Operation 2167 'getelementptr' 'llike_addr_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2168 [1/1] (0.00ns)   --->   "%llike_1_addr_44 = getelementptr i128 %llike_1, i64 0, i64 %tmp_969_cast" [viterbi.c:18]   --->   Operation 2168 'getelementptr' 'llike_1_addr_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2169 [1/1] (0.00ns)   --->   "%bitcast_ln29_60 = bitcast i64 %p_30" [viterbi.c:29]   --->   Operation 2169 'bitcast' 'bitcast_ln29_60' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2170 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_60, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2170 'partselect' 'tmp_148' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2171 [1/1] (0.00ns)   --->   "%trunc_ln29_60 = trunc i64 %bitcast_ln29_60" [viterbi.c:29]   --->   Operation 2171 'trunc' 'trunc_ln29_60' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2172 [1/1] (0.00ns)   --->   "%bitcast_ln29_61 = bitcast i64 %min_p_60" [viterbi.c:29]   --->   Operation 2172 'bitcast' 'bitcast_ln29_61' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2173 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_61, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2173 'partselect' 'tmp_149' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2174 [1/1] (0.00ns)   --->   "%trunc_ln29_61 = trunc i64 %bitcast_ln29_61" [viterbi.c:29]   --->   Operation 2174 'trunc' 'trunc_ln29_61' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2175 [1/1] (0.98ns)   --->   "%icmp_ln29_120 = icmp_ne  i11 %tmp_148, i11 2047" [viterbi.c:29]   --->   Operation 2175 'icmp' 'icmp_ln29_120' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2176 [1/1] (1.43ns)   --->   "%icmp_ln29_121 = icmp_eq  i52 %trunc_ln29_60, i52 0" [viterbi.c:29]   --->   Operation 2176 'icmp' 'icmp_ln29_121' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_61)   --->   "%or_ln29_60 = or i1 %icmp_ln29_121, i1 %icmp_ln29_120" [viterbi.c:29]   --->   Operation 2177 'or' 'or_ln29_60' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2178 [1/1] (0.98ns)   --->   "%icmp_ln29_122 = icmp_ne  i11 %tmp_149, i11 2047" [viterbi.c:29]   --->   Operation 2178 'icmp' 'icmp_ln29_122' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2179 [1/1] (1.43ns)   --->   "%icmp_ln29_123 = icmp_eq  i52 %trunc_ln29_61, i52 0" [viterbi.c:29]   --->   Operation 2179 'icmp' 'icmp_ln29_123' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_61)   --->   "%or_ln29_61 = or i1 %icmp_ln29_123, i1 %icmp_ln29_122" [viterbi.c:29]   --->   Operation 2180 'or' 'or_ln29_61' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_61)   --->   "%and_ln29_60 = and i1 %or_ln29_60, i1 %or_ln29_61" [viterbi.c:29]   --->   Operation 2181 'and' 'and_ln29_60' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2182 [1/2] (3.02ns)   --->   "%tmp_150 = fcmp_olt  i64 %p_30, i64 %min_p_60" [viterbi.c:29]   --->   Operation 2182 'dcmp' 'tmp_150' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2183 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_61 = and i1 %and_ln29_60, i1 %tmp_150" [viterbi.c:29]   --->   Operation 2183 'and' 'and_ln29_61' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2184 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_62 = select i1 %and_ln29_61, i64 %p_30, i64 %min_p_60" [viterbi.c:29]   --->   Operation 2184 'select' 'min_p_62' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2185 [2/2] (3.02ns)   --->   "%tmp_154 = fcmp_olt  i64 %p_31, i64 %min_p_62" [viterbi.c:29]   --->   Operation 2185 'dcmp' 'tmp_154' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2186 [1/5] (5.86ns)   --->   "%p_32 = dadd i64 %add52_31, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2186 'dadd' 'p_32' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2187 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_32, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2187 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2188 [2/5] (5.86ns)   --->   "%p_33 = dadd i64 %add52_32, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2188 'dadd' 'p_33' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2189 [3/5] (5.86ns)   --->   "%p_34 = dadd i64 %add52_33, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2189 'dadd' 'p_34' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2190 [4/5] (5.86ns)   --->   "%p_35 = dadd i64 %add52_34, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2190 'dadd' 'p_35' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2191 [5/5] (5.86ns)   --->   "%p_36 = dadd i64 %add52_35, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2191 'dadd' 'p_36' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2192 [1/5] (5.86ns)   --->   "%add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37" [viterbi.c:26]   --->   Operation 2192 'dadd' 'add52_36' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2193 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_36, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2193 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2194 [2/5] (5.86ns)   --->   "%add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38" [viterbi.c:26]   --->   Operation 2194 'dadd' 'add52_37' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2195 [3/5] (5.86ns)   --->   "%add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39" [viterbi.c:26]   --->   Operation 2195 'dadd' 'add52_38' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2196 [4/5] (5.86ns)   --->   "%add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40" [viterbi.c:26]   --->   Operation 2196 'dadd' 'add52_39' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2197 [1/1] (0.00ns)   --->   "%bitcast_ln27_41 = bitcast i64 %trunc_ln27_25" [viterbi.c:27]   --->   Operation 2197 'bitcast' 'bitcast_ln27_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2198 [5/5] (5.86ns)   --->   "%add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41" [viterbi.c:26]   --->   Operation 2198 'dadd' 'add52_40' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2199 [1/2] (2.26ns)   --->   "%llike_load_43 = load i12 %llike_addr_43" [viterbi.c:26]   --->   Operation 2199 'load' 'llike_load_43' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_66 : Operation 2200 [1/1] (0.00ns)   --->   "%zext_ln26_84 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2200 'zext' 'zext_ln26_84' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2201 [1/1] (2.37ns)   --->   "%lshr_ln26_84 = lshr i128 %llike_load_43, i128 %zext_ln26_84" [viterbi.c:26]   --->   Operation 2201 'lshr' 'lshr_ln26_84' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2202 [1/1] (0.00ns)   --->   "%trunc_ln26_84 = trunc i128 %lshr_ln26_84" [viterbi.c:26]   --->   Operation 2202 'trunc' 'trunc_ln26_84' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2203 [1/1] (0.00ns)   --->   "%bitcast_ln26_84 = bitcast i64 %trunc_ln26_84" [viterbi.c:26]   --->   Operation 2203 'bitcast' 'bitcast_ln26_84' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2204 [1/2] (2.26ns)   --->   "%llike_1_load_43 = load i12 %llike_1_addr_43" [viterbi.c:26]   --->   Operation 2204 'load' 'llike_1_load_43' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_66 : Operation 2205 [1/1] (0.00ns)   --->   "%zext_ln26_85 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2205 'zext' 'zext_ln26_85' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2206 [1/1] (2.37ns)   --->   "%lshr_ln26_85 = lshr i128 %llike_1_load_43, i128 %zext_ln26_85" [viterbi.c:26]   --->   Operation 2206 'lshr' 'lshr_ln26_85' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2207 [1/1] (0.00ns)   --->   "%trunc_ln26_85 = trunc i128 %lshr_ln26_85" [viterbi.c:26]   --->   Operation 2207 'trunc' 'trunc_ln26_85' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2208 [1/1] (0.00ns)   --->   "%bitcast_ln26_85 = bitcast i64 %trunc_ln26_85" [viterbi.c:26]   --->   Operation 2208 'bitcast' 'bitcast_ln26_85' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_66 : Operation 2209 [1/1] (0.84ns)   --->   "%tmp_195 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_84, i64 %bitcast_ln26_85, i2 %tmp" [viterbi.c:26]   --->   Operation 2209 'mux' 'tmp_195' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2210 [2/2] (2.26ns)   --->   "%llike_load_44 = load i12 %llike_addr_44" [viterbi.c:26]   --->   Operation 2210 'load' 'llike_load_44' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_66 : Operation 2211 [2/2] (2.26ns)   --->   "%llike_1_load_44 = load i12 %llike_1_addr_44" [viterbi.c:26]   --->   Operation 2211 'load' 'llike_1_load_44' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 67 <SV = 66> <Delay = 7.15>
ST_67 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_970 = or i12 %tmp_2, i12 45" [viterbi.c:18]   --->   Operation 2212 'or' 'tmp_970' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_970_cast = zext i12 %tmp_970" [viterbi.c:18]   --->   Operation 2213 'zext' 'tmp_970_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2214 [1/1] (0.00ns)   --->   "%llike_addr_45 = getelementptr i128 %llike, i64 0, i64 %tmp_970_cast" [viterbi.c:18]   --->   Operation 2214 'getelementptr' 'llike_addr_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2215 [1/1] (0.00ns)   --->   "%llike_1_addr_45 = getelementptr i128 %llike_1, i64 0, i64 %tmp_970_cast" [viterbi.c:18]   --->   Operation 2215 'getelementptr' 'llike_1_addr_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2216 [1/1] (0.00ns)   --->   "%bitcast_ln29_62 = bitcast i64 %p_31" [viterbi.c:29]   --->   Operation 2216 'bitcast' 'bitcast_ln29_62' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2217 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_62, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2217 'partselect' 'tmp_152' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2218 [1/1] (0.00ns)   --->   "%trunc_ln29_62 = trunc i64 %bitcast_ln29_62" [viterbi.c:29]   --->   Operation 2218 'trunc' 'trunc_ln29_62' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2219 [1/1] (0.00ns)   --->   "%bitcast_ln29_63 = bitcast i64 %min_p_62" [viterbi.c:29]   --->   Operation 2219 'bitcast' 'bitcast_ln29_63' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2220 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_63, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2220 'partselect' 'tmp_153' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2221 [1/1] (0.00ns)   --->   "%trunc_ln29_63 = trunc i64 %bitcast_ln29_63" [viterbi.c:29]   --->   Operation 2221 'trunc' 'trunc_ln29_63' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2222 [1/1] (0.98ns)   --->   "%icmp_ln29_124 = icmp_ne  i11 %tmp_152, i11 2047" [viterbi.c:29]   --->   Operation 2222 'icmp' 'icmp_ln29_124' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2223 [1/1] (1.43ns)   --->   "%icmp_ln29_125 = icmp_eq  i52 %trunc_ln29_62, i52 0" [viterbi.c:29]   --->   Operation 2223 'icmp' 'icmp_ln29_125' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_63)   --->   "%or_ln29_62 = or i1 %icmp_ln29_125, i1 %icmp_ln29_124" [viterbi.c:29]   --->   Operation 2224 'or' 'or_ln29_62' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2225 [1/1] (0.98ns)   --->   "%icmp_ln29_126 = icmp_ne  i11 %tmp_153, i11 2047" [viterbi.c:29]   --->   Operation 2225 'icmp' 'icmp_ln29_126' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2226 [1/1] (1.43ns)   --->   "%icmp_ln29_127 = icmp_eq  i52 %trunc_ln29_63, i52 0" [viterbi.c:29]   --->   Operation 2226 'icmp' 'icmp_ln29_127' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_63)   --->   "%or_ln29_63 = or i1 %icmp_ln29_127, i1 %icmp_ln29_126" [viterbi.c:29]   --->   Operation 2227 'or' 'or_ln29_63' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_63)   --->   "%and_ln29_62 = and i1 %or_ln29_62, i1 %or_ln29_63" [viterbi.c:29]   --->   Operation 2228 'and' 'and_ln29_62' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2229 [1/2] (3.02ns)   --->   "%tmp_154 = fcmp_olt  i64 %p_31, i64 %min_p_62" [viterbi.c:29]   --->   Operation 2229 'dcmp' 'tmp_154' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2230 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_63 = and i1 %and_ln29_62, i1 %tmp_154" [viterbi.c:29]   --->   Operation 2230 'and' 'and_ln29_63' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2231 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_64 = select i1 %and_ln29_63, i64 %p_31, i64 %min_p_62" [viterbi.c:29]   --->   Operation 2231 'select' 'min_p_64' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2232 [2/2] (3.02ns)   --->   "%tmp_158 = fcmp_olt  i64 %p_32, i64 %min_p_64" [viterbi.c:29]   --->   Operation 2232 'dcmp' 'tmp_158' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2233 [1/5] (5.86ns)   --->   "%p_33 = dadd i64 %add52_32, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2233 'dadd' 'p_33' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2234 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_33, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2234 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2235 [2/5] (5.86ns)   --->   "%p_34 = dadd i64 %add52_33, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2235 'dadd' 'p_34' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2236 [3/5] (5.86ns)   --->   "%p_35 = dadd i64 %add52_34, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2236 'dadd' 'p_35' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2237 [4/5] (5.86ns)   --->   "%p_36 = dadd i64 %add52_35, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2237 'dadd' 'p_36' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2238 [5/5] (5.86ns)   --->   "%p_37 = dadd i64 %add52_36, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2238 'dadd' 'p_37' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2239 [1/5] (5.86ns)   --->   "%add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38" [viterbi.c:26]   --->   Operation 2239 'dadd' 'add52_37' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2240 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_37, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2240 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2241 [2/5] (5.86ns)   --->   "%add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39" [viterbi.c:26]   --->   Operation 2241 'dadd' 'add52_38' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2242 [3/5] (5.86ns)   --->   "%add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40" [viterbi.c:26]   --->   Operation 2242 'dadd' 'add52_39' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2243 [4/5] (5.86ns)   --->   "%add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41" [viterbi.c:26]   --->   Operation 2243 'dadd' 'add52_40' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2244 [1/1] (0.00ns)   --->   "%bitcast_ln27_42 = bitcast i64 %trunc_ln27_26" [viterbi.c:27]   --->   Operation 2244 'bitcast' 'bitcast_ln27_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2245 [5/5] (5.86ns)   --->   "%add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42" [viterbi.c:26]   --->   Operation 2245 'dadd' 'add52_41' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2246 [1/2] (2.26ns)   --->   "%llike_load_44 = load i12 %llike_addr_44" [viterbi.c:26]   --->   Operation 2246 'load' 'llike_load_44' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_67 : Operation 2247 [1/1] (0.00ns)   --->   "%zext_ln26_86 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2247 'zext' 'zext_ln26_86' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2248 [1/1] (2.37ns)   --->   "%lshr_ln26_86 = lshr i128 %llike_load_44, i128 %zext_ln26_86" [viterbi.c:26]   --->   Operation 2248 'lshr' 'lshr_ln26_86' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2249 [1/1] (0.00ns)   --->   "%trunc_ln26_86 = trunc i128 %lshr_ln26_86" [viterbi.c:26]   --->   Operation 2249 'trunc' 'trunc_ln26_86' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2250 [1/1] (0.00ns)   --->   "%bitcast_ln26_86 = bitcast i64 %trunc_ln26_86" [viterbi.c:26]   --->   Operation 2250 'bitcast' 'bitcast_ln26_86' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2251 [1/2] (2.26ns)   --->   "%llike_1_load_44 = load i12 %llike_1_addr_44" [viterbi.c:26]   --->   Operation 2251 'load' 'llike_1_load_44' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_67 : Operation 2252 [1/1] (0.00ns)   --->   "%zext_ln26_87 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2252 'zext' 'zext_ln26_87' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2253 [1/1] (2.37ns)   --->   "%lshr_ln26_87 = lshr i128 %llike_1_load_44, i128 %zext_ln26_87" [viterbi.c:26]   --->   Operation 2253 'lshr' 'lshr_ln26_87' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2254 [1/1] (0.00ns)   --->   "%trunc_ln26_87 = trunc i128 %lshr_ln26_87" [viterbi.c:26]   --->   Operation 2254 'trunc' 'trunc_ln26_87' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2255 [1/1] (0.00ns)   --->   "%bitcast_ln26_87 = bitcast i64 %trunc_ln26_87" [viterbi.c:26]   --->   Operation 2255 'bitcast' 'bitcast_ln26_87' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_67 : Operation 2256 [1/1] (0.84ns)   --->   "%tmp_199 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_86, i64 %bitcast_ln26_87, i2 %tmp" [viterbi.c:26]   --->   Operation 2256 'mux' 'tmp_199' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2257 [2/2] (2.26ns)   --->   "%llike_load_45 = load i12 %llike_addr_45" [viterbi.c:26]   --->   Operation 2257 'load' 'llike_load_45' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_67 : Operation 2258 [2/2] (2.26ns)   --->   "%llike_1_load_45 = load i12 %llike_1_addr_45" [viterbi.c:26]   --->   Operation 2258 'load' 'llike_1_load_45' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 68 <SV = 67> <Delay = 7.15>
ST_68 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_971 = or i12 %tmp_2, i12 46" [viterbi.c:18]   --->   Operation 2259 'or' 'tmp_971' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_971_cast = zext i12 %tmp_971" [viterbi.c:18]   --->   Operation 2260 'zext' 'tmp_971_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2261 [1/1] (0.00ns)   --->   "%llike_addr_46 = getelementptr i128 %llike, i64 0, i64 %tmp_971_cast" [viterbi.c:18]   --->   Operation 2261 'getelementptr' 'llike_addr_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2262 [1/1] (0.00ns)   --->   "%llike_1_addr_46 = getelementptr i128 %llike_1, i64 0, i64 %tmp_971_cast" [viterbi.c:18]   --->   Operation 2262 'getelementptr' 'llike_1_addr_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2263 [1/1] (0.00ns)   --->   "%bitcast_ln29_64 = bitcast i64 %p_32" [viterbi.c:29]   --->   Operation 2263 'bitcast' 'bitcast_ln29_64' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2264 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_64, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2264 'partselect' 'tmp_156' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2265 [1/1] (0.00ns)   --->   "%trunc_ln29_64 = trunc i64 %bitcast_ln29_64" [viterbi.c:29]   --->   Operation 2265 'trunc' 'trunc_ln29_64' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2266 [1/1] (0.00ns)   --->   "%bitcast_ln29_65 = bitcast i64 %min_p_64" [viterbi.c:29]   --->   Operation 2266 'bitcast' 'bitcast_ln29_65' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2267 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_65, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2267 'partselect' 'tmp_157' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2268 [1/1] (0.00ns)   --->   "%trunc_ln29_65 = trunc i64 %bitcast_ln29_65" [viterbi.c:29]   --->   Operation 2268 'trunc' 'trunc_ln29_65' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2269 [1/1] (0.98ns)   --->   "%icmp_ln29_128 = icmp_ne  i11 %tmp_156, i11 2047" [viterbi.c:29]   --->   Operation 2269 'icmp' 'icmp_ln29_128' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2270 [1/1] (1.43ns)   --->   "%icmp_ln29_129 = icmp_eq  i52 %trunc_ln29_64, i52 0" [viterbi.c:29]   --->   Operation 2270 'icmp' 'icmp_ln29_129' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%or_ln29_64 = or i1 %icmp_ln29_129, i1 %icmp_ln29_128" [viterbi.c:29]   --->   Operation 2271 'or' 'or_ln29_64' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2272 [1/1] (0.98ns)   --->   "%icmp_ln29_130 = icmp_ne  i11 %tmp_157, i11 2047" [viterbi.c:29]   --->   Operation 2272 'icmp' 'icmp_ln29_130' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2273 [1/1] (1.43ns)   --->   "%icmp_ln29_131 = icmp_eq  i52 %trunc_ln29_65, i52 0" [viterbi.c:29]   --->   Operation 2273 'icmp' 'icmp_ln29_131' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%or_ln29_65 = or i1 %icmp_ln29_131, i1 %icmp_ln29_130" [viterbi.c:29]   --->   Operation 2274 'or' 'or_ln29_65' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%and_ln29_64 = and i1 %or_ln29_64, i1 %or_ln29_65" [viterbi.c:29]   --->   Operation 2275 'and' 'and_ln29_64' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2276 [1/2] (3.02ns)   --->   "%tmp_158 = fcmp_olt  i64 %p_32, i64 %min_p_64" [viterbi.c:29]   --->   Operation 2276 'dcmp' 'tmp_158' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2277 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_65 = and i1 %and_ln29_64, i1 %tmp_158" [viterbi.c:29]   --->   Operation 2277 'and' 'and_ln29_65' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2278 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_66 = select i1 %and_ln29_65, i64 %p_32, i64 %min_p_64" [viterbi.c:29]   --->   Operation 2278 'select' 'min_p_66' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2279 [2/2] (3.02ns)   --->   "%tmp_162 = fcmp_olt  i64 %p_33, i64 %min_p_66" [viterbi.c:29]   --->   Operation 2279 'dcmp' 'tmp_162' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2280 [1/5] (5.86ns)   --->   "%p_34 = dadd i64 %add52_33, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2280 'dadd' 'p_34' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2281 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_34, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2281 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2282 [2/5] (5.86ns)   --->   "%p_35 = dadd i64 %add52_34, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2282 'dadd' 'p_35' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2283 [3/5] (5.86ns)   --->   "%p_36 = dadd i64 %add52_35, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2283 'dadd' 'p_36' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2284 [4/5] (5.86ns)   --->   "%p_37 = dadd i64 %add52_36, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2284 'dadd' 'p_37' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2285 [5/5] (5.86ns)   --->   "%p_38 = dadd i64 %add52_37, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2285 'dadd' 'p_38' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2286 [1/5] (5.86ns)   --->   "%add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39" [viterbi.c:26]   --->   Operation 2286 'dadd' 'add52_38' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2287 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_38, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2287 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2288 [2/5] (5.86ns)   --->   "%add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40" [viterbi.c:26]   --->   Operation 2288 'dadd' 'add52_39' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2289 [3/5] (5.86ns)   --->   "%add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41" [viterbi.c:26]   --->   Operation 2289 'dadd' 'add52_40' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2290 [4/5] (5.86ns)   --->   "%add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42" [viterbi.c:26]   --->   Operation 2290 'dadd' 'add52_41' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2291 [1/1] (0.00ns)   --->   "%bitcast_ln27_43 = bitcast i64 %trunc_ln27_27" [viterbi.c:27]   --->   Operation 2291 'bitcast' 'bitcast_ln27_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2292 [5/5] (5.86ns)   --->   "%add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43" [viterbi.c:26]   --->   Operation 2292 'dadd' 'add52_42' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2293 [1/2] (2.26ns)   --->   "%llike_load_45 = load i12 %llike_addr_45" [viterbi.c:26]   --->   Operation 2293 'load' 'llike_load_45' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_68 : Operation 2294 [1/1] (0.00ns)   --->   "%zext_ln26_88 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2294 'zext' 'zext_ln26_88' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2295 [1/1] (2.37ns)   --->   "%lshr_ln26_88 = lshr i128 %llike_load_45, i128 %zext_ln26_88" [viterbi.c:26]   --->   Operation 2295 'lshr' 'lshr_ln26_88' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2296 [1/1] (0.00ns)   --->   "%trunc_ln26_88 = trunc i128 %lshr_ln26_88" [viterbi.c:26]   --->   Operation 2296 'trunc' 'trunc_ln26_88' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2297 [1/1] (0.00ns)   --->   "%bitcast_ln26_88 = bitcast i64 %trunc_ln26_88" [viterbi.c:26]   --->   Operation 2297 'bitcast' 'bitcast_ln26_88' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2298 [1/2] (2.26ns)   --->   "%llike_1_load_45 = load i12 %llike_1_addr_45" [viterbi.c:26]   --->   Operation 2298 'load' 'llike_1_load_45' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_68 : Operation 2299 [1/1] (0.00ns)   --->   "%zext_ln26_89 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2299 'zext' 'zext_ln26_89' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2300 [1/1] (2.37ns)   --->   "%lshr_ln26_89 = lshr i128 %llike_1_load_45, i128 %zext_ln26_89" [viterbi.c:26]   --->   Operation 2300 'lshr' 'lshr_ln26_89' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2301 [1/1] (0.00ns)   --->   "%trunc_ln26_89 = trunc i128 %lshr_ln26_89" [viterbi.c:26]   --->   Operation 2301 'trunc' 'trunc_ln26_89' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2302 [1/1] (0.00ns)   --->   "%bitcast_ln26_89 = bitcast i64 %trunc_ln26_89" [viterbi.c:26]   --->   Operation 2302 'bitcast' 'bitcast_ln26_89' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_68 : Operation 2303 [1/1] (0.84ns)   --->   "%tmp_203 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_88, i64 %bitcast_ln26_89, i2 %tmp" [viterbi.c:26]   --->   Operation 2303 'mux' 'tmp_203' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2304 [2/2] (2.26ns)   --->   "%llike_load_46 = load i12 %llike_addr_46" [viterbi.c:26]   --->   Operation 2304 'load' 'llike_load_46' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_68 : Operation 2305 [2/2] (2.26ns)   --->   "%llike_1_load_46 = load i12 %llike_1_addr_46" [viterbi.c:26]   --->   Operation 2305 'load' 'llike_1_load_46' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 69 <SV = 68> <Delay = 7.15>
ST_69 : Operation 2306 [1/1] (0.00ns)   --->   "%tmp_972 = or i12 %tmp_2, i12 47" [viterbi.c:18]   --->   Operation 2306 'or' 'tmp_972' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2307 [1/1] (0.00ns)   --->   "%tmp_972_cast = zext i12 %tmp_972" [viterbi.c:18]   --->   Operation 2307 'zext' 'tmp_972_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2308 [1/1] (0.00ns)   --->   "%llike_addr_47 = getelementptr i128 %llike, i64 0, i64 %tmp_972_cast" [viterbi.c:18]   --->   Operation 2308 'getelementptr' 'llike_addr_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2309 [1/1] (0.00ns)   --->   "%llike_1_addr_47 = getelementptr i128 %llike_1, i64 0, i64 %tmp_972_cast" [viterbi.c:18]   --->   Operation 2309 'getelementptr' 'llike_1_addr_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2310 [1/1] (0.00ns)   --->   "%bitcast_ln29_66 = bitcast i64 %p_33" [viterbi.c:29]   --->   Operation 2310 'bitcast' 'bitcast_ln29_66' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2311 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_66, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2311 'partselect' 'tmp_160' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2312 [1/1] (0.00ns)   --->   "%trunc_ln29_66 = trunc i64 %bitcast_ln29_66" [viterbi.c:29]   --->   Operation 2312 'trunc' 'trunc_ln29_66' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2313 [1/1] (0.00ns)   --->   "%bitcast_ln29_67 = bitcast i64 %min_p_66" [viterbi.c:29]   --->   Operation 2313 'bitcast' 'bitcast_ln29_67' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2314 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_67, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2314 'partselect' 'tmp_161' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2315 [1/1] (0.00ns)   --->   "%trunc_ln29_67 = trunc i64 %bitcast_ln29_67" [viterbi.c:29]   --->   Operation 2315 'trunc' 'trunc_ln29_67' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2316 [1/1] (0.98ns)   --->   "%icmp_ln29_132 = icmp_ne  i11 %tmp_160, i11 2047" [viterbi.c:29]   --->   Operation 2316 'icmp' 'icmp_ln29_132' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2317 [1/1] (1.43ns)   --->   "%icmp_ln29_133 = icmp_eq  i52 %trunc_ln29_66, i52 0" [viterbi.c:29]   --->   Operation 2317 'icmp' 'icmp_ln29_133' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%or_ln29_66 = or i1 %icmp_ln29_133, i1 %icmp_ln29_132" [viterbi.c:29]   --->   Operation 2318 'or' 'or_ln29_66' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2319 [1/1] (0.98ns)   --->   "%icmp_ln29_134 = icmp_ne  i11 %tmp_161, i11 2047" [viterbi.c:29]   --->   Operation 2319 'icmp' 'icmp_ln29_134' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2320 [1/1] (1.43ns)   --->   "%icmp_ln29_135 = icmp_eq  i52 %trunc_ln29_67, i52 0" [viterbi.c:29]   --->   Operation 2320 'icmp' 'icmp_ln29_135' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%or_ln29_67 = or i1 %icmp_ln29_135, i1 %icmp_ln29_134" [viterbi.c:29]   --->   Operation 2321 'or' 'or_ln29_67' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%and_ln29_66 = and i1 %or_ln29_66, i1 %or_ln29_67" [viterbi.c:29]   --->   Operation 2322 'and' 'and_ln29_66' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2323 [1/2] (3.02ns)   --->   "%tmp_162 = fcmp_olt  i64 %p_33, i64 %min_p_66" [viterbi.c:29]   --->   Operation 2323 'dcmp' 'tmp_162' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2324 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_67 = and i1 %and_ln29_66, i1 %tmp_162" [viterbi.c:29]   --->   Operation 2324 'and' 'and_ln29_67' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2325 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_68 = select i1 %and_ln29_67, i64 %p_33, i64 %min_p_66" [viterbi.c:29]   --->   Operation 2325 'select' 'min_p_68' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 2326 [2/2] (3.02ns)   --->   "%tmp_166 = fcmp_olt  i64 %p_34, i64 %min_p_68" [viterbi.c:29]   --->   Operation 2326 'dcmp' 'tmp_166' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2327 [1/5] (5.86ns)   --->   "%p_35 = dadd i64 %add52_34, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2327 'dadd' 'p_35' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2328 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_35, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2328 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2329 [2/5] (5.86ns)   --->   "%p_36 = dadd i64 %add52_35, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2329 'dadd' 'p_36' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2330 [3/5] (5.86ns)   --->   "%p_37 = dadd i64 %add52_36, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2330 'dadd' 'p_37' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2331 [4/5] (5.86ns)   --->   "%p_38 = dadd i64 %add52_37, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2331 'dadd' 'p_38' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2332 [5/5] (5.86ns)   --->   "%p_39 = dadd i64 %add52_38, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2332 'dadd' 'p_39' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2333 [1/5] (5.86ns)   --->   "%add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40" [viterbi.c:26]   --->   Operation 2333 'dadd' 'add52_39' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2334 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_39, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2334 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2335 [2/5] (5.86ns)   --->   "%add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41" [viterbi.c:26]   --->   Operation 2335 'dadd' 'add52_40' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2336 [3/5] (5.86ns)   --->   "%add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42" [viterbi.c:26]   --->   Operation 2336 'dadd' 'add52_41' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2337 [4/5] (5.86ns)   --->   "%add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43" [viterbi.c:26]   --->   Operation 2337 'dadd' 'add52_42' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2338 [1/1] (0.00ns)   --->   "%bitcast_ln27_44 = bitcast i64 %trunc_ln27_28" [viterbi.c:27]   --->   Operation 2338 'bitcast' 'bitcast_ln27_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2339 [5/5] (5.86ns)   --->   "%add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44" [viterbi.c:26]   --->   Operation 2339 'dadd' 'add52_43' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2340 [1/2] (2.26ns)   --->   "%llike_load_46 = load i12 %llike_addr_46" [viterbi.c:26]   --->   Operation 2340 'load' 'llike_load_46' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_69 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln26_90 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2341 'zext' 'zext_ln26_90' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2342 [1/1] (2.37ns)   --->   "%lshr_ln26_90 = lshr i128 %llike_load_46, i128 %zext_ln26_90" [viterbi.c:26]   --->   Operation 2342 'lshr' 'lshr_ln26_90' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2343 [1/1] (0.00ns)   --->   "%trunc_ln26_90 = trunc i128 %lshr_ln26_90" [viterbi.c:26]   --->   Operation 2343 'trunc' 'trunc_ln26_90' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2344 [1/1] (0.00ns)   --->   "%bitcast_ln26_90 = bitcast i64 %trunc_ln26_90" [viterbi.c:26]   --->   Operation 2344 'bitcast' 'bitcast_ln26_90' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2345 [1/2] (2.26ns)   --->   "%llike_1_load_46 = load i12 %llike_1_addr_46" [viterbi.c:26]   --->   Operation 2345 'load' 'llike_1_load_46' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_69 : Operation 2346 [1/1] (0.00ns)   --->   "%zext_ln26_91 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2346 'zext' 'zext_ln26_91' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2347 [1/1] (2.37ns)   --->   "%lshr_ln26_91 = lshr i128 %llike_1_load_46, i128 %zext_ln26_91" [viterbi.c:26]   --->   Operation 2347 'lshr' 'lshr_ln26_91' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2348 [1/1] (0.00ns)   --->   "%trunc_ln26_91 = trunc i128 %lshr_ln26_91" [viterbi.c:26]   --->   Operation 2348 'trunc' 'trunc_ln26_91' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2349 [1/1] (0.00ns)   --->   "%bitcast_ln26_91 = bitcast i64 %trunc_ln26_91" [viterbi.c:26]   --->   Operation 2349 'bitcast' 'bitcast_ln26_91' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_69 : Operation 2350 [1/1] (0.84ns)   --->   "%tmp_207 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_90, i64 %bitcast_ln26_91, i2 %tmp" [viterbi.c:26]   --->   Operation 2350 'mux' 'tmp_207' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2351 [2/2] (2.26ns)   --->   "%llike_load_47 = load i12 %llike_addr_47" [viterbi.c:26]   --->   Operation 2351 'load' 'llike_load_47' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_69 : Operation 2352 [2/2] (2.26ns)   --->   "%llike_1_load_47 = load i12 %llike_1_addr_47" [viterbi.c:26]   --->   Operation 2352 'load' 'llike_1_load_47' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 70 <SV = 69> <Delay = 7.15>
ST_70 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_973 = or i12 %tmp_2, i12 48" [viterbi.c:18]   --->   Operation 2353 'or' 'tmp_973' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2354 [1/1] (0.00ns)   --->   "%tmp_973_cast = zext i12 %tmp_973" [viterbi.c:18]   --->   Operation 2354 'zext' 'tmp_973_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2355 [1/1] (0.00ns)   --->   "%llike_addr_48 = getelementptr i128 %llike, i64 0, i64 %tmp_973_cast" [viterbi.c:18]   --->   Operation 2355 'getelementptr' 'llike_addr_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2356 [1/1] (0.00ns)   --->   "%llike_1_addr_48 = getelementptr i128 %llike_1, i64 0, i64 %tmp_973_cast" [viterbi.c:18]   --->   Operation 2356 'getelementptr' 'llike_1_addr_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2357 [1/1] (0.00ns)   --->   "%bitcast_ln29_68 = bitcast i64 %p_34" [viterbi.c:29]   --->   Operation 2357 'bitcast' 'bitcast_ln29_68' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2358 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_68, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2358 'partselect' 'tmp_164' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2359 [1/1] (0.00ns)   --->   "%trunc_ln29_68 = trunc i64 %bitcast_ln29_68" [viterbi.c:29]   --->   Operation 2359 'trunc' 'trunc_ln29_68' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2360 [1/1] (0.00ns)   --->   "%bitcast_ln29_69 = bitcast i64 %min_p_68" [viterbi.c:29]   --->   Operation 2360 'bitcast' 'bitcast_ln29_69' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2361 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_69, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2361 'partselect' 'tmp_165' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2362 [1/1] (0.00ns)   --->   "%trunc_ln29_69 = trunc i64 %bitcast_ln29_69" [viterbi.c:29]   --->   Operation 2362 'trunc' 'trunc_ln29_69' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2363 [1/1] (0.98ns)   --->   "%icmp_ln29_136 = icmp_ne  i11 %tmp_164, i11 2047" [viterbi.c:29]   --->   Operation 2363 'icmp' 'icmp_ln29_136' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2364 [1/1] (1.43ns)   --->   "%icmp_ln29_137 = icmp_eq  i52 %trunc_ln29_68, i52 0" [viterbi.c:29]   --->   Operation 2364 'icmp' 'icmp_ln29_137' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%or_ln29_68 = or i1 %icmp_ln29_137, i1 %icmp_ln29_136" [viterbi.c:29]   --->   Operation 2365 'or' 'or_ln29_68' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2366 [1/1] (0.98ns)   --->   "%icmp_ln29_138 = icmp_ne  i11 %tmp_165, i11 2047" [viterbi.c:29]   --->   Operation 2366 'icmp' 'icmp_ln29_138' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2367 [1/1] (1.43ns)   --->   "%icmp_ln29_139 = icmp_eq  i52 %trunc_ln29_69, i52 0" [viterbi.c:29]   --->   Operation 2367 'icmp' 'icmp_ln29_139' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%or_ln29_69 = or i1 %icmp_ln29_139, i1 %icmp_ln29_138" [viterbi.c:29]   --->   Operation 2368 'or' 'or_ln29_69' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%and_ln29_68 = and i1 %or_ln29_68, i1 %or_ln29_69" [viterbi.c:29]   --->   Operation 2369 'and' 'and_ln29_68' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2370 [1/2] (3.02ns)   --->   "%tmp_166 = fcmp_olt  i64 %p_34, i64 %min_p_68" [viterbi.c:29]   --->   Operation 2370 'dcmp' 'tmp_166' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2371 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_69 = and i1 %and_ln29_68, i1 %tmp_166" [viterbi.c:29]   --->   Operation 2371 'and' 'and_ln29_69' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2372 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_70 = select i1 %and_ln29_69, i64 %p_34, i64 %min_p_68" [viterbi.c:29]   --->   Operation 2372 'select' 'min_p_70' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 2373 [2/2] (3.02ns)   --->   "%tmp_170 = fcmp_olt  i64 %p_35, i64 %min_p_70" [viterbi.c:29]   --->   Operation 2373 'dcmp' 'tmp_170' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2374 [1/5] (5.86ns)   --->   "%p_36 = dadd i64 %add52_35, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2374 'dadd' 'p_36' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2375 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_36, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2375 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2376 [2/5] (5.86ns)   --->   "%p_37 = dadd i64 %add52_36, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2376 'dadd' 'p_37' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2377 [3/5] (5.86ns)   --->   "%p_38 = dadd i64 %add52_37, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2377 'dadd' 'p_38' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2378 [4/5] (5.86ns)   --->   "%p_39 = dadd i64 %add52_38, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2378 'dadd' 'p_39' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2379 [5/5] (5.86ns)   --->   "%p_40 = dadd i64 %add52_39, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2379 'dadd' 'p_40' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2380 [1/5] (5.86ns)   --->   "%add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41" [viterbi.c:26]   --->   Operation 2380 'dadd' 'add52_40' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2381 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_40, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2381 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2382 [2/5] (5.86ns)   --->   "%add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42" [viterbi.c:26]   --->   Operation 2382 'dadd' 'add52_41' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2383 [3/5] (5.86ns)   --->   "%add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43" [viterbi.c:26]   --->   Operation 2383 'dadd' 'add52_42' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2384 [4/5] (5.86ns)   --->   "%add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44" [viterbi.c:26]   --->   Operation 2384 'dadd' 'add52_43' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2385 [1/1] (0.00ns)   --->   "%bitcast_ln27_45 = bitcast i64 %trunc_ln27_29" [viterbi.c:27]   --->   Operation 2385 'bitcast' 'bitcast_ln27_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2386 [5/5] (5.86ns)   --->   "%add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45" [viterbi.c:26]   --->   Operation 2386 'dadd' 'add52_44' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2387 [1/2] (2.26ns)   --->   "%llike_load_47 = load i12 %llike_addr_47" [viterbi.c:26]   --->   Operation 2387 'load' 'llike_load_47' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_70 : Operation 2388 [1/1] (0.00ns)   --->   "%zext_ln26_92 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2388 'zext' 'zext_ln26_92' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2389 [1/1] (2.37ns)   --->   "%lshr_ln26_92 = lshr i128 %llike_load_47, i128 %zext_ln26_92" [viterbi.c:26]   --->   Operation 2389 'lshr' 'lshr_ln26_92' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2390 [1/1] (0.00ns)   --->   "%trunc_ln26_92 = trunc i128 %lshr_ln26_92" [viterbi.c:26]   --->   Operation 2390 'trunc' 'trunc_ln26_92' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2391 [1/1] (0.00ns)   --->   "%bitcast_ln26_92 = bitcast i64 %trunc_ln26_92" [viterbi.c:26]   --->   Operation 2391 'bitcast' 'bitcast_ln26_92' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2392 [1/2] (2.26ns)   --->   "%llike_1_load_47 = load i12 %llike_1_addr_47" [viterbi.c:26]   --->   Operation 2392 'load' 'llike_1_load_47' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_70 : Operation 2393 [1/1] (0.00ns)   --->   "%zext_ln26_93 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2393 'zext' 'zext_ln26_93' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2394 [1/1] (2.37ns)   --->   "%lshr_ln26_93 = lshr i128 %llike_1_load_47, i128 %zext_ln26_93" [viterbi.c:26]   --->   Operation 2394 'lshr' 'lshr_ln26_93' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2395 [1/1] (0.00ns)   --->   "%trunc_ln26_93 = trunc i128 %lshr_ln26_93" [viterbi.c:26]   --->   Operation 2395 'trunc' 'trunc_ln26_93' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2396 [1/1] (0.00ns)   --->   "%bitcast_ln26_93 = bitcast i64 %trunc_ln26_93" [viterbi.c:26]   --->   Operation 2396 'bitcast' 'bitcast_ln26_93' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_70 : Operation 2397 [1/1] (0.84ns)   --->   "%tmp_211 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_92, i64 %bitcast_ln26_93, i2 %tmp" [viterbi.c:26]   --->   Operation 2397 'mux' 'tmp_211' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2398 [2/2] (2.26ns)   --->   "%llike_load_48 = load i12 %llike_addr_48" [viterbi.c:26]   --->   Operation 2398 'load' 'llike_load_48' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_70 : Operation 2399 [2/2] (2.26ns)   --->   "%llike_1_load_48 = load i12 %llike_1_addr_48" [viterbi.c:26]   --->   Operation 2399 'load' 'llike_1_load_48' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 71 <SV = 70> <Delay = 7.15>
ST_71 : Operation 2400 [1/1] (0.00ns)   --->   "%tmp_974 = or i12 %tmp_2, i12 49" [viterbi.c:18]   --->   Operation 2400 'or' 'tmp_974' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2401 [1/1] (0.00ns)   --->   "%tmp_974_cast = zext i12 %tmp_974" [viterbi.c:18]   --->   Operation 2401 'zext' 'tmp_974_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2402 [1/1] (0.00ns)   --->   "%llike_addr_49 = getelementptr i128 %llike, i64 0, i64 %tmp_974_cast" [viterbi.c:18]   --->   Operation 2402 'getelementptr' 'llike_addr_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2403 [1/1] (0.00ns)   --->   "%llike_1_addr_49 = getelementptr i128 %llike_1, i64 0, i64 %tmp_974_cast" [viterbi.c:18]   --->   Operation 2403 'getelementptr' 'llike_1_addr_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2404 [1/1] (0.00ns)   --->   "%bitcast_ln29_70 = bitcast i64 %p_35" [viterbi.c:29]   --->   Operation 2404 'bitcast' 'bitcast_ln29_70' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2405 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_70, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2405 'partselect' 'tmp_168' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2406 [1/1] (0.00ns)   --->   "%trunc_ln29_70 = trunc i64 %bitcast_ln29_70" [viterbi.c:29]   --->   Operation 2406 'trunc' 'trunc_ln29_70' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2407 [1/1] (0.00ns)   --->   "%bitcast_ln29_71 = bitcast i64 %min_p_70" [viterbi.c:29]   --->   Operation 2407 'bitcast' 'bitcast_ln29_71' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2408 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_71, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2408 'partselect' 'tmp_169' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2409 [1/1] (0.00ns)   --->   "%trunc_ln29_71 = trunc i64 %bitcast_ln29_71" [viterbi.c:29]   --->   Operation 2409 'trunc' 'trunc_ln29_71' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2410 [1/1] (0.98ns)   --->   "%icmp_ln29_140 = icmp_ne  i11 %tmp_168, i11 2047" [viterbi.c:29]   --->   Operation 2410 'icmp' 'icmp_ln29_140' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2411 [1/1] (1.43ns)   --->   "%icmp_ln29_141 = icmp_eq  i52 %trunc_ln29_70, i52 0" [viterbi.c:29]   --->   Operation 2411 'icmp' 'icmp_ln29_141' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_71)   --->   "%or_ln29_70 = or i1 %icmp_ln29_141, i1 %icmp_ln29_140" [viterbi.c:29]   --->   Operation 2412 'or' 'or_ln29_70' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2413 [1/1] (0.98ns)   --->   "%icmp_ln29_142 = icmp_ne  i11 %tmp_169, i11 2047" [viterbi.c:29]   --->   Operation 2413 'icmp' 'icmp_ln29_142' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2414 [1/1] (1.43ns)   --->   "%icmp_ln29_143 = icmp_eq  i52 %trunc_ln29_71, i52 0" [viterbi.c:29]   --->   Operation 2414 'icmp' 'icmp_ln29_143' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_71)   --->   "%or_ln29_71 = or i1 %icmp_ln29_143, i1 %icmp_ln29_142" [viterbi.c:29]   --->   Operation 2415 'or' 'or_ln29_71' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_71)   --->   "%and_ln29_70 = and i1 %or_ln29_70, i1 %or_ln29_71" [viterbi.c:29]   --->   Operation 2416 'and' 'and_ln29_70' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2417 [1/2] (3.02ns)   --->   "%tmp_170 = fcmp_olt  i64 %p_35, i64 %min_p_70" [viterbi.c:29]   --->   Operation 2417 'dcmp' 'tmp_170' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2418 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_71 = and i1 %and_ln29_70, i1 %tmp_170" [viterbi.c:29]   --->   Operation 2418 'and' 'and_ln29_71' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2419 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_72 = select i1 %and_ln29_71, i64 %p_35, i64 %min_p_70" [viterbi.c:29]   --->   Operation 2419 'select' 'min_p_72' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 2420 [2/2] (3.02ns)   --->   "%tmp_174 = fcmp_olt  i64 %p_36, i64 %min_p_72" [viterbi.c:29]   --->   Operation 2420 'dcmp' 'tmp_174' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2421 [1/5] (5.86ns)   --->   "%p_37 = dadd i64 %add52_36, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2421 'dadd' 'p_37' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2422 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_37, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2422 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2423 [2/5] (5.86ns)   --->   "%p_38 = dadd i64 %add52_37, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2423 'dadd' 'p_38' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2424 [3/5] (5.86ns)   --->   "%p_39 = dadd i64 %add52_38, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2424 'dadd' 'p_39' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2425 [4/5] (5.86ns)   --->   "%p_40 = dadd i64 %add52_39, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2425 'dadd' 'p_40' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2426 [5/5] (5.86ns)   --->   "%p_41 = dadd i64 %add52_40, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2426 'dadd' 'p_41' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2427 [1/5] (5.86ns)   --->   "%add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42" [viterbi.c:26]   --->   Operation 2427 'dadd' 'add52_41' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2428 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_41, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2428 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2429 [2/5] (5.86ns)   --->   "%add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43" [viterbi.c:26]   --->   Operation 2429 'dadd' 'add52_42' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2430 [3/5] (5.86ns)   --->   "%add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44" [viterbi.c:26]   --->   Operation 2430 'dadd' 'add52_43' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2431 [4/5] (5.86ns)   --->   "%add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45" [viterbi.c:26]   --->   Operation 2431 'dadd' 'add52_44' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2432 [1/1] (0.00ns)   --->   "%bitcast_ln27_46 = bitcast i64 %trunc_ln27_30" [viterbi.c:27]   --->   Operation 2432 'bitcast' 'bitcast_ln27_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2433 [5/5] (5.86ns)   --->   "%add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46" [viterbi.c:26]   --->   Operation 2433 'dadd' 'add52_45' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2434 [1/2] (2.26ns)   --->   "%llike_load_48 = load i12 %llike_addr_48" [viterbi.c:26]   --->   Operation 2434 'load' 'llike_load_48' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_71 : Operation 2435 [1/1] (0.00ns)   --->   "%zext_ln26_94 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2435 'zext' 'zext_ln26_94' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2436 [1/1] (2.37ns)   --->   "%lshr_ln26_94 = lshr i128 %llike_load_48, i128 %zext_ln26_94" [viterbi.c:26]   --->   Operation 2436 'lshr' 'lshr_ln26_94' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2437 [1/1] (0.00ns)   --->   "%trunc_ln26_94 = trunc i128 %lshr_ln26_94" [viterbi.c:26]   --->   Operation 2437 'trunc' 'trunc_ln26_94' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2438 [1/1] (0.00ns)   --->   "%bitcast_ln26_94 = bitcast i64 %trunc_ln26_94" [viterbi.c:26]   --->   Operation 2438 'bitcast' 'bitcast_ln26_94' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2439 [1/2] (2.26ns)   --->   "%llike_1_load_48 = load i12 %llike_1_addr_48" [viterbi.c:26]   --->   Operation 2439 'load' 'llike_1_load_48' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_71 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln26_95 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2440 'zext' 'zext_ln26_95' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2441 [1/1] (2.37ns)   --->   "%lshr_ln26_95 = lshr i128 %llike_1_load_48, i128 %zext_ln26_95" [viterbi.c:26]   --->   Operation 2441 'lshr' 'lshr_ln26_95' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2442 [1/1] (0.00ns)   --->   "%trunc_ln26_95 = trunc i128 %lshr_ln26_95" [viterbi.c:26]   --->   Operation 2442 'trunc' 'trunc_ln26_95' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2443 [1/1] (0.00ns)   --->   "%bitcast_ln26_95 = bitcast i64 %trunc_ln26_95" [viterbi.c:26]   --->   Operation 2443 'bitcast' 'bitcast_ln26_95' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_71 : Operation 2444 [1/1] (0.84ns)   --->   "%tmp_215 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_94, i64 %bitcast_ln26_95, i2 %tmp" [viterbi.c:26]   --->   Operation 2444 'mux' 'tmp_215' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2445 [2/2] (2.26ns)   --->   "%llike_load_49 = load i12 %llike_addr_49" [viterbi.c:26]   --->   Operation 2445 'load' 'llike_load_49' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_71 : Operation 2446 [2/2] (2.26ns)   --->   "%llike_1_load_49 = load i12 %llike_1_addr_49" [viterbi.c:26]   --->   Operation 2446 'load' 'llike_1_load_49' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 72 <SV = 71> <Delay = 7.15>
ST_72 : Operation 2447 [1/1] (0.00ns)   --->   "%tmp_975 = or i12 %tmp_2, i12 50" [viterbi.c:18]   --->   Operation 2447 'or' 'tmp_975' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2448 [1/1] (0.00ns)   --->   "%tmp_975_cast = zext i12 %tmp_975" [viterbi.c:18]   --->   Operation 2448 'zext' 'tmp_975_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2449 [1/1] (0.00ns)   --->   "%llike_addr_50 = getelementptr i128 %llike, i64 0, i64 %tmp_975_cast" [viterbi.c:18]   --->   Operation 2449 'getelementptr' 'llike_addr_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2450 [1/1] (0.00ns)   --->   "%llike_1_addr_50 = getelementptr i128 %llike_1, i64 0, i64 %tmp_975_cast" [viterbi.c:18]   --->   Operation 2450 'getelementptr' 'llike_1_addr_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2451 [1/1] (0.00ns)   --->   "%bitcast_ln29_72 = bitcast i64 %p_36" [viterbi.c:29]   --->   Operation 2451 'bitcast' 'bitcast_ln29_72' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2452 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_72, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2452 'partselect' 'tmp_172' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2453 [1/1] (0.00ns)   --->   "%trunc_ln29_72 = trunc i64 %bitcast_ln29_72" [viterbi.c:29]   --->   Operation 2453 'trunc' 'trunc_ln29_72' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2454 [1/1] (0.00ns)   --->   "%bitcast_ln29_73 = bitcast i64 %min_p_72" [viterbi.c:29]   --->   Operation 2454 'bitcast' 'bitcast_ln29_73' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2455 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_73, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2455 'partselect' 'tmp_173' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2456 [1/1] (0.00ns)   --->   "%trunc_ln29_73 = trunc i64 %bitcast_ln29_73" [viterbi.c:29]   --->   Operation 2456 'trunc' 'trunc_ln29_73' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2457 [1/1] (0.98ns)   --->   "%icmp_ln29_144 = icmp_ne  i11 %tmp_172, i11 2047" [viterbi.c:29]   --->   Operation 2457 'icmp' 'icmp_ln29_144' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2458 [1/1] (1.43ns)   --->   "%icmp_ln29_145 = icmp_eq  i52 %trunc_ln29_72, i52 0" [viterbi.c:29]   --->   Operation 2458 'icmp' 'icmp_ln29_145' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_73)   --->   "%or_ln29_72 = or i1 %icmp_ln29_145, i1 %icmp_ln29_144" [viterbi.c:29]   --->   Operation 2459 'or' 'or_ln29_72' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2460 [1/1] (0.98ns)   --->   "%icmp_ln29_146 = icmp_ne  i11 %tmp_173, i11 2047" [viterbi.c:29]   --->   Operation 2460 'icmp' 'icmp_ln29_146' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2461 [1/1] (1.43ns)   --->   "%icmp_ln29_147 = icmp_eq  i52 %trunc_ln29_73, i52 0" [viterbi.c:29]   --->   Operation 2461 'icmp' 'icmp_ln29_147' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_73)   --->   "%or_ln29_73 = or i1 %icmp_ln29_147, i1 %icmp_ln29_146" [viterbi.c:29]   --->   Operation 2462 'or' 'or_ln29_73' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_73)   --->   "%and_ln29_72 = and i1 %or_ln29_72, i1 %or_ln29_73" [viterbi.c:29]   --->   Operation 2463 'and' 'and_ln29_72' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2464 [1/2] (3.02ns)   --->   "%tmp_174 = fcmp_olt  i64 %p_36, i64 %min_p_72" [viterbi.c:29]   --->   Operation 2464 'dcmp' 'tmp_174' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2465 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_73 = and i1 %and_ln29_72, i1 %tmp_174" [viterbi.c:29]   --->   Operation 2465 'and' 'and_ln29_73' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2466 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_74 = select i1 %and_ln29_73, i64 %p_36, i64 %min_p_72" [viterbi.c:29]   --->   Operation 2466 'select' 'min_p_74' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 2467 [2/2] (3.02ns)   --->   "%tmp_178 = fcmp_olt  i64 %p_37, i64 %min_p_74" [viterbi.c:29]   --->   Operation 2467 'dcmp' 'tmp_178' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2468 [1/5] (5.86ns)   --->   "%p_38 = dadd i64 %add52_37, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2468 'dadd' 'p_38' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2469 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_38, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2469 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2470 [2/5] (5.86ns)   --->   "%p_39 = dadd i64 %add52_38, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2470 'dadd' 'p_39' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2471 [3/5] (5.86ns)   --->   "%p_40 = dadd i64 %add52_39, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2471 'dadd' 'p_40' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2472 [4/5] (5.86ns)   --->   "%p_41 = dadd i64 %add52_40, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2472 'dadd' 'p_41' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2473 [5/5] (5.86ns)   --->   "%p_42 = dadd i64 %add52_41, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2473 'dadd' 'p_42' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2474 [1/5] (5.86ns)   --->   "%add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43" [viterbi.c:26]   --->   Operation 2474 'dadd' 'add52_42' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2475 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_42, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2475 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2476 [2/5] (5.86ns)   --->   "%add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44" [viterbi.c:26]   --->   Operation 2476 'dadd' 'add52_43' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2477 [3/5] (5.86ns)   --->   "%add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45" [viterbi.c:26]   --->   Operation 2477 'dadd' 'add52_44' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2478 [4/5] (5.86ns)   --->   "%add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46" [viterbi.c:26]   --->   Operation 2478 'dadd' 'add52_45' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2479 [1/1] (0.00ns)   --->   "%bitcast_ln27_47 = bitcast i64 %tmp_216" [viterbi.c:27]   --->   Operation 2479 'bitcast' 'bitcast_ln27_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2480 [5/5] (5.86ns)   --->   "%add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47" [viterbi.c:26]   --->   Operation 2480 'dadd' 'add52_46' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2481 [1/2] (2.26ns)   --->   "%llike_load_49 = load i12 %llike_addr_49" [viterbi.c:26]   --->   Operation 2481 'load' 'llike_load_49' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_72 : Operation 2482 [1/1] (0.00ns)   --->   "%zext_ln26_96 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2482 'zext' 'zext_ln26_96' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2483 [1/1] (2.37ns)   --->   "%lshr_ln26_96 = lshr i128 %llike_load_49, i128 %zext_ln26_96" [viterbi.c:26]   --->   Operation 2483 'lshr' 'lshr_ln26_96' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2484 [1/1] (0.00ns)   --->   "%trunc_ln26_96 = trunc i128 %lshr_ln26_96" [viterbi.c:26]   --->   Operation 2484 'trunc' 'trunc_ln26_96' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2485 [1/1] (0.00ns)   --->   "%bitcast_ln26_96 = bitcast i64 %trunc_ln26_96" [viterbi.c:26]   --->   Operation 2485 'bitcast' 'bitcast_ln26_96' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2486 [1/2] (2.26ns)   --->   "%llike_1_load_49 = load i12 %llike_1_addr_49" [viterbi.c:26]   --->   Operation 2486 'load' 'llike_1_load_49' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_72 : Operation 2487 [1/1] (0.00ns)   --->   "%zext_ln26_97 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2487 'zext' 'zext_ln26_97' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2488 [1/1] (2.37ns)   --->   "%lshr_ln26_97 = lshr i128 %llike_1_load_49, i128 %zext_ln26_97" [viterbi.c:26]   --->   Operation 2488 'lshr' 'lshr_ln26_97' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2489 [1/1] (0.00ns)   --->   "%trunc_ln26_97 = trunc i128 %lshr_ln26_97" [viterbi.c:26]   --->   Operation 2489 'trunc' 'trunc_ln26_97' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2490 [1/1] (0.00ns)   --->   "%bitcast_ln26_97 = bitcast i64 %trunc_ln26_97" [viterbi.c:26]   --->   Operation 2490 'bitcast' 'bitcast_ln26_97' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_72 : Operation 2491 [1/1] (0.84ns)   --->   "%tmp_220 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_96, i64 %bitcast_ln26_97, i2 %tmp" [viterbi.c:26]   --->   Operation 2491 'mux' 'tmp_220' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2492 [2/2] (2.26ns)   --->   "%llike_load_50 = load i12 %llike_addr_50" [viterbi.c:26]   --->   Operation 2492 'load' 'llike_load_50' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_72 : Operation 2493 [2/2] (2.26ns)   --->   "%llike_1_load_50 = load i12 %llike_1_addr_50" [viterbi.c:26]   --->   Operation 2493 'load' 'llike_1_load_50' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 73 <SV = 72> <Delay = 7.15>
ST_73 : Operation 2494 [1/1] (0.00ns)   --->   "%tmp_976 = or i12 %tmp_2, i12 51" [viterbi.c:18]   --->   Operation 2494 'or' 'tmp_976' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2495 [1/1] (0.00ns)   --->   "%tmp_976_cast = zext i12 %tmp_976" [viterbi.c:18]   --->   Operation 2495 'zext' 'tmp_976_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2496 [1/1] (0.00ns)   --->   "%llike_addr_51 = getelementptr i128 %llike, i64 0, i64 %tmp_976_cast" [viterbi.c:18]   --->   Operation 2496 'getelementptr' 'llike_addr_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2497 [1/1] (0.00ns)   --->   "%llike_1_addr_51 = getelementptr i128 %llike_1, i64 0, i64 %tmp_976_cast" [viterbi.c:18]   --->   Operation 2497 'getelementptr' 'llike_1_addr_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2498 [1/1] (0.00ns)   --->   "%bitcast_ln29_74 = bitcast i64 %p_37" [viterbi.c:29]   --->   Operation 2498 'bitcast' 'bitcast_ln29_74' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2499 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_74, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2499 'partselect' 'tmp_176' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2500 [1/1] (0.00ns)   --->   "%trunc_ln29_74 = trunc i64 %bitcast_ln29_74" [viterbi.c:29]   --->   Operation 2500 'trunc' 'trunc_ln29_74' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2501 [1/1] (0.00ns)   --->   "%bitcast_ln29_75 = bitcast i64 %min_p_74" [viterbi.c:29]   --->   Operation 2501 'bitcast' 'bitcast_ln29_75' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2502 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_75, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2502 'partselect' 'tmp_177' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2503 [1/1] (0.00ns)   --->   "%trunc_ln29_75 = trunc i64 %bitcast_ln29_75" [viterbi.c:29]   --->   Operation 2503 'trunc' 'trunc_ln29_75' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2504 [1/1] (0.98ns)   --->   "%icmp_ln29_148 = icmp_ne  i11 %tmp_176, i11 2047" [viterbi.c:29]   --->   Operation 2504 'icmp' 'icmp_ln29_148' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2505 [1/1] (1.43ns)   --->   "%icmp_ln29_149 = icmp_eq  i52 %trunc_ln29_74, i52 0" [viterbi.c:29]   --->   Operation 2505 'icmp' 'icmp_ln29_149' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_75)   --->   "%or_ln29_74 = or i1 %icmp_ln29_149, i1 %icmp_ln29_148" [viterbi.c:29]   --->   Operation 2506 'or' 'or_ln29_74' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2507 [1/1] (0.98ns)   --->   "%icmp_ln29_150 = icmp_ne  i11 %tmp_177, i11 2047" [viterbi.c:29]   --->   Operation 2507 'icmp' 'icmp_ln29_150' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2508 [1/1] (1.43ns)   --->   "%icmp_ln29_151 = icmp_eq  i52 %trunc_ln29_75, i52 0" [viterbi.c:29]   --->   Operation 2508 'icmp' 'icmp_ln29_151' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_75)   --->   "%or_ln29_75 = or i1 %icmp_ln29_151, i1 %icmp_ln29_150" [viterbi.c:29]   --->   Operation 2509 'or' 'or_ln29_75' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_75)   --->   "%and_ln29_74 = and i1 %or_ln29_74, i1 %or_ln29_75" [viterbi.c:29]   --->   Operation 2510 'and' 'and_ln29_74' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2511 [1/2] (3.02ns)   --->   "%tmp_178 = fcmp_olt  i64 %p_37, i64 %min_p_74" [viterbi.c:29]   --->   Operation 2511 'dcmp' 'tmp_178' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2512 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_75 = and i1 %and_ln29_74, i1 %tmp_178" [viterbi.c:29]   --->   Operation 2512 'and' 'and_ln29_75' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2513 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_76 = select i1 %and_ln29_75, i64 %p_37, i64 %min_p_74" [viterbi.c:29]   --->   Operation 2513 'select' 'min_p_76' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 2514 [2/2] (3.02ns)   --->   "%tmp_182 = fcmp_olt  i64 %p_38, i64 %min_p_76" [viterbi.c:29]   --->   Operation 2514 'dcmp' 'tmp_182' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2515 [1/5] (5.86ns)   --->   "%p_39 = dadd i64 %add52_38, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2515 'dadd' 'p_39' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2516 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_39, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2516 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2517 [2/5] (5.86ns)   --->   "%p_40 = dadd i64 %add52_39, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2517 'dadd' 'p_40' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2518 [3/5] (5.86ns)   --->   "%p_41 = dadd i64 %add52_40, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2518 'dadd' 'p_41' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2519 [4/5] (5.86ns)   --->   "%p_42 = dadd i64 %add52_41, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2519 'dadd' 'p_42' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2520 [5/5] (5.86ns)   --->   "%p_43 = dadd i64 %add52_42, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2520 'dadd' 'p_43' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2521 [1/5] (5.86ns)   --->   "%add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44" [viterbi.c:26]   --->   Operation 2521 'dadd' 'add52_43' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2522 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_43, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2522 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2523 [2/5] (5.86ns)   --->   "%add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45" [viterbi.c:26]   --->   Operation 2523 'dadd' 'add52_44' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2524 [3/5] (5.86ns)   --->   "%add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46" [viterbi.c:26]   --->   Operation 2524 'dadd' 'add52_45' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2525 [4/5] (5.86ns)   --->   "%add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47" [viterbi.c:26]   --->   Operation 2525 'dadd' 'add52_46' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2526 [1/1] (0.00ns)   --->   "%bitcast_ln27_48 = bitcast i64 %tmp_221" [viterbi.c:27]   --->   Operation 2526 'bitcast' 'bitcast_ln27_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2527 [5/5] (5.86ns)   --->   "%add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48" [viterbi.c:26]   --->   Operation 2527 'dadd' 'add52_47' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2528 [1/2] (2.26ns)   --->   "%llike_load_50 = load i12 %llike_addr_50" [viterbi.c:26]   --->   Operation 2528 'load' 'llike_load_50' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_73 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln26_98 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2529 'zext' 'zext_ln26_98' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2530 [1/1] (2.37ns)   --->   "%lshr_ln26_98 = lshr i128 %llike_load_50, i128 %zext_ln26_98" [viterbi.c:26]   --->   Operation 2530 'lshr' 'lshr_ln26_98' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2531 [1/1] (0.00ns)   --->   "%trunc_ln26_98 = trunc i128 %lshr_ln26_98" [viterbi.c:26]   --->   Operation 2531 'trunc' 'trunc_ln26_98' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2532 [1/1] (0.00ns)   --->   "%bitcast_ln26_98 = bitcast i64 %trunc_ln26_98" [viterbi.c:26]   --->   Operation 2532 'bitcast' 'bitcast_ln26_98' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2533 [1/2] (2.26ns)   --->   "%llike_1_load_50 = load i12 %llike_1_addr_50" [viterbi.c:26]   --->   Operation 2533 'load' 'llike_1_load_50' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_73 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln26_99 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2534 'zext' 'zext_ln26_99' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2535 [1/1] (2.37ns)   --->   "%lshr_ln26_99 = lshr i128 %llike_1_load_50, i128 %zext_ln26_99" [viterbi.c:26]   --->   Operation 2535 'lshr' 'lshr_ln26_99' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2536 [1/1] (0.00ns)   --->   "%trunc_ln26_99 = trunc i128 %lshr_ln26_99" [viterbi.c:26]   --->   Operation 2536 'trunc' 'trunc_ln26_99' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2537 [1/1] (0.00ns)   --->   "%bitcast_ln26_99 = bitcast i64 %trunc_ln26_99" [viterbi.c:26]   --->   Operation 2537 'bitcast' 'bitcast_ln26_99' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_73 : Operation 2538 [1/1] (0.84ns)   --->   "%tmp_225 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_98, i64 %bitcast_ln26_99, i2 %tmp" [viterbi.c:26]   --->   Operation 2538 'mux' 'tmp_225' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2539 [2/2] (2.26ns)   --->   "%llike_load_51 = load i12 %llike_addr_51" [viterbi.c:26]   --->   Operation 2539 'load' 'llike_load_51' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_73 : Operation 2540 [2/2] (2.26ns)   --->   "%llike_1_load_51 = load i12 %llike_1_addr_51" [viterbi.c:26]   --->   Operation 2540 'load' 'llike_1_load_51' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 74 <SV = 73> <Delay = 7.15>
ST_74 : Operation 2541 [1/1] (0.00ns)   --->   "%tmp_977 = or i12 %tmp_2, i12 52" [viterbi.c:18]   --->   Operation 2541 'or' 'tmp_977' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2542 [1/1] (0.00ns)   --->   "%tmp_977_cast = zext i12 %tmp_977" [viterbi.c:18]   --->   Operation 2542 'zext' 'tmp_977_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2543 [1/1] (0.00ns)   --->   "%llike_addr_52 = getelementptr i128 %llike, i64 0, i64 %tmp_977_cast" [viterbi.c:18]   --->   Operation 2543 'getelementptr' 'llike_addr_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2544 [1/1] (0.00ns)   --->   "%llike_1_addr_52 = getelementptr i128 %llike_1, i64 0, i64 %tmp_977_cast" [viterbi.c:18]   --->   Operation 2544 'getelementptr' 'llike_1_addr_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2545 [1/1] (0.00ns)   --->   "%bitcast_ln29_76 = bitcast i64 %p_38" [viterbi.c:29]   --->   Operation 2545 'bitcast' 'bitcast_ln29_76' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2546 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_76, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2546 'partselect' 'tmp_180' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2547 [1/1] (0.00ns)   --->   "%trunc_ln29_76 = trunc i64 %bitcast_ln29_76" [viterbi.c:29]   --->   Operation 2547 'trunc' 'trunc_ln29_76' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2548 [1/1] (0.00ns)   --->   "%bitcast_ln29_77 = bitcast i64 %min_p_76" [viterbi.c:29]   --->   Operation 2548 'bitcast' 'bitcast_ln29_77' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2549 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_77, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2549 'partselect' 'tmp_181' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2550 [1/1] (0.00ns)   --->   "%trunc_ln29_77 = trunc i64 %bitcast_ln29_77" [viterbi.c:29]   --->   Operation 2550 'trunc' 'trunc_ln29_77' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2551 [1/1] (0.98ns)   --->   "%icmp_ln29_152 = icmp_ne  i11 %tmp_180, i11 2047" [viterbi.c:29]   --->   Operation 2551 'icmp' 'icmp_ln29_152' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2552 [1/1] (1.43ns)   --->   "%icmp_ln29_153 = icmp_eq  i52 %trunc_ln29_76, i52 0" [viterbi.c:29]   --->   Operation 2552 'icmp' 'icmp_ln29_153' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_77)   --->   "%or_ln29_76 = or i1 %icmp_ln29_153, i1 %icmp_ln29_152" [viterbi.c:29]   --->   Operation 2553 'or' 'or_ln29_76' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2554 [1/1] (0.98ns)   --->   "%icmp_ln29_154 = icmp_ne  i11 %tmp_181, i11 2047" [viterbi.c:29]   --->   Operation 2554 'icmp' 'icmp_ln29_154' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2555 [1/1] (1.43ns)   --->   "%icmp_ln29_155 = icmp_eq  i52 %trunc_ln29_77, i52 0" [viterbi.c:29]   --->   Operation 2555 'icmp' 'icmp_ln29_155' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_77)   --->   "%or_ln29_77 = or i1 %icmp_ln29_155, i1 %icmp_ln29_154" [viterbi.c:29]   --->   Operation 2556 'or' 'or_ln29_77' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_77)   --->   "%and_ln29_76 = and i1 %or_ln29_76, i1 %or_ln29_77" [viterbi.c:29]   --->   Operation 2557 'and' 'and_ln29_76' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2558 [1/2] (3.02ns)   --->   "%tmp_182 = fcmp_olt  i64 %p_38, i64 %min_p_76" [viterbi.c:29]   --->   Operation 2558 'dcmp' 'tmp_182' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2559 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_77 = and i1 %and_ln29_76, i1 %tmp_182" [viterbi.c:29]   --->   Operation 2559 'and' 'and_ln29_77' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2560 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_78 = select i1 %and_ln29_77, i64 %p_38, i64 %min_p_76" [viterbi.c:29]   --->   Operation 2560 'select' 'min_p_78' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 2561 [2/2] (3.02ns)   --->   "%tmp_186 = fcmp_olt  i64 %p_39, i64 %min_p_78" [viterbi.c:29]   --->   Operation 2561 'dcmp' 'tmp_186' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2562 [1/5] (5.86ns)   --->   "%p_40 = dadd i64 %add52_39, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2562 'dadd' 'p_40' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2563 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_40, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2563 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2564 [2/5] (5.86ns)   --->   "%p_41 = dadd i64 %add52_40, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2564 'dadd' 'p_41' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2565 [3/5] (5.86ns)   --->   "%p_42 = dadd i64 %add52_41, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2565 'dadd' 'p_42' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2566 [4/5] (5.86ns)   --->   "%p_43 = dadd i64 %add52_42, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2566 'dadd' 'p_43' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2567 [5/5] (5.86ns)   --->   "%p_44 = dadd i64 %add52_43, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2567 'dadd' 'p_44' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2568 [1/5] (5.86ns)   --->   "%add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45" [viterbi.c:26]   --->   Operation 2568 'dadd' 'add52_44' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2569 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_44, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2569 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2570 [2/5] (5.86ns)   --->   "%add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46" [viterbi.c:26]   --->   Operation 2570 'dadd' 'add52_45' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2571 [3/5] (5.86ns)   --->   "%add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47" [viterbi.c:26]   --->   Operation 2571 'dadd' 'add52_46' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2572 [4/5] (5.86ns)   --->   "%add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48" [viterbi.c:26]   --->   Operation 2572 'dadd' 'add52_47' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2573 [1/1] (0.00ns)   --->   "%bitcast_ln27_49 = bitcast i64 %tmp_226" [viterbi.c:27]   --->   Operation 2573 'bitcast' 'bitcast_ln27_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2574 [5/5] (5.86ns)   --->   "%add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49" [viterbi.c:26]   --->   Operation 2574 'dadd' 'add52_48' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2575 [1/2] (2.26ns)   --->   "%llike_load_51 = load i12 %llike_addr_51" [viterbi.c:26]   --->   Operation 2575 'load' 'llike_load_51' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_74 : Operation 2576 [1/1] (0.00ns)   --->   "%zext_ln26_100 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2576 'zext' 'zext_ln26_100' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2577 [1/1] (2.37ns)   --->   "%lshr_ln26_100 = lshr i128 %llike_load_51, i128 %zext_ln26_100" [viterbi.c:26]   --->   Operation 2577 'lshr' 'lshr_ln26_100' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2578 [1/1] (0.00ns)   --->   "%trunc_ln26_100 = trunc i128 %lshr_ln26_100" [viterbi.c:26]   --->   Operation 2578 'trunc' 'trunc_ln26_100' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2579 [1/1] (0.00ns)   --->   "%bitcast_ln26_100 = bitcast i64 %trunc_ln26_100" [viterbi.c:26]   --->   Operation 2579 'bitcast' 'bitcast_ln26_100' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2580 [1/2] (2.26ns)   --->   "%llike_1_load_51 = load i12 %llike_1_addr_51" [viterbi.c:26]   --->   Operation 2580 'load' 'llike_1_load_51' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_74 : Operation 2581 [1/1] (0.00ns)   --->   "%zext_ln26_101 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2581 'zext' 'zext_ln26_101' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2582 [1/1] (2.37ns)   --->   "%lshr_ln26_101 = lshr i128 %llike_1_load_51, i128 %zext_ln26_101" [viterbi.c:26]   --->   Operation 2582 'lshr' 'lshr_ln26_101' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2583 [1/1] (0.00ns)   --->   "%trunc_ln26_101 = trunc i128 %lshr_ln26_101" [viterbi.c:26]   --->   Operation 2583 'trunc' 'trunc_ln26_101' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2584 [1/1] (0.00ns)   --->   "%bitcast_ln26_101 = bitcast i64 %trunc_ln26_101" [viterbi.c:26]   --->   Operation 2584 'bitcast' 'bitcast_ln26_101' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_74 : Operation 2585 [1/1] (0.84ns)   --->   "%tmp_230 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_100, i64 %bitcast_ln26_101, i2 %tmp" [viterbi.c:26]   --->   Operation 2585 'mux' 'tmp_230' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2586 [2/2] (2.26ns)   --->   "%llike_load_52 = load i12 %llike_addr_52" [viterbi.c:26]   --->   Operation 2586 'load' 'llike_load_52' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_74 : Operation 2587 [2/2] (2.26ns)   --->   "%llike_1_load_52 = load i12 %llike_1_addr_52" [viterbi.c:26]   --->   Operation 2587 'load' 'llike_1_load_52' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 75 <SV = 74> <Delay = 7.15>
ST_75 : Operation 2588 [1/1] (0.00ns)   --->   "%tmp_978 = or i12 %tmp_2, i12 53" [viterbi.c:18]   --->   Operation 2588 'or' 'tmp_978' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2589 [1/1] (0.00ns)   --->   "%tmp_978_cast = zext i12 %tmp_978" [viterbi.c:18]   --->   Operation 2589 'zext' 'tmp_978_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2590 [1/1] (0.00ns)   --->   "%llike_addr_53 = getelementptr i128 %llike, i64 0, i64 %tmp_978_cast" [viterbi.c:18]   --->   Operation 2590 'getelementptr' 'llike_addr_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2591 [1/1] (0.00ns)   --->   "%llike_1_addr_53 = getelementptr i128 %llike_1, i64 0, i64 %tmp_978_cast" [viterbi.c:18]   --->   Operation 2591 'getelementptr' 'llike_1_addr_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2592 [1/1] (0.00ns)   --->   "%bitcast_ln29_78 = bitcast i64 %p_39" [viterbi.c:29]   --->   Operation 2592 'bitcast' 'bitcast_ln29_78' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2593 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_78, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2593 'partselect' 'tmp_184' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2594 [1/1] (0.00ns)   --->   "%trunc_ln29_78 = trunc i64 %bitcast_ln29_78" [viterbi.c:29]   --->   Operation 2594 'trunc' 'trunc_ln29_78' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2595 [1/1] (0.00ns)   --->   "%bitcast_ln29_79 = bitcast i64 %min_p_78" [viterbi.c:29]   --->   Operation 2595 'bitcast' 'bitcast_ln29_79' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2596 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_79, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2596 'partselect' 'tmp_185' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2597 [1/1] (0.00ns)   --->   "%trunc_ln29_79 = trunc i64 %bitcast_ln29_79" [viterbi.c:29]   --->   Operation 2597 'trunc' 'trunc_ln29_79' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2598 [1/1] (0.98ns)   --->   "%icmp_ln29_156 = icmp_ne  i11 %tmp_184, i11 2047" [viterbi.c:29]   --->   Operation 2598 'icmp' 'icmp_ln29_156' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2599 [1/1] (1.43ns)   --->   "%icmp_ln29_157 = icmp_eq  i52 %trunc_ln29_78, i52 0" [viterbi.c:29]   --->   Operation 2599 'icmp' 'icmp_ln29_157' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%or_ln29_78 = or i1 %icmp_ln29_157, i1 %icmp_ln29_156" [viterbi.c:29]   --->   Operation 2600 'or' 'or_ln29_78' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2601 [1/1] (0.98ns)   --->   "%icmp_ln29_158 = icmp_ne  i11 %tmp_185, i11 2047" [viterbi.c:29]   --->   Operation 2601 'icmp' 'icmp_ln29_158' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2602 [1/1] (1.43ns)   --->   "%icmp_ln29_159 = icmp_eq  i52 %trunc_ln29_79, i52 0" [viterbi.c:29]   --->   Operation 2602 'icmp' 'icmp_ln29_159' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%or_ln29_79 = or i1 %icmp_ln29_159, i1 %icmp_ln29_158" [viterbi.c:29]   --->   Operation 2603 'or' 'or_ln29_79' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%and_ln29_78 = and i1 %or_ln29_78, i1 %or_ln29_79" [viterbi.c:29]   --->   Operation 2604 'and' 'and_ln29_78' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2605 [1/2] (3.02ns)   --->   "%tmp_186 = fcmp_olt  i64 %p_39, i64 %min_p_78" [viterbi.c:29]   --->   Operation 2605 'dcmp' 'tmp_186' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2606 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_79 = and i1 %and_ln29_78, i1 %tmp_186" [viterbi.c:29]   --->   Operation 2606 'and' 'and_ln29_79' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2607 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_80 = select i1 %and_ln29_79, i64 %p_39, i64 %min_p_78" [viterbi.c:29]   --->   Operation 2607 'select' 'min_p_80' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 2608 [2/2] (3.02ns)   --->   "%tmp_190 = fcmp_olt  i64 %p_40, i64 %min_p_80" [viterbi.c:29]   --->   Operation 2608 'dcmp' 'tmp_190' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2609 [1/5] (5.86ns)   --->   "%p_41 = dadd i64 %add52_40, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2609 'dadd' 'p_41' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2610 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_41, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2610 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2611 [2/5] (5.86ns)   --->   "%p_42 = dadd i64 %add52_41, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2611 'dadd' 'p_42' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2612 [3/5] (5.86ns)   --->   "%p_43 = dadd i64 %add52_42, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2612 'dadd' 'p_43' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2613 [4/5] (5.86ns)   --->   "%p_44 = dadd i64 %add52_43, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2613 'dadd' 'p_44' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2614 [5/5] (5.86ns)   --->   "%p_45 = dadd i64 %add52_44, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2614 'dadd' 'p_45' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2615 [1/5] (5.86ns)   --->   "%add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46" [viterbi.c:26]   --->   Operation 2615 'dadd' 'add52_45' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2616 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_45, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2616 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2617 [2/5] (5.86ns)   --->   "%add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47" [viterbi.c:26]   --->   Operation 2617 'dadd' 'add52_46' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2618 [3/5] (5.86ns)   --->   "%add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48" [viterbi.c:26]   --->   Operation 2618 'dadd' 'add52_47' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2619 [4/5] (5.86ns)   --->   "%add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49" [viterbi.c:26]   --->   Operation 2619 'dadd' 'add52_48' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2620 [1/1] (0.00ns)   --->   "%bitcast_ln27_50 = bitcast i64 %tmp_231" [viterbi.c:27]   --->   Operation 2620 'bitcast' 'bitcast_ln27_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2621 [5/5] (5.86ns)   --->   "%add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50" [viterbi.c:26]   --->   Operation 2621 'dadd' 'add52_49' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2622 [1/2] (2.26ns)   --->   "%llike_load_52 = load i12 %llike_addr_52" [viterbi.c:26]   --->   Operation 2622 'load' 'llike_load_52' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_75 : Operation 2623 [1/1] (0.00ns)   --->   "%zext_ln26_102 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2623 'zext' 'zext_ln26_102' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2624 [1/1] (2.37ns)   --->   "%lshr_ln26_102 = lshr i128 %llike_load_52, i128 %zext_ln26_102" [viterbi.c:26]   --->   Operation 2624 'lshr' 'lshr_ln26_102' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2625 [1/1] (0.00ns)   --->   "%trunc_ln26_102 = trunc i128 %lshr_ln26_102" [viterbi.c:26]   --->   Operation 2625 'trunc' 'trunc_ln26_102' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2626 [1/1] (0.00ns)   --->   "%bitcast_ln26_102 = bitcast i64 %trunc_ln26_102" [viterbi.c:26]   --->   Operation 2626 'bitcast' 'bitcast_ln26_102' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2627 [1/2] (2.26ns)   --->   "%llike_1_load_52 = load i12 %llike_1_addr_52" [viterbi.c:26]   --->   Operation 2627 'load' 'llike_1_load_52' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_75 : Operation 2628 [1/1] (0.00ns)   --->   "%zext_ln26_103 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2628 'zext' 'zext_ln26_103' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2629 [1/1] (2.37ns)   --->   "%lshr_ln26_103 = lshr i128 %llike_1_load_52, i128 %zext_ln26_103" [viterbi.c:26]   --->   Operation 2629 'lshr' 'lshr_ln26_103' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2630 [1/1] (0.00ns)   --->   "%trunc_ln26_103 = trunc i128 %lshr_ln26_103" [viterbi.c:26]   --->   Operation 2630 'trunc' 'trunc_ln26_103' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2631 [1/1] (0.00ns)   --->   "%bitcast_ln26_103 = bitcast i64 %trunc_ln26_103" [viterbi.c:26]   --->   Operation 2631 'bitcast' 'bitcast_ln26_103' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_75 : Operation 2632 [1/1] (0.84ns)   --->   "%tmp_235 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_102, i64 %bitcast_ln26_103, i2 %tmp" [viterbi.c:26]   --->   Operation 2632 'mux' 'tmp_235' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2633 [2/2] (2.26ns)   --->   "%llike_load_53 = load i12 %llike_addr_53" [viterbi.c:26]   --->   Operation 2633 'load' 'llike_load_53' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_75 : Operation 2634 [2/2] (2.26ns)   --->   "%llike_1_load_53 = load i12 %llike_1_addr_53" [viterbi.c:26]   --->   Operation 2634 'load' 'llike_1_load_53' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 76 <SV = 75> <Delay = 7.15>
ST_76 : Operation 2635 [1/1] (0.00ns)   --->   "%tmp_979 = or i12 %tmp_2, i12 54" [viterbi.c:18]   --->   Operation 2635 'or' 'tmp_979' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2636 [1/1] (0.00ns)   --->   "%tmp_979_cast = zext i12 %tmp_979" [viterbi.c:18]   --->   Operation 2636 'zext' 'tmp_979_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2637 [1/1] (0.00ns)   --->   "%llike_addr_54 = getelementptr i128 %llike, i64 0, i64 %tmp_979_cast" [viterbi.c:18]   --->   Operation 2637 'getelementptr' 'llike_addr_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2638 [1/1] (0.00ns)   --->   "%llike_1_addr_54 = getelementptr i128 %llike_1, i64 0, i64 %tmp_979_cast" [viterbi.c:18]   --->   Operation 2638 'getelementptr' 'llike_1_addr_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2639 [1/1] (0.00ns)   --->   "%bitcast_ln29_80 = bitcast i64 %p_40" [viterbi.c:29]   --->   Operation 2639 'bitcast' 'bitcast_ln29_80' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2640 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_80, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2640 'partselect' 'tmp_188' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2641 [1/1] (0.00ns)   --->   "%trunc_ln29_80 = trunc i64 %bitcast_ln29_80" [viterbi.c:29]   --->   Operation 2641 'trunc' 'trunc_ln29_80' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2642 [1/1] (0.00ns)   --->   "%bitcast_ln29_81 = bitcast i64 %min_p_80" [viterbi.c:29]   --->   Operation 2642 'bitcast' 'bitcast_ln29_81' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2643 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_81, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2643 'partselect' 'tmp_189' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2644 [1/1] (0.00ns)   --->   "%trunc_ln29_81 = trunc i64 %bitcast_ln29_81" [viterbi.c:29]   --->   Operation 2644 'trunc' 'trunc_ln29_81' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2645 [1/1] (0.98ns)   --->   "%icmp_ln29_160 = icmp_ne  i11 %tmp_188, i11 2047" [viterbi.c:29]   --->   Operation 2645 'icmp' 'icmp_ln29_160' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2646 [1/1] (1.43ns)   --->   "%icmp_ln29_161 = icmp_eq  i52 %trunc_ln29_80, i52 0" [viterbi.c:29]   --->   Operation 2646 'icmp' 'icmp_ln29_161' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%or_ln29_80 = or i1 %icmp_ln29_161, i1 %icmp_ln29_160" [viterbi.c:29]   --->   Operation 2647 'or' 'or_ln29_80' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2648 [1/1] (0.98ns)   --->   "%icmp_ln29_162 = icmp_ne  i11 %tmp_189, i11 2047" [viterbi.c:29]   --->   Operation 2648 'icmp' 'icmp_ln29_162' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2649 [1/1] (1.43ns)   --->   "%icmp_ln29_163 = icmp_eq  i52 %trunc_ln29_81, i52 0" [viterbi.c:29]   --->   Operation 2649 'icmp' 'icmp_ln29_163' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%or_ln29_81 = or i1 %icmp_ln29_163, i1 %icmp_ln29_162" [viterbi.c:29]   --->   Operation 2650 'or' 'or_ln29_81' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%and_ln29_80 = and i1 %or_ln29_80, i1 %or_ln29_81" [viterbi.c:29]   --->   Operation 2651 'and' 'and_ln29_80' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2652 [1/2] (3.02ns)   --->   "%tmp_190 = fcmp_olt  i64 %p_40, i64 %min_p_80" [viterbi.c:29]   --->   Operation 2652 'dcmp' 'tmp_190' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2653 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_81 = and i1 %and_ln29_80, i1 %tmp_190" [viterbi.c:29]   --->   Operation 2653 'and' 'and_ln29_81' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2654 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_82 = select i1 %and_ln29_81, i64 %p_40, i64 %min_p_80" [viterbi.c:29]   --->   Operation 2654 'select' 'min_p_82' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 2655 [2/2] (3.02ns)   --->   "%tmp_194 = fcmp_olt  i64 %p_41, i64 %min_p_82" [viterbi.c:29]   --->   Operation 2655 'dcmp' 'tmp_194' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2656 [1/5] (5.86ns)   --->   "%p_42 = dadd i64 %add52_41, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2656 'dadd' 'p_42' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2657 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_42, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2657 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2658 [2/5] (5.86ns)   --->   "%p_43 = dadd i64 %add52_42, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2658 'dadd' 'p_43' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2659 [3/5] (5.86ns)   --->   "%p_44 = dadd i64 %add52_43, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2659 'dadd' 'p_44' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2660 [4/5] (5.86ns)   --->   "%p_45 = dadd i64 %add52_44, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2660 'dadd' 'p_45' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2661 [5/5] (5.86ns)   --->   "%p_46 = dadd i64 %add52_45, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2661 'dadd' 'p_46' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2662 [1/5] (5.86ns)   --->   "%add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47" [viterbi.c:26]   --->   Operation 2662 'dadd' 'add52_46' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2663 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_46, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2663 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2664 [2/5] (5.86ns)   --->   "%add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48" [viterbi.c:26]   --->   Operation 2664 'dadd' 'add52_47' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2665 [3/5] (5.86ns)   --->   "%add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49" [viterbi.c:26]   --->   Operation 2665 'dadd' 'add52_48' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2666 [4/5] (5.86ns)   --->   "%add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50" [viterbi.c:26]   --->   Operation 2666 'dadd' 'add52_49' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2667 [1/1] (0.00ns)   --->   "%bitcast_ln27_51 = bitcast i64 %tmp_236" [viterbi.c:27]   --->   Operation 2667 'bitcast' 'bitcast_ln27_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2668 [5/5] (5.86ns)   --->   "%add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51" [viterbi.c:26]   --->   Operation 2668 'dadd' 'add52_50' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2669 [1/2] (2.26ns)   --->   "%llike_load_53 = load i12 %llike_addr_53" [viterbi.c:26]   --->   Operation 2669 'load' 'llike_load_53' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_76 : Operation 2670 [1/1] (0.00ns)   --->   "%zext_ln26_104 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2670 'zext' 'zext_ln26_104' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2671 [1/1] (2.37ns)   --->   "%lshr_ln26_104 = lshr i128 %llike_load_53, i128 %zext_ln26_104" [viterbi.c:26]   --->   Operation 2671 'lshr' 'lshr_ln26_104' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2672 [1/1] (0.00ns)   --->   "%trunc_ln26_104 = trunc i128 %lshr_ln26_104" [viterbi.c:26]   --->   Operation 2672 'trunc' 'trunc_ln26_104' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2673 [1/1] (0.00ns)   --->   "%bitcast_ln26_104 = bitcast i64 %trunc_ln26_104" [viterbi.c:26]   --->   Operation 2673 'bitcast' 'bitcast_ln26_104' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2674 [1/2] (2.26ns)   --->   "%llike_1_load_53 = load i12 %llike_1_addr_53" [viterbi.c:26]   --->   Operation 2674 'load' 'llike_1_load_53' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_76 : Operation 2675 [1/1] (0.00ns)   --->   "%zext_ln26_105 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2675 'zext' 'zext_ln26_105' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2676 [1/1] (2.37ns)   --->   "%lshr_ln26_105 = lshr i128 %llike_1_load_53, i128 %zext_ln26_105" [viterbi.c:26]   --->   Operation 2676 'lshr' 'lshr_ln26_105' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2677 [1/1] (0.00ns)   --->   "%trunc_ln26_105 = trunc i128 %lshr_ln26_105" [viterbi.c:26]   --->   Operation 2677 'trunc' 'trunc_ln26_105' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2678 [1/1] (0.00ns)   --->   "%bitcast_ln26_105 = bitcast i64 %trunc_ln26_105" [viterbi.c:26]   --->   Operation 2678 'bitcast' 'bitcast_ln26_105' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_76 : Operation 2679 [1/1] (0.84ns)   --->   "%tmp_240 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_104, i64 %bitcast_ln26_105, i2 %tmp" [viterbi.c:26]   --->   Operation 2679 'mux' 'tmp_240' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2680 [2/2] (2.26ns)   --->   "%llike_load_54 = load i12 %llike_addr_54" [viterbi.c:26]   --->   Operation 2680 'load' 'llike_load_54' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_76 : Operation 2681 [2/2] (2.26ns)   --->   "%llike_1_load_54 = load i12 %llike_1_addr_54" [viterbi.c:26]   --->   Operation 2681 'load' 'llike_1_load_54' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 77 <SV = 76> <Delay = 7.15>
ST_77 : Operation 2682 [1/1] (0.00ns)   --->   "%tmp_980 = or i12 %tmp_2, i12 55" [viterbi.c:18]   --->   Operation 2682 'or' 'tmp_980' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2683 [1/1] (0.00ns)   --->   "%tmp_980_cast = zext i12 %tmp_980" [viterbi.c:18]   --->   Operation 2683 'zext' 'tmp_980_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2684 [1/1] (0.00ns)   --->   "%llike_addr_55 = getelementptr i128 %llike, i64 0, i64 %tmp_980_cast" [viterbi.c:18]   --->   Operation 2684 'getelementptr' 'llike_addr_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2685 [1/1] (0.00ns)   --->   "%llike_1_addr_55 = getelementptr i128 %llike_1, i64 0, i64 %tmp_980_cast" [viterbi.c:18]   --->   Operation 2685 'getelementptr' 'llike_1_addr_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2686 [1/1] (0.00ns)   --->   "%bitcast_ln29_82 = bitcast i64 %p_41" [viterbi.c:29]   --->   Operation 2686 'bitcast' 'bitcast_ln29_82' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2687 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_82, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2687 'partselect' 'tmp_192' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2688 [1/1] (0.00ns)   --->   "%trunc_ln29_82 = trunc i64 %bitcast_ln29_82" [viterbi.c:29]   --->   Operation 2688 'trunc' 'trunc_ln29_82' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2689 [1/1] (0.00ns)   --->   "%bitcast_ln29_83 = bitcast i64 %min_p_82" [viterbi.c:29]   --->   Operation 2689 'bitcast' 'bitcast_ln29_83' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2690 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_83, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2690 'partselect' 'tmp_193' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2691 [1/1] (0.00ns)   --->   "%trunc_ln29_83 = trunc i64 %bitcast_ln29_83" [viterbi.c:29]   --->   Operation 2691 'trunc' 'trunc_ln29_83' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2692 [1/1] (0.98ns)   --->   "%icmp_ln29_164 = icmp_ne  i11 %tmp_192, i11 2047" [viterbi.c:29]   --->   Operation 2692 'icmp' 'icmp_ln29_164' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2693 [1/1] (1.43ns)   --->   "%icmp_ln29_165 = icmp_eq  i52 %trunc_ln29_82, i52 0" [viterbi.c:29]   --->   Operation 2693 'icmp' 'icmp_ln29_165' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%or_ln29_82 = or i1 %icmp_ln29_165, i1 %icmp_ln29_164" [viterbi.c:29]   --->   Operation 2694 'or' 'or_ln29_82' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2695 [1/1] (0.98ns)   --->   "%icmp_ln29_166 = icmp_ne  i11 %tmp_193, i11 2047" [viterbi.c:29]   --->   Operation 2695 'icmp' 'icmp_ln29_166' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2696 [1/1] (1.43ns)   --->   "%icmp_ln29_167 = icmp_eq  i52 %trunc_ln29_83, i52 0" [viterbi.c:29]   --->   Operation 2696 'icmp' 'icmp_ln29_167' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%or_ln29_83 = or i1 %icmp_ln29_167, i1 %icmp_ln29_166" [viterbi.c:29]   --->   Operation 2697 'or' 'or_ln29_83' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%and_ln29_82 = and i1 %or_ln29_82, i1 %or_ln29_83" [viterbi.c:29]   --->   Operation 2698 'and' 'and_ln29_82' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2699 [1/2] (3.02ns)   --->   "%tmp_194 = fcmp_olt  i64 %p_41, i64 %min_p_82" [viterbi.c:29]   --->   Operation 2699 'dcmp' 'tmp_194' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2700 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_83 = and i1 %and_ln29_82, i1 %tmp_194" [viterbi.c:29]   --->   Operation 2700 'and' 'and_ln29_83' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2701 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_84 = select i1 %and_ln29_83, i64 %p_41, i64 %min_p_82" [viterbi.c:29]   --->   Operation 2701 'select' 'min_p_84' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 2702 [2/2] (3.02ns)   --->   "%tmp_198 = fcmp_olt  i64 %p_42, i64 %min_p_84" [viterbi.c:29]   --->   Operation 2702 'dcmp' 'tmp_198' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2703 [1/5] (5.86ns)   --->   "%p_43 = dadd i64 %add52_42, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2703 'dadd' 'p_43' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2704 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_43, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2704 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2705 [2/5] (5.86ns)   --->   "%p_44 = dadd i64 %add52_43, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2705 'dadd' 'p_44' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2706 [3/5] (5.86ns)   --->   "%p_45 = dadd i64 %add52_44, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2706 'dadd' 'p_45' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2707 [4/5] (5.86ns)   --->   "%p_46 = dadd i64 %add52_45, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2707 'dadd' 'p_46' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2708 [5/5] (5.86ns)   --->   "%p_47 = dadd i64 %add52_46, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2708 'dadd' 'p_47' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2709 [1/5] (5.86ns)   --->   "%add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48" [viterbi.c:26]   --->   Operation 2709 'dadd' 'add52_47' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2710 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_47, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2710 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2711 [2/5] (5.86ns)   --->   "%add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49" [viterbi.c:26]   --->   Operation 2711 'dadd' 'add52_48' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2712 [3/5] (5.86ns)   --->   "%add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50" [viterbi.c:26]   --->   Operation 2712 'dadd' 'add52_49' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2713 [4/5] (5.86ns)   --->   "%add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51" [viterbi.c:26]   --->   Operation 2713 'dadd' 'add52_50' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2714 [1/1] (0.00ns)   --->   "%bitcast_ln27_52 = bitcast i64 %tmp_241" [viterbi.c:27]   --->   Operation 2714 'bitcast' 'bitcast_ln27_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2715 [5/5] (5.86ns)   --->   "%add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52" [viterbi.c:26]   --->   Operation 2715 'dadd' 'add52_51' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2716 [1/2] (2.26ns)   --->   "%llike_load_54 = load i12 %llike_addr_54" [viterbi.c:26]   --->   Operation 2716 'load' 'llike_load_54' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_77 : Operation 2717 [1/1] (0.00ns)   --->   "%zext_ln26_106 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2717 'zext' 'zext_ln26_106' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2718 [1/1] (2.37ns)   --->   "%lshr_ln26_106 = lshr i128 %llike_load_54, i128 %zext_ln26_106" [viterbi.c:26]   --->   Operation 2718 'lshr' 'lshr_ln26_106' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2719 [1/1] (0.00ns)   --->   "%trunc_ln26_106 = trunc i128 %lshr_ln26_106" [viterbi.c:26]   --->   Operation 2719 'trunc' 'trunc_ln26_106' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2720 [1/1] (0.00ns)   --->   "%bitcast_ln26_106 = bitcast i64 %trunc_ln26_106" [viterbi.c:26]   --->   Operation 2720 'bitcast' 'bitcast_ln26_106' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2721 [1/2] (2.26ns)   --->   "%llike_1_load_54 = load i12 %llike_1_addr_54" [viterbi.c:26]   --->   Operation 2721 'load' 'llike_1_load_54' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_77 : Operation 2722 [1/1] (0.00ns)   --->   "%zext_ln26_107 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2722 'zext' 'zext_ln26_107' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2723 [1/1] (2.37ns)   --->   "%lshr_ln26_107 = lshr i128 %llike_1_load_54, i128 %zext_ln26_107" [viterbi.c:26]   --->   Operation 2723 'lshr' 'lshr_ln26_107' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2724 [1/1] (0.00ns)   --->   "%trunc_ln26_107 = trunc i128 %lshr_ln26_107" [viterbi.c:26]   --->   Operation 2724 'trunc' 'trunc_ln26_107' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2725 [1/1] (0.00ns)   --->   "%bitcast_ln26_107 = bitcast i64 %trunc_ln26_107" [viterbi.c:26]   --->   Operation 2725 'bitcast' 'bitcast_ln26_107' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 2726 [1/1] (0.84ns)   --->   "%tmp_245 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_106, i64 %bitcast_ln26_107, i2 %tmp" [viterbi.c:26]   --->   Operation 2726 'mux' 'tmp_245' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2727 [2/2] (2.26ns)   --->   "%llike_load_55 = load i12 %llike_addr_55" [viterbi.c:26]   --->   Operation 2727 'load' 'llike_load_55' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_77 : Operation 2728 [2/2] (2.26ns)   --->   "%llike_1_load_55 = load i12 %llike_1_addr_55" [viterbi.c:26]   --->   Operation 2728 'load' 'llike_1_load_55' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 78 <SV = 77> <Delay = 7.15>
ST_78 : Operation 2729 [1/1] (0.00ns)   --->   "%tmp_981 = or i12 %tmp_2, i12 56" [viterbi.c:18]   --->   Operation 2729 'or' 'tmp_981' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2730 [1/1] (0.00ns)   --->   "%tmp_981_cast = zext i12 %tmp_981" [viterbi.c:18]   --->   Operation 2730 'zext' 'tmp_981_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2731 [1/1] (0.00ns)   --->   "%llike_addr_56 = getelementptr i128 %llike, i64 0, i64 %tmp_981_cast" [viterbi.c:18]   --->   Operation 2731 'getelementptr' 'llike_addr_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2732 [1/1] (0.00ns)   --->   "%llike_1_addr_56 = getelementptr i128 %llike_1, i64 0, i64 %tmp_981_cast" [viterbi.c:18]   --->   Operation 2732 'getelementptr' 'llike_1_addr_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2733 [1/1] (0.00ns)   --->   "%bitcast_ln29_84 = bitcast i64 %p_42" [viterbi.c:29]   --->   Operation 2733 'bitcast' 'bitcast_ln29_84' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2734 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_84, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2734 'partselect' 'tmp_196' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2735 [1/1] (0.00ns)   --->   "%trunc_ln29_84 = trunc i64 %bitcast_ln29_84" [viterbi.c:29]   --->   Operation 2735 'trunc' 'trunc_ln29_84' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2736 [1/1] (0.00ns)   --->   "%bitcast_ln29_85 = bitcast i64 %min_p_84" [viterbi.c:29]   --->   Operation 2736 'bitcast' 'bitcast_ln29_85' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2737 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_85, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2737 'partselect' 'tmp_197' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2738 [1/1] (0.00ns)   --->   "%trunc_ln29_85 = trunc i64 %bitcast_ln29_85" [viterbi.c:29]   --->   Operation 2738 'trunc' 'trunc_ln29_85' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2739 [1/1] (0.98ns)   --->   "%icmp_ln29_168 = icmp_ne  i11 %tmp_196, i11 2047" [viterbi.c:29]   --->   Operation 2739 'icmp' 'icmp_ln29_168' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2740 [1/1] (1.43ns)   --->   "%icmp_ln29_169 = icmp_eq  i52 %trunc_ln29_84, i52 0" [viterbi.c:29]   --->   Operation 2740 'icmp' 'icmp_ln29_169' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_85)   --->   "%or_ln29_84 = or i1 %icmp_ln29_169, i1 %icmp_ln29_168" [viterbi.c:29]   --->   Operation 2741 'or' 'or_ln29_84' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2742 [1/1] (0.98ns)   --->   "%icmp_ln29_170 = icmp_ne  i11 %tmp_197, i11 2047" [viterbi.c:29]   --->   Operation 2742 'icmp' 'icmp_ln29_170' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2743 [1/1] (1.43ns)   --->   "%icmp_ln29_171 = icmp_eq  i52 %trunc_ln29_85, i52 0" [viterbi.c:29]   --->   Operation 2743 'icmp' 'icmp_ln29_171' <Predicate = (!icmp_ln18)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_85)   --->   "%or_ln29_85 = or i1 %icmp_ln29_171, i1 %icmp_ln29_170" [viterbi.c:29]   --->   Operation 2744 'or' 'or_ln29_85' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_85)   --->   "%and_ln29_84 = and i1 %or_ln29_84, i1 %or_ln29_85" [viterbi.c:29]   --->   Operation 2745 'and' 'and_ln29_84' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2746 [1/2] (3.02ns)   --->   "%tmp_198 = fcmp_olt  i64 %p_42, i64 %min_p_84" [viterbi.c:29]   --->   Operation 2746 'dcmp' 'tmp_198' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2747 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_85 = and i1 %and_ln29_84, i1 %tmp_198" [viterbi.c:29]   --->   Operation 2747 'and' 'and_ln29_85' <Predicate = (!icmp_ln18)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2748 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_86 = select i1 %and_ln29_85, i64 %p_42, i64 %min_p_84" [viterbi.c:29]   --->   Operation 2748 'select' 'min_p_86' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2749 [2/2] (3.02ns)   --->   "%tmp_202 = fcmp_olt  i64 %p_43, i64 %min_p_86" [viterbi.c:29]   --->   Operation 2749 'dcmp' 'tmp_202' <Predicate = (!icmp_ln18)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2750 [1/5] (5.86ns)   --->   "%p_44 = dadd i64 %add52_43, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2750 'dadd' 'p_44' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2751 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_44, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2751 'specfucore' 'specfucore_ln8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2752 [2/5] (5.86ns)   --->   "%p_45 = dadd i64 %add52_44, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2752 'dadd' 'p_45' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2753 [3/5] (5.86ns)   --->   "%p_46 = dadd i64 %add52_45, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2753 'dadd' 'p_46' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2754 [4/5] (5.86ns)   --->   "%p_47 = dadd i64 %add52_46, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2754 'dadd' 'p_47' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2755 [5/5] (5.86ns)   --->   "%p_48 = dadd i64 %add52_47, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2755 'dadd' 'p_48' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2756 [1/5] (5.86ns)   --->   "%add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49" [viterbi.c:26]   --->   Operation 2756 'dadd' 'add52_48' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2757 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_48, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2757 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2758 [2/5] (5.86ns)   --->   "%add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50" [viterbi.c:26]   --->   Operation 2758 'dadd' 'add52_49' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2759 [3/5] (5.86ns)   --->   "%add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51" [viterbi.c:26]   --->   Operation 2759 'dadd' 'add52_50' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2760 [4/5] (5.86ns)   --->   "%add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52" [viterbi.c:26]   --->   Operation 2760 'dadd' 'add52_51' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2761 [1/1] (0.00ns)   --->   "%bitcast_ln27_53 = bitcast i64 %tmp_246" [viterbi.c:27]   --->   Operation 2761 'bitcast' 'bitcast_ln27_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2762 [5/5] (5.86ns)   --->   "%add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53" [viterbi.c:26]   --->   Operation 2762 'dadd' 'add52_52' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2763 [1/2] (2.26ns)   --->   "%llike_load_55 = load i12 %llike_addr_55" [viterbi.c:26]   --->   Operation 2763 'load' 'llike_load_55' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_78 : Operation 2764 [1/1] (0.00ns)   --->   "%zext_ln26_108 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2764 'zext' 'zext_ln26_108' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2765 [1/1] (2.37ns)   --->   "%lshr_ln26_108 = lshr i128 %llike_load_55, i128 %zext_ln26_108" [viterbi.c:26]   --->   Operation 2765 'lshr' 'lshr_ln26_108' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2766 [1/1] (0.00ns)   --->   "%trunc_ln26_108 = trunc i128 %lshr_ln26_108" [viterbi.c:26]   --->   Operation 2766 'trunc' 'trunc_ln26_108' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2767 [1/1] (0.00ns)   --->   "%bitcast_ln26_108 = bitcast i64 %trunc_ln26_108" [viterbi.c:26]   --->   Operation 2767 'bitcast' 'bitcast_ln26_108' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2768 [1/2] (2.26ns)   --->   "%llike_1_load_55 = load i12 %llike_1_addr_55" [viterbi.c:26]   --->   Operation 2768 'load' 'llike_1_load_55' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_78 : Operation 2769 [1/1] (0.00ns)   --->   "%zext_ln26_109 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2769 'zext' 'zext_ln26_109' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2770 [1/1] (2.37ns)   --->   "%lshr_ln26_109 = lshr i128 %llike_1_load_55, i128 %zext_ln26_109" [viterbi.c:26]   --->   Operation 2770 'lshr' 'lshr_ln26_109' <Predicate = (!icmp_ln18)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2771 [1/1] (0.00ns)   --->   "%trunc_ln26_109 = trunc i128 %lshr_ln26_109" [viterbi.c:26]   --->   Operation 2771 'trunc' 'trunc_ln26_109' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2772 [1/1] (0.00ns)   --->   "%bitcast_ln26_109 = bitcast i64 %trunc_ln26_109" [viterbi.c:26]   --->   Operation 2772 'bitcast' 'bitcast_ln26_109' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_78 : Operation 2773 [1/1] (0.84ns)   --->   "%tmp_250 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_108, i64 %bitcast_ln26_109, i2 %tmp" [viterbi.c:26]   --->   Operation 2773 'mux' 'tmp_250' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2774 [2/2] (2.26ns)   --->   "%llike_load_56 = load i12 %llike_addr_56" [viterbi.c:26]   --->   Operation 2774 'load' 'llike_load_56' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_78 : Operation 2775 [2/2] (2.26ns)   --->   "%llike_1_load_56 = load i12 %llike_1_addr_56" [viterbi.c:26]   --->   Operation 2775 'load' 'llike_1_load_56' <Predicate = (!icmp_ln18)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_78 : Operation 2776 [1/1] (1.27ns)   --->   "%add_ln19 = add i7 %select_ln4, i7 1" [viterbi.c:19]   --->   Operation 2776 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2777 [1/1] (0.84ns)   --->   "%store_ln19 = store i7 %add_ln19, i7 %curr" [viterbi.c:19]   --->   Operation 2777 'store' 'store_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.84>
ST_78 : Operation 2778 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.body40" [viterbi.c:19]   --->   Operation 2778 'br' 'br_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 79 <SV = 78> <Delay = 7.15>
ST_79 : Operation 2779 [1/1] (0.00ns)   --->   "%tmp_982 = or i12 %tmp_2, i12 57" [viterbi.c:18]   --->   Operation 2779 'or' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2780 [1/1] (0.00ns)   --->   "%tmp_982_cast = zext i12 %tmp_982" [viterbi.c:18]   --->   Operation 2780 'zext' 'tmp_982_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2781 [1/1] (0.00ns)   --->   "%llike_addr_57 = getelementptr i128 %llike, i64 0, i64 %tmp_982_cast" [viterbi.c:18]   --->   Operation 2781 'getelementptr' 'llike_addr_57' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2782 [1/1] (0.00ns)   --->   "%llike_1_addr_57 = getelementptr i128 %llike_1, i64 0, i64 %tmp_982_cast" [viterbi.c:18]   --->   Operation 2782 'getelementptr' 'llike_1_addr_57' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2783 [1/1] (0.00ns)   --->   "%bitcast_ln29_86 = bitcast i64 %p_43" [viterbi.c:29]   --->   Operation 2783 'bitcast' 'bitcast_ln29_86' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2784 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_86, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2784 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2785 [1/1] (0.00ns)   --->   "%trunc_ln29_86 = trunc i64 %bitcast_ln29_86" [viterbi.c:29]   --->   Operation 2785 'trunc' 'trunc_ln29_86' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2786 [1/1] (0.00ns)   --->   "%bitcast_ln29_87 = bitcast i64 %min_p_86" [viterbi.c:29]   --->   Operation 2786 'bitcast' 'bitcast_ln29_87' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2787 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_87, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2787 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2788 [1/1] (0.00ns)   --->   "%trunc_ln29_87 = trunc i64 %bitcast_ln29_87" [viterbi.c:29]   --->   Operation 2788 'trunc' 'trunc_ln29_87' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2789 [1/1] (0.98ns)   --->   "%icmp_ln29_172 = icmp_ne  i11 %tmp_200, i11 2047" [viterbi.c:29]   --->   Operation 2789 'icmp' 'icmp_ln29_172' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2790 [1/1] (1.43ns)   --->   "%icmp_ln29_173 = icmp_eq  i52 %trunc_ln29_86, i52 0" [viterbi.c:29]   --->   Operation 2790 'icmp' 'icmp_ln29_173' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_87)   --->   "%or_ln29_86 = or i1 %icmp_ln29_173, i1 %icmp_ln29_172" [viterbi.c:29]   --->   Operation 2791 'or' 'or_ln29_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2792 [1/1] (0.98ns)   --->   "%icmp_ln29_174 = icmp_ne  i11 %tmp_201, i11 2047" [viterbi.c:29]   --->   Operation 2792 'icmp' 'icmp_ln29_174' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2793 [1/1] (1.43ns)   --->   "%icmp_ln29_175 = icmp_eq  i52 %trunc_ln29_87, i52 0" [viterbi.c:29]   --->   Operation 2793 'icmp' 'icmp_ln29_175' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_87)   --->   "%or_ln29_87 = or i1 %icmp_ln29_175, i1 %icmp_ln29_174" [viterbi.c:29]   --->   Operation 2794 'or' 'or_ln29_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_87)   --->   "%and_ln29_86 = and i1 %or_ln29_86, i1 %or_ln29_87" [viterbi.c:29]   --->   Operation 2795 'and' 'and_ln29_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2796 [1/2] (3.02ns)   --->   "%tmp_202 = fcmp_olt  i64 %p_43, i64 %min_p_86" [viterbi.c:29]   --->   Operation 2796 'dcmp' 'tmp_202' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2797 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_87 = and i1 %and_ln29_86, i1 %tmp_202" [viterbi.c:29]   --->   Operation 2797 'and' 'and_ln29_87' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2798 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_88 = select i1 %and_ln29_87, i64 %p_43, i64 %min_p_86" [viterbi.c:29]   --->   Operation 2798 'select' 'min_p_88' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 2799 [2/2] (3.02ns)   --->   "%tmp_206 = fcmp_olt  i64 %p_44, i64 %min_p_88" [viterbi.c:29]   --->   Operation 2799 'dcmp' 'tmp_206' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2800 [1/5] (5.86ns)   --->   "%p_45 = dadd i64 %add52_44, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2800 'dadd' 'p_45' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2801 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_45, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2801 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2802 [2/5] (5.86ns)   --->   "%p_46 = dadd i64 %add52_45, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2802 'dadd' 'p_46' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2803 [3/5] (5.86ns)   --->   "%p_47 = dadd i64 %add52_46, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2803 'dadd' 'p_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2804 [4/5] (5.86ns)   --->   "%p_48 = dadd i64 %add52_47, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2804 'dadd' 'p_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2805 [5/5] (5.86ns)   --->   "%p_49 = dadd i64 %add52_48, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2805 'dadd' 'p_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2806 [1/5] (5.86ns)   --->   "%add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50" [viterbi.c:26]   --->   Operation 2806 'dadd' 'add52_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2807 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_49, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2807 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2808 [2/5] (5.86ns)   --->   "%add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51" [viterbi.c:26]   --->   Operation 2808 'dadd' 'add52_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2809 [3/5] (5.86ns)   --->   "%add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52" [viterbi.c:26]   --->   Operation 2809 'dadd' 'add52_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2810 [4/5] (5.86ns)   --->   "%add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53" [viterbi.c:26]   --->   Operation 2810 'dadd' 'add52_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2811 [1/1] (0.00ns)   --->   "%bitcast_ln27_54 = bitcast i64 %tmp_251" [viterbi.c:27]   --->   Operation 2811 'bitcast' 'bitcast_ln27_54' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2812 [5/5] (5.86ns)   --->   "%add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54" [viterbi.c:26]   --->   Operation 2812 'dadd' 'add52_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2813 [1/2] (2.26ns)   --->   "%llike_load_56 = load i12 %llike_addr_56" [viterbi.c:26]   --->   Operation 2813 'load' 'llike_load_56' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_79 : Operation 2814 [1/1] (0.00ns)   --->   "%zext_ln26_110 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2814 'zext' 'zext_ln26_110' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2815 [1/1] (2.37ns)   --->   "%lshr_ln26_110 = lshr i128 %llike_load_56, i128 %zext_ln26_110" [viterbi.c:26]   --->   Operation 2815 'lshr' 'lshr_ln26_110' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2816 [1/1] (0.00ns)   --->   "%trunc_ln26_110 = trunc i128 %lshr_ln26_110" [viterbi.c:26]   --->   Operation 2816 'trunc' 'trunc_ln26_110' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2817 [1/1] (0.00ns)   --->   "%bitcast_ln26_110 = bitcast i64 %trunc_ln26_110" [viterbi.c:26]   --->   Operation 2817 'bitcast' 'bitcast_ln26_110' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2818 [1/2] (2.26ns)   --->   "%llike_1_load_56 = load i12 %llike_1_addr_56" [viterbi.c:26]   --->   Operation 2818 'load' 'llike_1_load_56' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_79 : Operation 2819 [1/1] (0.00ns)   --->   "%zext_ln26_111 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2819 'zext' 'zext_ln26_111' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2820 [1/1] (2.37ns)   --->   "%lshr_ln26_111 = lshr i128 %llike_1_load_56, i128 %zext_ln26_111" [viterbi.c:26]   --->   Operation 2820 'lshr' 'lshr_ln26_111' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2821 [1/1] (0.00ns)   --->   "%trunc_ln26_111 = trunc i128 %lshr_ln26_111" [viterbi.c:26]   --->   Operation 2821 'trunc' 'trunc_ln26_111' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2822 [1/1] (0.00ns)   --->   "%bitcast_ln26_111 = bitcast i64 %trunc_ln26_111" [viterbi.c:26]   --->   Operation 2822 'bitcast' 'bitcast_ln26_111' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2823 [1/1] (0.84ns)   --->   "%tmp_255 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_110, i64 %bitcast_ln26_111, i2 %tmp" [viterbi.c:26]   --->   Operation 2823 'mux' 'tmp_255' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2824 [2/2] (2.26ns)   --->   "%llike_load_57 = load i12 %llike_addr_57" [viterbi.c:26]   --->   Operation 2824 'load' 'llike_load_57' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_79 : Operation 2825 [2/2] (2.26ns)   --->   "%llike_1_load_57 = load i12 %llike_1_addr_57" [viterbi.c:26]   --->   Operation 2825 'load' 'llike_1_load_57' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 80 <SV = 79> <Delay = 7.15>
ST_80 : Operation 2826 [1/1] (0.00ns)   --->   "%tmp_983 = or i12 %tmp_2, i12 58" [viterbi.c:18]   --->   Operation 2826 'or' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2827 [1/1] (0.00ns)   --->   "%tmp_983_cast = zext i12 %tmp_983" [viterbi.c:18]   --->   Operation 2827 'zext' 'tmp_983_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2828 [1/1] (0.00ns)   --->   "%llike_addr_58 = getelementptr i128 %llike, i64 0, i64 %tmp_983_cast" [viterbi.c:18]   --->   Operation 2828 'getelementptr' 'llike_addr_58' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2829 [1/1] (0.00ns)   --->   "%llike_1_addr_58 = getelementptr i128 %llike_1, i64 0, i64 %tmp_983_cast" [viterbi.c:18]   --->   Operation 2829 'getelementptr' 'llike_1_addr_58' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2830 [1/1] (0.00ns)   --->   "%bitcast_ln29_88 = bitcast i64 %p_44" [viterbi.c:29]   --->   Operation 2830 'bitcast' 'bitcast_ln29_88' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2831 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_88, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2831 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2832 [1/1] (0.00ns)   --->   "%trunc_ln29_88 = trunc i64 %bitcast_ln29_88" [viterbi.c:29]   --->   Operation 2832 'trunc' 'trunc_ln29_88' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2833 [1/1] (0.00ns)   --->   "%bitcast_ln29_89 = bitcast i64 %min_p_88" [viterbi.c:29]   --->   Operation 2833 'bitcast' 'bitcast_ln29_89' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2834 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_89, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2834 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2835 [1/1] (0.00ns)   --->   "%trunc_ln29_89 = trunc i64 %bitcast_ln29_89" [viterbi.c:29]   --->   Operation 2835 'trunc' 'trunc_ln29_89' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2836 [1/1] (0.98ns)   --->   "%icmp_ln29_176 = icmp_ne  i11 %tmp_204, i11 2047" [viterbi.c:29]   --->   Operation 2836 'icmp' 'icmp_ln29_176' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2837 [1/1] (1.43ns)   --->   "%icmp_ln29_177 = icmp_eq  i52 %trunc_ln29_88, i52 0" [viterbi.c:29]   --->   Operation 2837 'icmp' 'icmp_ln29_177' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_89)   --->   "%or_ln29_88 = or i1 %icmp_ln29_177, i1 %icmp_ln29_176" [viterbi.c:29]   --->   Operation 2838 'or' 'or_ln29_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2839 [1/1] (0.98ns)   --->   "%icmp_ln29_178 = icmp_ne  i11 %tmp_205, i11 2047" [viterbi.c:29]   --->   Operation 2839 'icmp' 'icmp_ln29_178' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2840 [1/1] (1.43ns)   --->   "%icmp_ln29_179 = icmp_eq  i52 %trunc_ln29_89, i52 0" [viterbi.c:29]   --->   Operation 2840 'icmp' 'icmp_ln29_179' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_89)   --->   "%or_ln29_89 = or i1 %icmp_ln29_179, i1 %icmp_ln29_178" [viterbi.c:29]   --->   Operation 2841 'or' 'or_ln29_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_89)   --->   "%and_ln29_88 = and i1 %or_ln29_88, i1 %or_ln29_89" [viterbi.c:29]   --->   Operation 2842 'and' 'and_ln29_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2843 [1/2] (3.02ns)   --->   "%tmp_206 = fcmp_olt  i64 %p_44, i64 %min_p_88" [viterbi.c:29]   --->   Operation 2843 'dcmp' 'tmp_206' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2844 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_89 = and i1 %and_ln29_88, i1 %tmp_206" [viterbi.c:29]   --->   Operation 2844 'and' 'and_ln29_89' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2845 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_90 = select i1 %and_ln29_89, i64 %p_44, i64 %min_p_88" [viterbi.c:29]   --->   Operation 2845 'select' 'min_p_90' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 2846 [2/2] (3.02ns)   --->   "%tmp_210 = fcmp_olt  i64 %p_45, i64 %min_p_90" [viterbi.c:29]   --->   Operation 2846 'dcmp' 'tmp_210' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2847 [1/5] (5.86ns)   --->   "%p_46 = dadd i64 %add52_45, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2847 'dadd' 'p_46' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2848 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_46, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2848 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2849 [2/5] (5.86ns)   --->   "%p_47 = dadd i64 %add52_46, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2849 'dadd' 'p_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2850 [3/5] (5.86ns)   --->   "%p_48 = dadd i64 %add52_47, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2850 'dadd' 'p_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2851 [4/5] (5.86ns)   --->   "%p_49 = dadd i64 %add52_48, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2851 'dadd' 'p_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2852 [5/5] (5.86ns)   --->   "%p_50 = dadd i64 %add52_49, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2852 'dadd' 'p_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2853 [1/5] (5.86ns)   --->   "%add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51" [viterbi.c:26]   --->   Operation 2853 'dadd' 'add52_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2854 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_50, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2854 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2855 [2/5] (5.86ns)   --->   "%add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52" [viterbi.c:26]   --->   Operation 2855 'dadd' 'add52_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2856 [3/5] (5.86ns)   --->   "%add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53" [viterbi.c:26]   --->   Operation 2856 'dadd' 'add52_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2857 [4/5] (5.86ns)   --->   "%add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54" [viterbi.c:26]   --->   Operation 2857 'dadd' 'add52_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2858 [1/1] (0.00ns)   --->   "%bitcast_ln27_55 = bitcast i64 %tmp_256" [viterbi.c:27]   --->   Operation 2858 'bitcast' 'bitcast_ln27_55' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2859 [5/5] (5.86ns)   --->   "%add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55" [viterbi.c:26]   --->   Operation 2859 'dadd' 'add52_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2860 [1/2] (2.26ns)   --->   "%llike_load_57 = load i12 %llike_addr_57" [viterbi.c:26]   --->   Operation 2860 'load' 'llike_load_57' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_80 : Operation 2861 [1/1] (0.00ns)   --->   "%zext_ln26_112 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2861 'zext' 'zext_ln26_112' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2862 [1/1] (2.37ns)   --->   "%lshr_ln26_112 = lshr i128 %llike_load_57, i128 %zext_ln26_112" [viterbi.c:26]   --->   Operation 2862 'lshr' 'lshr_ln26_112' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2863 [1/1] (0.00ns)   --->   "%trunc_ln26_112 = trunc i128 %lshr_ln26_112" [viterbi.c:26]   --->   Operation 2863 'trunc' 'trunc_ln26_112' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2864 [1/1] (0.00ns)   --->   "%bitcast_ln26_112 = bitcast i64 %trunc_ln26_112" [viterbi.c:26]   --->   Operation 2864 'bitcast' 'bitcast_ln26_112' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2865 [1/2] (2.26ns)   --->   "%llike_1_load_57 = load i12 %llike_1_addr_57" [viterbi.c:26]   --->   Operation 2865 'load' 'llike_1_load_57' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_80 : Operation 2866 [1/1] (0.00ns)   --->   "%zext_ln26_113 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2866 'zext' 'zext_ln26_113' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2867 [1/1] (2.37ns)   --->   "%lshr_ln26_113 = lshr i128 %llike_1_load_57, i128 %zext_ln26_113" [viterbi.c:26]   --->   Operation 2867 'lshr' 'lshr_ln26_113' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2868 [1/1] (0.00ns)   --->   "%trunc_ln26_113 = trunc i128 %lshr_ln26_113" [viterbi.c:26]   --->   Operation 2868 'trunc' 'trunc_ln26_113' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2869 [1/1] (0.00ns)   --->   "%bitcast_ln26_113 = bitcast i64 %trunc_ln26_113" [viterbi.c:26]   --->   Operation 2869 'bitcast' 'bitcast_ln26_113' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2870 [1/1] (0.84ns)   --->   "%tmp_260 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_112, i64 %bitcast_ln26_113, i2 %tmp" [viterbi.c:26]   --->   Operation 2870 'mux' 'tmp_260' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2871 [2/2] (2.26ns)   --->   "%llike_load_58 = load i12 %llike_addr_58" [viterbi.c:26]   --->   Operation 2871 'load' 'llike_load_58' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_80 : Operation 2872 [2/2] (2.26ns)   --->   "%llike_1_load_58 = load i12 %llike_1_addr_58" [viterbi.c:26]   --->   Operation 2872 'load' 'llike_1_load_58' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 81 <SV = 80> <Delay = 7.15>
ST_81 : Operation 2873 [1/1] (0.00ns)   --->   "%tmp_984 = or i12 %tmp_2, i12 59" [viterbi.c:18]   --->   Operation 2873 'or' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2874 [1/1] (0.00ns)   --->   "%tmp_984_cast = zext i12 %tmp_984" [viterbi.c:18]   --->   Operation 2874 'zext' 'tmp_984_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2875 [1/1] (0.00ns)   --->   "%llike_addr_59 = getelementptr i128 %llike, i64 0, i64 %tmp_984_cast" [viterbi.c:18]   --->   Operation 2875 'getelementptr' 'llike_addr_59' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2876 [1/1] (0.00ns)   --->   "%llike_1_addr_59 = getelementptr i128 %llike_1, i64 0, i64 %tmp_984_cast" [viterbi.c:18]   --->   Operation 2876 'getelementptr' 'llike_1_addr_59' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2877 [1/1] (0.00ns)   --->   "%bitcast_ln29_90 = bitcast i64 %p_45" [viterbi.c:29]   --->   Operation 2877 'bitcast' 'bitcast_ln29_90' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2878 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_90, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2878 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2879 [1/1] (0.00ns)   --->   "%trunc_ln29_90 = trunc i64 %bitcast_ln29_90" [viterbi.c:29]   --->   Operation 2879 'trunc' 'trunc_ln29_90' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2880 [1/1] (0.00ns)   --->   "%bitcast_ln29_91 = bitcast i64 %min_p_90" [viterbi.c:29]   --->   Operation 2880 'bitcast' 'bitcast_ln29_91' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2881 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_91, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2881 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2882 [1/1] (0.00ns)   --->   "%trunc_ln29_91 = trunc i64 %bitcast_ln29_91" [viterbi.c:29]   --->   Operation 2882 'trunc' 'trunc_ln29_91' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2883 [1/1] (0.98ns)   --->   "%icmp_ln29_180 = icmp_ne  i11 %tmp_208, i11 2047" [viterbi.c:29]   --->   Operation 2883 'icmp' 'icmp_ln29_180' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2884 [1/1] (1.43ns)   --->   "%icmp_ln29_181 = icmp_eq  i52 %trunc_ln29_90, i52 0" [viterbi.c:29]   --->   Operation 2884 'icmp' 'icmp_ln29_181' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_91)   --->   "%or_ln29_90 = or i1 %icmp_ln29_181, i1 %icmp_ln29_180" [viterbi.c:29]   --->   Operation 2885 'or' 'or_ln29_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2886 [1/1] (0.98ns)   --->   "%icmp_ln29_182 = icmp_ne  i11 %tmp_209, i11 2047" [viterbi.c:29]   --->   Operation 2886 'icmp' 'icmp_ln29_182' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2887 [1/1] (1.43ns)   --->   "%icmp_ln29_183 = icmp_eq  i52 %trunc_ln29_91, i52 0" [viterbi.c:29]   --->   Operation 2887 'icmp' 'icmp_ln29_183' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_91)   --->   "%or_ln29_91 = or i1 %icmp_ln29_183, i1 %icmp_ln29_182" [viterbi.c:29]   --->   Operation 2888 'or' 'or_ln29_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_91)   --->   "%and_ln29_90 = and i1 %or_ln29_90, i1 %or_ln29_91" [viterbi.c:29]   --->   Operation 2889 'and' 'and_ln29_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2890 [1/2] (3.02ns)   --->   "%tmp_210 = fcmp_olt  i64 %p_45, i64 %min_p_90" [viterbi.c:29]   --->   Operation 2890 'dcmp' 'tmp_210' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2891 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_91 = and i1 %and_ln29_90, i1 %tmp_210" [viterbi.c:29]   --->   Operation 2891 'and' 'and_ln29_91' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2892 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_92 = select i1 %and_ln29_91, i64 %p_45, i64 %min_p_90" [viterbi.c:29]   --->   Operation 2892 'select' 'min_p_92' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 2893 [2/2] (3.02ns)   --->   "%tmp_214 = fcmp_olt  i64 %p_46, i64 %min_p_92" [viterbi.c:29]   --->   Operation 2893 'dcmp' 'tmp_214' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2894 [1/5] (5.86ns)   --->   "%p_47 = dadd i64 %add52_46, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2894 'dadd' 'p_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2895 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_47, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2895 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2896 [2/5] (5.86ns)   --->   "%p_48 = dadd i64 %add52_47, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2896 'dadd' 'p_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2897 [3/5] (5.86ns)   --->   "%p_49 = dadd i64 %add52_48, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2897 'dadd' 'p_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2898 [4/5] (5.86ns)   --->   "%p_50 = dadd i64 %add52_49, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2898 'dadd' 'p_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2899 [5/5] (5.86ns)   --->   "%p_51 = dadd i64 %add52_50, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2899 'dadd' 'p_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2900 [1/5] (5.86ns)   --->   "%add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52" [viterbi.c:26]   --->   Operation 2900 'dadd' 'add52_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2901 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_51, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2901 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2902 [2/5] (5.86ns)   --->   "%add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53" [viterbi.c:26]   --->   Operation 2902 'dadd' 'add52_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2903 [3/5] (5.86ns)   --->   "%add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54" [viterbi.c:26]   --->   Operation 2903 'dadd' 'add52_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2904 [4/5] (5.86ns)   --->   "%add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55" [viterbi.c:26]   --->   Operation 2904 'dadd' 'add52_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2905 [1/1] (0.00ns)   --->   "%bitcast_ln27_56 = bitcast i64 %tmp_261" [viterbi.c:27]   --->   Operation 2905 'bitcast' 'bitcast_ln27_56' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2906 [5/5] (5.86ns)   --->   "%add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56" [viterbi.c:26]   --->   Operation 2906 'dadd' 'add52_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2907 [1/2] (2.26ns)   --->   "%llike_load_58 = load i12 %llike_addr_58" [viterbi.c:26]   --->   Operation 2907 'load' 'llike_load_58' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_81 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln26_114 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2908 'zext' 'zext_ln26_114' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2909 [1/1] (2.37ns)   --->   "%lshr_ln26_114 = lshr i128 %llike_load_58, i128 %zext_ln26_114" [viterbi.c:26]   --->   Operation 2909 'lshr' 'lshr_ln26_114' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2910 [1/1] (0.00ns)   --->   "%trunc_ln26_114 = trunc i128 %lshr_ln26_114" [viterbi.c:26]   --->   Operation 2910 'trunc' 'trunc_ln26_114' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2911 [1/1] (0.00ns)   --->   "%bitcast_ln26_114 = bitcast i64 %trunc_ln26_114" [viterbi.c:26]   --->   Operation 2911 'bitcast' 'bitcast_ln26_114' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2912 [1/2] (2.26ns)   --->   "%llike_1_load_58 = load i12 %llike_1_addr_58" [viterbi.c:26]   --->   Operation 2912 'load' 'llike_1_load_58' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_81 : Operation 2913 [1/1] (0.00ns)   --->   "%zext_ln26_115 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2913 'zext' 'zext_ln26_115' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2914 [1/1] (2.37ns)   --->   "%lshr_ln26_115 = lshr i128 %llike_1_load_58, i128 %zext_ln26_115" [viterbi.c:26]   --->   Operation 2914 'lshr' 'lshr_ln26_115' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2915 [1/1] (0.00ns)   --->   "%trunc_ln26_115 = trunc i128 %lshr_ln26_115" [viterbi.c:26]   --->   Operation 2915 'trunc' 'trunc_ln26_115' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2916 [1/1] (0.00ns)   --->   "%bitcast_ln26_115 = bitcast i64 %trunc_ln26_115" [viterbi.c:26]   --->   Operation 2916 'bitcast' 'bitcast_ln26_115' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2917 [1/1] (0.84ns)   --->   "%tmp_265 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_114, i64 %bitcast_ln26_115, i2 %tmp" [viterbi.c:26]   --->   Operation 2917 'mux' 'tmp_265' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2918 [2/2] (2.26ns)   --->   "%llike_load_59 = load i12 %llike_addr_59" [viterbi.c:26]   --->   Operation 2918 'load' 'llike_load_59' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_81 : Operation 2919 [2/2] (2.26ns)   --->   "%llike_1_load_59 = load i12 %llike_1_addr_59" [viterbi.c:26]   --->   Operation 2919 'load' 'llike_1_load_59' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 82 <SV = 81> <Delay = 7.15>
ST_82 : Operation 2920 [1/1] (0.00ns)   --->   "%tmp_985 = or i12 %tmp_2, i12 60" [viterbi.c:18]   --->   Operation 2920 'or' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2921 [1/1] (0.00ns)   --->   "%tmp_985_cast = zext i12 %tmp_985" [viterbi.c:18]   --->   Operation 2921 'zext' 'tmp_985_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2922 [1/1] (0.00ns)   --->   "%llike_addr_60 = getelementptr i128 %llike, i64 0, i64 %tmp_985_cast" [viterbi.c:18]   --->   Operation 2922 'getelementptr' 'llike_addr_60' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2923 [1/1] (0.00ns)   --->   "%llike_1_addr_60 = getelementptr i128 %llike_1, i64 0, i64 %tmp_985_cast" [viterbi.c:18]   --->   Operation 2923 'getelementptr' 'llike_1_addr_60' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2924 [1/1] (0.00ns)   --->   "%bitcast_ln29_92 = bitcast i64 %p_46" [viterbi.c:29]   --->   Operation 2924 'bitcast' 'bitcast_ln29_92' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2925 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_92, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2925 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2926 [1/1] (0.00ns)   --->   "%trunc_ln29_92 = trunc i64 %bitcast_ln29_92" [viterbi.c:29]   --->   Operation 2926 'trunc' 'trunc_ln29_92' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2927 [1/1] (0.00ns)   --->   "%bitcast_ln29_93 = bitcast i64 %min_p_92" [viterbi.c:29]   --->   Operation 2927 'bitcast' 'bitcast_ln29_93' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2928 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_93, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2928 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2929 [1/1] (0.00ns)   --->   "%trunc_ln29_93 = trunc i64 %bitcast_ln29_93" [viterbi.c:29]   --->   Operation 2929 'trunc' 'trunc_ln29_93' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2930 [1/1] (0.98ns)   --->   "%icmp_ln29_184 = icmp_ne  i11 %tmp_212, i11 2047" [viterbi.c:29]   --->   Operation 2930 'icmp' 'icmp_ln29_184' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2931 [1/1] (1.43ns)   --->   "%icmp_ln29_185 = icmp_eq  i52 %trunc_ln29_92, i52 0" [viterbi.c:29]   --->   Operation 2931 'icmp' 'icmp_ln29_185' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_93)   --->   "%or_ln29_92 = or i1 %icmp_ln29_185, i1 %icmp_ln29_184" [viterbi.c:29]   --->   Operation 2932 'or' 'or_ln29_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2933 [1/1] (0.98ns)   --->   "%icmp_ln29_186 = icmp_ne  i11 %tmp_213, i11 2047" [viterbi.c:29]   --->   Operation 2933 'icmp' 'icmp_ln29_186' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2934 [1/1] (1.43ns)   --->   "%icmp_ln29_187 = icmp_eq  i52 %trunc_ln29_93, i52 0" [viterbi.c:29]   --->   Operation 2934 'icmp' 'icmp_ln29_187' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_93)   --->   "%or_ln29_93 = or i1 %icmp_ln29_187, i1 %icmp_ln29_186" [viterbi.c:29]   --->   Operation 2935 'or' 'or_ln29_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_93)   --->   "%and_ln29_92 = and i1 %or_ln29_92, i1 %or_ln29_93" [viterbi.c:29]   --->   Operation 2936 'and' 'and_ln29_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2937 [1/2] (3.02ns)   --->   "%tmp_214 = fcmp_olt  i64 %p_46, i64 %min_p_92" [viterbi.c:29]   --->   Operation 2937 'dcmp' 'tmp_214' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2938 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_93 = and i1 %and_ln29_92, i1 %tmp_214" [viterbi.c:29]   --->   Operation 2938 'and' 'and_ln29_93' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2939 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_94 = select i1 %and_ln29_93, i64 %p_46, i64 %min_p_92" [viterbi.c:29]   --->   Operation 2939 'select' 'min_p_94' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 2940 [2/2] (3.02ns)   --->   "%tmp_219 = fcmp_olt  i64 %p_47, i64 %min_p_94" [viterbi.c:29]   --->   Operation 2940 'dcmp' 'tmp_219' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2941 [1/5] (5.86ns)   --->   "%p_48 = dadd i64 %add52_47, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2941 'dadd' 'p_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2942 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_48, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2942 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2943 [2/5] (5.86ns)   --->   "%p_49 = dadd i64 %add52_48, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2943 'dadd' 'p_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2944 [3/5] (5.86ns)   --->   "%p_50 = dadd i64 %add52_49, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2944 'dadd' 'p_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2945 [4/5] (5.86ns)   --->   "%p_51 = dadd i64 %add52_50, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2945 'dadd' 'p_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2946 [5/5] (5.86ns)   --->   "%p_52 = dadd i64 %add52_51, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2946 'dadd' 'p_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2947 [1/5] (5.86ns)   --->   "%add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53" [viterbi.c:26]   --->   Operation 2947 'dadd' 'add52_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2948 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_52, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2948 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2949 [2/5] (5.86ns)   --->   "%add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54" [viterbi.c:26]   --->   Operation 2949 'dadd' 'add52_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2950 [3/5] (5.86ns)   --->   "%add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55" [viterbi.c:26]   --->   Operation 2950 'dadd' 'add52_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2951 [4/5] (5.86ns)   --->   "%add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56" [viterbi.c:26]   --->   Operation 2951 'dadd' 'add52_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2952 [1/1] (0.00ns)   --->   "%bitcast_ln27_57 = bitcast i64 %tmp_266" [viterbi.c:27]   --->   Operation 2952 'bitcast' 'bitcast_ln27_57' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2953 [5/5] (5.86ns)   --->   "%add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57" [viterbi.c:26]   --->   Operation 2953 'dadd' 'add52_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2954 [1/2] (2.26ns)   --->   "%llike_load_59 = load i12 %llike_addr_59" [viterbi.c:26]   --->   Operation 2954 'load' 'llike_load_59' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_82 : Operation 2955 [1/1] (0.00ns)   --->   "%zext_ln26_116 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2955 'zext' 'zext_ln26_116' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2956 [1/1] (2.37ns)   --->   "%lshr_ln26_116 = lshr i128 %llike_load_59, i128 %zext_ln26_116" [viterbi.c:26]   --->   Operation 2956 'lshr' 'lshr_ln26_116' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2957 [1/1] (0.00ns)   --->   "%trunc_ln26_116 = trunc i128 %lshr_ln26_116" [viterbi.c:26]   --->   Operation 2957 'trunc' 'trunc_ln26_116' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2958 [1/1] (0.00ns)   --->   "%bitcast_ln26_116 = bitcast i64 %trunc_ln26_116" [viterbi.c:26]   --->   Operation 2958 'bitcast' 'bitcast_ln26_116' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2959 [1/2] (2.26ns)   --->   "%llike_1_load_59 = load i12 %llike_1_addr_59" [viterbi.c:26]   --->   Operation 2959 'load' 'llike_1_load_59' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_82 : Operation 2960 [1/1] (0.00ns)   --->   "%zext_ln26_117 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 2960 'zext' 'zext_ln26_117' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2961 [1/1] (2.37ns)   --->   "%lshr_ln26_117 = lshr i128 %llike_1_load_59, i128 %zext_ln26_117" [viterbi.c:26]   --->   Operation 2961 'lshr' 'lshr_ln26_117' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2962 [1/1] (0.00ns)   --->   "%trunc_ln26_117 = trunc i128 %lshr_ln26_117" [viterbi.c:26]   --->   Operation 2962 'trunc' 'trunc_ln26_117' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2963 [1/1] (0.00ns)   --->   "%bitcast_ln26_117 = bitcast i64 %trunc_ln26_117" [viterbi.c:26]   --->   Operation 2963 'bitcast' 'bitcast_ln26_117' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2964 [1/1] (0.84ns)   --->   "%tmp_270 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_116, i64 %bitcast_ln26_117, i2 %tmp" [viterbi.c:26]   --->   Operation 2964 'mux' 'tmp_270' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2965 [2/2] (2.26ns)   --->   "%llike_load_60 = load i12 %llike_addr_60" [viterbi.c:26]   --->   Operation 2965 'load' 'llike_load_60' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_82 : Operation 2966 [2/2] (2.26ns)   --->   "%llike_1_load_60 = load i12 %llike_1_addr_60" [viterbi.c:26]   --->   Operation 2966 'load' 'llike_1_load_60' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 83 <SV = 82> <Delay = 7.15>
ST_83 : Operation 2967 [1/1] (0.00ns)   --->   "%tmp_986 = or i12 %tmp_2, i12 61" [viterbi.c:18]   --->   Operation 2967 'or' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2968 [1/1] (0.00ns)   --->   "%tmp_986_cast = zext i12 %tmp_986" [viterbi.c:18]   --->   Operation 2968 'zext' 'tmp_986_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2969 [1/1] (0.00ns)   --->   "%llike_addr_61 = getelementptr i128 %llike, i64 0, i64 %tmp_986_cast" [viterbi.c:18]   --->   Operation 2969 'getelementptr' 'llike_addr_61' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2970 [1/1] (0.00ns)   --->   "%llike_1_addr_61 = getelementptr i128 %llike_1, i64 0, i64 %tmp_986_cast" [viterbi.c:18]   --->   Operation 2970 'getelementptr' 'llike_1_addr_61' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2971 [1/1] (0.00ns)   --->   "%bitcast_ln29_94 = bitcast i64 %p_47" [viterbi.c:29]   --->   Operation 2971 'bitcast' 'bitcast_ln29_94' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2972 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_94, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2972 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2973 [1/1] (0.00ns)   --->   "%trunc_ln29_94 = trunc i64 %bitcast_ln29_94" [viterbi.c:29]   --->   Operation 2973 'trunc' 'trunc_ln29_94' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2974 [1/1] (0.00ns)   --->   "%bitcast_ln29_95 = bitcast i64 %min_p_94" [viterbi.c:29]   --->   Operation 2974 'bitcast' 'bitcast_ln29_95' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2975 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_95, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2975 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2976 [1/1] (0.00ns)   --->   "%trunc_ln29_95 = trunc i64 %bitcast_ln29_95" [viterbi.c:29]   --->   Operation 2976 'trunc' 'trunc_ln29_95' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2977 [1/1] (0.98ns)   --->   "%icmp_ln29_188 = icmp_ne  i11 %tmp_217, i11 2047" [viterbi.c:29]   --->   Operation 2977 'icmp' 'icmp_ln29_188' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2978 [1/1] (1.43ns)   --->   "%icmp_ln29_189 = icmp_eq  i52 %trunc_ln29_94, i52 0" [viterbi.c:29]   --->   Operation 2978 'icmp' 'icmp_ln29_189' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_95)   --->   "%or_ln29_94 = or i1 %icmp_ln29_189, i1 %icmp_ln29_188" [viterbi.c:29]   --->   Operation 2979 'or' 'or_ln29_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2980 [1/1] (0.98ns)   --->   "%icmp_ln29_190 = icmp_ne  i11 %tmp_218, i11 2047" [viterbi.c:29]   --->   Operation 2980 'icmp' 'icmp_ln29_190' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2981 [1/1] (1.43ns)   --->   "%icmp_ln29_191 = icmp_eq  i52 %trunc_ln29_95, i52 0" [viterbi.c:29]   --->   Operation 2981 'icmp' 'icmp_ln29_191' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_95)   --->   "%or_ln29_95 = or i1 %icmp_ln29_191, i1 %icmp_ln29_190" [viterbi.c:29]   --->   Operation 2982 'or' 'or_ln29_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_95)   --->   "%and_ln29_94 = and i1 %or_ln29_94, i1 %or_ln29_95" [viterbi.c:29]   --->   Operation 2983 'and' 'and_ln29_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2984 [1/2] (3.02ns)   --->   "%tmp_219 = fcmp_olt  i64 %p_47, i64 %min_p_94" [viterbi.c:29]   --->   Operation 2984 'dcmp' 'tmp_219' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2985 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_95 = and i1 %and_ln29_94, i1 %tmp_219" [viterbi.c:29]   --->   Operation 2985 'and' 'and_ln29_95' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2986 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_96 = select i1 %and_ln29_95, i64 %p_47, i64 %min_p_94" [viterbi.c:29]   --->   Operation 2986 'select' 'min_p_96' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 2987 [2/2] (3.02ns)   --->   "%tmp_224 = fcmp_olt  i64 %p_48, i64 %min_p_96" [viterbi.c:29]   --->   Operation 2987 'dcmp' 'tmp_224' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2988 [1/5] (5.86ns)   --->   "%p_49 = dadd i64 %add52_48, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2988 'dadd' 'p_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2989 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_49, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2989 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2990 [2/5] (5.86ns)   --->   "%p_50 = dadd i64 %add52_49, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2990 'dadd' 'p_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2991 [3/5] (5.86ns)   --->   "%p_51 = dadd i64 %add52_50, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2991 'dadd' 'p_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2992 [4/5] (5.86ns)   --->   "%p_52 = dadd i64 %add52_51, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2992 'dadd' 'p_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2993 [5/5] (5.86ns)   --->   "%p_53 = dadd i64 %add52_52, i64 %tmp_10" [viterbi.c:27]   --->   Operation 2993 'dadd' 'p_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2994 [1/5] (5.86ns)   --->   "%add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54" [viterbi.c:26]   --->   Operation 2994 'dadd' 'add52_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2995 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_53, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 2995 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2996 [2/5] (5.86ns)   --->   "%add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55" [viterbi.c:26]   --->   Operation 2996 'dadd' 'add52_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2997 [3/5] (5.86ns)   --->   "%add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56" [viterbi.c:26]   --->   Operation 2997 'dadd' 'add52_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2998 [4/5] (5.86ns)   --->   "%add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57" [viterbi.c:26]   --->   Operation 2998 'dadd' 'add52_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2999 [1/1] (0.00ns)   --->   "%bitcast_ln27_58 = bitcast i64 %tmp_271" [viterbi.c:27]   --->   Operation 2999 'bitcast' 'bitcast_ln27_58' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3000 [5/5] (5.86ns)   --->   "%add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58" [viterbi.c:26]   --->   Operation 3000 'dadd' 'add52_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3001 [1/2] (2.26ns)   --->   "%llike_load_60 = load i12 %llike_addr_60" [viterbi.c:26]   --->   Operation 3001 'load' 'llike_load_60' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_83 : Operation 3002 [1/1] (0.00ns)   --->   "%zext_ln26_118 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 3002 'zext' 'zext_ln26_118' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3003 [1/1] (2.37ns)   --->   "%lshr_ln26_118 = lshr i128 %llike_load_60, i128 %zext_ln26_118" [viterbi.c:26]   --->   Operation 3003 'lshr' 'lshr_ln26_118' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3004 [1/1] (0.00ns)   --->   "%trunc_ln26_118 = trunc i128 %lshr_ln26_118" [viterbi.c:26]   --->   Operation 3004 'trunc' 'trunc_ln26_118' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3005 [1/1] (0.00ns)   --->   "%bitcast_ln26_118 = bitcast i64 %trunc_ln26_118" [viterbi.c:26]   --->   Operation 3005 'bitcast' 'bitcast_ln26_118' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3006 [1/2] (2.26ns)   --->   "%llike_1_load_60 = load i12 %llike_1_addr_60" [viterbi.c:26]   --->   Operation 3006 'load' 'llike_1_load_60' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_83 : Operation 3007 [1/1] (0.00ns)   --->   "%zext_ln26_119 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 3007 'zext' 'zext_ln26_119' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3008 [1/1] (2.37ns)   --->   "%lshr_ln26_119 = lshr i128 %llike_1_load_60, i128 %zext_ln26_119" [viterbi.c:26]   --->   Operation 3008 'lshr' 'lshr_ln26_119' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3009 [1/1] (0.00ns)   --->   "%trunc_ln26_119 = trunc i128 %lshr_ln26_119" [viterbi.c:26]   --->   Operation 3009 'trunc' 'trunc_ln26_119' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3010 [1/1] (0.00ns)   --->   "%bitcast_ln26_119 = bitcast i64 %trunc_ln26_119" [viterbi.c:26]   --->   Operation 3010 'bitcast' 'bitcast_ln26_119' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3011 [1/1] (0.84ns)   --->   "%tmp_275 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_118, i64 %bitcast_ln26_119, i2 %tmp" [viterbi.c:26]   --->   Operation 3011 'mux' 'tmp_275' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3012 [2/2] (2.26ns)   --->   "%llike_load_61 = load i12 %llike_addr_61" [viterbi.c:26]   --->   Operation 3012 'load' 'llike_load_61' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_83 : Operation 3013 [2/2] (2.26ns)   --->   "%llike_1_load_61 = load i12 %llike_1_addr_61" [viterbi.c:26]   --->   Operation 3013 'load' 'llike_1_load_61' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 84 <SV = 83> <Delay = 7.15>
ST_84 : Operation 3014 [1/1] (0.00ns)   --->   "%tmp_987 = or i12 %tmp_2, i12 62" [viterbi.c:18]   --->   Operation 3014 'or' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3015 [1/1] (0.00ns)   --->   "%tmp_987_cast = zext i12 %tmp_987" [viterbi.c:18]   --->   Operation 3015 'zext' 'tmp_987_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3016 [1/1] (0.00ns)   --->   "%llike_addr_62 = getelementptr i128 %llike, i64 0, i64 %tmp_987_cast" [viterbi.c:18]   --->   Operation 3016 'getelementptr' 'llike_addr_62' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3017 [1/1] (0.00ns)   --->   "%llike_1_addr_62 = getelementptr i128 %llike_1, i64 0, i64 %tmp_987_cast" [viterbi.c:18]   --->   Operation 3017 'getelementptr' 'llike_1_addr_62' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3018 [1/1] (0.00ns)   --->   "%bitcast_ln29_96 = bitcast i64 %p_48" [viterbi.c:29]   --->   Operation 3018 'bitcast' 'bitcast_ln29_96' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3019 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_96, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3019 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3020 [1/1] (0.00ns)   --->   "%trunc_ln29_96 = trunc i64 %bitcast_ln29_96" [viterbi.c:29]   --->   Operation 3020 'trunc' 'trunc_ln29_96' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3021 [1/1] (0.00ns)   --->   "%bitcast_ln29_97 = bitcast i64 %min_p_96" [viterbi.c:29]   --->   Operation 3021 'bitcast' 'bitcast_ln29_97' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3022 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_97, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3022 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3023 [1/1] (0.00ns)   --->   "%trunc_ln29_97 = trunc i64 %bitcast_ln29_97" [viterbi.c:29]   --->   Operation 3023 'trunc' 'trunc_ln29_97' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3024 [1/1] (0.98ns)   --->   "%icmp_ln29_192 = icmp_ne  i11 %tmp_222, i11 2047" [viterbi.c:29]   --->   Operation 3024 'icmp' 'icmp_ln29_192' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3025 [1/1] (1.43ns)   --->   "%icmp_ln29_193 = icmp_eq  i52 %trunc_ln29_96, i52 0" [viterbi.c:29]   --->   Operation 3025 'icmp' 'icmp_ln29_193' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_97)   --->   "%or_ln29_96 = or i1 %icmp_ln29_193, i1 %icmp_ln29_192" [viterbi.c:29]   --->   Operation 3026 'or' 'or_ln29_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3027 [1/1] (0.98ns)   --->   "%icmp_ln29_194 = icmp_ne  i11 %tmp_223, i11 2047" [viterbi.c:29]   --->   Operation 3027 'icmp' 'icmp_ln29_194' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3028 [1/1] (1.43ns)   --->   "%icmp_ln29_195 = icmp_eq  i52 %trunc_ln29_97, i52 0" [viterbi.c:29]   --->   Operation 3028 'icmp' 'icmp_ln29_195' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_97)   --->   "%or_ln29_97 = or i1 %icmp_ln29_195, i1 %icmp_ln29_194" [viterbi.c:29]   --->   Operation 3029 'or' 'or_ln29_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_97)   --->   "%and_ln29_96 = and i1 %or_ln29_96, i1 %or_ln29_97" [viterbi.c:29]   --->   Operation 3030 'and' 'and_ln29_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3031 [1/2] (3.02ns)   --->   "%tmp_224 = fcmp_olt  i64 %p_48, i64 %min_p_96" [viterbi.c:29]   --->   Operation 3031 'dcmp' 'tmp_224' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3032 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_97 = and i1 %and_ln29_96, i1 %tmp_224" [viterbi.c:29]   --->   Operation 3032 'and' 'and_ln29_97' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3033 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_98 = select i1 %and_ln29_97, i64 %p_48, i64 %min_p_96" [viterbi.c:29]   --->   Operation 3033 'select' 'min_p_98' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3034 [2/2] (3.02ns)   --->   "%tmp_229 = fcmp_olt  i64 %p_49, i64 %min_p_98" [viterbi.c:29]   --->   Operation 3034 'dcmp' 'tmp_229' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3035 [1/5] (5.86ns)   --->   "%p_50 = dadd i64 %add52_49, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3035 'dadd' 'p_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3036 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_50, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3036 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3037 [2/5] (5.86ns)   --->   "%p_51 = dadd i64 %add52_50, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3037 'dadd' 'p_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3038 [3/5] (5.86ns)   --->   "%p_52 = dadd i64 %add52_51, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3038 'dadd' 'p_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3039 [4/5] (5.86ns)   --->   "%p_53 = dadd i64 %add52_52, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3039 'dadd' 'p_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3040 [5/5] (5.86ns)   --->   "%p_54 = dadd i64 %add52_53, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3040 'dadd' 'p_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3041 [1/5] (5.86ns)   --->   "%add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55" [viterbi.c:26]   --->   Operation 3041 'dadd' 'add52_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3042 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_54, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 3042 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3043 [2/5] (5.86ns)   --->   "%add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56" [viterbi.c:26]   --->   Operation 3043 'dadd' 'add52_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3044 [3/5] (5.86ns)   --->   "%add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57" [viterbi.c:26]   --->   Operation 3044 'dadd' 'add52_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3045 [4/5] (5.86ns)   --->   "%add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58" [viterbi.c:26]   --->   Operation 3045 'dadd' 'add52_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3046 [1/1] (0.00ns)   --->   "%bitcast_ln27_59 = bitcast i64 %tmp_276" [viterbi.c:27]   --->   Operation 3046 'bitcast' 'bitcast_ln27_59' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3047 [5/5] (5.86ns)   --->   "%add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59" [viterbi.c:26]   --->   Operation 3047 'dadd' 'add52_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3048 [1/2] (2.26ns)   --->   "%llike_load_61 = load i12 %llike_addr_61" [viterbi.c:26]   --->   Operation 3048 'load' 'llike_load_61' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_84 : Operation 3049 [1/1] (0.00ns)   --->   "%zext_ln26_120 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 3049 'zext' 'zext_ln26_120' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3050 [1/1] (2.37ns)   --->   "%lshr_ln26_120 = lshr i128 %llike_load_61, i128 %zext_ln26_120" [viterbi.c:26]   --->   Operation 3050 'lshr' 'lshr_ln26_120' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3051 [1/1] (0.00ns)   --->   "%trunc_ln26_120 = trunc i128 %lshr_ln26_120" [viterbi.c:26]   --->   Operation 3051 'trunc' 'trunc_ln26_120' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3052 [1/1] (0.00ns)   --->   "%bitcast_ln26_120 = bitcast i64 %trunc_ln26_120" [viterbi.c:26]   --->   Operation 3052 'bitcast' 'bitcast_ln26_120' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3053 [1/2] (2.26ns)   --->   "%llike_1_load_61 = load i12 %llike_1_addr_61" [viterbi.c:26]   --->   Operation 3053 'load' 'llike_1_load_61' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_84 : Operation 3054 [1/1] (0.00ns)   --->   "%zext_ln26_121 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 3054 'zext' 'zext_ln26_121' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3055 [1/1] (2.37ns)   --->   "%lshr_ln26_121 = lshr i128 %llike_1_load_61, i128 %zext_ln26_121" [viterbi.c:26]   --->   Operation 3055 'lshr' 'lshr_ln26_121' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3056 [1/1] (0.00ns)   --->   "%trunc_ln26_121 = trunc i128 %lshr_ln26_121" [viterbi.c:26]   --->   Operation 3056 'trunc' 'trunc_ln26_121' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3057 [1/1] (0.00ns)   --->   "%bitcast_ln26_121 = bitcast i64 %trunc_ln26_121" [viterbi.c:26]   --->   Operation 3057 'bitcast' 'bitcast_ln26_121' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3058 [1/1] (0.84ns)   --->   "%tmp_280 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_120, i64 %bitcast_ln26_121, i2 %tmp" [viterbi.c:26]   --->   Operation 3058 'mux' 'tmp_280' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3059 [2/2] (2.26ns)   --->   "%llike_load_62 = load i12 %llike_addr_62" [viterbi.c:26]   --->   Operation 3059 'load' 'llike_load_62' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_84 : Operation 3060 [2/2] (2.26ns)   --->   "%llike_1_load_62 = load i12 %llike_1_addr_62" [viterbi.c:26]   --->   Operation 3060 'load' 'llike_1_load_62' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 85 <SV = 84> <Delay = 7.15>
ST_85 : Operation 3061 [1/1] (0.00ns)   --->   "%tmp_988 = or i12 %tmp_2, i12 63" [viterbi.c:18]   --->   Operation 3061 'or' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3062 [1/1] (0.00ns)   --->   "%tmp_988_cast = zext i12 %tmp_988" [viterbi.c:18]   --->   Operation 3062 'zext' 'tmp_988_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3063 [1/1] (0.00ns)   --->   "%llike_addr_63 = getelementptr i128 %llike, i64 0, i64 %tmp_988_cast" [viterbi.c:18]   --->   Operation 3063 'getelementptr' 'llike_addr_63' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3064 [1/1] (0.00ns)   --->   "%llike_1_addr_63 = getelementptr i128 %llike_1, i64 0, i64 %tmp_988_cast" [viterbi.c:18]   --->   Operation 3064 'getelementptr' 'llike_1_addr_63' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3065 [1/1] (0.00ns)   --->   "%bitcast_ln29_98 = bitcast i64 %p_49" [viterbi.c:29]   --->   Operation 3065 'bitcast' 'bitcast_ln29_98' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3066 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_98, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3066 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3067 [1/1] (0.00ns)   --->   "%trunc_ln29_98 = trunc i64 %bitcast_ln29_98" [viterbi.c:29]   --->   Operation 3067 'trunc' 'trunc_ln29_98' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3068 [1/1] (0.00ns)   --->   "%bitcast_ln29_99 = bitcast i64 %min_p_98" [viterbi.c:29]   --->   Operation 3068 'bitcast' 'bitcast_ln29_99' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3069 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_99, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3069 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3070 [1/1] (0.00ns)   --->   "%trunc_ln29_99 = trunc i64 %bitcast_ln29_99" [viterbi.c:29]   --->   Operation 3070 'trunc' 'trunc_ln29_99' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3071 [1/1] (0.98ns)   --->   "%icmp_ln29_196 = icmp_ne  i11 %tmp_227, i11 2047" [viterbi.c:29]   --->   Operation 3071 'icmp' 'icmp_ln29_196' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3072 [1/1] (1.43ns)   --->   "%icmp_ln29_197 = icmp_eq  i52 %trunc_ln29_98, i52 0" [viterbi.c:29]   --->   Operation 3072 'icmp' 'icmp_ln29_197' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_99)   --->   "%or_ln29_98 = or i1 %icmp_ln29_197, i1 %icmp_ln29_196" [viterbi.c:29]   --->   Operation 3073 'or' 'or_ln29_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3074 [1/1] (0.98ns)   --->   "%icmp_ln29_198 = icmp_ne  i11 %tmp_228, i11 2047" [viterbi.c:29]   --->   Operation 3074 'icmp' 'icmp_ln29_198' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3075 [1/1] (1.43ns)   --->   "%icmp_ln29_199 = icmp_eq  i52 %trunc_ln29_99, i52 0" [viterbi.c:29]   --->   Operation 3075 'icmp' 'icmp_ln29_199' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3076 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_99)   --->   "%or_ln29_99 = or i1 %icmp_ln29_199, i1 %icmp_ln29_198" [viterbi.c:29]   --->   Operation 3076 'or' 'or_ln29_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_99)   --->   "%and_ln29_98 = and i1 %or_ln29_98, i1 %or_ln29_99" [viterbi.c:29]   --->   Operation 3077 'and' 'and_ln29_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3078 [1/2] (3.02ns)   --->   "%tmp_229 = fcmp_olt  i64 %p_49, i64 %min_p_98" [viterbi.c:29]   --->   Operation 3078 'dcmp' 'tmp_229' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3079 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_99 = and i1 %and_ln29_98, i1 %tmp_229" [viterbi.c:29]   --->   Operation 3079 'and' 'and_ln29_99' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3080 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_100 = select i1 %and_ln29_99, i64 %p_49, i64 %min_p_98" [viterbi.c:29]   --->   Operation 3080 'select' 'min_p_100' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 3081 [2/2] (3.02ns)   --->   "%tmp_234 = fcmp_olt  i64 %p_50, i64 %min_p_100" [viterbi.c:29]   --->   Operation 3081 'dcmp' 'tmp_234' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3082 [1/5] (5.86ns)   --->   "%p_51 = dadd i64 %add52_50, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3082 'dadd' 'p_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3083 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_51, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3083 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3084 [2/5] (5.86ns)   --->   "%p_52 = dadd i64 %add52_51, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3084 'dadd' 'p_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3085 [3/5] (5.86ns)   --->   "%p_53 = dadd i64 %add52_52, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3085 'dadd' 'p_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3086 [4/5] (5.86ns)   --->   "%p_54 = dadd i64 %add52_53, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3086 'dadd' 'p_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3087 [5/5] (5.86ns)   --->   "%p_55 = dadd i64 %add52_54, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3087 'dadd' 'p_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3088 [1/5] (5.86ns)   --->   "%add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56" [viterbi.c:26]   --->   Operation 3088 'dadd' 'add52_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3089 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_55, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 3089 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3090 [2/5] (5.86ns)   --->   "%add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57" [viterbi.c:26]   --->   Operation 3090 'dadd' 'add52_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3091 [3/5] (5.86ns)   --->   "%add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58" [viterbi.c:26]   --->   Operation 3091 'dadd' 'add52_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3092 [4/5] (5.86ns)   --->   "%add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59" [viterbi.c:26]   --->   Operation 3092 'dadd' 'add52_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3093 [1/1] (0.00ns)   --->   "%bitcast_ln27_60 = bitcast i64 %tmp_281" [viterbi.c:27]   --->   Operation 3093 'bitcast' 'bitcast_ln27_60' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3094 [5/5] (5.86ns)   --->   "%add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60" [viterbi.c:26]   --->   Operation 3094 'dadd' 'add52_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3095 [1/2] (2.26ns)   --->   "%llike_load_62 = load i12 %llike_addr_62" [viterbi.c:26]   --->   Operation 3095 'load' 'llike_load_62' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_85 : Operation 3096 [1/1] (0.00ns)   --->   "%zext_ln26_122 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 3096 'zext' 'zext_ln26_122' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3097 [1/1] (2.37ns)   --->   "%lshr_ln26_122 = lshr i128 %llike_load_62, i128 %zext_ln26_122" [viterbi.c:26]   --->   Operation 3097 'lshr' 'lshr_ln26_122' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3098 [1/1] (0.00ns)   --->   "%trunc_ln26_122 = trunc i128 %lshr_ln26_122" [viterbi.c:26]   --->   Operation 3098 'trunc' 'trunc_ln26_122' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3099 [1/1] (0.00ns)   --->   "%bitcast_ln26_122 = bitcast i64 %trunc_ln26_122" [viterbi.c:26]   --->   Operation 3099 'bitcast' 'bitcast_ln26_122' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3100 [1/2] (2.26ns)   --->   "%llike_1_load_62 = load i12 %llike_1_addr_62" [viterbi.c:26]   --->   Operation 3100 'load' 'llike_1_load_62' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_85 : Operation 3101 [1/1] (0.00ns)   --->   "%zext_ln26_123 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 3101 'zext' 'zext_ln26_123' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3102 [1/1] (2.37ns)   --->   "%lshr_ln26_123 = lshr i128 %llike_1_load_62, i128 %zext_ln26_123" [viterbi.c:26]   --->   Operation 3102 'lshr' 'lshr_ln26_123' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3103 [1/1] (0.00ns)   --->   "%trunc_ln26_123 = trunc i128 %lshr_ln26_123" [viterbi.c:26]   --->   Operation 3103 'trunc' 'trunc_ln26_123' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3104 [1/1] (0.00ns)   --->   "%bitcast_ln26_123 = bitcast i64 %trunc_ln26_123" [viterbi.c:26]   --->   Operation 3104 'bitcast' 'bitcast_ln26_123' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3105 [1/1] (0.84ns)   --->   "%tmp_285 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_122, i64 %bitcast_ln26_123, i2 %tmp" [viterbi.c:26]   --->   Operation 3105 'mux' 'tmp_285' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3106 [2/2] (2.26ns)   --->   "%llike_load_63 = load i12 %llike_addr_63" [viterbi.c:26]   --->   Operation 3106 'load' 'llike_load_63' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_85 : Operation 3107 [2/2] (2.26ns)   --->   "%llike_1_load_63 = load i12 %llike_1_addr_63" [viterbi.c:26]   --->   Operation 3107 'load' 'llike_1_load_63' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 86 <SV = 85> <Delay = 7.15>
ST_86 : Operation 3108 [1/1] (0.00ns)   --->   "%bitcast_ln29_100 = bitcast i64 %p_50" [viterbi.c:29]   --->   Operation 3108 'bitcast' 'bitcast_ln29_100' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3109 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_100, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3109 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3110 [1/1] (0.00ns)   --->   "%trunc_ln29_100 = trunc i64 %bitcast_ln29_100" [viterbi.c:29]   --->   Operation 3110 'trunc' 'trunc_ln29_100' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3111 [1/1] (0.00ns)   --->   "%bitcast_ln29_101 = bitcast i64 %min_p_100" [viterbi.c:29]   --->   Operation 3111 'bitcast' 'bitcast_ln29_101' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3112 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_101, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3112 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3113 [1/1] (0.00ns)   --->   "%trunc_ln29_101 = trunc i64 %bitcast_ln29_101" [viterbi.c:29]   --->   Operation 3113 'trunc' 'trunc_ln29_101' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3114 [1/1] (0.98ns)   --->   "%icmp_ln29_200 = icmp_ne  i11 %tmp_232, i11 2047" [viterbi.c:29]   --->   Operation 3114 'icmp' 'icmp_ln29_200' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3115 [1/1] (1.43ns)   --->   "%icmp_ln29_201 = icmp_eq  i52 %trunc_ln29_100, i52 0" [viterbi.c:29]   --->   Operation 3115 'icmp' 'icmp_ln29_201' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_101)   --->   "%or_ln29_100 = or i1 %icmp_ln29_201, i1 %icmp_ln29_200" [viterbi.c:29]   --->   Operation 3116 'or' 'or_ln29_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3117 [1/1] (0.98ns)   --->   "%icmp_ln29_202 = icmp_ne  i11 %tmp_233, i11 2047" [viterbi.c:29]   --->   Operation 3117 'icmp' 'icmp_ln29_202' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3118 [1/1] (1.43ns)   --->   "%icmp_ln29_203 = icmp_eq  i52 %trunc_ln29_101, i52 0" [viterbi.c:29]   --->   Operation 3118 'icmp' 'icmp_ln29_203' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_101)   --->   "%or_ln29_101 = or i1 %icmp_ln29_203, i1 %icmp_ln29_202" [viterbi.c:29]   --->   Operation 3119 'or' 'or_ln29_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3120 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_101)   --->   "%and_ln29_100 = and i1 %or_ln29_100, i1 %or_ln29_101" [viterbi.c:29]   --->   Operation 3120 'and' 'and_ln29_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3121 [1/2] (3.02ns)   --->   "%tmp_234 = fcmp_olt  i64 %p_50, i64 %min_p_100" [viterbi.c:29]   --->   Operation 3121 'dcmp' 'tmp_234' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3122 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_101 = and i1 %and_ln29_100, i1 %tmp_234" [viterbi.c:29]   --->   Operation 3122 'and' 'and_ln29_101' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3123 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_102 = select i1 %and_ln29_101, i64 %p_50, i64 %min_p_100" [viterbi.c:29]   --->   Operation 3123 'select' 'min_p_102' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 3124 [2/2] (3.02ns)   --->   "%tmp_239 = fcmp_olt  i64 %p_51, i64 %min_p_102" [viterbi.c:29]   --->   Operation 3124 'dcmp' 'tmp_239' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3125 [1/5] (5.86ns)   --->   "%p_52 = dadd i64 %add52_51, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3125 'dadd' 'p_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3126 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_52, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3126 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3127 [2/5] (5.86ns)   --->   "%p_53 = dadd i64 %add52_52, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3127 'dadd' 'p_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3128 [3/5] (5.86ns)   --->   "%p_54 = dadd i64 %add52_53, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3128 'dadd' 'p_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3129 [4/5] (5.86ns)   --->   "%p_55 = dadd i64 %add52_54, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3129 'dadd' 'p_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3130 [5/5] (5.86ns)   --->   "%p_56 = dadd i64 %add52_55, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3130 'dadd' 'p_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3131 [1/5] (5.86ns)   --->   "%add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57" [viterbi.c:26]   --->   Operation 3131 'dadd' 'add52_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3132 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_56, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 3132 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3133 [2/5] (5.86ns)   --->   "%add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58" [viterbi.c:26]   --->   Operation 3133 'dadd' 'add52_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3134 [3/5] (5.86ns)   --->   "%add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59" [viterbi.c:26]   --->   Operation 3134 'dadd' 'add52_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3135 [4/5] (5.86ns)   --->   "%add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60" [viterbi.c:26]   --->   Operation 3135 'dadd' 'add52_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3136 [1/1] (0.00ns)   --->   "%bitcast_ln27_61 = bitcast i64 %tmp_286" [viterbi.c:27]   --->   Operation 3136 'bitcast' 'bitcast_ln27_61' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3137 [5/5] (5.86ns)   --->   "%add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61" [viterbi.c:26]   --->   Operation 3137 'dadd' 'add52_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3138 [1/2] (2.26ns)   --->   "%llike_load_63 = load i12 %llike_addr_63" [viterbi.c:26]   --->   Operation 3138 'load' 'llike_load_63' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_86 : Operation 3139 [1/1] (0.00ns)   --->   "%zext_ln26_124 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 3139 'zext' 'zext_ln26_124' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3140 [1/1] (2.37ns)   --->   "%lshr_ln26_124 = lshr i128 %llike_load_63, i128 %zext_ln26_124" [viterbi.c:26]   --->   Operation 3140 'lshr' 'lshr_ln26_124' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3141 [1/1] (0.00ns)   --->   "%trunc_ln26_124 = trunc i128 %lshr_ln26_124" [viterbi.c:26]   --->   Operation 3141 'trunc' 'trunc_ln26_124' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3142 [1/1] (0.00ns)   --->   "%bitcast_ln26_124 = bitcast i64 %trunc_ln26_124" [viterbi.c:26]   --->   Operation 3142 'bitcast' 'bitcast_ln26_124' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3143 [1/2] (2.26ns)   --->   "%llike_1_load_63 = load i12 %llike_1_addr_63" [viterbi.c:26]   --->   Operation 3143 'load' 'llike_1_load_63' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_86 : Operation 3144 [1/1] (0.00ns)   --->   "%zext_ln26_125 = zext i7 %tmp_s" [viterbi.c:26]   --->   Operation 3144 'zext' 'zext_ln26_125' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3145 [1/1] (2.37ns)   --->   "%lshr_ln26_125 = lshr i128 %llike_1_load_63, i128 %zext_ln26_125" [viterbi.c:26]   --->   Operation 3145 'lshr' 'lshr_ln26_125' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3146 [1/1] (0.00ns)   --->   "%trunc_ln26_125 = trunc i128 %lshr_ln26_125" [viterbi.c:26]   --->   Operation 3146 'trunc' 'trunc_ln26_125' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3147 [1/1] (0.00ns)   --->   "%bitcast_ln26_125 = bitcast i64 %trunc_ln26_125" [viterbi.c:26]   --->   Operation 3147 'bitcast' 'bitcast_ln26_125' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 3148 [1/1] (0.84ns)   --->   "%tmp_290 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_124, i64 %bitcast_ln26_125, i2 %tmp" [viterbi.c:26]   --->   Operation 3148 'mux' 'tmp_290' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.15>
ST_87 : Operation 3149 [1/1] (0.00ns)   --->   "%bitcast_ln29_102 = bitcast i64 %p_51" [viterbi.c:29]   --->   Operation 3149 'bitcast' 'bitcast_ln29_102' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 3150 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_102, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3150 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 3151 [1/1] (0.00ns)   --->   "%trunc_ln29_102 = trunc i64 %bitcast_ln29_102" [viterbi.c:29]   --->   Operation 3151 'trunc' 'trunc_ln29_102' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 3152 [1/1] (0.00ns)   --->   "%bitcast_ln29_103 = bitcast i64 %min_p_102" [viterbi.c:29]   --->   Operation 3152 'bitcast' 'bitcast_ln29_103' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 3153 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_103, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3153 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 3154 [1/1] (0.00ns)   --->   "%trunc_ln29_103 = trunc i64 %bitcast_ln29_103" [viterbi.c:29]   --->   Operation 3154 'trunc' 'trunc_ln29_103' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 3155 [1/1] (0.98ns)   --->   "%icmp_ln29_204 = icmp_ne  i11 %tmp_237, i11 2047" [viterbi.c:29]   --->   Operation 3155 'icmp' 'icmp_ln29_204' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3156 [1/1] (1.43ns)   --->   "%icmp_ln29_205 = icmp_eq  i52 %trunc_ln29_102, i52 0" [viterbi.c:29]   --->   Operation 3156 'icmp' 'icmp_ln29_205' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_103)   --->   "%or_ln29_102 = or i1 %icmp_ln29_205, i1 %icmp_ln29_204" [viterbi.c:29]   --->   Operation 3157 'or' 'or_ln29_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3158 [1/1] (0.98ns)   --->   "%icmp_ln29_206 = icmp_ne  i11 %tmp_238, i11 2047" [viterbi.c:29]   --->   Operation 3158 'icmp' 'icmp_ln29_206' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3159 [1/1] (1.43ns)   --->   "%icmp_ln29_207 = icmp_eq  i52 %trunc_ln29_103, i52 0" [viterbi.c:29]   --->   Operation 3159 'icmp' 'icmp_ln29_207' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_103)   --->   "%or_ln29_103 = or i1 %icmp_ln29_207, i1 %icmp_ln29_206" [viterbi.c:29]   --->   Operation 3160 'or' 'or_ln29_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_103)   --->   "%and_ln29_102 = and i1 %or_ln29_102, i1 %or_ln29_103" [viterbi.c:29]   --->   Operation 3161 'and' 'and_ln29_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3162 [1/2] (3.02ns)   --->   "%tmp_239 = fcmp_olt  i64 %p_51, i64 %min_p_102" [viterbi.c:29]   --->   Operation 3162 'dcmp' 'tmp_239' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3163 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_103 = and i1 %and_ln29_102, i1 %tmp_239" [viterbi.c:29]   --->   Operation 3163 'and' 'and_ln29_103' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3164 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_104 = select i1 %and_ln29_103, i64 %p_51, i64 %min_p_102" [viterbi.c:29]   --->   Operation 3164 'select' 'min_p_104' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 3165 [2/2] (3.02ns)   --->   "%tmp_244 = fcmp_olt  i64 %p_52, i64 %min_p_104" [viterbi.c:29]   --->   Operation 3165 'dcmp' 'tmp_244' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3166 [1/5] (5.86ns)   --->   "%p_53 = dadd i64 %add52_52, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3166 'dadd' 'p_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3167 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_53, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3167 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 3168 [2/5] (5.86ns)   --->   "%p_54 = dadd i64 %add52_53, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3168 'dadd' 'p_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3169 [3/5] (5.86ns)   --->   "%p_55 = dadd i64 %add52_54, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3169 'dadd' 'p_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3170 [4/5] (5.86ns)   --->   "%p_56 = dadd i64 %add52_55, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3170 'dadd' 'p_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3171 [5/5] (5.86ns)   --->   "%p_57 = dadd i64 %add52_56, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3171 'dadd' 'p_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3172 [1/5] (5.86ns)   --->   "%add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58" [viterbi.c:26]   --->   Operation 3172 'dadd' 'add52_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3173 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_57, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 3173 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 3174 [2/5] (5.86ns)   --->   "%add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59" [viterbi.c:26]   --->   Operation 3174 'dadd' 'add52_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3175 [3/5] (5.86ns)   --->   "%add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60" [viterbi.c:26]   --->   Operation 3175 'dadd' 'add52_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3176 [4/5] (5.86ns)   --->   "%add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61" [viterbi.c:26]   --->   Operation 3176 'dadd' 'add52_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3177 [1/1] (0.00ns)   --->   "%bitcast_ln27_62 = bitcast i64 %tmp_291" [viterbi.c:27]   --->   Operation 3177 'bitcast' 'bitcast_ln27_62' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 3178 [5/5] (5.86ns)   --->   "%add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62" [viterbi.c:26]   --->   Operation 3178 'dadd' 'add52_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.15>
ST_88 : Operation 3179 [1/1] (0.00ns)   --->   "%bitcast_ln29_104 = bitcast i64 %p_52" [viterbi.c:29]   --->   Operation 3179 'bitcast' 'bitcast_ln29_104' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 3180 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_104, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3180 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 3181 [1/1] (0.00ns)   --->   "%trunc_ln29_104 = trunc i64 %bitcast_ln29_104" [viterbi.c:29]   --->   Operation 3181 'trunc' 'trunc_ln29_104' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 3182 [1/1] (0.00ns)   --->   "%bitcast_ln29_105 = bitcast i64 %min_p_104" [viterbi.c:29]   --->   Operation 3182 'bitcast' 'bitcast_ln29_105' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 3183 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_105, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3183 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 3184 [1/1] (0.00ns)   --->   "%trunc_ln29_105 = trunc i64 %bitcast_ln29_105" [viterbi.c:29]   --->   Operation 3184 'trunc' 'trunc_ln29_105' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 3185 [1/1] (0.98ns)   --->   "%icmp_ln29_208 = icmp_ne  i11 %tmp_242, i11 2047" [viterbi.c:29]   --->   Operation 3185 'icmp' 'icmp_ln29_208' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3186 [1/1] (1.43ns)   --->   "%icmp_ln29_209 = icmp_eq  i52 %trunc_ln29_104, i52 0" [viterbi.c:29]   --->   Operation 3186 'icmp' 'icmp_ln29_209' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_105)   --->   "%or_ln29_104 = or i1 %icmp_ln29_209, i1 %icmp_ln29_208" [viterbi.c:29]   --->   Operation 3187 'or' 'or_ln29_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3188 [1/1] (0.98ns)   --->   "%icmp_ln29_210 = icmp_ne  i11 %tmp_243, i11 2047" [viterbi.c:29]   --->   Operation 3188 'icmp' 'icmp_ln29_210' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3189 [1/1] (1.43ns)   --->   "%icmp_ln29_211 = icmp_eq  i52 %trunc_ln29_105, i52 0" [viterbi.c:29]   --->   Operation 3189 'icmp' 'icmp_ln29_211' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_105)   --->   "%or_ln29_105 = or i1 %icmp_ln29_211, i1 %icmp_ln29_210" [viterbi.c:29]   --->   Operation 3190 'or' 'or_ln29_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_105)   --->   "%and_ln29_104 = and i1 %or_ln29_104, i1 %or_ln29_105" [viterbi.c:29]   --->   Operation 3191 'and' 'and_ln29_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3192 [1/2] (3.02ns)   --->   "%tmp_244 = fcmp_olt  i64 %p_52, i64 %min_p_104" [viterbi.c:29]   --->   Operation 3192 'dcmp' 'tmp_244' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3193 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_105 = and i1 %and_ln29_104, i1 %tmp_244" [viterbi.c:29]   --->   Operation 3193 'and' 'and_ln29_105' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3194 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_106 = select i1 %and_ln29_105, i64 %p_52, i64 %min_p_104" [viterbi.c:29]   --->   Operation 3194 'select' 'min_p_106' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 3195 [2/2] (3.02ns)   --->   "%tmp_249 = fcmp_olt  i64 %p_53, i64 %min_p_106" [viterbi.c:29]   --->   Operation 3195 'dcmp' 'tmp_249' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3196 [1/5] (5.86ns)   --->   "%p_54 = dadd i64 %add52_53, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3196 'dadd' 'p_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3197 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_54, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3197 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 3198 [2/5] (5.86ns)   --->   "%p_55 = dadd i64 %add52_54, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3198 'dadd' 'p_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3199 [3/5] (5.86ns)   --->   "%p_56 = dadd i64 %add52_55, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3199 'dadd' 'p_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3200 [4/5] (5.86ns)   --->   "%p_57 = dadd i64 %add52_56, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3200 'dadd' 'p_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3201 [5/5] (5.86ns)   --->   "%p_58 = dadd i64 %add52_57, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3201 'dadd' 'p_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3202 [1/5] (5.86ns)   --->   "%add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59" [viterbi.c:26]   --->   Operation 3202 'dadd' 'add52_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3203 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_58, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 3203 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 3204 [2/5] (5.86ns)   --->   "%add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60" [viterbi.c:26]   --->   Operation 3204 'dadd' 'add52_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3205 [3/5] (5.86ns)   --->   "%add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61" [viterbi.c:26]   --->   Operation 3205 'dadd' 'add52_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3206 [4/5] (5.86ns)   --->   "%add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62" [viterbi.c:26]   --->   Operation 3206 'dadd' 'add52_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.15>
ST_89 : Operation 3207 [1/1] (0.00ns)   --->   "%bitcast_ln29_106 = bitcast i64 %p_53" [viterbi.c:29]   --->   Operation 3207 'bitcast' 'bitcast_ln29_106' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3208 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_106, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3208 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3209 [1/1] (0.00ns)   --->   "%trunc_ln29_106 = trunc i64 %bitcast_ln29_106" [viterbi.c:29]   --->   Operation 3209 'trunc' 'trunc_ln29_106' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3210 [1/1] (0.00ns)   --->   "%bitcast_ln29_107 = bitcast i64 %min_p_106" [viterbi.c:29]   --->   Operation 3210 'bitcast' 'bitcast_ln29_107' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3211 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_107, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3211 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3212 [1/1] (0.00ns)   --->   "%trunc_ln29_107 = trunc i64 %bitcast_ln29_107" [viterbi.c:29]   --->   Operation 3212 'trunc' 'trunc_ln29_107' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3213 [1/1] (0.98ns)   --->   "%icmp_ln29_212 = icmp_ne  i11 %tmp_247, i11 2047" [viterbi.c:29]   --->   Operation 3213 'icmp' 'icmp_ln29_212' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3214 [1/1] (1.43ns)   --->   "%icmp_ln29_213 = icmp_eq  i52 %trunc_ln29_106, i52 0" [viterbi.c:29]   --->   Operation 3214 'icmp' 'icmp_ln29_213' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_107)   --->   "%or_ln29_106 = or i1 %icmp_ln29_213, i1 %icmp_ln29_212" [viterbi.c:29]   --->   Operation 3215 'or' 'or_ln29_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3216 [1/1] (0.98ns)   --->   "%icmp_ln29_214 = icmp_ne  i11 %tmp_248, i11 2047" [viterbi.c:29]   --->   Operation 3216 'icmp' 'icmp_ln29_214' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3217 [1/1] (1.43ns)   --->   "%icmp_ln29_215 = icmp_eq  i52 %trunc_ln29_107, i52 0" [viterbi.c:29]   --->   Operation 3217 'icmp' 'icmp_ln29_215' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_107)   --->   "%or_ln29_107 = or i1 %icmp_ln29_215, i1 %icmp_ln29_214" [viterbi.c:29]   --->   Operation 3218 'or' 'or_ln29_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_107)   --->   "%and_ln29_106 = and i1 %or_ln29_106, i1 %or_ln29_107" [viterbi.c:29]   --->   Operation 3219 'and' 'and_ln29_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3220 [1/2] (3.02ns)   --->   "%tmp_249 = fcmp_olt  i64 %p_53, i64 %min_p_106" [viterbi.c:29]   --->   Operation 3220 'dcmp' 'tmp_249' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3221 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_107 = and i1 %and_ln29_106, i1 %tmp_249" [viterbi.c:29]   --->   Operation 3221 'and' 'and_ln29_107' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3222 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_108 = select i1 %and_ln29_107, i64 %p_53, i64 %min_p_106" [viterbi.c:29]   --->   Operation 3222 'select' 'min_p_108' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 3223 [2/2] (3.02ns)   --->   "%tmp_254 = fcmp_olt  i64 %p_54, i64 %min_p_108" [viterbi.c:29]   --->   Operation 3223 'dcmp' 'tmp_254' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3224 [1/5] (5.86ns)   --->   "%p_55 = dadd i64 %add52_54, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3224 'dadd' 'p_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3225 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_55, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3225 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3226 [2/5] (5.86ns)   --->   "%p_56 = dadd i64 %add52_55, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3226 'dadd' 'p_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3227 [3/5] (5.86ns)   --->   "%p_57 = dadd i64 %add52_56, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3227 'dadd' 'p_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3228 [4/5] (5.86ns)   --->   "%p_58 = dadd i64 %add52_57, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3228 'dadd' 'p_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3229 [5/5] (5.86ns)   --->   "%p_59 = dadd i64 %add52_58, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3229 'dadd' 'p_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3230 [1/5] (5.86ns)   --->   "%add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60" [viterbi.c:26]   --->   Operation 3230 'dadd' 'add52_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3231 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_59, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 3231 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3232 [2/5] (5.86ns)   --->   "%add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61" [viterbi.c:26]   --->   Operation 3232 'dadd' 'add52_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3233 [3/5] (5.86ns)   --->   "%add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62" [viterbi.c:26]   --->   Operation 3233 'dadd' 'add52_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.15>
ST_90 : Operation 3234 [1/1] (0.00ns)   --->   "%bitcast_ln29_108 = bitcast i64 %p_54" [viterbi.c:29]   --->   Operation 3234 'bitcast' 'bitcast_ln29_108' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 3235 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_108, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3235 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 3236 [1/1] (0.00ns)   --->   "%trunc_ln29_108 = trunc i64 %bitcast_ln29_108" [viterbi.c:29]   --->   Operation 3236 'trunc' 'trunc_ln29_108' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 3237 [1/1] (0.00ns)   --->   "%bitcast_ln29_109 = bitcast i64 %min_p_108" [viterbi.c:29]   --->   Operation 3237 'bitcast' 'bitcast_ln29_109' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 3238 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_109, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3238 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 3239 [1/1] (0.00ns)   --->   "%trunc_ln29_109 = trunc i64 %bitcast_ln29_109" [viterbi.c:29]   --->   Operation 3239 'trunc' 'trunc_ln29_109' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 3240 [1/1] (0.98ns)   --->   "%icmp_ln29_216 = icmp_ne  i11 %tmp_252, i11 2047" [viterbi.c:29]   --->   Operation 3240 'icmp' 'icmp_ln29_216' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3241 [1/1] (1.43ns)   --->   "%icmp_ln29_217 = icmp_eq  i52 %trunc_ln29_108, i52 0" [viterbi.c:29]   --->   Operation 3241 'icmp' 'icmp_ln29_217' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_109)   --->   "%or_ln29_108 = or i1 %icmp_ln29_217, i1 %icmp_ln29_216" [viterbi.c:29]   --->   Operation 3242 'or' 'or_ln29_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3243 [1/1] (0.98ns)   --->   "%icmp_ln29_218 = icmp_ne  i11 %tmp_253, i11 2047" [viterbi.c:29]   --->   Operation 3243 'icmp' 'icmp_ln29_218' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3244 [1/1] (1.43ns)   --->   "%icmp_ln29_219 = icmp_eq  i52 %trunc_ln29_109, i52 0" [viterbi.c:29]   --->   Operation 3244 'icmp' 'icmp_ln29_219' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_109)   --->   "%or_ln29_109 = or i1 %icmp_ln29_219, i1 %icmp_ln29_218" [viterbi.c:29]   --->   Operation 3245 'or' 'or_ln29_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_109)   --->   "%and_ln29_108 = and i1 %or_ln29_108, i1 %or_ln29_109" [viterbi.c:29]   --->   Operation 3246 'and' 'and_ln29_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3247 [1/2] (3.02ns)   --->   "%tmp_254 = fcmp_olt  i64 %p_54, i64 %min_p_108" [viterbi.c:29]   --->   Operation 3247 'dcmp' 'tmp_254' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3248 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_109 = and i1 %and_ln29_108, i1 %tmp_254" [viterbi.c:29]   --->   Operation 3248 'and' 'and_ln29_109' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3249 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_110 = select i1 %and_ln29_109, i64 %p_54, i64 %min_p_108" [viterbi.c:29]   --->   Operation 3249 'select' 'min_p_110' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 3250 [2/2] (3.02ns)   --->   "%tmp_259 = fcmp_olt  i64 %p_55, i64 %min_p_110" [viterbi.c:29]   --->   Operation 3250 'dcmp' 'tmp_259' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3251 [1/5] (5.86ns)   --->   "%p_56 = dadd i64 %add52_55, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3251 'dadd' 'p_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3252 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_56, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3252 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 3253 [2/5] (5.86ns)   --->   "%p_57 = dadd i64 %add52_56, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3253 'dadd' 'p_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3254 [3/5] (5.86ns)   --->   "%p_58 = dadd i64 %add52_57, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3254 'dadd' 'p_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3255 [4/5] (5.86ns)   --->   "%p_59 = dadd i64 %add52_58, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3255 'dadd' 'p_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3256 [5/5] (5.86ns)   --->   "%p_60 = dadd i64 %add52_59, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3256 'dadd' 'p_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3257 [1/5] (5.86ns)   --->   "%add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61" [viterbi.c:26]   --->   Operation 3257 'dadd' 'add52_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3258 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_60, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 3258 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 3259 [2/5] (5.86ns)   --->   "%add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62" [viterbi.c:26]   --->   Operation 3259 'dadd' 'add52_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.15>
ST_91 : Operation 3260 [1/1] (0.00ns)   --->   "%bitcast_ln29_110 = bitcast i64 %p_55" [viterbi.c:29]   --->   Operation 3260 'bitcast' 'bitcast_ln29_110' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 3261 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_110, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3261 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 3262 [1/1] (0.00ns)   --->   "%trunc_ln29_110 = trunc i64 %bitcast_ln29_110" [viterbi.c:29]   --->   Operation 3262 'trunc' 'trunc_ln29_110' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 3263 [1/1] (0.00ns)   --->   "%bitcast_ln29_111 = bitcast i64 %min_p_110" [viterbi.c:29]   --->   Operation 3263 'bitcast' 'bitcast_ln29_111' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 3264 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_111, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3264 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 3265 [1/1] (0.00ns)   --->   "%trunc_ln29_111 = trunc i64 %bitcast_ln29_111" [viterbi.c:29]   --->   Operation 3265 'trunc' 'trunc_ln29_111' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 3266 [1/1] (0.98ns)   --->   "%icmp_ln29_220 = icmp_ne  i11 %tmp_257, i11 2047" [viterbi.c:29]   --->   Operation 3266 'icmp' 'icmp_ln29_220' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3267 [1/1] (1.43ns)   --->   "%icmp_ln29_221 = icmp_eq  i52 %trunc_ln29_110, i52 0" [viterbi.c:29]   --->   Operation 3267 'icmp' 'icmp_ln29_221' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_111)   --->   "%or_ln29_110 = or i1 %icmp_ln29_221, i1 %icmp_ln29_220" [viterbi.c:29]   --->   Operation 3268 'or' 'or_ln29_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3269 [1/1] (0.98ns)   --->   "%icmp_ln29_222 = icmp_ne  i11 %tmp_258, i11 2047" [viterbi.c:29]   --->   Operation 3269 'icmp' 'icmp_ln29_222' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3270 [1/1] (1.43ns)   --->   "%icmp_ln29_223 = icmp_eq  i52 %trunc_ln29_111, i52 0" [viterbi.c:29]   --->   Operation 3270 'icmp' 'icmp_ln29_223' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_111)   --->   "%or_ln29_111 = or i1 %icmp_ln29_223, i1 %icmp_ln29_222" [viterbi.c:29]   --->   Operation 3271 'or' 'or_ln29_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3272 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_111)   --->   "%and_ln29_110 = and i1 %or_ln29_110, i1 %or_ln29_111" [viterbi.c:29]   --->   Operation 3272 'and' 'and_ln29_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3273 [1/2] (3.02ns)   --->   "%tmp_259 = fcmp_olt  i64 %p_55, i64 %min_p_110" [viterbi.c:29]   --->   Operation 3273 'dcmp' 'tmp_259' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3274 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_111 = and i1 %and_ln29_110, i1 %tmp_259" [viterbi.c:29]   --->   Operation 3274 'and' 'and_ln29_111' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3275 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_112 = select i1 %and_ln29_111, i64 %p_55, i64 %min_p_110" [viterbi.c:29]   --->   Operation 3275 'select' 'min_p_112' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 3276 [2/2] (3.02ns)   --->   "%tmp_264 = fcmp_olt  i64 %p_56, i64 %min_p_112" [viterbi.c:29]   --->   Operation 3276 'dcmp' 'tmp_264' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3277 [1/5] (5.86ns)   --->   "%p_57 = dadd i64 %add52_56, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3277 'dadd' 'p_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3278 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_57, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3278 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 3279 [2/5] (5.86ns)   --->   "%p_58 = dadd i64 %add52_57, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3279 'dadd' 'p_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3280 [3/5] (5.86ns)   --->   "%p_59 = dadd i64 %add52_58, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3280 'dadd' 'p_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3281 [4/5] (5.86ns)   --->   "%p_60 = dadd i64 %add52_59, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3281 'dadd' 'p_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3282 [5/5] (5.86ns)   --->   "%p_61 = dadd i64 %add52_60, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3282 'dadd' 'p_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3283 [1/5] (5.86ns)   --->   "%add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62" [viterbi.c:26]   --->   Operation 3283 'dadd' 'add52_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3284 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_61, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:28]   --->   Operation 3284 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>

State 92 <SV = 91> <Delay = 7.15>
ST_92 : Operation 3285 [1/1] (0.00ns)   --->   "%bitcast_ln29_112 = bitcast i64 %p_56" [viterbi.c:29]   --->   Operation 3285 'bitcast' 'bitcast_ln29_112' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 3286 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_112, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3286 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 3287 [1/1] (0.00ns)   --->   "%trunc_ln29_112 = trunc i64 %bitcast_ln29_112" [viterbi.c:29]   --->   Operation 3287 'trunc' 'trunc_ln29_112' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 3288 [1/1] (0.00ns)   --->   "%bitcast_ln29_113 = bitcast i64 %min_p_112" [viterbi.c:29]   --->   Operation 3288 'bitcast' 'bitcast_ln29_113' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 3289 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_113, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3289 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 3290 [1/1] (0.00ns)   --->   "%trunc_ln29_113 = trunc i64 %bitcast_ln29_113" [viterbi.c:29]   --->   Operation 3290 'trunc' 'trunc_ln29_113' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 3291 [1/1] (0.98ns)   --->   "%icmp_ln29_224 = icmp_ne  i11 %tmp_262, i11 2047" [viterbi.c:29]   --->   Operation 3291 'icmp' 'icmp_ln29_224' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3292 [1/1] (1.43ns)   --->   "%icmp_ln29_225 = icmp_eq  i52 %trunc_ln29_112, i52 0" [viterbi.c:29]   --->   Operation 3292 'icmp' 'icmp_ln29_225' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_113)   --->   "%or_ln29_112 = or i1 %icmp_ln29_225, i1 %icmp_ln29_224" [viterbi.c:29]   --->   Operation 3293 'or' 'or_ln29_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3294 [1/1] (0.98ns)   --->   "%icmp_ln29_226 = icmp_ne  i11 %tmp_263, i11 2047" [viterbi.c:29]   --->   Operation 3294 'icmp' 'icmp_ln29_226' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3295 [1/1] (1.43ns)   --->   "%icmp_ln29_227 = icmp_eq  i52 %trunc_ln29_113, i52 0" [viterbi.c:29]   --->   Operation 3295 'icmp' 'icmp_ln29_227' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_113)   --->   "%or_ln29_113 = or i1 %icmp_ln29_227, i1 %icmp_ln29_226" [viterbi.c:29]   --->   Operation 3296 'or' 'or_ln29_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_113)   --->   "%and_ln29_112 = and i1 %or_ln29_112, i1 %or_ln29_113" [viterbi.c:29]   --->   Operation 3297 'and' 'and_ln29_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3298 [1/2] (3.02ns)   --->   "%tmp_264 = fcmp_olt  i64 %p_56, i64 %min_p_112" [viterbi.c:29]   --->   Operation 3298 'dcmp' 'tmp_264' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3299 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_113 = and i1 %and_ln29_112, i1 %tmp_264" [viterbi.c:29]   --->   Operation 3299 'and' 'and_ln29_113' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3300 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_114 = select i1 %and_ln29_113, i64 %p_56, i64 %min_p_112" [viterbi.c:29]   --->   Operation 3300 'select' 'min_p_114' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 3301 [2/2] (3.02ns)   --->   "%tmp_269 = fcmp_olt  i64 %p_57, i64 %min_p_114" [viterbi.c:29]   --->   Operation 3301 'dcmp' 'tmp_269' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3302 [1/5] (5.86ns)   --->   "%p_58 = dadd i64 %add52_57, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3302 'dadd' 'p_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3303 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_58, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3303 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 3304 [2/5] (5.86ns)   --->   "%p_59 = dadd i64 %add52_58, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3304 'dadd' 'p_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3305 [3/5] (5.86ns)   --->   "%p_60 = dadd i64 %add52_59, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3305 'dadd' 'p_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3306 [4/5] (5.86ns)   --->   "%p_61 = dadd i64 %add52_60, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3306 'dadd' 'p_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3307 [5/5] (5.86ns)   --->   "%p_62 = dadd i64 %add52_61, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3307 'dadd' 'p_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.15>
ST_93 : Operation 3308 [1/1] (0.00ns)   --->   "%bitcast_ln29_114 = bitcast i64 %p_57" [viterbi.c:29]   --->   Operation 3308 'bitcast' 'bitcast_ln29_114' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 3309 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_114, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3309 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 3310 [1/1] (0.00ns)   --->   "%trunc_ln29_114 = trunc i64 %bitcast_ln29_114" [viterbi.c:29]   --->   Operation 3310 'trunc' 'trunc_ln29_114' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 3311 [1/1] (0.00ns)   --->   "%bitcast_ln29_115 = bitcast i64 %min_p_114" [viterbi.c:29]   --->   Operation 3311 'bitcast' 'bitcast_ln29_115' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 3312 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_115, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3312 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 3313 [1/1] (0.00ns)   --->   "%trunc_ln29_115 = trunc i64 %bitcast_ln29_115" [viterbi.c:29]   --->   Operation 3313 'trunc' 'trunc_ln29_115' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 3314 [1/1] (0.98ns)   --->   "%icmp_ln29_228 = icmp_ne  i11 %tmp_267, i11 2047" [viterbi.c:29]   --->   Operation 3314 'icmp' 'icmp_ln29_228' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3315 [1/1] (1.43ns)   --->   "%icmp_ln29_229 = icmp_eq  i52 %trunc_ln29_114, i52 0" [viterbi.c:29]   --->   Operation 3315 'icmp' 'icmp_ln29_229' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_115)   --->   "%or_ln29_114 = or i1 %icmp_ln29_229, i1 %icmp_ln29_228" [viterbi.c:29]   --->   Operation 3316 'or' 'or_ln29_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3317 [1/1] (0.98ns)   --->   "%icmp_ln29_230 = icmp_ne  i11 %tmp_268, i11 2047" [viterbi.c:29]   --->   Operation 3317 'icmp' 'icmp_ln29_230' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3318 [1/1] (1.43ns)   --->   "%icmp_ln29_231 = icmp_eq  i52 %trunc_ln29_115, i52 0" [viterbi.c:29]   --->   Operation 3318 'icmp' 'icmp_ln29_231' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_115)   --->   "%or_ln29_115 = or i1 %icmp_ln29_231, i1 %icmp_ln29_230" [viterbi.c:29]   --->   Operation 3319 'or' 'or_ln29_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_115)   --->   "%and_ln29_114 = and i1 %or_ln29_114, i1 %or_ln29_115" [viterbi.c:29]   --->   Operation 3320 'and' 'and_ln29_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3321 [1/2] (3.02ns)   --->   "%tmp_269 = fcmp_olt  i64 %p_57, i64 %min_p_114" [viterbi.c:29]   --->   Operation 3321 'dcmp' 'tmp_269' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3322 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_115 = and i1 %and_ln29_114, i1 %tmp_269" [viterbi.c:29]   --->   Operation 3322 'and' 'and_ln29_115' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3323 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_116 = select i1 %and_ln29_115, i64 %p_57, i64 %min_p_114" [viterbi.c:29]   --->   Operation 3323 'select' 'min_p_116' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 3324 [2/2] (3.02ns)   --->   "%tmp_274 = fcmp_olt  i64 %p_58, i64 %min_p_116" [viterbi.c:29]   --->   Operation 3324 'dcmp' 'tmp_274' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3325 [1/5] (5.86ns)   --->   "%p_59 = dadd i64 %add52_58, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3325 'dadd' 'p_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3326 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_59, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3326 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 3327 [2/5] (5.86ns)   --->   "%p_60 = dadd i64 %add52_59, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3327 'dadd' 'p_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3328 [3/5] (5.86ns)   --->   "%p_61 = dadd i64 %add52_60, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3328 'dadd' 'p_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3329 [4/5] (5.86ns)   --->   "%p_62 = dadd i64 %add52_61, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3329 'dadd' 'p_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.15>
ST_94 : Operation 3330 [1/1] (0.00ns)   --->   "%bitcast_ln29_116 = bitcast i64 %p_58" [viterbi.c:29]   --->   Operation 3330 'bitcast' 'bitcast_ln29_116' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 3331 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_116, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3331 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 3332 [1/1] (0.00ns)   --->   "%trunc_ln29_116 = trunc i64 %bitcast_ln29_116" [viterbi.c:29]   --->   Operation 3332 'trunc' 'trunc_ln29_116' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 3333 [1/1] (0.00ns)   --->   "%bitcast_ln29_117 = bitcast i64 %min_p_116" [viterbi.c:29]   --->   Operation 3333 'bitcast' 'bitcast_ln29_117' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 3334 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_117, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3334 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 3335 [1/1] (0.00ns)   --->   "%trunc_ln29_117 = trunc i64 %bitcast_ln29_117" [viterbi.c:29]   --->   Operation 3335 'trunc' 'trunc_ln29_117' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 3336 [1/1] (0.98ns)   --->   "%icmp_ln29_232 = icmp_ne  i11 %tmp_272, i11 2047" [viterbi.c:29]   --->   Operation 3336 'icmp' 'icmp_ln29_232' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3337 [1/1] (1.43ns)   --->   "%icmp_ln29_233 = icmp_eq  i52 %trunc_ln29_116, i52 0" [viterbi.c:29]   --->   Operation 3337 'icmp' 'icmp_ln29_233' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_117)   --->   "%or_ln29_116 = or i1 %icmp_ln29_233, i1 %icmp_ln29_232" [viterbi.c:29]   --->   Operation 3338 'or' 'or_ln29_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3339 [1/1] (0.98ns)   --->   "%icmp_ln29_234 = icmp_ne  i11 %tmp_273, i11 2047" [viterbi.c:29]   --->   Operation 3339 'icmp' 'icmp_ln29_234' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3340 [1/1] (1.43ns)   --->   "%icmp_ln29_235 = icmp_eq  i52 %trunc_ln29_117, i52 0" [viterbi.c:29]   --->   Operation 3340 'icmp' 'icmp_ln29_235' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_117)   --->   "%or_ln29_117 = or i1 %icmp_ln29_235, i1 %icmp_ln29_234" [viterbi.c:29]   --->   Operation 3341 'or' 'or_ln29_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3342 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_117)   --->   "%and_ln29_116 = and i1 %or_ln29_116, i1 %or_ln29_117" [viterbi.c:29]   --->   Operation 3342 'and' 'and_ln29_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3343 [1/2] (3.02ns)   --->   "%tmp_274 = fcmp_olt  i64 %p_58, i64 %min_p_116" [viterbi.c:29]   --->   Operation 3343 'dcmp' 'tmp_274' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3344 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_117 = and i1 %and_ln29_116, i1 %tmp_274" [viterbi.c:29]   --->   Operation 3344 'and' 'and_ln29_117' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3345 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_118 = select i1 %and_ln29_117, i64 %p_58, i64 %min_p_116" [viterbi.c:29]   --->   Operation 3345 'select' 'min_p_118' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 3346 [2/2] (3.02ns)   --->   "%tmp_279 = fcmp_olt  i64 %p_59, i64 %min_p_118" [viterbi.c:29]   --->   Operation 3346 'dcmp' 'tmp_279' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3347 [1/5] (5.86ns)   --->   "%p_60 = dadd i64 %add52_59, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3347 'dadd' 'p_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3348 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_60, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3348 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 3349 [2/5] (5.86ns)   --->   "%p_61 = dadd i64 %add52_60, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3349 'dadd' 'p_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3350 [3/5] (5.86ns)   --->   "%p_62 = dadd i64 %add52_61, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3350 'dadd' 'p_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.15>
ST_95 : Operation 3351 [1/1] (0.00ns)   --->   "%bitcast_ln29_118 = bitcast i64 %p_59" [viterbi.c:29]   --->   Operation 3351 'bitcast' 'bitcast_ln29_118' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 3352 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_118, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3352 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 3353 [1/1] (0.00ns)   --->   "%trunc_ln29_118 = trunc i64 %bitcast_ln29_118" [viterbi.c:29]   --->   Operation 3353 'trunc' 'trunc_ln29_118' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 3354 [1/1] (0.00ns)   --->   "%bitcast_ln29_119 = bitcast i64 %min_p_118" [viterbi.c:29]   --->   Operation 3354 'bitcast' 'bitcast_ln29_119' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 3355 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_119, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3355 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 3356 [1/1] (0.00ns)   --->   "%trunc_ln29_119 = trunc i64 %bitcast_ln29_119" [viterbi.c:29]   --->   Operation 3356 'trunc' 'trunc_ln29_119' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 3357 [1/1] (0.98ns)   --->   "%icmp_ln29_236 = icmp_ne  i11 %tmp_277, i11 2047" [viterbi.c:29]   --->   Operation 3357 'icmp' 'icmp_ln29_236' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3358 [1/1] (1.43ns)   --->   "%icmp_ln29_237 = icmp_eq  i52 %trunc_ln29_118, i52 0" [viterbi.c:29]   --->   Operation 3358 'icmp' 'icmp_ln29_237' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_119)   --->   "%or_ln29_118 = or i1 %icmp_ln29_237, i1 %icmp_ln29_236" [viterbi.c:29]   --->   Operation 3359 'or' 'or_ln29_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3360 [1/1] (0.98ns)   --->   "%icmp_ln29_238 = icmp_ne  i11 %tmp_278, i11 2047" [viterbi.c:29]   --->   Operation 3360 'icmp' 'icmp_ln29_238' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3361 [1/1] (1.43ns)   --->   "%icmp_ln29_239 = icmp_eq  i52 %trunc_ln29_119, i52 0" [viterbi.c:29]   --->   Operation 3361 'icmp' 'icmp_ln29_239' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_119)   --->   "%or_ln29_119 = or i1 %icmp_ln29_239, i1 %icmp_ln29_238" [viterbi.c:29]   --->   Operation 3362 'or' 'or_ln29_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_119)   --->   "%and_ln29_118 = and i1 %or_ln29_118, i1 %or_ln29_119" [viterbi.c:29]   --->   Operation 3363 'and' 'and_ln29_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3364 [1/2] (3.02ns)   --->   "%tmp_279 = fcmp_olt  i64 %p_59, i64 %min_p_118" [viterbi.c:29]   --->   Operation 3364 'dcmp' 'tmp_279' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3365 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_119 = and i1 %and_ln29_118, i1 %tmp_279" [viterbi.c:29]   --->   Operation 3365 'and' 'and_ln29_119' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3366 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_120 = select i1 %and_ln29_119, i64 %p_59, i64 %min_p_118" [viterbi.c:29]   --->   Operation 3366 'select' 'min_p_120' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 3367 [2/2] (3.02ns)   --->   "%tmp_284 = fcmp_olt  i64 %p_60, i64 %min_p_120" [viterbi.c:29]   --->   Operation 3367 'dcmp' 'tmp_284' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3368 [1/5] (5.86ns)   --->   "%p_61 = dadd i64 %add52_60, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3368 'dadd' 'p_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3369 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_61, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3369 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 3370 [2/5] (5.86ns)   --->   "%p_62 = dadd i64 %add52_61, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3370 'dadd' 'p_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.15>
ST_96 : Operation 3371 [1/1] (0.00ns)   --->   "%bitcast_ln29_120 = bitcast i64 %p_60" [viterbi.c:29]   --->   Operation 3371 'bitcast' 'bitcast_ln29_120' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 3372 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_120, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3372 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 3373 [1/1] (0.00ns)   --->   "%trunc_ln29_120 = trunc i64 %bitcast_ln29_120" [viterbi.c:29]   --->   Operation 3373 'trunc' 'trunc_ln29_120' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 3374 [1/1] (0.00ns)   --->   "%bitcast_ln29_121 = bitcast i64 %min_p_120" [viterbi.c:29]   --->   Operation 3374 'bitcast' 'bitcast_ln29_121' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 3375 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_121, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3375 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 3376 [1/1] (0.00ns)   --->   "%trunc_ln29_121 = trunc i64 %bitcast_ln29_121" [viterbi.c:29]   --->   Operation 3376 'trunc' 'trunc_ln29_121' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 3377 [1/1] (0.98ns)   --->   "%icmp_ln29_240 = icmp_ne  i11 %tmp_282, i11 2047" [viterbi.c:29]   --->   Operation 3377 'icmp' 'icmp_ln29_240' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3378 [1/1] (1.43ns)   --->   "%icmp_ln29_241 = icmp_eq  i52 %trunc_ln29_120, i52 0" [viterbi.c:29]   --->   Operation 3378 'icmp' 'icmp_ln29_241' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_121)   --->   "%or_ln29_120 = or i1 %icmp_ln29_241, i1 %icmp_ln29_240" [viterbi.c:29]   --->   Operation 3379 'or' 'or_ln29_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3380 [1/1] (0.98ns)   --->   "%icmp_ln29_242 = icmp_ne  i11 %tmp_283, i11 2047" [viterbi.c:29]   --->   Operation 3380 'icmp' 'icmp_ln29_242' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3381 [1/1] (1.43ns)   --->   "%icmp_ln29_243 = icmp_eq  i52 %trunc_ln29_121, i52 0" [viterbi.c:29]   --->   Operation 3381 'icmp' 'icmp_ln29_243' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3382 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_121)   --->   "%or_ln29_121 = or i1 %icmp_ln29_243, i1 %icmp_ln29_242" [viterbi.c:29]   --->   Operation 3382 'or' 'or_ln29_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_121)   --->   "%and_ln29_120 = and i1 %or_ln29_120, i1 %or_ln29_121" [viterbi.c:29]   --->   Operation 3383 'and' 'and_ln29_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3384 [1/2] (3.02ns)   --->   "%tmp_284 = fcmp_olt  i64 %p_60, i64 %min_p_120" [viterbi.c:29]   --->   Operation 3384 'dcmp' 'tmp_284' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3385 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_121 = and i1 %and_ln29_120, i1 %tmp_284" [viterbi.c:29]   --->   Operation 3385 'and' 'and_ln29_121' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3386 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_122 = select i1 %and_ln29_121, i64 %p_60, i64 %min_p_120" [viterbi.c:29]   --->   Operation 3386 'select' 'min_p_122' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 3387 [2/2] (3.02ns)   --->   "%tmp_289 = fcmp_olt  i64 %p_61, i64 %min_p_122" [viterbi.c:29]   --->   Operation 3387 'dcmp' 'tmp_289' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3388 [1/5] (5.86ns)   --->   "%p_62 = dadd i64 %add52_61, i64 %tmp_10" [viterbi.c:27]   --->   Operation 3388 'dadd' 'p_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3389 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_62, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3389 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>

State 97 <SV = 96> <Delay = 7.15>
ST_97 : Operation 3390 [1/1] (0.00ns)   --->   "%bitcast_ln29_122 = bitcast i64 %p_61" [viterbi.c:29]   --->   Operation 3390 'bitcast' 'bitcast_ln29_122' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 3391 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_122, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3391 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 3392 [1/1] (0.00ns)   --->   "%trunc_ln29_122 = trunc i64 %bitcast_ln29_122" [viterbi.c:29]   --->   Operation 3392 'trunc' 'trunc_ln29_122' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 3393 [1/1] (0.00ns)   --->   "%bitcast_ln29_123 = bitcast i64 %min_p_122" [viterbi.c:29]   --->   Operation 3393 'bitcast' 'bitcast_ln29_123' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 3394 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_123, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3394 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 3395 [1/1] (0.00ns)   --->   "%trunc_ln29_123 = trunc i64 %bitcast_ln29_123" [viterbi.c:29]   --->   Operation 3395 'trunc' 'trunc_ln29_123' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 3396 [1/1] (0.98ns)   --->   "%icmp_ln29_244 = icmp_ne  i11 %tmp_287, i11 2047" [viterbi.c:29]   --->   Operation 3396 'icmp' 'icmp_ln29_244' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3397 [1/1] (1.43ns)   --->   "%icmp_ln29_245 = icmp_eq  i52 %trunc_ln29_122, i52 0" [viterbi.c:29]   --->   Operation 3397 'icmp' 'icmp_ln29_245' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_123)   --->   "%or_ln29_122 = or i1 %icmp_ln29_245, i1 %icmp_ln29_244" [viterbi.c:29]   --->   Operation 3398 'or' 'or_ln29_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3399 [1/1] (0.98ns)   --->   "%icmp_ln29_246 = icmp_ne  i11 %tmp_288, i11 2047" [viterbi.c:29]   --->   Operation 3399 'icmp' 'icmp_ln29_246' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3400 [1/1] (1.43ns)   --->   "%icmp_ln29_247 = icmp_eq  i52 %trunc_ln29_123, i52 0" [viterbi.c:29]   --->   Operation 3400 'icmp' 'icmp_ln29_247' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_123)   --->   "%or_ln29_123 = or i1 %icmp_ln29_247, i1 %icmp_ln29_246" [viterbi.c:29]   --->   Operation 3401 'or' 'or_ln29_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_123)   --->   "%and_ln29_122 = and i1 %or_ln29_122, i1 %or_ln29_123" [viterbi.c:29]   --->   Operation 3402 'and' 'and_ln29_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3403 [1/2] (3.02ns)   --->   "%tmp_289 = fcmp_olt  i64 %p_61, i64 %min_p_122" [viterbi.c:29]   --->   Operation 3403 'dcmp' 'tmp_289' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3404 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_123 = and i1 %and_ln29_122, i1 %tmp_289" [viterbi.c:29]   --->   Operation 3404 'and' 'and_ln29_123' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3405 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_p_124 = select i1 %and_ln29_123, i64 %p_61, i64 %min_p_122" [viterbi.c:29]   --->   Operation 3405 'select' 'min_p_124' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3406 [2/2] (3.02ns)   --->   "%tmp_294 = fcmp_olt  i64 %p_62, i64 %min_p_124" [viterbi.c:29]   --->   Operation 3406 'dcmp' 'tmp_294' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.85>
ST_98 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node shl_ln33)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_5, i6 0" [viterbi.c:18]   --->   Operation 3407 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 3408 [1/1] (0.00ns)   --->   "%bitcast_ln29_124 = bitcast i64 %p_62" [viterbi.c:29]   --->   Operation 3408 'bitcast' 'bitcast_ln29_124' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 3409 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_124, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3409 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 3410 [1/1] (0.00ns)   --->   "%trunc_ln29_124 = trunc i64 %bitcast_ln29_124" [viterbi.c:29]   --->   Operation 3410 'trunc' 'trunc_ln29_124' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 3411 [1/1] (0.00ns)   --->   "%bitcast_ln29_125 = bitcast i64 %min_p_124" [viterbi.c:29]   --->   Operation 3411 'bitcast' 'bitcast_ln29_125' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 3412 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_125, i32 52, i32 62" [viterbi.c:29]   --->   Operation 3412 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 3413 [1/1] (0.00ns)   --->   "%trunc_ln29_125 = trunc i64 %bitcast_ln29_125" [viterbi.c:29]   --->   Operation 3413 'trunc' 'trunc_ln29_125' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 3414 [1/1] (0.98ns)   --->   "%icmp_ln29_248 = icmp_ne  i11 %tmp_292, i11 2047" [viterbi.c:29]   --->   Operation 3414 'icmp' 'icmp_ln29_248' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3415 [1/1] (1.43ns)   --->   "%icmp_ln29_249 = icmp_eq  i52 %trunc_ln29_124, i52 0" [viterbi.c:29]   --->   Operation 3415 'icmp' 'icmp_ln29_249' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_125)   --->   "%or_ln29_124 = or i1 %icmp_ln29_249, i1 %icmp_ln29_248" [viterbi.c:29]   --->   Operation 3416 'or' 'or_ln29_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3417 [1/1] (0.98ns)   --->   "%icmp_ln29_250 = icmp_ne  i11 %tmp_293, i11 2047" [viterbi.c:29]   --->   Operation 3417 'icmp' 'icmp_ln29_250' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3418 [1/1] (1.43ns)   --->   "%icmp_ln29_251 = icmp_eq  i52 %trunc_ln29_125, i52 0" [viterbi.c:29]   --->   Operation 3418 'icmp' 'icmp_ln29_251' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_125)   --->   "%or_ln29_125 = or i1 %icmp_ln29_251, i1 %icmp_ln29_250" [viterbi.c:29]   --->   Operation 3419 'or' 'or_ln29_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_125)   --->   "%and_ln29_124 = and i1 %or_ln29_124, i1 %or_ln29_125" [viterbi.c:29]   --->   Operation 3420 'and' 'and_ln29_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3421 [1/2] (3.02ns)   --->   "%tmp_294 = fcmp_olt  i64 %p_62, i64 %min_p_124" [viterbi.c:29]   --->   Operation 3421 'dcmp' 'tmp_294' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3422 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln29_125 = and i1 %and_ln29_124, i1 %tmp_294" [viterbi.c:29]   --->   Operation 3422 'and' 'and_ln29_125' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node shl_ln33)   --->   "%min_p_126 = select i1 %and_ln29_125, i64 %p_62, i64 %min_p_124" [viterbi.c:29]   --->   Operation 3423 'select' 'min_p_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node shl_ln33)   --->   "%bitcast_ln33 = bitcast i64 %min_p_126" [viterbi.c:33]   --->   Operation 3424 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node shl_ln33)   --->   "%zext_ln33_1 = zext i7 %tmp_6" [viterbi.c:33]   --->   Operation 3425 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node shl_ln33)   --->   "%zext_ln33_2 = zext i64 %bitcast_ln33" [viterbi.c:33]   --->   Operation 3426 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 3427 [1/1] (2.35ns) (out node of the LUT)   --->   "%shl_ln33 = shl i128 %zext_ln33_2, i128 %zext_ln33_1" [viterbi.c:33]   --->   Operation 3427 'shl' 'shl_ln33' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.59>
ST_99 : Operation 3428 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_timestep_L_curr_state_str"   --->   Operation 3428 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3429 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8896, i64 8896, i64 8896"   --->   Operation 3429 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3430 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i7 %select_ln4" [viterbi.c:6]   --->   Operation 3430 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3431 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i6 %empty_158" [viterbi.c:33]   --->   Operation 3431 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3432 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln33, i6 0" [viterbi.c:33]   --->   Operation 3432 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3433 [1/1] (1.33ns)   --->   "%add_ln33 = add i12 %tmp_7, i12 %zext_ln6" [viterbi.c:33]   --->   Operation 3433 'add' 'add_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3434 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i12 %add_ln33" [viterbi.c:33]   --->   Operation 3434 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3435 [1/1] (0.00ns)   --->   "%llike_addr_64 = getelementptr i128 %llike, i64 0, i64 %zext_ln33" [viterbi.c:33]   --->   Operation 3435 'getelementptr' 'llike_addr_64' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3436 [1/1] (0.00ns)   --->   "%llike_1_addr_64 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln33" [viterbi.c:33]   --->   Operation 3436 'getelementptr' 'llike_1_addr_64' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3437 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_117" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/viterbi/viterbi/dir_test.tcl:5]   --->   Operation 3437 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3438 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_116" [viterbi.c:7]   --->   Operation 3438 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3439 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123" [viterbi.c:21]   --->   Operation 3439 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3440 [1/1] (0.00ns)   --->   "%rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin1" [viterbi.c:22]   --->   Operation 3440 'specregionend' 'rend30' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3441 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124" [viterbi.c:25]   --->   Operation 3441 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3442 [1/1] (0.00ns)   --->   "%rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin2" [viterbi.c:26]   --->   Operation 3442 'specregionend' 'rend28' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3443 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132" [viterbi.c:25]   --->   Operation 3443 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3444 [1/1] (0.00ns)   --->   "%rend192 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin4" [viterbi.c:26]   --->   Operation 3444 'specregionend' 'rend192' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3445 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [viterbi.c:25]   --->   Operation 3445 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3446 [1/1] (0.00ns)   --->   "%rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin7" [viterbi.c:26]   --->   Operation 3446 'specregionend' 'rend156' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3447 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [viterbi.c:25]   --->   Operation 3447 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3448 [1/1] (0.00ns)   --->   "%rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin3" [viterbi.c:26]   --->   Operation 3448 'specregionend' 'rend178' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3449 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [viterbi.c:25]   --->   Operation 3449 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3450 [1/1] (0.00ns)   --->   "%rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin6" [viterbi.c:26]   --->   Operation 3450 'specregionend' 'rend202' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3451 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [viterbi.c:25]   --->   Operation 3451 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3452 [1/1] (0.00ns)   --->   "%rend224 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin8" [viterbi.c:26]   --->   Operation 3452 'specregionend' 'rend224' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3453 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [viterbi.c:25]   --->   Operation 3453 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3454 [1/1] (0.00ns)   --->   "%rend246 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin" [viterbi.c:26]   --->   Operation 3454 'specregionend' 'rend246' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3455 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [viterbi.c:25]   --->   Operation 3455 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3456 [1/1] (0.00ns)   --->   "%rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin5" [viterbi.c:26]   --->   Operation 3456 'specregionend' 'rend268' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3457 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [viterbi.c:25]   --->   Operation 3457 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3458 [1/1] (0.00ns)   --->   "%rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin9" [viterbi.c:26]   --->   Operation 3458 'specregionend' 'rend274' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3459 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [viterbi.c:25]   --->   Operation 3459 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3460 [1/1] (0.00ns)   --->   "%rend276 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin10" [viterbi.c:26]   --->   Operation 3460 'specregionend' 'rend276' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3461 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59" [viterbi.c:25]   --->   Operation 3461 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3462 [1/1] (0.00ns)   --->   "%rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin11" [viterbi.c:26]   --->   Operation 3462 'specregionend' 'rend278' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3463 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [viterbi.c:25]   --->   Operation 3463 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3464 [1/1] (0.00ns)   --->   "%rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin12" [viterbi.c:26]   --->   Operation 3464 'specregionend' 'rend158' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3465 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [viterbi.c:25]   --->   Operation 3465 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3466 [1/1] (0.00ns)   --->   "%rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin13" [viterbi.c:26]   --->   Operation 3466 'specregionend' 'rend160' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3467 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [viterbi.c:25]   --->   Operation 3467 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3468 [1/1] (0.00ns)   --->   "%rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin14" [viterbi.c:26]   --->   Operation 3468 'specregionend' 'rend162' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3469 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [viterbi.c:25]   --->   Operation 3469 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3470 [1/1] (0.00ns)   --->   "%rend164 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin15" [viterbi.c:26]   --->   Operation 3470 'specregionend' 'rend164' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3471 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [viterbi.c:25]   --->   Operation 3471 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3472 [1/1] (0.00ns)   --->   "%rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin16" [viterbi.c:26]   --->   Operation 3472 'specregionend' 'rend166' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3473 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [viterbi.c:25]   --->   Operation 3473 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3474 [1/1] (0.00ns)   --->   "%rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin17" [viterbi.c:26]   --->   Operation 3474 'specregionend' 'rend168' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3475 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [viterbi.c:25]   --->   Operation 3475 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3476 [1/1] (0.00ns)   --->   "%rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin18" [viterbi.c:26]   --->   Operation 3476 'specregionend' 'rend170' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3477 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [viterbi.c:25]   --->   Operation 3477 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3478 [1/1] (0.00ns)   --->   "%rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin19" [viterbi.c:26]   --->   Operation 3478 'specregionend' 'rend172' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3479 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [viterbi.c:25]   --->   Operation 3479 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3480 [1/1] (0.00ns)   --->   "%rend174 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin20" [viterbi.c:26]   --->   Operation 3480 'specregionend' 'rend174' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3481 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [viterbi.c:25]   --->   Operation 3481 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3482 [1/1] (0.00ns)   --->   "%rend176 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin21" [viterbi.c:26]   --->   Operation 3482 'specregionend' 'rend176' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3483 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [viterbi.c:25]   --->   Operation 3483 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3484 [1/1] (0.00ns)   --->   "%rend180 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin22" [viterbi.c:26]   --->   Operation 3484 'specregionend' 'rend180' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3485 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [viterbi.c:25]   --->   Operation 3485 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3486 [1/1] (0.00ns)   --->   "%rend182 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin23" [viterbi.c:26]   --->   Operation 3486 'specregionend' 'rend182' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3487 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [viterbi.c:25]   --->   Operation 3487 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3488 [1/1] (0.00ns)   --->   "%rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin24" [viterbi.c:26]   --->   Operation 3488 'specregionend' 'rend184' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3489 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [viterbi.c:25]   --->   Operation 3489 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3490 [1/1] (0.00ns)   --->   "%rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin25" [viterbi.c:26]   --->   Operation 3490 'specregionend' 'rend186' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3491 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [viterbi.c:25]   --->   Operation 3491 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3492 [1/1] (0.00ns)   --->   "%rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin26" [viterbi.c:26]   --->   Operation 3492 'specregionend' 'rend188' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3493 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [viterbi.c:25]   --->   Operation 3493 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3494 [1/1] (0.00ns)   --->   "%rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin27" [viterbi.c:26]   --->   Operation 3494 'specregionend' 'rend190' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3495 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [viterbi.c:25]   --->   Operation 3495 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3496 [1/1] (0.00ns)   --->   "%rend194 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin28" [viterbi.c:26]   --->   Operation 3496 'specregionend' 'rend194' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3497 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [viterbi.c:25]   --->   Operation 3497 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3498 [1/1] (0.00ns)   --->   "%rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin29" [viterbi.c:26]   --->   Operation 3498 'specregionend' 'rend196' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3499 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [viterbi.c:25]   --->   Operation 3499 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3500 [1/1] (0.00ns)   --->   "%rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin30" [viterbi.c:26]   --->   Operation 3500 'specregionend' 'rend198' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3501 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [viterbi.c:25]   --->   Operation 3501 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3502 [1/1] (0.00ns)   --->   "%rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin31" [viterbi.c:26]   --->   Operation 3502 'specregionend' 'rend200' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3503 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107" [viterbi.c:25]   --->   Operation 3503 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3504 [1/1] (0.00ns)   --->   "%rend204 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin32" [viterbi.c:26]   --->   Operation 3504 'specregionend' 'rend204' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3505 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [viterbi.c:25]   --->   Operation 3505 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3506 [1/1] (0.00ns)   --->   "%rend206 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin33" [viterbi.c:26]   --->   Operation 3506 'specregionend' 'rend206' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3507 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [viterbi.c:25]   --->   Operation 3507 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3508 [1/1] (0.00ns)   --->   "%rend208 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin34" [viterbi.c:26]   --->   Operation 3508 'specregionend' 'rend208' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3509 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [viterbi.c:25]   --->   Operation 3509 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3510 [1/1] (0.00ns)   --->   "%rend210 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin35" [viterbi.c:26]   --->   Operation 3510 'specregionend' 'rend210' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3511 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [viterbi.c:25]   --->   Operation 3511 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3512 [1/1] (0.00ns)   --->   "%rend212 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin36" [viterbi.c:26]   --->   Operation 3512 'specregionend' 'rend212' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3513 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [viterbi.c:25]   --->   Operation 3513 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3514 [1/1] (0.00ns)   --->   "%rend214 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin37" [viterbi.c:26]   --->   Operation 3514 'specregionend' 'rend214' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3515 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [viterbi.c:25]   --->   Operation 3515 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3516 [1/1] (0.00ns)   --->   "%rend216 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin38" [viterbi.c:26]   --->   Operation 3516 'specregionend' 'rend216' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3517 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [viterbi.c:25]   --->   Operation 3517 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3518 [1/1] (0.00ns)   --->   "%rend218 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin39" [viterbi.c:26]   --->   Operation 3518 'specregionend' 'rend218' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3519 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [viterbi.c:25]   --->   Operation 3519 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3520 [1/1] (0.00ns)   --->   "%rend220 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin40" [viterbi.c:26]   --->   Operation 3520 'specregionend' 'rend220' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3521 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [viterbi.c:25]   --->   Operation 3521 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3522 [1/1] (0.00ns)   --->   "%rend222 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin41" [viterbi.c:26]   --->   Operation 3522 'specregionend' 'rend222' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3523 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [viterbi.c:25]   --->   Operation 3523 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3524 [1/1] (0.00ns)   --->   "%rend226 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin42" [viterbi.c:26]   --->   Operation 3524 'specregionend' 'rend226' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3525 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [viterbi.c:25]   --->   Operation 3525 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3526 [1/1] (0.00ns)   --->   "%rend228 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin43" [viterbi.c:26]   --->   Operation 3526 'specregionend' 'rend228' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3527 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [viterbi.c:25]   --->   Operation 3527 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3528 [1/1] (0.00ns)   --->   "%rend230 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin44" [viterbi.c:26]   --->   Operation 3528 'specregionend' 'rend230' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3529 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [viterbi.c:25]   --->   Operation 3529 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3530 [1/1] (0.00ns)   --->   "%rend232 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin45" [viterbi.c:26]   --->   Operation 3530 'specregionend' 'rend232' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3531 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [viterbi.c:25]   --->   Operation 3531 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3532 [1/1] (0.00ns)   --->   "%rend234 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin46" [viterbi.c:26]   --->   Operation 3532 'specregionend' 'rend234' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3533 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [viterbi.c:25]   --->   Operation 3533 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3534 [1/1] (0.00ns)   --->   "%rend236 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin47" [viterbi.c:26]   --->   Operation 3534 'specregionend' 'rend236' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3535 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [viterbi.c:25]   --->   Operation 3535 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3536 [1/1] (0.00ns)   --->   "%rend238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin48" [viterbi.c:26]   --->   Operation 3536 'specregionend' 'rend238' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3537 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [viterbi.c:25]   --->   Operation 3537 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3538 [1/1] (0.00ns)   --->   "%rend240 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin49" [viterbi.c:26]   --->   Operation 3538 'specregionend' 'rend240' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3539 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [viterbi.c:25]   --->   Operation 3539 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3540 [1/1] (0.00ns)   --->   "%rend242 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin50" [viterbi.c:26]   --->   Operation 3540 'specregionend' 'rend242' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3541 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [viterbi.c:25]   --->   Operation 3541 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3542 [1/1] (0.00ns)   --->   "%rend244 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin51" [viterbi.c:26]   --->   Operation 3542 'specregionend' 'rend244' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3543 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [viterbi.c:25]   --->   Operation 3543 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3544 [1/1] (0.00ns)   --->   "%rend248 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin52" [viterbi.c:26]   --->   Operation 3544 'specregionend' 'rend248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3545 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [viterbi.c:25]   --->   Operation 3545 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3546 [1/1] (0.00ns)   --->   "%rend250 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin53" [viterbi.c:26]   --->   Operation 3546 'specregionend' 'rend250' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3547 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [viterbi.c:25]   --->   Operation 3547 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3548 [1/1] (0.00ns)   --->   "%rend252 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin54" [viterbi.c:26]   --->   Operation 3548 'specregionend' 'rend252' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3549 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [viterbi.c:25]   --->   Operation 3549 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3550 [1/1] (0.00ns)   --->   "%rend254 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin55" [viterbi.c:26]   --->   Operation 3550 'specregionend' 'rend254' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3551 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [viterbi.c:25]   --->   Operation 3551 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3552 [1/1] (0.00ns)   --->   "%rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin56" [viterbi.c:26]   --->   Operation 3552 'specregionend' 'rend256' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3553 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [viterbi.c:25]   --->   Operation 3553 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3554 [1/1] (0.00ns)   --->   "%rend258 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin57" [viterbi.c:26]   --->   Operation 3554 'specregionend' 'rend258' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3555 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [viterbi.c:25]   --->   Operation 3555 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3556 [1/1] (0.00ns)   --->   "%rend260 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin58" [viterbi.c:26]   --->   Operation 3556 'specregionend' 'rend260' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3557 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [viterbi.c:25]   --->   Operation 3557 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3558 [1/1] (0.00ns)   --->   "%rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin59" [viterbi.c:26]   --->   Operation 3558 'specregionend' 'rend262' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3559 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [viterbi.c:25]   --->   Operation 3559 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3560 [1/1] (0.00ns)   --->   "%rend264 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin60" [viterbi.c:26]   --->   Operation 3560 'specregionend' 'rend264' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3561 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [viterbi.c:25]   --->   Operation 3561 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3562 [1/1] (0.00ns)   --->   "%rend266 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin61" [viterbi.c:26]   --->   Operation 3562 'specregionend' 'rend266' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3563 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100" [viterbi.c:25]   --->   Operation 3563 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3564 [1/1] (0.00ns)   --->   "%rend270 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin62" [viterbi.c:26]   --->   Operation 3564 'specregionend' 'rend270' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3565 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82" [viterbi.c:25]   --->   Operation 3565 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3566 [1/1] (0.00ns)   --->   "%rend272 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin63" [viterbi.c:26]   --->   Operation 3566 'specregionend' 'rend272' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 3567 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln33 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike" [viterbi.c:33]   --->   Operation 3567 'specbramwithbyteenable' 'specbramwithbyteenable_ln33' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_99 : Operation 3568 [1/1] (2.26ns)   --->   "%store_ln33 = store void @_ssdm_op_Write.bram.i128, i12 %llike_addr_64, i128 %shl_ln33, i16 %shl_ln33_2" [viterbi.c:33]   --->   Operation 3568 'store' 'store_ln33' <Predicate = (!tmp_3)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_99 : Operation 3569 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx696.exit" [viterbi.c:33]   --->   Operation 3569 'br' 'br_ln33' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_99 : Operation 3570 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln33 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike_1" [viterbi.c:33]   --->   Operation 3570 'specbramwithbyteenable' 'specbramwithbyteenable_ln33' <Predicate = (tmp_3)> <Delay = 0.00>
ST_99 : Operation 3571 [1/1] (2.26ns)   --->   "%store_ln33 = store void @_ssdm_op_Write.bram.i128, i12 %llike_1_addr_64, i128 %shl_ln33, i16 %shl_ln33_1" [viterbi.c:33]   --->   Operation 3571 'store' 'store_ln33' <Predicate = (tmp_3)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_99 : Operation 3572 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx696.exit" [viterbi.c:33]   --->   Operation 3572 'br' 'br_ln33' <Predicate = (tmp_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6ns
The critical path consists of the following:
	'alloca' operation ('t') [9]  (0 ns)
	'load' operation ('t_load', viterbi.c:18) on local variable 't' [29]  (0 ns)
	'add' operation ('add_ln18', viterbi.c:18) [30]  (1.36 ns)
	'select' operation ('select_ln18', viterbi.c:18) [35]  (0.372 ns)
	'add' operation ('empty_151', viterbi.c:18) [37]  (1.36 ns)
	'mul' operation ('mul9', viterbi.c:18) [39]  (2.91 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'mul' operation ('mul3', viterbi.c:18) [306]  (2.91 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('transition_0_load_2', viterbi.c:27) on array 'transition_0' [436]  (2.27 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'load' operation ('transition_0_load_4', viterbi.c:27) on array 'transition_0' [514]  (2.27 ns)

 <State 5>: 2.27ns
The critical path consists of the following:
	'load' operation ('transition_0_load_6', viterbi.c:27) on array 'transition_0' [592]  (2.27 ns)

 <State 6>: 2.27ns
The critical path consists of the following:
	'load' operation ('transition_0_load_8', viterbi.c:27) on array 'transition_0' [670]  (2.27 ns)

 <State 7>: 2.27ns
The critical path consists of the following:
	'load' operation ('transition_0_load_10', viterbi.c:27) on array 'transition_0' [748]  (2.27 ns)

 <State 8>: 2.27ns
The critical path consists of the following:
	'load' operation ('transition_0_load_12', viterbi.c:27) on array 'transition_0' [826]  (2.27 ns)

 <State 9>: 2.27ns
The critical path consists of the following:
	'load' operation ('transition_0_load_14', viterbi.c:27) on array 'transition_0' [904]  (2.27 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	'urem' operation ('empty_152', viterbi.c:18) [41]  (2.19 ns)

 <State 11>: 2.19ns
The critical path consists of the following:
	'urem' operation ('empty_152', viterbi.c:18) [41]  (2.19 ns)

 <State 12>: 4.81ns
The critical path consists of the following:
	'urem' operation ('empty_152', viterbi.c:18) [41]  (2.19 ns)
	'mul' operation ('mul6', viterbi.c:18) [44]  (2.63 ns)

 <State 13>: 6.49ns
The critical path consists of the following:
	'urem' operation ('empty_156', viterbi.c:18) [309]  (2.19 ns)
	'mul' operation ('mul', viterbi.c:18) [313]  (2.63 ns)
	'shl' operation ('shl_ln33_2', viterbi.c:33) [2688]  (1.68 ns)

 <State 14>: 5.62ns
The critical path consists of the following:
	'load' operation ('obs_load', viterbi.c:24) on array 'obs' [324]  (2.27 ns)
	'lshr' operation ('lshr_ln24', viterbi.c:24) [350]  (2.01 ns)
	'add' operation ('add_ln24_1', viterbi.c:24) [360]  (1.35 ns)

 <State 15>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('emission_0_addr', viterbi.c:24) [366]  (0 ns)
	'load' operation ('emission_0_load', viterbi.c:24) on array 'emission_0' [367]  (2.27 ns)

 <State 16>: 5.48ns
The critical path consists of the following:
	'load' operation ('emission_0_load', viterbi.c:24) on array 'emission_0' [367]  (2.27 ns)
	'lshr' operation ('lshr_ln24_1', viterbi.c:24) [369]  (2.37 ns)
	'mux' operation ('tmp_10', viterbi.c:24) [378]  (0.844 ns)

 <State 17>: 1.98ns
The critical path consists of the following:
	'urem' operation ('empty_154', viterbi.c:18) [47]  (1.98 ns)

 <State 18>: 1.98ns
The critical path consists of the following:
	'urem' operation ('empty_154', viterbi.c:18) [47]  (1.98 ns)

 <State 19>: 1.98ns
The critical path consists of the following:
	'urem' operation ('empty_154', viterbi.c:18) [47]  (1.98 ns)

 <State 20>: 1.98ns
The critical path consists of the following:
	'urem' operation ('empty_154', viterbi.c:18) [47]  (1.98 ns)

 <State 21>: 1.98ns
The critical path consists of the following:
	'urem' operation ('empty_154', viterbi.c:18) [47]  (1.98 ns)

 <State 22>: 4.24ns
The critical path consists of the following:
	'urem' operation ('empty_154', viterbi.c:18) [47]  (1.98 ns)
	'getelementptr' operation ('llike_addr', viterbi.c:18) [51]  (0 ns)
	'load' operation ('llike_load', viterbi.c:22) on array 'llike' [328]  (2.27 ns)

 <State 23>: 5.48ns
The critical path consists of the following:
	'load' operation ('llike_load', viterbi.c:22) on array 'llike' [328]  (2.27 ns)
	'lshr' operation ('lshr_ln22', viterbi.c:22) [330]  (2.37 ns)
	'mux' operation ('tmp_8', viterbi.c:22) [338]  (0.844 ns)

 <State 24>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add', viterbi.c:22) [345]  (5.87 ns)

 <State 25>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add', viterbi.c:22) [345]  (5.87 ns)

 <State 26>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add', viterbi.c:22) [345]  (5.87 ns)

 <State 27>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add', viterbi.c:22) [345]  (5.87 ns)

 <State 28>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add', viterbi.c:22) [345]  (5.87 ns)

 <State 29>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('min_p', viterbi.c:23) [379]  (5.87 ns)

 <State 30>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('min_p', viterbi.c:23) [379]  (5.87 ns)

 <State 31>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('min_p', viterbi.c:23) [379]  (5.87 ns)

 <State 32>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('min_p', viterbi.c:23) [379]  (5.87 ns)

 <State 33>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('min_p', viterbi.c:23) [379]  (5.87 ns)

 <State 34>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('p', viterbi.c:27) [402]  (5.87 ns)

 <State 35>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('p', viterbi.c:27) [441]  (5.87 ns)

 <State 36>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_14', viterbi.c:29) [418]  (3.02 ns)
	'and' operation ('and_ln29_1', viterbi.c:29) [419]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [420]  (0.625 ns)
	'dcmp' operation ('tmp_18', viterbi.c:29) [457]  (3.02 ns)

 <State 37>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_18', viterbi.c:29) [457]  (3.02 ns)
	'and' operation ('and_ln29_3', viterbi.c:29) [458]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [459]  (0.625 ns)
	'dcmp' operation ('tmp_22', viterbi.c:29) [496]  (3.02 ns)

 <State 38>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_22', viterbi.c:29) [496]  (3.02 ns)
	'and' operation ('and_ln29_5', viterbi.c:29) [497]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [498]  (0.625 ns)
	'dcmp' operation ('tmp_26', viterbi.c:29) [535]  (3.02 ns)

 <State 39>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_26', viterbi.c:29) [535]  (3.02 ns)
	'and' operation ('and_ln29_7', viterbi.c:29) [536]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [537]  (0.625 ns)
	'dcmp' operation ('tmp_30', viterbi.c:29) [574]  (3.02 ns)

 <State 40>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_30', viterbi.c:29) [574]  (3.02 ns)
	'and' operation ('and_ln29_9', viterbi.c:29) [575]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [576]  (0.625 ns)
	'dcmp' operation ('tmp_34', viterbi.c:29) [613]  (3.02 ns)

 <State 41>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_34', viterbi.c:29) [613]  (3.02 ns)
	'and' operation ('and_ln29_11', viterbi.c:29) [614]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [615]  (0.625 ns)
	'dcmp' operation ('tmp_38', viterbi.c:29) [652]  (3.02 ns)

 <State 42>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_38', viterbi.c:29) [652]  (3.02 ns)
	'and' operation ('and_ln29_13', viterbi.c:29) [653]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [654]  (0.625 ns)
	'dcmp' operation ('tmp_42', viterbi.c:29) [691]  (3.02 ns)

 <State 43>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_42', viterbi.c:29) [691]  (3.02 ns)
	'and' operation ('and_ln29_15', viterbi.c:29) [692]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [693]  (0.625 ns)
	'dcmp' operation ('tmp_46', viterbi.c:29) [730]  (3.02 ns)

 <State 44>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_46', viterbi.c:29) [730]  (3.02 ns)
	'and' operation ('and_ln29_17', viterbi.c:29) [731]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [732]  (0.625 ns)
	'dcmp' operation ('tmp_50', viterbi.c:29) [769]  (3.02 ns)

 <State 45>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_50', viterbi.c:29) [769]  (3.02 ns)
	'and' operation ('and_ln29_19', viterbi.c:29) [770]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [771]  (0.625 ns)
	'dcmp' operation ('tmp_54', viterbi.c:29) [808]  (3.02 ns)

 <State 46>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_54', viterbi.c:29) [808]  (3.02 ns)
	'and' operation ('and_ln29_21', viterbi.c:29) [809]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [810]  (0.625 ns)
	'dcmp' operation ('tmp_58', viterbi.c:29) [847]  (3.02 ns)

 <State 47>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_58', viterbi.c:29) [847]  (3.02 ns)
	'and' operation ('and_ln29_23', viterbi.c:29) [848]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [849]  (0.625 ns)
	'dcmp' operation ('tmp_62', viterbi.c:29) [886]  (3.02 ns)

 <State 48>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_62', viterbi.c:29) [886]  (3.02 ns)
	'and' operation ('and_ln29_25', viterbi.c:29) [887]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [888]  (0.625 ns)
	'dcmp' operation ('tmp_66', viterbi.c:29) [925]  (3.02 ns)

 <State 49>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_66', viterbi.c:29) [925]  (3.02 ns)
	'and' operation ('and_ln29_27', viterbi.c:29) [926]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [927]  (0.625 ns)
	'dcmp' operation ('tmp_70', viterbi.c:29) [964]  (3.02 ns)

 <State 50>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_70', viterbi.c:29) [964]  (3.02 ns)
	'and' operation ('and_ln29_29', viterbi.c:29) [965]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [966]  (0.625 ns)
	'dcmp' operation ('tmp_75', viterbi.c:29) [999]  (3.02 ns)

 <State 51>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_75', viterbi.c:29) [999]  (3.02 ns)
	'and' operation ('and_ln29_31', viterbi.c:29) [1000]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1001]  (0.625 ns)
	'dcmp' operation ('tmp_80', viterbi.c:29) [1034]  (3.02 ns)

 <State 52>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_80', viterbi.c:29) [1034]  (3.02 ns)
	'and' operation ('and_ln29_33', viterbi.c:29) [1035]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1036]  (0.625 ns)
	'dcmp' operation ('tmp_85', viterbi.c:29) [1069]  (3.02 ns)

 <State 53>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_85', viterbi.c:29) [1069]  (3.02 ns)
	'and' operation ('and_ln29_35', viterbi.c:29) [1070]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1071]  (0.625 ns)
	'dcmp' operation ('tmp_90', viterbi.c:29) [1104]  (3.02 ns)

 <State 54>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_90', viterbi.c:29) [1104]  (3.02 ns)
	'and' operation ('and_ln29_37', viterbi.c:29) [1105]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1106]  (0.625 ns)
	'dcmp' operation ('tmp_95', viterbi.c:29) [1139]  (3.02 ns)

 <State 55>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_95', viterbi.c:29) [1139]  (3.02 ns)
	'and' operation ('and_ln29_39', viterbi.c:29) [1140]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1141]  (0.625 ns)
	'dcmp' operation ('tmp_100', viterbi.c:29) [1174]  (3.02 ns)

 <State 56>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_100', viterbi.c:29) [1174]  (3.02 ns)
	'and' operation ('and_ln29_41', viterbi.c:29) [1175]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1176]  (0.625 ns)
	'dcmp' operation ('tmp_105', viterbi.c:29) [1209]  (3.02 ns)

 <State 57>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_105', viterbi.c:29) [1209]  (3.02 ns)
	'and' operation ('and_ln29_43', viterbi.c:29) [1210]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1211]  (0.625 ns)
	'dcmp' operation ('tmp_110', viterbi.c:29) [1244]  (3.02 ns)

 <State 58>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_110', viterbi.c:29) [1244]  (3.02 ns)
	'and' operation ('and_ln29_45', viterbi.c:29) [1245]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1246]  (0.625 ns)
	'dcmp' operation ('tmp_115', viterbi.c:29) [1279]  (3.02 ns)

 <State 59>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_115', viterbi.c:29) [1279]  (3.02 ns)
	'and' operation ('and_ln29_47', viterbi.c:29) [1280]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1281]  (0.625 ns)
	'dcmp' operation ('tmp_120', viterbi.c:29) [1314]  (3.02 ns)

 <State 60>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_120', viterbi.c:29) [1314]  (3.02 ns)
	'and' operation ('and_ln29_49', viterbi.c:29) [1315]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1316]  (0.625 ns)
	'dcmp' operation ('tmp_125', viterbi.c:29) [1349]  (3.02 ns)

 <State 61>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_125', viterbi.c:29) [1349]  (3.02 ns)
	'and' operation ('and_ln29_51', viterbi.c:29) [1350]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1351]  (0.625 ns)
	'dcmp' operation ('tmp_130', viterbi.c:29) [1384]  (3.02 ns)

 <State 62>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_130', viterbi.c:29) [1384]  (3.02 ns)
	'and' operation ('and_ln29_53', viterbi.c:29) [1385]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1386]  (0.625 ns)
	'dcmp' operation ('tmp_135', viterbi.c:29) [1419]  (3.02 ns)

 <State 63>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_135', viterbi.c:29) [1419]  (3.02 ns)
	'and' operation ('and_ln29_55', viterbi.c:29) [1420]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1421]  (0.625 ns)
	'dcmp' operation ('tmp_140', viterbi.c:29) [1454]  (3.02 ns)

 <State 64>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_140', viterbi.c:29) [1454]  (3.02 ns)
	'and' operation ('and_ln29_57', viterbi.c:29) [1455]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1456]  (0.625 ns)
	'dcmp' operation ('tmp_145', viterbi.c:29) [1489]  (3.02 ns)

 <State 65>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_145', viterbi.c:29) [1489]  (3.02 ns)
	'and' operation ('and_ln29_59', viterbi.c:29) [1490]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1491]  (0.625 ns)
	'dcmp' operation ('tmp_150', viterbi.c:29) [1524]  (3.02 ns)

 <State 66>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_150', viterbi.c:29) [1524]  (3.02 ns)
	'and' operation ('and_ln29_61', viterbi.c:29) [1525]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1526]  (0.625 ns)
	'dcmp' operation ('tmp_154', viterbi.c:29) [1561]  (3.02 ns)

 <State 67>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_154', viterbi.c:29) [1561]  (3.02 ns)
	'and' operation ('and_ln29_63', viterbi.c:29) [1562]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1563]  (0.625 ns)
	'dcmp' operation ('tmp_158', viterbi.c:29) [1598]  (3.02 ns)

 <State 68>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_158', viterbi.c:29) [1598]  (3.02 ns)
	'and' operation ('and_ln29_65', viterbi.c:29) [1599]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1600]  (0.625 ns)
	'dcmp' operation ('tmp_162', viterbi.c:29) [1635]  (3.02 ns)

 <State 69>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_162', viterbi.c:29) [1635]  (3.02 ns)
	'and' operation ('and_ln29_67', viterbi.c:29) [1636]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1637]  (0.625 ns)
	'dcmp' operation ('tmp_166', viterbi.c:29) [1672]  (3.02 ns)

 <State 70>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_166', viterbi.c:29) [1672]  (3.02 ns)
	'and' operation ('and_ln29_69', viterbi.c:29) [1673]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1674]  (0.625 ns)
	'dcmp' operation ('tmp_170', viterbi.c:29) [1709]  (3.02 ns)

 <State 71>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_170', viterbi.c:29) [1709]  (3.02 ns)
	'and' operation ('and_ln29_71', viterbi.c:29) [1710]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1711]  (0.625 ns)
	'dcmp' operation ('tmp_174', viterbi.c:29) [1746]  (3.02 ns)

 <State 72>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_174', viterbi.c:29) [1746]  (3.02 ns)
	'and' operation ('and_ln29_73', viterbi.c:29) [1747]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1748]  (0.625 ns)
	'dcmp' operation ('tmp_178', viterbi.c:29) [1783]  (3.02 ns)

 <State 73>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_178', viterbi.c:29) [1783]  (3.02 ns)
	'and' operation ('and_ln29_75', viterbi.c:29) [1784]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1785]  (0.625 ns)
	'dcmp' operation ('tmp_182', viterbi.c:29) [1820]  (3.02 ns)

 <State 74>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_182', viterbi.c:29) [1820]  (3.02 ns)
	'and' operation ('and_ln29_77', viterbi.c:29) [1821]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1822]  (0.625 ns)
	'dcmp' operation ('tmp_186', viterbi.c:29) [1857]  (3.02 ns)

 <State 75>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_186', viterbi.c:29) [1857]  (3.02 ns)
	'and' operation ('and_ln29_79', viterbi.c:29) [1858]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1859]  (0.625 ns)
	'dcmp' operation ('tmp_190', viterbi.c:29) [1894]  (3.02 ns)

 <State 76>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_190', viterbi.c:29) [1894]  (3.02 ns)
	'and' operation ('and_ln29_81', viterbi.c:29) [1895]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1896]  (0.625 ns)
	'dcmp' operation ('tmp_194', viterbi.c:29) [1931]  (3.02 ns)

 <State 77>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_194', viterbi.c:29) [1931]  (3.02 ns)
	'and' operation ('and_ln29_83', viterbi.c:29) [1932]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1933]  (0.625 ns)
	'dcmp' operation ('tmp_198', viterbi.c:29) [1968]  (3.02 ns)

 <State 78>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_198', viterbi.c:29) [1968]  (3.02 ns)
	'and' operation ('and_ln29_85', viterbi.c:29) [1969]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [1970]  (0.625 ns)
	'dcmp' operation ('tmp_202', viterbi.c:29) [2005]  (3.02 ns)

 <State 79>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_202', viterbi.c:29) [2005]  (3.02 ns)
	'and' operation ('and_ln29_87', viterbi.c:29) [2006]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2007]  (0.625 ns)
	'dcmp' operation ('tmp_206', viterbi.c:29) [2042]  (3.02 ns)

 <State 80>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_206', viterbi.c:29) [2042]  (3.02 ns)
	'and' operation ('and_ln29_89', viterbi.c:29) [2043]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2044]  (0.625 ns)
	'dcmp' operation ('tmp_210', viterbi.c:29) [2079]  (3.02 ns)

 <State 81>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_210', viterbi.c:29) [2079]  (3.02 ns)
	'and' operation ('and_ln29_91', viterbi.c:29) [2080]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2081]  (0.625 ns)
	'dcmp' operation ('tmp_214', viterbi.c:29) [2116]  (3.02 ns)

 <State 82>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_214', viterbi.c:29) [2116]  (3.02 ns)
	'and' operation ('and_ln29_93', viterbi.c:29) [2117]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2118]  (0.625 ns)
	'dcmp' operation ('tmp_219', viterbi.c:29) [2151]  (3.02 ns)

 <State 83>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_219', viterbi.c:29) [2151]  (3.02 ns)
	'and' operation ('and_ln29_95', viterbi.c:29) [2152]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2153]  (0.625 ns)
	'dcmp' operation ('tmp_224', viterbi.c:29) [2186]  (3.02 ns)

 <State 84>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_224', viterbi.c:29) [2186]  (3.02 ns)
	'and' operation ('and_ln29_97', viterbi.c:29) [2187]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2188]  (0.625 ns)
	'dcmp' operation ('tmp_229', viterbi.c:29) [2221]  (3.02 ns)

 <State 85>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_229', viterbi.c:29) [2221]  (3.02 ns)
	'and' operation ('and_ln29_99', viterbi.c:29) [2222]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2223]  (0.625 ns)
	'dcmp' operation ('tmp_234', viterbi.c:29) [2256]  (3.02 ns)

 <State 86>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_234', viterbi.c:29) [2256]  (3.02 ns)
	'and' operation ('and_ln29_101', viterbi.c:29) [2257]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2258]  (0.625 ns)
	'dcmp' operation ('tmp_239', viterbi.c:29) [2291]  (3.02 ns)

 <State 87>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_239', viterbi.c:29) [2291]  (3.02 ns)
	'and' operation ('and_ln29_103', viterbi.c:29) [2292]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2293]  (0.625 ns)
	'dcmp' operation ('tmp_244', viterbi.c:29) [2326]  (3.02 ns)

 <State 88>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_244', viterbi.c:29) [2326]  (3.02 ns)
	'and' operation ('and_ln29_105', viterbi.c:29) [2327]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2328]  (0.625 ns)
	'dcmp' operation ('tmp_249', viterbi.c:29) [2361]  (3.02 ns)

 <State 89>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_249', viterbi.c:29) [2361]  (3.02 ns)
	'and' operation ('and_ln29_107', viterbi.c:29) [2362]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2363]  (0.625 ns)
	'dcmp' operation ('tmp_254', viterbi.c:29) [2396]  (3.02 ns)

 <State 90>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_254', viterbi.c:29) [2396]  (3.02 ns)
	'and' operation ('and_ln29_109', viterbi.c:29) [2397]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2398]  (0.625 ns)
	'dcmp' operation ('tmp_259', viterbi.c:29) [2431]  (3.02 ns)

 <State 91>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_259', viterbi.c:29) [2431]  (3.02 ns)
	'and' operation ('and_ln29_111', viterbi.c:29) [2432]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2433]  (0.625 ns)
	'dcmp' operation ('tmp_264', viterbi.c:29) [2466]  (3.02 ns)

 <State 92>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_264', viterbi.c:29) [2466]  (3.02 ns)
	'and' operation ('and_ln29_113', viterbi.c:29) [2467]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2468]  (0.625 ns)
	'dcmp' operation ('tmp_269', viterbi.c:29) [2501]  (3.02 ns)

 <State 93>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_269', viterbi.c:29) [2501]  (3.02 ns)
	'and' operation ('and_ln29_115', viterbi.c:29) [2502]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2503]  (0.625 ns)
	'dcmp' operation ('tmp_274', viterbi.c:29) [2536]  (3.02 ns)

 <State 94>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_274', viterbi.c:29) [2536]  (3.02 ns)
	'and' operation ('and_ln29_117', viterbi.c:29) [2537]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2538]  (0.625 ns)
	'dcmp' operation ('tmp_279', viterbi.c:29) [2571]  (3.02 ns)

 <State 95>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_279', viterbi.c:29) [2571]  (3.02 ns)
	'and' operation ('and_ln29_119', viterbi.c:29) [2572]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2573]  (0.625 ns)
	'dcmp' operation ('tmp_284', viterbi.c:29) [2606]  (3.02 ns)

 <State 96>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_284', viterbi.c:29) [2606]  (3.02 ns)
	'and' operation ('and_ln29_121', viterbi.c:29) [2607]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2608]  (0.625 ns)
	'dcmp' operation ('tmp_289', viterbi.c:29) [2641]  (3.02 ns)

 <State 97>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_289', viterbi.c:29) [2641]  (3.02 ns)
	'and' operation ('and_ln29_123', viterbi.c:29) [2642]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2643]  (0.625 ns)
	'dcmp' operation ('tmp_294', viterbi.c:29) [2676]  (3.02 ns)

 <State 98>: 5.86ns
The critical path consists of the following:
	'dcmp' operation ('tmp_294', viterbi.c:29) [2676]  (3.02 ns)
	'and' operation ('and_ln29_125', viterbi.c:29) [2677]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:29) [2678]  (0 ns)
	'shl' operation ('shl_ln33', viterbi.c:33) [2682]  (2.35 ns)

 <State 99>: 3.6ns
The critical path consists of the following:
	'add' operation ('add_ln33', viterbi.c:33) [319]  (1.33 ns)
	'getelementptr' operation ('llike_addr_64', viterbi.c:33) [321]  (0 ns)
	'store' operation ('store_ln33', viterbi.c:33) of constant <constant:_ssdm_op_Write.bram.i128> on array 'llike' [2689]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
