Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Feb 19 03:26:31 2025
| Host         : Wangs-Linux running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file top_gpu_control_sets_placed.rpt
| Design       : top_gpu
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   119 |
|    Minimum number of control sets                        |   119 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   232 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   119 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    31 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     8 |
| >= 16              |    64 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             150 |           58 |
| Yes          | No                    | No                     |             261 |           94 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1593 |          472 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                        Enable Signal                       |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  instance_name/inst/clk_25 |                                                            |                                              |                1 |              1 |         1.00 |
|  instance_name/inst/clk_20 |                                                            |                                              |                1 |              2 |         2.00 |
|  instance_name/inst/clk_25 |                                                            | vga_contoller_inst/v/SR[0]                   |                2 |              3 |         1.50 |
|  instance_name/inst/clk_25 |                                                            | vga_contoller_inst/v/SR[1]                   |                2 |              3 |         1.50 |
|  instance_name/inst/clk_40 | gpu/raster1/rgb[5]_i_1_n_0                                 | gpu/vs1/dot/mul2/SR[0]                       |                2 |              6 |         3.00 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/i[6]_i_2_n_0                                  | gpu/vs1/div1/i[6]_i_1_n_0                    |                3 |              7 |         2.33 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/mul2/p_0_in_0                                  |                                              |                1 |              7 |         7.00 |
|  instance_name/inst/clk_40 | gpu/vs1/div2/i[6]_i_2__0_n_0                               | gpu/vs1/div2/i[6]_i_1__0_n_0                 |                2 |              7 |         3.50 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_512_575_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_896_959_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_4_n_0          |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_128_191_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_192_255_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_256_319_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_384_447_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_448_511_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_832_895_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_576_639_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_640_703_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_64_127_0_2_i_1_n_0        |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_704_767_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_768_831_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_1_reg_896_959_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_704_767_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_64_127_0_2_i_1_n_0        |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_576_639_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_512_575_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_448_511_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_384_447_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_320_383_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_256_319_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_192_255_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_128_191_0_2_i_1_n_0       |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_20 | vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_1_n_0          |                                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/FSM_sequential_state_transform_reg[4]          | gpu/vs1/dot/mul2/SR[0]                       |                4 |              9 |         2.25 |
|  instance_name/inst/clk_25 | vga_contoller_inst/v/yc_next0                              | gpu/vs1/dot/mul2/SR[0]                       |                3 |             10 |         3.33 |
|  instance_name/inst/clk_20 | gpu/vga_data_valid                                         | gpu/vs1/dot/mul2/SR[0]                       |                4 |             10 |         2.50 |
|  instance_name/inst/clk_25 |                                                            | vga_contoller_inst/v/xc_next[9]_i_1_n_0      |                3 |             10 |         3.33 |
|  instance_name/inst/clk_20 | vga_contoller_inst/write_y                                 | gpu/vs1/dot/mul2/SR[0]                       |                3 |             10 |         3.33 |
|  instance_name/inst/clk_20 | vga_contoller_inst/write_index0                            | gpu/vga_data_valid_out_reg_0                 |                3 |             10 |         3.33 |
|  instance_name/inst/clk_20 | gpu/E[0]                                                   | vga_contoller_inst/vga_data_valid_out_reg[0] |                4 |             10 |         2.50 |
|  instance_name/inst/clk_20 |                                                            | vga_contoller_inst/vga_ready_out_25_reg_0[0] |                3 |             10 |         3.33 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/E[0]                                          | gpu/vs1/dot/mul2/SR[0]                       |               10 |             13 |         1.30 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/done_reg_4                                    | gpu/vs1/dot/mul2/SR[0]                       |                7 |             15 |         2.14 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/done_reg_2                                    | gpu/vs1/dot/mul2/SR[0]                       |                5 |             15 |         3.00 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/FSM_sequential_state_transform_reg[3]_0       | gpu/vs1/dot/mul2/SR[0]                       |                8 |             15 |         1.88 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/FSM_sequential_state_transform_reg[4]_2       | gpu/vs1/dot/mul2/SR[0]                       |                5 |             15 |         3.00 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/FSM_sequential_state_transform_reg[5]_2       | gpu/vs1/dot/mul2/SR[0]                       |                9 |             15 |         1.67 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/FSM_sequential_state_transform_reg[3]         | gpu/vs1/dot/mul2/SR[0]                       |                7 |             15 |         2.14 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/FSM_sequential_state_transform_reg[1]_rep__0  | gpu/vs1/dot/mul2/SR[0]                       |                5 |             15 |         3.00 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/done_reg_3                                    | gpu/vs1/dot/mul2/SR[0]                       |                5 |             15 |         3.00 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/mul2/E[0]                                      | gpu/vs1/dot/mul2/SR[0]                       |                4 |             16 |         4.00 |
|  instance_name/inst/clk_25 |                                                            | gpu/vs1/dot/mul2/SR[0]                       |                5 |             16 |         3.20 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/E[0]                                           | gpu/vs1/dot/mul2/SR[0]                       |                5 |             16 |         3.20 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/mul2/almost_done                               |                                              |                5 |             16 |         3.20 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/mul2/FSM_sequential_state_reg[1][0]            | gpu/vs1/dot/mul2/SR[0]                       |                4 |             16 |         4.00 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/FSM_sequential_state_transform_reg[0][0]       | gpu/vs1/dot/mul2/SR[0]                       |                6 |             16 |         2.67 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/val[17]_i_1_n_0                               | gpu/vs1/dot/mul2/SR[0]                       |                4 |             16 |         4.00 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/done_reg_0[0]                                  | gpu/vs1/dot/mul2/SR[0]                       |                3 |             16 |         5.33 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/mul2/FSM_sequential_state_reg[2]_1[0]          | gpu/vs1/dot/mul2/SR[0]                       |                3 |             16 |         5.33 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/FSM_sequential_state_transform_reg[4]_1[0]     | gpu/vs1/dot/mul2/SR[0]                       |                6 |             16 |         2.67 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/FSM_sequential_state_transform_reg[4]_2[0]     | gpu/vs1/dot/mul2/SR[0]                       |                2 |             16 |         8.00 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/FSM_sequential_state_transform_reg[1]_rep_0[0] | gpu/vs1/dot/mul2/SR[0]                       |                2 |             16 |         8.00 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/FSM_sequential_state_transform_reg[2]_0[0]     | gpu/vs1/dot/mul2/SR[0]                       |                6 |             16 |         2.67 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/FSM_sequential_state_transform_reg[2]_2[0]     | gpu/vs1/dot/mul2/SR[0]                       |                3 |             16 |         5.33 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/FSM_sequential_state_transform_reg[3]_0[0]     | gpu/vs1/dot/mul2/SR[0]                       |                4 |             16 |         4.00 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/FSM_sequential_state_transform_reg[1]_rep[0]   | gpu/vs1/dot/mul2/SR[0]                       |                5 |             16 |         3.20 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/FSM_sequential_state_transform_reg[2][0]       | gpu/vs1/dot/mul2/SR[0]                       |                5 |             16 |         3.20 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/FSM_sequential_state_transform_reg[4]_3[0]     | gpu/vs1/dot/mul2/SR[0]                       |                7 |             16 |         2.29 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/FSM_onehot_state_ei_frame_reg[38][0]           | gpu/vs1/dot/mul2/SR[0]                       |                4 |             20 |         5.00 |
|  instance_name/inst/clk_40 | gpu/vs1/e0_init_t2[19]_i_1_n_0                             | gpu/vs1/dot/mul2/SR[0]                       |                3 |             20 |         6.67 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/FSM_onehot_state_ei_frame_reg[41][0]           | gpu/vs1/dot/mul2/SR[0]                       |                6 |             20 |         3.33 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/FSM_onehot_state_ei_frame_reg[44][0]           | gpu/vs1/dot/mul2/SR[0]                       |                4 |             20 |         5.00 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/state_ei_line_reg[0]_2                         | gpu/vs1/dot/mul2/SR[0]                       |                5 |             20 |         4.00 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/FSM_onehot_state_ei_frame_reg[34][0]           | gpu/vs1/dot/mul2/SR[0]                       |                6 |             20 |         3.33 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/state_ei_line_reg[0]                           | gpu/vs1/dot/mul2/SR[0]                       |                5 |             20 |         4.00 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/state_ei_line_reg[0]_0                         | gpu/vs1/dot/mul2/SR[0]                       |                5 |             20 |         4.00 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/state_ei_line_reg[0]_1                         | gpu/vs1/dot/mul2/SR[0]                       |                5 |             20 |         4.00 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/FSM_onehot_state_ei_frame_reg[33][0]           | gpu/vs1/dot/mul2/SR[0]                       |                3 |             20 |         6.67 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/FSM_onehot_state_ei_frame_reg[39][0]           | gpu/vs1/dot/mul2/SR[0]                       |                7 |             20 |         2.86 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/FSM_onehot_state_ei_frame_reg[49][0]           | gpu/vs1/dot/mul2/SR[0]                       |                4 |             20 |         5.00 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/FSM_onehot_state_ei_frame_reg[50][0]           | gpu/vs1/dot/mul2/SR[0]                       |                7 |             20 |         2.86 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/FSM_onehot_state_ei_frame_reg[45][0]           | gpu/vs1/dot/mul2/SR[0]                       |                6 |             20 |         3.33 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/p_0_in                                         |                                              |                6 |             20 |         3.33 |
|  instance_name/inst/clk_40 | gpu/vs1/e1_init_t1[19]_i_1_n_0                             | gpu/vs1/dot/mul2/SR[0]                       |                4 |             20 |         5.00 |
|  instance_name/inst/clk_25 | vga_contoller_inst/v/read_index0                           | vga_contoller_inst/read_index_rep[9]_i_1_n_0 |                6 |             20 |         3.33 |
|  instance_name/inst/clk_40 | gpu/vs1/e0_init_t1[19]_i_1_n_0                             | gpu/vs1/dot/mul2/SR[0]                       |                5 |             20 |         4.00 |
|  instance_name/inst/clk_40 | gpu/vs1/e1_init_t2[19]_i_1_n_0                             | gpu/vs1/dot/mul2/SR[0]                       |                4 |             20 |         5.00 |
|  instance_name/inst/clk_40 | gpu/vs1/e2_init_t2[19]_i_1_n_0                             | gpu/vs1/dot/mul2/SR[0]                       |                3 |             20 |         6.67 |
|  instance_name/inst/clk_40 | gpu/vs1/e2_init_t1[19]_i_1_n_0                             | gpu/vs1/dot/mul2/SR[0]                       |                4 |             20 |         5.00 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/o_done_reg_0[0]                                | gpu/vs1/dot/mul2/SR[0]                       |                6 |             20 |         3.33 |
|  instance_name/inst/clk_40 | gpu/vs1/div2_a[20]_i_1_n_0                                 | gpu/vs1/dot/mul2/SR[0]                       |                6 |             21 |         3.50 |
|  instance_name/inst/clk_40 | gpu/vs1/div2/au                                            |                                              |                6 |             21 |         3.50 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/almost_done                                    |                                              |               12 |             22 |         1.83 |
|  instance_name/inst/clk_40 | gpu/vs1/div2/val[21]_i_1_n_0                               | gpu/vs1/dot/mul2/SR[0]                       |                7 |             22 |         3.14 |
|  instance_name/inst/clk_40 | gpu/vs1/div2/FSM_onehot_state_ei_frame_reg[23][0]          | gpu/vs1/dot/mul2/SR[0]                       |               10 |             22 |         2.20 |
|  instance_name/inst/clk_40 | gpu/vs1/div2/FSM_onehot_state_ei_frame_reg[28][0]          | gpu/vs1/dot/mul2/SR[0]                       |               12 |             22 |         1.83 |
|  instance_name/inst/clk_40 |                                                            | gpu/vs1/dot/mul2/p_0_in_0                    |                7 |             28 |         4.00 |
|  instance_name/inst/clk_40 | gpu/raster1/ui                                             | gpu/vs1/dot/mul2/SR[0]                       |                9 |             29 |         3.22 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/quo[30]_i_1_n_0                               |                                              |               11 |             31 |         2.82 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/state__1[1]                                   |                                              |               11 |             32 |         2.91 |
|  instance_name/inst/clk_40 | gpu/vs1/dot/FSM_sequential_state_transform_reg[4]_0[0]     | gpu/vs1/dot/mul2/SR[0]                       |               13 |             32 |         2.46 |
|  instance_name/inst/clk_40 | gpu/vs1/div1/sig_diff                                      |                                              |                8 |             33 |         4.12 |
|  instance_name/inst/clk_40 |                                                            | gpu/vs1/dot/mul2/SR[0]                       |               21 |             33 |         1.57 |
|  instance_name/inst/clk_40 | gpu/vs1/div2/quo[38]_i_1_n_0                               |                                              |               17 |             39 |         2.29 |
|  instance_name/inst/clk_40 | gpu/vs1/div2/state__1[1]                                   |                                              |               17 |             40 |         2.35 |
|  instance_name/inst/clk_40 |                                                            |                                              |               10 |             41 |         4.10 |
|  instance_name/inst/clk_40 | gpu/vs1/mul/E[0]                                           | gpu/vs1/dot/mul2/SR[0]                       |               27 |             42 |         1.56 |
|  instance_name/inst/clk_40 |                                                            | gpu/vs1/mul/p_0_in                           |               15 |             47 |         3.13 |
|  instance_name/inst/clk_40 | gpu/vs1/div2/E[0]                                          | gpu/vs1/dot/mul2/SR[0]                       |               20 |             51 |         2.55 |
|  instance_name/inst/clk_40 | gpu/raster1/b2_iz                                          | gpu/vs1/dot/mul2/SR[0]                       |               15 |             80 |         5.33 |
|  instance_name/inst/clk_40 | gpu/vs1/x_screen_v0_buff2                                  | gpu/vs1/dot/mul2/SR[0]                       |               26 |             88 |         3.38 |
|  instance_name/inst/clk_40 | gpu/vs1/x_screen_v00                                       | gpu/vs1/dot/mul2/SR[0]                       |               22 |             88 |         4.00 |
|  instance_name/inst/clk_40 | gpu/vs1/x_screen_v0_buff1                                  | gpu/vs1/dot/mul2/SR[0]                       |               25 |             88 |         3.52 |
|  instance_name/inst/clk_40 | gpu/raster1/e2_t2                                          | gpu/vs1/dot/mul2/SR[0]                       |               20 |            120 |         6.00 |
+----------------------------+------------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


