{"vcs1":{"timestamp_begin":1730602008.382748408, "rt":1.98, "ut":0.81, "st":0.37}}
{"vcselab":{"timestamp_begin":1730602010.448942840, "rt":1.31, "ut":0.26, "st":0.07}}
{"link":{"timestamp_begin":1730602011.842370071, "rt":0.37, "ut":0.28, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730602007.723662431}
{"VCS_COMP_START_TIME": 1730602007.723662431}
{"VCS_COMP_END_TIME": 1730602315.092373493}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 354532}}
{"stitch_vcselab": {"peak_mem": 242204}}
