
*** Running vivado
    with args -log circuit_tr_signal.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source circuit_tr_signal.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source circuit_tr_signal.tcl -notrace
Command: link_design -top circuit_tr_signal -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Torres/Desktop/APP2/Valid/s4-app2/pb_APP_log_seq.srcs/constrs_1/new/circuit_tr_signal.xdc]
Finished Parsing XDC File [C:/Users/Torres/Desktop/APP2/Valid/s4-app2/pb_APP_log_seq.srcs/constrs_1/new/circuit_tr_signal.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 673.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 673.207 ; gain = 382.391
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port io_ac_sda expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 690.203 ; gain = 16.996

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1d49eec90

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1230.234 ; gain = 540.031

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19fac1723

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.496 . Memory (MB): peak = 1373.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18107f628

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.625 . Memory (MB): peak = 1373.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 22 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2089bc5c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.772 . Memory (MB): peak = 1373.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 25 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2089bc5c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1373.738 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2089bc5c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1373.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2089bc5c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1373.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              1  |
|  Constant propagation         |              10  |              22  |                                              0  |
|  Sweep                        |               0  |              25  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1373.738 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2692bbe7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1373.738 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2692bbe7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1373.738 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2692bbe7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1373.738 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1373.738 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2692bbe7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1373.738 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1373.738 ; gain = 700.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1373.738 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1373.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Torres/Desktop/APP2/Valid/s4-app2/pb_APP_log_seq.runs/impl_1/circuit_tr_signal_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file circuit_tr_signal_drc_opted.rpt -pb circuit_tr_signal_drc_opted.pb -rpx circuit_tr_signal_drc_opted.rpx
Command: report_drc -file circuit_tr_signal_drc_opted.rpt -pb circuit_tr_signal_drc_opted.pb -rpx circuit_tr_signal_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Torres/Desktop/APP2/Valid/s4-app2/pb_APP_log_seq.runs/impl_1/circuit_tr_signal_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port io_ac_sda expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1373.738 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d57dd6b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1373.738 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1373.738 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e27d550a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1373.738 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1da095b1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1378.523 ; gain = 4.785

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1da095b1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1378.523 ; gain = 4.785
Phase 1 Placer Initialization | Checksum: 1da095b1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1378.523 ; gain = 4.785

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1df1f5559

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1378.523 ; gain = 4.785

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1378.523 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1d7181c12

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1378.523 ; gain = 4.785
Phase 2.2 Global Placement Core | Checksum: faa87aea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1378.523 ; gain = 4.785
Phase 2 Global Placement | Checksum: faa87aea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1378.523 ; gain = 4.785

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10016af62

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1378.523 ; gain = 4.785

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f0e2e4a8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1378.523 ; gain = 4.785

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15a58929e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1378.523 ; gain = 4.785

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12aed9119

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1378.523 ; gain = 4.785

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e7155f92

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1378.523 ; gain = 4.785

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a0c1418e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1378.523 ; gain = 4.785

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 3a2a4009

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1378.523 ; gain = 4.785
Phase 3 Detail Placement | Checksum: 3a2a4009

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1378.523 ; gain = 4.785

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 117168265

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 117168265

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1390.902 ; gain = 17.164
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.276. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11db1efb1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1390.902 ; gain = 17.164
Phase 4.1 Post Commit Optimization | Checksum: 11db1efb1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1390.902 ; gain = 17.164

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11db1efb1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1390.902 ; gain = 17.164

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11db1efb1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1390.902 ; gain = 17.164

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1390.902 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 7e44facc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1390.902 ; gain = 17.164
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7e44facc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1390.902 ; gain = 17.164
Ending Placer Task | Checksum: 1ac32f75

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1390.902 ; gain = 17.164
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.902 ; gain = 17.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1390.902 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.902 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Torres/Desktop/APP2/Valid/s4-app2/pb_APP_log_seq.runs/impl_1/circuit_tr_signal_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file circuit_tr_signal_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1390.902 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file circuit_tr_signal_utilization_placed.rpt -pb circuit_tr_signal_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file circuit_tr_signal_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1390.902 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 140a75b3 ConstDB: 0 ShapeSum: 6b8b9c2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b68a85f1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1444.043 ; gain = 36.652
Post Restoration Checksum: NetGraph: c3d2d6b1 NumContArr: f2b7af40 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b68a85f1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1476.316 ; gain = 68.926

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b68a85f1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1482.957 ; gain = 75.566

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b68a85f1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1482.957 ; gain = 75.566
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dbe19d12

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1496.363 ; gain = 88.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.352 | TNS=0.000  | WHS=-0.120 | THS=-4.086 |

Phase 2 Router Initialization | Checksum: 190cc4860

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1501.043 ; gain = 93.652

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.58052 %
  Global Horizontal Routing Utilization  = 1.56549 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6533
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6462
  Number of Partially Routed Nets     = 71
  Number of Node Overlaps             = 2045


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16f0f7d29

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1506.258 ; gain = 98.867

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1190
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.251 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12c506e5d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 1506.258 ; gain = 98.867

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.251 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 105deffdd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1506.258 ; gain = 98.867

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.251 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13dd058dc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1506.258 ; gain = 98.867
Phase 4 Rip-up And Reroute | Checksum: 13dd058dc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1506.258 ; gain = 98.867

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13dd058dc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1506.258 ; gain = 98.867

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13dd058dc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1506.258 ; gain = 98.867
Phase 5 Delay and Skew Optimization | Checksum: 13dd058dc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1506.258 ; gain = 98.867

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c991433a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1506.258 ; gain = 98.867
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.381 | TNS=0.000  | WHS=0.092  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: dc197d86

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1506.258 ; gain = 98.867
Phase 6 Post Hold Fix | Checksum: dc197d86

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1506.258 ; gain = 98.867

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.51028 %
  Global Horizontal Routing Utilization  = 5.46186 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b90a8175

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1506.258 ; gain = 98.867

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b90a8175

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1506.258 ; gain = 98.867

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 183ab2f28

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1506.258 ; gain = 98.867

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.381 | TNS=0.000  | WHS=0.092  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 183ab2f28

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1506.258 ; gain = 98.867
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1506.258 ; gain = 98.867

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1506.258 ; gain = 115.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1506.258 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.117 ; gain = 6.859
INFO: [Common 17-1381] The checkpoint 'C:/Users/Torres/Desktop/APP2/Valid/s4-app2/pb_APP_log_seq.runs/impl_1/circuit_tr_signal_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file circuit_tr_signal_drc_routed.rpt -pb circuit_tr_signal_drc_routed.pb -rpx circuit_tr_signal_drc_routed.rpx
Command: report_drc -file circuit_tr_signal_drc_routed.rpt -pb circuit_tr_signal_drc_routed.pb -rpx circuit_tr_signal_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Torres/Desktop/APP2/Valid/s4-app2/pb_APP_log_seq.runs/impl_1/circuit_tr_signal_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file circuit_tr_signal_methodology_drc_routed.rpt -pb circuit_tr_signal_methodology_drc_routed.pb -rpx circuit_tr_signal_methodology_drc_routed.rpx
Command: report_methodology -file circuit_tr_signal_methodology_drc_routed.rpt -pb circuit_tr_signal_methodology_drc_routed.pb -rpx circuit_tr_signal_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Torres/Desktop/APP2/Valid/s4-app2/pb_APP_log_seq.runs/impl_1/circuit_tr_signal_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1535.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file circuit_tr_signal_power_routed.rpt -pb circuit_tr_signal_power_summary_routed.pb -rpx circuit_tr_signal_power_routed.rpx
Command: report_power -file circuit_tr_signal_power_routed.rpt -pb circuit_tr_signal_power_summary_routed.pb -rpx circuit_tr_signal_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1535.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file circuit_tr_signal_route_status.rpt -pb circuit_tr_signal_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file circuit_tr_signal_timing_summary_routed.rpt -pb circuit_tr_signal_timing_summary_routed.pb -rpx circuit_tr_signal_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file circuit_tr_signal_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file circuit_tr_signal_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file circuit_tr_signal_bus_skew_routed.rpt -pb circuit_tr_signal_bus_skew_routed.pb -rpx circuit_tr_signal_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force circuit_tr_signal.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/inst_MEF_compare/o_biggest_reg[22]_i_1_n_1 is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/inst_MEF_compare/o_biggest_reg[22]_i_1/O, cell inst_module_sig/inst_cal_param3/inst_MEF_compare/o_biggest_reg[22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/inst_MEF_fill_table/fsm_prochainEtat is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/inst_MEF_fill_table/FSM_onehot_fsm_prochainEtat_reg[2]_i_2/O, cell inst_module_sig/inst_cal_param3/inst_MEF_fill_table/FSM_onehot_fsm_prochainEtat_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/inst_MEF_fill_table/tableau_reg[3][22]_i_2_n_1 is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/inst_MEF_fill_table/tableau_reg[3][22]_i_2/O, cell inst_module_sig/inst_cal_param3/inst_MEF_fill_table/tableau_reg[3][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_compare/E[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_compare/current_biggest_reg[22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_compare/current_biggest_reg[22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/E[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[35][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[35][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0][0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[47][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[47][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_0[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[46][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[46][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_10[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[36][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[36][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_11[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[34][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[34][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_12[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[33][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[33][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_13[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[32][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[32][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_14[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[31][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[31][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_15[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[30][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[30][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_16[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[29][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[29][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_17[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[28][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[28][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_18[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[27][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[27][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_19[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[26][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[26][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_1[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[45][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[45][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_20[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[25][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[25][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_21[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[24][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[24][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_22[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[23][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[23][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_23[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[22][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[22][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_24[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[21][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[21][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_25[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[20][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[20][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_26[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[19][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[19][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_27[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[18][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[18][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_28[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[17][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[17][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_29[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[16][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[16][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_2[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[44][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[44][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_30[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[15][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[15][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_31[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[14][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[14][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_32[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[13][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[13][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_33[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[12][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[12][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_34[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[11][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[11][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_35[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[10][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[10][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_36[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[9][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[9][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_37[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[8][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[8][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_38[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[7][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[7][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_39[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[6][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[6][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_3[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[43][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[43][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_40[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[5][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[5][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_41[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[4][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[4][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_42[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[2][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[2][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_43[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[1][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[1][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_44[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[0][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[0][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_4[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[42][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[42][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_5[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[41][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[41][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_6[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[40][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[40][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_7[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[39][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[39][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_8[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[38][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[38][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net inst_module_sig/inst_cal_param3/isnt_compteur_fill/FSM_onehot_fsm_EtatCourant_reg[0]_9[0] is a gated clock net sourced by a combinational pin inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[37][22]_i_2/O, cell inst_module_sig/inst_cal_param3/isnt_compteur_fill/tableau_reg[37][22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 52 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./circuit_tr_signal.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Torres/Desktop/APP2/Valid/s4-app2/pb_APP_log_seq.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jan 28 13:10:59 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1965.762 ; gain = 430.656
INFO: [Common 17-206] Exiting Vivado at Tue Jan 28 13:10:59 2020...
