
oven_prototype.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a070  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  0800a204  0800a204  0000b204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a588  0800a588  0000c010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a588  0800a588  0000b588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a590  0800a590  0000c010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a590  0800a590  0000b590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a594  0800a594  0000b594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0800a598  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000069b0  20000010  0800a5a8  0000c010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200069c0  0800a5a8  0000c9c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00057e78  00000000  00000000  0000c040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004593  00000000  00000000  00063eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000042c8  00000000  00000000  00068450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000032b5  00000000  00000000  0006c718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001912c  00000000  00000000  0006f9cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002746b  00000000  00000000  00088af9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac7b5  00000000  00000000  000aff64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015c719  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00012824  00000000  00000000  0015c75c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0016ef80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000010 	.word	0x20000010
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800a1ec 	.word	0x0800a1ec

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000014 	.word	0x20000014
 80001d0:	0800a1ec 	.word	0x0800a1ec

080001d4 <__aeabi_dmul>:
 80001d4:	b570      	push	{r4, r5, r6, lr}
 80001d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e2:	bf1d      	ittte	ne
 80001e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001e8:	ea94 0f0c 	teqne	r4, ip
 80001ec:	ea95 0f0c 	teqne	r5, ip
 80001f0:	f000 f8de 	bleq	80003b0 <__aeabi_dmul+0x1dc>
 80001f4:	442c      	add	r4, r5
 80001f6:	ea81 0603 	eor.w	r6, r1, r3
 80001fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000202:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000206:	bf18      	it	ne
 8000208:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800020c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000210:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000214:	d038      	beq.n	8000288 <__aeabi_dmul+0xb4>
 8000216:	fba0 ce02 	umull	ip, lr, r0, r2
 800021a:	f04f 0500 	mov.w	r5, #0
 800021e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000222:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000226:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022a:	f04f 0600 	mov.w	r6, #0
 800022e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000232:	f09c 0f00 	teq	ip, #0
 8000236:	bf18      	it	ne
 8000238:	f04e 0e01 	orrne.w	lr, lr, #1
 800023c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000240:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000244:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000248:	d204      	bcs.n	8000254 <__aeabi_dmul+0x80>
 800024a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800024e:	416d      	adcs	r5, r5
 8000250:	eb46 0606 	adc.w	r6, r6, r6
 8000254:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000258:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800025c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000260:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000264:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000268:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800026c:	bf88      	it	hi
 800026e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000272:	d81e      	bhi.n	80002b2 <__aeabi_dmul+0xde>
 8000274:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	bd70      	pop	{r4, r5, r6, pc}
 8000288:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800028c:	ea46 0101 	orr.w	r1, r6, r1
 8000290:	ea40 0002 	orr.w	r0, r0, r2
 8000294:	ea81 0103 	eor.w	r1, r1, r3
 8000298:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800029c:	bfc2      	ittt	gt
 800029e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002a6:	bd70      	popgt	{r4, r5, r6, pc}
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f04f 0e00 	mov.w	lr, #0
 80002b0:	3c01      	subs	r4, #1
 80002b2:	f300 80ab 	bgt.w	800040c <__aeabi_dmul+0x238>
 80002b6:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ba:	bfde      	ittt	le
 80002bc:	2000      	movle	r0, #0
 80002be:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002c2:	bd70      	pople	{r4, r5, r6, pc}
 80002c4:	f1c4 0400 	rsb	r4, r4, #0
 80002c8:	3c20      	subs	r4, #32
 80002ca:	da35      	bge.n	8000338 <__aeabi_dmul+0x164>
 80002cc:	340c      	adds	r4, #12
 80002ce:	dc1b      	bgt.n	8000308 <__aeabi_dmul+0x134>
 80002d0:	f104 0414 	add.w	r4, r4, #20
 80002d4:	f1c4 0520 	rsb	r5, r4, #32
 80002d8:	fa00 f305 	lsl.w	r3, r0, r5
 80002dc:	fa20 f004 	lsr.w	r0, r0, r4
 80002e0:	fa01 f205 	lsl.w	r2, r1, r5
 80002e4:	ea40 0002 	orr.w	r0, r0, r2
 80002e8:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002ec:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f4:	fa21 f604 	lsr.w	r6, r1, r4
 80002f8:	eb42 0106 	adc.w	r1, r2, r6
 80002fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000300:	bf08      	it	eq
 8000302:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000306:	bd70      	pop	{r4, r5, r6, pc}
 8000308:	f1c4 040c 	rsb	r4, r4, #12
 800030c:	f1c4 0520 	rsb	r5, r4, #32
 8000310:	fa00 f304 	lsl.w	r3, r0, r4
 8000314:	fa20 f005 	lsr.w	r0, r0, r5
 8000318:	fa01 f204 	lsl.w	r2, r1, r4
 800031c:	ea40 0002 	orr.w	r0, r0, r2
 8000320:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000324:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000328:	f141 0100 	adc.w	r1, r1, #0
 800032c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000330:	bf08      	it	eq
 8000332:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000336:	bd70      	pop	{r4, r5, r6, pc}
 8000338:	f1c4 0520 	rsb	r5, r4, #32
 800033c:	fa00 f205 	lsl.w	r2, r0, r5
 8000340:	ea4e 0e02 	orr.w	lr, lr, r2
 8000344:	fa20 f304 	lsr.w	r3, r0, r4
 8000348:	fa01 f205 	lsl.w	r2, r1, r5
 800034c:	ea43 0302 	orr.w	r3, r3, r2
 8000350:	fa21 f004 	lsr.w	r0, r1, r4
 8000354:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000358:	fa21 f204 	lsr.w	r2, r1, r4
 800035c:	ea20 0002 	bic.w	r0, r0, r2
 8000360:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000364:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000368:	bf08      	it	eq
 800036a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036e:	bd70      	pop	{r4, r5, r6, pc}
 8000370:	f094 0f00 	teq	r4, #0
 8000374:	d10f      	bne.n	8000396 <__aeabi_dmul+0x1c2>
 8000376:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800037a:	0040      	lsls	r0, r0, #1
 800037c:	eb41 0101 	adc.w	r1, r1, r1
 8000380:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000384:	bf08      	it	eq
 8000386:	3c01      	subeq	r4, #1
 8000388:	d0f7      	beq.n	800037a <__aeabi_dmul+0x1a6>
 800038a:	ea41 0106 	orr.w	r1, r1, r6
 800038e:	f095 0f00 	teq	r5, #0
 8000392:	bf18      	it	ne
 8000394:	4770      	bxne	lr
 8000396:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800039a:	0052      	lsls	r2, r2, #1
 800039c:	eb43 0303 	adc.w	r3, r3, r3
 80003a0:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003a4:	bf08      	it	eq
 80003a6:	3d01      	subeq	r5, #1
 80003a8:	d0f7      	beq.n	800039a <__aeabi_dmul+0x1c6>
 80003aa:	ea43 0306 	orr.w	r3, r3, r6
 80003ae:	4770      	bx	lr
 80003b0:	ea94 0f0c 	teq	r4, ip
 80003b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003b8:	bf18      	it	ne
 80003ba:	ea95 0f0c 	teqne	r5, ip
 80003be:	d00c      	beq.n	80003da <__aeabi_dmul+0x206>
 80003c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c4:	bf18      	it	ne
 80003c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ca:	d1d1      	bne.n	8000370 <__aeabi_dmul+0x19c>
 80003cc:	ea81 0103 	eor.w	r1, r1, r3
 80003d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd70      	pop	{r4, r5, r6, pc}
 80003da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003de:	bf06      	itte	eq
 80003e0:	4610      	moveq	r0, r2
 80003e2:	4619      	moveq	r1, r3
 80003e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003e8:	d019      	beq.n	800041e <__aeabi_dmul+0x24a>
 80003ea:	ea94 0f0c 	teq	r4, ip
 80003ee:	d102      	bne.n	80003f6 <__aeabi_dmul+0x222>
 80003f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f4:	d113      	bne.n	800041e <__aeabi_dmul+0x24a>
 80003f6:	ea95 0f0c 	teq	r5, ip
 80003fa:	d105      	bne.n	8000408 <__aeabi_dmul+0x234>
 80003fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000400:	bf1c      	itt	ne
 8000402:	4610      	movne	r0, r2
 8000404:	4619      	movne	r1, r3
 8000406:	d10a      	bne.n	800041e <__aeabi_dmul+0x24a>
 8000408:	ea81 0103 	eor.w	r1, r1, r3
 800040c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000410:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000414:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000422:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000426:	bd70      	pop	{r4, r5, r6, pc}

08000428 <__aeabi_drsub>:
 8000428:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800042c:	e002      	b.n	8000434 <__adddf3>
 800042e:	bf00      	nop

08000430 <__aeabi_dsub>:
 8000430:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000434 <__adddf3>:
 8000434:	b530      	push	{r4, r5, lr}
 8000436:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	bf1f      	itttt	ne
 800044a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800044e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000452:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000456:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045a:	f000 80e2 	beq.w	8000622 <__adddf3+0x1ee>
 800045e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000462:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000466:	bfb8      	it	lt
 8000468:	426d      	neglt	r5, r5
 800046a:	dd0c      	ble.n	8000486 <__adddf3+0x52>
 800046c:	442c      	add	r4, r5
 800046e:	ea80 0202 	eor.w	r2, r0, r2
 8000472:	ea81 0303 	eor.w	r3, r1, r3
 8000476:	ea82 0000 	eor.w	r0, r2, r0
 800047a:	ea83 0101 	eor.w	r1, r3, r1
 800047e:	ea80 0202 	eor.w	r2, r0, r2
 8000482:	ea81 0303 	eor.w	r3, r1, r3
 8000486:	2d36      	cmp	r5, #54	@ 0x36
 8000488:	bf88      	it	hi
 800048a:	bd30      	pophi	{r4, r5, pc}
 800048c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000490:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000494:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000498:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800049c:	d002      	beq.n	80004a4 <__adddf3+0x70>
 800049e:	4240      	negs	r0, r0
 80004a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b0:	d002      	beq.n	80004b8 <__adddf3+0x84>
 80004b2:	4252      	negs	r2, r2
 80004b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004b8:	ea94 0f05 	teq	r4, r5
 80004bc:	f000 80a7 	beq.w	800060e <__adddf3+0x1da>
 80004c0:	f1a4 0401 	sub.w	r4, r4, #1
 80004c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80004c8:	db0d      	blt.n	80004e6 <__adddf3+0xb2>
 80004ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004ce:	fa22 f205 	lsr.w	r2, r2, r5
 80004d2:	1880      	adds	r0, r0, r2
 80004d4:	f141 0100 	adc.w	r1, r1, #0
 80004d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80004dc:	1880      	adds	r0, r0, r2
 80004de:	fa43 f305 	asr.w	r3, r3, r5
 80004e2:	4159      	adcs	r1, r3
 80004e4:	e00e      	b.n	8000504 <__adddf3+0xd0>
 80004e6:	f1a5 0520 	sub.w	r5, r5, #32
 80004ea:	f10e 0e20 	add.w	lr, lr, #32
 80004ee:	2a01      	cmp	r2, #1
 80004f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f4:	bf28      	it	cs
 80004f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fa:	fa43 f305 	asr.w	r3, r3, r5
 80004fe:	18c0      	adds	r0, r0, r3
 8000500:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000504:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000508:	d507      	bpl.n	800051a <__adddf3+0xe6>
 800050a:	f04f 0e00 	mov.w	lr, #0
 800050e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000512:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000516:	eb6e 0101 	sbc.w	r1, lr, r1
 800051a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800051e:	d31b      	bcc.n	8000558 <__adddf3+0x124>
 8000520:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000524:	d30c      	bcc.n	8000540 <__adddf3+0x10c>
 8000526:	0849      	lsrs	r1, r1, #1
 8000528:	ea5f 0030 	movs.w	r0, r0, rrx
 800052c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000530:	f104 0401 	add.w	r4, r4, #1
 8000534:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000538:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800053c:	f080 809a 	bcs.w	8000674 <__adddf3+0x240>
 8000540:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000544:	bf08      	it	eq
 8000546:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054a:	f150 0000 	adcs.w	r0, r0, #0
 800054e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000552:	ea41 0105 	orr.w	r1, r1, r5
 8000556:	bd30      	pop	{r4, r5, pc}
 8000558:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800055c:	4140      	adcs	r0, r0
 800055e:	eb41 0101 	adc.w	r1, r1, r1
 8000562:	3c01      	subs	r4, #1
 8000564:	bf28      	it	cs
 8000566:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800056a:	d2e9      	bcs.n	8000540 <__adddf3+0x10c>
 800056c:	f091 0f00 	teq	r1, #0
 8000570:	bf04      	itt	eq
 8000572:	4601      	moveq	r1, r0
 8000574:	2000      	moveq	r0, #0
 8000576:	fab1 f381 	clz	r3, r1
 800057a:	bf08      	it	eq
 800057c:	3320      	addeq	r3, #32
 800057e:	f1a3 030b 	sub.w	r3, r3, #11
 8000582:	f1b3 0220 	subs.w	r2, r3, #32
 8000586:	da0c      	bge.n	80005a2 <__adddf3+0x16e>
 8000588:	320c      	adds	r2, #12
 800058a:	dd08      	ble.n	800059e <__adddf3+0x16a>
 800058c:	f102 0c14 	add.w	ip, r2, #20
 8000590:	f1c2 020c 	rsb	r2, r2, #12
 8000594:	fa01 f00c 	lsl.w	r0, r1, ip
 8000598:	fa21 f102 	lsr.w	r1, r1, r2
 800059c:	e00c      	b.n	80005b8 <__adddf3+0x184>
 800059e:	f102 0214 	add.w	r2, r2, #20
 80005a2:	bfd8      	it	le
 80005a4:	f1c2 0c20 	rsble	ip, r2, #32
 80005a8:	fa01 f102 	lsl.w	r1, r1, r2
 80005ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b0:	bfdc      	itt	le
 80005b2:	ea41 010c 	orrle.w	r1, r1, ip
 80005b6:	4090      	lslle	r0, r2
 80005b8:	1ae4      	subs	r4, r4, r3
 80005ba:	bfa2      	ittt	ge
 80005bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c0:	4329      	orrge	r1, r5
 80005c2:	bd30      	popge	{r4, r5, pc}
 80005c4:	ea6f 0404 	mvn.w	r4, r4
 80005c8:	3c1f      	subs	r4, #31
 80005ca:	da1c      	bge.n	8000606 <__adddf3+0x1d2>
 80005cc:	340c      	adds	r4, #12
 80005ce:	dc0e      	bgt.n	80005ee <__adddf3+0x1ba>
 80005d0:	f104 0414 	add.w	r4, r4, #20
 80005d4:	f1c4 0220 	rsb	r2, r4, #32
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f302 	lsl.w	r3, r1, r2
 80005e0:	ea40 0003 	orr.w	r0, r0, r3
 80005e4:	fa21 f304 	lsr.w	r3, r1, r4
 80005e8:	ea45 0103 	orr.w	r1, r5, r3
 80005ec:	bd30      	pop	{r4, r5, pc}
 80005ee:	f1c4 040c 	rsb	r4, r4, #12
 80005f2:	f1c4 0220 	rsb	r2, r4, #32
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 f304 	lsl.w	r3, r1, r4
 80005fe:	ea40 0003 	orr.w	r0, r0, r3
 8000602:	4629      	mov	r1, r5
 8000604:	bd30      	pop	{r4, r5, pc}
 8000606:	fa21 f004 	lsr.w	r0, r1, r4
 800060a:	4629      	mov	r1, r5
 800060c:	bd30      	pop	{r4, r5, pc}
 800060e:	f094 0f00 	teq	r4, #0
 8000612:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000616:	bf06      	itte	eq
 8000618:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800061c:	3401      	addeq	r4, #1
 800061e:	3d01      	subne	r5, #1
 8000620:	e74e      	b.n	80004c0 <__adddf3+0x8c>
 8000622:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000626:	bf18      	it	ne
 8000628:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800062c:	d029      	beq.n	8000682 <__adddf3+0x24e>
 800062e:	ea94 0f05 	teq	r4, r5
 8000632:	bf08      	it	eq
 8000634:	ea90 0f02 	teqeq	r0, r2
 8000638:	d005      	beq.n	8000646 <__adddf3+0x212>
 800063a:	ea54 0c00 	orrs.w	ip, r4, r0
 800063e:	bf04      	itt	eq
 8000640:	4619      	moveq	r1, r3
 8000642:	4610      	moveq	r0, r2
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	ea91 0f03 	teq	r1, r3
 800064a:	bf1e      	ittt	ne
 800064c:	2100      	movne	r1, #0
 800064e:	2000      	movne	r0, #0
 8000650:	bd30      	popne	{r4, r5, pc}
 8000652:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000656:	d105      	bne.n	8000664 <__adddf3+0x230>
 8000658:	0040      	lsls	r0, r0, #1
 800065a:	4149      	adcs	r1, r1
 800065c:	bf28      	it	cs
 800065e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000662:	bd30      	pop	{r4, r5, pc}
 8000664:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000668:	bf3c      	itt	cc
 800066a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800066e:	bd30      	popcc	{r4, r5, pc}
 8000670:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000674:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000678:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800067c:	f04f 0000 	mov.w	r0, #0
 8000680:	bd30      	pop	{r4, r5, pc}
 8000682:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000686:	bf1a      	itte	ne
 8000688:	4619      	movne	r1, r3
 800068a:	4610      	movne	r0, r2
 800068c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000690:	bf1c      	itt	ne
 8000692:	460b      	movne	r3, r1
 8000694:	4602      	movne	r2, r0
 8000696:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069a:	bf06      	itte	eq
 800069c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a0:	ea91 0f03 	teqeq	r1, r3
 80006a4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	bf00      	nop

080006ac <__aeabi_ui2d>:
 80006ac:	f090 0f00 	teq	r0, #0
 80006b0:	bf04      	itt	eq
 80006b2:	2100      	moveq	r1, #0
 80006b4:	4770      	bxeq	lr
 80006b6:	b530      	push	{r4, r5, lr}
 80006b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006c0:	f04f 0500 	mov.w	r5, #0
 80006c4:	f04f 0100 	mov.w	r1, #0
 80006c8:	e750      	b.n	800056c <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_i2d>:
 80006cc:	f090 0f00 	teq	r0, #0
 80006d0:	bf04      	itt	eq
 80006d2:	2100      	moveq	r1, #0
 80006d4:	4770      	bxeq	lr
 80006d6:	b530      	push	{r4, r5, lr}
 80006d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006e0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006e4:	bf48      	it	mi
 80006e6:	4240      	negmi	r0, r0
 80006e8:	f04f 0100 	mov.w	r1, #0
 80006ec:	e73e      	b.n	800056c <__adddf3+0x138>
 80006ee:	bf00      	nop

080006f0 <__aeabi_f2d>:
 80006f0:	0042      	lsls	r2, r0, #1
 80006f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006fe:	bf1f      	itttt	ne
 8000700:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000704:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000708:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800070c:	4770      	bxne	lr
 800070e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000712:	bf08      	it	eq
 8000714:	4770      	bxeq	lr
 8000716:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800071a:	bf04      	itt	eq
 800071c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000720:	4770      	bxeq	lr
 8000722:	b530      	push	{r4, r5, lr}
 8000724:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000728:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800072c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000730:	e71c      	b.n	800056c <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_ul2d>:
 8000734:	ea50 0201 	orrs.w	r2, r0, r1
 8000738:	bf08      	it	eq
 800073a:	4770      	bxeq	lr
 800073c:	b530      	push	{r4, r5, lr}
 800073e:	f04f 0500 	mov.w	r5, #0
 8000742:	e00a      	b.n	800075a <__aeabi_l2d+0x16>

08000744 <__aeabi_l2d>:
 8000744:	ea50 0201 	orrs.w	r2, r0, r1
 8000748:	bf08      	it	eq
 800074a:	4770      	bxeq	lr
 800074c:	b530      	push	{r4, r5, lr}
 800074e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000752:	d502      	bpl.n	800075a <__aeabi_l2d+0x16>
 8000754:	4240      	negs	r0, r0
 8000756:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800075e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000762:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000766:	f43f aed8 	beq.w	800051a <__adddf3+0xe6>
 800076a:	f04f 0203 	mov.w	r2, #3
 800076e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000772:	bf18      	it	ne
 8000774:	3203      	addne	r2, #3
 8000776:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077a:	bf18      	it	ne
 800077c:	3203      	addne	r2, #3
 800077e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000782:	f1c2 0320 	rsb	r3, r2, #32
 8000786:	fa00 fc03 	lsl.w	ip, r0, r3
 800078a:	fa20 f002 	lsr.w	r0, r0, r2
 800078e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000792:	ea40 000e 	orr.w	r0, r0, lr
 8000796:	fa21 f102 	lsr.w	r1, r1, r2
 800079a:	4414      	add	r4, r2
 800079c:	e6bd      	b.n	800051a <__adddf3+0xe6>
 800079e:	bf00      	nop

080007a0 <__aeabi_d2f>:
 80007a0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007a4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80007a8:	bf24      	itt	cs
 80007aa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80007ae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80007b2:	d90d      	bls.n	80007d0 <__aeabi_d2f+0x30>
 80007b4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80007b8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007bc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007c0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80007c4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007c8:	bf08      	it	eq
 80007ca:	f020 0001 	biceq.w	r0, r0, #1
 80007ce:	4770      	bx	lr
 80007d0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80007d4:	d121      	bne.n	800081a <__aeabi_d2f+0x7a>
 80007d6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80007da:	bfbc      	itt	lt
 80007dc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80007e0:	4770      	bxlt	lr
 80007e2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007e6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007ea:	f1c2 0218 	rsb	r2, r2, #24
 80007ee:	f1c2 0c20 	rsb	ip, r2, #32
 80007f2:	fa10 f30c 	lsls.w	r3, r0, ip
 80007f6:	fa20 f002 	lsr.w	r0, r0, r2
 80007fa:	bf18      	it	ne
 80007fc:	f040 0001 	orrne.w	r0, r0, #1
 8000800:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000804:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000808:	fa03 fc0c 	lsl.w	ip, r3, ip
 800080c:	ea40 000c 	orr.w	r0, r0, ip
 8000810:	fa23 f302 	lsr.w	r3, r3, r2
 8000814:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000818:	e7cc      	b.n	80007b4 <__aeabi_d2f+0x14>
 800081a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800081e:	d107      	bne.n	8000830 <__aeabi_d2f+0x90>
 8000820:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000824:	bf1e      	ittt	ne
 8000826:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800082a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800082e:	4770      	bxne	lr
 8000830:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000834:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000838:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop

08000840 <__aeabi_uldivmod>:
 8000840:	b953      	cbnz	r3, 8000858 <__aeabi_uldivmod+0x18>
 8000842:	b94a      	cbnz	r2, 8000858 <__aeabi_uldivmod+0x18>
 8000844:	2900      	cmp	r1, #0
 8000846:	bf08      	it	eq
 8000848:	2800      	cmpeq	r0, #0
 800084a:	bf1c      	itt	ne
 800084c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000850:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000854:	f000 b988 	b.w	8000b68 <__aeabi_idiv0>
 8000858:	f1ad 0c08 	sub.w	ip, sp, #8
 800085c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000860:	f000 f806 	bl	8000870 <__udivmoddi4>
 8000864:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000868:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800086c:	b004      	add	sp, #16
 800086e:	4770      	bx	lr

08000870 <__udivmoddi4>:
 8000870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000874:	9d08      	ldr	r5, [sp, #32]
 8000876:	468e      	mov	lr, r1
 8000878:	4604      	mov	r4, r0
 800087a:	4688      	mov	r8, r1
 800087c:	2b00      	cmp	r3, #0
 800087e:	d14a      	bne.n	8000916 <__udivmoddi4+0xa6>
 8000880:	428a      	cmp	r2, r1
 8000882:	4617      	mov	r7, r2
 8000884:	d962      	bls.n	800094c <__udivmoddi4+0xdc>
 8000886:	fab2 f682 	clz	r6, r2
 800088a:	b14e      	cbz	r6, 80008a0 <__udivmoddi4+0x30>
 800088c:	f1c6 0320 	rsb	r3, r6, #32
 8000890:	fa01 f806 	lsl.w	r8, r1, r6
 8000894:	fa20 f303 	lsr.w	r3, r0, r3
 8000898:	40b7      	lsls	r7, r6
 800089a:	ea43 0808 	orr.w	r8, r3, r8
 800089e:	40b4      	lsls	r4, r6
 80008a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008a4:	fa1f fc87 	uxth.w	ip, r7
 80008a8:	fbb8 f1fe 	udiv	r1, r8, lr
 80008ac:	0c23      	lsrs	r3, r4, #16
 80008ae:	fb0e 8811 	mls	r8, lr, r1, r8
 80008b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008b6:	fb01 f20c 	mul.w	r2, r1, ip
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d909      	bls.n	80008d2 <__udivmoddi4+0x62>
 80008be:	18fb      	adds	r3, r7, r3
 80008c0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80008c4:	f080 80ea 	bcs.w	8000a9c <__udivmoddi4+0x22c>
 80008c8:	429a      	cmp	r2, r3
 80008ca:	f240 80e7 	bls.w	8000a9c <__udivmoddi4+0x22c>
 80008ce:	3902      	subs	r1, #2
 80008d0:	443b      	add	r3, r7
 80008d2:	1a9a      	subs	r2, r3, r2
 80008d4:	b2a3      	uxth	r3, r4
 80008d6:	fbb2 f0fe 	udiv	r0, r2, lr
 80008da:	fb0e 2210 	mls	r2, lr, r0, r2
 80008de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008e2:	fb00 fc0c 	mul.w	ip, r0, ip
 80008e6:	459c      	cmp	ip, r3
 80008e8:	d909      	bls.n	80008fe <__udivmoddi4+0x8e>
 80008ea:	18fb      	adds	r3, r7, r3
 80008ec:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80008f0:	f080 80d6 	bcs.w	8000aa0 <__udivmoddi4+0x230>
 80008f4:	459c      	cmp	ip, r3
 80008f6:	f240 80d3 	bls.w	8000aa0 <__udivmoddi4+0x230>
 80008fa:	443b      	add	r3, r7
 80008fc:	3802      	subs	r0, #2
 80008fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000902:	eba3 030c 	sub.w	r3, r3, ip
 8000906:	2100      	movs	r1, #0
 8000908:	b11d      	cbz	r5, 8000912 <__udivmoddi4+0xa2>
 800090a:	40f3      	lsrs	r3, r6
 800090c:	2200      	movs	r2, #0
 800090e:	e9c5 3200 	strd	r3, r2, [r5]
 8000912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000916:	428b      	cmp	r3, r1
 8000918:	d905      	bls.n	8000926 <__udivmoddi4+0xb6>
 800091a:	b10d      	cbz	r5, 8000920 <__udivmoddi4+0xb0>
 800091c:	e9c5 0100 	strd	r0, r1, [r5]
 8000920:	2100      	movs	r1, #0
 8000922:	4608      	mov	r0, r1
 8000924:	e7f5      	b.n	8000912 <__udivmoddi4+0xa2>
 8000926:	fab3 f183 	clz	r1, r3
 800092a:	2900      	cmp	r1, #0
 800092c:	d146      	bne.n	80009bc <__udivmoddi4+0x14c>
 800092e:	4573      	cmp	r3, lr
 8000930:	d302      	bcc.n	8000938 <__udivmoddi4+0xc8>
 8000932:	4282      	cmp	r2, r0
 8000934:	f200 8105 	bhi.w	8000b42 <__udivmoddi4+0x2d2>
 8000938:	1a84      	subs	r4, r0, r2
 800093a:	eb6e 0203 	sbc.w	r2, lr, r3
 800093e:	2001      	movs	r0, #1
 8000940:	4690      	mov	r8, r2
 8000942:	2d00      	cmp	r5, #0
 8000944:	d0e5      	beq.n	8000912 <__udivmoddi4+0xa2>
 8000946:	e9c5 4800 	strd	r4, r8, [r5]
 800094a:	e7e2      	b.n	8000912 <__udivmoddi4+0xa2>
 800094c:	2a00      	cmp	r2, #0
 800094e:	f000 8090 	beq.w	8000a72 <__udivmoddi4+0x202>
 8000952:	fab2 f682 	clz	r6, r2
 8000956:	2e00      	cmp	r6, #0
 8000958:	f040 80a4 	bne.w	8000aa4 <__udivmoddi4+0x234>
 800095c:	1a8a      	subs	r2, r1, r2
 800095e:	0c03      	lsrs	r3, r0, #16
 8000960:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000964:	b280      	uxth	r0, r0
 8000966:	b2bc      	uxth	r4, r7
 8000968:	2101      	movs	r1, #1
 800096a:	fbb2 fcfe 	udiv	ip, r2, lr
 800096e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000972:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000976:	fb04 f20c 	mul.w	r2, r4, ip
 800097a:	429a      	cmp	r2, r3
 800097c:	d907      	bls.n	800098e <__udivmoddi4+0x11e>
 800097e:	18fb      	adds	r3, r7, r3
 8000980:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000984:	d202      	bcs.n	800098c <__udivmoddi4+0x11c>
 8000986:	429a      	cmp	r2, r3
 8000988:	f200 80e0 	bhi.w	8000b4c <__udivmoddi4+0x2dc>
 800098c:	46c4      	mov	ip, r8
 800098e:	1a9b      	subs	r3, r3, r2
 8000990:	fbb3 f2fe 	udiv	r2, r3, lr
 8000994:	fb0e 3312 	mls	r3, lr, r2, r3
 8000998:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800099c:	fb02 f404 	mul.w	r4, r2, r4
 80009a0:	429c      	cmp	r4, r3
 80009a2:	d907      	bls.n	80009b4 <__udivmoddi4+0x144>
 80009a4:	18fb      	adds	r3, r7, r3
 80009a6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80009aa:	d202      	bcs.n	80009b2 <__udivmoddi4+0x142>
 80009ac:	429c      	cmp	r4, r3
 80009ae:	f200 80ca 	bhi.w	8000b46 <__udivmoddi4+0x2d6>
 80009b2:	4602      	mov	r2, r0
 80009b4:	1b1b      	subs	r3, r3, r4
 80009b6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009ba:	e7a5      	b.n	8000908 <__udivmoddi4+0x98>
 80009bc:	f1c1 0620 	rsb	r6, r1, #32
 80009c0:	408b      	lsls	r3, r1
 80009c2:	fa22 f706 	lsr.w	r7, r2, r6
 80009c6:	431f      	orrs	r7, r3
 80009c8:	fa0e f401 	lsl.w	r4, lr, r1
 80009cc:	fa20 f306 	lsr.w	r3, r0, r6
 80009d0:	fa2e fe06 	lsr.w	lr, lr, r6
 80009d4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80009d8:	4323      	orrs	r3, r4
 80009da:	fa00 f801 	lsl.w	r8, r0, r1
 80009de:	fa1f fc87 	uxth.w	ip, r7
 80009e2:	fbbe f0f9 	udiv	r0, lr, r9
 80009e6:	0c1c      	lsrs	r4, r3, #16
 80009e8:	fb09 ee10 	mls	lr, r9, r0, lr
 80009ec:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80009f0:	fb00 fe0c 	mul.w	lr, r0, ip
 80009f4:	45a6      	cmp	lr, r4
 80009f6:	fa02 f201 	lsl.w	r2, r2, r1
 80009fa:	d909      	bls.n	8000a10 <__udivmoddi4+0x1a0>
 80009fc:	193c      	adds	r4, r7, r4
 80009fe:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000a02:	f080 809c 	bcs.w	8000b3e <__udivmoddi4+0x2ce>
 8000a06:	45a6      	cmp	lr, r4
 8000a08:	f240 8099 	bls.w	8000b3e <__udivmoddi4+0x2ce>
 8000a0c:	3802      	subs	r0, #2
 8000a0e:	443c      	add	r4, r7
 8000a10:	eba4 040e 	sub.w	r4, r4, lr
 8000a14:	fa1f fe83 	uxth.w	lr, r3
 8000a18:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a1c:	fb09 4413 	mls	r4, r9, r3, r4
 8000a20:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a24:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a28:	45a4      	cmp	ip, r4
 8000a2a:	d908      	bls.n	8000a3e <__udivmoddi4+0x1ce>
 8000a2c:	193c      	adds	r4, r7, r4
 8000a2e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000a32:	f080 8082 	bcs.w	8000b3a <__udivmoddi4+0x2ca>
 8000a36:	45a4      	cmp	ip, r4
 8000a38:	d97f      	bls.n	8000b3a <__udivmoddi4+0x2ca>
 8000a3a:	3b02      	subs	r3, #2
 8000a3c:	443c      	add	r4, r7
 8000a3e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a42:	eba4 040c 	sub.w	r4, r4, ip
 8000a46:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a4a:	4564      	cmp	r4, ip
 8000a4c:	4673      	mov	r3, lr
 8000a4e:	46e1      	mov	r9, ip
 8000a50:	d362      	bcc.n	8000b18 <__udivmoddi4+0x2a8>
 8000a52:	d05f      	beq.n	8000b14 <__udivmoddi4+0x2a4>
 8000a54:	b15d      	cbz	r5, 8000a6e <__udivmoddi4+0x1fe>
 8000a56:	ebb8 0203 	subs.w	r2, r8, r3
 8000a5a:	eb64 0409 	sbc.w	r4, r4, r9
 8000a5e:	fa04 f606 	lsl.w	r6, r4, r6
 8000a62:	fa22 f301 	lsr.w	r3, r2, r1
 8000a66:	431e      	orrs	r6, r3
 8000a68:	40cc      	lsrs	r4, r1
 8000a6a:	e9c5 6400 	strd	r6, r4, [r5]
 8000a6e:	2100      	movs	r1, #0
 8000a70:	e74f      	b.n	8000912 <__udivmoddi4+0xa2>
 8000a72:	fbb1 fcf2 	udiv	ip, r1, r2
 8000a76:	0c01      	lsrs	r1, r0, #16
 8000a78:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a7c:	b280      	uxth	r0, r0
 8000a7e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a82:	463b      	mov	r3, r7
 8000a84:	4638      	mov	r0, r7
 8000a86:	463c      	mov	r4, r7
 8000a88:	46b8      	mov	r8, r7
 8000a8a:	46be      	mov	lr, r7
 8000a8c:	2620      	movs	r6, #32
 8000a8e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a92:	eba2 0208 	sub.w	r2, r2, r8
 8000a96:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a9a:	e766      	b.n	800096a <__udivmoddi4+0xfa>
 8000a9c:	4601      	mov	r1, r0
 8000a9e:	e718      	b.n	80008d2 <__udivmoddi4+0x62>
 8000aa0:	4610      	mov	r0, r2
 8000aa2:	e72c      	b.n	80008fe <__udivmoddi4+0x8e>
 8000aa4:	f1c6 0220 	rsb	r2, r6, #32
 8000aa8:	fa2e f302 	lsr.w	r3, lr, r2
 8000aac:	40b7      	lsls	r7, r6
 8000aae:	40b1      	lsls	r1, r6
 8000ab0:	fa20 f202 	lsr.w	r2, r0, r2
 8000ab4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ab8:	430a      	orrs	r2, r1
 8000aba:	fbb3 f8fe 	udiv	r8, r3, lr
 8000abe:	b2bc      	uxth	r4, r7
 8000ac0:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ac4:	0c11      	lsrs	r1, r2, #16
 8000ac6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000aca:	fb08 f904 	mul.w	r9, r8, r4
 8000ace:	40b0      	lsls	r0, r6
 8000ad0:	4589      	cmp	r9, r1
 8000ad2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ad6:	b280      	uxth	r0, r0
 8000ad8:	d93e      	bls.n	8000b58 <__udivmoddi4+0x2e8>
 8000ada:	1879      	adds	r1, r7, r1
 8000adc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ae0:	d201      	bcs.n	8000ae6 <__udivmoddi4+0x276>
 8000ae2:	4589      	cmp	r9, r1
 8000ae4:	d81f      	bhi.n	8000b26 <__udivmoddi4+0x2b6>
 8000ae6:	eba1 0109 	sub.w	r1, r1, r9
 8000aea:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aee:	fb09 f804 	mul.w	r8, r9, r4
 8000af2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000af6:	b292      	uxth	r2, r2
 8000af8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000afc:	4542      	cmp	r2, r8
 8000afe:	d229      	bcs.n	8000b54 <__udivmoddi4+0x2e4>
 8000b00:	18ba      	adds	r2, r7, r2
 8000b02:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000b06:	d2c4      	bcs.n	8000a92 <__udivmoddi4+0x222>
 8000b08:	4542      	cmp	r2, r8
 8000b0a:	d2c2      	bcs.n	8000a92 <__udivmoddi4+0x222>
 8000b0c:	f1a9 0102 	sub.w	r1, r9, #2
 8000b10:	443a      	add	r2, r7
 8000b12:	e7be      	b.n	8000a92 <__udivmoddi4+0x222>
 8000b14:	45f0      	cmp	r8, lr
 8000b16:	d29d      	bcs.n	8000a54 <__udivmoddi4+0x1e4>
 8000b18:	ebbe 0302 	subs.w	r3, lr, r2
 8000b1c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b20:	3801      	subs	r0, #1
 8000b22:	46e1      	mov	r9, ip
 8000b24:	e796      	b.n	8000a54 <__udivmoddi4+0x1e4>
 8000b26:	eba7 0909 	sub.w	r9, r7, r9
 8000b2a:	4449      	add	r1, r9
 8000b2c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b30:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b34:	fb09 f804 	mul.w	r8, r9, r4
 8000b38:	e7db      	b.n	8000af2 <__udivmoddi4+0x282>
 8000b3a:	4673      	mov	r3, lr
 8000b3c:	e77f      	b.n	8000a3e <__udivmoddi4+0x1ce>
 8000b3e:	4650      	mov	r0, sl
 8000b40:	e766      	b.n	8000a10 <__udivmoddi4+0x1a0>
 8000b42:	4608      	mov	r0, r1
 8000b44:	e6fd      	b.n	8000942 <__udivmoddi4+0xd2>
 8000b46:	443b      	add	r3, r7
 8000b48:	3a02      	subs	r2, #2
 8000b4a:	e733      	b.n	80009b4 <__udivmoddi4+0x144>
 8000b4c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b50:	443b      	add	r3, r7
 8000b52:	e71c      	b.n	800098e <__udivmoddi4+0x11e>
 8000b54:	4649      	mov	r1, r9
 8000b56:	e79c      	b.n	8000a92 <__udivmoddi4+0x222>
 8000b58:	eba1 0109 	sub.w	r1, r1, r9
 8000b5c:	46c4      	mov	ip, r8
 8000b5e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b62:	fb09 f804 	mul.w	r8, r9, r4
 8000b66:	e7c4      	b.n	8000af2 <__udivmoddi4+0x282>

08000b68 <__aeabi_idiv0>:
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <DS1307_Init>:
	
/**
 * @brief Initializes the DS1307 module. Sets clock halt bit to 0 to start timing.
 * @param hi2c User I2C handle pointer.
 */
void DS1307_Init(I2C_HandleTypeDef *hi2c) {
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
	_ds1307_ui2c = hi2c;
 8000b74:	4a04      	ldr	r2, [pc, #16]	@ (8000b88 <DS1307_Init+0x1c>)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6013      	str	r3, [r2, #0]
	DS1307_SetClockHalt(0);
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f000 f806 	bl	8000b8c <DS1307_SetClockHalt>
}
 8000b80:	bf00      	nop
 8000b82:	3708      	adds	r7, #8
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	2000002c 	.word	0x2000002c

08000b8c <DS1307_SetClockHalt>:

/**
 * @brief Sets clock halt bit.
 * @param halt Clock halt bit to set, 0 or 1. 0 to start timing, 0 to stop.
 */
void DS1307_SetClockHalt(uint8_t halt) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	71fb      	strb	r3, [r7, #7]
	uint8_t ch = (halt ? 1 << 7 : 0);
 8000b96:	79fb      	ldrb	r3, [r7, #7]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <DS1307_SetClockHalt+0x14>
 8000b9c:	2380      	movs	r3, #128	@ 0x80
 8000b9e:	e000      	b.n	8000ba2 <DS1307_SetClockHalt+0x16>
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	73fb      	strb	r3, [r7, #15]
	DS1307_SetRegByte(DS1307_REG_SECOND, ch | (DS1307_GetRegByte(DS1307_REG_SECOND) & 0x7f));
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	f000 f831 	bl	8000c0c <DS1307_GetRegByte>
 8000baa:	4603      	mov	r3, r0
 8000bac:	b25b      	sxtb	r3, r3
 8000bae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000bb2:	b25a      	sxtb	r2, r3
 8000bb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	b25b      	sxtb	r3, r3
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f000 f805 	bl	8000bd0 <DS1307_SetRegByte>
}
 8000bc6:	bf00      	nop
 8000bc8:	3710      	adds	r7, #16
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
	...

08000bd0 <DS1307_SetRegByte>:
/**
 * @brief Sets the byte in the designated DS1307 register to value.
 * @param regAddr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void DS1307_SetRegByte(uint8_t regAddr, uint8_t val) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af02      	add	r7, sp, #8
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	460a      	mov	r2, r1
 8000bda:	71fb      	strb	r3, [r7, #7]
 8000bdc:	4613      	mov	r3, r2
 8000bde:	71bb      	strb	r3, [r7, #6]
	uint8_t bytes[2] = { regAddr, val };
 8000be0:	79fb      	ldrb	r3, [r7, #7]
 8000be2:	733b      	strb	r3, [r7, #12]
 8000be4:	79bb      	ldrb	r3, [r7, #6]
 8000be6:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_ds1307_ui2c, DS1307_I2C_ADDR << 1, bytes, 2, DS1307_TIMEOUT);
 8000be8:	4b07      	ldr	r3, [pc, #28]	@ (8000c08 <DS1307_SetRegByte+0x38>)
 8000bea:	6818      	ldr	r0, [r3, #0]
 8000bec:	f107 020c 	add.w	r2, r7, #12
 8000bf0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bf4:	9300      	str	r3, [sp, #0]
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	21d0      	movs	r1, #208	@ 0xd0
 8000bfa:	f003 ff35 	bl	8004a68 <HAL_I2C_Master_Transmit>
}
 8000bfe:	bf00      	nop
 8000c00:	3710      	adds	r7, #16
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	2000002c 	.word	0x2000002c

08000c0c <DS1307_GetRegByte>:
/**
 * @brief Gets the byte in the designated DS1307 register.
 * @param regAddr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t DS1307_GetRegByte(uint8_t regAddr) {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af02      	add	r7, sp, #8
 8000c12:	4603      	mov	r3, r0
 8000c14:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds1307_ui2c, DS1307_I2C_ADDR << 1, &regAddr, 1, DS1307_TIMEOUT);
 8000c16:	4b0d      	ldr	r3, [pc, #52]	@ (8000c4c <DS1307_GetRegByte+0x40>)
 8000c18:	6818      	ldr	r0, [r3, #0]
 8000c1a:	1dfa      	adds	r2, r7, #7
 8000c1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c20:	9300      	str	r3, [sp, #0]
 8000c22:	2301      	movs	r3, #1
 8000c24:	21d0      	movs	r1, #208	@ 0xd0
 8000c26:	f003 ff1f 	bl	8004a68 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds1307_ui2c, DS1307_I2C_ADDR << 1, &val, 1, DS1307_TIMEOUT);
 8000c2a:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <DS1307_GetRegByte+0x40>)
 8000c2c:	6818      	ldr	r0, [r3, #0]
 8000c2e:	f107 020f 	add.w	r2, r7, #15
 8000c32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c36:	9300      	str	r3, [sp, #0]
 8000c38:	2301      	movs	r3, #1
 8000c3a:	21d0      	movs	r1, #208	@ 0xd0
 8000c3c:	f004 f812 	bl	8004c64 <HAL_I2C_Master_Receive>
	return val;
 8000c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	2000002c 	.word	0x2000002c

08000c50 <DS1307_GetDate>:

/**
 * @brief Gets the current day of month.
 * @return Day of month, 1 to 31.
 */
uint8_t DS1307_GetDate(void) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_DATE));
 8000c54:	2004      	movs	r0, #4
 8000c56:	f7ff ffd9 	bl	8000c0c <DS1307_GetRegByte>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f000 f8c0 	bl	8000de2 <DS1307_DecodeBCD>
 8000c62:	4603      	mov	r3, r0
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <DS1307_GetMonth>:

/**
 * @brief Gets the current month.
 * @return Month, 1 to 12.
 */
uint8_t DS1307_GetMonth(void) {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_MONTH));
 8000c6c:	2005      	movs	r0, #5
 8000c6e:	f7ff ffcd 	bl	8000c0c <DS1307_GetRegByte>
 8000c72:	4603      	mov	r3, r0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f000 f8b4 	bl	8000de2 <DS1307_DecodeBCD>
 8000c7a:	4603      	mov	r3, r0
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <DS1307_GetYear>:

/**
 * @brief Gets the current year.
 * @return Year, 2000 to 2099.
 */
uint16_t DS1307_GetYear(void) {
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
	uint16_t cen = DS1307_GetRegByte(DS1307_REG_CENT) * 100;
 8000c86:	2010      	movs	r0, #16
 8000c88:	f7ff ffc0 	bl	8000c0c <DS1307_GetRegByte>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	461a      	mov	r2, r3
 8000c90:	0092      	lsls	r2, r2, #2
 8000c92:	4413      	add	r3, r2
 8000c94:	461a      	mov	r2, r3
 8000c96:	0091      	lsls	r1, r2, #2
 8000c98:	461a      	mov	r2, r3
 8000c9a:	460b      	mov	r3, r1
 8000c9c:	4413      	add	r3, r2
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	80fb      	strh	r3, [r7, #6]
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_YEAR)) + cen;
 8000ca2:	2006      	movs	r0, #6
 8000ca4:	f7ff ffb2 	bl	8000c0c <DS1307_GetRegByte>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	4618      	mov	r0, r3
 8000cac:	f000 f899 	bl	8000de2 <DS1307_DecodeBCD>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	88fb      	ldrh	r3, [r7, #6]
 8000cb6:	4413      	add	r3, r2
 8000cb8:	b29b      	uxth	r3, r3
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <DS1307_GetHour>:

/**
 * @brief Gets the current hour in 24h format.
 * @return Hour in 24h format, 0 to 23.
 */
uint8_t DS1307_GetHour(void) {
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_HOUR) & 0x3f);
 8000cc6:	2002      	movs	r0, #2
 8000cc8:	f7ff ffa0 	bl	8000c0c <DS1307_GetRegByte>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f000 f884 	bl	8000de2 <DS1307_DecodeBCD>
 8000cda:	4603      	mov	r3, r0
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <DS1307_GetMinute>:

/**
 * @brief Gets the current minute.
 * @return Minute, 0 to 59.
 */
uint8_t DS1307_GetMinute(void) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_MINUTE));
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	f7ff ff91 	bl	8000c0c <DS1307_GetRegByte>
 8000cea:	4603      	mov	r3, r0
 8000cec:	4618      	mov	r0, r3
 8000cee:	f000 f878 	bl	8000de2 <DS1307_DecodeBCD>
 8000cf2:	4603      	mov	r3, r0
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <DS1307_SetDate>:

/**
 * @brief Sets the current day of month.
 * @param date Day of month, 1 to 31.
 */
void DS1307_SetDate(uint8_t date) {
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	4603      	mov	r3, r0
 8000d00:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_DATE, DS1307_EncodeBCD(date));
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	4618      	mov	r0, r3
 8000d06:	f000 f885 	bl	8000e14 <DS1307_EncodeBCD>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	2004      	movs	r0, #4
 8000d10:	f7ff ff5e 	bl	8000bd0 <DS1307_SetRegByte>
}
 8000d14:	bf00      	nop
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <DS1307_SetMonth>:

/**
 * @brief Sets the current month.
 * @param month Month, 1 to 12.
 */
void DS1307_SetMonth(uint8_t month) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_MONTH, DS1307_EncodeBCD(month));
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f000 f873 	bl	8000e14 <DS1307_EncodeBCD>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	4619      	mov	r1, r3
 8000d32:	2005      	movs	r0, #5
 8000d34:	f7ff ff4c 	bl	8000bd0 <DS1307_SetRegByte>
}
 8000d38:	bf00      	nop
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <DS1307_SetYear>:

/**
 * @brief Sets the current year.
 * @param year Year, 2000 to 2099.
 */
void DS1307_SetYear(uint16_t year) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	80fb      	strh	r3, [r7, #6]
	DS1307_SetRegByte(DS1307_REG_CENT, year / 100);
 8000d4a:	88fb      	ldrh	r3, [r7, #6]
 8000d4c:	4a10      	ldr	r2, [pc, #64]	@ (8000d90 <DS1307_SetYear+0x50>)
 8000d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d52:	095b      	lsrs	r3, r3, #5
 8000d54:	b29b      	uxth	r3, r3
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	4619      	mov	r1, r3
 8000d5a:	2010      	movs	r0, #16
 8000d5c:	f7ff ff38 	bl	8000bd0 <DS1307_SetRegByte>
	DS1307_SetRegByte(DS1307_REG_YEAR, DS1307_EncodeBCD(year % 100));
 8000d60:	88fb      	ldrh	r3, [r7, #6]
 8000d62:	4a0b      	ldr	r2, [pc, #44]	@ (8000d90 <DS1307_SetYear+0x50>)
 8000d64:	fba2 1203 	umull	r1, r2, r2, r3
 8000d68:	0952      	lsrs	r2, r2, #5
 8000d6a:	2164      	movs	r1, #100	@ 0x64
 8000d6c:	fb01 f202 	mul.w	r2, r1, r2
 8000d70:	1a9b      	subs	r3, r3, r2
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 f84c 	bl	8000e14 <DS1307_EncodeBCD>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	4619      	mov	r1, r3
 8000d80:	2006      	movs	r0, #6
 8000d82:	f7ff ff25 	bl	8000bd0 <DS1307_SetRegByte>
}
 8000d86:	bf00      	nop
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	51eb851f 	.word	0x51eb851f

08000d94 <DS1307_SetHour>:

/**
 * @brief Sets the current hour, in 24h format.
 * @param hour_24mode Hour in 24h format, 0 to 23.
 */
void DS1307_SetHour(uint8_t hour_24mode) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_HOUR, DS1307_EncodeBCD(hour_24mode & 0x3f));
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	4618      	mov	r0, r3
 8000da8:	f000 f834 	bl	8000e14 <DS1307_EncodeBCD>
 8000dac:	4603      	mov	r3, r0
 8000dae:	4619      	mov	r1, r3
 8000db0:	2002      	movs	r0, #2
 8000db2:	f7ff ff0d 	bl	8000bd0 <DS1307_SetRegByte>
}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <DS1307_SetMinute>:

/**
 * @brief Sets the current minute.
 * @param minute Minute, 0 to 59.
 */
void DS1307_SetMinute(uint8_t minute) {
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b082      	sub	sp, #8
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_MINUTE, DS1307_EncodeBCD(minute));
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f000 f822 	bl	8000e14 <DS1307_EncodeBCD>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f7ff fefb 	bl	8000bd0 <DS1307_SetRegByte>
}
 8000dda:	bf00      	nop
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <DS1307_DecodeBCD>:
/**
 * @brief Decodes the raw binary value stored in registers to decimal format.
 * @param bin Binary-coded decimal value retrieved from register, 0 to 255.
 * @return Decoded decimal value.
 */
uint8_t DS1307_DecodeBCD(uint8_t bin) {
 8000de2:	b480      	push	{r7}
 8000de4:	b083      	sub	sp, #12
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	4603      	mov	r3, r0
 8000dea:	71fb      	strb	r3, [r7, #7]
	return (((bin & 0xf0) >> 4) * 10) + (bin & 0x0f);
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	091b      	lsrs	r3, r3, #4
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	461a      	mov	r2, r3
 8000df4:	0092      	lsls	r2, r2, #2
 8000df6:	4413      	add	r3, r2
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	f003 030f 	and.w	r3, r3, #15
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	4413      	add	r3, r2
 8000e06:	b2db      	uxtb	r3, r3
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr

08000e14 <DS1307_EncodeBCD>:
/**
 * @brief Encodes a decimal number to binaty-coded decimal for storage in registers.
 * @param dec Decimal number to encode.
 * @return Encoded binary-coded decimal value.
 */
uint8_t DS1307_EncodeBCD(uint8_t dec) {
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	71fb      	strb	r3, [r7, #7]
	return (dec % 10 + ((dec / 10) << 4));
 8000e1e:	79fa      	ldrb	r2, [r7, #7]
 8000e20:	4b0c      	ldr	r3, [pc, #48]	@ (8000e54 <DS1307_EncodeBCD+0x40>)
 8000e22:	fba3 1302 	umull	r1, r3, r3, r2
 8000e26:	08d9      	lsrs	r1, r3, #3
 8000e28:	460b      	mov	r3, r1
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	440b      	add	r3, r1
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	b2da      	uxtb	r2, r3
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	4907      	ldr	r1, [pc, #28]	@ (8000e54 <DS1307_EncodeBCD+0x40>)
 8000e38:	fba1 1303 	umull	r1, r3, r1, r3
 8000e3c:	08db      	lsrs	r3, r3, #3
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	011b      	lsls	r3, r3, #4
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	4413      	add	r3, r2
 8000e46:	b2db      	uxtb	r3, r3
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	cccccccd 	.word	0xcccccccd

08000e58 <PI_Control_SetFilter>:
float PI_Control_Update(PI_Oven* c, float setpoint, float measurement, float dt);

static inline void PI_Control_SetTunings(PI_Oven* c, float kp, float ki){
    c->kp = kp; c->ki = ki;
}
static inline void PI_Control_SetFilter(PI_Oven* c, float alpha){
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	ed87 0a00 	vstr	s0, [r7]
    c->meas_alpha = alpha;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	683a      	ldr	r2, [r7, #0]
 8000e68:	611a      	str	r2, [r3, #16]
}
 8000e6a:	bf00      	nop
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr

08000e76 <PI_Control_SetSlew>:
static inline void PI_Control_SetSlew(PI_Oven* c, float slew_per_sec){
 8000e76:	b480      	push	{r7}
 8000e78:	b083      	sub	sp, #12
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
 8000e7e:	ed87 0a00 	vstr	s0, [r7]
    c->slew_per_sec = slew_per_sec;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	683a      	ldr	r2, [r7, #0]
 8000e86:	615a      	str	r2, [r3, #20]
}
 8000e88:	bf00      	nop
 8000e8a:	370c      	adds	r7, #12
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr

08000e94 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]



	if (htim->Instance == TIM1) {
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4ac5      	ldr	r2, [pc, #788]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d10f      	bne.n	8000ec6 <HAL_TIM_PeriodElapsedCallback+0x32>

		sensorRead_flag = TRUE;
 8000ea6:	4bc5      	ldr	r3, [pc, #788]	@ (80011bc <HAL_TIM_PeriodElapsedCallback+0x328>)
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	701a      	strb	r2, [r3, #0]

		if(++cooling_delay >= 50 ){
 8000eac:	4bc4      	ldr	r3, [pc, #784]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	b2da      	uxtb	r2, r3
 8000eb4:	4bc2      	ldr	r3, [pc, #776]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8000eb6:	701a      	strb	r2, [r3, #0]
 8000eb8:	4bc1      	ldr	r3, [pc, #772]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b31      	cmp	r3, #49	@ 0x31
 8000ebe:	d902      	bls.n	8000ec6 <HAL_TIM_PeriodElapsedCallback+0x32>
			cooling_flag = TRUE;
 8000ec0:	4bc0      	ldr	r3, [pc, #768]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
	}




	if (htim->Instance == TIM5) {
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4abf      	ldr	r2, [pc, #764]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	f040 86ba 	bne.w	8001c46 <HAL_TIM_PeriodElapsedCallback+0xdb2>
		if (HAL_GPIO_ReadPin(ENC_1_BUTTON_GPIO_Port, ENC_1_BUTTON_Pin)
 8000ed2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ed6:	48bd      	ldr	r0, [pc, #756]	@ (80011cc <HAL_TIM_PeriodElapsedCallback+0x338>)
 8000ed8:	f003 fc38 	bl	800474c <HAL_GPIO_ReadPin>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	f040 86b1 	bne.w	8001c46 <HAL_TIM_PeriodElapsedCallback+0xdb2>
				== GPIO_PIN_RESET) {

			switch (menu_flag) {
 8000ee4:	4bba      	ldr	r3, [pc, #744]	@ (80011d0 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f240 428a 	movw	r2, #1162	@ 0x48a
 8000eec:	4293      	cmp	r3, r2
 8000eee:	f200 86a4 	bhi.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
 8000ef2:	f240 424c 	movw	r2, #1100	@ 0x44c
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d209      	bcs.n	8000f0e <HAL_TIM_PeriodElapsedCallback+0x7a>
 8000efa:	2be0      	cmp	r3, #224	@ 0xe0
 8000efc:	f200 869d 	bhi.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
 8000f00:	2bdc      	cmp	r3, #220	@ 0xdc
 8000f02:	f080 808b 	bcs.w	800101c <HAL_TIM_PeriodElapsedCallback+0x188>
 8000f06:	2b16      	cmp	r3, #22
 8000f08:	f200 80e4 	bhi.w	80010d4 <HAL_TIM_PeriodElapsedCallback+0x240>
 8000f0c:	e0ae      	b.n	800106c <HAL_TIM_PeriodElapsedCallback+0x1d8>
 8000f0e:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8000f12:	2b3e      	cmp	r3, #62	@ 0x3e
 8000f14:	f200 8691 	bhi.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
 8000f18:	a201      	add	r2, pc, #4	@ (adr r2, 8000f20 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f1e:	bf00      	nop
 8000f20:	080013d3 	.word	0x080013d3
 8000f24:	08001401 	.word	0x08001401
 8000f28:	0800142f 	.word	0x0800142f
 8000f2c:	0800147d 	.word	0x0800147d
 8000f30:	080014a9 	.word	0x080014a9
 8000f34:	080014d5 	.word	0x080014d5
 8000f38:	08001c3b 	.word	0x08001c3b
 8000f3c:	08001c3b 	.word	0x08001c3b
 8000f40:	08001c3b 	.word	0x08001c3b
 8000f44:	08001c3b 	.word	0x08001c3b
 8000f48:	0800156d 	.word	0x0800156d
 8000f4c:	08001585 	.word	0x08001585
 8000f50:	0800159d 	.word	0x0800159d
 8000f54:	08001c3b 	.word	0x08001c3b
 8000f58:	08001c3b 	.word	0x08001c3b
 8000f5c:	08001c3b 	.word	0x08001c3b
 8000f60:	08001c3b 	.word	0x08001c3b
 8000f64:	08001c3b 	.word	0x08001c3b
 8000f68:	08001c3b 	.word	0x08001c3b
 8000f6c:	08001c3b 	.word	0x08001c3b
 8000f70:	08001655 	.word	0x08001655
 8000f74:	0800166d 	.word	0x0800166d
 8000f78:	08001685 	.word	0x08001685
 8000f7c:	08001c3b 	.word	0x08001c3b
 8000f80:	08001c3b 	.word	0x08001c3b
 8000f84:	08001c3b 	.word	0x08001c3b
 8000f88:	08001c3b 	.word	0x08001c3b
 8000f8c:	08001c3b 	.word	0x08001c3b
 8000f90:	08001c3b 	.word	0x08001c3b
 8000f94:	08001c3b 	.word	0x08001c3b
 8000f98:	08001761 	.word	0x08001761
 8000f9c:	08001779 	.word	0x08001779
 8000fa0:	08001791 	.word	0x08001791
 8000fa4:	08001c3b 	.word	0x08001c3b
 8000fa8:	08001c3b 	.word	0x08001c3b
 8000fac:	08001c3b 	.word	0x08001c3b
 8000fb0:	08001c3b 	.word	0x08001c3b
 8000fb4:	08001c3b 	.word	0x08001c3b
 8000fb8:	08001c3b 	.word	0x08001c3b
 8000fbc:	08001c3b 	.word	0x08001c3b
 8000fc0:	08001849 	.word	0x08001849
 8000fc4:	08001861 	.word	0x08001861
 8000fc8:	08001879 	.word	0x08001879
 8000fcc:	08001c3b 	.word	0x08001c3b
 8000fd0:	08001c3b 	.word	0x08001c3b
 8000fd4:	08001c3b 	.word	0x08001c3b
 8000fd8:	08001c3b 	.word	0x08001c3b
 8000fdc:	08001c3b 	.word	0x08001c3b
 8000fe0:	08001c3b 	.word	0x08001c3b
 8000fe4:	08001c3b 	.word	0x08001c3b
 8000fe8:	08001931 	.word	0x08001931
 8000fec:	08001961 	.word	0x08001961
 8000ff0:	08001979 	.word	0x08001979
 8000ff4:	08001c3b 	.word	0x08001c3b
 8000ff8:	08001c3b 	.word	0x08001c3b
 8000ffc:	08001c3b 	.word	0x08001c3b
 8001000:	08001c3b 	.word	0x08001c3b
 8001004:	08001c3b 	.word	0x08001c3b
 8001008:	08001c3b 	.word	0x08001c3b
 800100c:	08001c3b 	.word	0x08001c3b
 8001010:	08001a31 	.word	0x08001a31
 8001014:	08001a49 	.word	0x08001a49
 8001018:	08001a61 	.word	0x08001a61
 800101c:	3bdc      	subs	r3, #220	@ 0xdc
 800101e:	2b04      	cmp	r3, #4
 8001020:	f200 860b 	bhi.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
 8001024:	a201      	add	r2, pc, #4	@ (adr r2, 800102c <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102a:	bf00      	nop
 800102c:	08001b81 	.word	0x08001b81
 8001030:	08001b9b 	.word	0x08001b9b
 8001034:	08001bb5 	.word	0x08001bb5
 8001038:	08001bf9 	.word	0x08001bf9
 800103c:	08001c13 	.word	0x08001c13
 8001040:	3b6e      	subs	r3, #110	@ 0x6e
 8001042:	2b06      	cmp	r3, #6
 8001044:	f200 85f9 	bhi.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
 8001048:	a201      	add	r2, pc, #4	@ (adr r2, 8001050 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 800104a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800104e:	bf00      	nop
 8001050:	0800131b 	.word	0x0800131b
 8001054:	08001501 	.word	0x08001501
 8001058:	080015eb 	.word	0x080015eb
 800105c:	080016f5 	.word	0x080016f5
 8001060:	080017df 	.word	0x080017df
 8001064:	080018c7 	.word	0x080018c7
 8001068:	080019c7 	.word	0x080019c7
 800106c:	2b16      	cmp	r3, #22
 800106e:	f200 85e4 	bhi.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
 8001072:	a201      	add	r2, pc, #4	@ (adr r2, 8001078 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001078:	080010e3 	.word	0x080010e3
 800107c:	08001113 	.word	0x08001113
 8001080:	08001aaf 	.word	0x08001aaf
 8001084:	08001c3b 	.word	0x08001c3b
 8001088:	08001c3b 	.word	0x08001c3b
 800108c:	08001c3b 	.word	0x08001c3b
 8001090:	08001c3b 	.word	0x08001c3b
 8001094:	08001c3b 	.word	0x08001c3b
 8001098:	08001c3b 	.word	0x08001c3b
 800109c:	08001c3b 	.word	0x08001c3b
 80010a0:	08001c3b 	.word	0x08001c3b
 80010a4:	08001157 	.word	0x08001157
 80010a8:	08001c3b 	.word	0x08001c3b
 80010ac:	08001c3b 	.word	0x08001c3b
 80010b0:	08001c3b 	.word	0x08001c3b
 80010b4:	08001c3b 	.word	0x08001c3b
 80010b8:	08001c3b 	.word	0x08001c3b
 80010bc:	08001c3b 	.word	0x08001c3b
 80010c0:	08001c3b 	.word	0x08001c3b
 80010c4:	08001c3b 	.word	0x08001c3b
 80010c8:	08001c3b 	.word	0x08001c3b
 80010cc:	08001c3b 	.word	0x08001c3b
 80010d0:	08001af1 	.word	0x08001af1
 80010d4:	2b74      	cmp	r3, #116	@ 0x74
 80010d6:	f200 85b0 	bhi.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
 80010da:	2b6e      	cmp	r3, #110	@ 0x6e
 80010dc:	d2b0      	bcs.n	8001040 <HAL_TIM_PeriodElapsedCallback+0x1ac>
 80010de:	f000 bdac 	b.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case HOME:

				switch (menu_counter) {
 80010e2:	4b3c      	ldr	r3, [pc, #240]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x340>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d003      	beq.n	80010f2 <HAL_TIM_PeriodElapsedCallback+0x25e>
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d008      	beq.n	8001100 <HAL_TIM_PeriodElapsedCallback+0x26c>
				case 1:
					menu_flag = SETTINGS;
					menu_counter = 0;
					break;
				}
				break;
 80010ee:	f000 bda4 	b.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
					menu_flag = PROGRAMS;
 80010f2:	4b37      	ldr	r3, [pc, #220]	@ (80011d0 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 80010f8:	4b36      	ldr	r3, [pc, #216]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x340>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
					break;
 80010fe:	e006      	b.n	800110e <HAL_TIM_PeriodElapsedCallback+0x27a>
					menu_flag = SETTINGS;
 8001100:	4b33      	ldr	r3, [pc, #204]	@ (80011d0 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001102:	2202      	movs	r2, #2
 8001104:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001106:	4b33      	ldr	r3, [pc, #204]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
					break;
 800110c:	bf00      	nop
				break;
 800110e:	f000 bd94 	b.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS:
				switch (menu_counter) {
 8001112:	4b30      	ldr	r3, [pc, #192]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2b03      	cmp	r3, #3
 8001118:	f200 8588 	bhi.w	8001c2c <HAL_TIM_PeriodElapsedCallback+0xd98>
 800111c:	a201      	add	r2, pc, #4	@ (adr r2, 8001124 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800111e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001122:	bf00      	nop
 8001124:	08001151 	.word	0x08001151
 8001128:	08001135 	.word	0x08001135
 800112c:	08001151 	.word	0x08001151
 8001130:	08001143 	.word	0x08001143
				case 0:

					break;
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 8001134:	4b26      	ldr	r3, [pc, #152]	@ (80011d0 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001136:	220b      	movs	r2, #11
 8001138:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 800113a:	4b26      	ldr	r3, [pc, #152]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
					break;
 8001140:	e007      	b.n	8001152 <HAL_TIM_PeriodElapsedCallback+0x2be>
				case 2:
					break;
				case 3:
					menu_flag = HOME;
 8001142:	4b23      	ldr	r3, [pc, #140]	@ (80011d0 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001148:	4b22      	ldr	r3, [pc, #136]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
					break;
 800114e:	e000      	b.n	8001152 <HAL_TIM_PeriodElapsedCallback+0x2be>
					break;
 8001150:	bf00      	nop
				}
				break;
 8001152:	f000 bd6b 	b.w	8001c2c <HAL_TIM_PeriodElapsedCallback+0xd98>
			case PROGRAMS_ADVTEMPCTRL:
				switch (menu_counter) {
 8001156:	4b1f      	ldr	r3, [pc, #124]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2b08      	cmp	r3, #8
 800115c:	f200 80d7 	bhi.w	800130e <HAL_TIM_PeriodElapsedCallback+0x47a>
 8001160:	a201      	add	r2, pc, #4	@ (adr r2, 8001168 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001166:	bf00      	nop
 8001168:	0800118d 	.word	0x0800118d
 800116c:	0800119b 	.word	0x0800119b
 8001170:	080011e1 	.word	0x080011e1
 8001174:	08001211 	.word	0x08001211
 8001178:	08001241 	.word	0x08001241
 800117c:	08001271 	.word	0x08001271
 8001180:	080012a1 	.word	0x080012a1
 8001184:	080012d1 	.word	0x080012d1
 8001188:	08001301 	.word	0x08001301
				case 0:
					menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME;
 800118c:	4b10      	ldr	r3, [pc, #64]	@ (80011d0 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800118e:	226e      	movs	r2, #110	@ 0x6e
 8001190:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001192:	4b10      	ldr	r3, [pc, #64]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
					break;
 8001198:	e0bd      	b.n	8001316 <HAL_TIM_PeriodElapsedCallback+0x482>
				case 1:
					if(generate_flag == TRUE){
 800119a:	4b0f      	ldr	r3, [pc, #60]	@ (80011d8 <HAL_TIM_PeriodElapsedCallback+0x344>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b01      	cmp	r3, #1
 80011a0:	f040 80b8 	bne.w	8001314 <HAL_TIM_PeriodElapsedCallback+0x480>
						menu_flag = COOKING;
 80011a4:	4b0a      	ldr	r3, [pc, #40]	@ (80011d0 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80011a6:	2203      	movs	r2, #3
 80011a8:	601a      	str	r2, [r3, #0]
						cooking_flag = STAGE_1;
 80011aa:	4b0c      	ldr	r3, [pc, #48]	@ (80011dc <HAL_TIM_PeriodElapsedCallback+0x348>)
 80011ac:	2201      	movs	r2, #1
 80011ae:	701a      	strb	r2, [r3, #0]
						menu_counter = 0;
 80011b0:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x340>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
					}
					break;
 80011b6:	e0ad      	b.n	8001314 <HAL_TIM_PeriodElapsedCallback+0x480>
 80011b8:	40010000 	.word	0x40010000
 80011bc:	200003d4 	.word	0x200003d4
 80011c0:	200064ea 	.word	0x200064ea
 80011c4:	200064eb 	.word	0x200064eb
 80011c8:	40000c00 	.word	0x40000c00
 80011cc:	40020400 	.word	0x40020400
 80011d0:	200064e4 	.word	0x200064e4
 80011d4:	200064e0 	.word	0x200064e0
 80011d8:	200065a8 	.word	0x200065a8
 80011dc:	200064e8 	.word	0x200064e8
				case 2:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T1;
 80011e0:	4b9e      	ldr	r3, [pc, #632]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80011e2:	226f      	movs	r2, #111	@ 0x6f
 80011e4:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 80011e6:	4b9e      	ldr	r3, [pc, #632]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
					stage1.state = FALSE;
 80011ec:	4b9d      	ldr	r3, [pc, #628]	@ (8001464 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	715a      	strb	r2, [r3, #5]
					stage1.changePeriod = 0;
 80011f2:	4b9c      	ldr	r3, [pc, #624]	@ (8001464 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	80da      	strh	r2, [r3, #6]
					stage1.duration = 0;
 80011f8:	4b9a      	ldr	r3, [pc, #616]	@ (8001464 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	805a      	strh	r2, [r3, #2]
					stage1.temperature = 0;
 80011fe:	4b99      	ldr	r3, [pc, #612]	@ (8001464 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001200:	2200      	movs	r2, #0
 8001202:	801a      	strh	r2, [r3, #0]
					stage1.totalDuration = 0;
 8001204:	4b97      	ldr	r3, [pc, #604]	@ (8001464 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001206:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800120a:	2200      	movs	r2, #0
 800120c:	831a      	strh	r2, [r3, #24]
					break;
 800120e:	e082      	b.n	8001316 <HAL_TIM_PeriodElapsedCallback+0x482>
				case 3:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T2;
 8001210:	4b92      	ldr	r3, [pc, #584]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001212:	2270      	movs	r2, #112	@ 0x70
 8001214:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001216:	4b92      	ldr	r3, [pc, #584]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
					stage2.state = FALSE;
 800121c:	4b92      	ldr	r3, [pc, #584]	@ (8001468 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 800121e:	2200      	movs	r2, #0
 8001220:	715a      	strb	r2, [r3, #5]
					stage2.changePeriod = 0;
 8001222:	4b91      	ldr	r3, [pc, #580]	@ (8001468 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8001224:	2200      	movs	r2, #0
 8001226:	80da      	strh	r2, [r3, #6]
					stage2.duration = 0;
 8001228:	4b8f      	ldr	r3, [pc, #572]	@ (8001468 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 800122a:	2200      	movs	r2, #0
 800122c:	805a      	strh	r2, [r3, #2]
					stage2.temperature = 0;
 800122e:	4b8e      	ldr	r3, [pc, #568]	@ (8001468 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8001230:	2200      	movs	r2, #0
 8001232:	801a      	strh	r2, [r3, #0]
					stage2.totalDuration = 0;
 8001234:	4b8c      	ldr	r3, [pc, #560]	@ (8001468 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8001236:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800123a:	2200      	movs	r2, #0
 800123c:	831a      	strh	r2, [r3, #24]
					break;
 800123e:	e06a      	b.n	8001316 <HAL_TIM_PeriodElapsedCallback+0x482>
				case 4:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T3;
 8001240:	4b86      	ldr	r3, [pc, #536]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001242:	2271      	movs	r2, #113	@ 0x71
 8001244:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001246:	4b86      	ldr	r3, [pc, #536]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
					stage3.state = FALSE;
 800124c:	4b87      	ldr	r3, [pc, #540]	@ (800146c <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800124e:	2200      	movs	r2, #0
 8001250:	715a      	strb	r2, [r3, #5]
					stage3.changePeriod = 0;
 8001252:	4b86      	ldr	r3, [pc, #536]	@ (800146c <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8001254:	2200      	movs	r2, #0
 8001256:	80da      	strh	r2, [r3, #6]
					stage3.duration = 0;
 8001258:	4b84      	ldr	r3, [pc, #528]	@ (800146c <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800125a:	2200      	movs	r2, #0
 800125c:	805a      	strh	r2, [r3, #2]
					stage3.temperature = 0;
 800125e:	4b83      	ldr	r3, [pc, #524]	@ (800146c <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8001260:	2200      	movs	r2, #0
 8001262:	801a      	strh	r2, [r3, #0]
					stage3.totalDuration = 0;
 8001264:	4b81      	ldr	r3, [pc, #516]	@ (800146c <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8001266:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800126a:	2200      	movs	r2, #0
 800126c:	831a      	strh	r2, [r3, #24]
					break;
 800126e:	e052      	b.n	8001316 <HAL_TIM_PeriodElapsedCallback+0x482>
				case 5:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T4;
 8001270:	4b7a      	ldr	r3, [pc, #488]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001272:	2272      	movs	r2, #114	@ 0x72
 8001274:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001276:	4b7a      	ldr	r3, [pc, #488]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
					stage4.state = FALSE;
 800127c:	4b7c      	ldr	r3, [pc, #496]	@ (8001470 <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 800127e:	2200      	movs	r2, #0
 8001280:	715a      	strb	r2, [r3, #5]
					stage4.changePeriod = 0;
 8001282:	4b7b      	ldr	r3, [pc, #492]	@ (8001470 <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 8001284:	2200      	movs	r2, #0
 8001286:	80da      	strh	r2, [r3, #6]
					stage4.duration = 0;
 8001288:	4b79      	ldr	r3, [pc, #484]	@ (8001470 <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 800128a:	2200      	movs	r2, #0
 800128c:	805a      	strh	r2, [r3, #2]
					stage4.temperature = 0;
 800128e:	4b78      	ldr	r3, [pc, #480]	@ (8001470 <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 8001290:	2200      	movs	r2, #0
 8001292:	801a      	strh	r2, [r3, #0]
					stage4.totalDuration = 0;
 8001294:	4b76      	ldr	r3, [pc, #472]	@ (8001470 <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 8001296:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800129a:	2200      	movs	r2, #0
 800129c:	831a      	strh	r2, [r3, #24]
					break;
 800129e:	e03a      	b.n	8001316 <HAL_TIM_PeriodElapsedCallback+0x482>
				case 6:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T5;
 80012a0:	4b6e      	ldr	r3, [pc, #440]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80012a2:	2273      	movs	r2, #115	@ 0x73
 80012a4:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 80012a6:	4b6e      	ldr	r3, [pc, #440]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
					stage5.state = FALSE;
 80012ac:	4b71      	ldr	r3, [pc, #452]	@ (8001474 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	715a      	strb	r2, [r3, #5]
					stage5.changePeriod = 0;
 80012b2:	4b70      	ldr	r3, [pc, #448]	@ (8001474 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	80da      	strh	r2, [r3, #6]
					stage5.duration = 0;
 80012b8:	4b6e      	ldr	r3, [pc, #440]	@ (8001474 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	805a      	strh	r2, [r3, #2]
					stage5.temperature = 0;
 80012be:	4b6d      	ldr	r3, [pc, #436]	@ (8001474 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	801a      	strh	r2, [r3, #0]
					stage5.totalDuration = 0;
 80012c4:	4b6b      	ldr	r3, [pc, #428]	@ (8001474 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80012c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80012ca:	2200      	movs	r2, #0
 80012cc:	831a      	strh	r2, [r3, #24]
					break;
 80012ce:	e022      	b.n	8001316 <HAL_TIM_PeriodElapsedCallback+0x482>
				case 7:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T6;
 80012d0:	4b62      	ldr	r3, [pc, #392]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80012d2:	2274      	movs	r2, #116	@ 0x74
 80012d4:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 80012d6:	4b62      	ldr	r3, [pc, #392]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
					stage6.state = FALSE;
 80012dc:	4b66      	ldr	r3, [pc, #408]	@ (8001478 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 80012de:	2200      	movs	r2, #0
 80012e0:	715a      	strb	r2, [r3, #5]
					stage6.changePeriod = 0;
 80012e2:	4b65      	ldr	r3, [pc, #404]	@ (8001478 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	80da      	strh	r2, [r3, #6]
					stage6.duration = 0;
 80012e8:	4b63      	ldr	r3, [pc, #396]	@ (8001478 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	805a      	strh	r2, [r3, #2]
					stage6.temperature = 0;
 80012ee:	4b62      	ldr	r3, [pc, #392]	@ (8001478 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	801a      	strh	r2, [r3, #0]
					stage6.totalDuration = 0;
 80012f4:	4b60      	ldr	r3, [pc, #384]	@ (8001478 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 80012f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80012fa:	2200      	movs	r2, #0
 80012fc:	831a      	strh	r2, [r3, #24]
					break;
 80012fe:	e00a      	b.n	8001316 <HAL_TIM_PeriodElapsedCallback+0x482>
				case 8:
					menu_flag = HOME;
 8001300:	4b56      	ldr	r3, [pc, #344]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001306:	4b56      	ldr	r3, [pc, #344]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
					break;
 800130c:	e003      	b.n	8001316 <HAL_TIM_PeriodElapsedCallback+0x482>
				default:
					break;
 800130e:	bf00      	nop
 8001310:	f000 bc93 	b.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
					break;
 8001314:	bf00      	nop
				}
				break;
 8001316:	f000 bc90 	b.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_RISINGTIME:
				switch (menu_counter) {
 800131a:	4b51      	ldr	r3, [pc, #324]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2b08      	cmp	r3, #8
 8001320:	f200 8486 	bhi.w	8001c30 <HAL_TIM_PeriodElapsedCallback+0xd9c>
 8001324:	a201      	add	r2, pc, #4	@ (adr r2, 800132c <HAL_TIM_PeriodElapsedCallback+0x498>)
 8001326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800132a:	bf00      	nop
 800132c:	08001351 	.word	0x08001351
 8001330:	08001361 	.word	0x08001361
 8001334:	08001371 	.word	0x08001371
 8001338:	08001381 	.word	0x08001381
 800133c:	08001391 	.word	0x08001391
 8001340:	080013a1 	.word	0x080013a1
 8001344:	08001c31 	.word	0x08001c31
 8001348:	080013b1 	.word	0x080013b1
 800134c:	080013c1 	.word	0x080013c1
				case 0:
					menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME_S1;
 8001350:	4b42      	ldr	r3, [pc, #264]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001352:	f240 424c 	movw	r2, #1100	@ 0x44c
 8001356:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001358:	4b41      	ldr	r3, [pc, #260]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
					break;
 800135e:	e036      	b.n	80013ce <HAL_TIM_PeriodElapsedCallback+0x53a>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME_S2;
 8001360:	4b3e      	ldr	r3, [pc, #248]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001362:	f240 424d 	movw	r2, #1101	@ 0x44d
 8001366:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001368:	4b3d      	ldr	r3, [pc, #244]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
					break;
 800136e:	e02e      	b.n	80013ce <HAL_TIM_PeriodElapsedCallback+0x53a>
				case 2:
					menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME_S3;
 8001370:	4b3a      	ldr	r3, [pc, #232]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001372:	f240 424e 	movw	r2, #1102	@ 0x44e
 8001376:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001378:	4b39      	ldr	r3, [pc, #228]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]
					break;
 800137e:	e026      	b.n	80013ce <HAL_TIM_PeriodElapsedCallback+0x53a>
				case 3:
					menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME_S4;
 8001380:	4b36      	ldr	r3, [pc, #216]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001382:	f240 424f 	movw	r2, #1103	@ 0x44f
 8001386:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001388:	4b35      	ldr	r3, [pc, #212]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
					break;
 800138e:	e01e      	b.n	80013ce <HAL_TIM_PeriodElapsedCallback+0x53a>
				case 4:
					menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME_S5;
 8001390:	4b32      	ldr	r3, [pc, #200]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001392:	f44f 628a 	mov.w	r2, #1104	@ 0x450
 8001396:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001398:	4b31      	ldr	r3, [pc, #196]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
					break;
 800139e:	e016      	b.n	80013ce <HAL_TIM_PeriodElapsedCallback+0x53a>
				case 5:
					menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME_S6;
 80013a0:	4b2e      	ldr	r3, [pc, #184]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80013a2:	f240 4251 	movw	r2, #1105	@ 0x451
 80013a6:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 80013a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
					break;
 80013ae:	e00e      	b.n	80013ce <HAL_TIM_PeriodElapsedCallback+0x53a>
				case 7:
					menu_flag = PROGRAMS_ADVTEMPCTRL_GENERATE;
 80013b0:	4b2a      	ldr	r3, [pc, #168]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80013b2:	f240 4252 	movw	r2, #1106	@ 0x452
 80013b6:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 80013b8:	4b29      	ldr	r3, [pc, #164]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
					break;
 80013be:	e006      	b.n	80013ce <HAL_TIM_PeriodElapsedCallback+0x53a>
				case 8:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 80013c0:	4b26      	ldr	r3, [pc, #152]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80013c2:	220b      	movs	r2, #11
 80013c4:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 80013c6:	4b26      	ldr	r3, [pc, #152]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
					break;
 80013cc:	bf00      	nop
				}
				break;
 80013ce:	f000 bc2f 	b.w	8001c30 <HAL_TIM_PeriodElapsedCallback+0xd9c>
			case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S1:
				menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME;
 80013d2:	4b22      	ldr	r3, [pc, #136]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80013d4:	226e      	movs	r2, #110	@ 0x6e
 80013d6:	601a      	str	r2, [r3, #0]
				stage1.changePeriod = menu_counter;
 80013d8:	4b21      	ldr	r3, [pc, #132]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	b29a      	uxth	r2, r3
 80013de:	4b21      	ldr	r3, [pc, #132]	@ (8001464 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80013e0:	80da      	strh	r2, [r3, #6]
				stage1.totalDuration = stage1.changePeriod + stage1.duration;
 80013e2:	4b20      	ldr	r3, [pc, #128]	@ (8001464 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80013e4:	88da      	ldrh	r2, [r3, #6]
 80013e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001464 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80013e8:	885b      	ldrh	r3, [r3, #2]
 80013ea:	4413      	add	r3, r2
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001464 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80013f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013f4:	831a      	strh	r2, [r3, #24]
				menu_counter = 0;
 80013f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
				break;
 80013fc:	f000 bc1d 	b.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S2:
				menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME;
 8001400:	4b16      	ldr	r3, [pc, #88]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001402:	226e      	movs	r2, #110	@ 0x6e
 8001404:	601a      	str	r2, [r3, #0]
				stage2.changePeriod = menu_counter;
 8001406:	4b16      	ldr	r3, [pc, #88]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	b29a      	uxth	r2, r3
 800140c:	4b16      	ldr	r3, [pc, #88]	@ (8001468 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 800140e:	80da      	strh	r2, [r3, #6]
				stage2.totalDuration = stage2.changePeriod + stage2.duration;
 8001410:	4b15      	ldr	r3, [pc, #84]	@ (8001468 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8001412:	88da      	ldrh	r2, [r3, #6]
 8001414:	4b14      	ldr	r3, [pc, #80]	@ (8001468 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8001416:	885b      	ldrh	r3, [r3, #2]
 8001418:	4413      	add	r3, r2
 800141a:	b29a      	uxth	r2, r3
 800141c:	4b12      	ldr	r3, [pc, #72]	@ (8001468 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 800141e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001422:	831a      	strh	r2, [r3, #24]
				menu_counter = 1;
 8001424:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001426:	2201      	movs	r2, #1
 8001428:	601a      	str	r2, [r3, #0]
				break;
 800142a:	f000 bc06 	b.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S3:
				menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME;
 800142e:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001430:	226e      	movs	r2, #110	@ 0x6e
 8001432:	601a      	str	r2, [r3, #0]
				stage3.changePeriod = menu_counter;
 8001434:	4b0a      	ldr	r3, [pc, #40]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	b29a      	uxth	r2, r3
 800143a:	4b0c      	ldr	r3, [pc, #48]	@ (800146c <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800143c:	80da      	strh	r2, [r3, #6]
				stage3.totalDuration = stage3.changePeriod + stage3.duration;
 800143e:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8001440:	88da      	ldrh	r2, [r3, #6]
 8001442:	4b0a      	ldr	r3, [pc, #40]	@ (800146c <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8001444:	885b      	ldrh	r3, [r3, #2]
 8001446:	4413      	add	r3, r2
 8001448:	b29a      	uxth	r2, r3
 800144a:	4b08      	ldr	r3, [pc, #32]	@ (800146c <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800144c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001450:	831a      	strh	r2, [r3, #24]
				menu_counter = 2;
 8001452:	4b03      	ldr	r3, [pc, #12]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001454:	2202      	movs	r2, #2
 8001456:	601a      	str	r2, [r3, #0]
				break;
 8001458:	e3ef      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
 800145a:	bf00      	nop
 800145c:	200064e4 	.word	0x200064e4
 8001460:	200064e0 	.word	0x200064e0
 8001464:	20000438 	.word	0x20000438
 8001468:	20001454 	.word	0x20001454
 800146c:	20002470 	.word	0x20002470
 8001470:	2000348c 	.word	0x2000348c
 8001474:	200044a8 	.word	0x200044a8
 8001478:	200054c4 	.word	0x200054c4
			case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S4:
				menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME;
 800147c:	4b95      	ldr	r3, [pc, #596]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 800147e:	226e      	movs	r2, #110	@ 0x6e
 8001480:	601a      	str	r2, [r3, #0]
				stage4.changePeriod = menu_counter;
 8001482:	4b95      	ldr	r3, [pc, #596]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	b29a      	uxth	r2, r3
 8001488:	4b94      	ldr	r3, [pc, #592]	@ (80016dc <HAL_TIM_PeriodElapsedCallback+0x848>)
 800148a:	80da      	strh	r2, [r3, #6]
				stage4.totalDuration = stage4.changePeriod + stage4.duration;
 800148c:	4b93      	ldr	r3, [pc, #588]	@ (80016dc <HAL_TIM_PeriodElapsedCallback+0x848>)
 800148e:	88da      	ldrh	r2, [r3, #6]
 8001490:	4b92      	ldr	r3, [pc, #584]	@ (80016dc <HAL_TIM_PeriodElapsedCallback+0x848>)
 8001492:	885b      	ldrh	r3, [r3, #2]
 8001494:	4413      	add	r3, r2
 8001496:	b29a      	uxth	r2, r3
 8001498:	4b90      	ldr	r3, [pc, #576]	@ (80016dc <HAL_TIM_PeriodElapsedCallback+0x848>)
 800149a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800149e:	831a      	strh	r2, [r3, #24]
				menu_counter = 3;
 80014a0:	4b8d      	ldr	r3, [pc, #564]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 80014a2:	2203      	movs	r2, #3
 80014a4:	601a      	str	r2, [r3, #0]
				break;
 80014a6:	e3c8      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S5:
				menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME;
 80014a8:	4b8a      	ldr	r3, [pc, #552]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 80014aa:	226e      	movs	r2, #110	@ 0x6e
 80014ac:	601a      	str	r2, [r3, #0]
				stage5.changePeriod = menu_counter;
 80014ae:	4b8a      	ldr	r3, [pc, #552]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	4b8a      	ldr	r3, [pc, #552]	@ (80016e0 <HAL_TIM_PeriodElapsedCallback+0x84c>)
 80014b6:	80da      	strh	r2, [r3, #6]
				stage5.totalDuration = stage5.changePeriod + stage5.duration;
 80014b8:	4b89      	ldr	r3, [pc, #548]	@ (80016e0 <HAL_TIM_PeriodElapsedCallback+0x84c>)
 80014ba:	88da      	ldrh	r2, [r3, #6]
 80014bc:	4b88      	ldr	r3, [pc, #544]	@ (80016e0 <HAL_TIM_PeriodElapsedCallback+0x84c>)
 80014be:	885b      	ldrh	r3, [r3, #2]
 80014c0:	4413      	add	r3, r2
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	4b86      	ldr	r3, [pc, #536]	@ (80016e0 <HAL_TIM_PeriodElapsedCallback+0x84c>)
 80014c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014ca:	831a      	strh	r2, [r3, #24]
				menu_counter = 4;
 80014cc:	4b82      	ldr	r3, [pc, #520]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 80014ce:	2204      	movs	r2, #4
 80014d0:	601a      	str	r2, [r3, #0]
				break;
 80014d2:	e3b2      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S6:
				menu_flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME;
 80014d4:	4b7f      	ldr	r3, [pc, #508]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 80014d6:	226e      	movs	r2, #110	@ 0x6e
 80014d8:	601a      	str	r2, [r3, #0]
				stage6.changePeriod = menu_counter;
 80014da:	4b7f      	ldr	r3, [pc, #508]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	b29a      	uxth	r2, r3
 80014e0:	4b80      	ldr	r3, [pc, #512]	@ (80016e4 <HAL_TIM_PeriodElapsedCallback+0x850>)
 80014e2:	80da      	strh	r2, [r3, #6]
				stage6.totalDuration = stage6.changePeriod + stage6.duration;
 80014e4:	4b7f      	ldr	r3, [pc, #508]	@ (80016e4 <HAL_TIM_PeriodElapsedCallback+0x850>)
 80014e6:	88da      	ldrh	r2, [r3, #6]
 80014e8:	4b7e      	ldr	r3, [pc, #504]	@ (80016e4 <HAL_TIM_PeriodElapsedCallback+0x850>)
 80014ea:	885b      	ldrh	r3, [r3, #2]
 80014ec:	4413      	add	r3, r2
 80014ee:	b29a      	uxth	r2, r3
 80014f0:	4b7c      	ldr	r3, [pc, #496]	@ (80016e4 <HAL_TIM_PeriodElapsedCallback+0x850>)
 80014f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014f6:	831a      	strh	r2, [r3, #24]
				menu_counter = 5;
 80014f8:	4b77      	ldr	r3, [pc, #476]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 80014fa:	2205      	movs	r2, #5
 80014fc:	601a      	str	r2, [r3, #0]
				break;
 80014fe:	e39c      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T1:
				switch (menu_counter) {
 8001500:	4b75      	ldr	r3, [pc, #468]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b03      	cmp	r3, #3
 8001506:	d82f      	bhi.n	8001568 <HAL_TIM_PeriodElapsedCallback+0x6d4>
 8001508:	a201      	add	r2, pc, #4	@ (adr r2, 8001510 <HAL_TIM_PeriodElapsedCallback+0x67c>)
 800150a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800150e:	bf00      	nop
 8001510:	08001521 	.word	0x08001521
 8001514:	08001535 	.word	0x08001535
 8001518:	08001545 	.word	0x08001545
 800151c:	0800155b 	.word	0x0800155b
				case 0:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T1_TEMP;
 8001520:	4b6c      	ldr	r3, [pc, #432]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 8001522:	f240 4256 	movw	r2, #1110	@ 0x456
 8001526:	601a      	str	r2, [r3, #0]
					menu_counter = cs1_temp;
 8001528:	4b6f      	ldr	r3, [pc, #444]	@ (80016e8 <HAL_TIM_PeriodElapsedCallback+0x854>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	461a      	mov	r2, r3
 800152e:	4b6a      	ldr	r3, [pc, #424]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8001530:	601a      	str	r2, [r3, #0]
					break;
 8001532:	e01a      	b.n	800156a <HAL_TIM_PeriodElapsedCallback+0x6d6>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T1_DUR;
 8001534:	4b67      	ldr	r3, [pc, #412]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 8001536:	f240 4257 	movw	r2, #1111	@ 0x457
 800153a:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 800153c:	4b66      	ldr	r3, [pc, #408]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
					break;
 8001542:	e012      	b.n	800156a <HAL_TIM_PeriodElapsedCallback+0x6d6>
				case 2:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T1_SETRESET;
 8001544:	4b63      	ldr	r3, [pc, #396]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 8001546:	f44f 628b 	mov.w	r2, #1112	@ 0x458
 800154a:	601a      	str	r2, [r3, #0]
					stage1.state = TRUE;
 800154c:	4b67      	ldr	r3, [pc, #412]	@ (80016ec <HAL_TIM_PeriodElapsedCallback+0x858>)
 800154e:	2201      	movs	r2, #1
 8001550:	715a      	strb	r2, [r3, #5]
					menu_counter = 0;
 8001552:	4b61      	ldr	r3, [pc, #388]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
					break;
 8001558:	e007      	b.n	800156a <HAL_TIM_PeriodElapsedCallback+0x6d6>
				case 3:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 800155a:	4b5e      	ldr	r3, [pc, #376]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 800155c:	220b      	movs	r2, #11
 800155e:	601a      	str	r2, [r3, #0]
					menu_counter = 2;
 8001560:	4b5d      	ldr	r3, [pc, #372]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8001562:	2202      	movs	r2, #2
 8001564:	601a      	str	r2, [r3, #0]
					break;
 8001566:	e000      	b.n	800156a <HAL_TIM_PeriodElapsedCallback+0x6d6>
				default:
					break;
 8001568:	bf00      	nop
				}
				break;
 800156a:	e366      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T1_TEMP:
				menu_flag = PROGRAMS_ADVTEMPCTRL_T1;
 800156c:	4b59      	ldr	r3, [pc, #356]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 800156e:	226f      	movs	r2, #111	@ 0x6f
 8001570:	601a      	str	r2, [r3, #0]
				stage1.temperature = menu_counter;
 8001572:	4b59      	ldr	r3, [pc, #356]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	b29a      	uxth	r2, r3
 8001578:	4b5c      	ldr	r3, [pc, #368]	@ (80016ec <HAL_TIM_PeriodElapsedCallback+0x858>)
 800157a:	801a      	strh	r2, [r3, #0]
				menu_counter = 0;
 800157c:	4b56      	ldr	r3, [pc, #344]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
				break;
 8001582:	e35a      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T1_DUR:
				menu_flag = PROGRAMS_ADVTEMPCTRL_T1;
 8001584:	4b53      	ldr	r3, [pc, #332]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 8001586:	226f      	movs	r2, #111	@ 0x6f
 8001588:	601a      	str	r2, [r3, #0]
				stage1.duration = menu_counter;
 800158a:	4b53      	ldr	r3, [pc, #332]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	b29a      	uxth	r2, r3
 8001590:	4b56      	ldr	r3, [pc, #344]	@ (80016ec <HAL_TIM_PeriodElapsedCallback+0x858>)
 8001592:	805a      	strh	r2, [r3, #2]
				menu_counter = 1;
 8001594:	4b50      	ldr	r3, [pc, #320]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8001596:	2201      	movs	r2, #1
 8001598:	601a      	str	r2, [r3, #0]
				break;
 800159a:	e34e      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T1_SETRESET:
				switch (menu_counter) {
 800159c:	4b4e      	ldr	r3, [pc, #312]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d002      	beq.n	80015aa <HAL_TIM_PeriodElapsedCallback+0x716>
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d018      	beq.n	80015da <HAL_TIM_PeriodElapsedCallback+0x746>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
					menu_counter = 2;
					break;
				}
				break;
 80015a8:	e347      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
					menu_flag = PROGRAMS_ADVTEMPCTRL_T1;
 80015aa:	4b4a      	ldr	r3, [pc, #296]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 80015ac:	226f      	movs	r2, #111	@ 0x6f
 80015ae:	601a      	str	r2, [r3, #0]
					stage1.changePeriod = 0;
 80015b0:	4b4e      	ldr	r3, [pc, #312]	@ (80016ec <HAL_TIM_PeriodElapsedCallback+0x858>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	80da      	strh	r2, [r3, #6]
					stage1.duration = 0;
 80015b6:	4b4d      	ldr	r3, [pc, #308]	@ (80016ec <HAL_TIM_PeriodElapsedCallback+0x858>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	805a      	strh	r2, [r3, #2]
					stage1.state = 0;
 80015bc:	4b4b      	ldr	r3, [pc, #300]	@ (80016ec <HAL_TIM_PeriodElapsedCallback+0x858>)
 80015be:	2200      	movs	r2, #0
 80015c0:	715a      	strb	r2, [r3, #5]
					stage1.temperature = 0;
 80015c2:	4b4a      	ldr	r3, [pc, #296]	@ (80016ec <HAL_TIM_PeriodElapsedCallback+0x858>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	801a      	strh	r2, [r3, #0]
					stage1.totalDuration = 0;
 80015c8:	4b48      	ldr	r3, [pc, #288]	@ (80016ec <HAL_TIM_PeriodElapsedCallback+0x858>)
 80015ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015ce:	2200      	movs	r2, #0
 80015d0:	831a      	strh	r2, [r3, #24]
					menu_counter = 0;
 80015d2:	4b41      	ldr	r3, [pc, #260]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
					break;
 80015d8:	e006      	b.n	80015e8 <HAL_TIM_PeriodElapsedCallback+0x754>
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 80015da:	4b3e      	ldr	r3, [pc, #248]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 80015dc:	220b      	movs	r2, #11
 80015de:	601a      	str	r2, [r3, #0]
					menu_counter = 2;
 80015e0:	4b3d      	ldr	r3, [pc, #244]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 80015e2:	2202      	movs	r2, #2
 80015e4:	601a      	str	r2, [r3, #0]
					break;
 80015e6:	bf00      	nop
				break;
 80015e8:	e327      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T2:
				switch (menu_counter) {
 80015ea:	4b3b      	ldr	r3, [pc, #236]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2b03      	cmp	r3, #3
 80015f0:	d82e      	bhi.n	8001650 <HAL_TIM_PeriodElapsedCallback+0x7bc>
 80015f2:	a201      	add	r2, pc, #4	@ (adr r2, 80015f8 <HAL_TIM_PeriodElapsedCallback+0x764>)
 80015f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f8:	08001609 	.word	0x08001609
 80015fc:	0800161d 	.word	0x0800161d
 8001600:	0800162d 	.word	0x0800162d
 8001604:	08001643 	.word	0x08001643
				case 0:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T2_TEMP;
 8001608:	4b32      	ldr	r3, [pc, #200]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 800160a:	f44f 628c 	mov.w	r2, #1120	@ 0x460
 800160e:	601a      	str	r2, [r3, #0]
					menu_counter = cs1_temp;
 8001610:	4b35      	ldr	r3, [pc, #212]	@ (80016e8 <HAL_TIM_PeriodElapsedCallback+0x854>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	461a      	mov	r2, r3
 8001616:	4b30      	ldr	r3, [pc, #192]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8001618:	601a      	str	r2, [r3, #0]
					break;
 800161a:	e01a      	b.n	8001652 <HAL_TIM_PeriodElapsedCallback+0x7be>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T2_DUR;
 800161c:	4b2d      	ldr	r3, [pc, #180]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 800161e:	f240 4261 	movw	r2, #1121	@ 0x461
 8001622:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001624:	4b2c      	ldr	r3, [pc, #176]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8001626:	2200      	movs	r2, #0
 8001628:	601a      	str	r2, [r3, #0]
					break;
 800162a:	e012      	b.n	8001652 <HAL_TIM_PeriodElapsedCallback+0x7be>
				case 2:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T2_SETRESET;
 800162c:	4b29      	ldr	r3, [pc, #164]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 800162e:	f240 4262 	movw	r2, #1122	@ 0x462
 8001632:	601a      	str	r2, [r3, #0]
					stage2.state = TRUE;
 8001634:	4b2e      	ldr	r3, [pc, #184]	@ (80016f0 <HAL_TIM_PeriodElapsedCallback+0x85c>)
 8001636:	2201      	movs	r2, #1
 8001638:	715a      	strb	r2, [r3, #5]
					menu_counter = 0;
 800163a:	4b27      	ldr	r3, [pc, #156]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
					break;
 8001640:	e007      	b.n	8001652 <HAL_TIM_PeriodElapsedCallback+0x7be>
				case 3:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 8001642:	4b24      	ldr	r3, [pc, #144]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 8001644:	220b      	movs	r2, #11
 8001646:	601a      	str	r2, [r3, #0]
					menu_counter = 3;
 8001648:	4b23      	ldr	r3, [pc, #140]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 800164a:	2203      	movs	r2, #3
 800164c:	601a      	str	r2, [r3, #0]
					break;
 800164e:	e000      	b.n	8001652 <HAL_TIM_PeriodElapsedCallback+0x7be>
				default:
					break;
 8001650:	bf00      	nop
				}
				break;
 8001652:	e2f2      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T2_TEMP:
				menu_flag = PROGRAMS_ADVTEMPCTRL_T2;
 8001654:	4b1f      	ldr	r3, [pc, #124]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 8001656:	2270      	movs	r2, #112	@ 0x70
 8001658:	601a      	str	r2, [r3, #0]
				stage2.temperature = menu_counter;
 800165a:	4b1f      	ldr	r3, [pc, #124]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	b29a      	uxth	r2, r3
 8001660:	4b23      	ldr	r3, [pc, #140]	@ (80016f0 <HAL_TIM_PeriodElapsedCallback+0x85c>)
 8001662:	801a      	strh	r2, [r3, #0]
				menu_counter = 0;
 8001664:	4b1c      	ldr	r3, [pc, #112]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
				break;
 800166a:	e2e6      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T2_DUR:
				menu_flag = PROGRAMS_ADVTEMPCTRL_T2;
 800166c:	4b19      	ldr	r3, [pc, #100]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 800166e:	2270      	movs	r2, #112	@ 0x70
 8001670:	601a      	str	r2, [r3, #0]
				stage2.duration = menu_counter;
 8001672:	4b19      	ldr	r3, [pc, #100]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	b29a      	uxth	r2, r3
 8001678:	4b1d      	ldr	r3, [pc, #116]	@ (80016f0 <HAL_TIM_PeriodElapsedCallback+0x85c>)
 800167a:	805a      	strh	r2, [r3, #2]
				menu_counter = 1;
 800167c:	4b16      	ldr	r3, [pc, #88]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 800167e:	2201      	movs	r2, #1
 8001680:	601a      	str	r2, [r3, #0]
				break;
 8001682:	e2da      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T2_SETRESET:
				switch (menu_counter) {
 8001684:	4b14      	ldr	r3, [pc, #80]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d002      	beq.n	8001692 <HAL_TIM_PeriodElapsedCallback+0x7fe>
 800168c:	2b01      	cmp	r3, #1
 800168e:	d018      	beq.n	80016c2 <HAL_TIM_PeriodElapsedCallback+0x82e>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
					menu_counter = 2;
					break;
				}
				break;
 8001690:	e2d3      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
					menu_flag = PROGRAMS_ADVTEMPCTRL_T2;
 8001692:	4b10      	ldr	r3, [pc, #64]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 8001694:	2270      	movs	r2, #112	@ 0x70
 8001696:	601a      	str	r2, [r3, #0]
					stage2.changePeriod = 0;
 8001698:	4b15      	ldr	r3, [pc, #84]	@ (80016f0 <HAL_TIM_PeriodElapsedCallback+0x85c>)
 800169a:	2200      	movs	r2, #0
 800169c:	80da      	strh	r2, [r3, #6]
					stage2.duration = 0;
 800169e:	4b14      	ldr	r3, [pc, #80]	@ (80016f0 <HAL_TIM_PeriodElapsedCallback+0x85c>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	805a      	strh	r2, [r3, #2]
					stage2.state = 0;
 80016a4:	4b12      	ldr	r3, [pc, #72]	@ (80016f0 <HAL_TIM_PeriodElapsedCallback+0x85c>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	715a      	strb	r2, [r3, #5]
					stage2.temperature = 0;
 80016aa:	4b11      	ldr	r3, [pc, #68]	@ (80016f0 <HAL_TIM_PeriodElapsedCallback+0x85c>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	801a      	strh	r2, [r3, #0]
					stage2.totalDuration = 0;
 80016b0:	4b0f      	ldr	r3, [pc, #60]	@ (80016f0 <HAL_TIM_PeriodElapsedCallback+0x85c>)
 80016b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016b6:	2200      	movs	r2, #0
 80016b8:	831a      	strh	r2, [r3, #24]
					menu_counter = 0;
 80016ba:	4b07      	ldr	r3, [pc, #28]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
					break;
 80016c0:	e006      	b.n	80016d0 <HAL_TIM_PeriodElapsedCallback+0x83c>
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 80016c2:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x840>)
 80016c4:	220b      	movs	r2, #11
 80016c6:	601a      	str	r2, [r3, #0]
					menu_counter = 2;
 80016c8:	4b03      	ldr	r3, [pc, #12]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x844>)
 80016ca:	2202      	movs	r2, #2
 80016cc:	601a      	str	r2, [r3, #0]
					break;
 80016ce:	bf00      	nop
				break;
 80016d0:	e2b3      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
 80016d2:	bf00      	nop
 80016d4:	200064e4 	.word	0x200064e4
 80016d8:	200064e0 	.word	0x200064e0
 80016dc:	2000348c 	.word	0x2000348c
 80016e0:	200044a8 	.word	0x200044a8
 80016e4:	200054c4 	.word	0x200054c4
 80016e8:	200003ac 	.word	0x200003ac
 80016ec:	20000438 	.word	0x20000438
 80016f0:	20001454 	.word	0x20001454
			case PROGRAMS_ADVTEMPCTRL_T3:
				switch (menu_counter) {
 80016f4:	4b94      	ldr	r3, [pc, #592]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2b03      	cmp	r3, #3
 80016fa:	d82f      	bhi.n	800175c <HAL_TIM_PeriodElapsedCallback+0x8c8>
 80016fc:	a201      	add	r2, pc, #4	@ (adr r2, 8001704 <HAL_TIM_PeriodElapsedCallback+0x870>)
 80016fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001702:	bf00      	nop
 8001704:	08001715 	.word	0x08001715
 8001708:	08001729 	.word	0x08001729
 800170c:	08001739 	.word	0x08001739
 8001710:	0800174f 	.word	0x0800174f
				case 0:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T3_TEMP;
 8001714:	4b8d      	ldr	r3, [pc, #564]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8001716:	f240 426a 	movw	r2, #1130	@ 0x46a
 800171a:	601a      	str	r2, [r3, #0]
					menu_counter = cs1_temp;
 800171c:	4b8c      	ldr	r3, [pc, #560]	@ (8001950 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	461a      	mov	r2, r3
 8001722:	4b89      	ldr	r3, [pc, #548]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001724:	601a      	str	r2, [r3, #0]
					break;
 8001726:	e01a      	b.n	800175e <HAL_TIM_PeriodElapsedCallback+0x8ca>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T3_DUR;
 8001728:	4b88      	ldr	r3, [pc, #544]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 800172a:	f240 426b 	movw	r2, #1131	@ 0x46b
 800172e:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001730:	4b85      	ldr	r3, [pc, #532]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
					break;
 8001736:	e012      	b.n	800175e <HAL_TIM_PeriodElapsedCallback+0x8ca>
				case 2:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T3_SETRESET;
 8001738:	4b84      	ldr	r3, [pc, #528]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 800173a:	f240 426c 	movw	r2, #1132	@ 0x46c
 800173e:	601a      	str	r2, [r3, #0]
					stage3.state = TRUE;
 8001740:	4b84      	ldr	r3, [pc, #528]	@ (8001954 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8001742:	2201      	movs	r2, #1
 8001744:	715a      	strb	r2, [r3, #5]
					menu_counter = 0;
 8001746:	4b80      	ldr	r3, [pc, #512]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
					break;
 800174c:	e007      	b.n	800175e <HAL_TIM_PeriodElapsedCallback+0x8ca>
				case 3:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 800174e:	4b7f      	ldr	r3, [pc, #508]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8001750:	220b      	movs	r2, #11
 8001752:	601a      	str	r2, [r3, #0]
					menu_counter = 2;
 8001754:	4b7c      	ldr	r3, [pc, #496]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001756:	2202      	movs	r2, #2
 8001758:	601a      	str	r2, [r3, #0]
					break;
 800175a:	e000      	b.n	800175e <HAL_TIM_PeriodElapsedCallback+0x8ca>
				default:
					break;
 800175c:	bf00      	nop
				}
				break;
 800175e:	e26c      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T3_TEMP:
				menu_flag = PROGRAMS_ADVTEMPCTRL_T3;
 8001760:	4b7a      	ldr	r3, [pc, #488]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8001762:	2271      	movs	r2, #113	@ 0x71
 8001764:	601a      	str	r2, [r3, #0]
				stage3.temperature = menu_counter;
 8001766:	4b78      	ldr	r3, [pc, #480]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	b29a      	uxth	r2, r3
 800176c:	4b79      	ldr	r3, [pc, #484]	@ (8001954 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 800176e:	801a      	strh	r2, [r3, #0]
				menu_counter = 0;
 8001770:	4b75      	ldr	r3, [pc, #468]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
				break;
 8001776:	e260      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T3_DUR:
				menu_flag = PROGRAMS_ADVTEMPCTRL_T3;
 8001778:	4b74      	ldr	r3, [pc, #464]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 800177a:	2271      	movs	r2, #113	@ 0x71
 800177c:	601a      	str	r2, [r3, #0]
				stage3.duration = menu_counter;
 800177e:	4b72      	ldr	r3, [pc, #456]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	b29a      	uxth	r2, r3
 8001784:	4b73      	ldr	r3, [pc, #460]	@ (8001954 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8001786:	805a      	strh	r2, [r3, #2]
				menu_counter = 1;
 8001788:	4b6f      	ldr	r3, [pc, #444]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 800178a:	2201      	movs	r2, #1
 800178c:	601a      	str	r2, [r3, #0]
				break;
 800178e:	e254      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T3_SETRESET:
				switch (menu_counter) {
 8001790:	4b6d      	ldr	r3, [pc, #436]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d002      	beq.n	800179e <HAL_TIM_PeriodElapsedCallback+0x90a>
 8001798:	2b01      	cmp	r3, #1
 800179a:	d018      	beq.n	80017ce <HAL_TIM_PeriodElapsedCallback+0x93a>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
					menu_counter = 2;
					break;
				}
				break;
 800179c:	e24d      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
					menu_flag = PROGRAMS_ADVTEMPCTRL_T3;
 800179e:	4b6b      	ldr	r3, [pc, #428]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 80017a0:	2271      	movs	r2, #113	@ 0x71
 80017a2:	601a      	str	r2, [r3, #0]
					stage3.changePeriod = 0;
 80017a4:	4b6b      	ldr	r3, [pc, #428]	@ (8001954 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	80da      	strh	r2, [r3, #6]
					stage3.duration = 0;
 80017aa:	4b6a      	ldr	r3, [pc, #424]	@ (8001954 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	805a      	strh	r2, [r3, #2]
					stage3.state = 0;
 80017b0:	4b68      	ldr	r3, [pc, #416]	@ (8001954 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	715a      	strb	r2, [r3, #5]
					stage3.temperature = 0;
 80017b6:	4b67      	ldr	r3, [pc, #412]	@ (8001954 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	801a      	strh	r2, [r3, #0]
					stage3.totalDuration = 0;
 80017bc:	4b65      	ldr	r3, [pc, #404]	@ (8001954 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80017be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017c2:	2200      	movs	r2, #0
 80017c4:	831a      	strh	r2, [r3, #24]
					menu_counter = 0;
 80017c6:	4b60      	ldr	r3, [pc, #384]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
					break;
 80017cc:	e006      	b.n	80017dc <HAL_TIM_PeriodElapsedCallback+0x948>
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 80017ce:	4b5f      	ldr	r3, [pc, #380]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 80017d0:	220b      	movs	r2, #11
 80017d2:	601a      	str	r2, [r3, #0]
					menu_counter = 2;
 80017d4:	4b5c      	ldr	r3, [pc, #368]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 80017d6:	2202      	movs	r2, #2
 80017d8:	601a      	str	r2, [r3, #0]
					break;
 80017da:	bf00      	nop
				break;
 80017dc:	e22d      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T4:
				switch (menu_counter) {
 80017de:	4b5a      	ldr	r3, [pc, #360]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d82e      	bhi.n	8001844 <HAL_TIM_PeriodElapsedCallback+0x9b0>
 80017e6:	a201      	add	r2, pc, #4	@ (adr r2, 80017ec <HAL_TIM_PeriodElapsedCallback+0x958>)
 80017e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ec:	080017fd 	.word	0x080017fd
 80017f0:	08001811 	.word	0x08001811
 80017f4:	08001821 	.word	0x08001821
 80017f8:	08001837 	.word	0x08001837
				case 0:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T4_TEMP;
 80017fc:	4b53      	ldr	r3, [pc, #332]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 80017fe:	f240 4274 	movw	r2, #1140	@ 0x474
 8001802:	601a      	str	r2, [r3, #0]
					menu_counter = cs1_temp;
 8001804:	4b52      	ldr	r3, [pc, #328]	@ (8001950 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	461a      	mov	r2, r3
 800180a:	4b4f      	ldr	r3, [pc, #316]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 800180c:	601a      	str	r2, [r3, #0]
					break;
 800180e:	e01a      	b.n	8001846 <HAL_TIM_PeriodElapsedCallback+0x9b2>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T4_DUR;
 8001810:	4b4e      	ldr	r3, [pc, #312]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8001812:	f240 4275 	movw	r2, #1141	@ 0x475
 8001816:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001818:	4b4b      	ldr	r3, [pc, #300]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
					break;
 800181e:	e012      	b.n	8001846 <HAL_TIM_PeriodElapsedCallback+0x9b2>
				case 2:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T4_SETRESET;
 8001820:	4b4a      	ldr	r3, [pc, #296]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8001822:	f240 4276 	movw	r2, #1142	@ 0x476
 8001826:	601a      	str	r2, [r3, #0]
					stage4.state = TRUE;
 8001828:	4b4b      	ldr	r3, [pc, #300]	@ (8001958 <HAL_TIM_PeriodElapsedCallback+0xac4>)
 800182a:	2201      	movs	r2, #1
 800182c:	715a      	strb	r2, [r3, #5]
					menu_counter = 0;
 800182e:	4b46      	ldr	r3, [pc, #280]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
					break;
 8001834:	e007      	b.n	8001846 <HAL_TIM_PeriodElapsedCallback+0x9b2>
				case 3:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 8001836:	4b45      	ldr	r3, [pc, #276]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8001838:	220b      	movs	r2, #11
 800183a:	601a      	str	r2, [r3, #0]
					menu_counter = 2;
 800183c:	4b42      	ldr	r3, [pc, #264]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 800183e:	2202      	movs	r2, #2
 8001840:	601a      	str	r2, [r3, #0]
					break;
 8001842:	e000      	b.n	8001846 <HAL_TIM_PeriodElapsedCallback+0x9b2>
				default:
					break;
 8001844:	bf00      	nop
				}
				break;
 8001846:	e1f8      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T4_TEMP:
				menu_flag = PROGRAMS_ADVTEMPCTRL_T4;
 8001848:	4b40      	ldr	r3, [pc, #256]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 800184a:	2272      	movs	r2, #114	@ 0x72
 800184c:	601a      	str	r2, [r3, #0]
				stage4.temperature = menu_counter;
 800184e:	4b3e      	ldr	r3, [pc, #248]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	b29a      	uxth	r2, r3
 8001854:	4b40      	ldr	r3, [pc, #256]	@ (8001958 <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8001856:	801a      	strh	r2, [r3, #0]
				menu_counter = 0;
 8001858:	4b3b      	ldr	r3, [pc, #236]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
				break;
 800185e:	e1ec      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T4_DUR:
				menu_flag = PROGRAMS_ADVTEMPCTRL_T4;
 8001860:	4b3a      	ldr	r3, [pc, #232]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8001862:	2272      	movs	r2, #114	@ 0x72
 8001864:	601a      	str	r2, [r3, #0]
				stage4.duration = menu_counter;
 8001866:	4b38      	ldr	r3, [pc, #224]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	b29a      	uxth	r2, r3
 800186c:	4b3a      	ldr	r3, [pc, #232]	@ (8001958 <HAL_TIM_PeriodElapsedCallback+0xac4>)
 800186e:	805a      	strh	r2, [r3, #2]
				menu_counter = 1;
 8001870:	4b35      	ldr	r3, [pc, #212]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001872:	2201      	movs	r2, #1
 8001874:	601a      	str	r2, [r3, #0]
				break;
 8001876:	e1e0      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T4_SETRESET:
				switch (menu_counter) {
 8001878:	4b33      	ldr	r3, [pc, #204]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <HAL_TIM_PeriodElapsedCallback+0x9f2>
 8001880:	2b01      	cmp	r3, #1
 8001882:	d018      	beq.n	80018b6 <HAL_TIM_PeriodElapsedCallback+0xa22>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
					menu_counter = 2;
					break;
				}
				break;
 8001884:	e1d9      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
					menu_flag = PROGRAMS_ADVTEMPCTRL_T4;
 8001886:	4b31      	ldr	r3, [pc, #196]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8001888:	2272      	movs	r2, #114	@ 0x72
 800188a:	601a      	str	r2, [r3, #0]
					stage4.changePeriod = 0;
 800188c:	4b32      	ldr	r3, [pc, #200]	@ (8001958 <HAL_TIM_PeriodElapsedCallback+0xac4>)
 800188e:	2200      	movs	r2, #0
 8001890:	80da      	strh	r2, [r3, #6]
					stage4.duration = 0;
 8001892:	4b31      	ldr	r3, [pc, #196]	@ (8001958 <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8001894:	2200      	movs	r2, #0
 8001896:	805a      	strh	r2, [r3, #2]
					stage4.state = 0;
 8001898:	4b2f      	ldr	r3, [pc, #188]	@ (8001958 <HAL_TIM_PeriodElapsedCallback+0xac4>)
 800189a:	2200      	movs	r2, #0
 800189c:	715a      	strb	r2, [r3, #5]
					stage4.temperature = 0;
 800189e:	4b2e      	ldr	r3, [pc, #184]	@ (8001958 <HAL_TIM_PeriodElapsedCallback+0xac4>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	801a      	strh	r2, [r3, #0]
					stage4.totalDuration = 0;
 80018a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001958 <HAL_TIM_PeriodElapsedCallback+0xac4>)
 80018a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018aa:	2200      	movs	r2, #0
 80018ac:	831a      	strh	r2, [r3, #24]
					menu_counter = 0;
 80018ae:	4b26      	ldr	r3, [pc, #152]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
					break;
 80018b4:	e006      	b.n	80018c4 <HAL_TIM_PeriodElapsedCallback+0xa30>
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 80018b6:	4b25      	ldr	r3, [pc, #148]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 80018b8:	220b      	movs	r2, #11
 80018ba:	601a      	str	r2, [r3, #0]
					menu_counter = 2;
 80018bc:	4b22      	ldr	r3, [pc, #136]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 80018be:	2202      	movs	r2, #2
 80018c0:	601a      	str	r2, [r3, #0]
					break;
 80018c2:	bf00      	nop
				break;
 80018c4:	e1b9      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T5:
				switch (menu_counter) {
 80018c6:	4b20      	ldr	r3, [pc, #128]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2b03      	cmp	r3, #3
 80018cc:	d82e      	bhi.n	800192c <HAL_TIM_PeriodElapsedCallback+0xa98>
 80018ce:	a201      	add	r2, pc, #4	@ (adr r2, 80018d4 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 80018d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d4:	080018e5 	.word	0x080018e5
 80018d8:	080018f9 	.word	0x080018f9
 80018dc:	08001909 	.word	0x08001909
 80018e0:	0800191f 	.word	0x0800191f
				case 0:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T5_TEMP;
 80018e4:	4b19      	ldr	r3, [pc, #100]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 80018e6:	f240 427e 	movw	r2, #1150	@ 0x47e
 80018ea:	601a      	str	r2, [r3, #0]
					menu_counter = cs1_temp;
 80018ec:	4b18      	ldr	r3, [pc, #96]	@ (8001950 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	461a      	mov	r2, r3
 80018f2:	4b15      	ldr	r3, [pc, #84]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 80018f4:	601a      	str	r2, [r3, #0]
					break;
 80018f6:	e01a      	b.n	800192e <HAL_TIM_PeriodElapsedCallback+0xa9a>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T5_DUR;
 80018f8:	4b14      	ldr	r3, [pc, #80]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 80018fa:	f240 427f 	movw	r2, #1151	@ 0x47f
 80018fe:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001900:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
					break;
 8001906:	e012      	b.n	800192e <HAL_TIM_PeriodElapsedCallback+0xa9a>
				case 2:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T5_SETRESET;
 8001908:	4b10      	ldr	r3, [pc, #64]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 800190a:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 800190e:	601a      	str	r2, [r3, #0]
					stage5.state = TRUE;
 8001910:	4b12      	ldr	r3, [pc, #72]	@ (800195c <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8001912:	2201      	movs	r2, #1
 8001914:	715a      	strb	r2, [r3, #5]
					menu_counter = 0;
 8001916:	4b0c      	ldr	r3, [pc, #48]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
					break;
 800191c:	e007      	b.n	800192e <HAL_TIM_PeriodElapsedCallback+0xa9a>
				case 3:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 800191e:	4b0b      	ldr	r3, [pc, #44]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8001920:	220b      	movs	r2, #11
 8001922:	601a      	str	r2, [r3, #0]
					menu_counter = 2;
 8001924:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001926:	2202      	movs	r2, #2
 8001928:	601a      	str	r2, [r3, #0]
					break;
 800192a:	e000      	b.n	800192e <HAL_TIM_PeriodElapsedCallback+0xa9a>
				default:
					break;
 800192c:	bf00      	nop
				}
				break;
 800192e:	e184      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T5_TEMP:
				menu_flag = PROGRAMS_ADVTEMPCTRL_T5;
 8001930:	4b06      	ldr	r3, [pc, #24]	@ (800194c <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8001932:	2273      	movs	r2, #115	@ 0x73
 8001934:	601a      	str	r2, [r3, #0]
				stage5.temperature = menu_counter;
 8001936:	4b04      	ldr	r3, [pc, #16]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	b29a      	uxth	r2, r3
 800193c:	4b07      	ldr	r3, [pc, #28]	@ (800195c <HAL_TIM_PeriodElapsedCallback+0xac8>)
 800193e:	801a      	strh	r2, [r3, #0]
				menu_counter = 0;
 8001940:	4b01      	ldr	r3, [pc, #4]	@ (8001948 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
				break;
 8001946:	e178      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
 8001948:	200064e0 	.word	0x200064e0
 800194c:	200064e4 	.word	0x200064e4
 8001950:	200003ac 	.word	0x200003ac
 8001954:	20002470 	.word	0x20002470
 8001958:	2000348c 	.word	0x2000348c
 800195c:	200044a8 	.word	0x200044a8
			case PROGRAMS_ADVTEMPCTRL_T5_DUR:
				menu_flag = PROGRAMS_ADVTEMPCTRL_T5;
 8001960:	4b9b      	ldr	r3, [pc, #620]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001962:	2273      	movs	r2, #115	@ 0x73
 8001964:	601a      	str	r2, [r3, #0]
				stage5.duration = menu_counter;
 8001966:	4b9b      	ldr	r3, [pc, #620]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	b29a      	uxth	r2, r3
 800196c:	4b9a      	ldr	r3, [pc, #616]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xd44>)
 800196e:	805a      	strh	r2, [r3, #2]
				menu_counter = 1;
 8001970:	4b98      	ldr	r3, [pc, #608]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001972:	2201      	movs	r2, #1
 8001974:	601a      	str	r2, [r3, #0]
				break;
 8001976:	e160      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T5_SETRESET:
				switch (menu_counter) {
 8001978:	4b96      	ldr	r3, [pc, #600]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d002      	beq.n	8001986 <HAL_TIM_PeriodElapsedCallback+0xaf2>
 8001980:	2b01      	cmp	r3, #1
 8001982:	d018      	beq.n	80019b6 <HAL_TIM_PeriodElapsedCallback+0xb22>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
					menu_counter = 2;
					break;
				}
				break;
 8001984:	e159      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
					menu_flag = PROGRAMS_ADVTEMPCTRL_T5;
 8001986:	4b92      	ldr	r3, [pc, #584]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001988:	2273      	movs	r2, #115	@ 0x73
 800198a:	601a      	str	r2, [r3, #0]
					stage5.changePeriod = 0;
 800198c:	4b92      	ldr	r3, [pc, #584]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xd44>)
 800198e:	2200      	movs	r2, #0
 8001990:	80da      	strh	r2, [r3, #6]
					stage5.duration = 0;
 8001992:	4b91      	ldr	r3, [pc, #580]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xd44>)
 8001994:	2200      	movs	r2, #0
 8001996:	805a      	strh	r2, [r3, #2]
					stage5.state = 0;
 8001998:	4b8f      	ldr	r3, [pc, #572]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xd44>)
 800199a:	2200      	movs	r2, #0
 800199c:	715a      	strb	r2, [r3, #5]
					stage5.temperature = 0;
 800199e:	4b8e      	ldr	r3, [pc, #568]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xd44>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	801a      	strh	r2, [r3, #0]
					stage5.totalDuration = 0;
 80019a4:	4b8c      	ldr	r3, [pc, #560]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xd44>)
 80019a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019aa:	2200      	movs	r2, #0
 80019ac:	831a      	strh	r2, [r3, #24]
					menu_counter = 0;
 80019ae:	4b89      	ldr	r3, [pc, #548]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
					break;
 80019b4:	e006      	b.n	80019c4 <HAL_TIM_PeriodElapsedCallback+0xb30>
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 80019b6:	4b86      	ldr	r3, [pc, #536]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 80019b8:	220b      	movs	r2, #11
 80019ba:	601a      	str	r2, [r3, #0]
					menu_counter = 2;
 80019bc:	4b85      	ldr	r3, [pc, #532]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 80019be:	2202      	movs	r2, #2
 80019c0:	601a      	str	r2, [r3, #0]
					break;
 80019c2:	bf00      	nop
				break;
 80019c4:	e139      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T6:
				switch (menu_counter) {
 80019c6:	4b83      	ldr	r3, [pc, #524]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2b03      	cmp	r3, #3
 80019cc:	d82e      	bhi.n	8001a2c <HAL_TIM_PeriodElapsedCallback+0xb98>
 80019ce:	a201      	add	r2, pc, #4	@ (adr r2, 80019d4 <HAL_TIM_PeriodElapsedCallback+0xb40>)
 80019d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d4:	080019e5 	.word	0x080019e5
 80019d8:	080019f9 	.word	0x080019f9
 80019dc:	08001a09 	.word	0x08001a09
 80019e0:	08001a1f 	.word	0x08001a1f
				case 0:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T6_TEMP;
 80019e4:	4b7a      	ldr	r3, [pc, #488]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 80019e6:	f44f 6291 	mov.w	r2, #1160	@ 0x488
 80019ea:	601a      	str	r2, [r3, #0]
					menu_counter = cs1_temp;
 80019ec:	4b7b      	ldr	r3, [pc, #492]	@ (8001bdc <HAL_TIM_PeriodElapsedCallback+0xd48>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	4b78      	ldr	r3, [pc, #480]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 80019f4:	601a      	str	r2, [r3, #0]
					break;
 80019f6:	e01a      	b.n	8001a2e <HAL_TIM_PeriodElapsedCallback+0xb9a>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T6_DUR;
 80019f8:	4b75      	ldr	r3, [pc, #468]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 80019fa:	f240 4289 	movw	r2, #1161	@ 0x489
 80019fe:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001a00:	4b74      	ldr	r3, [pc, #464]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
					break;
 8001a06:	e012      	b.n	8001a2e <HAL_TIM_PeriodElapsedCallback+0xb9a>
				case 2:
					menu_flag = PROGRAMS_ADVTEMPCTRL_T6_SETRESET;
 8001a08:	4b71      	ldr	r3, [pc, #452]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001a0a:	f240 428a 	movw	r2, #1162	@ 0x48a
 8001a0e:	601a      	str	r2, [r3, #0]
					stage6.state = TRUE;
 8001a10:	4b73      	ldr	r3, [pc, #460]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0xd4c>)
 8001a12:	2201      	movs	r2, #1
 8001a14:	715a      	strb	r2, [r3, #5]
					menu_counter = 0;
 8001a16:	4b6f      	ldr	r3, [pc, #444]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	601a      	str	r2, [r3, #0]
					break;
 8001a1c:	e007      	b.n	8001a2e <HAL_TIM_PeriodElapsedCallback+0xb9a>
				case 3:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 8001a1e:	4b6c      	ldr	r3, [pc, #432]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001a20:	220b      	movs	r2, #11
 8001a22:	601a      	str	r2, [r3, #0]
					menu_counter = 2;
 8001a24:	4b6b      	ldr	r3, [pc, #428]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001a26:	2202      	movs	r2, #2
 8001a28:	601a      	str	r2, [r3, #0]
					break;
 8001a2a:	e000      	b.n	8001a2e <HAL_TIM_PeriodElapsedCallback+0xb9a>
				default:
					break;
 8001a2c:	bf00      	nop
				}
				break;
 8001a2e:	e104      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T6_TEMP:
				menu_flag = PROGRAMS_ADVTEMPCTRL_T6;
 8001a30:	4b67      	ldr	r3, [pc, #412]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001a32:	2274      	movs	r2, #116	@ 0x74
 8001a34:	601a      	str	r2, [r3, #0]
				stage6.temperature = menu_counter;
 8001a36:	4b67      	ldr	r3, [pc, #412]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	4b68      	ldr	r3, [pc, #416]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0xd4c>)
 8001a3e:	801a      	strh	r2, [r3, #0]
				menu_counter = 0;
 8001a40:	4b64      	ldr	r3, [pc, #400]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
				break;
 8001a46:	e0f8      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T6_DUR:
				menu_flag = PROGRAMS_ADVTEMPCTRL_T6;
 8001a48:	4b61      	ldr	r3, [pc, #388]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001a4a:	2274      	movs	r2, #116	@ 0x74
 8001a4c:	601a      	str	r2, [r3, #0]
				stage6.duration = menu_counter;
 8001a4e:	4b61      	ldr	r3, [pc, #388]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	b29a      	uxth	r2, r3
 8001a54:	4b62      	ldr	r3, [pc, #392]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0xd4c>)
 8001a56:	805a      	strh	r2, [r3, #2]
				menu_counter = 1;
 8001a58:	4b5e      	ldr	r3, [pc, #376]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	601a      	str	r2, [r3, #0]
				break;
 8001a5e:	e0ec      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case PROGRAMS_ADVTEMPCTRL_T6_SETRESET:
				switch (menu_counter) {
 8001a60:	4b5c      	ldr	r3, [pc, #368]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d002      	beq.n	8001a6e <HAL_TIM_PeriodElapsedCallback+0xbda>
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d018      	beq.n	8001a9e <HAL_TIM_PeriodElapsedCallback+0xc0a>
				case 1:
					menu_flag = PROGRAMS_ADVTEMPCTRL;
					menu_counter = 2;
					break;
				}
				break;
 8001a6c:	e0e5      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
					menu_flag = PROGRAMS_ADVTEMPCTRL_T6;
 8001a6e:	4b58      	ldr	r3, [pc, #352]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001a70:	2274      	movs	r2, #116	@ 0x74
 8001a72:	601a      	str	r2, [r3, #0]
					stage6.changePeriod = 0;
 8001a74:	4b5a      	ldr	r3, [pc, #360]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0xd4c>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	80da      	strh	r2, [r3, #6]
					stage6.duration = 0;
 8001a7a:	4b59      	ldr	r3, [pc, #356]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0xd4c>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	805a      	strh	r2, [r3, #2]
					stage6.state = 0;
 8001a80:	4b57      	ldr	r3, [pc, #348]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0xd4c>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	715a      	strb	r2, [r3, #5]
					stage6.temperature = 0;
 8001a86:	4b56      	ldr	r3, [pc, #344]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0xd4c>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	801a      	strh	r2, [r3, #0]
					stage6.totalDuration = 0;
 8001a8c:	4b54      	ldr	r3, [pc, #336]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0xd4c>)
 8001a8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a92:	2200      	movs	r2, #0
 8001a94:	831a      	strh	r2, [r3, #24]
					menu_counter = 0;
 8001a96:	4b4f      	ldr	r3, [pc, #316]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
					break;
 8001a9c:	e006      	b.n	8001aac <HAL_TIM_PeriodElapsedCallback+0xc18>
					menu_flag = PROGRAMS_ADVTEMPCTRL;
 8001a9e:	4b4c      	ldr	r3, [pc, #304]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001aa0:	220b      	movs	r2, #11
 8001aa2:	601a      	str	r2, [r3, #0]
					menu_counter = 2;
 8001aa4:	4b4b      	ldr	r3, [pc, #300]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001aa6:	2202      	movs	r2, #2
 8001aa8:	601a      	str	r2, [r3, #0]
					break;
 8001aaa:	bf00      	nop
				break;
 8001aac:	e0c5      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case SETTINGS:
				switch (menu_counter) {
 8001aae:	4b49      	ldr	r3, [pc, #292]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2b03      	cmp	r3, #3
 8001ab4:	f200 80be 	bhi.w	8001c34 <HAL_TIM_PeriodElapsedCallback+0xda0>
 8001ab8:	a201      	add	r2, pc, #4	@ (adr r2, 8001ac0 <HAL_TIM_PeriodElapsedCallback+0xc2c>)
 8001aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001abe:	bf00      	nop
 8001ac0:	08001aed 	.word	0x08001aed
 8001ac4:	08001aed 	.word	0x08001aed
 8001ac8:	08001ad1 	.word	0x08001ad1
 8001acc:	08001adf 	.word	0x08001adf
				case 0:
					break;
				case 1:
					break;
				case 2:
					menu_flag = SETTINGS_TIMEDATE;
 8001ad0:	4b3f      	ldr	r3, [pc, #252]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001ad2:	2216      	movs	r2, #22
 8001ad4:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001ad6:	4b3f      	ldr	r3, [pc, #252]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
					break;
 8001adc:	e007      	b.n	8001aee <HAL_TIM_PeriodElapsedCallback+0xc5a>
				case 3:
					menu_flag = HOME;
 8001ade:	4b3c      	ldr	r3, [pc, #240]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001ae4:	4b3b      	ldr	r3, [pc, #236]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
					break;
 8001aea:	e000      	b.n	8001aee <HAL_TIM_PeriodElapsedCallback+0xc5a>
					break;
 8001aec:	bf00      	nop
				}
				break;
 8001aee:	e0a1      	b.n	8001c34 <HAL_TIM_PeriodElapsedCallback+0xda0>
			case SETTINGS_TIMEDATE:
				switch (menu_counter) {
 8001af0:	4b38      	ldr	r3, [pc, #224]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2b05      	cmp	r3, #5
 8001af6:	f200 809f 	bhi.w	8001c38 <HAL_TIM_PeriodElapsedCallback+0xda4>
 8001afa:	a201      	add	r2, pc, #4	@ (adr r2, 8001b00 <HAL_TIM_PeriodElapsedCallback+0xc6c>)
 8001afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b00:	08001b19 	.word	0x08001b19
 8001b04:	08001b2b 	.word	0x08001b2b
 8001b08:	08001b3d 	.word	0x08001b3d
 8001b0c:	08001b4f 	.word	0x08001b4f
 8001b10:	08001b61 	.word	0x08001b61
 8001b14:	08001b71 	.word	0x08001b71
				case 0:
					menu_flag = SETTINGS_TIMEDATE_HOUR;
 8001b18:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001b1a:	22dc      	movs	r2, #220	@ 0xdc
 8001b1c:	601a      	str	r2, [r3, #0]
					menu_counter = hour;
 8001b1e:	4b31      	ldr	r3, [pc, #196]	@ (8001be4 <HAL_TIM_PeriodElapsedCallback+0xd50>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	461a      	mov	r2, r3
 8001b24:	4b2b      	ldr	r3, [pc, #172]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001b26:	601a      	str	r2, [r3, #0]

					break;
 8001b28:	e029      	b.n	8001b7e <HAL_TIM_PeriodElapsedCallback+0xcea>
				case 1:
					menu_flag = SETTINGS_TIMEDATE_MINUTE;
 8001b2a:	4b29      	ldr	r3, [pc, #164]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001b2c:	22dd      	movs	r2, #221	@ 0xdd
 8001b2e:	601a      	str	r2, [r3, #0]
					menu_counter = minute;
 8001b30:	4b2d      	ldr	r3, [pc, #180]	@ (8001be8 <HAL_TIM_PeriodElapsedCallback+0xd54>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	461a      	mov	r2, r3
 8001b36:	4b27      	ldr	r3, [pc, #156]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001b38:	601a      	str	r2, [r3, #0]
					break;
 8001b3a:	e020      	b.n	8001b7e <HAL_TIM_PeriodElapsedCallback+0xcea>
				case 2:
					menu_flag = SETTINGS_TIMEDATE_DAY;
 8001b3c:	4b24      	ldr	r3, [pc, #144]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001b3e:	22de      	movs	r2, #222	@ 0xde
 8001b40:	601a      	str	r2, [r3, #0]
					menu_counter = date;
 8001b42:	4b2a      	ldr	r3, [pc, #168]	@ (8001bec <HAL_TIM_PeriodElapsedCallback+0xd58>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	461a      	mov	r2, r3
 8001b48:	4b22      	ldr	r3, [pc, #136]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001b4a:	601a      	str	r2, [r3, #0]
					break;
 8001b4c:	e017      	b.n	8001b7e <HAL_TIM_PeriodElapsedCallback+0xcea>
				case 3:
					menu_flag = SETTINGS_TIMEDATE_MONTH;
 8001b4e:	4b20      	ldr	r3, [pc, #128]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001b50:	22df      	movs	r2, #223	@ 0xdf
 8001b52:	601a      	str	r2, [r3, #0]
					menu_counter = month;
 8001b54:	4b26      	ldr	r3, [pc, #152]	@ (8001bf0 <HAL_TIM_PeriodElapsedCallback+0xd5c>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001b5c:	601a      	str	r2, [r3, #0]
					break;
 8001b5e:	e00e      	b.n	8001b7e <HAL_TIM_PeriodElapsedCallback+0xcea>
				case 4:
					menu_flag = SETTINGS_TIMEDATE_YEAR;
 8001b60:	4b1b      	ldr	r3, [pc, #108]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001b62:	22e0      	movs	r2, #224	@ 0xe0
 8001b64:	601a      	str	r2, [r3, #0]
					menu_counter = year;
 8001b66:	4b23      	ldr	r3, [pc, #140]	@ (8001bf4 <HAL_TIM_PeriodElapsedCallback+0xd60>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a1a      	ldr	r2, [pc, #104]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001b6c:	6013      	str	r3, [r2, #0]
					break;
 8001b6e:	e006      	b.n	8001b7e <HAL_TIM_PeriodElapsedCallback+0xcea>
				case 5:
					menu_flag = HOME;
 8001b70:	4b17      	ldr	r3, [pc, #92]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
					menu_counter = 0;
 8001b76:	4b17      	ldr	r3, [pc, #92]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
					break;
 8001b7c:	bf00      	nop
				}

				break;
 8001b7e:	e05b      	b.n	8001c38 <HAL_TIM_PeriodElapsedCallback+0xda4>
			case SETTINGS_TIMEDATE_HOUR:
				menu_flag = SETTINGS_TIMEDATE;
 8001b80:	4b13      	ldr	r3, [pc, #76]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001b82:	2216      	movs	r2, #22
 8001b84:	601a      	str	r2, [r3, #0]
				DS1307_SetHour(menu_counter);
 8001b86:	4b13      	ldr	r3, [pc, #76]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff f901 	bl	8000d94 <DS1307_SetHour>
				menu_counter = 0;
 8001b92:	4b10      	ldr	r3, [pc, #64]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
				break;
 8001b98:	e04f      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case SETTINGS_TIMEDATE_MINUTE:
				menu_flag = SETTINGS_TIMEDATE;
 8001b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001b9c:	2216      	movs	r2, #22
 8001b9e:	601a      	str	r2, [r3, #0]
				DS1307_SetMinute(menu_counter);
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff f909 	bl	8000dbe <DS1307_SetMinute>
				menu_counter = 1;
 8001bac:	4b09      	ldr	r3, [pc, #36]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001bae:	2201      	movs	r2, #1
 8001bb0:	601a      	str	r2, [r3, #0]
				break;
 8001bb2:	e042      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case SETTINGS_TIMEDATE_DAY:
				menu_flag = SETTINGS_TIMEDATE;
 8001bb4:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd3c>)
 8001bb6:	2216      	movs	r2, #22
 8001bb8:	601a      	str	r2, [r3, #0]
				DS1307_SetDate(menu_counter);
 8001bba:	4b06      	ldr	r3, [pc, #24]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff f899 	bl	8000cf8 <DS1307_SetDate>
				menu_counter = 2;
 8001bc6:	4b03      	ldr	r3, [pc, #12]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd40>)
 8001bc8:	2202      	movs	r2, #2
 8001bca:	601a      	str	r2, [r3, #0]
				break;
 8001bcc:	e035      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
 8001bce:	bf00      	nop
 8001bd0:	200064e4 	.word	0x200064e4
 8001bd4:	200064e0 	.word	0x200064e0
 8001bd8:	200044a8 	.word	0x200044a8
 8001bdc:	200003ac 	.word	0x200003ac
 8001be0:	200054c4 	.word	0x200054c4
 8001be4:	200003dc 	.word	0x200003dc
 8001be8:	200003dd 	.word	0x200003dd
 8001bec:	200003d5 	.word	0x200003d5
 8001bf0:	200003d6 	.word	0x200003d6
 8001bf4:	200003d8 	.word	0x200003d8
			case SETTINGS_TIMEDATE_MONTH:
				menu_flag = SETTINGS_TIMEDATE;
 8001bf8:	4b59      	ldr	r3, [pc, #356]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xecc>)
 8001bfa:	2216      	movs	r2, #22
 8001bfc:	601a      	str	r2, [r3, #0]
				DS1307_SetMonth(menu_counter);
 8001bfe:	4b59      	ldr	r3, [pc, #356]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xed0>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff f889 	bl	8000d1c <DS1307_SetMonth>
				menu_counter = 3;
 8001c0a:	4b56      	ldr	r3, [pc, #344]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xed0>)
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	601a      	str	r2, [r3, #0]
				break;
 8001c10:	e013      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
			case SETTINGS_TIMEDATE_YEAR:
				menu_flag = SETTINGS_TIMEDATE;
 8001c12:	4b53      	ldr	r3, [pc, #332]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xecc>)
 8001c14:	2216      	movs	r2, #22
 8001c16:	601a      	str	r2, [r3, #0]
				DS1307_SetYear(menu_counter);
 8001c18:	4b52      	ldr	r3, [pc, #328]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xed0>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff f88e 	bl	8000d40 <DS1307_SetYear>
				menu_counter = 4;
 8001c24:	4b4f      	ldr	r3, [pc, #316]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xed0>)
 8001c26:	2204      	movs	r2, #4
 8001c28:	601a      	str	r2, [r3, #0]
				break;
 8001c2a:	e006      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
				break;
 8001c2c:	bf00      	nop
 8001c2e:	e004      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
				break;
 8001c30:	bf00      	nop
 8001c32:	e002      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
				break;
 8001c34:	bf00      	nop
 8001c36:	e000      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xda6>
				break;
 8001c38:	bf00      	nop

			}

			buttonState = TRUE;
 8001c3a:	4b4b      	ldr	r3, [pc, #300]	@ (8001d68 <HAL_TIM_PeriodElapsedCallback+0xed4>)
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim5);
 8001c40:	484a      	ldr	r0, [pc, #296]	@ (8001d6c <HAL_TIM_PeriodElapsedCallback+0xed8>)
 8001c42:	f005 f88d 	bl	8006d60 <HAL_TIM_Base_Stop_IT>
		}

	}

	if (HAL_GPIO_ReadPin(ENC_2_BUTTON_GPIO_Port, ENC_1_BUTTON_Pin)
 8001c46:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c4a:	4849      	ldr	r0, [pc, #292]	@ (8001d70 <HAL_TIM_PeriodElapsedCallback+0xedc>)
 8001c4c:	f002 fd7e 	bl	800474c <HAL_GPIO_ReadPin>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d17f      	bne.n	8001d56 <HAL_TIM_PeriodElapsedCallback+0xec2>
					== GPIO_PIN_RESET) {

		switch (menu_flag){
 8001c56:	4b42      	ldr	r3, [pc, #264]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xecc>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2b03      	cmp	r3, #3
 8001c5c:	d002      	beq.n	8001c64 <HAL_TIM_PeriodElapsedCallback+0xdd0>
 8001c5e:	2b1e      	cmp	r3, #30
 8001c60:	d00d      	beq.n	8001c7e <HAL_TIM_PeriodElapsedCallback+0xdea>
 8001c62:	e072      	b.n	8001d4a <HAL_TIM_PeriodElapsedCallback+0xeb6>
		case COOKING:
			menu_flag = COOKING_TEMPCHANGE;
 8001c64:	4b3e      	ldr	r3, [pc, #248]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xecc>)
 8001c66:	221e      	movs	r2, #30
 8001c68:	601a      	str	r2, [r3, #0]
			menu_counter = (uint32_t)tempMean;
 8001c6a:	4b42      	ldr	r3, [pc, #264]	@ (8001d74 <HAL_TIM_PeriodElapsedCallback+0xee0>)
 8001c6c:	edd3 7a00 	vldr	s15, [r3]
 8001c70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c74:	ee17 2a90 	vmov	r2, s15
 8001c78:	4b3a      	ldr	r3, [pc, #232]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xed0>)
 8001c7a:	601a      	str	r2, [r3, #0]
			break;
 8001c7c:	e065      	b.n	8001d4a <HAL_TIM_PeriodElapsedCallback+0xeb6>
		case COOKING_TEMPCHANGE:
			menu_flag = COOKING;
 8001c7e:	4b38      	ldr	r3, [pc, #224]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xecc>)
 8001c80:	2203      	movs	r2, #3
 8001c82:	601a      	str	r2, [r3, #0]

			switch(cooking_flag){
 8001c84:	4b3c      	ldr	r3, [pc, #240]	@ (8001d78 <HAL_TIM_PeriodElapsedCallback+0xee4>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	3b01      	subs	r3, #1
 8001c8a:	2b05      	cmp	r3, #5
 8001c8c:	d85c      	bhi.n	8001d48 <HAL_TIM_PeriodElapsedCallback+0xeb4>
 8001c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c94 <HAL_TIM_PeriodElapsedCallback+0xe00>)
 8001c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c94:	08001cad 	.word	0x08001cad
 8001c98:	08001cc7 	.word	0x08001cc7
 8001c9c:	08001ce1 	.word	0x08001ce1
 8001ca0:	08001cfb 	.word	0x08001cfb
 8001ca4:	08001d15 	.word	0x08001d15
 8001ca8:	08001d2f 	.word	0x08001d2f
			case STAGE_1:
				stage1.temperature = menu_counter;
 8001cac:	4b2d      	ldr	r3, [pc, #180]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xed0>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	4b32      	ldr	r3, [pc, #200]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0xee8>)
 8001cb4:	801a      	strh	r2, [r3, #0]
				stage1.changePeriod = stage1.remTime;
 8001cb6:	4b31      	ldr	r3, [pc, #196]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0xee8>)
 8001cb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cbc:	695b      	ldr	r3, [r3, #20]
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	4b2e      	ldr	r3, [pc, #184]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0xee8>)
 8001cc2:	80da      	strh	r2, [r3, #6]
				break;
 8001cc4:	e041      	b.n	8001d4a <HAL_TIM_PeriodElapsedCallback+0xeb6>
			case STAGE_2:
				stage2.temperature = menu_counter;
 8001cc6:	4b27      	ldr	r3, [pc, #156]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xed0>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	4b2c      	ldr	r3, [pc, #176]	@ (8001d80 <HAL_TIM_PeriodElapsedCallback+0xeec>)
 8001cce:	801a      	strh	r2, [r3, #0]
				stage2.changePeriod = stage1.remTime;
 8001cd0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0xee8>)
 8001cd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cd6:	695b      	ldr	r3, [r3, #20]
 8001cd8:	b29a      	uxth	r2, r3
 8001cda:	4b29      	ldr	r3, [pc, #164]	@ (8001d80 <HAL_TIM_PeriodElapsedCallback+0xeec>)
 8001cdc:	80da      	strh	r2, [r3, #6]
				break;
 8001cde:	e034      	b.n	8001d4a <HAL_TIM_PeriodElapsedCallback+0xeb6>
			case STAGE_3:
				stage3.temperature = menu_counter;
 8001ce0:	4b20      	ldr	r3, [pc, #128]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xed0>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	b29a      	uxth	r2, r3
 8001ce6:	4b27      	ldr	r3, [pc, #156]	@ (8001d84 <HAL_TIM_PeriodElapsedCallback+0xef0>)
 8001ce8:	801a      	strh	r2, [r3, #0]
				stage3.changePeriod = stage1.remTime;
 8001cea:	4b24      	ldr	r3, [pc, #144]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0xee8>)
 8001cec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cf0:	695b      	ldr	r3, [r3, #20]
 8001cf2:	b29a      	uxth	r2, r3
 8001cf4:	4b23      	ldr	r3, [pc, #140]	@ (8001d84 <HAL_TIM_PeriodElapsedCallback+0xef0>)
 8001cf6:	80da      	strh	r2, [r3, #6]
				break;
 8001cf8:	e027      	b.n	8001d4a <HAL_TIM_PeriodElapsedCallback+0xeb6>
			case STAGE_4:
				stage4.temperature = menu_counter;
 8001cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xed0>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	b29a      	uxth	r2, r3
 8001d00:	4b21      	ldr	r3, [pc, #132]	@ (8001d88 <HAL_TIM_PeriodElapsedCallback+0xef4>)
 8001d02:	801a      	strh	r2, [r3, #0]
				stage4.changePeriod = stage1.remTime;
 8001d04:	4b1d      	ldr	r3, [pc, #116]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0xee8>)
 8001d06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d0a:	695b      	ldr	r3, [r3, #20]
 8001d0c:	b29a      	uxth	r2, r3
 8001d0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001d88 <HAL_TIM_PeriodElapsedCallback+0xef4>)
 8001d10:	80da      	strh	r2, [r3, #6]
				break;
 8001d12:	e01a      	b.n	8001d4a <HAL_TIM_PeriodElapsedCallback+0xeb6>
			case STAGE_5:
				stage5.temperature = menu_counter;
 8001d14:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xed0>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d8c <HAL_TIM_PeriodElapsedCallback+0xef8>)
 8001d1c:	801a      	strh	r2, [r3, #0]
				stage5.changePeriod = stage1.remTime;
 8001d1e:	4b17      	ldr	r3, [pc, #92]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0xee8>)
 8001d20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	4b18      	ldr	r3, [pc, #96]	@ (8001d8c <HAL_TIM_PeriodElapsedCallback+0xef8>)
 8001d2a:	80da      	strh	r2, [r3, #6]
				break;
 8001d2c:	e00d      	b.n	8001d4a <HAL_TIM_PeriodElapsedCallback+0xeb6>
			case STAGE_6:
				stage6.temperature = menu_counter;
 8001d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xed0>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	4b16      	ldr	r3, [pc, #88]	@ (8001d90 <HAL_TIM_PeriodElapsedCallback+0xefc>)
 8001d36:	801a      	strh	r2, [r3, #0]
				stage6.changePeriod = stage1.remTime;
 8001d38:	4b10      	ldr	r3, [pc, #64]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0xee8>)
 8001d3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d3e:	695b      	ldr	r3, [r3, #20]
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	4b13      	ldr	r3, [pc, #76]	@ (8001d90 <HAL_TIM_PeriodElapsedCallback+0xefc>)
 8001d44:	80da      	strh	r2, [r3, #6]
				break;
 8001d46:	e000      	b.n	8001d4a <HAL_TIM_PeriodElapsedCallback+0xeb6>
			default:
				break;
 8001d48:	bf00      	nop
			}
		}


		buttonState = TRUE;
 8001d4a:	4b07      	ldr	r3, [pc, #28]	@ (8001d68 <HAL_TIM_PeriodElapsedCallback+0xed4>)
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim5);
 8001d50:	4806      	ldr	r0, [pc, #24]	@ (8001d6c <HAL_TIM_PeriodElapsedCallback+0xed8>)
 8001d52:	f005 f805 	bl	8006d60 <HAL_TIM_Base_Stop_IT>
	}
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	200064e4 	.word	0x200064e4
 8001d64:	200064e0 	.word	0x200064e0
 8001d68:	20000000 	.word	0x20000000
 8001d6c:	20000314 	.word	0x20000314
 8001d70:	40020400 	.word	0x40020400
 8001d74:	200003a8 	.word	0x200003a8
 8001d78:	200064e8 	.word	0x200064e8
 8001d7c:	20000438 	.word	0x20000438
 8001d80:	20001454 	.word	0x20001454
 8001d84:	20002470 	.word	0x20002470
 8001d88:	2000348c 	.word	0x2000348c
 8001d8c:	200044a8 	.word	0x200044a8
 8001d90:	200054c4 	.word	0x200054c4

08001d94 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	80fb      	strh	r3, [r7, #6]
//		if(buttonCounter < 1) buttonCounter++;
//		else if(buttonCounter > 0) buttonCounter--;
//
//    }

	if(GPIO_Pin == ENC_1_BUTTON_Pin && buttonState == TRUE){
 8001d9e:	88fb      	ldrh	r3, [r7, #6]
 8001da0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001da4:	d10a      	bne.n	8001dbc <HAL_GPIO_EXTI_Callback+0x28>
 8001da6:	4b18      	ldr	r3, [pc, #96]	@ (8001e08 <HAL_GPIO_EXTI_Callback+0x74>)
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d106      	bne.n	8001dbc <HAL_GPIO_EXTI_Callback+0x28>
		HAL_TIM_Base_Start_IT(&htim5);
 8001dae:	4817      	ldr	r0, [pc, #92]	@ (8001e0c <HAL_GPIO_EXTI_Callback+0x78>)
 8001db0:	f004 ff74 	bl	8006c9c <HAL_TIM_Base_Start_IT>
		buttonState = FALSE;
 8001db4:	4b14      	ldr	r3, [pc, #80]	@ (8001e08 <HAL_GPIO_EXTI_Callback+0x74>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	701a      	strb	r2, [r3, #0]
 8001dba:	e000      	b.n	8001dbe <HAL_GPIO_EXTI_Callback+0x2a>
	}
	else{
		__NOP();
 8001dbc:	bf00      	nop
	}

	if(GPIO_Pin == ENC_2_BUTTON_Pin && buttonState == TRUE){
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
 8001dc0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001dc4:	d10a      	bne.n	8001ddc <HAL_GPIO_EXTI_Callback+0x48>
 8001dc6:	4b10      	ldr	r3, [pc, #64]	@ (8001e08 <HAL_GPIO_EXTI_Callback+0x74>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d106      	bne.n	8001ddc <HAL_GPIO_EXTI_Callback+0x48>
		HAL_TIM_Base_Start_IT(&htim5);
 8001dce:	480f      	ldr	r0, [pc, #60]	@ (8001e0c <HAL_GPIO_EXTI_Callback+0x78>)
 8001dd0:	f004 ff64 	bl	8006c9c <HAL_TIM_Base_Start_IT>
		buttonState = FALSE;
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e08 <HAL_GPIO_EXTI_Callback+0x74>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	701a      	strb	r2, [r3, #0]
 8001dda:	e000      	b.n	8001dde <HAL_GPIO_EXTI_Callback+0x4a>
	}
	else{
		__NOP();
 8001ddc:	bf00      	nop
	}

	if(GPIO_Pin == ENC_3_BUTTON_Pin && buttonState == TRUE){
 8001dde:	88fb      	ldrh	r3, [r7, #6]
 8001de0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001de4:	d10a      	bne.n	8001dfc <HAL_GPIO_EXTI_Callback+0x68>
 8001de6:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <HAL_GPIO_EXTI_Callback+0x74>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d106      	bne.n	8001dfc <HAL_GPIO_EXTI_Callback+0x68>
		HAL_TIM_Base_Start_IT(&htim5);
 8001dee:	4807      	ldr	r0, [pc, #28]	@ (8001e0c <HAL_GPIO_EXTI_Callback+0x78>)
 8001df0:	f004 ff54 	bl	8006c9c <HAL_TIM_Base_Start_IT>
		buttonState = FALSE;
 8001df4:	4b04      	ldr	r3, [pc, #16]	@ (8001e08 <HAL_GPIO_EXTI_Callback+0x74>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	701a      	strb	r2, [r3, #0]
 8001dfa:	e001      	b.n	8001e00 <HAL_GPIO_EXTI_Callback+0x6c>
	}
	else{
		__NOP();
 8001dfc:	bf00      	nop
	}



}
 8001dfe:	bf00      	nop
 8001e00:	bf00      	nop
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	20000000 	.word	0x20000000
 8001e0c:	20000314 	.word	0x20000314

08001e10 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM2) {
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e20:	f040 8242 	bne.w	80022a8 <HAL_TIM_IC_CaptureCallback+0x498>

		encoder1.counter  = __HAL_TIM_GET_COUNTER(htim);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2a:	4ace      	ldr	r2, [pc, #824]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 8001e2c:	6013      	str	r3, [r2, #0]

		encoder1.position = encoder1.counter / 4;
 8001e2e:	4bcd      	ldr	r3, [pc, #820]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	089b      	lsrs	r3, r3, #2
 8001e34:	4acb      	ldr	r2, [pc, #812]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 8001e36:	6053      	str	r3, [r2, #4]

		switch(menu_flag){
 8001e38:	4bcb      	ldr	r3, [pc, #812]	@ (8002168 <HAL_TIM_IC_CaptureCallback+0x358>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f240 428a 	movw	r2, #1162	@ 0x48a
 8001e40:	4293      	cmp	r3, r2
 8001e42:	f200 8296 	bhi.w	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
 8001e46:	f240 424c 	movw	r2, #1100	@ 0x44c
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d209      	bcs.n	8001e62 <HAL_TIM_IC_CaptureCallback+0x52>
 8001e4e:	2be0      	cmp	r3, #224	@ 0xe0
 8001e50:	f200 828f 	bhi.w	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
 8001e54:	2bdc      	cmp	r3, #220	@ 0xdc
 8001e56:	f080 808b 	bcs.w	8001f70 <HAL_TIM_IC_CaptureCallback+0x160>
 8001e5a:	2b16      	cmp	r3, #22
 8001e5c:	f200 80e4 	bhi.w	8002028 <HAL_TIM_IC_CaptureCallback+0x218>
 8001e60:	e0ae      	b.n	8001fc0 <HAL_TIM_IC_CaptureCallback+0x1b0>
 8001e62:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8001e66:	2b3e      	cmp	r3, #62	@ 0x3e
 8001e68:	f200 8283 	bhi.w	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
 8001e6c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e74 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e72:	bf00      	nop
 8001e74:	0800206d 	.word	0x0800206d
 8001e78:	0800207d 	.word	0x0800207d
 8001e7c:	0800208d 	.word	0x0800208d
 8001e80:	0800209d 	.word	0x0800209d
 8001e84:	080020ad 	.word	0x080020ad
 8001e88:	080020bd 	.word	0x080020bd
 8001e8c:	08002373 	.word	0x08002373
 8001e90:	08002373 	.word	0x08002373
 8001e94:	08002373 	.word	0x08002373
 8001e98:	08002373 	.word	0x08002373
 8001e9c:	080020db 	.word	0x080020db
 8001ea0:	080020eb 	.word	0x080020eb
 8001ea4:	080020fb 	.word	0x080020fb
 8001ea8:	08002373 	.word	0x08002373
 8001eac:	08002373 	.word	0x08002373
 8001eb0:	08002373 	.word	0x08002373
 8001eb4:	08002373 	.word	0x08002373
 8001eb8:	08002373 	.word	0x08002373
 8001ebc:	08002373 	.word	0x08002373
 8001ec0:	08002373 	.word	0x08002373
 8001ec4:	08002117 	.word	0x08002117
 8001ec8:	08002127 	.word	0x08002127
 8001ecc:	08002137 	.word	0x08002137
 8001ed0:	08002373 	.word	0x08002373
 8001ed4:	08002373 	.word	0x08002373
 8001ed8:	08002373 	.word	0x08002373
 8001edc:	08002373 	.word	0x08002373
 8001ee0:	08002373 	.word	0x08002373
 8001ee4:	08002373 	.word	0x08002373
 8001ee8:	08002373 	.word	0x08002373
 8001eec:	08002153 	.word	0x08002153
 8001ef0:	08002171 	.word	0x08002171
 8001ef4:	08002181 	.word	0x08002181
 8001ef8:	08002373 	.word	0x08002373
 8001efc:	08002373 	.word	0x08002373
 8001f00:	08002373 	.word	0x08002373
 8001f04:	08002373 	.word	0x08002373
 8001f08:	08002373 	.word	0x08002373
 8001f0c:	08002373 	.word	0x08002373
 8001f10:	08002373 	.word	0x08002373
 8001f14:	0800219d 	.word	0x0800219d
 8001f18:	080021ad 	.word	0x080021ad
 8001f1c:	080021bd 	.word	0x080021bd
 8001f20:	08002373 	.word	0x08002373
 8001f24:	08002373 	.word	0x08002373
 8001f28:	08002373 	.word	0x08002373
 8001f2c:	08002373 	.word	0x08002373
 8001f30:	08002373 	.word	0x08002373
 8001f34:	08002373 	.word	0x08002373
 8001f38:	08002373 	.word	0x08002373
 8001f3c:	080021d9 	.word	0x080021d9
 8001f40:	080021e9 	.word	0x080021e9
 8001f44:	080021f9 	.word	0x080021f9
 8001f48:	08002373 	.word	0x08002373
 8001f4c:	08002373 	.word	0x08002373
 8001f50:	08002373 	.word	0x08002373
 8001f54:	08002373 	.word	0x08002373
 8001f58:	08002373 	.word	0x08002373
 8001f5c:	08002373 	.word	0x08002373
 8001f60:	08002373 	.word	0x08002373
 8001f64:	08002215 	.word	0x08002215
 8001f68:	08002225 	.word	0x08002225
 8001f6c:	08002235 	.word	0x08002235
 8001f70:	3bdc      	subs	r3, #220	@ 0xdc
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	f200 81fd 	bhi.w	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
 8001f78:	a201      	add	r2, pc, #4	@ (adr r2, 8001f80 <HAL_TIM_IC_CaptureCallback+0x170>)
 8001f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f7e:	bf00      	nop
 8001f80:	0800225f 	.word	0x0800225f
 8001f84:	0800226d 	.word	0x0800226d
 8001f88:	0800227b 	.word	0x0800227b
 8001f8c:	08002289 	.word	0x08002289
 8001f90:	08002297 	.word	0x08002297
 8001f94:	3b6e      	subs	r3, #110	@ 0x6e
 8001f96:	2b06      	cmp	r3, #6
 8001f98:	f200 81eb 	bhi.w	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
 8001f9c:	a201      	add	r2, pc, #4	@ (adr r2, 8001fa4 <HAL_TIM_IC_CaptureCallback+0x194>)
 8001f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa2:	bf00      	nop
 8001fa4:	0800205f 	.word	0x0800205f
 8001fa8:	080020cd 	.word	0x080020cd
 8001fac:	08002109 	.word	0x08002109
 8001fb0:	08002145 	.word	0x08002145
 8001fb4:	0800218f 	.word	0x0800218f
 8001fb8:	080021cb 	.word	0x080021cb
 8001fbc:	08002207 	.word	0x08002207
 8001fc0:	2b16      	cmp	r3, #22
 8001fc2:	f200 81d6 	bhi.w	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
 8001fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8001fcc <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fcc:	08002035 	.word	0x08002035
 8001fd0:	08002043 	.word	0x08002043
 8001fd4:	08002243 	.word	0x08002243
 8001fd8:	08002373 	.word	0x08002373
 8001fdc:	08002373 	.word	0x08002373
 8001fe0:	08002373 	.word	0x08002373
 8001fe4:	08002373 	.word	0x08002373
 8001fe8:	08002373 	.word	0x08002373
 8001fec:	08002373 	.word	0x08002373
 8001ff0:	08002373 	.word	0x08002373
 8001ff4:	08002373 	.word	0x08002373
 8001ff8:	08002051 	.word	0x08002051
 8001ffc:	08002373 	.word	0x08002373
 8002000:	08002373 	.word	0x08002373
 8002004:	08002373 	.word	0x08002373
 8002008:	08002373 	.word	0x08002373
 800200c:	08002373 	.word	0x08002373
 8002010:	08002373 	.word	0x08002373
 8002014:	08002373 	.word	0x08002373
 8002018:	08002373 	.word	0x08002373
 800201c:	08002373 	.word	0x08002373
 8002020:	08002373 	.word	0x08002373
 8002024:	08002251 	.word	0x08002251
 8002028:	2b74      	cmp	r3, #116	@ 0x74
 800202a:	f200 81a2 	bhi.w	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
 800202e:	2b6e      	cmp	r3, #110	@ 0x6e
 8002030:	d2b0      	bcs.n	8001f94 <HAL_TIM_IC_CaptureCallback+0x184>


	}


}
 8002032:	e19e      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 1);
 8002034:	2301      	movs	r3, #1
 8002036:	2200      	movs	r2, #0
 8002038:	494c      	ldr	r1, [pc, #304]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 800203a:	484a      	ldr	r0, [pc, #296]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 800203c:	f001 f8a6 	bl	800318c <set_value>
			break;
 8002040:	e197      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 3);
 8002042:	2303      	movs	r3, #3
 8002044:	2200      	movs	r2, #0
 8002046:	4949      	ldr	r1, [pc, #292]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 8002048:	4846      	ldr	r0, [pc, #280]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 800204a:	f001 f89f 	bl	800318c <set_value>
			break;
 800204e:	e190      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 8);
 8002050:	2308      	movs	r3, #8
 8002052:	2200      	movs	r2, #0
 8002054:	4945      	ldr	r1, [pc, #276]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 8002056:	4843      	ldr	r0, [pc, #268]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 8002058:	f001 f898 	bl	800318c <set_value>
			break;
 800205c:	e189      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 8);
 800205e:	2308      	movs	r3, #8
 8002060:	2200      	movs	r2, #0
 8002062:	4942      	ldr	r1, [pc, #264]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 8002064:	483f      	ldr	r0, [pc, #252]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 8002066:	f001 f891 	bl	800318c <set_value>
			break;
 800206a:	e182      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 999);
 800206c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002070:	2200      	movs	r2, #0
 8002072:	493e      	ldr	r1, [pc, #248]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 8002074:	483b      	ldr	r0, [pc, #236]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 8002076:	f001 f889 	bl	800318c <set_value>
			break;
 800207a:	e17a      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 999);
 800207c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002080:	2200      	movs	r2, #0
 8002082:	493a      	ldr	r1, [pc, #232]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 8002084:	4837      	ldr	r0, [pc, #220]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 8002086:	f001 f881 	bl	800318c <set_value>
			break;
 800208a:	e172      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 999);
 800208c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002090:	2200      	movs	r2, #0
 8002092:	4936      	ldr	r1, [pc, #216]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 8002094:	4833      	ldr	r0, [pc, #204]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 8002096:	f001 f879 	bl	800318c <set_value>
			break;
 800209a:	e16a      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 999);
 800209c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80020a0:	2200      	movs	r2, #0
 80020a2:	4932      	ldr	r1, [pc, #200]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 80020a4:	482f      	ldr	r0, [pc, #188]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 80020a6:	f001 f871 	bl	800318c <set_value>
			break;
 80020aa:	e162      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 999);
 80020ac:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80020b0:	2200      	movs	r2, #0
 80020b2:	492e      	ldr	r1, [pc, #184]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 80020b4:	482b      	ldr	r0, [pc, #172]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 80020b6:	f001 f869 	bl	800318c <set_value>
			break;
 80020ba:	e15a      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 999);
 80020bc:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80020c0:	2200      	movs	r2, #0
 80020c2:	492a      	ldr	r1, [pc, #168]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 80020c4:	4827      	ldr	r0, [pc, #156]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 80020c6:	f001 f861 	bl	800318c <set_value>
			break;
 80020ca:	e152      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 3);
 80020cc:	2303      	movs	r3, #3
 80020ce:	2200      	movs	r2, #0
 80020d0:	4926      	ldr	r1, [pc, #152]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 80020d2:	4824      	ldr	r0, [pc, #144]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 80020d4:	f001 f85a 	bl	800318c <set_value>
			break;
 80020d8:	e14b      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 300);
 80020da:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80020de:	2200      	movs	r2, #0
 80020e0:	4922      	ldr	r1, [pc, #136]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 80020e2:	4820      	ldr	r0, [pc, #128]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 80020e4:	f001 f852 	bl	800318c <set_value>
			break;
 80020e8:	e143      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 999);
 80020ea:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80020ee:	2200      	movs	r2, #0
 80020f0:	491e      	ldr	r1, [pc, #120]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 80020f2:	481c      	ldr	r0, [pc, #112]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 80020f4:	f001 f84a 	bl	800318c <set_value>
			break;
 80020f8:	e13b      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 1);
 80020fa:	2301      	movs	r3, #1
 80020fc:	2200      	movs	r2, #0
 80020fe:	491b      	ldr	r1, [pc, #108]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 8002100:	4818      	ldr	r0, [pc, #96]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 8002102:	f001 f843 	bl	800318c <set_value>
			break;
 8002106:	e134      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 3);
 8002108:	2303      	movs	r3, #3
 800210a:	2200      	movs	r2, #0
 800210c:	4917      	ldr	r1, [pc, #92]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 800210e:	4815      	ldr	r0, [pc, #84]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 8002110:	f001 f83c 	bl	800318c <set_value>
			break;
 8002114:	e12d      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 300);
 8002116:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800211a:	2200      	movs	r2, #0
 800211c:	4913      	ldr	r1, [pc, #76]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 800211e:	4811      	ldr	r0, [pc, #68]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 8002120:	f001 f834 	bl	800318c <set_value>
			break;
 8002124:	e125      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 999);
 8002126:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800212a:	2200      	movs	r2, #0
 800212c:	490f      	ldr	r1, [pc, #60]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 800212e:	480d      	ldr	r0, [pc, #52]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 8002130:	f001 f82c 	bl	800318c <set_value>
			break;
 8002134:	e11d      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 1);
 8002136:	2301      	movs	r3, #1
 8002138:	2200      	movs	r2, #0
 800213a:	490c      	ldr	r1, [pc, #48]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 800213c:	4809      	ldr	r0, [pc, #36]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 800213e:	f001 f825 	bl	800318c <set_value>
			break;
 8002142:	e116      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 3);
 8002144:	2303      	movs	r3, #3
 8002146:	2200      	movs	r2, #0
 8002148:	4908      	ldr	r1, [pc, #32]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 800214a:	4806      	ldr	r0, [pc, #24]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 800214c:	f001 f81e 	bl	800318c <set_value>
			break;
 8002150:	e10f      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 300);
 8002152:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8002156:	2200      	movs	r2, #0
 8002158:	4904      	ldr	r1, [pc, #16]	@ (800216c <HAL_TIM_IC_CaptureCallback+0x35c>)
 800215a:	4802      	ldr	r0, [pc, #8]	@ (8002164 <HAL_TIM_IC_CaptureCallback+0x354>)
 800215c:	f001 f816 	bl	800318c <set_value>
			break;
 8002160:	e107      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
 8002162:	bf00      	nop
 8002164:	200003e0 	.word	0x200003e0
 8002168:	200064e4 	.word	0x200064e4
 800216c:	200064e0 	.word	0x200064e0
			set_value(&encoder1, &menu_counter, 0, 999);
 8002170:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002174:	2200      	movs	r2, #0
 8002176:	4981      	ldr	r1, [pc, #516]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002178:	4881      	ldr	r0, [pc, #516]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 800217a:	f001 f807 	bl	800318c <set_value>
			break;
 800217e:	e0f8      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 1);
 8002180:	2301      	movs	r3, #1
 8002182:	2200      	movs	r2, #0
 8002184:	497d      	ldr	r1, [pc, #500]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002186:	487e      	ldr	r0, [pc, #504]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 8002188:	f001 f800 	bl	800318c <set_value>
			break;
 800218c:	e0f1      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 3);
 800218e:	2303      	movs	r3, #3
 8002190:	2200      	movs	r2, #0
 8002192:	497a      	ldr	r1, [pc, #488]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002194:	487a      	ldr	r0, [pc, #488]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 8002196:	f000 fff9 	bl	800318c <set_value>
			break;
 800219a:	e0ea      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 300);
 800219c:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80021a0:	2200      	movs	r2, #0
 80021a2:	4976      	ldr	r1, [pc, #472]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 80021a4:	4876      	ldr	r0, [pc, #472]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 80021a6:	f000 fff1 	bl	800318c <set_value>
			break;
 80021aa:	e0e2      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 999);
 80021ac:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80021b0:	2200      	movs	r2, #0
 80021b2:	4972      	ldr	r1, [pc, #456]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 80021b4:	4872      	ldr	r0, [pc, #456]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 80021b6:	f000 ffe9 	bl	800318c <set_value>
			break;
 80021ba:	e0da      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 1);
 80021bc:	2301      	movs	r3, #1
 80021be:	2200      	movs	r2, #0
 80021c0:	496e      	ldr	r1, [pc, #440]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 80021c2:	486f      	ldr	r0, [pc, #444]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 80021c4:	f000 ffe2 	bl	800318c <set_value>
			break;
 80021c8:	e0d3      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 3);
 80021ca:	2303      	movs	r3, #3
 80021cc:	2200      	movs	r2, #0
 80021ce:	496b      	ldr	r1, [pc, #428]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 80021d0:	486b      	ldr	r0, [pc, #428]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 80021d2:	f000 ffdb 	bl	800318c <set_value>
			break;
 80021d6:	e0cc      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 300);
 80021d8:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80021dc:	2200      	movs	r2, #0
 80021de:	4967      	ldr	r1, [pc, #412]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 80021e0:	4867      	ldr	r0, [pc, #412]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 80021e2:	f000 ffd3 	bl	800318c <set_value>
			break;
 80021e6:	e0c4      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 999);
 80021e8:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80021ec:	2200      	movs	r2, #0
 80021ee:	4963      	ldr	r1, [pc, #396]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 80021f0:	4863      	ldr	r0, [pc, #396]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 80021f2:	f000 ffcb 	bl	800318c <set_value>
			break;
 80021f6:	e0bc      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 1);
 80021f8:	2301      	movs	r3, #1
 80021fa:	2200      	movs	r2, #0
 80021fc:	495f      	ldr	r1, [pc, #380]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 80021fe:	4860      	ldr	r0, [pc, #384]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 8002200:	f000 ffc4 	bl	800318c <set_value>
			break;
 8002204:	e0b5      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 3);
 8002206:	2303      	movs	r3, #3
 8002208:	2200      	movs	r2, #0
 800220a:	495c      	ldr	r1, [pc, #368]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 800220c:	485c      	ldr	r0, [pc, #368]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 800220e:	f000 ffbd 	bl	800318c <set_value>
			break;
 8002212:	e0ae      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 300);
 8002214:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8002218:	2200      	movs	r2, #0
 800221a:	4958      	ldr	r1, [pc, #352]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 800221c:	4858      	ldr	r0, [pc, #352]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 800221e:	f000 ffb5 	bl	800318c <set_value>
			break;
 8002222:	e0a6      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 999);
 8002224:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002228:	2200      	movs	r2, #0
 800222a:	4954      	ldr	r1, [pc, #336]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 800222c:	4854      	ldr	r0, [pc, #336]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 800222e:	f000 ffad 	bl	800318c <set_value>
			break;
 8002232:	e09e      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 1);
 8002234:	2301      	movs	r3, #1
 8002236:	2200      	movs	r2, #0
 8002238:	4950      	ldr	r1, [pc, #320]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 800223a:	4851      	ldr	r0, [pc, #324]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 800223c:	f000 ffa6 	bl	800318c <set_value>
			break;
 8002240:	e097      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 3);
 8002242:	2303      	movs	r3, #3
 8002244:	2200      	movs	r2, #0
 8002246:	494d      	ldr	r1, [pc, #308]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002248:	484d      	ldr	r0, [pc, #308]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 800224a:	f000 ff9f 	bl	800318c <set_value>
			break;
 800224e:	e090      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 5);
 8002250:	2305      	movs	r3, #5
 8002252:	2200      	movs	r2, #0
 8002254:	4949      	ldr	r1, [pc, #292]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002256:	484a      	ldr	r0, [pc, #296]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 8002258:	f000 ff98 	bl	800318c <set_value>
			break;
 800225c:	e089      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder1, &menu_counter, 0, 23);
 800225e:	2317      	movs	r3, #23
 8002260:	2200      	movs	r2, #0
 8002262:	4946      	ldr	r1, [pc, #280]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002264:	4846      	ldr	r0, [pc, #280]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 8002266:	f000 ff91 	bl	800318c <set_value>
			break;
 800226a:	e082      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			 set_value(&encoder1, &menu_counter, 0, 59);
 800226c:	233b      	movs	r3, #59	@ 0x3b
 800226e:	2200      	movs	r2, #0
 8002270:	4942      	ldr	r1, [pc, #264]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002272:	4843      	ldr	r0, [pc, #268]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 8002274:	f000 ff8a 	bl	800318c <set_value>
			 break;
 8002278:	e07b      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			 set_value(&encoder1, &menu_counter, 0, 31);
 800227a:	231f      	movs	r3, #31
 800227c:	2200      	movs	r2, #0
 800227e:	493f      	ldr	r1, [pc, #252]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002280:	483f      	ldr	r0, [pc, #252]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 8002282:	f000 ff83 	bl	800318c <set_value>
			 break;
 8002286:	e074      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			 set_value(&encoder1, &menu_counter, 0, 12);
 8002288:	230c      	movs	r3, #12
 800228a:	2200      	movs	r2, #0
 800228c:	493b      	ldr	r1, [pc, #236]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 800228e:	483c      	ldr	r0, [pc, #240]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 8002290:	f000 ff7c 	bl	800318c <set_value>
			 break;
 8002294:	e06d      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			 set_value(&encoder1, &menu_counter, 2020, 2100);
 8002296:	f640 0334 	movw	r3, #2100	@ 0x834
 800229a:	f240 72e4 	movw	r2, #2020	@ 0x7e4
 800229e:	4937      	ldr	r1, [pc, #220]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 80022a0:	4837      	ldr	r0, [pc, #220]	@ (8002380 <HAL_TIM_IC_CaptureCallback+0x570>)
 80022a2:	f000 ff73 	bl	800318c <set_value>
			 break;
 80022a6:	e064      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
	}else if (htim->Instance == TIM3) {
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a35      	ldr	r2, [pc, #212]	@ (8002384 <HAL_TIM_IC_CaptureCallback+0x574>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d14e      	bne.n	8002350 <HAL_TIM_IC_CaptureCallback+0x540>
		encoder2.counter  = __HAL_TIM_GET_COUNTER(htim);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b8:	4a33      	ldr	r2, [pc, #204]	@ (8002388 <HAL_TIM_IC_CaptureCallback+0x578>)
 80022ba:	6013      	str	r3, [r2, #0]
		encoder2.position = encoder2.counter / 4;
 80022bc:	4b32      	ldr	r3, [pc, #200]	@ (8002388 <HAL_TIM_IC_CaptureCallback+0x578>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	089b      	lsrs	r3, r3, #2
 80022c2:	4a31      	ldr	r2, [pc, #196]	@ (8002388 <HAL_TIM_IC_CaptureCallback+0x578>)
 80022c4:	6053      	str	r3, [r2, #4]
		switch(cooking_flag){
 80022c6:	4b31      	ldr	r3, [pc, #196]	@ (800238c <HAL_TIM_IC_CaptureCallback+0x57c>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	3b01      	subs	r3, #1
 80022cc:	2b05      	cmp	r3, #5
 80022ce:	d84f      	bhi.n	8002370 <HAL_TIM_IC_CaptureCallback+0x560>
 80022d0:	a201      	add	r2, pc, #4	@ (adr r2, 80022d8 <HAL_TIM_IC_CaptureCallback+0x4c8>)
 80022d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022d6:	bf00      	nop
 80022d8:	080022f1 	.word	0x080022f1
 80022dc:	08002301 	.word	0x08002301
 80022e0:	08002311 	.word	0x08002311
 80022e4:	08002321 	.word	0x08002321
 80022e8:	08002331 	.word	0x08002331
 80022ec:	08002341 	.word	0x08002341
			set_value(&encoder2, &menu_counter, 0, 300);
 80022f0:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80022f4:	2200      	movs	r2, #0
 80022f6:	4921      	ldr	r1, [pc, #132]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 80022f8:	4823      	ldr	r0, [pc, #140]	@ (8002388 <HAL_TIM_IC_CaptureCallback+0x578>)
 80022fa:	f000 ff47 	bl	800318c <set_value>
			break;
 80022fe:	e038      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder2, &menu_counter, 0, 300);
 8002300:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8002304:	2200      	movs	r2, #0
 8002306:	491d      	ldr	r1, [pc, #116]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002308:	481f      	ldr	r0, [pc, #124]	@ (8002388 <HAL_TIM_IC_CaptureCallback+0x578>)
 800230a:	f000 ff3f 	bl	800318c <set_value>
			break;
 800230e:	e030      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder2, &menu_counter, 0, 300);
 8002310:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8002314:	2200      	movs	r2, #0
 8002316:	4919      	ldr	r1, [pc, #100]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002318:	481b      	ldr	r0, [pc, #108]	@ (8002388 <HAL_TIM_IC_CaptureCallback+0x578>)
 800231a:	f000 ff37 	bl	800318c <set_value>
			break;
 800231e:	e028      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder2, &menu_counter, 0, 300);
 8002320:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8002324:	2200      	movs	r2, #0
 8002326:	4915      	ldr	r1, [pc, #84]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002328:	4817      	ldr	r0, [pc, #92]	@ (8002388 <HAL_TIM_IC_CaptureCallback+0x578>)
 800232a:	f000 ff2f 	bl	800318c <set_value>
			break;
 800232e:	e020      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder2, &menu_counter, 0, 300);
 8002330:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8002334:	2200      	movs	r2, #0
 8002336:	4911      	ldr	r1, [pc, #68]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002338:	4813      	ldr	r0, [pc, #76]	@ (8002388 <HAL_TIM_IC_CaptureCallback+0x578>)
 800233a:	f000 ff27 	bl	800318c <set_value>
			break;
 800233e:	e018      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			set_value(&encoder2, &menu_counter, 0, 300);
 8002340:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8002344:	2200      	movs	r2, #0
 8002346:	490d      	ldr	r1, [pc, #52]	@ (800237c <HAL_TIM_IC_CaptureCallback+0x56c>)
 8002348:	480f      	ldr	r0, [pc, #60]	@ (8002388 <HAL_TIM_IC_CaptureCallback+0x578>)
 800234a:	f000 ff1f 	bl	800318c <set_value>
			break;
 800234e:	e010      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
	}else if (htim->Instance == TIM4) {
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a0e      	ldr	r2, [pc, #56]	@ (8002390 <HAL_TIM_IC_CaptureCallback+0x580>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d10b      	bne.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
		encoder3.counter  = __HAL_TIM_GET_COUNTER(htim);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002360:	4a0c      	ldr	r2, [pc, #48]	@ (8002394 <HAL_TIM_IC_CaptureCallback+0x584>)
 8002362:	6013      	str	r3, [r2, #0]
		encoder3.position = encoder3.counter / 4;
 8002364:	4b0b      	ldr	r3, [pc, #44]	@ (8002394 <HAL_TIM_IC_CaptureCallback+0x584>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	089b      	lsrs	r3, r3, #2
 800236a:	4a0a      	ldr	r2, [pc, #40]	@ (8002394 <HAL_TIM_IC_CaptureCallback+0x584>)
 800236c:	6053      	str	r3, [r2, #4]
}
 800236e:	e000      	b.n	8002372 <HAL_TIM_IC_CaptureCallback+0x562>
			break;
 8002370:	bf00      	nop
}
 8002372:	bf00      	nop
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	200064e0 	.word	0x200064e0
 8002380:	200003e0 	.word	0x200003e0
 8002384:	40000400 	.word	0x40000400
 8002388:	200003fc 	.word	0x200003fc
 800238c:	200064e8 	.word	0x200064e8
 8002390:	40000800 	.word	0x40000800
 8002394:	20000418 	.word	0x20000418

08002398 <HAL_SPI_RxCpltCallback>:




void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]


	if (hspi->Instance == SPI1) {
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a72      	ldr	r2, [pc, #456]	@ (8002570 <HAL_SPI_RxCpltCallback+0x1d8>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	f040 80dd 	bne.w	8002566 <HAL_SPI_RxCpltCallback+0x1ce>

		uint16_t t12;

		t12 = ((buffer[0] & 0x7FF8u) >> 3);
 80023ac:	4b71      	ldr	r3, [pc, #452]	@ (8002574 <HAL_SPI_RxCpltCallback+0x1dc>)
 80023ae:	881b      	ldrh	r3, [r3, #0]
 80023b0:	08db      	lsrs	r3, r3, #3
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023b8:	81fb      	strh	r3, [r7, #14]

		if (t12 & 0x800u) {
 80023ba:	89fb      	ldrh	r3, [r7, #14]
 80023bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d018      	beq.n	80023f6 <HAL_SPI_RxCpltCallback+0x5e>

			temp_float = (int16_t) (t12 | 0xF000u) * TEMP_CAL; // 12 bitten 16 bite iaret uzat
 80023c4:	89fb      	ldrh	r3, [r7, #14]
 80023c6:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 80023ca:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	b21b      	sxth	r3, r3
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7fe f97a 	bl	80006cc <__aeabi_i2d>
 80023d8:	f04f 0200 	mov.w	r2, #0
 80023dc:	4b66      	ldr	r3, [pc, #408]	@ (8002578 <HAL_SPI_RxCpltCallback+0x1e0>)
 80023de:	f7fd fef9 	bl	80001d4 <__aeabi_dmul>
 80023e2:	4602      	mov	r2, r0
 80023e4:	460b      	mov	r3, r1
 80023e6:	4610      	mov	r0, r2
 80023e8:	4619      	mov	r1, r3
 80023ea:	f7fe f9d9 	bl	80007a0 <__aeabi_d2f>
 80023ee:	4603      	mov	r3, r0
 80023f0:	4a62      	ldr	r2, [pc, #392]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 80023f2:	6013      	str	r3, [r2, #0]
 80023f4:	e012      	b.n	800241c <HAL_SPI_RxCpltCallback+0x84>

		} else {

			temp_float = (int16_t) t12 * TEMP_CAL;
 80023f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe f966 	bl	80006cc <__aeabi_i2d>
 8002400:	f04f 0200 	mov.w	r2, #0
 8002404:	4b5c      	ldr	r3, [pc, #368]	@ (8002578 <HAL_SPI_RxCpltCallback+0x1e0>)
 8002406:	f7fd fee5 	bl	80001d4 <__aeabi_dmul>
 800240a:	4602      	mov	r2, r0
 800240c:	460b      	mov	r3, r1
 800240e:	4610      	mov	r0, r2
 8002410:	4619      	mov	r1, r3
 8002412:	f7fe f9c5 	bl	80007a0 <__aeabi_d2f>
 8002416:	4603      	mov	r3, r0
 8002418:	4a58      	ldr	r2, [pc, #352]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 800241a:	6013      	str	r3, [r2, #0]
		}

		if (HAL_GPIO_ReadPin(MAX_CS1_GPIO_Port, MAX_CS1_Pin)
 800241c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002420:	4857      	ldr	r0, [pc, #348]	@ (8002580 <HAL_SPI_RxCpltCallback+0x1e8>)
 8002422:	f002 f993 	bl	800474c <HAL_GPIO_ReadPin>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d113      	bne.n	8002454 <HAL_SPI_RxCpltCallback+0xbc>
				== GPIO_PIN_RESET) {

			cs1_temp = temp_float;
 800242c:	4b53      	ldr	r3, [pc, #332]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 800242e:	edd3 7a00 	vldr	s15, [r3]
 8002432:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002436:	edc7 7a00 	vstr	s15, [r7]
 800243a:	783b      	ldrb	r3, [r7, #0]
 800243c:	b2da      	uxtb	r2, r3
 800243e:	4b51      	ldr	r3, [pc, #324]	@ (8002584 <HAL_SPI_RxCpltCallback+0x1ec>)
 8002440:	701a      	strb	r2, [r3, #0]
			cs1_temp_float = temp_float;
 8002442:	4b4e      	ldr	r3, [pc, #312]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a50      	ldr	r2, [pc, #320]	@ (8002588 <HAL_SPI_RxCpltCallback+0x1f0>)
 8002448:	6013      	str	r3, [r2, #0]

			temp_float = 0;
 800244a:	4b4c      	ldr	r3, [pc, #304]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 800244c:	f04f 0200 	mov.w	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	e06c      	b.n	800252e <HAL_SPI_RxCpltCallback+0x196>

		} else if (HAL_GPIO_ReadPin(MAX_CS2_GPIO_Port, MAX_CS2_Pin)
 8002454:	2110      	movs	r1, #16
 8002456:	484a      	ldr	r0, [pc, #296]	@ (8002580 <HAL_SPI_RxCpltCallback+0x1e8>)
 8002458:	f002 f978 	bl	800474c <HAL_GPIO_ReadPin>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d113      	bne.n	800248a <HAL_SPI_RxCpltCallback+0xf2>
				== GPIO_PIN_RESET) {


			cs2_temp = temp_float;
 8002462:	4b46      	ldr	r3, [pc, #280]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 8002464:	edd3 7a00 	vldr	s15, [r3]
 8002468:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800246c:	edc7 7a00 	vstr	s15, [r7]
 8002470:	783b      	ldrb	r3, [r7, #0]
 8002472:	b2da      	uxtb	r2, r3
 8002474:	4b45      	ldr	r3, [pc, #276]	@ (800258c <HAL_SPI_RxCpltCallback+0x1f4>)
 8002476:	701a      	strb	r2, [r3, #0]
			cs2_temp_float = temp_float;
 8002478:	4b40      	ldr	r3, [pc, #256]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a44      	ldr	r2, [pc, #272]	@ (8002590 <HAL_SPI_RxCpltCallback+0x1f8>)
 800247e:	6013      	str	r3, [r2, #0]


			temp_float = 0;
 8002480:	4b3e      	ldr	r3, [pc, #248]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 8002482:	f04f 0200 	mov.w	r2, #0
 8002486:	601a      	str	r2, [r3, #0]
 8002488:	e051      	b.n	800252e <HAL_SPI_RxCpltCallback+0x196>
		}else if (HAL_GPIO_ReadPin(MAX_CS3_GPIO_Port, MAX_CS3_Pin)
 800248a:	2102      	movs	r1, #2
 800248c:	4841      	ldr	r0, [pc, #260]	@ (8002594 <HAL_SPI_RxCpltCallback+0x1fc>)
 800248e:	f002 f95d 	bl	800474c <HAL_GPIO_ReadPin>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d113      	bne.n	80024c0 <HAL_SPI_RxCpltCallback+0x128>
				== GPIO_PIN_RESET) {


			cs3_temp = temp_float;
 8002498:	4b38      	ldr	r3, [pc, #224]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 800249a:	edd3 7a00 	vldr	s15, [r3]
 800249e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024a2:	edc7 7a00 	vstr	s15, [r7]
 80024a6:	783b      	ldrb	r3, [r7, #0]
 80024a8:	b2da      	uxtb	r2, r3
 80024aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002598 <HAL_SPI_RxCpltCallback+0x200>)
 80024ac:	701a      	strb	r2, [r3, #0]
			cs3_temp_float = temp_float;
 80024ae:	4b33      	ldr	r3, [pc, #204]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a3a      	ldr	r2, [pc, #232]	@ (800259c <HAL_SPI_RxCpltCallback+0x204>)
 80024b4:	6013      	str	r3, [r2, #0]
			temp_float = 0;
 80024b6:	4b31      	ldr	r3, [pc, #196]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 80024b8:	f04f 0200 	mov.w	r2, #0
 80024bc:	601a      	str	r2, [r3, #0]
 80024be:	e036      	b.n	800252e <HAL_SPI_RxCpltCallback+0x196>

		}else if (HAL_GPIO_ReadPin(MAX_CS4_GPIO_Port, MAX_CS4_Pin)
 80024c0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024c4:	4836      	ldr	r0, [pc, #216]	@ (80025a0 <HAL_SPI_RxCpltCallback+0x208>)
 80024c6:	f002 f941 	bl	800474c <HAL_GPIO_ReadPin>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d113      	bne.n	80024f8 <HAL_SPI_RxCpltCallback+0x160>
				== GPIO_PIN_RESET) {


			cs4_temp = temp_float;
 80024d0:	4b2a      	ldr	r3, [pc, #168]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 80024d2:	edd3 7a00 	vldr	s15, [r3]
 80024d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024da:	edc7 7a00 	vstr	s15, [r7]
 80024de:	783b      	ldrb	r3, [r7, #0]
 80024e0:	b2da      	uxtb	r2, r3
 80024e2:	4b30      	ldr	r3, [pc, #192]	@ (80025a4 <HAL_SPI_RxCpltCallback+0x20c>)
 80024e4:	701a      	strb	r2, [r3, #0]
			cs4_temp_float = temp_float;
 80024e6:	4b25      	ldr	r3, [pc, #148]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a2f      	ldr	r2, [pc, #188]	@ (80025a8 <HAL_SPI_RxCpltCallback+0x210>)
 80024ec:	6013      	str	r3, [r2, #0]
			temp_float = 0;
 80024ee:	4b23      	ldr	r3, [pc, #140]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 80024f0:	f04f 0200 	mov.w	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
 80024f6:	e01a      	b.n	800252e <HAL_SPI_RxCpltCallback+0x196>


		}else if (HAL_GPIO_ReadPin(MAX_CS5_GPIO_Port, MAX_CS5_Pin)
 80024f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80024fc:	4828      	ldr	r0, [pc, #160]	@ (80025a0 <HAL_SPI_RxCpltCallback+0x208>)
 80024fe:	f002 f925 	bl	800474c <HAL_GPIO_ReadPin>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d112      	bne.n	800252e <HAL_SPI_RxCpltCallback+0x196>
				== GPIO_PIN_RESET) {


			cs5_temp = temp_float;
 8002508:	4b1c      	ldr	r3, [pc, #112]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 800250a:	edd3 7a00 	vldr	s15, [r3]
 800250e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002512:	edc7 7a00 	vstr	s15, [r7]
 8002516:	783b      	ldrb	r3, [r7, #0]
 8002518:	b2da      	uxtb	r2, r3
 800251a:	4b24      	ldr	r3, [pc, #144]	@ (80025ac <HAL_SPI_RxCpltCallback+0x214>)
 800251c:	701a      	strb	r2, [r3, #0]
			cs5_temp_float = temp_float;
 800251e:	4b17      	ldr	r3, [pc, #92]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a23      	ldr	r2, [pc, #140]	@ (80025b0 <HAL_SPI_RxCpltCallback+0x218>)
 8002524:	6013      	str	r3, [r2, #0]
			temp_float = 0;
 8002526:	4b15      	ldr	r3, [pc, #84]	@ (800257c <HAL_SPI_RxCpltCallback+0x1e4>)
 8002528:	f04f 0200 	mov.w	r2, #0
 800252c:	601a      	str	r2, [r3, #0]

		}

		HAL_GPIO_WritePin(MAX_CS1_GPIO_Port, MAX_CS1_Pin, GPIO_PIN_SET);
 800252e:	2201      	movs	r2, #1
 8002530:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002534:	4812      	ldr	r0, [pc, #72]	@ (8002580 <HAL_SPI_RxCpltCallback+0x1e8>)
 8002536:	f002 f921 	bl	800477c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MAX_CS2_GPIO_Port, MAX_CS2_Pin, GPIO_PIN_SET);
 800253a:	2201      	movs	r2, #1
 800253c:	2110      	movs	r1, #16
 800253e:	4810      	ldr	r0, [pc, #64]	@ (8002580 <HAL_SPI_RxCpltCallback+0x1e8>)
 8002540:	f002 f91c 	bl	800477c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MAX_CS3_GPIO_Port, MAX_CS3_Pin, GPIO_PIN_SET);
 8002544:	2201      	movs	r2, #1
 8002546:	2102      	movs	r1, #2
 8002548:	4812      	ldr	r0, [pc, #72]	@ (8002594 <HAL_SPI_RxCpltCallback+0x1fc>)
 800254a:	f002 f917 	bl	800477c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MAX_CS4_GPIO_Port, MAX_CS4_Pin, GPIO_PIN_SET);
 800254e:	2201      	movs	r2, #1
 8002550:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002554:	4812      	ldr	r0, [pc, #72]	@ (80025a0 <HAL_SPI_RxCpltCallback+0x208>)
 8002556:	f002 f911 	bl	800477c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MAX_CS5_GPIO_Port, MAX_CS5_Pin, GPIO_PIN_SET);
 800255a:	2201      	movs	r2, #1
 800255c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002560:	480f      	ldr	r0, [pc, #60]	@ (80025a0 <HAL_SPI_RxCpltCallback+0x208>)
 8002562:	f002 f90b 	bl	800477c <HAL_GPIO_WritePin>
	}

}
 8002566:	bf00      	nop
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	40013000 	.word	0x40013000
 8002574:	200003a4 	.word	0x200003a4
 8002578:	3fd00000 	.word	0x3fd00000
 800257c:	20000434 	.word	0x20000434
 8002580:	40020000 	.word	0x40020000
 8002584:	200003ac 	.word	0x200003ac
 8002588:	200003b0 	.word	0x200003b0
 800258c:	200003b4 	.word	0x200003b4
 8002590:	200003b8 	.word	0x200003b8
 8002594:	40020400 	.word	0x40020400
 8002598:	200003bc 	.word	0x200003bc
 800259c:	200003c0 	.word	0x200003c0
 80025a0:	40020800 	.word	0x40020800
 80025a4:	200003c4 	.word	0x200003c4
 80025a8:	200003c8 	.word	0x200003c8
 80025ac:	200003cc 	.word	0x200003cc
 80025b0:	200003d0 	.word	0x200003d0

080025b4 <u8x8_gpio_and_delay>:

uint8_t u8x8_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	607b      	str	r3, [r7, #4]
 80025be:	460b      	mov	r3, r1
 80025c0:	72fb      	strb	r3, [r7, #11]
 80025c2:	4613      	mov	r3, r2
 80025c4:	72bb      	strb	r3, [r7, #10]
	switch (msg) {
 80025c6:	7afb      	ldrb	r3, [r7, #11]
 80025c8:	2b4b      	cmp	r3, #75	@ 0x4b
 80025ca:	d016      	beq.n	80025fa <u8x8_gpio_and_delay+0x46>
 80025cc:	2b4b      	cmp	r3, #75	@ 0x4b
 80025ce:	dc1d      	bgt.n	800260c <u8x8_gpio_and_delay+0x58>
 80025d0:	2b4a      	cmp	r3, #74	@ 0x4a
 80025d2:	d01a      	beq.n	800260a <u8x8_gpio_and_delay+0x56>
 80025d4:	2b4a      	cmp	r3, #74	@ 0x4a
 80025d6:	dc19      	bgt.n	800260c <u8x8_gpio_and_delay+0x58>
 80025d8:	2b29      	cmp	r3, #41	@ 0x29
 80025da:	d002      	beq.n	80025e2 <u8x8_gpio_and_delay+0x2e>
 80025dc:	2b49      	cmp	r3, #73	@ 0x49
 80025de:	d005      	beq.n	80025ec <u8x8_gpio_and_delay+0x38>
 80025e0:	e014      	b.n	800260c <u8x8_gpio_and_delay+0x58>
	case U8X8_MSG_DELAY_MILLI:
		HAL_Delay(arg_int);
 80025e2:	7abb      	ldrb	r3, [r7, #10]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f001 fa87 	bl	8003af8 <HAL_Delay>
		break;
 80025ea:	e00f      	b.n	800260c <u8x8_gpio_and_delay+0x58>
	case U8X8_MSG_GPIO_CS:
		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, arg_int);
 80025ec:	7abb      	ldrb	r3, [r7, #10]
 80025ee:	461a      	mov	r2, r3
 80025f0:	2101      	movs	r1, #1
 80025f2:	4809      	ldr	r0, [pc, #36]	@ (8002618 <u8x8_gpio_and_delay+0x64>)
 80025f4:	f002 f8c2 	bl	800477c <HAL_GPIO_WritePin>
		break;
 80025f8:	e008      	b.n	800260c <u8x8_gpio_and_delay+0x58>
	case U8X8_MSG_GPIO_DC:
//		HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, arg_int);
		break;
	case U8X8_MSG_GPIO_RESET:
		HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, arg_int);
 80025fa:	7abb      	ldrb	r3, [r7, #10]
 80025fc:	461a      	mov	r2, r3
 80025fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002602:	4806      	ldr	r0, [pc, #24]	@ (800261c <u8x8_gpio_and_delay+0x68>)
 8002604:	f002 f8ba 	bl	800477c <HAL_GPIO_WritePin>
		break;
 8002608:	e000      	b.n	800260c <u8x8_gpio_and_delay+0x58>
		break;
 800260a:	bf00      	nop
	}
	return 1;
 800260c:	2301      	movs	r3, #1
}
 800260e:	4618      	mov	r0, r3
 8002610:	3710      	adds	r7, #16
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	40020400 	.word	0x40020400
 800261c:	40020000 	.word	0x40020000

08002620 <u8x8_spi>:

uint8_t u8x8_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	607b      	str	r3, [r7, #4]
 800262a:	460b      	mov	r3, r1
 800262c:	72fb      	strb	r3, [r7, #11]
 800262e:	4613      	mov	r3, r2
 8002630:	72bb      	strb	r3, [r7, #10]

	switch (msg) {
 8002632:	7afb      	ldrb	r3, [r7, #11]
 8002634:	3b17      	subs	r3, #23
 8002636:	2b09      	cmp	r3, #9
 8002638:	d82b      	bhi.n	8002692 <u8x8_spi+0x72>
 800263a:	a201      	add	r2, pc, #4	@ (adr r2, 8002640 <u8x8_spi+0x20>)
 800263c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002640:	08002669 	.word	0x08002669
 8002644:	0800267b 	.word	0x0800267b
 8002648:	08002687 	.word	0x08002687
 800264c:	08002693 	.word	0x08002693
 8002650:	08002693 	.word	0x08002693
 8002654:	08002693 	.word	0x08002693
 8002658:	08002693 	.word	0x08002693
 800265c:	08002693 	.word	0x08002693
 8002660:	08002693 	.word	0x08002693
 8002664:	08002693 	.word	0x08002693
	case U8X8_MSG_BYTE_SET_DC:
//		HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, arg_int);
		break;
	case U8X8_MSG_BYTE_SEND:
		HAL_SPI_Transmit(&hspi2, (uint8_t *)arg_ptr, arg_int, 1000);
 8002668:	7abb      	ldrb	r3, [r7, #10]
 800266a:	b29a      	uxth	r2, r3
 800266c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	480a      	ldr	r0, [pc, #40]	@ (800269c <u8x8_spi+0x7c>)
 8002674:	f003 fd7b 	bl	800616e <HAL_SPI_Transmit>
		break;
 8002678:	e00b      	b.n	8002692 <u8x8_spi+0x72>
	case U8X8_MSG_BYTE_START_TRANSFER:
		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 800267a:	2201      	movs	r2, #1
 800267c:	2101      	movs	r1, #1
 800267e:	4808      	ldr	r0, [pc, #32]	@ (80026a0 <u8x8_spi+0x80>)
 8002680:	f002 f87c 	bl	800477c <HAL_GPIO_WritePin>
		break;
 8002684:	e005      	b.n	8002692 <u8x8_spi+0x72>
	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8002686:	2200      	movs	r2, #0
 8002688:	2101      	movs	r1, #1
 800268a:	4805      	ldr	r0, [pc, #20]	@ (80026a0 <u8x8_spi+0x80>)
 800268c:	f002 f876 	bl	800477c <HAL_GPIO_WritePin>
		break;
 8002690:	bf00      	nop
	}
	return 1;
 8002692:	2301      	movs	r3, #1
}
 8002694:	4618      	mov	r0, r3
 8002696:	3710      	adds	r7, #16
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	200000dc 	.word	0x200000dc
 80026a0:	40020400 	.word	0x40020400

080026a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	HAL_GPIO_WritePin(MAX_CS1_GPIO_Port, MAX_CS1_Pin, GPIO_PIN_SET);
 80026aa:	2201      	movs	r2, #1
 80026ac:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80026b0:	48ad      	ldr	r0, [pc, #692]	@ (8002968 <main+0x2c4>)
 80026b2:	f002 f863 	bl	800477c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX_CS2_GPIO_Port, MAX_CS2_Pin, GPIO_PIN_SET);
 80026b6:	2201      	movs	r2, #1
 80026b8:	2110      	movs	r1, #16
 80026ba:	48ab      	ldr	r0, [pc, #684]	@ (8002968 <main+0x2c4>)
 80026bc:	f002 f85e 	bl	800477c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX_CS3_GPIO_Port, MAX_CS3_Pin, GPIO_PIN_SET);
 80026c0:	2201      	movs	r2, #1
 80026c2:	2102      	movs	r1, #2
 80026c4:	48a9      	ldr	r0, [pc, #676]	@ (800296c <main+0x2c8>)
 80026c6:	f002 f859 	bl	800477c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX_CS4_GPIO_Port, MAX_CS4_Pin, GPIO_PIN_SET);
 80026ca:	2201      	movs	r2, #1
 80026cc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80026d0:	48a7      	ldr	r0, [pc, #668]	@ (8002970 <main+0x2cc>)
 80026d2:	f002 f853 	bl	800477c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX_CS5_GPIO_Port, MAX_CS5_Pin, GPIO_PIN_SET);
 80026d6:	2201      	movs	r2, #1
 80026d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80026dc:	48a4      	ldr	r0, [pc, #656]	@ (8002970 <main+0x2cc>)
 80026de:	f002 f84d 	bl	800477c <HAL_GPIO_WritePin>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026e2:	f001 f997 	bl	8003a14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026e6:	f000 f981 	bl	80029ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026ea:	f000 fc8f 	bl	800300c <MX_GPIO_Init>
  MX_DMA_Init();
 80026ee:	f000 fc65 	bl	8002fbc <MX_DMA_Init>
  MX_SPI1_Init();
 80026f2:	f000 fa13 	bl	8002b1c <MX_SPI1_Init>
  MX_TIM2_Init();
 80026f6:	f000 fad1 	bl	8002c9c <MX_TIM2_Init>
  MX_TIM3_Init();
 80026fa:	f000 fb23 	bl	8002d44 <MX_TIM3_Init>
  MX_TIM4_Init();
 80026fe:	f000 fb75 	bl	8002dec <MX_TIM4_Init>
  MX_I2C1_Init();
 8002702:	f000 f9dd 	bl	8002ac0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8002706:	f000 fa77 	bl	8002bf8 <MX_TIM1_Init>
  MX_SPI2_Init();
 800270a:	f000 fa3f 	bl	8002b8c <MX_SPI2_Init>
  MX_TIM5_Init();
 800270e:	f000 fbc1 	bl	8002e94 <MX_TIM5_Init>
  MX_TIM9_Init();
 8002712:	f000 fc0d 	bl	8002f30 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8002716:	213c      	movs	r1, #60	@ 0x3c
 8002718:	4896      	ldr	r0, [pc, #600]	@ (8002974 <main+0x2d0>)
 800271a:	f004 fc45 	bl	8006fa8 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 800271e:	213c      	movs	r1, #60	@ 0x3c
 8002720:	4895      	ldr	r0, [pc, #596]	@ (8002978 <main+0x2d4>)
 8002722:	f004 fc41 	bl	8006fa8 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8002726:	213c      	movs	r1, #60	@ 0x3c
 8002728:	4894      	ldr	r0, [pc, #592]	@ (800297c <main+0x2d8>)
 800272a:	f004 fc3d 	bl	8006fa8 <HAL_TIM_Encoder_Start_IT>

	HAL_TIM_Base_Start_IT(&htim1);
 800272e:	4894      	ldr	r0, [pc, #592]	@ (8002980 <main+0x2dc>)
 8002730:	f004 fab4 	bl	8006c9c <HAL_TIM_Base_Start_IT>

	DS1307_Init(&hi2c1);
 8002734:	4893      	ldr	r0, [pc, #588]	@ (8002984 <main+0x2e0>)
 8002736:	f7fe fa19 	bl	8000b6c <DS1307_Init>
//  DS1307_SetSecond(30);
//  DS1307_SetDate(29);
//  DS1307_SetMonth(2);
//  DS1307_SetYear(2024);
//  DS1307_SetDayOfWeek(4);
	PI_Control_Init(&pi, 2.0f, 0.4f, 0.0f, (float)powerLimit);
 800273a:	4b93      	ldr	r3, [pc, #588]	@ (8002988 <main+0x2e4>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	ee07 3a90 	vmov	s15, r3
 8002742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002746:	eef0 1a67 	vmov.f32	s3, s15
 800274a:	ed9f 1a90 	vldr	s2, [pc, #576]	@ 800298c <main+0x2e8>
 800274e:	eddf 0a90 	vldr	s1, [pc, #576]	@ 8002990 <main+0x2ec>
 8002752:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8002756:	488f      	ldr	r0, [pc, #572]	@ (8002994 <main+0x2f0>)
 8002758:	f000 fd50 	bl	80031fc <PI_Control_Init>
	PI_Control_SetFilter(&pi, 0.6f);        // 0.30.7 tipik
 800275c:	ed9f 0a8e 	vldr	s0, [pc, #568]	@ 8002998 <main+0x2f4>
 8002760:	488c      	ldr	r0, [pc, #560]	@ (8002994 <main+0x2f0>)
 8002762:	f7fe fb79 	bl	8000e58 <PI_Control_SetFilter>
	PI_Control_SetSlew(&pi, 60.0f);         // %/s  (0 = kapal)
 8002766:	ed9f 0a8d 	vldr	s0, [pc, #564]	@ 800299c <main+0x2f8>
 800276a:	488a      	ldr	r0, [pc, #552]	@ (8002994 <main+0x2f0>)
 800276c:	f7fe fb83 	bl	8000e76 <PI_Control_SetSlew>

	u8g2_Setup_st7920_s_128x64_f(&display, U8G2_R2, u8x8_spi,
 8002770:	4b8b      	ldr	r3, [pc, #556]	@ (80029a0 <main+0x2fc>)
 8002772:	4a8c      	ldr	r2, [pc, #560]	@ (80029a4 <main+0x300>)
 8002774:	498c      	ldr	r1, [pc, #560]	@ (80029a8 <main+0x304>)
 8002776:	488d      	ldr	r0, [pc, #564]	@ (80029ac <main+0x308>)
 8002778:	f005 ffee 	bl	8008758 <u8g2_Setup_st7920_s_128x64_f>
			u8x8_gpio_and_delay);
	u8g2_InitDisplay(&display);
 800277c:	488b      	ldr	r0, [pc, #556]	@ (80029ac <main+0x308>)
 800277e:	f007 fc6b 	bl	800a058 <u8x8_InitDisplay>
	u8g2_SetPowerSave(&display, 0);
 8002782:	2100      	movs	r1, #0
 8002784:	4889      	ldr	r0, [pc, #548]	@ (80029ac <main+0x308>)
 8002786:	f007 fc76 	bl	800a076 <u8x8_SetPowerSave>

	u8g2_ClearDisplay(&display);
 800278a:	4888      	ldr	r0, [pc, #544]	@ (80029ac <main+0x308>)
 800278c:	f005 ffbf 	bl	800870e <u8g2_ClearDisplay>

	u8g2_SendBuffer(&display);
 8002790:	4886      	ldr	r0, [pc, #536]	@ (80029ac <main+0x308>)
 8002792:	f005 fd0e 	bl	80081b2 <u8g2_SendBuffer>
//	  menu_programs_AdvTempCtrl_run(&display, menu_counter);




		if (sensorRead_flag == TRUE) {
 8002796:	4b86      	ldr	r3, [pc, #536]	@ (80029b0 <main+0x30c>)
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	2b01      	cmp	r3, #1
 800279c:	f040 8088 	bne.w	80028b0 <main+0x20c>

			sensorRead_flag = FALSE;
 80027a0:	4b83      	ldr	r3, [pc, #524]	@ (80029b0 <main+0x30c>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	701a      	strb	r2, [r3, #0]

			switch (TIM_counter) {
 80027a6:	4b83      	ldr	r3, [pc, #524]	@ (80029b4 <main+0x310>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	2b04      	cmp	r3, #4
 80027ac:	d87f      	bhi.n	80028ae <main+0x20a>
 80027ae:	a201      	add	r2, pc, #4	@ (adr r2, 80027b4 <main+0x110>)
 80027b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027b4:	080027c9 	.word	0x080027c9
 80027b8:	080027f9 	.word	0x080027f9
 80027bc:	08002827 	.word	0x08002827
 80027c0:	08002855 	.word	0x08002855
 80027c4:	08002885 	.word	0x08002885
			case 0:
				date = DS1307_GetDate();
 80027c8:	f7fe fa42 	bl	8000c50 <DS1307_GetDate>
 80027cc:	4603      	mov	r3, r0
 80027ce:	461a      	mov	r2, r3
 80027d0:	4b79      	ldr	r3, [pc, #484]	@ (80029b8 <main+0x314>)
 80027d2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(MAX_CS1_GPIO_Port, MAX_CS1_Pin,
 80027d4:	2200      	movs	r2, #0
 80027d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80027da:	4863      	ldr	r0, [pc, #396]	@ (8002968 <main+0x2c4>)
 80027dc:	f001 ffce 	bl	800477c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_SPI_Receive_DMA(&hspi1, (uint8_t*) buffer, 1);
 80027e0:	2201      	movs	r2, #1
 80027e2:	4976      	ldr	r1, [pc, #472]	@ (80029bc <main+0x318>)
 80027e4:	4876      	ldr	r0, [pc, #472]	@ (80029c0 <main+0x31c>)
 80027e6:	f003 fe07 	bl	80063f8 <HAL_SPI_Receive_DMA>
				TIM_counter++;
 80027ea:	4b72      	ldr	r3, [pc, #456]	@ (80029b4 <main+0x310>)
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	3301      	adds	r3, #1
 80027f0:	b2da      	uxtb	r2, r3
 80027f2:	4b70      	ldr	r3, [pc, #448]	@ (80029b4 <main+0x310>)
 80027f4:	701a      	strb	r2, [r3, #0]
				break;
 80027f6:	e05b      	b.n	80028b0 <main+0x20c>
			case 1:
				month = DS1307_GetMonth();
 80027f8:	f7fe fa36 	bl	8000c68 <DS1307_GetMonth>
 80027fc:	4603      	mov	r3, r0
 80027fe:	461a      	mov	r2, r3
 8002800:	4b70      	ldr	r3, [pc, #448]	@ (80029c4 <main+0x320>)
 8002802:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(MAX_CS2_GPIO_Port, MAX_CS2_Pin,
 8002804:	2200      	movs	r2, #0
 8002806:	2110      	movs	r1, #16
 8002808:	4857      	ldr	r0, [pc, #348]	@ (8002968 <main+0x2c4>)
 800280a:	f001 ffb7 	bl	800477c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_SPI_Receive_DMA(&hspi1, (uint8_t*) buffer, 1);
 800280e:	2201      	movs	r2, #1
 8002810:	496a      	ldr	r1, [pc, #424]	@ (80029bc <main+0x318>)
 8002812:	486b      	ldr	r0, [pc, #428]	@ (80029c0 <main+0x31c>)
 8002814:	f003 fdf0 	bl	80063f8 <HAL_SPI_Receive_DMA>
				TIM_counter++;
 8002818:	4b66      	ldr	r3, [pc, #408]	@ (80029b4 <main+0x310>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	3301      	adds	r3, #1
 800281e:	b2da      	uxtb	r2, r3
 8002820:	4b64      	ldr	r3, [pc, #400]	@ (80029b4 <main+0x310>)
 8002822:	701a      	strb	r2, [r3, #0]
				break;
 8002824:	e044      	b.n	80028b0 <main+0x20c>
			case 2:
				year = DS1307_GetYear();
 8002826:	f7fe fa2b 	bl	8000c80 <DS1307_GetYear>
 800282a:	4603      	mov	r3, r0
 800282c:	461a      	mov	r2, r3
 800282e:	4b66      	ldr	r3, [pc, #408]	@ (80029c8 <main+0x324>)
 8002830:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(MAX_CS3_GPIO_Port, MAX_CS3_Pin,
 8002832:	2200      	movs	r2, #0
 8002834:	2102      	movs	r1, #2
 8002836:	484d      	ldr	r0, [pc, #308]	@ (800296c <main+0x2c8>)
 8002838:	f001 ffa0 	bl	800477c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_SPI_Receive_DMA(&hspi1, (uint8_t*) buffer, 1);
 800283c:	2201      	movs	r2, #1
 800283e:	495f      	ldr	r1, [pc, #380]	@ (80029bc <main+0x318>)
 8002840:	485f      	ldr	r0, [pc, #380]	@ (80029c0 <main+0x31c>)
 8002842:	f003 fdd9 	bl	80063f8 <HAL_SPI_Receive_DMA>
				TIM_counter++;
 8002846:	4b5b      	ldr	r3, [pc, #364]	@ (80029b4 <main+0x310>)
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	3301      	adds	r3, #1
 800284c:	b2da      	uxtb	r2, r3
 800284e:	4b59      	ldr	r3, [pc, #356]	@ (80029b4 <main+0x310>)
 8002850:	701a      	strb	r2, [r3, #0]
				break;
 8002852:	e02d      	b.n	80028b0 <main+0x20c>
			case 3:
				hour = DS1307_GetHour();
 8002854:	f7fe fa35 	bl	8000cc2 <DS1307_GetHour>
 8002858:	4603      	mov	r3, r0
 800285a:	461a      	mov	r2, r3
 800285c:	4b5b      	ldr	r3, [pc, #364]	@ (80029cc <main+0x328>)
 800285e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(MAX_CS4_GPIO_Port, MAX_CS4_Pin,
 8002860:	2200      	movs	r2, #0
 8002862:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002866:	4842      	ldr	r0, [pc, #264]	@ (8002970 <main+0x2cc>)
 8002868:	f001 ff88 	bl	800477c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_SPI_Receive_DMA(&hspi1, (uint8_t*) buffer, 1);
 800286c:	2201      	movs	r2, #1
 800286e:	4953      	ldr	r1, [pc, #332]	@ (80029bc <main+0x318>)
 8002870:	4853      	ldr	r0, [pc, #332]	@ (80029c0 <main+0x31c>)
 8002872:	f003 fdc1 	bl	80063f8 <HAL_SPI_Receive_DMA>
				TIM_counter++;
 8002876:	4b4f      	ldr	r3, [pc, #316]	@ (80029b4 <main+0x310>)
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	3301      	adds	r3, #1
 800287c:	b2da      	uxtb	r2, r3
 800287e:	4b4d      	ldr	r3, [pc, #308]	@ (80029b4 <main+0x310>)
 8002880:	701a      	strb	r2, [r3, #0]
				break;
 8002882:	e015      	b.n	80028b0 <main+0x20c>
			case 4:
				minute = DS1307_GetMinute();
 8002884:	f7fe fa2c 	bl	8000ce0 <DS1307_GetMinute>
 8002888:	4603      	mov	r3, r0
 800288a:	461a      	mov	r2, r3
 800288c:	4b50      	ldr	r3, [pc, #320]	@ (80029d0 <main+0x32c>)
 800288e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(MAX_CS5_GPIO_Port, MAX_CS5_Pin,
 8002890:	2200      	movs	r2, #0
 8002892:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002896:	4836      	ldr	r0, [pc, #216]	@ (8002970 <main+0x2cc>)
 8002898:	f001 ff70 	bl	800477c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_SPI_Receive_DMA(&hspi1, (uint8_t*) buffer, 1);
 800289c:	2201      	movs	r2, #1
 800289e:	4947      	ldr	r1, [pc, #284]	@ (80029bc <main+0x318>)
 80028a0:	4847      	ldr	r0, [pc, #284]	@ (80029c0 <main+0x31c>)
 80028a2:	f003 fda9 	bl	80063f8 <HAL_SPI_Receive_DMA>
				TIM_counter = 0;
 80028a6:	4b43      	ldr	r3, [pc, #268]	@ (80029b4 <main+0x310>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	701a      	strb	r2, [r3, #0]
				break;
 80028ac:	e000      	b.n	80028b0 <main+0x20c>
			default:
				break;
 80028ae:	bf00      	nop
//	  u8g2_ClearBuffer(&display);
//	  u8g2_SetFont(&display, u8g2_font_8x13_tr);
//	  u8g2_DrawLine(&display, 22, 22-10, 106, 22-10);

//		menu_cooking_run(&display, &stage1, &stage2, &stage3, &stage4, &stage5, &stage6);
		u8g2_ClearBuffer(&display);
 80028b0:	483e      	ldr	r0, [pc, #248]	@ (80029ac <main+0x308>)
 80028b2:	f005 fc0b 	bl	80080cc <u8g2_ClearBuffer>

		u8g2_SetFont(&display, u8g2_font_04b_03_tr);
 80028b6:	4947      	ldr	r1, [pc, #284]	@ (80029d4 <main+0x330>)
 80028b8:	483c      	ldr	r0, [pc, #240]	@ (80029ac <main+0x308>)
 80028ba:	f006 fcfd 	bl	80092b8 <u8g2_SetFont>
		u8g2_DrawFrame(&display, 8-2, 10, 115, 30);
 80028be:	231e      	movs	r3, #30
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	2373      	movs	r3, #115	@ 0x73
 80028c4:	220a      	movs	r2, #10
 80028c6:	2106      	movs	r1, #6
 80028c8:	4838      	ldr	r0, [pc, #224]	@ (80029ac <main+0x308>)
 80028ca:	f005 fa3d 	bl	8007d48 <u8g2_DrawFrame>
		u8g2_DrawStr(&display, 10, 17, "Apply temperature offset");
 80028ce:	4b42      	ldr	r3, [pc, #264]	@ (80029d8 <main+0x334>)
 80028d0:	2211      	movs	r2, #17
 80028d2:	210a      	movs	r1, #10
 80028d4:	4835      	ldr	r0, [pc, #212]	@ (80029ac <main+0x308>)
 80028d6:	f006 fc4d 	bl	8009174 <u8g2_DrawStr>
		u8g2_DrawStr(&display, 35, 24, "to all stages?");
 80028da:	4b40      	ldr	r3, [pc, #256]	@ (80029dc <main+0x338>)
 80028dc:	2218      	movs	r2, #24
 80028de:	2123      	movs	r1, #35	@ 0x23
 80028e0:	4832      	ldr	r0, [pc, #200]	@ (80029ac <main+0x308>)
 80028e2:	f006 fc47 	bl	8009174 <u8g2_DrawStr>
		u8g2_DrawRFrame(&display, 18+20, 28, 18, 9, 3);
 80028e6:	2303      	movs	r3, #3
 80028e8:	9301      	str	r3, [sp, #4]
 80028ea:	2309      	movs	r3, #9
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	2312      	movs	r3, #18
 80028f0:	221c      	movs	r2, #28
 80028f2:	2126      	movs	r1, #38	@ 0x26
 80028f4:	482d      	ldr	r0, [pc, #180]	@ (80029ac <main+0x308>)
 80028f6:	f005 fb34 	bl	8007f62 <u8g2_DrawRFrame>
		u8g2_DrawStr(&display, 20+20, 35, "Yes");
 80028fa:	4b39      	ldr	r3, [pc, #228]	@ (80029e0 <main+0x33c>)
 80028fc:	2223      	movs	r2, #35	@ 0x23
 80028fe:	2128      	movs	r1, #40	@ 0x28
 8002900:	482a      	ldr	r0, [pc, #168]	@ (80029ac <main+0x308>)
 8002902:	f006 fc37 	bl	8009174 <u8g2_DrawStr>
		u8g2_DrawRFrame(&display, 58+20, 28, 13, 9, 3);
 8002906:	2303      	movs	r3, #3
 8002908:	9301      	str	r3, [sp, #4]
 800290a:	2309      	movs	r3, #9
 800290c:	9300      	str	r3, [sp, #0]
 800290e:	230d      	movs	r3, #13
 8002910:	221c      	movs	r2, #28
 8002912:	214e      	movs	r1, #78	@ 0x4e
 8002914:	4825      	ldr	r0, [pc, #148]	@ (80029ac <main+0x308>)
 8002916:	f005 fb24 	bl	8007f62 <u8g2_DrawRFrame>
		u8g2_DrawStr(&display, 60+20, 35, "No");
 800291a:	4b32      	ldr	r3, [pc, #200]	@ (80029e4 <main+0x340>)
 800291c:	2223      	movs	r2, #35	@ 0x23
 800291e:	2150      	movs	r1, #80	@ 0x50
 8002920:	4822      	ldr	r0, [pc, #136]	@ (80029ac <main+0x308>)
 8002922:	f006 fc27 	bl	8009174 <u8g2_DrawStr>

		switch(menu_counter){
 8002926:	4b30      	ldr	r3, [pc, #192]	@ (80029e8 <main+0x344>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d002      	beq.n	8002934 <main+0x290>
 800292e:	2b01      	cmp	r3, #1
 8002930:	d00b      	beq.n	800294a <main+0x2a6>
			break;
		case 1:
			u8g2_DrawRFrame(&display, 58+20, 28, 13, 9, 3);
			break;
		default:
			break;
 8002932:	e015      	b.n	8002960 <main+0x2bc>
			u8g2_DrawRBox(&display, 18+20, 28, 18, 9, 3);
 8002934:	2303      	movs	r3, #3
 8002936:	9301      	str	r3, [sp, #4]
 8002938:	2309      	movs	r3, #9
 800293a:	9300      	str	r3, [sp, #0]
 800293c:	2312      	movs	r3, #18
 800293e:	221c      	movs	r2, #28
 8002940:	2126      	movs	r1, #38	@ 0x26
 8002942:	481a      	ldr	r0, [pc, #104]	@ (80029ac <main+0x308>)
 8002944:	f005 fa5d 	bl	8007e02 <u8g2_DrawRBox>
			break;
 8002948:	e00a      	b.n	8002960 <main+0x2bc>
			u8g2_DrawRFrame(&display, 58+20, 28, 13, 9, 3);
 800294a:	2303      	movs	r3, #3
 800294c:	9301      	str	r3, [sp, #4]
 800294e:	2309      	movs	r3, #9
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	230d      	movs	r3, #13
 8002954:	221c      	movs	r2, #28
 8002956:	214e      	movs	r1, #78	@ 0x4e
 8002958:	4814      	ldr	r0, [pc, #80]	@ (80029ac <main+0x308>)
 800295a:	f005 fb02 	bl	8007f62 <u8g2_DrawRFrame>
			break;
 800295e:	bf00      	nop

		}


		u8g2_SendBuffer(&display);
 8002960:	4812      	ldr	r0, [pc, #72]	@ (80029ac <main+0x308>)
 8002962:	f005 fc26 	bl	80081b2 <u8g2_SendBuffer>
		if (sensorRead_flag == TRUE) {
 8002966:	e716      	b.n	8002796 <main+0xf2>
 8002968:	40020000 	.word	0x40020000
 800296c:	40020400 	.word	0x40020400
 8002970:	40020800 	.word	0x40020800
 8002974:	2000023c 	.word	0x2000023c
 8002978:	20000284 	.word	0x20000284
 800297c:	200002cc 	.word	0x200002cc
 8002980:	200001f4 	.word	0x200001f4
 8002984:	20000030 	.word	0x20000030
 8002988:	20000001 	.word	0x20000001
 800298c:	00000000 	.word	0x00000000
 8002990:	3ecccccd 	.word	0x3ecccccd
 8002994:	200064ec 	.word	0x200064ec
 8002998:	3f19999a 	.word	0x3f19999a
 800299c:	42700000 	.word	0x42700000
 80029a0:	080025b5 	.word	0x080025b5
 80029a4:	08002621 	.word	0x08002621
 80029a8:	0800a53c 	.word	0x0800a53c
 80029ac:	20006514 	.word	0x20006514
 80029b0:	200003d4 	.word	0x200003d4
 80029b4:	200064e9 	.word	0x200064e9
 80029b8:	200003d5 	.word	0x200003d5
 80029bc:	200003a4 	.word	0x200003a4
 80029c0:	20000084 	.word	0x20000084
 80029c4:	200003d6 	.word	0x200003d6
 80029c8:	200003d8 	.word	0x200003d8
 80029cc:	200003dc 	.word	0x200003dc
 80029d0:	200003dd 	.word	0x200003dd
 80029d4:	0800a258 	.word	0x0800a258
 80029d8:	0800a204 	.word	0x0800a204
 80029dc:	0800a220 	.word	0x0800a220
 80029e0:	0800a230 	.word	0x0800a230
 80029e4:	0800a234 	.word	0x0800a234
 80029e8:	200064e0 	.word	0x200064e0

080029ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b094      	sub	sp, #80	@ 0x50
 80029f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029f2:	f107 0320 	add.w	r3, r7, #32
 80029f6:	2230      	movs	r2, #48	@ 0x30
 80029f8:	2100      	movs	r1, #0
 80029fa:	4618      	mov	r0, r3
 80029fc:	f007 fbc9 	bl	800a192 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a00:	f107 030c 	add.w	r3, r7, #12
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	609a      	str	r2, [r3, #8]
 8002a0c:	60da      	str	r2, [r3, #12]
 8002a0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a10:	2300      	movs	r3, #0
 8002a12:	60bb      	str	r3, [r7, #8]
 8002a14:	4b28      	ldr	r3, [pc, #160]	@ (8002ab8 <SystemClock_Config+0xcc>)
 8002a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a18:	4a27      	ldr	r2, [pc, #156]	@ (8002ab8 <SystemClock_Config+0xcc>)
 8002a1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a20:	4b25      	ldr	r3, [pc, #148]	@ (8002ab8 <SystemClock_Config+0xcc>)
 8002a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a28:	60bb      	str	r3, [r7, #8]
 8002a2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	607b      	str	r3, [r7, #4]
 8002a30:	4b22      	ldr	r3, [pc, #136]	@ (8002abc <SystemClock_Config+0xd0>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002a38:	4a20      	ldr	r2, [pc, #128]	@ (8002abc <SystemClock_Config+0xd0>)
 8002a3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a3e:	6013      	str	r3, [r2, #0]
 8002a40:	4b1e      	ldr	r3, [pc, #120]	@ (8002abc <SystemClock_Config+0xd0>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002a48:	607b      	str	r3, [r7, #4]
 8002a4a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a50:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a54:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a56:	2302      	movs	r3, #2
 8002a58:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a5a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002a60:	2319      	movs	r3, #25
 8002a62:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002a64:	23a8      	movs	r3, #168	@ 0xa8
 8002a66:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a68:	2302      	movs	r3, #2
 8002a6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002a6c:	2304      	movs	r3, #4
 8002a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a70:	f107 0320 	add.w	r3, r7, #32
 8002a74:	4618      	mov	r0, r3
 8002a76:	f002 fead 	bl	80057d4 <HAL_RCC_OscConfig>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002a80:	f000 fbb6 	bl	80031f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a84:	230f      	movs	r3, #15
 8002a86:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a88:	2302      	movs	r3, #2
 8002a8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a94:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002a9a:	f107 030c 	add.w	r3, r7, #12
 8002a9e:	2102      	movs	r1, #2
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f003 f90f 	bl	8005cc4 <HAL_RCC_ClockConfig>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d001      	beq.n	8002ab0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002aac:	f000 fba0 	bl	80031f0 <Error_Handler>
  }
}
 8002ab0:	bf00      	nop
 8002ab2:	3750      	adds	r7, #80	@ 0x50
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	40007000 	.word	0x40007000

08002ac0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002ac4:	4b13      	ldr	r3, [pc, #76]	@ (8002b14 <MX_I2C1_Init+0x54>)
 8002ac6:	4a14      	ldr	r2, [pc, #80]	@ (8002b18 <MX_I2C1_Init+0x58>)
 8002ac8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 1000;
 8002aca:	4b12      	ldr	r3, [pc, #72]	@ (8002b14 <MX_I2C1_Init+0x54>)
 8002acc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ad0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002ad2:	4b10      	ldr	r3, [pc, #64]	@ (8002b14 <MX_I2C1_Init+0x54>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8002b14 <MX_I2C1_Init+0x54>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ade:	4b0d      	ldr	r3, [pc, #52]	@ (8002b14 <MX_I2C1_Init+0x54>)
 8002ae0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ae4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8002b14 <MX_I2C1_Init+0x54>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002aec:	4b09      	ldr	r3, [pc, #36]	@ (8002b14 <MX_I2C1_Init+0x54>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002af2:	4b08      	ldr	r3, [pc, #32]	@ (8002b14 <MX_I2C1_Init+0x54>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002af8:	4b06      	ldr	r3, [pc, #24]	@ (8002b14 <MX_I2C1_Init+0x54>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002afe:	4805      	ldr	r0, [pc, #20]	@ (8002b14 <MX_I2C1_Init+0x54>)
 8002b00:	f001 fe6e 	bl	80047e0 <HAL_I2C_Init>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8002b0a:	f000 fb71 	bl	80031f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b0e:	bf00      	nop
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	20000030 	.word	0x20000030
 8002b18:	40005400 	.word	0x40005400

08002b1c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002b20:	4b18      	ldr	r3, [pc, #96]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b22:	4a19      	ldr	r2, [pc, #100]	@ (8002b88 <MX_SPI1_Init+0x6c>)
 8002b24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b26:	4b17      	ldr	r3, [pc, #92]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b28:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002b2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b2e:	4b15      	ldr	r3, [pc, #84]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002b34:	4b13      	ldr	r3, [pc, #76]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b36:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b3a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002b3c:	4b11      	ldr	r3, [pc, #68]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b3e:	2202      	movs	r2, #2
 8002b40:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002b42:	4b10      	ldr	r3, [pc, #64]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b44:	2201      	movs	r2, #1
 8002b46:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b48:	4b0e      	ldr	r3, [pc, #56]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b4e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002b50:	4b0c      	ldr	r3, [pc, #48]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b52:	2238      	movs	r2, #56	@ 0x38
 8002b54:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b56:	4b0b      	ldr	r3, [pc, #44]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b5c:	4b09      	ldr	r3, [pc, #36]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b62:	4b08      	ldr	r3, [pc, #32]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002b68:	4b06      	ldr	r3, [pc, #24]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b6a:	220a      	movs	r2, #10
 8002b6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b6e:	4805      	ldr	r0, [pc, #20]	@ (8002b84 <MX_SPI1_Init+0x68>)
 8002b70:	f003 fa74 	bl	800605c <HAL_SPI_Init>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002b7a:	f000 fb39 	bl	80031f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000084 	.word	0x20000084
 8002b88:	40013000 	.word	0x40013000

08002b8c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002b90:	4b17      	ldr	r3, [pc, #92]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002b92:	4a18      	ldr	r2, [pc, #96]	@ (8002bf4 <MX_SPI2_Init+0x68>)
 8002b94:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002b96:	4b16      	ldr	r3, [pc, #88]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002b98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002b9c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002b9e:	4b14      	ldr	r3, [pc, #80]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ba4:	4b12      	ldr	r3, [pc, #72]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002baa:	4b11      	ldr	r3, [pc, #68]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002bb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bbc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002bc0:	2228      	movs	r2, #40	@ 0x28
 8002bc2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002bca:	4b09      	ldr	r3, [pc, #36]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bd0:	4b07      	ldr	r3, [pc, #28]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002bd6:	4b06      	ldr	r3, [pc, #24]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002bd8:	220a      	movs	r2, #10
 8002bda:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002bdc:	4804      	ldr	r0, [pc, #16]	@ (8002bf0 <MX_SPI2_Init+0x64>)
 8002bde:	f003 fa3d 	bl	800605c <HAL_SPI_Init>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002be8:	f000 fb02 	bl	80031f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002bec:	bf00      	nop
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	200000dc 	.word	0x200000dc
 8002bf4:	40003800 	.word	0x40003800

08002bf8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b086      	sub	sp, #24
 8002bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bfe:	f107 0308 	add.w	r3, r7, #8
 8002c02:	2200      	movs	r2, #0
 8002c04:	601a      	str	r2, [r3, #0]
 8002c06:	605a      	str	r2, [r3, #4]
 8002c08:	609a      	str	r2, [r3, #8]
 8002c0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c0c:	463b      	mov	r3, r7
 8002c0e:	2200      	movs	r2, #0
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002c14:	4b1f      	ldr	r3, [pc, #124]	@ (8002c94 <MX_TIM1_Init+0x9c>)
 8002c16:	4a20      	ldr	r2, [pc, #128]	@ (8002c98 <MX_TIM1_Init+0xa0>)
 8002c18:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 41999;
 8002c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002c94 <MX_TIM1_Init+0x9c>)
 8002c1c:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002c20:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c22:	4b1c      	ldr	r3, [pc, #112]	@ (8002c94 <MX_TIM1_Init+0x9c>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 399;
 8002c28:	4b1a      	ldr	r3, [pc, #104]	@ (8002c94 <MX_TIM1_Init+0x9c>)
 8002c2a:	f240 128f 	movw	r2, #399	@ 0x18f
 8002c2e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c30:	4b18      	ldr	r3, [pc, #96]	@ (8002c94 <MX_TIM1_Init+0x9c>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002c36:	4b17      	ldr	r3, [pc, #92]	@ (8002c94 <MX_TIM1_Init+0x9c>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c3c:	4b15      	ldr	r3, [pc, #84]	@ (8002c94 <MX_TIM1_Init+0x9c>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002c42:	4814      	ldr	r0, [pc, #80]	@ (8002c94 <MX_TIM1_Init+0x9c>)
 8002c44:	f003 ffda 	bl	8006bfc <HAL_TIM_Base_Init>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002c4e:	f000 facf 	bl	80031f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c56:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002c58:	f107 0308 	add.w	r3, r7, #8
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	480d      	ldr	r0, [pc, #52]	@ (8002c94 <MX_TIM1_Init+0x9c>)
 8002c60:	f004 fc02 	bl	8007468 <HAL_TIM_ConfigClockSource>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d001      	beq.n	8002c6e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8002c6a:	f000 fac1 	bl	80031f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c72:	2300      	movs	r3, #0
 8002c74:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002c76:	463b      	mov	r3, r7
 8002c78:	4619      	mov	r1, r3
 8002c7a:	4806      	ldr	r0, [pc, #24]	@ (8002c94 <MX_TIM1_Init+0x9c>)
 8002c7c:	f004 ffac 	bl	8007bd8 <HAL_TIMEx_MasterConfigSynchronization>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002c86:	f000 fab3 	bl	80031f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002c8a:	bf00      	nop
 8002c8c:	3718      	adds	r7, #24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	200001f4 	.word	0x200001f4
 8002c98:	40010000 	.word	0x40010000

08002c9c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b08c      	sub	sp, #48	@ 0x30
 8002ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ca2:	f107 030c 	add.w	r3, r7, #12
 8002ca6:	2224      	movs	r2, #36	@ 0x24
 8002ca8:	2100      	movs	r1, #0
 8002caa:	4618      	mov	r0, r3
 8002cac:	f007 fa71 	bl	800a192 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cb0:	1d3b      	adds	r3, r7, #4
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002cb8:	4b21      	ldr	r3, [pc, #132]	@ (8002d40 <MX_TIM2_Init+0xa4>)
 8002cba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002cbe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8002d40 <MX_TIM2_Init+0xa4>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8002d40 <MX_TIM2_Init+0xa4>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 8002ccc:	4b1c      	ldr	r3, [pc, #112]	@ (8002d40 <MX_TIM2_Init+0xa4>)
 8002cce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002cd2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d40 <MX_TIM2_Init+0xa4>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cda:	4b19      	ldr	r3, [pc, #100]	@ (8002d40 <MX_TIM2_Init+0xa4>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002cec:	2300      	movs	r3, #0
 8002cee:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002cf0:	230a      	movs	r3, #10
 8002cf2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002cf4:	2302      	movs	r3, #2
 8002cf6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002d00:	230a      	movs	r3, #10
 8002d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002d04:	f107 030c 	add.w	r3, r7, #12
 8002d08:	4619      	mov	r1, r3
 8002d0a:	480d      	ldr	r0, [pc, #52]	@ (8002d40 <MX_TIM2_Init+0xa4>)
 8002d0c:	f004 f8a6 	bl	8006e5c <HAL_TIM_Encoder_Init>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002d16:	f000 fa6b 	bl	80031f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d22:	1d3b      	adds	r3, r7, #4
 8002d24:	4619      	mov	r1, r3
 8002d26:	4806      	ldr	r0, [pc, #24]	@ (8002d40 <MX_TIM2_Init+0xa4>)
 8002d28:	f004 ff56 	bl	8007bd8 <HAL_TIMEx_MasterConfigSynchronization>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d001      	beq.n	8002d36 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002d32:	f000 fa5d 	bl	80031f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002d36:	bf00      	nop
 8002d38:	3730      	adds	r7, #48	@ 0x30
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	2000023c 	.word	0x2000023c

08002d44 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b08c      	sub	sp, #48	@ 0x30
 8002d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d4a:	f107 030c 	add.w	r3, r7, #12
 8002d4e:	2224      	movs	r2, #36	@ 0x24
 8002d50:	2100      	movs	r1, #0
 8002d52:	4618      	mov	r0, r3
 8002d54:	f007 fa1d 	bl	800a192 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d58:	1d3b      	adds	r3, r7, #4
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	601a      	str	r2, [r3, #0]
 8002d5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d60:	4b20      	ldr	r3, [pc, #128]	@ (8002de4 <MX_TIM3_Init+0xa0>)
 8002d62:	4a21      	ldr	r2, [pc, #132]	@ (8002de8 <MX_TIM3_Init+0xa4>)
 8002d64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002d66:	4b1f      	ldr	r3, [pc, #124]	@ (8002de4 <MX_TIM3_Init+0xa0>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002de4 <MX_TIM3_Init+0xa0>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002d72:	4b1c      	ldr	r3, [pc, #112]	@ (8002de4 <MX_TIM3_Init+0xa0>)
 8002d74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d78:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002de4 <MX_TIM3_Init+0xa0>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d80:	4b18      	ldr	r3, [pc, #96]	@ (8002de4 <MX_TIM3_Init+0xa0>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002d86:	2303      	movs	r3, #3
 8002d88:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d92:	2300      	movs	r3, #0
 8002d94:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8002d96:	2304      	movs	r3, #4
 8002d98:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002da2:	2300      	movs	r3, #0
 8002da4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8002da6:	2304      	movs	r3, #4
 8002da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002daa:	f107 030c 	add.w	r3, r7, #12
 8002dae:	4619      	mov	r1, r3
 8002db0:	480c      	ldr	r0, [pc, #48]	@ (8002de4 <MX_TIM3_Init+0xa0>)
 8002db2:	f004 f853 	bl	8006e5c <HAL_TIM_Encoder_Init>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002dbc:	f000 fa18 	bl	80031f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002dc8:	1d3b      	adds	r3, r7, #4
 8002dca:	4619      	mov	r1, r3
 8002dcc:	4805      	ldr	r0, [pc, #20]	@ (8002de4 <MX_TIM3_Init+0xa0>)
 8002dce:	f004 ff03 	bl	8007bd8 <HAL_TIMEx_MasterConfigSynchronization>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002dd8:	f000 fa0a 	bl	80031f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002ddc:	bf00      	nop
 8002dde:	3730      	adds	r7, #48	@ 0x30
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	20000284 	.word	0x20000284
 8002de8:	40000400 	.word	0x40000400

08002dec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b08c      	sub	sp, #48	@ 0x30
 8002df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002df2:	f107 030c 	add.w	r3, r7, #12
 8002df6:	2224      	movs	r2, #36	@ 0x24
 8002df8:	2100      	movs	r1, #0
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f007 f9c9 	bl	800a192 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e00:	1d3b      	adds	r3, r7, #4
 8002e02:	2200      	movs	r2, #0
 8002e04:	601a      	str	r2, [r3, #0]
 8002e06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002e08:	4b20      	ldr	r3, [pc, #128]	@ (8002e8c <MX_TIM4_Init+0xa0>)
 8002e0a:	4a21      	ldr	r2, [pc, #132]	@ (8002e90 <MX_TIM4_Init+0xa4>)
 8002e0c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002e0e:	4b1f      	ldr	r3, [pc, #124]	@ (8002e8c <MX_TIM4_Init+0xa0>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e14:	4b1d      	ldr	r3, [pc, #116]	@ (8002e8c <MX_TIM4_Init+0xa0>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8002e8c <MX_TIM4_Init+0xa0>)
 8002e1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e20:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e22:	4b1a      	ldr	r3, [pc, #104]	@ (8002e8c <MX_TIM4_Init+0xa0>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e28:	4b18      	ldr	r3, [pc, #96]	@ (8002e8c <MX_TIM4_Init+0xa0>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002e32:	2302      	movs	r3, #2
 8002e34:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002e36:	2301      	movs	r3, #1
 8002e38:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002e42:	2302      	movs	r3, #2
 8002e44:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002e46:	2301      	movs	r3, #1
 8002e48:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002e52:	f107 030c 	add.w	r3, r7, #12
 8002e56:	4619      	mov	r1, r3
 8002e58:	480c      	ldr	r0, [pc, #48]	@ (8002e8c <MX_TIM4_Init+0xa0>)
 8002e5a:	f003 ffff 	bl	8006e5c <HAL_TIM_Encoder_Init>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002e64:	f000 f9c4 	bl	80031f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002e70:	1d3b      	adds	r3, r7, #4
 8002e72:	4619      	mov	r1, r3
 8002e74:	4805      	ldr	r0, [pc, #20]	@ (8002e8c <MX_TIM4_Init+0xa0>)
 8002e76:	f004 feaf 	bl	8007bd8 <HAL_TIMEx_MasterConfigSynchronization>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002e80:	f000 f9b6 	bl	80031f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002e84:	bf00      	nop
 8002e86:	3730      	adds	r7, #48	@ 0x30
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	200002cc 	.word	0x200002cc
 8002e90:	40000800 	.word	0x40000800

08002e94 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e9a:	f107 0308 	add.w	r3, r7, #8
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	601a      	str	r2, [r3, #0]
 8002ea2:	605a      	str	r2, [r3, #4]
 8002ea4:	609a      	str	r2, [r3, #8]
 8002ea6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ea8:	463b      	mov	r3, r7
 8002eaa:	2200      	movs	r2, #0
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8002f28 <MX_TIM5_Init+0x94>)
 8002eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8002f2c <MX_TIM5_Init+0x98>)
 8002eb4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 41999;
 8002eb6:	4b1c      	ldr	r3, [pc, #112]	@ (8002f28 <MX_TIM5_Init+0x94>)
 8002eb8:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002ebc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8002f28 <MX_TIM5_Init+0x94>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 49;
 8002ec4:	4b18      	ldr	r3, [pc, #96]	@ (8002f28 <MX_TIM5_Init+0x94>)
 8002ec6:	2231      	movs	r2, #49	@ 0x31
 8002ec8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002eca:	4b17      	ldr	r3, [pc, #92]	@ (8002f28 <MX_TIM5_Init+0x94>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ed0:	4b15      	ldr	r3, [pc, #84]	@ (8002f28 <MX_TIM5_Init+0x94>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002ed6:	4814      	ldr	r0, [pc, #80]	@ (8002f28 <MX_TIM5_Init+0x94>)
 8002ed8:	f003 fe90 	bl	8006bfc <HAL_TIM_Base_Init>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002ee2:	f000 f985 	bl	80031f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ee6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002eea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002eec:	f107 0308 	add.w	r3, r7, #8
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	480d      	ldr	r0, [pc, #52]	@ (8002f28 <MX_TIM5_Init+0x94>)
 8002ef4:	f004 fab8 	bl	8007468 <HAL_TIM_ConfigClockSource>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002efe:	f000 f977 	bl	80031f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f02:	2300      	movs	r3, #0
 8002f04:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f06:	2300      	movs	r3, #0
 8002f08:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002f0a:	463b      	mov	r3, r7
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4806      	ldr	r0, [pc, #24]	@ (8002f28 <MX_TIM5_Init+0x94>)
 8002f10:	f004 fe62 	bl	8007bd8 <HAL_TIMEx_MasterConfigSynchronization>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d001      	beq.n	8002f1e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002f1a:	f000 f969 	bl	80031f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002f1e:	bf00      	nop
 8002f20:	3718      	adds	r7, #24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	20000314 	.word	0x20000314
 8002f2c:	40000c00 	.word	0x40000c00

08002f30 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b088      	sub	sp, #32
 8002f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f36:	1d3b      	adds	r3, r7, #4
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	605a      	str	r2, [r3, #4]
 8002f3e:	609a      	str	r2, [r3, #8]
 8002f40:	60da      	str	r2, [r3, #12]
 8002f42:	611a      	str	r2, [r3, #16]
 8002f44:	615a      	str	r2, [r3, #20]
 8002f46:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002f48:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb4 <MX_TIM9_Init+0x84>)
 8002f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8002fb8 <MX_TIM9_Init+0x88>)
 8002f4c:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8002f4e:	4b19      	ldr	r3, [pc, #100]	@ (8002fb4 <MX_TIM9_Init+0x84>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f54:	4b17      	ldr	r3, [pc, #92]	@ (8002fb4 <MX_TIM9_Init+0x84>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8002f5a:	4b16      	ldr	r3, [pc, #88]	@ (8002fb4 <MX_TIM9_Init+0x84>)
 8002f5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f60:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f62:	4b14      	ldr	r3, [pc, #80]	@ (8002fb4 <MX_TIM9_Init+0x84>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f68:	4b12      	ldr	r3, [pc, #72]	@ (8002fb4 <MX_TIM9_Init+0x84>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002f6e:	4811      	ldr	r0, [pc, #68]	@ (8002fb4 <MX_TIM9_Init+0x84>)
 8002f70:	f003 ff25 	bl	8006dbe <HAL_TIM_PWM_Init>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 8002f7a:	f000 f939 	bl	80031f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f7e:	2360      	movs	r3, #96	@ 0x60
 8002f80:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002f82:	2300      	movs	r3, #0
 8002f84:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f86:	2300      	movs	r3, #0
 8002f88:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f8e:	1d3b      	adds	r3, r7, #4
 8002f90:	2200      	movs	r2, #0
 8002f92:	4619      	mov	r1, r3
 8002f94:	4807      	ldr	r0, [pc, #28]	@ (8002fb4 <MX_TIM9_Init+0x84>)
 8002f96:	f004 f9a5 	bl	80072e4 <HAL_TIM_PWM_ConfigChannel>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8002fa0:	f000 f926 	bl	80031f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002fa4:	4803      	ldr	r0, [pc, #12]	@ (8002fb4 <MX_TIM9_Init+0x84>)
 8002fa6:	f000 fc39 	bl	800381c <HAL_TIM_MspPostInit>

}
 8002faa:	bf00      	nop
 8002fac:	3720      	adds	r7, #32
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	2000035c 	.word	0x2000035c
 8002fb8:	40014000 	.word	0x40014000

08002fbc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	607b      	str	r3, [r7, #4]
 8002fc6:	4b10      	ldr	r3, [pc, #64]	@ (8003008 <MX_DMA_Init+0x4c>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fca:	4a0f      	ldr	r2, [pc, #60]	@ (8003008 <MX_DMA_Init+0x4c>)
 8002fcc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8003008 <MX_DMA_Init+0x4c>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fda:	607b      	str	r3, [r7, #4]
 8002fdc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002fde:	2200      	movs	r2, #0
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	2038      	movs	r0, #56	@ 0x38
 8002fe4:	f000 fe87 	bl	8003cf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002fe8:	2038      	movs	r0, #56	@ 0x38
 8002fea:	f000 fea0 	bl	8003d2e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	203b      	movs	r0, #59	@ 0x3b
 8002ff4:	f000 fe7f 	bl	8003cf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002ff8:	203b      	movs	r0, #59	@ 0x3b
 8002ffa:	f000 fe98 	bl	8003d2e <HAL_NVIC_EnableIRQ>

}
 8002ffe:	bf00      	nop
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	40023800 	.word	0x40023800

0800300c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b08a      	sub	sp, #40	@ 0x28
 8003010:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003012:	f107 0314 	add.w	r3, r7, #20
 8003016:	2200      	movs	r2, #0
 8003018:	601a      	str	r2, [r3, #0]
 800301a:	605a      	str	r2, [r3, #4]
 800301c:	609a      	str	r2, [r3, #8]
 800301e:	60da      	str	r2, [r3, #12]
 8003020:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	613b      	str	r3, [r7, #16]
 8003026:	4b55      	ldr	r3, [pc, #340]	@ (800317c <MX_GPIO_Init+0x170>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	4a54      	ldr	r2, [pc, #336]	@ (800317c <MX_GPIO_Init+0x170>)
 800302c:	f043 0304 	orr.w	r3, r3, #4
 8003030:	6313      	str	r3, [r2, #48]	@ 0x30
 8003032:	4b52      	ldr	r3, [pc, #328]	@ (800317c <MX_GPIO_Init+0x170>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003036:	f003 0304 	and.w	r3, r3, #4
 800303a:	613b      	str	r3, [r7, #16]
 800303c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	4b4e      	ldr	r3, [pc, #312]	@ (800317c <MX_GPIO_Init+0x170>)
 8003044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003046:	4a4d      	ldr	r2, [pc, #308]	@ (800317c <MX_GPIO_Init+0x170>)
 8003048:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800304c:	6313      	str	r3, [r2, #48]	@ 0x30
 800304e:	4b4b      	ldr	r3, [pc, #300]	@ (800317c <MX_GPIO_Init+0x170>)
 8003050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003052:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800305a:	2300      	movs	r3, #0
 800305c:	60bb      	str	r3, [r7, #8]
 800305e:	4b47      	ldr	r3, [pc, #284]	@ (800317c <MX_GPIO_Init+0x170>)
 8003060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003062:	4a46      	ldr	r2, [pc, #280]	@ (800317c <MX_GPIO_Init+0x170>)
 8003064:	f043 0301 	orr.w	r3, r3, #1
 8003068:	6313      	str	r3, [r2, #48]	@ 0x30
 800306a:	4b44      	ldr	r3, [pc, #272]	@ (800317c <MX_GPIO_Init+0x170>)
 800306c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	60bb      	str	r3, [r7, #8]
 8003074:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003076:	2300      	movs	r3, #0
 8003078:	607b      	str	r3, [r7, #4]
 800307a:	4b40      	ldr	r3, [pc, #256]	@ (800317c <MX_GPIO_Init+0x170>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	4a3f      	ldr	r2, [pc, #252]	@ (800317c <MX_GPIO_Init+0x170>)
 8003080:	f043 0302 	orr.w	r3, r3, #2
 8003084:	6313      	str	r3, [r2, #48]	@ 0x30
 8003086:	4b3d      	ldr	r3, [pc, #244]	@ (800317c <MX_GPIO_Init+0x170>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	607b      	str	r3, [r7, #4]
 8003090:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MAX_CS5_Pin|MAX_CS4_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8003092:	2200      	movs	r2, #0
 8003094:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8003098:	4839      	ldr	r0, [pc, #228]	@ (8003180 <MX_GPIO_Init+0x174>)
 800309a:	f001 fb6f 	bl	800477c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY_3_Pin|RELAY_4_Pin|RELAY_1_Pin|MAX_CS2_Pin
 800309e:	2200      	movs	r2, #0
 80030a0:	f641 111b 	movw	r1, #6427	@ 0x191b
 80030a4:	4837      	ldr	r0, [pc, #220]	@ (8003184 <MX_GPIO_Init+0x178>)
 80030a6:	f001 fb69 	bl	800477c <HAL_GPIO_WritePin>
                          |RESET_Pin|MAX_CS1_Pin|SD_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin|MAX_CS3_Pin|RELAY_2_Pin, GPIO_PIN_RESET);
 80030aa:	2200      	movs	r2, #0
 80030ac:	2107      	movs	r1, #7
 80030ae:	4836      	ldr	r0, [pc, #216]	@ (8003188 <MX_GPIO_Init+0x17c>)
 80030b0:	f001 fb64 	bl	800477c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MAX_CS5_Pin MAX_CS4_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = MAX_CS5_Pin|MAX_CS4_Pin|BUZZER_Pin;
 80030b4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80030b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030ba:	2301      	movs	r3, #1
 80030bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030be:	2300      	movs	r3, #0
 80030c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c2:	2300      	movs	r3, #0
 80030c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030c6:	f107 0314 	add.w	r3, r7, #20
 80030ca:	4619      	mov	r1, r3
 80030cc:	482c      	ldr	r0, [pc, #176]	@ (8003180 <MX_GPIO_Init+0x174>)
 80030ce:	f001 f9b9 	bl	8004444 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY_3_Pin RELAY_4_Pin RELAY_1_Pin MAX_CS2_Pin
                           MAX_CS1_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RELAY_3_Pin|RELAY_4_Pin|RELAY_1_Pin|MAX_CS2_Pin
 80030d2:	f641 031b 	movw	r3, #6171	@ 0x181b
 80030d6:	617b      	str	r3, [r7, #20]
                          |MAX_CS1_Pin|SD_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030d8:	2301      	movs	r3, #1
 80030da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030dc:	2300      	movs	r3, #0
 80030de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e0:	2300      	movs	r3, #0
 80030e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030e4:	f107 0314 	add.w	r3, r7, #20
 80030e8:	4619      	mov	r1, r3
 80030ea:	4826      	ldr	r0, [pc, #152]	@ (8003184 <MX_GPIO_Init+0x178>)
 80030ec:	f001 f9aa 	bl	8004444 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CS_Pin MAX_CS3_Pin RELAY_2_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|MAX_CS3_Pin|RELAY_2_Pin;
 80030f0:	2307      	movs	r3, #7
 80030f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030f4:	2301      	movs	r3, #1
 80030f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f8:	2300      	movs	r3, #0
 80030fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030fc:	2300      	movs	r3, #0
 80030fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003100:	f107 0314 	add.w	r3, r7, #20
 8003104:	4619      	mov	r1, r3
 8003106:	4820      	ldr	r0, [pc, #128]	@ (8003188 <MX_GPIO_Init+0x17c>)
 8003108:	f001 f99c 	bl	8004444 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_1_BUTTON_Pin */
  GPIO_InitStruct.Pin = ENC_1_BUTTON_Pin;
 800310c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003110:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003112:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003116:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003118:	2301      	movs	r3, #1
 800311a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENC_1_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800311c:	f107 0314 	add.w	r3, r7, #20
 8003120:	4619      	mov	r1, r3
 8003122:	4819      	ldr	r0, [pc, #100]	@ (8003188 <MX_GPIO_Init+0x17c>)
 8003124:	f001 f98e 	bl	8004444 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_2_BUTTON_Pin ENC_3_BUTTON_Pin */
  GPIO_InitStruct.Pin = ENC_2_BUTTON_Pin|ENC_3_BUTTON_Pin;
 8003128:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800312c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800312e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003132:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003134:	2301      	movs	r3, #1
 8003136:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003138:	f107 0314 	add.w	r3, r7, #20
 800313c:	4619      	mov	r1, r3
 800313e:	4812      	ldr	r0, [pc, #72]	@ (8003188 <MX_GPIO_Init+0x17c>)
 8003140:	f001 f980 	bl	8004444 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8003144:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003148:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800314a:	2301      	movs	r3, #1
 800314c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314e:	2300      	movs	r3, #0
 8003150:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003152:	2303      	movs	r3, #3
 8003154:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8003156:	f107 0314 	add.w	r3, r7, #20
 800315a:	4619      	mov	r1, r3
 800315c:	4809      	ldr	r0, [pc, #36]	@ (8003184 <MX_GPIO_Init+0x178>)
 800315e:	f001 f971 	bl	8004444 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003162:	2200      	movs	r2, #0
 8003164:	2105      	movs	r1, #5
 8003166:	2028      	movs	r0, #40	@ 0x28
 8003168:	f000 fdc5 	bl	8003cf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800316c:	2028      	movs	r0, #40	@ 0x28
 800316e:	f000 fdde 	bl	8003d2e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003172:	bf00      	nop
 8003174:	3728      	adds	r7, #40	@ 0x28
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	40023800 	.word	0x40023800
 8003180:	40020800 	.word	0x40020800
 8003184:	40020000 	.word	0x40020000
 8003188:	40020400 	.word	0x40020400

0800318c <set_value>:

/* USER CODE BEGIN 4 */


void set_value(volatile encoder *enc, uint32_t *var,
		uint32_t min_value, uint32_t max_value) {
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
 8003198:	603b      	str	r3, [r7, #0]

	if (enc->position > enc->old_position) {
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	685a      	ldr	r2, [r3, #4]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d90a      	bls.n	80031bc <set_value+0x30>

		if (*var < max_value) {
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	683a      	ldr	r2, [r7, #0]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d915      	bls.n	80031dc <set_value+0x50>
			(*var)++;
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	601a      	str	r2, [r3, #0]
 80031ba:	e00f      	b.n	80031dc <set_value+0x50>
		}

	} else if (enc->position < enc->old_position) {
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	685a      	ldr	r2, [r3, #4]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d209      	bcs.n	80031dc <set_value+0x50>
		if (*var > min_value) {
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d204      	bcs.n	80031dc <set_value+0x50>
			(*var)--;
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	1e5a      	subs	r2, r3, #1
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	601a      	str	r2, [r3, #0]
		}

	}

	enc->old_position = enc->position;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	609a      	str	r2, [r3, #8]
}
 80031e4:	bf00      	nop
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031f4:	b672      	cpsid	i
}
 80031f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031f8:	bf00      	nop
 80031fa:	e7fd      	b.n	80031f8 <Error_Handler+0x8>

080031fc <PI_Control_Init>:
    if (v > hi) return hi;
    return v;
}

void PI_Control_Init(PI_Oven* c, float kp, float ki, float out_min, float out_max)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b087      	sub	sp, #28
 8003200:	af00      	add	r7, sp, #0
 8003202:	6178      	str	r0, [r7, #20]
 8003204:	ed87 0a04 	vstr	s0, [r7, #16]
 8003208:	edc7 0a03 	vstr	s1, [r7, #12]
 800320c:	ed87 1a02 	vstr	s2, [r7, #8]
 8003210:	edc7 1a01 	vstr	s3, [r7, #4]
    c->kp = kp;
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	693a      	ldr	r2, [r7, #16]
 8003218:	601a      	str	r2, [r3, #0]
    c->ki = ki;
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	68fa      	ldr	r2, [r7, #12]
 800321e:	605a      	str	r2, [r3, #4]
    c->out_min = (out_min < out_max) ? out_min : out_max;
 8003220:	ed97 7a02 	vldr	s14, [r7, #8]
 8003224:	edd7 7a01 	vldr	s15, [r7, #4]
 8003228:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800322c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003230:	d501      	bpl.n	8003236 <PI_Control_Init+0x3a>
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	e000      	b.n	8003238 <PI_Control_Init+0x3c>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	6093      	str	r3, [r2, #8]
    c->out_max = (out_max > out_min) ? out_max : out_min;
 800323c:	ed97 7a01 	vldr	s14, [r7, #4]
 8003240:	edd7 7a02 	vldr	s15, [r7, #8]
 8003244:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800324c:	dd01      	ble.n	8003252 <PI_Control_Init+0x56>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	e000      	b.n	8003254 <PI_Control_Init+0x58>
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	60d3      	str	r3, [r2, #12]

    c->meas_alpha = 1.0f;   // filtre kapal
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800325e:	611a      	str	r2, [r3, #16]
    c->slew_per_sec = 0.0f; // slew kapal
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	f04f 0200 	mov.w	r2, #0
 8003266:	615a      	str	r2, [r3, #20]

    c->integrator = 0.0f;
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	619a      	str	r2, [r3, #24]
    c->last_u = 0.0f;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	f04f 0200 	mov.w	r2, #0
 8003276:	61da      	str	r2, [r3, #28]
    c->y_filt = 0.0f;
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	621a      	str	r2, [r3, #32]
    c->enabled = 1u;
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8003288:	bf00      	nop
 800328a:	371c      	adds	r7, #28
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr

08003294 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800329a:	2300      	movs	r3, #0
 800329c:	607b      	str	r3, [r7, #4]
 800329e:	4b10      	ldr	r3, [pc, #64]	@ (80032e0 <HAL_MspInit+0x4c>)
 80032a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032a2:	4a0f      	ldr	r2, [pc, #60]	@ (80032e0 <HAL_MspInit+0x4c>)
 80032a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80032aa:	4b0d      	ldr	r3, [pc, #52]	@ (80032e0 <HAL_MspInit+0x4c>)
 80032ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032b2:	607b      	str	r3, [r7, #4]
 80032b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032b6:	2300      	movs	r3, #0
 80032b8:	603b      	str	r3, [r7, #0]
 80032ba:	4b09      	ldr	r3, [pc, #36]	@ (80032e0 <HAL_MspInit+0x4c>)
 80032bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032be:	4a08      	ldr	r2, [pc, #32]	@ (80032e0 <HAL_MspInit+0x4c>)
 80032c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80032c6:	4b06      	ldr	r3, [pc, #24]	@ (80032e0 <HAL_MspInit+0x4c>)
 80032c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ce:	603b      	str	r3, [r7, #0]
 80032d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032d2:	bf00      	nop
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	40023800 	.word	0x40023800

080032e4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b08a      	sub	sp, #40	@ 0x28
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032ec:	f107 0314 	add.w	r3, r7, #20
 80032f0:	2200      	movs	r2, #0
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	605a      	str	r2, [r3, #4]
 80032f6:	609a      	str	r2, [r3, #8]
 80032f8:	60da      	str	r2, [r3, #12]
 80032fa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a19      	ldr	r2, [pc, #100]	@ (8003368 <HAL_I2C_MspInit+0x84>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d12c      	bne.n	8003360 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003306:	2300      	movs	r3, #0
 8003308:	613b      	str	r3, [r7, #16]
 800330a:	4b18      	ldr	r3, [pc, #96]	@ (800336c <HAL_I2C_MspInit+0x88>)
 800330c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330e:	4a17      	ldr	r2, [pc, #92]	@ (800336c <HAL_I2C_MspInit+0x88>)
 8003310:	f043 0302 	orr.w	r3, r3, #2
 8003314:	6313      	str	r3, [r2, #48]	@ 0x30
 8003316:	4b15      	ldr	r3, [pc, #84]	@ (800336c <HAL_I2C_MspInit+0x88>)
 8003318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331a:	f003 0302 	and.w	r3, r3, #2
 800331e:	613b      	str	r3, [r7, #16]
 8003320:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003322:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003328:	2312      	movs	r3, #18
 800332a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800332c:	2301      	movs	r3, #1
 800332e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003330:	2303      	movs	r3, #3
 8003332:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003334:	2304      	movs	r3, #4
 8003336:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003338:	f107 0314 	add.w	r3, r7, #20
 800333c:	4619      	mov	r1, r3
 800333e:	480c      	ldr	r0, [pc, #48]	@ (8003370 <HAL_I2C_MspInit+0x8c>)
 8003340:	f001 f880 	bl	8004444 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]
 8003348:	4b08      	ldr	r3, [pc, #32]	@ (800336c <HAL_I2C_MspInit+0x88>)
 800334a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334c:	4a07      	ldr	r2, [pc, #28]	@ (800336c <HAL_I2C_MspInit+0x88>)
 800334e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003352:	6413      	str	r3, [r2, #64]	@ 0x40
 8003354:	4b05      	ldr	r3, [pc, #20]	@ (800336c <HAL_I2C_MspInit+0x88>)
 8003356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003358:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800335c:	60fb      	str	r3, [r7, #12]
 800335e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003360:	bf00      	nop
 8003362:	3728      	adds	r7, #40	@ 0x28
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	40005400 	.word	0x40005400
 800336c:	40023800 	.word	0x40023800
 8003370:	40020400 	.word	0x40020400

08003374 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b08c      	sub	sp, #48	@ 0x30
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800337c:	f107 031c 	add.w	r3, r7, #28
 8003380:	2200      	movs	r2, #0
 8003382:	601a      	str	r2, [r3, #0]
 8003384:	605a      	str	r2, [r3, #4]
 8003386:	609a      	str	r2, [r3, #8]
 8003388:	60da      	str	r2, [r3, #12]
 800338a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a72      	ldr	r2, [pc, #456]	@ (800355c <HAL_SPI_MspInit+0x1e8>)
 8003392:	4293      	cmp	r3, r2
 8003394:	f040 80ab 	bne.w	80034ee <HAL_SPI_MspInit+0x17a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003398:	2300      	movs	r3, #0
 800339a:	61bb      	str	r3, [r7, #24]
 800339c:	4b70      	ldr	r3, [pc, #448]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 800339e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a0:	4a6f      	ldr	r2, [pc, #444]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 80033a2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033a6:	6453      	str	r3, [r2, #68]	@ 0x44
 80033a8:	4b6d      	ldr	r3, [pc, #436]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 80033aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033b0:	61bb      	str	r3, [r7, #24]
 80033b2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033b4:	2300      	movs	r3, #0
 80033b6:	617b      	str	r3, [r7, #20]
 80033b8:	4b69      	ldr	r3, [pc, #420]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 80033ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033bc:	4a68      	ldr	r2, [pc, #416]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 80033be:	f043 0301 	orr.w	r3, r3, #1
 80033c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80033c4:	4b66      	ldr	r3, [pc, #408]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 80033c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	617b      	str	r3, [r7, #20]
 80033ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033d0:	2300      	movs	r3, #0
 80033d2:	613b      	str	r3, [r7, #16]
 80033d4:	4b62      	ldr	r3, [pc, #392]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 80033d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d8:	4a61      	ldr	r2, [pc, #388]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 80033da:	f043 0302 	orr.w	r3, r3, #2
 80033de:	6313      	str	r3, [r2, #48]	@ 0x30
 80033e0:	4b5f      	ldr	r3, [pc, #380]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 80033e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e4:	f003 0302 	and.w	r3, r3, #2
 80033e8:	613b      	str	r3, [r7, #16]
 80033ea:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80033ec:	2320      	movs	r3, #32
 80033ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f0:	2302      	movs	r3, #2
 80033f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f4:	2300      	movs	r3, #0
 80033f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033f8:	2303      	movs	r3, #3
 80033fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80033fc:	2305      	movs	r3, #5
 80033fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003400:	f107 031c 	add.w	r3, r7, #28
 8003404:	4619      	mov	r1, r3
 8003406:	4857      	ldr	r0, [pc, #348]	@ (8003564 <HAL_SPI_MspInit+0x1f0>)
 8003408:	f001 f81c 	bl	8004444 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800340c:	2330      	movs	r3, #48	@ 0x30
 800340e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003410:	2302      	movs	r3, #2
 8003412:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003414:	2300      	movs	r3, #0
 8003416:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003418:	2303      	movs	r3, #3
 800341a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800341c:	2305      	movs	r3, #5
 800341e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003420:	f107 031c 	add.w	r3, r7, #28
 8003424:	4619      	mov	r1, r3
 8003426:	4850      	ldr	r0, [pc, #320]	@ (8003568 <HAL_SPI_MspInit+0x1f4>)
 8003428:	f001 f80c 	bl	8004444 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 800342c:	4b4f      	ldr	r3, [pc, #316]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 800342e:	4a50      	ldr	r2, [pc, #320]	@ (8003570 <HAL_SPI_MspInit+0x1fc>)
 8003430:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8003432:	4b4e      	ldr	r3, [pc, #312]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 8003434:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003438:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800343a:	4b4c      	ldr	r3, [pc, #304]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 800343c:	2200      	movs	r2, #0
 800343e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003440:	4b4a      	ldr	r3, [pc, #296]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 8003442:	2200      	movs	r2, #0
 8003444:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003446:	4b49      	ldr	r3, [pc, #292]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 8003448:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800344c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800344e:	4b47      	ldr	r3, [pc, #284]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 8003450:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003454:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003456:	4b45      	ldr	r3, [pc, #276]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 8003458:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800345c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800345e:	4b43      	ldr	r3, [pc, #268]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 8003460:	2200      	movs	r2, #0
 8003462:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003464:	4b41      	ldr	r3, [pc, #260]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 8003466:	2200      	movs	r2, #0
 8003468:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800346a:	4b40      	ldr	r3, [pc, #256]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 800346c:	2200      	movs	r2, #0
 800346e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003470:	483e      	ldr	r0, [pc, #248]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 8003472:	f000 fc77 	bl	8003d64 <HAL_DMA_Init>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d001      	beq.n	8003480 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 800347c:	f7ff feb8 	bl	80031f0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a3a      	ldr	r2, [pc, #232]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 8003484:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003486:	4a39      	ldr	r2, [pc, #228]	@ (800356c <HAL_SPI_MspInit+0x1f8>)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800348c:	4b39      	ldr	r3, [pc, #228]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 800348e:	4a3a      	ldr	r2, [pc, #232]	@ (8003578 <HAL_SPI_MspInit+0x204>)
 8003490:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8003492:	4b38      	ldr	r3, [pc, #224]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 8003494:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003498:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800349a:	4b36      	ldr	r3, [pc, #216]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 800349c:	2240      	movs	r2, #64	@ 0x40
 800349e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034a0:	4b34      	ldr	r3, [pc, #208]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80034a6:	4b33      	ldr	r3, [pc, #204]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 80034a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80034ac:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80034ae:	4b31      	ldr	r3, [pc, #196]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 80034b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80034b4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80034b6:	4b2f      	ldr	r3, [pc, #188]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 80034b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80034bc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80034be:	4b2d      	ldr	r3, [pc, #180]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80034c4:	4b2b      	ldr	r3, [pc, #172]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034ca:	4b2a      	ldr	r3, [pc, #168]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80034d0:	4828      	ldr	r0, [pc, #160]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 80034d2:	f000 fc47 	bl	8003d64 <HAL_DMA_Init>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <HAL_SPI_MspInit+0x16c>
    {
      Error_Handler();
 80034dc:	f7ff fe88 	bl	80031f0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a24      	ldr	r2, [pc, #144]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 80034e4:	649a      	str	r2, [r3, #72]	@ 0x48
 80034e6:	4a23      	ldr	r2, [pc, #140]	@ (8003574 <HAL_SPI_MspInit+0x200>)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80034ec:	e031      	b.n	8003552 <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI2)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a22      	ldr	r2, [pc, #136]	@ (800357c <HAL_SPI_MspInit+0x208>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d12c      	bne.n	8003552 <HAL_SPI_MspInit+0x1de>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80034f8:	2300      	movs	r3, #0
 80034fa:	60fb      	str	r3, [r7, #12]
 80034fc:	4b18      	ldr	r3, [pc, #96]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 80034fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003500:	4a17      	ldr	r2, [pc, #92]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 8003502:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003506:	6413      	str	r3, [r2, #64]	@ 0x40
 8003508:	4b15      	ldr	r3, [pc, #84]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 800350a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003510:	60fb      	str	r3, [r7, #12]
 8003512:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003514:	2300      	movs	r3, #0
 8003516:	60bb      	str	r3, [r7, #8]
 8003518:	4b11      	ldr	r3, [pc, #68]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 800351a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351c:	4a10      	ldr	r2, [pc, #64]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 800351e:	f043 0302 	orr.w	r3, r3, #2
 8003522:	6313      	str	r3, [r2, #48]	@ 0x30
 8003524:	4b0e      	ldr	r3, [pc, #56]	@ (8003560 <HAL_SPI_MspInit+0x1ec>)
 8003526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	60bb      	str	r3, [r7, #8]
 800352e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8003530:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8003534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003536:	2302      	movs	r3, #2
 8003538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353a:	2300      	movs	r3, #0
 800353c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800353e:	2303      	movs	r3, #3
 8003540:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003542:	2305      	movs	r3, #5
 8003544:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003546:	f107 031c 	add.w	r3, r7, #28
 800354a:	4619      	mov	r1, r3
 800354c:	4806      	ldr	r0, [pc, #24]	@ (8003568 <HAL_SPI_MspInit+0x1f4>)
 800354e:	f000 ff79 	bl	8004444 <HAL_GPIO_Init>
}
 8003552:	bf00      	nop
 8003554:	3730      	adds	r7, #48	@ 0x30
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	40013000 	.word	0x40013000
 8003560:	40023800 	.word	0x40023800
 8003564:	40020000 	.word	0x40020000
 8003568:	40020400 	.word	0x40020400
 800356c:	20000134 	.word	0x20000134
 8003570:	40026410 	.word	0x40026410
 8003574:	20000194 	.word	0x20000194
 8003578:	40026458 	.word	0x40026458
 800357c:	40003800 	.word	0x40003800

08003580 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a1c      	ldr	r2, [pc, #112]	@ (8003600 <HAL_TIM_Base_MspInit+0x80>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d116      	bne.n	80035c0 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003592:	2300      	movs	r3, #0
 8003594:	60fb      	str	r3, [r7, #12]
 8003596:	4b1b      	ldr	r3, [pc, #108]	@ (8003604 <HAL_TIM_Base_MspInit+0x84>)
 8003598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800359a:	4a1a      	ldr	r2, [pc, #104]	@ (8003604 <HAL_TIM_Base_MspInit+0x84>)
 800359c:	f043 0301 	orr.w	r3, r3, #1
 80035a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80035a2:	4b18      	ldr	r3, [pc, #96]	@ (8003604 <HAL_TIM_Base_MspInit+0x84>)
 80035a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	60fb      	str	r3, [r7, #12]
 80035ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80035ae:	2200      	movs	r2, #0
 80035b0:	2100      	movs	r1, #0
 80035b2:	2019      	movs	r0, #25
 80035b4:	f000 fb9f 	bl	8003cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80035b8:	2019      	movs	r0, #25
 80035ba:	f000 fbb8 	bl	8003d2e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80035be:	e01a      	b.n	80035f6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM5)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a10      	ldr	r2, [pc, #64]	@ (8003608 <HAL_TIM_Base_MspInit+0x88>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d115      	bne.n	80035f6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80035ca:	2300      	movs	r3, #0
 80035cc:	60bb      	str	r3, [r7, #8]
 80035ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003604 <HAL_TIM_Base_MspInit+0x84>)
 80035d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d2:	4a0c      	ldr	r2, [pc, #48]	@ (8003604 <HAL_TIM_Base_MspInit+0x84>)
 80035d4:	f043 0308 	orr.w	r3, r3, #8
 80035d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80035da:	4b0a      	ldr	r3, [pc, #40]	@ (8003604 <HAL_TIM_Base_MspInit+0x84>)
 80035dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035de:	f003 0308 	and.w	r3, r3, #8
 80035e2:	60bb      	str	r3, [r7, #8]
 80035e4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80035e6:	2200      	movs	r2, #0
 80035e8:	2100      	movs	r1, #0
 80035ea:	2032      	movs	r0, #50	@ 0x32
 80035ec:	f000 fb83 	bl	8003cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80035f0:	2032      	movs	r0, #50	@ 0x32
 80035f2:	f000 fb9c 	bl	8003d2e <HAL_NVIC_EnableIRQ>
}
 80035f6:	bf00      	nop
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	40010000 	.word	0x40010000
 8003604:	40023800 	.word	0x40023800
 8003608:	40000c00 	.word	0x40000c00

0800360c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b08e      	sub	sp, #56	@ 0x38
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003614:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]
 800361c:	605a      	str	r2, [r3, #4]
 800361e:	609a      	str	r2, [r3, #8]
 8003620:	60da      	str	r2, [r3, #12]
 8003622:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800362c:	d153      	bne.n	80036d6 <HAL_TIM_Encoder_MspInit+0xca>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800362e:	2300      	movs	r3, #0
 8003630:	623b      	str	r3, [r7, #32]
 8003632:	4b64      	ldr	r3, [pc, #400]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	4a63      	ldr	r2, [pc, #396]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003638:	f043 0301 	orr.w	r3, r3, #1
 800363c:	6413      	str	r3, [r2, #64]	@ 0x40
 800363e:	4b61      	ldr	r3, [pc, #388]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	623b      	str	r3, [r7, #32]
 8003648:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800364a:	2300      	movs	r3, #0
 800364c:	61fb      	str	r3, [r7, #28]
 800364e:	4b5d      	ldr	r3, [pc, #372]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003652:	4a5c      	ldr	r2, [pc, #368]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003654:	f043 0301 	orr.w	r3, r3, #1
 8003658:	6313      	str	r3, [r2, #48]	@ 0x30
 800365a:	4b5a      	ldr	r3, [pc, #360]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800365c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	61fb      	str	r3, [r7, #28]
 8003664:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003666:	2300      	movs	r3, #0
 8003668:	61bb      	str	r3, [r7, #24]
 800366a:	4b56      	ldr	r3, [pc, #344]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800366c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366e:	4a55      	ldr	r2, [pc, #340]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003670:	f043 0302 	orr.w	r3, r3, #2
 8003674:	6313      	str	r3, [r2, #48]	@ 0x30
 8003676:	4b53      	ldr	r3, [pc, #332]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	61bb      	str	r3, [r7, #24]
 8003680:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC_1_1_Pin;
 8003682:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003686:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003688:	2312      	movs	r3, #18
 800368a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368c:	2300      	movs	r3, #0
 800368e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003690:	2301      	movs	r3, #1
 8003692:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003694:	2301      	movs	r3, #1
 8003696:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENC_1_1_GPIO_Port, &GPIO_InitStruct);
 8003698:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800369c:	4619      	mov	r1, r3
 800369e:	484a      	ldr	r0, [pc, #296]	@ (80037c8 <HAL_TIM_Encoder_MspInit+0x1bc>)
 80036a0:	f000 fed0 	bl	8004444 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_1_2_Pin;
 80036a4:	2308      	movs	r3, #8
 80036a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a8:	2302      	movs	r3, #2
 80036aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ac:	2300      	movs	r3, #0
 80036ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80036b0:	2301      	movs	r3, #1
 80036b2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80036b4:	2301      	movs	r3, #1
 80036b6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENC_1_2_GPIO_Port, &GPIO_InitStruct);
 80036b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036bc:	4619      	mov	r1, r3
 80036be:	4843      	ldr	r0, [pc, #268]	@ (80037cc <HAL_TIM_Encoder_MspInit+0x1c0>)
 80036c0:	f000 fec0 	bl	8004444 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80036c4:	2200      	movs	r2, #0
 80036c6:	2105      	movs	r1, #5
 80036c8:	201c      	movs	r0, #28
 80036ca:	f000 fb14 	bl	8003cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80036ce:	201c      	movs	r0, #28
 80036d0:	f000 fb2d 	bl	8003d2e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80036d4:	e072      	b.n	80037bc <HAL_TIM_Encoder_MspInit+0x1b0>
  else if(htim_encoder->Instance==TIM3)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a3d      	ldr	r2, [pc, #244]	@ (80037d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d134      	bne.n	800374a <HAL_TIM_Encoder_MspInit+0x13e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80036e0:	2300      	movs	r3, #0
 80036e2:	617b      	str	r3, [r7, #20]
 80036e4:	4b37      	ldr	r3, [pc, #220]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80036e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e8:	4a36      	ldr	r2, [pc, #216]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80036ea:	f043 0302 	orr.w	r3, r3, #2
 80036ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80036f0:	4b34      	ldr	r3, [pc, #208]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80036f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	617b      	str	r3, [r7, #20]
 80036fa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036fc:	2300      	movs	r3, #0
 80036fe:	613b      	str	r3, [r7, #16]
 8003700:	4b30      	ldr	r3, [pc, #192]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003704:	4a2f      	ldr	r2, [pc, #188]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003706:	f043 0301 	orr.w	r3, r3, #1
 800370a:	6313      	str	r3, [r2, #48]	@ 0x30
 800370c:	4b2d      	ldr	r3, [pc, #180]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800370e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	613b      	str	r3, [r7, #16]
 8003716:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENC_2_1_Pin|ENC_2_2_Pin;
 8003718:	23c0      	movs	r3, #192	@ 0xc0
 800371a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800371c:	2302      	movs	r3, #2
 800371e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003720:	2300      	movs	r3, #0
 8003722:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003724:	2302      	movs	r3, #2
 8003726:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003728:	2302      	movs	r3, #2
 800372a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800372c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003730:	4619      	mov	r1, r3
 8003732:	4825      	ldr	r0, [pc, #148]	@ (80037c8 <HAL_TIM_Encoder_MspInit+0x1bc>)
 8003734:	f000 fe86 	bl	8004444 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8003738:	2200      	movs	r2, #0
 800373a:	2105      	movs	r1, #5
 800373c:	201d      	movs	r0, #29
 800373e:	f000 fada 	bl	8003cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003742:	201d      	movs	r0, #29
 8003744:	f000 faf3 	bl	8003d2e <HAL_NVIC_EnableIRQ>
}
 8003748:	e038      	b.n	80037bc <HAL_TIM_Encoder_MspInit+0x1b0>
  else if(htim_encoder->Instance==TIM4)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a21      	ldr	r2, [pc, #132]	@ (80037d4 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d133      	bne.n	80037bc <HAL_TIM_Encoder_MspInit+0x1b0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003754:	2300      	movs	r3, #0
 8003756:	60fb      	str	r3, [r7, #12]
 8003758:	4b1a      	ldr	r3, [pc, #104]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800375a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375c:	4a19      	ldr	r2, [pc, #100]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800375e:	f043 0304 	orr.w	r3, r3, #4
 8003762:	6413      	str	r3, [r2, #64]	@ 0x40
 8003764:	4b17      	ldr	r3, [pc, #92]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003770:	2300      	movs	r3, #0
 8003772:	60bb      	str	r3, [r7, #8]
 8003774:	4b13      	ldr	r3, [pc, #76]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003778:	4a12      	ldr	r2, [pc, #72]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800377a:	f043 0302 	orr.w	r3, r3, #2
 800377e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003780:	4b10      	ldr	r3, [pc, #64]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	60bb      	str	r3, [r7, #8]
 800378a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC_3_1_Pin|ENC_3_2_Pin;
 800378c:	23c0      	movs	r3, #192	@ 0xc0
 800378e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003790:	2302      	movs	r3, #2
 8003792:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003794:	2300      	movs	r3, #0
 8003796:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003798:	2300      	movs	r3, #0
 800379a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800379c:	2302      	movs	r3, #2
 800379e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037a4:	4619      	mov	r1, r3
 80037a6:	4809      	ldr	r0, [pc, #36]	@ (80037cc <HAL_TIM_Encoder_MspInit+0x1c0>)
 80037a8:	f000 fe4c 	bl	8004444 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80037ac:	2200      	movs	r2, #0
 80037ae:	2105      	movs	r1, #5
 80037b0:	201e      	movs	r0, #30
 80037b2:	f000 faa0 	bl	8003cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80037b6:	201e      	movs	r0, #30
 80037b8:	f000 fab9 	bl	8003d2e <HAL_NVIC_EnableIRQ>
}
 80037bc:	bf00      	nop
 80037be:	3738      	adds	r7, #56	@ 0x38
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40023800 	.word	0x40023800
 80037c8:	40020000 	.word	0x40020000
 80037cc:	40020400 	.word	0x40020400
 80037d0:	40000400 	.word	0x40000400
 80037d4:	40000800 	.word	0x40000800

080037d8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80037d8:	b480      	push	{r7}
 80037da:	b085      	sub	sp, #20
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM9)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a0b      	ldr	r2, [pc, #44]	@ (8003814 <HAL_TIM_PWM_MspInit+0x3c>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d10d      	bne.n	8003806 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM9_MspInit 0 */

    /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 80037ea:	2300      	movs	r3, #0
 80037ec:	60fb      	str	r3, [r7, #12]
 80037ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003818 <HAL_TIM_PWM_MspInit+0x40>)
 80037f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f2:	4a09      	ldr	r2, [pc, #36]	@ (8003818 <HAL_TIM_PWM_MspInit+0x40>)
 80037f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80037fa:	4b07      	ldr	r3, [pc, #28]	@ (8003818 <HAL_TIM_PWM_MspInit+0x40>)
 80037fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM9_MspInit 1 */

  }

}
 8003806:	bf00      	nop
 8003808:	3714      	adds	r7, #20
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	40014000 	.word	0x40014000
 8003818:	40023800 	.word	0x40023800

0800381c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b088      	sub	sp, #32
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003824:	f107 030c 	add.w	r3, r7, #12
 8003828:	2200      	movs	r2, #0
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	605a      	str	r2, [r3, #4]
 800382e:	609a      	str	r2, [r3, #8]
 8003830:	60da      	str	r2, [r3, #12]
 8003832:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM9)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a12      	ldr	r2, [pc, #72]	@ (8003884 <HAL_TIM_MspPostInit+0x68>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d11d      	bne.n	800387a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM9_MspPostInit 0 */

    /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800383e:	2300      	movs	r3, #0
 8003840:	60bb      	str	r3, [r7, #8]
 8003842:	4b11      	ldr	r3, [pc, #68]	@ (8003888 <HAL_TIM_MspPostInit+0x6c>)
 8003844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003846:	4a10      	ldr	r2, [pc, #64]	@ (8003888 <HAL_TIM_MspPostInit+0x6c>)
 8003848:	f043 0301 	orr.w	r3, r3, #1
 800384c:	6313      	str	r3, [r2, #48]	@ 0x30
 800384e:	4b0e      	ldr	r3, [pc, #56]	@ (8003888 <HAL_TIM_MspPostInit+0x6c>)
 8003850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	60bb      	str	r3, [r7, #8]
 8003858:	68bb      	ldr	r3, [r7, #8]
    /**TIM9 GPIO Configuration
    PA2     ------> TIM9_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800385a:	2304      	movs	r3, #4
 800385c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800385e:	2302      	movs	r3, #2
 8003860:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003862:	2300      	movs	r3, #0
 8003864:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003866:	2300      	movs	r3, #0
 8003868:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800386a:	2303      	movs	r3, #3
 800386c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386e:	f107 030c 	add.w	r3, r7, #12
 8003872:	4619      	mov	r1, r3
 8003874:	4805      	ldr	r0, [pc, #20]	@ (800388c <HAL_TIM_MspPostInit+0x70>)
 8003876:	f000 fde5 	bl	8004444 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800387a:	bf00      	nop
 800387c:	3720      	adds	r7, #32
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	40014000 	.word	0x40014000
 8003888:	40023800 	.word	0x40023800
 800388c:	40020000 	.word	0x40020000

08003890 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003890:	b480      	push	{r7}
 8003892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003894:	bf00      	nop
 8003896:	e7fd      	b.n	8003894 <NMI_Handler+0x4>

08003898 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800389c:	bf00      	nop
 800389e:	e7fd      	b.n	800389c <HardFault_Handler+0x4>

080038a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038a4:	bf00      	nop
 80038a6:	e7fd      	b.n	80038a4 <MemManage_Handler+0x4>

080038a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038ac:	bf00      	nop
 80038ae:	e7fd      	b.n	80038ac <BusFault_Handler+0x4>

080038b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038b0:	b480      	push	{r7}
 80038b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038b4:	bf00      	nop
 80038b6:	e7fd      	b.n	80038b4 <UsageFault_Handler+0x4>

080038b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038b8:	b480      	push	{r7}
 80038ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038bc:	bf00      	nop
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr

080038c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038c6:	b480      	push	{r7}
 80038c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038ca:	bf00      	nop
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038d8:	bf00      	nop
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr

080038e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038e6:	f000 f8e7 	bl	8003ab8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038ea:	bf00      	nop
 80038ec:	bd80      	pop	{r7, pc}
	...

080038f0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80038f4:	4802      	ldr	r0, [pc, #8]	@ (8003900 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80038f6:	f003 fc05 	bl	8007104 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80038fa:	bf00      	nop
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	200001f4 	.word	0x200001f4

08003904 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003908:	4802      	ldr	r0, [pc, #8]	@ (8003914 <TIM2_IRQHandler+0x10>)
 800390a:	f003 fbfb 	bl	8007104 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800390e:	bf00      	nop
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	2000023c 	.word	0x2000023c

08003918 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800391c:	4802      	ldr	r0, [pc, #8]	@ (8003928 <TIM3_IRQHandler+0x10>)
 800391e:	f003 fbf1 	bl	8007104 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003922:	bf00      	nop
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	20000284 	.word	0x20000284

0800392c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003930:	4802      	ldr	r0, [pc, #8]	@ (800393c <TIM4_IRQHandler+0x10>)
 8003932:	f003 fbe7 	bl	8007104 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003936:	bf00      	nop
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	200002cc 	.word	0x200002cc

08003940 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_1_BUTTON_Pin);
 8003944:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003948:	f000 ff32 	bl	80047b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_2_BUTTON_Pin);
 800394c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003950:	f000 ff2e 	bl	80047b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_3_BUTTON_Pin);
 8003954:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003958:	f000 ff2a 	bl	80047b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800395c:	bf00      	nop
 800395e:	bd80      	pop	{r7, pc}

08003960 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003964:	4802      	ldr	r0, [pc, #8]	@ (8003970 <TIM5_IRQHandler+0x10>)
 8003966:	f003 fbcd 	bl	8007104 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800396a:	bf00      	nop
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	20000314 	.word	0x20000314

08003974 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003978:	4802      	ldr	r0, [pc, #8]	@ (8003984 <DMA2_Stream0_IRQHandler+0x10>)
 800397a:	f000 faf9 	bl	8003f70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800397e:	bf00      	nop
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	20000134 	.word	0x20000134

08003988 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800398c:	4802      	ldr	r0, [pc, #8]	@ (8003998 <DMA2_Stream3_IRQHandler+0x10>)
 800398e:	f000 faef 	bl	8003f70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003992:	bf00      	nop
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	20000194 	.word	0x20000194

0800399c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800399c:	b480      	push	{r7}
 800399e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80039a0:	4b06      	ldr	r3, [pc, #24]	@ (80039bc <SystemInit+0x20>)
 80039a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039a6:	4a05      	ldr	r2, [pc, #20]	@ (80039bc <SystemInit+0x20>)
 80039a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80039ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80039b0:	bf00      	nop
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	e000ed00 	.word	0xe000ed00

080039c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80039c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80039f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80039c4:	f7ff ffea 	bl	800399c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80039c8:	480c      	ldr	r0, [pc, #48]	@ (80039fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80039ca:	490d      	ldr	r1, [pc, #52]	@ (8003a00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80039cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003a04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80039ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80039d0:	e002      	b.n	80039d8 <LoopCopyDataInit>

080039d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80039d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80039d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80039d6:	3304      	adds	r3, #4

080039d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80039d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80039da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80039dc:	d3f9      	bcc.n	80039d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80039de:	4a0a      	ldr	r2, [pc, #40]	@ (8003a08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80039e0:	4c0a      	ldr	r4, [pc, #40]	@ (8003a0c <LoopFillZerobss+0x22>)
  movs r3, #0
 80039e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80039e4:	e001      	b.n	80039ea <LoopFillZerobss>

080039e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80039e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80039e8:	3204      	adds	r2, #4

080039ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80039ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80039ec:	d3fb      	bcc.n	80039e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80039ee:	f006 fbd9 	bl	800a1a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80039f2:	f7fe fe57 	bl	80026a4 <main>
  bx  lr    
 80039f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80039f8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80039fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a00:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8003a04:	0800a598 	.word	0x0800a598
  ldr r2, =_sbss
 8003a08:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8003a0c:	200069c0 	.word	0x200069c0

08003a10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a10:	e7fe      	b.n	8003a10 <ADC_IRQHandler>
	...

08003a14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a18:	4b0e      	ldr	r3, [pc, #56]	@ (8003a54 <HAL_Init+0x40>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8003a54 <HAL_Init+0x40>)
 8003a1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a24:	4b0b      	ldr	r3, [pc, #44]	@ (8003a54 <HAL_Init+0x40>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a0a      	ldr	r2, [pc, #40]	@ (8003a54 <HAL_Init+0x40>)
 8003a2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a30:	4b08      	ldr	r3, [pc, #32]	@ (8003a54 <HAL_Init+0x40>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a07      	ldr	r2, [pc, #28]	@ (8003a54 <HAL_Init+0x40>)
 8003a36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a3c:	2003      	movs	r0, #3
 8003a3e:	f000 f94f 	bl	8003ce0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a42:	200f      	movs	r0, #15
 8003a44:	f000 f808 	bl	8003a58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003a48:	f7ff fc24 	bl	8003294 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	40023c00 	.word	0x40023c00

08003a58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003a60:	4b12      	ldr	r3, [pc, #72]	@ (8003aac <HAL_InitTick+0x54>)
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	4b12      	ldr	r3, [pc, #72]	@ (8003ab0 <HAL_InitTick+0x58>)
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	4619      	mov	r1, r3
 8003a6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a76:	4618      	mov	r0, r3
 8003a78:	f000 f967 	bl	8003d4a <HAL_SYSTICK_Config>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e00e      	b.n	8003aa4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b0f      	cmp	r3, #15
 8003a8a:	d80a      	bhi.n	8003aa2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	6879      	ldr	r1, [r7, #4]
 8003a90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a94:	f000 f92f 	bl	8003cf6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a98:	4a06      	ldr	r2, [pc, #24]	@ (8003ab4 <HAL_InitTick+0x5c>)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	e000      	b.n	8003aa4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3708      	adds	r7, #8
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	20000004 	.word	0x20000004
 8003ab0:	2000000c 	.word	0x2000000c
 8003ab4:	20000008 	.word	0x20000008

08003ab8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003abc:	4b06      	ldr	r3, [pc, #24]	@ (8003ad8 <HAL_IncTick+0x20>)
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	4b06      	ldr	r3, [pc, #24]	@ (8003adc <HAL_IncTick+0x24>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	4a04      	ldr	r2, [pc, #16]	@ (8003adc <HAL_IncTick+0x24>)
 8003aca:	6013      	str	r3, [r2, #0]
}
 8003acc:	bf00      	nop
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	2000000c 	.word	0x2000000c
 8003adc:	200065ac 	.word	0x200065ac

08003ae0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	af00      	add	r7, sp, #0
  return uwTick;
 8003ae4:	4b03      	ldr	r3, [pc, #12]	@ (8003af4 <HAL_GetTick+0x14>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	200065ac 	.word	0x200065ac

08003af8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b00:	f7ff ffee 	bl	8003ae0 <HAL_GetTick>
 8003b04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b10:	d005      	beq.n	8003b1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b12:	4b0a      	ldr	r3, [pc, #40]	@ (8003b3c <HAL_Delay+0x44>)
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	461a      	mov	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003b1e:	bf00      	nop
 8003b20:	f7ff ffde 	bl	8003ae0 <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d8f7      	bhi.n	8003b20 <HAL_Delay+0x28>
  {
  }
}
 8003b30:	bf00      	nop
 8003b32:	bf00      	nop
 8003b34:	3710      	adds	r7, #16
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	2000000c 	.word	0x2000000c

08003b40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b085      	sub	sp, #20
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b50:	4b0c      	ldr	r3, [pc, #48]	@ (8003b84 <__NVIC_SetPriorityGrouping+0x44>)
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b56:	68ba      	ldr	r2, [r7, #8]
 8003b58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b72:	4a04      	ldr	r2, [pc, #16]	@ (8003b84 <__NVIC_SetPriorityGrouping+0x44>)
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	60d3      	str	r3, [r2, #12]
}
 8003b78:	bf00      	nop
 8003b7a:	3714      	adds	r7, #20
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr
 8003b84:	e000ed00 	.word	0xe000ed00

08003b88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b8c:	4b04      	ldr	r3, [pc, #16]	@ (8003ba0 <__NVIC_GetPriorityGrouping+0x18>)
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	0a1b      	lsrs	r3, r3, #8
 8003b92:	f003 0307 	and.w	r3, r3, #7
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	e000ed00 	.word	0xe000ed00

08003ba4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	4603      	mov	r3, r0
 8003bac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	db0b      	blt.n	8003bce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bb6:	79fb      	ldrb	r3, [r7, #7]
 8003bb8:	f003 021f 	and.w	r2, r3, #31
 8003bbc:	4907      	ldr	r1, [pc, #28]	@ (8003bdc <__NVIC_EnableIRQ+0x38>)
 8003bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc2:	095b      	lsrs	r3, r3, #5
 8003bc4:	2001      	movs	r0, #1
 8003bc6:	fa00 f202 	lsl.w	r2, r0, r2
 8003bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003bce:	bf00      	nop
 8003bd0:	370c      	adds	r7, #12
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	e000e100 	.word	0xe000e100

08003be0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	4603      	mov	r3, r0
 8003be8:	6039      	str	r1, [r7, #0]
 8003bea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	db0a      	blt.n	8003c0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	490c      	ldr	r1, [pc, #48]	@ (8003c2c <__NVIC_SetPriority+0x4c>)
 8003bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bfe:	0112      	lsls	r2, r2, #4
 8003c00:	b2d2      	uxtb	r2, r2
 8003c02:	440b      	add	r3, r1
 8003c04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c08:	e00a      	b.n	8003c20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	4908      	ldr	r1, [pc, #32]	@ (8003c30 <__NVIC_SetPriority+0x50>)
 8003c10:	79fb      	ldrb	r3, [r7, #7]
 8003c12:	f003 030f 	and.w	r3, r3, #15
 8003c16:	3b04      	subs	r3, #4
 8003c18:	0112      	lsls	r2, r2, #4
 8003c1a:	b2d2      	uxtb	r2, r2
 8003c1c:	440b      	add	r3, r1
 8003c1e:	761a      	strb	r2, [r3, #24]
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr
 8003c2c:	e000e100 	.word	0xe000e100
 8003c30:	e000ed00 	.word	0xe000ed00

08003c34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b089      	sub	sp, #36	@ 0x24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f003 0307 	and.w	r3, r3, #7
 8003c46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	f1c3 0307 	rsb	r3, r3, #7
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	bf28      	it	cs
 8003c52:	2304      	movcs	r3, #4
 8003c54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	3304      	adds	r3, #4
 8003c5a:	2b06      	cmp	r3, #6
 8003c5c:	d902      	bls.n	8003c64 <NVIC_EncodePriority+0x30>
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	3b03      	subs	r3, #3
 8003c62:	e000      	b.n	8003c66 <NVIC_EncodePriority+0x32>
 8003c64:	2300      	movs	r3, #0
 8003c66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c72:	43da      	mvns	r2, r3
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	401a      	ands	r2, r3
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c7c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	fa01 f303 	lsl.w	r3, r1, r3
 8003c86:	43d9      	mvns	r1, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c8c:	4313      	orrs	r3, r2
         );
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3724      	adds	r7, #36	@ 0x24
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
	...

08003c9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003cac:	d301      	bcc.n	8003cb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e00f      	b.n	8003cd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8003cdc <SysTick_Config+0x40>)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cba:	210f      	movs	r1, #15
 8003cbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003cc0:	f7ff ff8e 	bl	8003be0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cc4:	4b05      	ldr	r3, [pc, #20]	@ (8003cdc <SysTick_Config+0x40>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cca:	4b04      	ldr	r3, [pc, #16]	@ (8003cdc <SysTick_Config+0x40>)
 8003ccc:	2207      	movs	r2, #7
 8003cce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	e000e010 	.word	0xe000e010

08003ce0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f7ff ff29 	bl	8003b40 <__NVIC_SetPriorityGrouping>
}
 8003cee:	bf00      	nop
 8003cf0:	3708      	adds	r7, #8
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cf6:	b580      	push	{r7, lr}
 8003cf8:	b086      	sub	sp, #24
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	60b9      	str	r1, [r7, #8]
 8003d00:	607a      	str	r2, [r7, #4]
 8003d02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d08:	f7ff ff3e 	bl	8003b88 <__NVIC_GetPriorityGrouping>
 8003d0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	68b9      	ldr	r1, [r7, #8]
 8003d12:	6978      	ldr	r0, [r7, #20]
 8003d14:	f7ff ff8e 	bl	8003c34 <NVIC_EncodePriority>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d1e:	4611      	mov	r1, r2
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7ff ff5d 	bl	8003be0 <__NVIC_SetPriority>
}
 8003d26:	bf00      	nop
 8003d28:	3718      	adds	r7, #24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b082      	sub	sp, #8
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	4603      	mov	r3, r0
 8003d36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7ff ff31 	bl	8003ba4 <__NVIC_EnableIRQ>
}
 8003d42:	bf00      	nop
 8003d44:	3708      	adds	r7, #8
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b082      	sub	sp, #8
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f7ff ffa2 	bl	8003c9c <SysTick_Config>
 8003d58:	4603      	mov	r3, r0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3708      	adds	r7, #8
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
	...

08003d64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b086      	sub	sp, #24
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d70:	f7ff feb6 	bl	8003ae0 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e099      	b.n	8003eb4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2202      	movs	r2, #2
 8003d84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0201 	bic.w	r2, r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003da0:	e00f      	b.n	8003dc2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003da2:	f7ff fe9d 	bl	8003ae0 <HAL_GetTick>
 8003da6:	4602      	mov	r2, r0
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	2b05      	cmp	r3, #5
 8003dae:	d908      	bls.n	8003dc2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2220      	movs	r2, #32
 8003db4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2203      	movs	r2, #3
 8003dba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e078      	b.n	8003eb4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1e8      	bne.n	8003da2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	4b38      	ldr	r3, [pc, #224]	@ (8003ebc <HAL_DMA_Init+0x158>)
 8003ddc:	4013      	ands	r3, r2
 8003dde:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685a      	ldr	r2, [r3, #4]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a1b      	ldr	r3, [r3, #32]
 8003e0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e18:	2b04      	cmp	r3, #4
 8003e1a:	d107      	bne.n	8003e2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e24:	4313      	orrs	r3, r2
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	697a      	ldr	r2, [r7, #20]
 8003e32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	f023 0307 	bic.w	r3, r3, #7
 8003e42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e52:	2b04      	cmp	r3, #4
 8003e54:	d117      	bne.n	8003e86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e5a:	697a      	ldr	r2, [r7, #20]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d00e      	beq.n	8003e86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 fa6f 	bl	800434c <DMA_CheckFifoParam>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d008      	beq.n	8003e86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2240      	movs	r2, #64	@ 0x40
 8003e78:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003e82:	2301      	movs	r3, #1
 8003e84:	e016      	b.n	8003eb4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	697a      	ldr	r2, [r7, #20]
 8003e8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f000 fa26 	bl	80042e0 <DMA_CalcBaseAndBitshift>
 8003e94:	4603      	mov	r3, r0
 8003e96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9c:	223f      	movs	r2, #63	@ 0x3f
 8003e9e:	409a      	lsls	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3718      	adds	r7, #24
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	f010803f 	.word	0xf010803f

08003ec0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
 8003ecc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ed6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d101      	bne.n	8003ee6 <HAL_DMA_Start_IT+0x26>
 8003ee2:	2302      	movs	r3, #2
 8003ee4:	e040      	b.n	8003f68 <HAL_DMA_Start_IT+0xa8>
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d12f      	bne.n	8003f5a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2202      	movs	r2, #2
 8003efe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	68b9      	ldr	r1, [r7, #8]
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	f000 f9b8 	bl	8004284 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f18:	223f      	movs	r2, #63	@ 0x3f
 8003f1a:	409a      	lsls	r2, r3
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f042 0216 	orr.w	r2, r2, #22
 8003f2e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d007      	beq.n	8003f48 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f042 0208 	orr.w	r2, r2, #8
 8003f46:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f042 0201 	orr.w	r2, r2, #1
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	e005      	b.n	8003f66 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f62:	2302      	movs	r3, #2
 8003f64:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f66:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3718      	adds	r7, #24
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f7c:	4b8e      	ldr	r3, [pc, #568]	@ (80041b8 <HAL_DMA_IRQHandler+0x248>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a8e      	ldr	r2, [pc, #568]	@ (80041bc <HAL_DMA_IRQHandler+0x24c>)
 8003f82:	fba2 2303 	umull	r2, r3, r2, r3
 8003f86:	0a9b      	lsrs	r3, r3, #10
 8003f88:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f8e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f9a:	2208      	movs	r2, #8
 8003f9c:	409a      	lsls	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d01a      	beq.n	8003fdc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0304 	and.w	r3, r3, #4
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d013      	beq.n	8003fdc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 0204 	bic.w	r2, r2, #4
 8003fc2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc8:	2208      	movs	r2, #8
 8003fca:	409a      	lsls	r2, r3
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fd4:	f043 0201 	orr.w	r2, r3, #1
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	409a      	lsls	r2, r3
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d012      	beq.n	8004012 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d00b      	beq.n	8004012 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ffe:	2201      	movs	r2, #1
 8004000:	409a      	lsls	r2, r3
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800400a:	f043 0202 	orr.w	r2, r3, #2
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004016:	2204      	movs	r2, #4
 8004018:	409a      	lsls	r2, r3
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	4013      	ands	r3, r2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d012      	beq.n	8004048 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d00b      	beq.n	8004048 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004034:	2204      	movs	r2, #4
 8004036:	409a      	lsls	r2, r3
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004040:	f043 0204 	orr.w	r2, r3, #4
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800404c:	2210      	movs	r2, #16
 800404e:	409a      	lsls	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	4013      	ands	r3, r2
 8004054:	2b00      	cmp	r3, #0
 8004056:	d043      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0308 	and.w	r3, r3, #8
 8004062:	2b00      	cmp	r3, #0
 8004064:	d03c      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800406a:	2210      	movs	r2, #16
 800406c:	409a      	lsls	r2, r3
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d018      	beq.n	80040b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d108      	bne.n	80040a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004092:	2b00      	cmp	r3, #0
 8004094:	d024      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	4798      	blx	r3
 800409e:	e01f      	b.n	80040e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d01b      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	4798      	blx	r3
 80040b0:	e016      	b.n	80040e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d107      	bne.n	80040d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f022 0208 	bic.w	r2, r2, #8
 80040ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d003      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040e4:	2220      	movs	r2, #32
 80040e6:	409a      	lsls	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	4013      	ands	r3, r2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f000 808f 	beq.w	8004210 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0310 	and.w	r3, r3, #16
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	f000 8087 	beq.w	8004210 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004106:	2220      	movs	r2, #32
 8004108:	409a      	lsls	r2, r3
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b05      	cmp	r3, #5
 8004118:	d136      	bne.n	8004188 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 0216 	bic.w	r2, r2, #22
 8004128:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	695a      	ldr	r2, [r3, #20]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004138:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413e:	2b00      	cmp	r3, #0
 8004140:	d103      	bne.n	800414a <HAL_DMA_IRQHandler+0x1da>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004146:	2b00      	cmp	r3, #0
 8004148:	d007      	beq.n	800415a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f022 0208 	bic.w	r2, r2, #8
 8004158:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800415e:	223f      	movs	r2, #63	@ 0x3f
 8004160:	409a      	lsls	r2, r3
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2201      	movs	r2, #1
 800416a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800417a:	2b00      	cmp	r3, #0
 800417c:	d07e      	beq.n	800427c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	4798      	blx	r3
        }
        return;
 8004186:	e079      	b.n	800427c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d01d      	beq.n	80041d2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d10d      	bne.n	80041c0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d031      	beq.n	8004210 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	4798      	blx	r3
 80041b4:	e02c      	b.n	8004210 <HAL_DMA_IRQHandler+0x2a0>
 80041b6:	bf00      	nop
 80041b8:	20000004 	.word	0x20000004
 80041bc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d023      	beq.n	8004210 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	4798      	blx	r3
 80041d0:	e01e      	b.n	8004210 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d10f      	bne.n	8004200 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 0210 	bic.w	r2, r2, #16
 80041ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004204:	2b00      	cmp	r3, #0
 8004206:	d003      	beq.n	8004210 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004214:	2b00      	cmp	r3, #0
 8004216:	d032      	beq.n	800427e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800421c:	f003 0301 	and.w	r3, r3, #1
 8004220:	2b00      	cmp	r3, #0
 8004222:	d022      	beq.n	800426a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2205      	movs	r2, #5
 8004228:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f022 0201 	bic.w	r2, r2, #1
 800423a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	3301      	adds	r3, #1
 8004240:	60bb      	str	r3, [r7, #8]
 8004242:	697a      	ldr	r2, [r7, #20]
 8004244:	429a      	cmp	r2, r3
 8004246:	d307      	bcc.n	8004258 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0301 	and.w	r3, r3, #1
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1f2      	bne.n	800423c <HAL_DMA_IRQHandler+0x2cc>
 8004256:	e000      	b.n	800425a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004258:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800426e:	2b00      	cmp	r3, #0
 8004270:	d005      	beq.n	800427e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	4798      	blx	r3
 800427a:	e000      	b.n	800427e <HAL_DMA_IRQHandler+0x30e>
        return;
 800427c:	bf00      	nop
    }
  }
}
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004284:	b480      	push	{r7}
 8004286:	b085      	sub	sp, #20
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
 8004290:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80042a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	683a      	ldr	r2, [r7, #0]
 80042a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	2b40      	cmp	r3, #64	@ 0x40
 80042b0:	d108      	bne.n	80042c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	68ba      	ldr	r2, [r7, #8]
 80042c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80042c2:	e007      	b.n	80042d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68ba      	ldr	r2, [r7, #8]
 80042ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	60da      	str	r2, [r3, #12]
}
 80042d4:	bf00      	nop
 80042d6:	3714      	adds	r7, #20
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b085      	sub	sp, #20
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	3b10      	subs	r3, #16
 80042f0:	4a14      	ldr	r2, [pc, #80]	@ (8004344 <DMA_CalcBaseAndBitshift+0x64>)
 80042f2:	fba2 2303 	umull	r2, r3, r2, r3
 80042f6:	091b      	lsrs	r3, r3, #4
 80042f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042fa:	4a13      	ldr	r2, [pc, #76]	@ (8004348 <DMA_CalcBaseAndBitshift+0x68>)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	4413      	add	r3, r2
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	461a      	mov	r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2b03      	cmp	r3, #3
 800430c:	d909      	bls.n	8004322 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004316:	f023 0303 	bic.w	r3, r3, #3
 800431a:	1d1a      	adds	r2, r3, #4
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004320:	e007      	b.n	8004332 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800432a:	f023 0303 	bic.w	r3, r3, #3
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004336:	4618      	mov	r0, r3
 8004338:	3714      	adds	r7, #20
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	aaaaaaab 	.word	0xaaaaaaab
 8004348:	0800a250 	.word	0x0800a250

0800434c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004354:	2300      	movs	r3, #0
 8004356:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800435c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d11f      	bne.n	80043a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	2b03      	cmp	r3, #3
 800436a:	d856      	bhi.n	800441a <DMA_CheckFifoParam+0xce>
 800436c:	a201      	add	r2, pc, #4	@ (adr r2, 8004374 <DMA_CheckFifoParam+0x28>)
 800436e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004372:	bf00      	nop
 8004374:	08004385 	.word	0x08004385
 8004378:	08004397 	.word	0x08004397
 800437c:	08004385 	.word	0x08004385
 8004380:	0800441b 	.word	0x0800441b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004388:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d046      	beq.n	800441e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004394:	e043      	b.n	800441e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800439a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800439e:	d140      	bne.n	8004422 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043a4:	e03d      	b.n	8004422 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043ae:	d121      	bne.n	80043f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	2b03      	cmp	r3, #3
 80043b4:	d837      	bhi.n	8004426 <DMA_CheckFifoParam+0xda>
 80043b6:	a201      	add	r2, pc, #4	@ (adr r2, 80043bc <DMA_CheckFifoParam+0x70>)
 80043b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043bc:	080043cd 	.word	0x080043cd
 80043c0:	080043d3 	.word	0x080043d3
 80043c4:	080043cd 	.word	0x080043cd
 80043c8:	080043e5 	.word	0x080043e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	73fb      	strb	r3, [r7, #15]
      break;
 80043d0:	e030      	b.n	8004434 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d025      	beq.n	800442a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043e2:	e022      	b.n	800442a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043e8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80043ec:	d11f      	bne.n	800442e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043f2:	e01c      	b.n	800442e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d903      	bls.n	8004402 <DMA_CheckFifoParam+0xb6>
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	2b03      	cmp	r3, #3
 80043fe:	d003      	beq.n	8004408 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004400:	e018      	b.n	8004434 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	73fb      	strb	r3, [r7, #15]
      break;
 8004406:	e015      	b.n	8004434 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800440c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00e      	beq.n	8004432 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	73fb      	strb	r3, [r7, #15]
      break;
 8004418:	e00b      	b.n	8004432 <DMA_CheckFifoParam+0xe6>
      break;
 800441a:	bf00      	nop
 800441c:	e00a      	b.n	8004434 <DMA_CheckFifoParam+0xe8>
      break;
 800441e:	bf00      	nop
 8004420:	e008      	b.n	8004434 <DMA_CheckFifoParam+0xe8>
      break;
 8004422:	bf00      	nop
 8004424:	e006      	b.n	8004434 <DMA_CheckFifoParam+0xe8>
      break;
 8004426:	bf00      	nop
 8004428:	e004      	b.n	8004434 <DMA_CheckFifoParam+0xe8>
      break;
 800442a:	bf00      	nop
 800442c:	e002      	b.n	8004434 <DMA_CheckFifoParam+0xe8>
      break;   
 800442e:	bf00      	nop
 8004430:	e000      	b.n	8004434 <DMA_CheckFifoParam+0xe8>
      break;
 8004432:	bf00      	nop
    }
  } 
  
  return status; 
 8004434:	7bfb      	ldrb	r3, [r7, #15]
}
 8004436:	4618      	mov	r0, r3
 8004438:	3714      	adds	r7, #20
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr
 8004442:	bf00      	nop

08004444 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004444:	b480      	push	{r7}
 8004446:	b089      	sub	sp, #36	@ 0x24
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800444e:	2300      	movs	r3, #0
 8004450:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004452:	2300      	movs	r3, #0
 8004454:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004456:	2300      	movs	r3, #0
 8004458:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800445a:	2300      	movs	r3, #0
 800445c:	61fb      	str	r3, [r7, #28]
 800445e:	e159      	b.n	8004714 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004460:	2201      	movs	r2, #1
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	fa02 f303 	lsl.w	r3, r2, r3
 8004468:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	4013      	ands	r3, r2
 8004472:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	429a      	cmp	r2, r3
 800447a:	f040 8148 	bne.w	800470e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f003 0303 	and.w	r3, r3, #3
 8004486:	2b01      	cmp	r3, #1
 8004488:	d005      	beq.n	8004496 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004492:	2b02      	cmp	r3, #2
 8004494:	d130      	bne.n	80044f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	005b      	lsls	r3, r3, #1
 80044a0:	2203      	movs	r2, #3
 80044a2:	fa02 f303 	lsl.w	r3, r2, r3
 80044a6:	43db      	mvns	r3, r3
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	4013      	ands	r3, r2
 80044ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	68da      	ldr	r2, [r3, #12]
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	4313      	orrs	r3, r2
 80044be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	69ba      	ldr	r2, [r7, #24]
 80044c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80044cc:	2201      	movs	r2, #1
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	fa02 f303 	lsl.w	r3, r2, r3
 80044d4:	43db      	mvns	r3, r3
 80044d6:	69ba      	ldr	r2, [r7, #24]
 80044d8:	4013      	ands	r3, r2
 80044da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	091b      	lsrs	r3, r3, #4
 80044e2:	f003 0201 	and.w	r2, r3, #1
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	69ba      	ldr	r2, [r7, #24]
 80044f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f003 0303 	and.w	r3, r3, #3
 8004500:	2b03      	cmp	r3, #3
 8004502:	d017      	beq.n	8004534 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	005b      	lsls	r3, r3, #1
 800450e:	2203      	movs	r2, #3
 8004510:	fa02 f303 	lsl.w	r3, r2, r3
 8004514:	43db      	mvns	r3, r3
 8004516:	69ba      	ldr	r2, [r7, #24]
 8004518:	4013      	ands	r3, r2
 800451a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	689a      	ldr	r2, [r3, #8]
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	005b      	lsls	r3, r3, #1
 8004524:	fa02 f303 	lsl.w	r3, r2, r3
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	4313      	orrs	r3, r2
 800452c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f003 0303 	and.w	r3, r3, #3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d123      	bne.n	8004588 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	08da      	lsrs	r2, r3, #3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	3208      	adds	r2, #8
 8004548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800454c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	f003 0307 	and.w	r3, r3, #7
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	220f      	movs	r2, #15
 8004558:	fa02 f303 	lsl.w	r3, r2, r3
 800455c:	43db      	mvns	r3, r3
 800455e:	69ba      	ldr	r2, [r7, #24]
 8004560:	4013      	ands	r3, r2
 8004562:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	691a      	ldr	r2, [r3, #16]
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	f003 0307 	and.w	r3, r3, #7
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	fa02 f303 	lsl.w	r3, r2, r3
 8004574:	69ba      	ldr	r2, [r7, #24]
 8004576:	4313      	orrs	r3, r2
 8004578:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	08da      	lsrs	r2, r3, #3
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	3208      	adds	r2, #8
 8004582:	69b9      	ldr	r1, [r7, #24]
 8004584:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	005b      	lsls	r3, r3, #1
 8004592:	2203      	movs	r2, #3
 8004594:	fa02 f303 	lsl.w	r3, r2, r3
 8004598:	43db      	mvns	r3, r3
 800459a:	69ba      	ldr	r2, [r7, #24]
 800459c:	4013      	ands	r3, r2
 800459e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f003 0203 	and.w	r2, r3, #3
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	005b      	lsls	r3, r3, #1
 80045ac:	fa02 f303 	lsl.w	r3, r2, r3
 80045b0:	69ba      	ldr	r2, [r7, #24]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	69ba      	ldr	r2, [r7, #24]
 80045ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	f000 80a2 	beq.w	800470e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045ca:	2300      	movs	r3, #0
 80045cc:	60fb      	str	r3, [r7, #12]
 80045ce:	4b57      	ldr	r3, [pc, #348]	@ (800472c <HAL_GPIO_Init+0x2e8>)
 80045d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d2:	4a56      	ldr	r2, [pc, #344]	@ (800472c <HAL_GPIO_Init+0x2e8>)
 80045d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80045da:	4b54      	ldr	r3, [pc, #336]	@ (800472c <HAL_GPIO_Init+0x2e8>)
 80045dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045e2:	60fb      	str	r3, [r7, #12]
 80045e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045e6:	4a52      	ldr	r2, [pc, #328]	@ (8004730 <HAL_GPIO_Init+0x2ec>)
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	089b      	lsrs	r3, r3, #2
 80045ec:	3302      	adds	r3, #2
 80045ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	f003 0303 	and.w	r3, r3, #3
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	220f      	movs	r2, #15
 80045fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004602:	43db      	mvns	r3, r3
 8004604:	69ba      	ldr	r2, [r7, #24]
 8004606:	4013      	ands	r3, r2
 8004608:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a49      	ldr	r2, [pc, #292]	@ (8004734 <HAL_GPIO_Init+0x2f0>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d019      	beq.n	8004646 <HAL_GPIO_Init+0x202>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a48      	ldr	r2, [pc, #288]	@ (8004738 <HAL_GPIO_Init+0x2f4>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d013      	beq.n	8004642 <HAL_GPIO_Init+0x1fe>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a47      	ldr	r2, [pc, #284]	@ (800473c <HAL_GPIO_Init+0x2f8>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d00d      	beq.n	800463e <HAL_GPIO_Init+0x1fa>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a46      	ldr	r2, [pc, #280]	@ (8004740 <HAL_GPIO_Init+0x2fc>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d007      	beq.n	800463a <HAL_GPIO_Init+0x1f6>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a45      	ldr	r2, [pc, #276]	@ (8004744 <HAL_GPIO_Init+0x300>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d101      	bne.n	8004636 <HAL_GPIO_Init+0x1f2>
 8004632:	2304      	movs	r3, #4
 8004634:	e008      	b.n	8004648 <HAL_GPIO_Init+0x204>
 8004636:	2307      	movs	r3, #7
 8004638:	e006      	b.n	8004648 <HAL_GPIO_Init+0x204>
 800463a:	2303      	movs	r3, #3
 800463c:	e004      	b.n	8004648 <HAL_GPIO_Init+0x204>
 800463e:	2302      	movs	r3, #2
 8004640:	e002      	b.n	8004648 <HAL_GPIO_Init+0x204>
 8004642:	2301      	movs	r3, #1
 8004644:	e000      	b.n	8004648 <HAL_GPIO_Init+0x204>
 8004646:	2300      	movs	r3, #0
 8004648:	69fa      	ldr	r2, [r7, #28]
 800464a:	f002 0203 	and.w	r2, r2, #3
 800464e:	0092      	lsls	r2, r2, #2
 8004650:	4093      	lsls	r3, r2
 8004652:	69ba      	ldr	r2, [r7, #24]
 8004654:	4313      	orrs	r3, r2
 8004656:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004658:	4935      	ldr	r1, [pc, #212]	@ (8004730 <HAL_GPIO_Init+0x2ec>)
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	089b      	lsrs	r3, r3, #2
 800465e:	3302      	adds	r3, #2
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004666:	4b38      	ldr	r3, [pc, #224]	@ (8004748 <HAL_GPIO_Init+0x304>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	43db      	mvns	r3, r3
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	4013      	ands	r3, r2
 8004674:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d003      	beq.n	800468a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004682:	69ba      	ldr	r2, [r7, #24]
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	4313      	orrs	r3, r2
 8004688:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800468a:	4a2f      	ldr	r2, [pc, #188]	@ (8004748 <HAL_GPIO_Init+0x304>)
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004690:	4b2d      	ldr	r3, [pc, #180]	@ (8004748 <HAL_GPIO_Init+0x304>)
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	43db      	mvns	r3, r3
 800469a:	69ba      	ldr	r2, [r7, #24]
 800469c:	4013      	ands	r3, r2
 800469e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d003      	beq.n	80046b4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80046ac:	69ba      	ldr	r2, [r7, #24]
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046b4:	4a24      	ldr	r2, [pc, #144]	@ (8004748 <HAL_GPIO_Init+0x304>)
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80046ba:	4b23      	ldr	r3, [pc, #140]	@ (8004748 <HAL_GPIO_Init+0x304>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	43db      	mvns	r3, r3
 80046c4:	69ba      	ldr	r2, [r7, #24]
 80046c6:	4013      	ands	r3, r2
 80046c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d003      	beq.n	80046de <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80046d6:	69ba      	ldr	r2, [r7, #24]
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	4313      	orrs	r3, r2
 80046dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046de:	4a1a      	ldr	r2, [pc, #104]	@ (8004748 <HAL_GPIO_Init+0x304>)
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046e4:	4b18      	ldr	r3, [pc, #96]	@ (8004748 <HAL_GPIO_Init+0x304>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	43db      	mvns	r3, r3
 80046ee:	69ba      	ldr	r2, [r7, #24]
 80046f0:	4013      	ands	r3, r2
 80046f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d003      	beq.n	8004708 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	4313      	orrs	r3, r2
 8004706:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004708:	4a0f      	ldr	r2, [pc, #60]	@ (8004748 <HAL_GPIO_Init+0x304>)
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	3301      	adds	r3, #1
 8004712:	61fb      	str	r3, [r7, #28]
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	2b0f      	cmp	r3, #15
 8004718:	f67f aea2 	bls.w	8004460 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800471c:	bf00      	nop
 800471e:	bf00      	nop
 8004720:	3724      	adds	r7, #36	@ 0x24
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	40023800 	.word	0x40023800
 8004730:	40013800 	.word	0x40013800
 8004734:	40020000 	.word	0x40020000
 8004738:	40020400 	.word	0x40020400
 800473c:	40020800 	.word	0x40020800
 8004740:	40020c00 	.word	0x40020c00
 8004744:	40021000 	.word	0x40021000
 8004748:	40013c00 	.word	0x40013c00

0800474c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	460b      	mov	r3, r1
 8004756:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	691a      	ldr	r2, [r3, #16]
 800475c:	887b      	ldrh	r3, [r7, #2]
 800475e:	4013      	ands	r3, r2
 8004760:	2b00      	cmp	r3, #0
 8004762:	d002      	beq.n	800476a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004764:	2301      	movs	r3, #1
 8004766:	73fb      	strb	r3, [r7, #15]
 8004768:	e001      	b.n	800476e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800476a:	2300      	movs	r3, #0
 800476c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800476e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004770:	4618      	mov	r0, r3
 8004772:	3714      	adds	r7, #20
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr

0800477c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	460b      	mov	r3, r1
 8004786:	807b      	strh	r3, [r7, #2]
 8004788:	4613      	mov	r3, r2
 800478a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800478c:	787b      	ldrb	r3, [r7, #1]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d003      	beq.n	800479a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004792:	887a      	ldrh	r2, [r7, #2]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004798:	e003      	b.n	80047a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800479a:	887b      	ldrh	r3, [r7, #2]
 800479c:	041a      	lsls	r2, r3, #16
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	619a      	str	r2, [r3, #24]
}
 80047a2:	bf00      	nop
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
	...

080047b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	4603      	mov	r3, r0
 80047b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80047ba:	4b08      	ldr	r3, [pc, #32]	@ (80047dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047bc:	695a      	ldr	r2, [r3, #20]
 80047be:	88fb      	ldrh	r3, [r7, #6]
 80047c0:	4013      	ands	r3, r2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d006      	beq.n	80047d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80047c6:	4a05      	ldr	r2, [pc, #20]	@ (80047dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047c8:	88fb      	ldrh	r3, [r7, #6]
 80047ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80047cc:	88fb      	ldrh	r3, [r7, #6]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f7fd fae0 	bl	8001d94 <HAL_GPIO_EXTI_Callback>
  }
}
 80047d4:	bf00      	nop
 80047d6:	3708      	adds	r7, #8
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	40013c00 	.word	0x40013c00

080047e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d101      	bne.n	80047f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e12b      	b.n	8004a4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d106      	bne.n	800480c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f7fe fd6c 	bl	80032e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2224      	movs	r2, #36	@ 0x24
 8004810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 0201 	bic.w	r2, r2, #1
 8004822:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004832:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004842:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004844:	f001 fbf6 	bl	8006034 <HAL_RCC_GetPCLK1Freq>
 8004848:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	4a81      	ldr	r2, [pc, #516]	@ (8004a54 <HAL_I2C_Init+0x274>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d807      	bhi.n	8004864 <HAL_I2C_Init+0x84>
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4a80      	ldr	r2, [pc, #512]	@ (8004a58 <HAL_I2C_Init+0x278>)
 8004858:	4293      	cmp	r3, r2
 800485a:	bf94      	ite	ls
 800485c:	2301      	movls	r3, #1
 800485e:	2300      	movhi	r3, #0
 8004860:	b2db      	uxtb	r3, r3
 8004862:	e006      	b.n	8004872 <HAL_I2C_Init+0x92>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	4a7d      	ldr	r2, [pc, #500]	@ (8004a5c <HAL_I2C_Init+0x27c>)
 8004868:	4293      	cmp	r3, r2
 800486a:	bf94      	ite	ls
 800486c:	2301      	movls	r3, #1
 800486e:	2300      	movhi	r3, #0
 8004870:	b2db      	uxtb	r3, r3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d001      	beq.n	800487a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e0e7      	b.n	8004a4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	4a78      	ldr	r2, [pc, #480]	@ (8004a60 <HAL_I2C_Init+0x280>)
 800487e:	fba2 2303 	umull	r2, r3, r2, r3
 8004882:	0c9b      	lsrs	r3, r3, #18
 8004884:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	430a      	orrs	r2, r1
 8004898:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	6a1b      	ldr	r3, [r3, #32]
 80048a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	4a6a      	ldr	r2, [pc, #424]	@ (8004a54 <HAL_I2C_Init+0x274>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d802      	bhi.n	80048b4 <HAL_I2C_Init+0xd4>
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	3301      	adds	r3, #1
 80048b2:	e009      	b.n	80048c8 <HAL_I2C_Init+0xe8>
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80048ba:	fb02 f303 	mul.w	r3, r2, r3
 80048be:	4a69      	ldr	r2, [pc, #420]	@ (8004a64 <HAL_I2C_Init+0x284>)
 80048c0:	fba2 2303 	umull	r2, r3, r2, r3
 80048c4:	099b      	lsrs	r3, r3, #6
 80048c6:	3301      	adds	r3, #1
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	6812      	ldr	r2, [r2, #0]
 80048cc:	430b      	orrs	r3, r1
 80048ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	69db      	ldr	r3, [r3, #28]
 80048d6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80048da:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	495c      	ldr	r1, [pc, #368]	@ (8004a54 <HAL_I2C_Init+0x274>)
 80048e4:	428b      	cmp	r3, r1
 80048e6:	d819      	bhi.n	800491c <HAL_I2C_Init+0x13c>
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	1e59      	subs	r1, r3, #1
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80048f6:	1c59      	adds	r1, r3, #1
 80048f8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80048fc:	400b      	ands	r3, r1
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d00a      	beq.n	8004918 <HAL_I2C_Init+0x138>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	1e59      	subs	r1, r3, #1
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	005b      	lsls	r3, r3, #1
 800490c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004910:	3301      	adds	r3, #1
 8004912:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004916:	e051      	b.n	80049bc <HAL_I2C_Init+0x1dc>
 8004918:	2304      	movs	r3, #4
 800491a:	e04f      	b.n	80049bc <HAL_I2C_Init+0x1dc>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d111      	bne.n	8004948 <HAL_I2C_Init+0x168>
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	1e58      	subs	r0, r3, #1
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6859      	ldr	r1, [r3, #4]
 800492c:	460b      	mov	r3, r1
 800492e:	005b      	lsls	r3, r3, #1
 8004930:	440b      	add	r3, r1
 8004932:	fbb0 f3f3 	udiv	r3, r0, r3
 8004936:	3301      	adds	r3, #1
 8004938:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800493c:	2b00      	cmp	r3, #0
 800493e:	bf0c      	ite	eq
 8004940:	2301      	moveq	r3, #1
 8004942:	2300      	movne	r3, #0
 8004944:	b2db      	uxtb	r3, r3
 8004946:	e012      	b.n	800496e <HAL_I2C_Init+0x18e>
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	1e58      	subs	r0, r3, #1
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6859      	ldr	r1, [r3, #4]
 8004950:	460b      	mov	r3, r1
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	440b      	add	r3, r1
 8004956:	0099      	lsls	r1, r3, #2
 8004958:	440b      	add	r3, r1
 800495a:	fbb0 f3f3 	udiv	r3, r0, r3
 800495e:	3301      	adds	r3, #1
 8004960:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004964:	2b00      	cmp	r3, #0
 8004966:	bf0c      	ite	eq
 8004968:	2301      	moveq	r3, #1
 800496a:	2300      	movne	r3, #0
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d001      	beq.n	8004976 <HAL_I2C_Init+0x196>
 8004972:	2301      	movs	r3, #1
 8004974:	e022      	b.n	80049bc <HAL_I2C_Init+0x1dc>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10e      	bne.n	800499c <HAL_I2C_Init+0x1bc>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	1e58      	subs	r0, r3, #1
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6859      	ldr	r1, [r3, #4]
 8004986:	460b      	mov	r3, r1
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	440b      	add	r3, r1
 800498c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004990:	3301      	adds	r3, #1
 8004992:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004996:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800499a:	e00f      	b.n	80049bc <HAL_I2C_Init+0x1dc>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	1e58      	subs	r0, r3, #1
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6859      	ldr	r1, [r3, #4]
 80049a4:	460b      	mov	r3, r1
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	440b      	add	r3, r1
 80049aa:	0099      	lsls	r1, r3, #2
 80049ac:	440b      	add	r3, r1
 80049ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80049b2:	3301      	adds	r3, #1
 80049b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80049bc:	6879      	ldr	r1, [r7, #4]
 80049be:	6809      	ldr	r1, [r1, #0]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	69da      	ldr	r2, [r3, #28]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a1b      	ldr	r3, [r3, #32]
 80049d6:	431a      	orrs	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	430a      	orrs	r2, r1
 80049de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80049ea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	6911      	ldr	r1, [r2, #16]
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	68d2      	ldr	r2, [r2, #12]
 80049f6:	4311      	orrs	r1, r2
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	6812      	ldr	r2, [r2, #0]
 80049fc:	430b      	orrs	r3, r1
 80049fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	695a      	ldr	r2, [r3, #20]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	431a      	orrs	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	430a      	orrs	r2, r1
 8004a1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f042 0201 	orr.w	r2, r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2220      	movs	r2, #32
 8004a36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3710      	adds	r7, #16
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	000186a0 	.word	0x000186a0
 8004a58:	001e847f 	.word	0x001e847f
 8004a5c:	003d08ff 	.word	0x003d08ff
 8004a60:	431bde83 	.word	0x431bde83
 8004a64:	10624dd3 	.word	0x10624dd3

08004a68 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b088      	sub	sp, #32
 8004a6c:	af02      	add	r7, sp, #8
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	607a      	str	r2, [r7, #4]
 8004a72:	461a      	mov	r2, r3
 8004a74:	460b      	mov	r3, r1
 8004a76:	817b      	strh	r3, [r7, #10]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a7c:	f7ff f830 	bl	8003ae0 <HAL_GetTick>
 8004a80:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	2b20      	cmp	r3, #32
 8004a8c:	f040 80e0 	bne.w	8004c50 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	9300      	str	r3, [sp, #0]
 8004a94:	2319      	movs	r3, #25
 8004a96:	2201      	movs	r2, #1
 8004a98:	4970      	ldr	r1, [pc, #448]	@ (8004c5c <HAL_I2C_Master_Transmit+0x1f4>)
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f000 fc64 	bl	8005368 <I2C_WaitOnFlagUntilTimeout>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004aa6:	2302      	movs	r3, #2
 8004aa8:	e0d3      	b.n	8004c52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d101      	bne.n	8004ab8 <HAL_I2C_Master_Transmit+0x50>
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	e0cc      	b.n	8004c52 <HAL_I2C_Master_Transmit+0x1ea>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0301 	and.w	r3, r3, #1
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d007      	beq.n	8004ade <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f042 0201 	orr.w	r2, r2, #1
 8004adc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004aec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2221      	movs	r2, #33	@ 0x21
 8004af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2210      	movs	r2, #16
 8004afa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	893a      	ldrh	r2, [r7, #8]
 8004b0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4a50      	ldr	r2, [pc, #320]	@ (8004c60 <HAL_I2C_Master_Transmit+0x1f8>)
 8004b1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004b20:	8979      	ldrh	r1, [r7, #10]
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	6a3a      	ldr	r2, [r7, #32]
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f000 face 	bl	80050c8 <I2C_MasterRequestWrite>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e08d      	b.n	8004c52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b36:	2300      	movs	r3, #0
 8004b38:	613b      	str	r3, [r7, #16]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	695b      	ldr	r3, [r3, #20]
 8004b40:	613b      	str	r3, [r7, #16]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	613b      	str	r3, [r7, #16]
 8004b4a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004b4c:	e066      	b.n	8004c1c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	6a39      	ldr	r1, [r7, #32]
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f000 fd22 	bl	800559c <I2C_WaitOnTXEFlagUntilTimeout>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d00d      	beq.n	8004b7a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b62:	2b04      	cmp	r3, #4
 8004b64:	d107      	bne.n	8004b76 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e06b      	b.n	8004c52 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b7e:	781a      	ldrb	r2, [r3, #0]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b8a:	1c5a      	adds	r2, r3, #1
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	3b01      	subs	r3, #1
 8004b98:	b29a      	uxth	r2, r3
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	695b      	ldr	r3, [r3, #20]
 8004bb0:	f003 0304 	and.w	r3, r3, #4
 8004bb4:	2b04      	cmp	r3, #4
 8004bb6:	d11b      	bne.n	8004bf0 <HAL_I2C_Master_Transmit+0x188>
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d017      	beq.n	8004bf0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc4:	781a      	ldrb	r2, [r3, #0]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd0:	1c5a      	adds	r2, r3, #1
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	b29a      	uxth	r2, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004be8:	3b01      	subs	r3, #1
 8004bea:	b29a      	uxth	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bf0:	697a      	ldr	r2, [r7, #20]
 8004bf2:	6a39      	ldr	r1, [r7, #32]
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f000 fd19 	bl	800562c <I2C_WaitOnBTFFlagUntilTimeout>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d00d      	beq.n	8004c1c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c04:	2b04      	cmp	r3, #4
 8004c06:	d107      	bne.n	8004c18 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c16:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e01a      	b.n	8004c52 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d194      	bne.n	8004b4e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2220      	movs	r2, #32
 8004c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	e000      	b.n	8004c52 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004c50:	2302      	movs	r3, #2
  }
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3718      	adds	r7, #24
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	00100002 	.word	0x00100002
 8004c60:	ffff0000 	.word	0xffff0000

08004c64 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b08c      	sub	sp, #48	@ 0x30
 8004c68:	af02      	add	r7, sp, #8
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	607a      	str	r2, [r7, #4]
 8004c6e:	461a      	mov	r2, r3
 8004c70:	460b      	mov	r3, r1
 8004c72:	817b      	strh	r3, [r7, #10]
 8004c74:	4613      	mov	r3, r2
 8004c76:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c78:	f7fe ff32 	bl	8003ae0 <HAL_GetTick>
 8004c7c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	2b20      	cmp	r3, #32
 8004c88:	f040 8217 	bne.w	80050ba <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c8e:	9300      	str	r3, [sp, #0]
 8004c90:	2319      	movs	r3, #25
 8004c92:	2201      	movs	r2, #1
 8004c94:	497c      	ldr	r1, [pc, #496]	@ (8004e88 <HAL_I2C_Master_Receive+0x224>)
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f000 fb66 	bl	8005368 <I2C_WaitOnFlagUntilTimeout>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d001      	beq.n	8004ca6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004ca2:	2302      	movs	r3, #2
 8004ca4:	e20a      	b.n	80050bc <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d101      	bne.n	8004cb4 <HAL_I2C_Master_Receive+0x50>
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	e203      	b.n	80050bc <HAL_I2C_Master_Receive+0x458>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0301 	and.w	r3, r3, #1
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d007      	beq.n	8004cda <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f042 0201 	orr.w	r2, r2, #1
 8004cd8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ce8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2222      	movs	r2, #34	@ 0x22
 8004cee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2210      	movs	r2, #16
 8004cf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	893a      	ldrh	r2, [r7, #8]
 8004d0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d10:	b29a      	uxth	r2, r3
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	4a5c      	ldr	r2, [pc, #368]	@ (8004e8c <HAL_I2C_Master_Receive+0x228>)
 8004d1a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d1c:	8979      	ldrh	r1, [r7, #10]
 8004d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 fa52 	bl	80051cc <I2C_MasterRequestRead>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e1c4      	b.n	80050bc <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d113      	bne.n	8004d62 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	623b      	str	r3, [r7, #32]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	695b      	ldr	r3, [r3, #20]
 8004d44:	623b      	str	r3, [r7, #32]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	623b      	str	r3, [r7, #32]
 8004d4e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d5e:	601a      	str	r2, [r3, #0]
 8004d60:	e198      	b.n	8005094 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d11b      	bne.n	8004da2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61fb      	str	r3, [r7, #28]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	61fb      	str	r3, [r7, #28]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	699b      	ldr	r3, [r3, #24]
 8004d8c:	61fb      	str	r3, [r7, #28]
 8004d8e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d9e:	601a      	str	r2, [r3, #0]
 8004da0:	e178      	b.n	8005094 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d11b      	bne.n	8004de2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004db8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004dc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dca:	2300      	movs	r3, #0
 8004dcc:	61bb      	str	r3, [r7, #24]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	695b      	ldr	r3, [r3, #20]
 8004dd4:	61bb      	str	r3, [r7, #24]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	61bb      	str	r3, [r7, #24]
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	e158      	b.n	8005094 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004df0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004df2:	2300      	movs	r3, #0
 8004df4:	617b      	str	r3, [r7, #20]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	695b      	ldr	r3, [r3, #20]
 8004dfc:	617b      	str	r3, [r7, #20]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	699b      	ldr	r3, [r3, #24]
 8004e04:	617b      	str	r3, [r7, #20]
 8004e06:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004e08:	e144      	b.n	8005094 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e0e:	2b03      	cmp	r3, #3
 8004e10:	f200 80f1 	bhi.w	8004ff6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d123      	bne.n	8004e64 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e1e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	f000 fc4b 	bl	80056bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d001      	beq.n	8004e30 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e145      	b.n	80050bc <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	691a      	ldr	r2, [r3, #16]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e3a:	b2d2      	uxtb	r2, r2
 8004e3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e42:	1c5a      	adds	r2, r3, #1
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e4c:	3b01      	subs	r3, #1
 8004e4e:	b29a      	uxth	r2, r3
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	b29a      	uxth	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e62:	e117      	b.n	8005094 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e68:	2b02      	cmp	r3, #2
 8004e6a:	d14e      	bne.n	8004f0a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6e:	9300      	str	r3, [sp, #0]
 8004e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e72:	2200      	movs	r2, #0
 8004e74:	4906      	ldr	r1, [pc, #24]	@ (8004e90 <HAL_I2C_Master_Receive+0x22c>)
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f000 fa76 	bl	8005368 <I2C_WaitOnFlagUntilTimeout>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d008      	beq.n	8004e94 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e11a      	b.n	80050bc <HAL_I2C_Master_Receive+0x458>
 8004e86:	bf00      	nop
 8004e88:	00100002 	.word	0x00100002
 8004e8c:	ffff0000 	.word	0xffff0000
 8004e90:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ea2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	691a      	ldr	r2, [r3, #16]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eae:	b2d2      	uxtb	r2, r2
 8004eb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb6:	1c5a      	adds	r2, r3, #1
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	b29a      	uxth	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	b29a      	uxth	r2, r3
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	691a      	ldr	r2, [r3, #16]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee0:	b2d2      	uxtb	r2, r2
 8004ee2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee8:	1c5a      	adds	r2, r3, #1
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	b29a      	uxth	r2, r3
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	3b01      	subs	r3, #1
 8004f02:	b29a      	uxth	r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f08:	e0c4      	b.n	8005094 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f0c:	9300      	str	r3, [sp, #0]
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f10:	2200      	movs	r2, #0
 8004f12:	496c      	ldr	r1, [pc, #432]	@ (80050c4 <HAL_I2C_Master_Receive+0x460>)
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f000 fa27 	bl	8005368 <I2C_WaitOnFlagUntilTimeout>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e0cb      	b.n	80050bc <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	691a      	ldr	r2, [r3, #16]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3e:	b2d2      	uxtb	r2, r2
 8004f40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f46:	1c5a      	adds	r2, r3, #1
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f50:	3b01      	subs	r3, #1
 8004f52:	b29a      	uxth	r2, r3
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f68:	9300      	str	r3, [sp, #0]
 8004f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	4955      	ldr	r1, [pc, #340]	@ (80050c4 <HAL_I2C_Master_Receive+0x460>)
 8004f70:	68f8      	ldr	r0, [r7, #12]
 8004f72:	f000 f9f9 	bl	8005368 <I2C_WaitOnFlagUntilTimeout>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d001      	beq.n	8004f80 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e09d      	b.n	80050bc <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	691a      	ldr	r2, [r3, #16]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9a:	b2d2      	uxtb	r2, r2
 8004f9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa2:	1c5a      	adds	r2, r3, #1
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fac:	3b01      	subs	r3, #1
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	b29a      	uxth	r2, r3
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	691a      	ldr	r2, [r3, #16]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fcc:	b2d2      	uxtb	r2, r2
 8004fce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd4:	1c5a      	adds	r2, r3, #1
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	3b01      	subs	r3, #1
 8004fee:	b29a      	uxth	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ff4:	e04e      	b.n	8005094 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ff6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ff8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004ffa:	68f8      	ldr	r0, [r7, #12]
 8004ffc:	f000 fb5e 	bl	80056bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8005000:	4603      	mov	r3, r0
 8005002:	2b00      	cmp	r3, #0
 8005004:	d001      	beq.n	800500a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e058      	b.n	80050bc <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	691a      	ldr	r2, [r3, #16]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005014:	b2d2      	uxtb	r2, r2
 8005016:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501c:	1c5a      	adds	r2, r3, #1
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005026:	3b01      	subs	r3, #1
 8005028:	b29a      	uxth	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005032:	b29b      	uxth	r3, r3
 8005034:	3b01      	subs	r3, #1
 8005036:	b29a      	uxth	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	f003 0304 	and.w	r3, r3, #4
 8005046:	2b04      	cmp	r3, #4
 8005048:	d124      	bne.n	8005094 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800504e:	2b03      	cmp	r3, #3
 8005050:	d107      	bne.n	8005062 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005060:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	691a      	ldr	r2, [r3, #16]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506c:	b2d2      	uxtb	r2, r2
 800506e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005074:	1c5a      	adds	r2, r3, #1
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800507e:	3b01      	subs	r3, #1
 8005080:	b29a      	uxth	r2, r3
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800508a:	b29b      	uxth	r3, r3
 800508c:	3b01      	subs	r3, #1
 800508e:	b29a      	uxth	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005098:	2b00      	cmp	r3, #0
 800509a:	f47f aeb6 	bne.w	8004e0a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2220      	movs	r2, #32
 80050a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80050b6:	2300      	movs	r3, #0
 80050b8:	e000      	b.n	80050bc <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80050ba:	2302      	movs	r3, #2
  }
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3728      	adds	r7, #40	@ 0x28
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	00010004 	.word	0x00010004

080050c8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b088      	sub	sp, #32
 80050cc:	af02      	add	r7, sp, #8
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	607a      	str	r2, [r7, #4]
 80050d2:	603b      	str	r3, [r7, #0]
 80050d4:	460b      	mov	r3, r1
 80050d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050dc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	2b08      	cmp	r3, #8
 80050e2:	d006      	beq.n	80050f2 <I2C_MasterRequestWrite+0x2a>
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d003      	beq.n	80050f2 <I2C_MasterRequestWrite+0x2a>
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80050f0:	d108      	bne.n	8005104 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	e00b      	b.n	800511c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005108:	2b12      	cmp	r3, #18
 800510a:	d107      	bne.n	800511c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800511a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	9300      	str	r3, [sp, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005128:	68f8      	ldr	r0, [r7, #12]
 800512a:	f000 f91d 	bl	8005368 <I2C_WaitOnFlagUntilTimeout>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00d      	beq.n	8005150 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800513e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005142:	d103      	bne.n	800514c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800514a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e035      	b.n	80051bc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005158:	d108      	bne.n	800516c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800515a:	897b      	ldrh	r3, [r7, #10]
 800515c:	b2db      	uxtb	r3, r3
 800515e:	461a      	mov	r2, r3
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005168:	611a      	str	r2, [r3, #16]
 800516a:	e01b      	b.n	80051a4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800516c:	897b      	ldrh	r3, [r7, #10]
 800516e:	11db      	asrs	r3, r3, #7
 8005170:	b2db      	uxtb	r3, r3
 8005172:	f003 0306 	and.w	r3, r3, #6
 8005176:	b2db      	uxtb	r3, r3
 8005178:	f063 030f 	orn	r3, r3, #15
 800517c:	b2da      	uxtb	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	490e      	ldr	r1, [pc, #56]	@ (80051c4 <I2C_MasterRequestWrite+0xfc>)
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 f966 	bl	800545c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e010      	b.n	80051bc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800519a:	897b      	ldrh	r3, [r7, #10]
 800519c:	b2da      	uxtb	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	4907      	ldr	r1, [pc, #28]	@ (80051c8 <I2C_MasterRequestWrite+0x100>)
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	f000 f956 	bl	800545c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d001      	beq.n	80051ba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e000      	b.n	80051bc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3718      	adds	r7, #24
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	00010008 	.word	0x00010008
 80051c8:	00010002 	.word	0x00010002

080051cc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b088      	sub	sp, #32
 80051d0:	af02      	add	r7, sp, #8
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	607a      	str	r2, [r7, #4]
 80051d6:	603b      	str	r3, [r7, #0]
 80051d8:	460b      	mov	r3, r1
 80051da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80051f0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	2b08      	cmp	r3, #8
 80051f6:	d006      	beq.n	8005206 <I2C_MasterRequestRead+0x3a>
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d003      	beq.n	8005206 <I2C_MasterRequestRead+0x3a>
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005204:	d108      	bne.n	8005218 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005214:	601a      	str	r2, [r3, #0]
 8005216:	e00b      	b.n	8005230 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800521c:	2b11      	cmp	r3, #17
 800521e:	d107      	bne.n	8005230 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800522e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	9300      	str	r3, [sp, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800523c:	68f8      	ldr	r0, [r7, #12]
 800523e:	f000 f893 	bl	8005368 <I2C_WaitOnFlagUntilTimeout>
 8005242:	4603      	mov	r3, r0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00d      	beq.n	8005264 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005252:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005256:	d103      	bne.n	8005260 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800525e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e079      	b.n	8005358 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	691b      	ldr	r3, [r3, #16]
 8005268:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800526c:	d108      	bne.n	8005280 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800526e:	897b      	ldrh	r3, [r7, #10]
 8005270:	b2db      	uxtb	r3, r3
 8005272:	f043 0301 	orr.w	r3, r3, #1
 8005276:	b2da      	uxtb	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	611a      	str	r2, [r3, #16]
 800527e:	e05f      	b.n	8005340 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005280:	897b      	ldrh	r3, [r7, #10]
 8005282:	11db      	asrs	r3, r3, #7
 8005284:	b2db      	uxtb	r3, r3
 8005286:	f003 0306 	and.w	r3, r3, #6
 800528a:	b2db      	uxtb	r3, r3
 800528c:	f063 030f 	orn	r3, r3, #15
 8005290:	b2da      	uxtb	r2, r3
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	4930      	ldr	r1, [pc, #192]	@ (8005360 <I2C_MasterRequestRead+0x194>)
 800529e:	68f8      	ldr	r0, [r7, #12]
 80052a0:	f000 f8dc 	bl	800545c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d001      	beq.n	80052ae <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e054      	b.n	8005358 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80052ae:	897b      	ldrh	r3, [r7, #10]
 80052b0:	b2da      	uxtb	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	4929      	ldr	r1, [pc, #164]	@ (8005364 <I2C_MasterRequestRead+0x198>)
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f000 f8cc 	bl	800545c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d001      	beq.n	80052ce <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e044      	b.n	8005358 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052ce:	2300      	movs	r3, #0
 80052d0:	613b      	str	r3, [r7, #16]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	613b      	str	r3, [r7, #16]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	613b      	str	r3, [r7, #16]
 80052e2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052f2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	9300      	str	r3, [sp, #0]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005300:	68f8      	ldr	r0, [r7, #12]
 8005302:	f000 f831 	bl	8005368 <I2C_WaitOnFlagUntilTimeout>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00d      	beq.n	8005328 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005316:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800531a:	d103      	bne.n	8005324 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005322:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	e017      	b.n	8005358 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005328:	897b      	ldrh	r3, [r7, #10]
 800532a:	11db      	asrs	r3, r3, #7
 800532c:	b2db      	uxtb	r3, r3
 800532e:	f003 0306 	and.w	r3, r3, #6
 8005332:	b2db      	uxtb	r3, r3
 8005334:	f063 030e 	orn	r3, r3, #14
 8005338:	b2da      	uxtb	r2, r3
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	4907      	ldr	r1, [pc, #28]	@ (8005364 <I2C_MasterRequestRead+0x198>)
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 f888 	bl	800545c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e000      	b.n	8005358 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005356:	2300      	movs	r3, #0
}
 8005358:	4618      	mov	r0, r3
 800535a:	3718      	adds	r7, #24
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	00010008 	.word	0x00010008
 8005364:	00010002 	.word	0x00010002

08005368 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	603b      	str	r3, [r7, #0]
 8005374:	4613      	mov	r3, r2
 8005376:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005378:	e048      	b.n	800540c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005380:	d044      	beq.n	800540c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005382:	f7fe fbad 	bl	8003ae0 <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	683a      	ldr	r2, [r7, #0]
 800538e:	429a      	cmp	r2, r3
 8005390:	d302      	bcc.n	8005398 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d139      	bne.n	800540c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	0c1b      	lsrs	r3, r3, #16
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d10d      	bne.n	80053be <I2C_WaitOnFlagUntilTimeout+0x56>
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	695b      	ldr	r3, [r3, #20]
 80053a8:	43da      	mvns	r2, r3
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	4013      	ands	r3, r2
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	bf0c      	ite	eq
 80053b4:	2301      	moveq	r3, #1
 80053b6:	2300      	movne	r3, #0
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	461a      	mov	r2, r3
 80053bc:	e00c      	b.n	80053d8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	43da      	mvns	r2, r3
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	4013      	ands	r3, r2
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	bf0c      	ite	eq
 80053d0:	2301      	moveq	r3, #1
 80053d2:	2300      	movne	r3, #0
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	461a      	mov	r2, r3
 80053d8:	79fb      	ldrb	r3, [r7, #7]
 80053da:	429a      	cmp	r2, r3
 80053dc:	d116      	bne.n	800540c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2220      	movs	r2, #32
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f8:	f043 0220 	orr.w	r2, r3, #32
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e023      	b.n	8005454 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	0c1b      	lsrs	r3, r3, #16
 8005410:	b2db      	uxtb	r3, r3
 8005412:	2b01      	cmp	r3, #1
 8005414:	d10d      	bne.n	8005432 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	695b      	ldr	r3, [r3, #20]
 800541c:	43da      	mvns	r2, r3
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	4013      	ands	r3, r2
 8005422:	b29b      	uxth	r3, r3
 8005424:	2b00      	cmp	r3, #0
 8005426:	bf0c      	ite	eq
 8005428:	2301      	moveq	r3, #1
 800542a:	2300      	movne	r3, #0
 800542c:	b2db      	uxtb	r3, r3
 800542e:	461a      	mov	r2, r3
 8005430:	e00c      	b.n	800544c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	43da      	mvns	r2, r3
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	4013      	ands	r3, r2
 800543e:	b29b      	uxth	r3, r3
 8005440:	2b00      	cmp	r3, #0
 8005442:	bf0c      	ite	eq
 8005444:	2301      	moveq	r3, #1
 8005446:	2300      	movne	r3, #0
 8005448:	b2db      	uxtb	r3, r3
 800544a:	461a      	mov	r2, r3
 800544c:	79fb      	ldrb	r3, [r7, #7]
 800544e:	429a      	cmp	r2, r3
 8005450:	d093      	beq.n	800537a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	3710      	adds	r7, #16
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}

0800545c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	60f8      	str	r0, [r7, #12]
 8005464:	60b9      	str	r1, [r7, #8]
 8005466:	607a      	str	r2, [r7, #4]
 8005468:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800546a:	e071      	b.n	8005550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005476:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800547a:	d123      	bne.n	80054c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800548a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005494:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2200      	movs	r2, #0
 800549a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2220      	movs	r2, #32
 80054a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b0:	f043 0204 	orr.w	r2, r3, #4
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e067      	b.n	8005594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054ca:	d041      	beq.n	8005550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054cc:	f7fe fb08 	bl	8003ae0 <HAL_GetTick>
 80054d0:	4602      	mov	r2, r0
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	429a      	cmp	r2, r3
 80054da:	d302      	bcc.n	80054e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d136      	bne.n	8005550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	0c1b      	lsrs	r3, r3, #16
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d10c      	bne.n	8005506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	43da      	mvns	r2, r3
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	4013      	ands	r3, r2
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	bf14      	ite	ne
 80054fe:	2301      	movne	r3, #1
 8005500:	2300      	moveq	r3, #0
 8005502:	b2db      	uxtb	r3, r3
 8005504:	e00b      	b.n	800551e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	43da      	mvns	r2, r3
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	4013      	ands	r3, r2
 8005512:	b29b      	uxth	r3, r3
 8005514:	2b00      	cmp	r3, #0
 8005516:	bf14      	ite	ne
 8005518:	2301      	movne	r3, #1
 800551a:	2300      	moveq	r3, #0
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	d016      	beq.n	8005550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2220      	movs	r2, #32
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800553c:	f043 0220 	orr.w	r2, r3, #32
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2200      	movs	r2, #0
 8005548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e021      	b.n	8005594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	0c1b      	lsrs	r3, r3, #16
 8005554:	b2db      	uxtb	r3, r3
 8005556:	2b01      	cmp	r3, #1
 8005558:	d10c      	bne.n	8005574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	695b      	ldr	r3, [r3, #20]
 8005560:	43da      	mvns	r2, r3
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	4013      	ands	r3, r2
 8005566:	b29b      	uxth	r3, r3
 8005568:	2b00      	cmp	r3, #0
 800556a:	bf14      	ite	ne
 800556c:	2301      	movne	r3, #1
 800556e:	2300      	moveq	r3, #0
 8005570:	b2db      	uxtb	r3, r3
 8005572:	e00b      	b.n	800558c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	699b      	ldr	r3, [r3, #24]
 800557a:	43da      	mvns	r2, r3
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	4013      	ands	r3, r2
 8005580:	b29b      	uxth	r3, r3
 8005582:	2b00      	cmp	r3, #0
 8005584:	bf14      	ite	ne
 8005586:	2301      	movne	r3, #1
 8005588:	2300      	moveq	r3, #0
 800558a:	b2db      	uxtb	r3, r3
 800558c:	2b00      	cmp	r3, #0
 800558e:	f47f af6d 	bne.w	800546c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055a8:	e034      	b.n	8005614 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80055aa:	68f8      	ldr	r0, [r7, #12]
 80055ac:	f000 f8e3 	bl	8005776 <I2C_IsAcknowledgeFailed>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e034      	b.n	8005624 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055c0:	d028      	beq.n	8005614 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055c2:	f7fe fa8d 	bl	8003ae0 <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	68ba      	ldr	r2, [r7, #8]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d302      	bcc.n	80055d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d11d      	bne.n	8005614 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055e2:	2b80      	cmp	r3, #128	@ 0x80
 80055e4:	d016      	beq.n	8005614 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2220      	movs	r2, #32
 80055f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005600:	f043 0220 	orr.w	r2, r3, #32
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e007      	b.n	8005624 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800561e:	2b80      	cmp	r3, #128	@ 0x80
 8005620:	d1c3      	bne.n	80055aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3710      	adds	r7, #16
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b084      	sub	sp, #16
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005638:	e034      	b.n	80056a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800563a:	68f8      	ldr	r0, [r7, #12]
 800563c:	f000 f89b 	bl	8005776 <I2C_IsAcknowledgeFailed>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e034      	b.n	80056b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005650:	d028      	beq.n	80056a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005652:	f7fe fa45 	bl	8003ae0 <HAL_GetTick>
 8005656:	4602      	mov	r2, r0
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	68ba      	ldr	r2, [r7, #8]
 800565e:	429a      	cmp	r2, r3
 8005660:	d302      	bcc.n	8005668 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d11d      	bne.n	80056a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	695b      	ldr	r3, [r3, #20]
 800566e:	f003 0304 	and.w	r3, r3, #4
 8005672:	2b04      	cmp	r3, #4
 8005674:	d016      	beq.n	80056a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2220      	movs	r2, #32
 8005680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2200      	movs	r2, #0
 8005688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005690:	f043 0220 	orr.w	r2, r3, #32
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e007      	b.n	80056b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	695b      	ldr	r3, [r3, #20]
 80056aa:	f003 0304 	and.w	r3, r3, #4
 80056ae:	2b04      	cmp	r3, #4
 80056b0:	d1c3      	bne.n	800563a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80056b2:	2300      	movs	r3, #0
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3710      	adds	r7, #16
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80056c8:	e049      	b.n	800575e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	695b      	ldr	r3, [r3, #20]
 80056d0:	f003 0310 	and.w	r3, r3, #16
 80056d4:	2b10      	cmp	r3, #16
 80056d6:	d119      	bne.n	800570c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f06f 0210 	mvn.w	r2, #16
 80056e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2200      	movs	r2, #0
 8005704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e030      	b.n	800576e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800570c:	f7fe f9e8 	bl	8003ae0 <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	429a      	cmp	r2, r3
 800571a:	d302      	bcc.n	8005722 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d11d      	bne.n	800575e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	695b      	ldr	r3, [r3, #20]
 8005728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800572c:	2b40      	cmp	r3, #64	@ 0x40
 800572e:	d016      	beq.n	800575e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2220      	movs	r2, #32
 800573a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800574a:	f043 0220 	orr.w	r2, r3, #32
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e007      	b.n	800576e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	695b      	ldr	r3, [r3, #20]
 8005764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005768:	2b40      	cmp	r3, #64	@ 0x40
 800576a:	d1ae      	bne.n	80056ca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005776:	b480      	push	{r7}
 8005778:	b083      	sub	sp, #12
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	695b      	ldr	r3, [r3, #20]
 8005784:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005788:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800578c:	d11b      	bne.n	80057c6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005796:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2220      	movs	r2, #32
 80057a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b2:	f043 0204 	orr.w	r2, r3, #4
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e000      	b.n	80057c8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b086      	sub	sp, #24
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d101      	bne.n	80057e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e267      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d075      	beq.n	80058de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80057f2:	4b88      	ldr	r3, [pc, #544]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	f003 030c 	and.w	r3, r3, #12
 80057fa:	2b04      	cmp	r3, #4
 80057fc:	d00c      	beq.n	8005818 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057fe:	4b85      	ldr	r3, [pc, #532]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005806:	2b08      	cmp	r3, #8
 8005808:	d112      	bne.n	8005830 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800580a:	4b82      	ldr	r3, [pc, #520]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005812:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005816:	d10b      	bne.n	8005830 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005818:	4b7e      	ldr	r3, [pc, #504]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d05b      	beq.n	80058dc <HAL_RCC_OscConfig+0x108>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d157      	bne.n	80058dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e242      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005838:	d106      	bne.n	8005848 <HAL_RCC_OscConfig+0x74>
 800583a:	4b76      	ldr	r3, [pc, #472]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a75      	ldr	r2, [pc, #468]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005840:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005844:	6013      	str	r3, [r2, #0]
 8005846:	e01d      	b.n	8005884 <HAL_RCC_OscConfig+0xb0>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005850:	d10c      	bne.n	800586c <HAL_RCC_OscConfig+0x98>
 8005852:	4b70      	ldr	r3, [pc, #448]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a6f      	ldr	r2, [pc, #444]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005858:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800585c:	6013      	str	r3, [r2, #0]
 800585e:	4b6d      	ldr	r3, [pc, #436]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a6c      	ldr	r2, [pc, #432]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005868:	6013      	str	r3, [r2, #0]
 800586a:	e00b      	b.n	8005884 <HAL_RCC_OscConfig+0xb0>
 800586c:	4b69      	ldr	r3, [pc, #420]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a68      	ldr	r2, [pc, #416]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005872:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005876:	6013      	str	r3, [r2, #0]
 8005878:	4b66      	ldr	r3, [pc, #408]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a65      	ldr	r2, [pc, #404]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 800587e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005882:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d013      	beq.n	80058b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800588c:	f7fe f928 	bl	8003ae0 <HAL_GetTick>
 8005890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005892:	e008      	b.n	80058a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005894:	f7fe f924 	bl	8003ae0 <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b64      	cmp	r3, #100	@ 0x64
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e207      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058a6:	4b5b      	ldr	r3, [pc, #364]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d0f0      	beq.n	8005894 <HAL_RCC_OscConfig+0xc0>
 80058b2:	e014      	b.n	80058de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058b4:	f7fe f914 	bl	8003ae0 <HAL_GetTick>
 80058b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058ba:	e008      	b.n	80058ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058bc:	f7fe f910 	bl	8003ae0 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	2b64      	cmp	r3, #100	@ 0x64
 80058c8:	d901      	bls.n	80058ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e1f3      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058ce:	4b51      	ldr	r3, [pc, #324]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1f0      	bne.n	80058bc <HAL_RCC_OscConfig+0xe8>
 80058da:	e000      	b.n	80058de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d063      	beq.n	80059b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80058ea:	4b4a      	ldr	r3, [pc, #296]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	f003 030c 	and.w	r3, r3, #12
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00b      	beq.n	800590e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058f6:	4b47      	ldr	r3, [pc, #284]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80058fe:	2b08      	cmp	r3, #8
 8005900:	d11c      	bne.n	800593c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005902:	4b44      	ldr	r3, [pc, #272]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800590a:	2b00      	cmp	r3, #0
 800590c:	d116      	bne.n	800593c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800590e:	4b41      	ldr	r3, [pc, #260]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0302 	and.w	r3, r3, #2
 8005916:	2b00      	cmp	r3, #0
 8005918:	d005      	beq.n	8005926 <HAL_RCC_OscConfig+0x152>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	2b01      	cmp	r3, #1
 8005920:	d001      	beq.n	8005926 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e1c7      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005926:	4b3b      	ldr	r3, [pc, #236]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	00db      	lsls	r3, r3, #3
 8005934:	4937      	ldr	r1, [pc, #220]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005936:	4313      	orrs	r3, r2
 8005938:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800593a:	e03a      	b.n	80059b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d020      	beq.n	8005986 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005944:	4b34      	ldr	r3, [pc, #208]	@ (8005a18 <HAL_RCC_OscConfig+0x244>)
 8005946:	2201      	movs	r2, #1
 8005948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800594a:	f7fe f8c9 	bl	8003ae0 <HAL_GetTick>
 800594e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005950:	e008      	b.n	8005964 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005952:	f7fe f8c5 	bl	8003ae0 <HAL_GetTick>
 8005956:	4602      	mov	r2, r0
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	1ad3      	subs	r3, r2, r3
 800595c:	2b02      	cmp	r3, #2
 800595e:	d901      	bls.n	8005964 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005960:	2303      	movs	r3, #3
 8005962:	e1a8      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005964:	4b2b      	ldr	r3, [pc, #172]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0302 	and.w	r3, r3, #2
 800596c:	2b00      	cmp	r3, #0
 800596e:	d0f0      	beq.n	8005952 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005970:	4b28      	ldr	r3, [pc, #160]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	691b      	ldr	r3, [r3, #16]
 800597c:	00db      	lsls	r3, r3, #3
 800597e:	4925      	ldr	r1, [pc, #148]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005980:	4313      	orrs	r3, r2
 8005982:	600b      	str	r3, [r1, #0]
 8005984:	e015      	b.n	80059b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005986:	4b24      	ldr	r3, [pc, #144]	@ (8005a18 <HAL_RCC_OscConfig+0x244>)
 8005988:	2200      	movs	r2, #0
 800598a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800598c:	f7fe f8a8 	bl	8003ae0 <HAL_GetTick>
 8005990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005992:	e008      	b.n	80059a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005994:	f7fe f8a4 	bl	8003ae0 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	2b02      	cmp	r3, #2
 80059a0:	d901      	bls.n	80059a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e187      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0302 	and.w	r3, r3, #2
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1f0      	bne.n	8005994 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0308 	and.w	r3, r3, #8
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d036      	beq.n	8005a2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d016      	beq.n	80059f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059c6:	4b15      	ldr	r3, [pc, #84]	@ (8005a1c <HAL_RCC_OscConfig+0x248>)
 80059c8:	2201      	movs	r2, #1
 80059ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059cc:	f7fe f888 	bl	8003ae0 <HAL_GetTick>
 80059d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059d2:	e008      	b.n	80059e6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059d4:	f7fe f884 	bl	8003ae0 <HAL_GetTick>
 80059d8:	4602      	mov	r2, r0
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	2b02      	cmp	r3, #2
 80059e0:	d901      	bls.n	80059e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80059e2:	2303      	movs	r3, #3
 80059e4:	e167      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005a14 <HAL_RCC_OscConfig+0x240>)
 80059e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059ea:	f003 0302 	and.w	r3, r3, #2
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d0f0      	beq.n	80059d4 <HAL_RCC_OscConfig+0x200>
 80059f2:	e01b      	b.n	8005a2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059f4:	4b09      	ldr	r3, [pc, #36]	@ (8005a1c <HAL_RCC_OscConfig+0x248>)
 80059f6:	2200      	movs	r2, #0
 80059f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059fa:	f7fe f871 	bl	8003ae0 <HAL_GetTick>
 80059fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a00:	e00e      	b.n	8005a20 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a02:	f7fe f86d 	bl	8003ae0 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d907      	bls.n	8005a20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e150      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
 8005a14:	40023800 	.word	0x40023800
 8005a18:	42470000 	.word	0x42470000
 8005a1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a20:	4b88      	ldr	r3, [pc, #544]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005a22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a24:	f003 0302 	and.w	r3, r3, #2
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1ea      	bne.n	8005a02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0304 	and.w	r3, r3, #4
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	f000 8097 	beq.w	8005b68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a3e:	4b81      	ldr	r3, [pc, #516]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d10f      	bne.n	8005a6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	60bb      	str	r3, [r7, #8]
 8005a4e:	4b7d      	ldr	r3, [pc, #500]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a52:	4a7c      	ldr	r2, [pc, #496]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005a54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a58:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a5a:	4b7a      	ldr	r3, [pc, #488]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a62:	60bb      	str	r3, [r7, #8]
 8005a64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a66:	2301      	movs	r3, #1
 8005a68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a6a:	4b77      	ldr	r3, [pc, #476]	@ (8005c48 <HAL_RCC_OscConfig+0x474>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d118      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a76:	4b74      	ldr	r3, [pc, #464]	@ (8005c48 <HAL_RCC_OscConfig+0x474>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a73      	ldr	r2, [pc, #460]	@ (8005c48 <HAL_RCC_OscConfig+0x474>)
 8005a7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a82:	f7fe f82d 	bl	8003ae0 <HAL_GetTick>
 8005a86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a88:	e008      	b.n	8005a9c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a8a:	f7fe f829 	bl	8003ae0 <HAL_GetTick>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	1ad3      	subs	r3, r2, r3
 8005a94:	2b02      	cmp	r3, #2
 8005a96:	d901      	bls.n	8005a9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005a98:	2303      	movs	r3, #3
 8005a9a:	e10c      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a9c:	4b6a      	ldr	r3, [pc, #424]	@ (8005c48 <HAL_RCC_OscConfig+0x474>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d0f0      	beq.n	8005a8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d106      	bne.n	8005abe <HAL_RCC_OscConfig+0x2ea>
 8005ab0:	4b64      	ldr	r3, [pc, #400]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ab4:	4a63      	ldr	r2, [pc, #396]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ab6:	f043 0301 	orr.w	r3, r3, #1
 8005aba:	6713      	str	r3, [r2, #112]	@ 0x70
 8005abc:	e01c      	b.n	8005af8 <HAL_RCC_OscConfig+0x324>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	2b05      	cmp	r3, #5
 8005ac4:	d10c      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x30c>
 8005ac6:	4b5f      	ldr	r3, [pc, #380]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ac8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aca:	4a5e      	ldr	r2, [pc, #376]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005acc:	f043 0304 	orr.w	r3, r3, #4
 8005ad0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ad2:	4b5c      	ldr	r3, [pc, #368]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ad6:	4a5b      	ldr	r2, [pc, #364]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ad8:	f043 0301 	orr.w	r3, r3, #1
 8005adc:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ade:	e00b      	b.n	8005af8 <HAL_RCC_OscConfig+0x324>
 8005ae0:	4b58      	ldr	r3, [pc, #352]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ae4:	4a57      	ldr	r2, [pc, #348]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ae6:	f023 0301 	bic.w	r3, r3, #1
 8005aea:	6713      	str	r3, [r2, #112]	@ 0x70
 8005aec:	4b55      	ldr	r3, [pc, #340]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005aee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005af0:	4a54      	ldr	r2, [pc, #336]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005af2:	f023 0304 	bic.w	r3, r3, #4
 8005af6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d015      	beq.n	8005b2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b00:	f7fd ffee 	bl	8003ae0 <HAL_GetTick>
 8005b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b06:	e00a      	b.n	8005b1e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b08:	f7fd ffea 	bl	8003ae0 <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e0cb      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b1e:	4b49      	ldr	r3, [pc, #292]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b22:	f003 0302 	and.w	r3, r3, #2
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d0ee      	beq.n	8005b08 <HAL_RCC_OscConfig+0x334>
 8005b2a:	e014      	b.n	8005b56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b2c:	f7fd ffd8 	bl	8003ae0 <HAL_GetTick>
 8005b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b32:	e00a      	b.n	8005b4a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b34:	f7fd ffd4 	bl	8003ae0 <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d901      	bls.n	8005b4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e0b5      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b4a:	4b3e      	ldr	r3, [pc, #248]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005b4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b4e:	f003 0302 	and.w	r3, r3, #2
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1ee      	bne.n	8005b34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b56:	7dfb      	ldrb	r3, [r7, #23]
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d105      	bne.n	8005b68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b5c:	4b39      	ldr	r3, [pc, #228]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b60:	4a38      	ldr	r2, [pc, #224]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005b62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b66:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	699b      	ldr	r3, [r3, #24]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	f000 80a1 	beq.w	8005cb4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b72:	4b34      	ldr	r3, [pc, #208]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	f003 030c 	and.w	r3, r3, #12
 8005b7a:	2b08      	cmp	r3, #8
 8005b7c:	d05c      	beq.n	8005c38 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	699b      	ldr	r3, [r3, #24]
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	d141      	bne.n	8005c0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b86:	4b31      	ldr	r3, [pc, #196]	@ (8005c4c <HAL_RCC_OscConfig+0x478>)
 8005b88:	2200      	movs	r2, #0
 8005b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b8c:	f7fd ffa8 	bl	8003ae0 <HAL_GetTick>
 8005b90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b92:	e008      	b.n	8005ba6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b94:	f7fd ffa4 	bl	8003ae0 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d901      	bls.n	8005ba6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e087      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ba6:	4b27      	ldr	r3, [pc, #156]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1f0      	bne.n	8005b94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	69da      	ldr	r2, [r3, #28]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc0:	019b      	lsls	r3, r3, #6
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc8:	085b      	lsrs	r3, r3, #1
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	041b      	lsls	r3, r3, #16
 8005bce:	431a      	orrs	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd4:	061b      	lsls	r3, r3, #24
 8005bd6:	491b      	ldr	r1, [pc, #108]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8005c4c <HAL_RCC_OscConfig+0x478>)
 8005bde:	2201      	movs	r2, #1
 8005be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005be2:	f7fd ff7d 	bl	8003ae0 <HAL_GetTick>
 8005be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005be8:	e008      	b.n	8005bfc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bea:	f7fd ff79 	bl	8003ae0 <HAL_GetTick>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d901      	bls.n	8005bfc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e05c      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bfc:	4b11      	ldr	r3, [pc, #68]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d0f0      	beq.n	8005bea <HAL_RCC_OscConfig+0x416>
 8005c08:	e054      	b.n	8005cb4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c0a:	4b10      	ldr	r3, [pc, #64]	@ (8005c4c <HAL_RCC_OscConfig+0x478>)
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c10:	f7fd ff66 	bl	8003ae0 <HAL_GetTick>
 8005c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c16:	e008      	b.n	8005c2a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c18:	f7fd ff62 	bl	8003ae0 <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	2b02      	cmp	r3, #2
 8005c24:	d901      	bls.n	8005c2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e045      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c2a:	4b06      	ldr	r3, [pc, #24]	@ (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1f0      	bne.n	8005c18 <HAL_RCC_OscConfig+0x444>
 8005c36:	e03d      	b.n	8005cb4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	699b      	ldr	r3, [r3, #24]
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d107      	bne.n	8005c50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e038      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
 8005c44:	40023800 	.word	0x40023800
 8005c48:	40007000 	.word	0x40007000
 8005c4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c50:	4b1b      	ldr	r3, [pc, #108]	@ (8005cc0 <HAL_RCC_OscConfig+0x4ec>)
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	699b      	ldr	r3, [r3, #24]
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d028      	beq.n	8005cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d121      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d11a      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c7a:	68fa      	ldr	r2, [r7, #12]
 8005c7c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005c80:	4013      	ands	r3, r2
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d111      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c96:	085b      	lsrs	r3, r3, #1
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d107      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005caa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d001      	beq.n	8005cb4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e000      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3718      	adds	r7, #24
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}
 8005cbe:	bf00      	nop
 8005cc0:	40023800 	.word	0x40023800

08005cc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d101      	bne.n	8005cd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e0cc      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005cd8:	4b68      	ldr	r3, [pc, #416]	@ (8005e7c <HAL_RCC_ClockConfig+0x1b8>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 0307 	and.w	r3, r3, #7
 8005ce0:	683a      	ldr	r2, [r7, #0]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d90c      	bls.n	8005d00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce6:	4b65      	ldr	r3, [pc, #404]	@ (8005e7c <HAL_RCC_ClockConfig+0x1b8>)
 8005ce8:	683a      	ldr	r2, [r7, #0]
 8005cea:	b2d2      	uxtb	r2, r2
 8005cec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cee:	4b63      	ldr	r3, [pc, #396]	@ (8005e7c <HAL_RCC_ClockConfig+0x1b8>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 0307 	and.w	r3, r3, #7
 8005cf6:	683a      	ldr	r2, [r7, #0]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d001      	beq.n	8005d00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e0b8      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d020      	beq.n	8005d4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0304 	and.w	r3, r3, #4
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d005      	beq.n	8005d24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d18:	4b59      	ldr	r3, [pc, #356]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	4a58      	ldr	r2, [pc, #352]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d1e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005d22:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 0308 	and.w	r3, r3, #8
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d005      	beq.n	8005d3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d30:	4b53      	ldr	r3, [pc, #332]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	4a52      	ldr	r2, [pc, #328]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d36:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005d3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d3c:	4b50      	ldr	r3, [pc, #320]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	494d      	ldr	r1, [pc, #308]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0301 	and.w	r3, r3, #1
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d044      	beq.n	8005de4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d107      	bne.n	8005d72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d62:	4b47      	ldr	r3, [pc, #284]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d119      	bne.n	8005da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e07f      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d003      	beq.n	8005d82 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d7e:	2b03      	cmp	r3, #3
 8005d80:	d107      	bne.n	8005d92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d82:	4b3f      	ldr	r3, [pc, #252]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d109      	bne.n	8005da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e06f      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d92:	4b3b      	ldr	r3, [pc, #236]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 0302 	and.w	r3, r3, #2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d101      	bne.n	8005da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e067      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005da2:	4b37      	ldr	r3, [pc, #220]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	f023 0203 	bic.w	r2, r3, #3
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	4934      	ldr	r1, [pc, #208]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005db0:	4313      	orrs	r3, r2
 8005db2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005db4:	f7fd fe94 	bl	8003ae0 <HAL_GetTick>
 8005db8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dba:	e00a      	b.n	8005dd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dbc:	f7fd fe90 	bl	8003ae0 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d901      	bls.n	8005dd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e04f      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dd2:	4b2b      	ldr	r3, [pc, #172]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	f003 020c 	and.w	r2, r3, #12
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d1eb      	bne.n	8005dbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005de4:	4b25      	ldr	r3, [pc, #148]	@ (8005e7c <HAL_RCC_ClockConfig+0x1b8>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0307 	and.w	r3, r3, #7
 8005dec:	683a      	ldr	r2, [r7, #0]
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d20c      	bcs.n	8005e0c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005df2:	4b22      	ldr	r3, [pc, #136]	@ (8005e7c <HAL_RCC_ClockConfig+0x1b8>)
 8005df4:	683a      	ldr	r2, [r7, #0]
 8005df6:	b2d2      	uxtb	r2, r2
 8005df8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dfa:	4b20      	ldr	r3, [pc, #128]	@ (8005e7c <HAL_RCC_ClockConfig+0x1b8>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0307 	and.w	r3, r3, #7
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d001      	beq.n	8005e0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e032      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0304 	and.w	r3, r3, #4
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d008      	beq.n	8005e2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e18:	4b19      	ldr	r3, [pc, #100]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	4916      	ldr	r1, [pc, #88]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e26:	4313      	orrs	r3, r2
 8005e28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0308 	and.w	r3, r3, #8
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d009      	beq.n	8005e4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e36:	4b12      	ldr	r3, [pc, #72]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	691b      	ldr	r3, [r3, #16]
 8005e42:	00db      	lsls	r3, r3, #3
 8005e44:	490e      	ldr	r1, [pc, #56]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e4a:	f000 f821 	bl	8005e90 <HAL_RCC_GetSysClockFreq>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	4b0b      	ldr	r3, [pc, #44]	@ (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	091b      	lsrs	r3, r3, #4
 8005e56:	f003 030f 	and.w	r3, r3, #15
 8005e5a:	490a      	ldr	r1, [pc, #40]	@ (8005e84 <HAL_RCC_ClockConfig+0x1c0>)
 8005e5c:	5ccb      	ldrb	r3, [r1, r3]
 8005e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8005e62:	4a09      	ldr	r2, [pc, #36]	@ (8005e88 <HAL_RCC_ClockConfig+0x1c4>)
 8005e64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005e66:	4b09      	ldr	r3, [pc, #36]	@ (8005e8c <HAL_RCC_ClockConfig+0x1c8>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7fd fdf4 	bl	8003a58 <HAL_InitTick>

  return HAL_OK;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3710      	adds	r7, #16
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	40023c00 	.word	0x40023c00
 8005e80:	40023800 	.word	0x40023800
 8005e84:	0800a238 	.word	0x0800a238
 8005e88:	20000004 	.word	0x20000004
 8005e8c:	20000008 	.word	0x20000008

08005e90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e94:	b090      	sub	sp, #64	@ 0x40
 8005e96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ea8:	4b59      	ldr	r3, [pc, #356]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x180>)
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	f003 030c 	and.w	r3, r3, #12
 8005eb0:	2b08      	cmp	r3, #8
 8005eb2:	d00d      	beq.n	8005ed0 <HAL_RCC_GetSysClockFreq+0x40>
 8005eb4:	2b08      	cmp	r3, #8
 8005eb6:	f200 80a1 	bhi.w	8005ffc <HAL_RCC_GetSysClockFreq+0x16c>
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d002      	beq.n	8005ec4 <HAL_RCC_GetSysClockFreq+0x34>
 8005ebe:	2b04      	cmp	r3, #4
 8005ec0:	d003      	beq.n	8005eca <HAL_RCC_GetSysClockFreq+0x3a>
 8005ec2:	e09b      	b.n	8005ffc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ec4:	4b53      	ldr	r3, [pc, #332]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x184>)
 8005ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005ec8:	e09b      	b.n	8006002 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005eca:	4b53      	ldr	r3, [pc, #332]	@ (8006018 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ecc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005ece:	e098      	b.n	8006002 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ed0:	4b4f      	ldr	r3, [pc, #316]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ed8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005eda:	4b4d      	ldr	r3, [pc, #308]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x180>)
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d028      	beq.n	8005f38 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ee6:	4b4a      	ldr	r3, [pc, #296]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	099b      	lsrs	r3, r3, #6
 8005eec:	2200      	movs	r2, #0
 8005eee:	623b      	str	r3, [r7, #32]
 8005ef0:	627a      	str	r2, [r7, #36]	@ 0x24
 8005ef2:	6a3b      	ldr	r3, [r7, #32]
 8005ef4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005ef8:	2100      	movs	r1, #0
 8005efa:	4b47      	ldr	r3, [pc, #284]	@ (8006018 <HAL_RCC_GetSysClockFreq+0x188>)
 8005efc:	fb03 f201 	mul.w	r2, r3, r1
 8005f00:	2300      	movs	r3, #0
 8005f02:	fb00 f303 	mul.w	r3, r0, r3
 8005f06:	4413      	add	r3, r2
 8005f08:	4a43      	ldr	r2, [pc, #268]	@ (8006018 <HAL_RCC_GetSysClockFreq+0x188>)
 8005f0a:	fba0 1202 	umull	r1, r2, r0, r2
 8005f0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f10:	460a      	mov	r2, r1
 8005f12:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005f14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f16:	4413      	add	r3, r2
 8005f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	61bb      	str	r3, [r7, #24]
 8005f20:	61fa      	str	r2, [r7, #28]
 8005f22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f26:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005f2a:	f7fa fc89 	bl	8000840 <__aeabi_uldivmod>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	460b      	mov	r3, r1
 8005f32:	4613      	mov	r3, r2
 8005f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f36:	e053      	b.n	8005fe0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f38:	4b35      	ldr	r3, [pc, #212]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	099b      	lsrs	r3, r3, #6
 8005f3e:	2200      	movs	r2, #0
 8005f40:	613b      	str	r3, [r7, #16]
 8005f42:	617a      	str	r2, [r7, #20]
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005f4a:	f04f 0b00 	mov.w	fp, #0
 8005f4e:	4652      	mov	r2, sl
 8005f50:	465b      	mov	r3, fp
 8005f52:	f04f 0000 	mov.w	r0, #0
 8005f56:	f04f 0100 	mov.w	r1, #0
 8005f5a:	0159      	lsls	r1, r3, #5
 8005f5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f60:	0150      	lsls	r0, r2, #5
 8005f62:	4602      	mov	r2, r0
 8005f64:	460b      	mov	r3, r1
 8005f66:	ebb2 080a 	subs.w	r8, r2, sl
 8005f6a:	eb63 090b 	sbc.w	r9, r3, fp
 8005f6e:	f04f 0200 	mov.w	r2, #0
 8005f72:	f04f 0300 	mov.w	r3, #0
 8005f76:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005f7a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005f7e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005f82:	ebb2 0408 	subs.w	r4, r2, r8
 8005f86:	eb63 0509 	sbc.w	r5, r3, r9
 8005f8a:	f04f 0200 	mov.w	r2, #0
 8005f8e:	f04f 0300 	mov.w	r3, #0
 8005f92:	00eb      	lsls	r3, r5, #3
 8005f94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f98:	00e2      	lsls	r2, r4, #3
 8005f9a:	4614      	mov	r4, r2
 8005f9c:	461d      	mov	r5, r3
 8005f9e:	eb14 030a 	adds.w	r3, r4, sl
 8005fa2:	603b      	str	r3, [r7, #0]
 8005fa4:	eb45 030b 	adc.w	r3, r5, fp
 8005fa8:	607b      	str	r3, [r7, #4]
 8005faa:	f04f 0200 	mov.w	r2, #0
 8005fae:	f04f 0300 	mov.w	r3, #0
 8005fb2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005fb6:	4629      	mov	r1, r5
 8005fb8:	028b      	lsls	r3, r1, #10
 8005fba:	4621      	mov	r1, r4
 8005fbc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005fc0:	4621      	mov	r1, r4
 8005fc2:	028a      	lsls	r2, r1, #10
 8005fc4:	4610      	mov	r0, r2
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fca:	2200      	movs	r2, #0
 8005fcc:	60bb      	str	r3, [r7, #8]
 8005fce:	60fa      	str	r2, [r7, #12]
 8005fd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005fd4:	f7fa fc34 	bl	8000840 <__aeabi_uldivmod>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	460b      	mov	r3, r1
 8005fdc:	4613      	mov	r3, r2
 8005fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x180>)
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	0c1b      	lsrs	r3, r3, #16
 8005fe6:	f003 0303 	and.w	r3, r3, #3
 8005fea:	3301      	adds	r3, #1
 8005fec:	005b      	lsls	r3, r3, #1
 8005fee:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005ff0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ff8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005ffa:	e002      	b.n	8006002 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ffc:	4b05      	ldr	r3, [pc, #20]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x184>)
 8005ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006000:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006004:	4618      	mov	r0, r3
 8006006:	3740      	adds	r7, #64	@ 0x40
 8006008:	46bd      	mov	sp, r7
 800600a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800600e:	bf00      	nop
 8006010:	40023800 	.word	0x40023800
 8006014:	00f42400 	.word	0x00f42400
 8006018:	017d7840 	.word	0x017d7840

0800601c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800601c:	b480      	push	{r7}
 800601e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006020:	4b03      	ldr	r3, [pc, #12]	@ (8006030 <HAL_RCC_GetHCLKFreq+0x14>)
 8006022:	681b      	ldr	r3, [r3, #0]
}
 8006024:	4618      	mov	r0, r3
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	20000004 	.word	0x20000004

08006034 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006038:	f7ff fff0 	bl	800601c <HAL_RCC_GetHCLKFreq>
 800603c:	4602      	mov	r2, r0
 800603e:	4b05      	ldr	r3, [pc, #20]	@ (8006054 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	0a9b      	lsrs	r3, r3, #10
 8006044:	f003 0307 	and.w	r3, r3, #7
 8006048:	4903      	ldr	r1, [pc, #12]	@ (8006058 <HAL_RCC_GetPCLK1Freq+0x24>)
 800604a:	5ccb      	ldrb	r3, [r1, r3]
 800604c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006050:	4618      	mov	r0, r3
 8006052:	bd80      	pop	{r7, pc}
 8006054:	40023800 	.word	0x40023800
 8006058:	0800a248 	.word	0x0800a248

0800605c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d101      	bne.n	800606e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e07b      	b.n	8006166 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006072:	2b00      	cmp	r3, #0
 8006074:	d108      	bne.n	8006088 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800607e:	d009      	beq.n	8006094 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	61da      	str	r2, [r3, #28]
 8006086:	e005      	b.n	8006094 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2200      	movs	r2, #0
 8006092:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d106      	bne.n	80060b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f7fd f960 	bl	8003374 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2202      	movs	r2, #2
 80060b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80060dc:	431a      	orrs	r2, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060e6:	431a      	orrs	r2, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	f003 0302 	and.w	r3, r3, #2
 80060f0:	431a      	orrs	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	431a      	orrs	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006104:	431a      	orrs	r2, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	69db      	ldr	r3, [r3, #28]
 800610a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a1b      	ldr	r3, [r3, #32]
 8006114:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006118:	ea42 0103 	orr.w	r1, r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006120:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	430a      	orrs	r2, r1
 800612a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	699b      	ldr	r3, [r3, #24]
 8006130:	0c1b      	lsrs	r3, r3, #16
 8006132:	f003 0104 	and.w	r1, r3, #4
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800613a:	f003 0210 	and.w	r2, r3, #16
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	430a      	orrs	r2, r1
 8006144:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	69da      	ldr	r2, [r3, #28]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006154:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3708      	adds	r7, #8
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800616e:	b580      	push	{r7, lr}
 8006170:	b088      	sub	sp, #32
 8006172:	af00      	add	r7, sp, #0
 8006174:	60f8      	str	r0, [r7, #12]
 8006176:	60b9      	str	r1, [r7, #8]
 8006178:	603b      	str	r3, [r7, #0]
 800617a:	4613      	mov	r3, r2
 800617c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800617e:	f7fd fcaf 	bl	8003ae0 <HAL_GetTick>
 8006182:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006184:	88fb      	ldrh	r3, [r7, #6]
 8006186:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800618e:	b2db      	uxtb	r3, r3
 8006190:	2b01      	cmp	r3, #1
 8006192:	d001      	beq.n	8006198 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006194:	2302      	movs	r3, #2
 8006196:	e12a      	b.n	80063ee <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d002      	beq.n	80061a4 <HAL_SPI_Transmit+0x36>
 800619e:	88fb      	ldrh	r3, [r7, #6]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d101      	bne.n	80061a8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	e122      	b.n	80063ee <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d101      	bne.n	80061b6 <HAL_SPI_Transmit+0x48>
 80061b2:	2302      	movs	r3, #2
 80061b4:	e11b      	b.n	80063ee <HAL_SPI_Transmit+0x280>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2203      	movs	r2, #3
 80061c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	68ba      	ldr	r2, [r7, #8]
 80061d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	88fa      	ldrh	r2, [r7, #6]
 80061d6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	88fa      	ldrh	r2, [r7, #6]
 80061dc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2200      	movs	r2, #0
 80061f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006204:	d10f      	bne.n	8006226 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006214:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006224:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006230:	2b40      	cmp	r3, #64	@ 0x40
 8006232:	d007      	beq.n	8006244 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006242:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800624c:	d152      	bne.n	80062f4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d002      	beq.n	800625c <HAL_SPI_Transmit+0xee>
 8006256:	8b7b      	ldrh	r3, [r7, #26]
 8006258:	2b01      	cmp	r3, #1
 800625a:	d145      	bne.n	80062e8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006260:	881a      	ldrh	r2, [r3, #0]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800626c:	1c9a      	adds	r2, r3, #2
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006276:	b29b      	uxth	r3, r3
 8006278:	3b01      	subs	r3, #1
 800627a:	b29a      	uxth	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006280:	e032      	b.n	80062e8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f003 0302 	and.w	r3, r3, #2
 800628c:	2b02      	cmp	r3, #2
 800628e:	d112      	bne.n	80062b6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006294:	881a      	ldrh	r2, [r3, #0]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062a0:	1c9a      	adds	r2, r3, #2
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	3b01      	subs	r3, #1
 80062ae:	b29a      	uxth	r2, r3
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80062b4:	e018      	b.n	80062e8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062b6:	f7fd fc13 	bl	8003ae0 <HAL_GetTick>
 80062ba:	4602      	mov	r2, r0
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	1ad3      	subs	r3, r2, r3
 80062c0:	683a      	ldr	r2, [r7, #0]
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d803      	bhi.n	80062ce <HAL_SPI_Transmit+0x160>
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062cc:	d102      	bne.n	80062d4 <HAL_SPI_Transmit+0x166>
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d109      	bne.n	80062e8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2200      	movs	r2, #0
 80062e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	e082      	b.n	80063ee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d1c7      	bne.n	8006282 <HAL_SPI_Transmit+0x114>
 80062f2:	e053      	b.n	800639c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d002      	beq.n	8006302 <HAL_SPI_Transmit+0x194>
 80062fc:	8b7b      	ldrh	r3, [r7, #26]
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d147      	bne.n	8006392 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	330c      	adds	r3, #12
 800630c:	7812      	ldrb	r2, [r2, #0]
 800630e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006314:	1c5a      	adds	r2, r3, #1
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800631e:	b29b      	uxth	r3, r3
 8006320:	3b01      	subs	r3, #1
 8006322:	b29a      	uxth	r2, r3
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006328:	e033      	b.n	8006392 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	f003 0302 	and.w	r3, r3, #2
 8006334:	2b02      	cmp	r3, #2
 8006336:	d113      	bne.n	8006360 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	330c      	adds	r3, #12
 8006342:	7812      	ldrb	r2, [r2, #0]
 8006344:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800634a:	1c5a      	adds	r2, r3, #1
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006354:	b29b      	uxth	r3, r3
 8006356:	3b01      	subs	r3, #1
 8006358:	b29a      	uxth	r2, r3
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800635e:	e018      	b.n	8006392 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006360:	f7fd fbbe 	bl	8003ae0 <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	429a      	cmp	r2, r3
 800636e:	d803      	bhi.n	8006378 <HAL_SPI_Transmit+0x20a>
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006376:	d102      	bne.n	800637e <HAL_SPI_Transmit+0x210>
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d109      	bne.n	8006392 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2201      	movs	r2, #1
 8006382:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	e02d      	b.n	80063ee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006396:	b29b      	uxth	r3, r3
 8006398:	2b00      	cmp	r3, #0
 800639a:	d1c6      	bne.n	800632a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800639c:	69fa      	ldr	r2, [r7, #28]
 800639e:	6839      	ldr	r1, [r7, #0]
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	f000 fbd7 	bl	8006b54 <SPI_EndRxTxTransaction>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d002      	beq.n	80063b2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2220      	movs	r2, #32
 80063b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d10a      	bne.n	80063d0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063ba:	2300      	movs	r3, #0
 80063bc:	617b      	str	r3, [r7, #20]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	617b      	str	r3, [r7, #20]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	617b      	str	r3, [r7, #20]
 80063ce:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2200      	movs	r2, #0
 80063dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d001      	beq.n	80063ec <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80063e8:	2301      	movs	r3, #1
 80063ea:	e000      	b.n	80063ee <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80063ec:	2300      	movs	r3, #0
  }
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3720      	adds	r7, #32
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
	...

080063f8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	4613      	mov	r3, r2
 8006404:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b01      	cmp	r3, #1
 8006410:	d001      	beq.n	8006416 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8006412:	2302      	movs	r3, #2
 8006414:	e0a9      	b.n	800656a <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d002      	beq.n	8006422 <HAL_SPI_Receive_DMA+0x2a>
 800641c:	88fb      	ldrh	r3, [r7, #6]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d101      	bne.n	8006426 <HAL_SPI_Receive_DMA+0x2e>
  {
    return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e0a1      	b.n	800656a <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d110      	bne.n	8006450 <HAL_SPI_Receive_DMA+0x58>
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006436:	d10b      	bne.n	8006450 <HAL_SPI_Receive_DMA+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2204      	movs	r2, #4
 800643c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8006440:	88fb      	ldrh	r3, [r7, #6]
 8006442:	68ba      	ldr	r2, [r7, #8]
 8006444:	68b9      	ldr	r1, [r7, #8]
 8006446:	68f8      	ldr	r0, [r7, #12]
 8006448:	f000 f89a 	bl	8006580 <HAL_SPI_TransmitReceive_DMA>
 800644c:	4603      	mov	r3, r0
 800644e:	e08c      	b.n	800656a <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006456:	2b01      	cmp	r3, #1
 8006458:	d101      	bne.n	800645e <HAL_SPI_Receive_DMA+0x66>
 800645a:	2302      	movs	r3, #2
 800645c:	e085      	b.n	800656a <HAL_SPI_Receive_DMA+0x172>
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2204      	movs	r2, #4
 800646a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2200      	movs	r2, #0
 8006472:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	68ba      	ldr	r2, [r7, #8]
 8006478:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	88fa      	ldrh	r2, [r7, #6]
 800647e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	88fa      	ldrh	r2, [r7, #6]
 8006484:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2200      	movs	r2, #0
 8006490:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064a6:	d10f      	bne.n	80064c8 <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80064b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80064c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064cc:	4a29      	ldr	r2, [pc, #164]	@ (8006574 <HAL_SPI_Receive_DMA+0x17c>)
 80064ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064d4:	4a28      	ldr	r2, [pc, #160]	@ (8006578 <HAL_SPI_Receive_DMA+0x180>)
 80064d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064dc:	4a27      	ldr	r2, [pc, #156]	@ (800657c <HAL_SPI_Receive_DMA+0x184>)
 80064de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064e4:	2200      	movs	r2, #0
 80064e6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	330c      	adds	r3, #12
 80064f2:	4619      	mov	r1, r3
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064fe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006500:	f7fd fcde 	bl	8003ec0 <HAL_DMA_Start_IT>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00b      	beq.n	8006522 <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800650e:	f043 0210 	orr.w	r2, r3, #16
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e023      	b.n	800656a <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800652c:	2b40      	cmp	r3, #64	@ 0x40
 800652e:	d007      	beq.n	8006540 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800653e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	685a      	ldr	r2, [r3, #4]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f042 0220 	orr.w	r2, r2, #32
 8006556:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	685a      	ldr	r2, [r3, #4]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f042 0201 	orr.w	r2, r2, #1
 8006566:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3710      	adds	r7, #16
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
 8006572:	bf00      	nop
 8006574:	08006901 	.word	0x08006901
 8006578:	080067c9 	.word	0x080067c9
 800657c:	08006939 	.word	0x08006939

08006580 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b086      	sub	sp, #24
 8006584:	af00      	add	r7, sp, #0
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	607a      	str	r2, [r7, #4]
 800658c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006594:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800659c:	7dfb      	ldrb	r3, [r7, #23]
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d00c      	beq.n	80065bc <HAL_SPI_TransmitReceive_DMA+0x3c>
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065a8:	d106      	bne.n	80065b8 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d102      	bne.n	80065b8 <HAL_SPI_TransmitReceive_DMA+0x38>
 80065b2:	7dfb      	ldrb	r3, [r7, #23]
 80065b4:	2b04      	cmp	r3, #4
 80065b6:	d001      	beq.n	80065bc <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80065b8:	2302      	movs	r3, #2
 80065ba:	e0cf      	b.n	800675c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d005      	beq.n	80065ce <HAL_SPI_TransmitReceive_DMA+0x4e>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d002      	beq.n	80065ce <HAL_SPI_TransmitReceive_DMA+0x4e>
 80065c8:	887b      	ldrh	r3, [r7, #2]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d101      	bne.n	80065d2 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e0c4      	b.n	800675c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d101      	bne.n	80065e0 <HAL_SPI_TransmitReceive_DMA+0x60>
 80065dc:	2302      	movs	r3, #2
 80065de:	e0bd      	b.n	800675c <HAL_SPI_TransmitReceive_DMA+0x1dc>
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80065ee:	b2db      	uxtb	r3, r3
 80065f0:	2b04      	cmp	r3, #4
 80065f2:	d003      	beq.n	80065fc <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2205      	movs	r2, #5
 80065f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2200      	movs	r2, #0
 8006600:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	68ba      	ldr	r2, [r7, #8]
 8006606:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	887a      	ldrh	r2, [r7, #2]
 800660c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	887a      	ldrh	r2, [r7, #2]
 8006612:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	887a      	ldrh	r2, [r7, #2]
 800661e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	887a      	ldrh	r2, [r7, #2]
 8006624:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2200      	movs	r2, #0
 800662a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2200      	movs	r2, #0
 8006630:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006638:	b2db      	uxtb	r3, r3
 800663a:	2b04      	cmp	r3, #4
 800663c:	d108      	bne.n	8006650 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006642:	4a48      	ldr	r2, [pc, #288]	@ (8006764 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8006644:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800664a:	4a47      	ldr	r2, [pc, #284]	@ (8006768 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 800664c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800664e:	e007      	b.n	8006660 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006654:	4a45      	ldr	r2, [pc, #276]	@ (800676c <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8006656:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800665c:	4a44      	ldr	r2, [pc, #272]	@ (8006770 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800665e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006664:	4a43      	ldr	r2, [pc, #268]	@ (8006774 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8006666:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800666c:	2200      	movs	r2, #0
 800666e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	330c      	adds	r3, #12
 800667a:	4619      	mov	r1, r3
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006680:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006686:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006688:	f7fd fc1a 	bl	8003ec0 <HAL_DMA_Start_IT>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d00b      	beq.n	80066aa <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006696:	f043 0210 	orr.w	r2, r3, #16
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2200      	movs	r2, #0
 80066a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	e058      	b.n	800675c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	685a      	ldr	r2, [r3, #4]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f042 0201 	orr.w	r2, r2, #1
 80066b8:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066be:	2200      	movs	r2, #0
 80066c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066c6:	2200      	movs	r2, #0
 80066c8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066ce:	2200      	movs	r2, #0
 80066d0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066d6:	2200      	movs	r2, #0
 80066d8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066e2:	4619      	mov	r1, r3
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	330c      	adds	r3, #12
 80066ea:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066f0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80066f2:	f7fd fbe5 	bl	8003ec0 <HAL_DMA_Start_IT>
 80066f6:	4603      	mov	r3, r0
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d00b      	beq.n	8006714 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006700:	f043 0210 	orr.w	r2, r3, #16
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2200      	movs	r2, #0
 800670c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	e023      	b.n	800675c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800671e:	2b40      	cmp	r3, #64	@ 0x40
 8006720:	d007      	beq.n	8006732 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006730:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2200      	movs	r2, #0
 8006736:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	685a      	ldr	r2, [r3, #4]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f042 0220 	orr.w	r2, r2, #32
 8006748:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	685a      	ldr	r2, [r3, #4]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f042 0202 	orr.w	r2, r2, #2
 8006758:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	3718      	adds	r7, #24
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	08006901 	.word	0x08006901
 8006768:	080067c9 	.word	0x080067c9
 800676c:	0800691d 	.word	0x0800691d
 8006770:	08006871 	.word	0x08006871
 8006774:	08006939 	.word	0x08006939

08006778 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006778:	b480      	push	{r7}
 800677a:	b083      	sub	sp, #12
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr

0800678c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006794:	bf00      	nop
 8006796:	370c      	adds	r7, #12
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80067bc:	bf00      	nop
 80067be:	370c      	adds	r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr

080067c8 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067d6:	f7fd f983 	bl	8003ae0 <HAL_GetTick>
 80067da:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067ea:	d03b      	beq.n	8006864 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	685a      	ldr	r2, [r3, #4]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f022 0220 	bic.w	r2, r2, #32
 80067fa:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d10d      	bne.n	8006820 <SPI_DMAReceiveCplt+0x58>
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800680c:	d108      	bne.n	8006820 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	685a      	ldr	r2, [r3, #4]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f022 0203 	bic.w	r2, r2, #3
 800681c:	605a      	str	r2, [r3, #4]
 800681e:	e007      	b.n	8006830 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	685a      	ldr	r2, [r3, #4]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f022 0201 	bic.w	r2, r2, #1
 800682e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006830:	68ba      	ldr	r2, [r7, #8]
 8006832:	2164      	movs	r1, #100	@ 0x64
 8006834:	68f8      	ldr	r0, [r7, #12]
 8006836:	f000 f927 	bl	8006a88 <SPI_EndRxTransaction>
 800683a:	4603      	mov	r3, r0
 800683c:	2b00      	cmp	r3, #0
 800683e:	d002      	beq.n	8006846 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2220      	movs	r2, #32
 8006844:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006858:	2b00      	cmp	r3, #0
 800685a:	d003      	beq.n	8006864 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800685c:	68f8      	ldr	r0, [r7, #12]
 800685e:	f7ff ffa9 	bl	80067b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006862:	e002      	b.n	800686a <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006864:	68f8      	ldr	r0, [r7, #12]
 8006866:	f7fb fd97 	bl	8002398 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800686a:	3710      	adds	r7, #16
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b084      	sub	sp, #16
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800687c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800687e:	f7fd f92f 	bl	8003ae0 <HAL_GetTick>
 8006882:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800688e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006892:	d02f      	beq.n	80068f4 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	685a      	ldr	r2, [r3, #4]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f022 0220 	bic.w	r2, r2, #32
 80068a2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80068a4:	68ba      	ldr	r2, [r7, #8]
 80068a6:	2164      	movs	r1, #100	@ 0x64
 80068a8:	68f8      	ldr	r0, [r7, #12]
 80068aa:	f000 f953 	bl	8006b54 <SPI_EndRxTxTransaction>
 80068ae:	4603      	mov	r3, r0
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d005      	beq.n	80068c0 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068b8:	f043 0220 	orr.w	r2, r3, #32
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	685a      	ldr	r2, [r3, #4]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f022 0203 	bic.w	r2, r2, #3
 80068ce:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2200      	movs	r2, #0
 80068d4:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2200      	movs	r2, #0
 80068da:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d003      	beq.n	80068f4 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f7ff ff61 	bl	80067b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80068f2:	e002      	b.n	80068fa <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80068f4:	68f8      	ldr	r0, [r7, #12]
 80068f6:	f7ff ff3f 	bl	8006778 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80068fa:	3710      	adds	r7, #16
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800690c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800690e:	68f8      	ldr	r0, [r7, #12]
 8006910:	f7ff ff3c 	bl	800678c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006914:	bf00      	nop
 8006916:	3710      	adds	r7, #16
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}

0800691c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006928:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800692a:	68f8      	ldr	r0, [r7, #12]
 800692c:	f7ff ff38 	bl	80067a0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006930:	bf00      	nop
 8006932:	3710      	adds	r7, #16
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006944:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	685a      	ldr	r2, [r3, #4]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f022 0203 	bic.w	r2, r2, #3
 8006954:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800695a:	f043 0210 	orr.w	r2, r3, #16
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2201      	movs	r2, #1
 8006966:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800696a:	68f8      	ldr	r0, [r7, #12]
 800696c:	f7ff ff22 	bl	80067b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006970:	bf00      	nop
 8006972:	3710      	adds	r7, #16
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}

08006978 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b088      	sub	sp, #32
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	603b      	str	r3, [r7, #0]
 8006984:	4613      	mov	r3, r2
 8006986:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006988:	f7fd f8aa 	bl	8003ae0 <HAL_GetTick>
 800698c:	4602      	mov	r2, r0
 800698e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006990:	1a9b      	subs	r3, r3, r2
 8006992:	683a      	ldr	r2, [r7, #0]
 8006994:	4413      	add	r3, r2
 8006996:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006998:	f7fd f8a2 	bl	8003ae0 <HAL_GetTick>
 800699c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800699e:	4b39      	ldr	r3, [pc, #228]	@ (8006a84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	015b      	lsls	r3, r3, #5
 80069a4:	0d1b      	lsrs	r3, r3, #20
 80069a6:	69fa      	ldr	r2, [r7, #28]
 80069a8:	fb02 f303 	mul.w	r3, r2, r3
 80069ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069ae:	e055      	b.n	8006a5c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80069b6:	d051      	beq.n	8006a5c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80069b8:	f7fd f892 	bl	8003ae0 <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	69bb      	ldr	r3, [r7, #24]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	69fa      	ldr	r2, [r7, #28]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d902      	bls.n	80069ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d13d      	bne.n	8006a4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	685a      	ldr	r2, [r3, #4]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80069dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069e6:	d111      	bne.n	8006a0c <SPI_WaitFlagStateUntilTimeout+0x94>
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069f0:	d004      	beq.n	80069fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069fa:	d107      	bne.n	8006a0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a14:	d10f      	bne.n	8006a36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a24:	601a      	str	r2, [r3, #0]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2201      	movs	r2, #1
 8006a3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e018      	b.n	8006a7c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d102      	bne.n	8006a56 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006a50:	2300      	movs	r3, #0
 8006a52:	61fb      	str	r3, [r7, #28]
 8006a54:	e002      	b.n	8006a5c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	689a      	ldr	r2, [r3, #8]
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	4013      	ands	r3, r2
 8006a66:	68ba      	ldr	r2, [r7, #8]
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	bf0c      	ite	eq
 8006a6c:	2301      	moveq	r3, #1
 8006a6e:	2300      	movne	r3, #0
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	461a      	mov	r2, r3
 8006a74:	79fb      	ldrb	r3, [r7, #7]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d19a      	bne.n	80069b0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006a7a:	2300      	movs	r3, #0
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3720      	adds	r7, #32
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	20000004 	.word	0x20000004

08006a88 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b086      	sub	sp, #24
 8006a8c:	af02      	add	r7, sp, #8
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a9c:	d111      	bne.n	8006ac2 <SPI_EndRxTransaction+0x3a>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006aa6:	d004      	beq.n	8006ab2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ab0:	d107      	bne.n	8006ac2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ac0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006aca:	d12a      	bne.n	8006b22 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ad4:	d012      	beq.n	8006afc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	9300      	str	r3, [sp, #0]
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	2200      	movs	r2, #0
 8006ade:	2180      	movs	r1, #128	@ 0x80
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f7ff ff49 	bl	8006978 <SPI_WaitFlagStateUntilTimeout>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d02d      	beq.n	8006b48 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006af0:	f043 0220 	orr.w	r2, r3, #32
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e026      	b.n	8006b4a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	9300      	str	r3, [sp, #0]
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	2200      	movs	r2, #0
 8006b04:	2101      	movs	r1, #1
 8006b06:	68f8      	ldr	r0, [r7, #12]
 8006b08:	f7ff ff36 	bl	8006978 <SPI_WaitFlagStateUntilTimeout>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d01a      	beq.n	8006b48 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b16:	f043 0220 	orr.w	r2, r3, #32
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006b1e:	2303      	movs	r3, #3
 8006b20:	e013      	b.n	8006b4a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	9300      	str	r3, [sp, #0]
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	2101      	movs	r1, #1
 8006b2c:	68f8      	ldr	r0, [r7, #12]
 8006b2e:	f7ff ff23 	bl	8006978 <SPI_WaitFlagStateUntilTimeout>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d007      	beq.n	8006b48 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b3c:	f043 0220 	orr.w	r2, r3, #32
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006b44:	2303      	movs	r3, #3
 8006b46:	e000      	b.n	8006b4a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3710      	adds	r7, #16
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
	...

08006b54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b088      	sub	sp, #32
 8006b58:	af02      	add	r7, sp, #8
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	9300      	str	r3, [sp, #0]
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	2201      	movs	r2, #1
 8006b68:	2102      	movs	r1, #2
 8006b6a:	68f8      	ldr	r0, [r7, #12]
 8006b6c:	f7ff ff04 	bl	8006978 <SPI_WaitFlagStateUntilTimeout>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d007      	beq.n	8006b86 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b7a:	f043 0220 	orr.w	r2, r3, #32
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	e032      	b.n	8006bec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006b86:	4b1b      	ldr	r3, [pc, #108]	@ (8006bf4 <SPI_EndRxTxTransaction+0xa0>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a1b      	ldr	r2, [pc, #108]	@ (8006bf8 <SPI_EndRxTxTransaction+0xa4>)
 8006b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b90:	0d5b      	lsrs	r3, r3, #21
 8006b92:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006b96:	fb02 f303 	mul.w	r3, r2, r3
 8006b9a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ba4:	d112      	bne.n	8006bcc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	9300      	str	r3, [sp, #0]
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	2200      	movs	r2, #0
 8006bae:	2180      	movs	r1, #128	@ 0x80
 8006bb0:	68f8      	ldr	r0, [r7, #12]
 8006bb2:	f7ff fee1 	bl	8006978 <SPI_WaitFlagStateUntilTimeout>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d016      	beq.n	8006bea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bc0:	f043 0220 	orr.w	r2, r3, #32
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006bc8:	2303      	movs	r3, #3
 8006bca:	e00f      	b.n	8006bec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00a      	beq.n	8006be8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006be2:	2b80      	cmp	r3, #128	@ 0x80
 8006be4:	d0f2      	beq.n	8006bcc <SPI_EndRxTxTransaction+0x78>
 8006be6:	e000      	b.n	8006bea <SPI_EndRxTxTransaction+0x96>
        break;
 8006be8:	bf00      	nop
  }

  return HAL_OK;
 8006bea:	2300      	movs	r3, #0
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3718      	adds	r7, #24
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}
 8006bf4:	20000004 	.word	0x20000004
 8006bf8:	165e9f81 	.word	0x165e9f81

08006bfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d101      	bne.n	8006c0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e041      	b.n	8006c92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d106      	bne.n	8006c28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f7fc fcac 	bl	8003580 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2202      	movs	r2, #2
 8006c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	3304      	adds	r3, #4
 8006c38:	4619      	mov	r1, r3
 8006c3a:	4610      	mov	r0, r2
 8006c3c:	f000 fcfa 	bl	8007634 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c90:	2300      	movs	r3, #0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3708      	adds	r7, #8
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
	...

08006c9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d001      	beq.n	8006cb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e044      	b.n	8006d3e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68da      	ldr	r2, [r3, #12]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f042 0201 	orr.w	r2, r2, #1
 8006cca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a1e      	ldr	r2, [pc, #120]	@ (8006d4c <HAL_TIM_Base_Start_IT+0xb0>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d018      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x6c>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cde:	d013      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x6c>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a1a      	ldr	r2, [pc, #104]	@ (8006d50 <HAL_TIM_Base_Start_IT+0xb4>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d00e      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x6c>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a19      	ldr	r2, [pc, #100]	@ (8006d54 <HAL_TIM_Base_Start_IT+0xb8>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d009      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x6c>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a17      	ldr	r2, [pc, #92]	@ (8006d58 <HAL_TIM_Base_Start_IT+0xbc>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d004      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x6c>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a16      	ldr	r2, [pc, #88]	@ (8006d5c <HAL_TIM_Base_Start_IT+0xc0>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d111      	bne.n	8006d2c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	f003 0307 	and.w	r3, r3, #7
 8006d12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2b06      	cmp	r3, #6
 8006d18:	d010      	beq.n	8006d3c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f042 0201 	orr.w	r2, r2, #1
 8006d28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d2a:	e007      	b.n	8006d3c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f042 0201 	orr.w	r2, r2, #1
 8006d3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3714      	adds	r7, #20
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	40010000 	.word	0x40010000
 8006d50:	40000400 	.word	0x40000400
 8006d54:	40000800 	.word	0x40000800
 8006d58:	40000c00 	.word	0x40000c00
 8006d5c:	40014000 	.word	0x40014000

08006d60 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	68da      	ldr	r2, [r3, #12]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 0201 	bic.w	r2, r2, #1
 8006d76:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	6a1a      	ldr	r2, [r3, #32]
 8006d7e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006d82:	4013      	ands	r3, r2
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d10f      	bne.n	8006da8 <HAL_TIM_Base_Stop_IT+0x48>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	6a1a      	ldr	r2, [r3, #32]
 8006d8e:	f240 4344 	movw	r3, #1092	@ 0x444
 8006d92:	4013      	ands	r3, r2
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d107      	bne.n	8006da8 <HAL_TIM_Base_Stop_IT+0x48>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f022 0201 	bic.w	r2, r2, #1
 8006da6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2201      	movs	r2, #1
 8006dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006db0:	2300      	movs	r3, #0
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	370c      	adds	r7, #12
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr

08006dbe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006dbe:	b580      	push	{r7, lr}
 8006dc0:	b082      	sub	sp, #8
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d101      	bne.n	8006dd0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e041      	b.n	8006e54 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dd6:	b2db      	uxtb	r3, r3
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d106      	bne.n	8006dea <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f7fc fcf7 	bl	80037d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2202      	movs	r2, #2
 8006dee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	3304      	adds	r3, #4
 8006dfa:	4619      	mov	r1, r3
 8006dfc:	4610      	mov	r0, r2
 8006dfe:	f000 fc19 	bl	8007634 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2201      	movs	r2, #1
 8006e06:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2201      	movs	r2, #1
 8006e16:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2201      	movs	r2, #1
 8006e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2201      	movs	r2, #1
 8006e36:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2201      	movs	r2, #1
 8006e46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e52:	2300      	movs	r3, #0
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3708      	adds	r7, #8
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b086      	sub	sp, #24
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
 8006e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d101      	bne.n	8006e70 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e097      	b.n	8006fa0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d106      	bne.n	8006e8a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f7fc fbc1 	bl	800360c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2202      	movs	r2, #2
 8006e8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	6812      	ldr	r2, [r2, #0]
 8006e9c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ea0:	f023 0307 	bic.w	r3, r3, #7
 8006ea4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	3304      	adds	r3, #4
 8006eae:	4619      	mov	r1, r3
 8006eb0:	4610      	mov	r0, r2
 8006eb2:	f000 fbbf 	bl	8007634 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	699b      	ldr	r3, [r3, #24]
 8006ec4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	6a1b      	ldr	r3, [r3, #32]
 8006ecc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	697a      	ldr	r2, [r7, #20]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ede:	f023 0303 	bic.w	r3, r3, #3
 8006ee2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	689a      	ldr	r2, [r3, #8]
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	699b      	ldr	r3, [r3, #24]
 8006eec:	021b      	lsls	r3, r3, #8
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	693a      	ldr	r2, [r7, #16]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006efc:	f023 030c 	bic.w	r3, r3, #12
 8006f00:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	68da      	ldr	r2, [r3, #12]
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	69db      	ldr	r3, [r3, #28]
 8006f16:	021b      	lsls	r3, r3, #8
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	693a      	ldr	r2, [r7, #16]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	691b      	ldr	r3, [r3, #16]
 8006f24:	011a      	lsls	r2, r3, #4
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	6a1b      	ldr	r3, [r3, #32]
 8006f2a:	031b      	lsls	r3, r3, #12
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	693a      	ldr	r2, [r7, #16]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006f3a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006f42:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	685a      	ldr	r2, [r3, #4]
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	695b      	ldr	r3, [r3, #20]
 8006f4c:	011b      	lsls	r3, r3, #4
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	68fa      	ldr	r2, [r7, #12]
 8006f52:	4313      	orrs	r3, r2
 8006f54:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	693a      	ldr	r2, [r7, #16]
 8006f64:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	68fa      	ldr	r2, [r7, #12]
 8006f6c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2201      	movs	r2, #1
 8006f72:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2201      	movs	r2, #1
 8006f7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2201      	movs	r2, #1
 8006f82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2201      	movs	r2, #1
 8006f8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2201      	movs	r2, #1
 8006f92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f9e:	2300      	movs	r3, #0
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3718      	adds	r7, #24
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b084      	sub	sp, #16
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006fb8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006fc0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006fc8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006fd0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d110      	bne.n	8006ffa <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006fd8:	7bfb      	ldrb	r3, [r7, #15]
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d102      	bne.n	8006fe4 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006fde:	7b7b      	ldrb	r3, [r7, #13]
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d001      	beq.n	8006fe8 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e089      	b.n	80070fc <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2202      	movs	r2, #2
 8006fec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ff8:	e031      	b.n	800705e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	2b04      	cmp	r3, #4
 8006ffe:	d110      	bne.n	8007022 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007000:	7bbb      	ldrb	r3, [r7, #14]
 8007002:	2b01      	cmp	r3, #1
 8007004:	d102      	bne.n	800700c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007006:	7b3b      	ldrb	r3, [r7, #12]
 8007008:	2b01      	cmp	r3, #1
 800700a:	d001      	beq.n	8007010 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800700c:	2301      	movs	r3, #1
 800700e:	e075      	b.n	80070fc <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2202      	movs	r2, #2
 8007014:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2202      	movs	r2, #2
 800701c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007020:	e01d      	b.n	800705e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007022:	7bfb      	ldrb	r3, [r7, #15]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d108      	bne.n	800703a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007028:	7bbb      	ldrb	r3, [r7, #14]
 800702a:	2b01      	cmp	r3, #1
 800702c:	d105      	bne.n	800703a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800702e:	7b7b      	ldrb	r3, [r7, #13]
 8007030:	2b01      	cmp	r3, #1
 8007032:	d102      	bne.n	800703a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007034:	7b3b      	ldrb	r3, [r7, #12]
 8007036:	2b01      	cmp	r3, #1
 8007038:	d001      	beq.n	800703e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e05e      	b.n	80070fc <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2202      	movs	r2, #2
 8007042:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2202      	movs	r2, #2
 800704a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2202      	movs	r2, #2
 8007052:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2202      	movs	r2, #2
 800705a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d003      	beq.n	800706c <HAL_TIM_Encoder_Start_IT+0xc4>
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	2b04      	cmp	r3, #4
 8007068:	d010      	beq.n	800708c <HAL_TIM_Encoder_Start_IT+0xe4>
 800706a:	e01f      	b.n	80070ac <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2201      	movs	r2, #1
 8007072:	2100      	movs	r1, #0
 8007074:	4618      	mov	r0, r3
 8007076:	f000 fd89 	bl	8007b8c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	68da      	ldr	r2, [r3, #12]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f042 0202 	orr.w	r2, r2, #2
 8007088:	60da      	str	r2, [r3, #12]
      break;
 800708a:	e02e      	b.n	80070ea <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2201      	movs	r2, #1
 8007092:	2104      	movs	r1, #4
 8007094:	4618      	mov	r0, r3
 8007096:	f000 fd79 	bl	8007b8c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	68da      	ldr	r2, [r3, #12]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f042 0204 	orr.w	r2, r2, #4
 80070a8:	60da      	str	r2, [r3, #12]
      break;
 80070aa:	e01e      	b.n	80070ea <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2201      	movs	r2, #1
 80070b2:	2100      	movs	r1, #0
 80070b4:	4618      	mov	r0, r3
 80070b6:	f000 fd69 	bl	8007b8c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2201      	movs	r2, #1
 80070c0:	2104      	movs	r1, #4
 80070c2:	4618      	mov	r0, r3
 80070c4:	f000 fd62 	bl	8007b8c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	68da      	ldr	r2, [r3, #12]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f042 0202 	orr.w	r2, r2, #2
 80070d6:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	68da      	ldr	r2, [r3, #12]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f042 0204 	orr.w	r2, r2, #4
 80070e6:	60da      	str	r2, [r3, #12]
      break;
 80070e8:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f042 0201 	orr.w	r2, r2, #1
 80070f8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80070fa:	2300      	movs	r3, #0
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3710      	adds	r7, #16
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}

08007104 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b084      	sub	sp, #16
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	68db      	ldr	r3, [r3, #12]
 8007112:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	691b      	ldr	r3, [r3, #16]
 800711a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	f003 0302 	and.w	r3, r3, #2
 8007122:	2b00      	cmp	r3, #0
 8007124:	d020      	beq.n	8007168 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f003 0302 	and.w	r3, r3, #2
 800712c:	2b00      	cmp	r3, #0
 800712e:	d01b      	beq.n	8007168 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f06f 0202 	mvn.w	r2, #2
 8007138:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2201      	movs	r2, #1
 800713e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	699b      	ldr	r3, [r3, #24]
 8007146:	f003 0303 	and.w	r3, r3, #3
 800714a:	2b00      	cmp	r3, #0
 800714c:	d003      	beq.n	8007156 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f7fa fe5e 	bl	8001e10 <HAL_TIM_IC_CaptureCallback>
 8007154:	e005      	b.n	8007162 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f000 fa4d 	bl	80075f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f000 fa54 	bl	800760a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	f003 0304 	and.w	r3, r3, #4
 800716e:	2b00      	cmp	r3, #0
 8007170:	d020      	beq.n	80071b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f003 0304 	and.w	r3, r3, #4
 8007178:	2b00      	cmp	r3, #0
 800717a:	d01b      	beq.n	80071b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f06f 0204 	mvn.w	r2, #4
 8007184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2202      	movs	r2, #2
 800718a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	699b      	ldr	r3, [r3, #24]
 8007192:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007196:	2b00      	cmp	r3, #0
 8007198:	d003      	beq.n	80071a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f7fa fe38 	bl	8001e10 <HAL_TIM_IC_CaptureCallback>
 80071a0:	e005      	b.n	80071ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 fa27 	bl	80075f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 fa2e 	bl	800760a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	f003 0308 	and.w	r3, r3, #8
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d020      	beq.n	8007200 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	f003 0308 	and.w	r3, r3, #8
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d01b      	beq.n	8007200 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f06f 0208 	mvn.w	r2, #8
 80071d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2204      	movs	r2, #4
 80071d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	69db      	ldr	r3, [r3, #28]
 80071de:	f003 0303 	and.w	r3, r3, #3
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d003      	beq.n	80071ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f7fa fe12 	bl	8001e10 <HAL_TIM_IC_CaptureCallback>
 80071ec:	e005      	b.n	80071fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 fa01 	bl	80075f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f000 fa08 	bl	800760a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2200      	movs	r2, #0
 80071fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	f003 0310 	and.w	r3, r3, #16
 8007206:	2b00      	cmp	r3, #0
 8007208:	d020      	beq.n	800724c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f003 0310 	and.w	r3, r3, #16
 8007210:	2b00      	cmp	r3, #0
 8007212:	d01b      	beq.n	800724c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f06f 0210 	mvn.w	r2, #16
 800721c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2208      	movs	r2, #8
 8007222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	69db      	ldr	r3, [r3, #28]
 800722a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800722e:	2b00      	cmp	r3, #0
 8007230:	d003      	beq.n	800723a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f7fa fdec 	bl	8001e10 <HAL_TIM_IC_CaptureCallback>
 8007238:	e005      	b.n	8007246 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 f9db 	bl	80075f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f000 f9e2 	bl	800760a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	f003 0301 	and.w	r3, r3, #1
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00c      	beq.n	8007270 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	f003 0301 	and.w	r3, r3, #1
 800725c:	2b00      	cmp	r3, #0
 800725e:	d007      	beq.n	8007270 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f06f 0201 	mvn.w	r2, #1
 8007268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f7f9 fe12 	bl	8000e94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00c      	beq.n	8007294 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007280:	2b00      	cmp	r3, #0
 8007282:	d007      	beq.n	8007294 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800728c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f000 fd1a 	bl	8007cc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800729a:	2b00      	cmp	r3, #0
 800729c:	d00c      	beq.n	80072b8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d007      	beq.n	80072b8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80072b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f9b3 	bl	800761e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	f003 0320 	and.w	r3, r3, #32
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d00c      	beq.n	80072dc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	f003 0320 	and.w	r3, r3, #32
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d007      	beq.n	80072dc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f06f 0220 	mvn.w	r2, #32
 80072d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 fcec 	bl	8007cb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072dc:	bf00      	nop
 80072de:	3710      	adds	r7, #16
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b086      	sub	sp, #24
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072f0:	2300      	movs	r3, #0
 80072f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d101      	bne.n	8007302 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80072fe:	2302      	movs	r3, #2
 8007300:	e0ae      	b.n	8007460 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2201      	movs	r2, #1
 8007306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2b0c      	cmp	r3, #12
 800730e:	f200 809f 	bhi.w	8007450 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007312:	a201      	add	r2, pc, #4	@ (adr r2, 8007318 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007318:	0800734d 	.word	0x0800734d
 800731c:	08007451 	.word	0x08007451
 8007320:	08007451 	.word	0x08007451
 8007324:	08007451 	.word	0x08007451
 8007328:	0800738d 	.word	0x0800738d
 800732c:	08007451 	.word	0x08007451
 8007330:	08007451 	.word	0x08007451
 8007334:	08007451 	.word	0x08007451
 8007338:	080073cf 	.word	0x080073cf
 800733c:	08007451 	.word	0x08007451
 8007340:	08007451 	.word	0x08007451
 8007344:	08007451 	.word	0x08007451
 8007348:	0800740f 	.word	0x0800740f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68b9      	ldr	r1, [r7, #8]
 8007352:	4618      	mov	r0, r3
 8007354:	f000 f9f4 	bl	8007740 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	699a      	ldr	r2, [r3, #24]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f042 0208 	orr.w	r2, r2, #8
 8007366:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	699a      	ldr	r2, [r3, #24]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f022 0204 	bic.w	r2, r2, #4
 8007376:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	6999      	ldr	r1, [r3, #24]
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	691a      	ldr	r2, [r3, #16]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	430a      	orrs	r2, r1
 8007388:	619a      	str	r2, [r3, #24]
      break;
 800738a:	e064      	b.n	8007456 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	68b9      	ldr	r1, [r7, #8]
 8007392:	4618      	mov	r0, r3
 8007394:	f000 fa3a 	bl	800780c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	699a      	ldr	r2, [r3, #24]
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	699a      	ldr	r2, [r3, #24]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	6999      	ldr	r1, [r3, #24]
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	691b      	ldr	r3, [r3, #16]
 80073c2:	021a      	lsls	r2, r3, #8
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	430a      	orrs	r2, r1
 80073ca:	619a      	str	r2, [r3, #24]
      break;
 80073cc:	e043      	b.n	8007456 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	68b9      	ldr	r1, [r7, #8]
 80073d4:	4618      	mov	r0, r3
 80073d6:	f000 fa85 	bl	80078e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	69da      	ldr	r2, [r3, #28]
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f042 0208 	orr.w	r2, r2, #8
 80073e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	69da      	ldr	r2, [r3, #28]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f022 0204 	bic.w	r2, r2, #4
 80073f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	69d9      	ldr	r1, [r3, #28]
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	691a      	ldr	r2, [r3, #16]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	430a      	orrs	r2, r1
 800740a:	61da      	str	r2, [r3, #28]
      break;
 800740c:	e023      	b.n	8007456 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	68b9      	ldr	r1, [r7, #8]
 8007414:	4618      	mov	r0, r3
 8007416:	f000 facf 	bl	80079b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	69da      	ldr	r2, [r3, #28]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007428:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	69da      	ldr	r2, [r3, #28]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007438:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	69d9      	ldr	r1, [r3, #28]
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	021a      	lsls	r2, r3, #8
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	430a      	orrs	r2, r1
 800744c:	61da      	str	r2, [r3, #28]
      break;
 800744e:	e002      	b.n	8007456 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	75fb      	strb	r3, [r7, #23]
      break;
 8007454:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	2200      	movs	r2, #0
 800745a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800745e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007460:	4618      	mov	r0, r3
 8007462:	3718      	adds	r7, #24
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}

08007468 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b084      	sub	sp, #16
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007472:	2300      	movs	r3, #0
 8007474:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800747c:	2b01      	cmp	r3, #1
 800747e:	d101      	bne.n	8007484 <HAL_TIM_ConfigClockSource+0x1c>
 8007480:	2302      	movs	r3, #2
 8007482:	e0b4      	b.n	80075ee <HAL_TIM_ConfigClockSource+0x186>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2201      	movs	r2, #1
 8007488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2202      	movs	r2, #2
 8007490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	689b      	ldr	r3, [r3, #8]
 800749a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80074a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68ba      	ldr	r2, [r7, #8]
 80074b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074bc:	d03e      	beq.n	800753c <HAL_TIM_ConfigClockSource+0xd4>
 80074be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074c2:	f200 8087 	bhi.w	80075d4 <HAL_TIM_ConfigClockSource+0x16c>
 80074c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074ca:	f000 8086 	beq.w	80075da <HAL_TIM_ConfigClockSource+0x172>
 80074ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074d2:	d87f      	bhi.n	80075d4 <HAL_TIM_ConfigClockSource+0x16c>
 80074d4:	2b70      	cmp	r3, #112	@ 0x70
 80074d6:	d01a      	beq.n	800750e <HAL_TIM_ConfigClockSource+0xa6>
 80074d8:	2b70      	cmp	r3, #112	@ 0x70
 80074da:	d87b      	bhi.n	80075d4 <HAL_TIM_ConfigClockSource+0x16c>
 80074dc:	2b60      	cmp	r3, #96	@ 0x60
 80074de:	d050      	beq.n	8007582 <HAL_TIM_ConfigClockSource+0x11a>
 80074e0:	2b60      	cmp	r3, #96	@ 0x60
 80074e2:	d877      	bhi.n	80075d4 <HAL_TIM_ConfigClockSource+0x16c>
 80074e4:	2b50      	cmp	r3, #80	@ 0x50
 80074e6:	d03c      	beq.n	8007562 <HAL_TIM_ConfigClockSource+0xfa>
 80074e8:	2b50      	cmp	r3, #80	@ 0x50
 80074ea:	d873      	bhi.n	80075d4 <HAL_TIM_ConfigClockSource+0x16c>
 80074ec:	2b40      	cmp	r3, #64	@ 0x40
 80074ee:	d058      	beq.n	80075a2 <HAL_TIM_ConfigClockSource+0x13a>
 80074f0:	2b40      	cmp	r3, #64	@ 0x40
 80074f2:	d86f      	bhi.n	80075d4 <HAL_TIM_ConfigClockSource+0x16c>
 80074f4:	2b30      	cmp	r3, #48	@ 0x30
 80074f6:	d064      	beq.n	80075c2 <HAL_TIM_ConfigClockSource+0x15a>
 80074f8:	2b30      	cmp	r3, #48	@ 0x30
 80074fa:	d86b      	bhi.n	80075d4 <HAL_TIM_ConfigClockSource+0x16c>
 80074fc:	2b20      	cmp	r3, #32
 80074fe:	d060      	beq.n	80075c2 <HAL_TIM_ConfigClockSource+0x15a>
 8007500:	2b20      	cmp	r3, #32
 8007502:	d867      	bhi.n	80075d4 <HAL_TIM_ConfigClockSource+0x16c>
 8007504:	2b00      	cmp	r3, #0
 8007506:	d05c      	beq.n	80075c2 <HAL_TIM_ConfigClockSource+0x15a>
 8007508:	2b10      	cmp	r3, #16
 800750a:	d05a      	beq.n	80075c2 <HAL_TIM_ConfigClockSource+0x15a>
 800750c:	e062      	b.n	80075d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800751e:	f000 fb15 	bl	8007b4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007530:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	68ba      	ldr	r2, [r7, #8]
 8007538:	609a      	str	r2, [r3, #8]
      break;
 800753a:	e04f      	b.n	80075dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800754c:	f000 fafe 	bl	8007b4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	689a      	ldr	r2, [r3, #8]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800755e:	609a      	str	r2, [r3, #8]
      break;
 8007560:	e03c      	b.n	80075dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800756e:	461a      	mov	r2, r3
 8007570:	f000 fa72 	bl	8007a58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2150      	movs	r1, #80	@ 0x50
 800757a:	4618      	mov	r0, r3
 800757c:	f000 facb 	bl	8007b16 <TIM_ITRx_SetConfig>
      break;
 8007580:	e02c      	b.n	80075dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800758e:	461a      	mov	r2, r3
 8007590:	f000 fa91 	bl	8007ab6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2160      	movs	r1, #96	@ 0x60
 800759a:	4618      	mov	r0, r3
 800759c:	f000 fabb 	bl	8007b16 <TIM_ITRx_SetConfig>
      break;
 80075a0:	e01c      	b.n	80075dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075ae:	461a      	mov	r2, r3
 80075b0:	f000 fa52 	bl	8007a58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	2140      	movs	r1, #64	@ 0x40
 80075ba:	4618      	mov	r0, r3
 80075bc:	f000 faab 	bl	8007b16 <TIM_ITRx_SetConfig>
      break;
 80075c0:	e00c      	b.n	80075dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4619      	mov	r1, r3
 80075cc:	4610      	mov	r0, r2
 80075ce:	f000 faa2 	bl	8007b16 <TIM_ITRx_SetConfig>
      break;
 80075d2:	e003      	b.n	80075dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	73fb      	strb	r3, [r7, #15]
      break;
 80075d8:	e000      	b.n	80075dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80075da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2200      	movs	r2, #0
 80075e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80075ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	3710      	adds	r7, #16
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}

080075f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80075f6:	b480      	push	{r7}
 80075f8:	b083      	sub	sp, #12
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80075fe:	bf00      	nop
 8007600:	370c      	adds	r7, #12
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr

0800760a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800760a:	b480      	push	{r7}
 800760c:	b083      	sub	sp, #12
 800760e:	af00      	add	r7, sp, #0
 8007610:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007612:	bf00      	nop
 8007614:	370c      	adds	r7, #12
 8007616:	46bd      	mov	sp, r7
 8007618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761c:	4770      	bx	lr

0800761e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800761e:	b480      	push	{r7}
 8007620:	b083      	sub	sp, #12
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007626:	bf00      	nop
 8007628:	370c      	adds	r7, #12
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr
	...

08007634 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007634:	b480      	push	{r7}
 8007636:	b085      	sub	sp, #20
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4a37      	ldr	r2, [pc, #220]	@ (8007724 <TIM_Base_SetConfig+0xf0>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d00f      	beq.n	800766c <TIM_Base_SetConfig+0x38>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007652:	d00b      	beq.n	800766c <TIM_Base_SetConfig+0x38>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	4a34      	ldr	r2, [pc, #208]	@ (8007728 <TIM_Base_SetConfig+0xf4>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d007      	beq.n	800766c <TIM_Base_SetConfig+0x38>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a33      	ldr	r2, [pc, #204]	@ (800772c <TIM_Base_SetConfig+0xf8>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d003      	beq.n	800766c <TIM_Base_SetConfig+0x38>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a32      	ldr	r2, [pc, #200]	@ (8007730 <TIM_Base_SetConfig+0xfc>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d108      	bne.n	800767e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007672:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	4313      	orrs	r3, r2
 800767c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4a28      	ldr	r2, [pc, #160]	@ (8007724 <TIM_Base_SetConfig+0xf0>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d01b      	beq.n	80076be <TIM_Base_SetConfig+0x8a>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800768c:	d017      	beq.n	80076be <TIM_Base_SetConfig+0x8a>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	4a25      	ldr	r2, [pc, #148]	@ (8007728 <TIM_Base_SetConfig+0xf4>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d013      	beq.n	80076be <TIM_Base_SetConfig+0x8a>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4a24      	ldr	r2, [pc, #144]	@ (800772c <TIM_Base_SetConfig+0xf8>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d00f      	beq.n	80076be <TIM_Base_SetConfig+0x8a>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	4a23      	ldr	r2, [pc, #140]	@ (8007730 <TIM_Base_SetConfig+0xfc>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d00b      	beq.n	80076be <TIM_Base_SetConfig+0x8a>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	4a22      	ldr	r2, [pc, #136]	@ (8007734 <TIM_Base_SetConfig+0x100>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d007      	beq.n	80076be <TIM_Base_SetConfig+0x8a>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	4a21      	ldr	r2, [pc, #132]	@ (8007738 <TIM_Base_SetConfig+0x104>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d003      	beq.n	80076be <TIM_Base_SetConfig+0x8a>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	4a20      	ldr	r2, [pc, #128]	@ (800773c <TIM_Base_SetConfig+0x108>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d108      	bne.n	80076d0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	68db      	ldr	r3, [r3, #12]
 80076ca:	68fa      	ldr	r2, [r7, #12]
 80076cc:	4313      	orrs	r3, r2
 80076ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	695b      	ldr	r3, [r3, #20]
 80076da:	4313      	orrs	r3, r2
 80076dc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	689a      	ldr	r2, [r3, #8]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a0c      	ldr	r2, [pc, #48]	@ (8007724 <TIM_Base_SetConfig+0xf0>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d103      	bne.n	80076fe <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	691a      	ldr	r2, [r3, #16]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f043 0204 	orr.w	r2, r3, #4
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2201      	movs	r2, #1
 800770e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	68fa      	ldr	r2, [r7, #12]
 8007714:	601a      	str	r2, [r3, #0]
}
 8007716:	bf00      	nop
 8007718:	3714      	adds	r7, #20
 800771a:	46bd      	mov	sp, r7
 800771c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007720:	4770      	bx	lr
 8007722:	bf00      	nop
 8007724:	40010000 	.word	0x40010000
 8007728:	40000400 	.word	0x40000400
 800772c:	40000800 	.word	0x40000800
 8007730:	40000c00 	.word	0x40000c00
 8007734:	40014000 	.word	0x40014000
 8007738:	40014400 	.word	0x40014400
 800773c:	40014800 	.word	0x40014800

08007740 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007740:	b480      	push	{r7}
 8007742:	b087      	sub	sp, #28
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a1b      	ldr	r3, [r3, #32]
 800774e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6a1b      	ldr	r3, [r3, #32]
 8007754:	f023 0201 	bic.w	r2, r3, #1
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	699b      	ldr	r3, [r3, #24]
 8007766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800776e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f023 0303 	bic.w	r3, r3, #3
 8007776:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	68fa      	ldr	r2, [r7, #12]
 800777e:	4313      	orrs	r3, r2
 8007780:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	f023 0302 	bic.w	r3, r3, #2
 8007788:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	697a      	ldr	r2, [r7, #20]
 8007790:	4313      	orrs	r3, r2
 8007792:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	4a1c      	ldr	r2, [pc, #112]	@ (8007808 <TIM_OC1_SetConfig+0xc8>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d10c      	bne.n	80077b6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	f023 0308 	bic.w	r3, r3, #8
 80077a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	68db      	ldr	r3, [r3, #12]
 80077a8:	697a      	ldr	r2, [r7, #20]
 80077aa:	4313      	orrs	r3, r2
 80077ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	f023 0304 	bic.w	r3, r3, #4
 80077b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4a13      	ldr	r2, [pc, #76]	@ (8007808 <TIM_OC1_SetConfig+0xc8>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d111      	bne.n	80077e2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80077cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	693a      	ldr	r2, [r7, #16]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	699b      	ldr	r3, [r3, #24]
 80077dc:	693a      	ldr	r2, [r7, #16]
 80077de:	4313      	orrs	r3, r2
 80077e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	693a      	ldr	r2, [r7, #16]
 80077e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	68fa      	ldr	r2, [r7, #12]
 80077ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	685a      	ldr	r2, [r3, #4]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	697a      	ldr	r2, [r7, #20]
 80077fa:	621a      	str	r2, [r3, #32]
}
 80077fc:	bf00      	nop
 80077fe:	371c      	adds	r7, #28
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr
 8007808:	40010000 	.word	0x40010000

0800780c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800780c:	b480      	push	{r7}
 800780e:	b087      	sub	sp, #28
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a1b      	ldr	r3, [r3, #32]
 800781a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6a1b      	ldr	r3, [r3, #32]
 8007820:	f023 0210 	bic.w	r2, r3, #16
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	699b      	ldr	r3, [r3, #24]
 8007832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800783a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007842:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	021b      	lsls	r3, r3, #8
 800784a:	68fa      	ldr	r2, [r7, #12]
 800784c:	4313      	orrs	r3, r2
 800784e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	f023 0320 	bic.w	r3, r3, #32
 8007856:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	011b      	lsls	r3, r3, #4
 800785e:	697a      	ldr	r2, [r7, #20]
 8007860:	4313      	orrs	r3, r2
 8007862:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	4a1e      	ldr	r2, [pc, #120]	@ (80078e0 <TIM_OC2_SetConfig+0xd4>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d10d      	bne.n	8007888 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007872:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	011b      	lsls	r3, r3, #4
 800787a:	697a      	ldr	r2, [r7, #20]
 800787c:	4313      	orrs	r3, r2
 800787e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007886:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	4a15      	ldr	r2, [pc, #84]	@ (80078e0 <TIM_OC2_SetConfig+0xd4>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d113      	bne.n	80078b8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007896:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800789e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	695b      	ldr	r3, [r3, #20]
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	693a      	ldr	r2, [r7, #16]
 80078a8:	4313      	orrs	r3, r2
 80078aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	699b      	ldr	r3, [r3, #24]
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	693a      	ldr	r2, [r7, #16]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	693a      	ldr	r2, [r7, #16]
 80078bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	697a      	ldr	r2, [r7, #20]
 80078d0:	621a      	str	r2, [r3, #32]
}
 80078d2:	bf00      	nop
 80078d4:	371c      	adds	r7, #28
 80078d6:	46bd      	mov	sp, r7
 80078d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	40010000 	.word	0x40010000

080078e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b087      	sub	sp, #28
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a1b      	ldr	r3, [r3, #32]
 80078f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6a1b      	ldr	r3, [r3, #32]
 80078f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	69db      	ldr	r3, [r3, #28]
 800790a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f023 0303 	bic.w	r3, r3, #3
 800791a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	68fa      	ldr	r2, [r7, #12]
 8007922:	4313      	orrs	r3, r2
 8007924:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800792c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	021b      	lsls	r3, r3, #8
 8007934:	697a      	ldr	r2, [r7, #20]
 8007936:	4313      	orrs	r3, r2
 8007938:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a1d      	ldr	r2, [pc, #116]	@ (80079b4 <TIM_OC3_SetConfig+0xd0>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d10d      	bne.n	800795e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007948:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	68db      	ldr	r3, [r3, #12]
 800794e:	021b      	lsls	r3, r3, #8
 8007950:	697a      	ldr	r2, [r7, #20]
 8007952:	4313      	orrs	r3, r2
 8007954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800795c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a14      	ldr	r2, [pc, #80]	@ (80079b4 <TIM_OC3_SetConfig+0xd0>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d113      	bne.n	800798e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800796c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007974:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	695b      	ldr	r3, [r3, #20]
 800797a:	011b      	lsls	r3, r3, #4
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	4313      	orrs	r3, r2
 8007980:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	011b      	lsls	r3, r3, #4
 8007988:	693a      	ldr	r2, [r7, #16]
 800798a:	4313      	orrs	r3, r2
 800798c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	693a      	ldr	r2, [r7, #16]
 8007992:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	68fa      	ldr	r2, [r7, #12]
 8007998:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	685a      	ldr	r2, [r3, #4]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	621a      	str	r2, [r3, #32]
}
 80079a8:	bf00      	nop
 80079aa:	371c      	adds	r7, #28
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr
 80079b4:	40010000 	.word	0x40010000

080079b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b087      	sub	sp, #28
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6a1b      	ldr	r3, [r3, #32]
 80079c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6a1b      	ldr	r3, [r3, #32]
 80079cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	69db      	ldr	r3, [r3, #28]
 80079de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	021b      	lsls	r3, r3, #8
 80079f6:	68fa      	ldr	r2, [r7, #12]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	031b      	lsls	r3, r3, #12
 8007a0a:	693a      	ldr	r2, [r7, #16]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	4a10      	ldr	r2, [pc, #64]	@ (8007a54 <TIM_OC4_SetConfig+0x9c>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d109      	bne.n	8007a2c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	695b      	ldr	r3, [r3, #20]
 8007a24:	019b      	lsls	r3, r3, #6
 8007a26:	697a      	ldr	r2, [r7, #20]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	697a      	ldr	r2, [r7, #20]
 8007a30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	68fa      	ldr	r2, [r7, #12]
 8007a36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	685a      	ldr	r2, [r3, #4]
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	693a      	ldr	r2, [r7, #16]
 8007a44:	621a      	str	r2, [r3, #32]
}
 8007a46:	bf00      	nop
 8007a48:	371c      	adds	r7, #28
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	40010000 	.word	0x40010000

08007a58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b087      	sub	sp, #28
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	60f8      	str	r0, [r7, #12]
 8007a60:	60b9      	str	r1, [r7, #8]
 8007a62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	6a1b      	ldr	r3, [r3, #32]
 8007a68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	6a1b      	ldr	r3, [r3, #32]
 8007a6e:	f023 0201 	bic.w	r2, r3, #1
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	699b      	ldr	r3, [r3, #24]
 8007a7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	011b      	lsls	r3, r3, #4
 8007a88:	693a      	ldr	r2, [r7, #16]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	f023 030a 	bic.w	r3, r3, #10
 8007a94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a96:	697a      	ldr	r2, [r7, #20]
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	693a      	ldr	r2, [r7, #16]
 8007aa2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	697a      	ldr	r2, [r7, #20]
 8007aa8:	621a      	str	r2, [r3, #32]
}
 8007aaa:	bf00      	nop
 8007aac:	371c      	adds	r7, #28
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr

08007ab6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ab6:	b480      	push	{r7}
 8007ab8:	b087      	sub	sp, #28
 8007aba:	af00      	add	r7, sp, #0
 8007abc:	60f8      	str	r0, [r7, #12]
 8007abe:	60b9      	str	r1, [r7, #8]
 8007ac0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6a1b      	ldr	r3, [r3, #32]
 8007ac6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	6a1b      	ldr	r3, [r3, #32]
 8007acc:	f023 0210 	bic.w	r2, r3, #16
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	699b      	ldr	r3, [r3, #24]
 8007ad8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ae0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	031b      	lsls	r3, r3, #12
 8007ae6:	693a      	ldr	r2, [r7, #16]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007af2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	011b      	lsls	r3, r3, #4
 8007af8:	697a      	ldr	r2, [r7, #20]
 8007afa:	4313      	orrs	r3, r2
 8007afc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	693a      	ldr	r2, [r7, #16]
 8007b02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	697a      	ldr	r2, [r7, #20]
 8007b08:	621a      	str	r2, [r3, #32]
}
 8007b0a:	bf00      	nop
 8007b0c:	371c      	adds	r7, #28
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr

08007b16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b16:	b480      	push	{r7}
 8007b18:	b085      	sub	sp, #20
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
 8007b1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b2e:	683a      	ldr	r2, [r7, #0]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	4313      	orrs	r3, r2
 8007b34:	f043 0307 	orr.w	r3, r3, #7
 8007b38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	68fa      	ldr	r2, [r7, #12]
 8007b3e:	609a      	str	r2, [r3, #8]
}
 8007b40:	bf00      	nop
 8007b42:	3714      	adds	r7, #20
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b087      	sub	sp, #28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]
 8007b58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	021a      	lsls	r2, r3, #8
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	431a      	orrs	r2, r3
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	697a      	ldr	r2, [r7, #20]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	697a      	ldr	r2, [r7, #20]
 8007b7e:	609a      	str	r2, [r3, #8]
}
 8007b80:	bf00      	nop
 8007b82:	371c      	adds	r7, #28
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr

08007b8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b087      	sub	sp, #28
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	60f8      	str	r0, [r7, #12]
 8007b94:	60b9      	str	r1, [r7, #8]
 8007b96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	f003 031f 	and.w	r3, r3, #31
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6a1a      	ldr	r2, [r3, #32]
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	43db      	mvns	r3, r3
 8007bae:	401a      	ands	r2, r3
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6a1a      	ldr	r2, [r3, #32]
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	f003 031f 	and.w	r3, r3, #31
 8007bbe:	6879      	ldr	r1, [r7, #4]
 8007bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8007bc4:	431a      	orrs	r2, r3
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	621a      	str	r2, [r3, #32]
}
 8007bca:	bf00      	nop
 8007bcc:	371c      	adds	r7, #28
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr
	...

08007bd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b085      	sub	sp, #20
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d101      	bne.n	8007bf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007bec:	2302      	movs	r3, #2
 8007bee:	e050      	b.n	8007c92 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2202      	movs	r2, #2
 8007bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	68fa      	ldr	r2, [r7, #12]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8007ca0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d018      	beq.n	8007c66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c3c:	d013      	beq.n	8007c66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a18      	ldr	r2, [pc, #96]	@ (8007ca4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d00e      	beq.n	8007c66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4a16      	ldr	r2, [pc, #88]	@ (8007ca8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d009      	beq.n	8007c66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a15      	ldr	r2, [pc, #84]	@ (8007cac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d004      	beq.n	8007c66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4a13      	ldr	r2, [pc, #76]	@ (8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d10c      	bne.n	8007c80 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	685b      	ldr	r3, [r3, #4]
 8007c72:	68ba      	ldr	r2, [r7, #8]
 8007c74:	4313      	orrs	r3, r2
 8007c76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	68ba      	ldr	r2, [r7, #8]
 8007c7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c90:	2300      	movs	r3, #0
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3714      	adds	r7, #20
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr
 8007c9e:	bf00      	nop
 8007ca0:	40010000 	.word	0x40010000
 8007ca4:	40000400 	.word	0x40000400
 8007ca8:	40000800 	.word	0x40000800
 8007cac:	40000c00 	.word	0x40000c00
 8007cb0:	40014000 	.word	0x40014000

08007cb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cbc:	bf00      	nop
 8007cbe:	370c      	adds	r7, #12
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b083      	sub	sp, #12
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007cd0:	bf00      	nop
 8007cd2:	370c      	adds	r7, #12
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cda:	4770      	bx	lr

08007cdc <u8g2_DrawBox>:
/*
  draw a filled box
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawBox(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b086      	sub	sp, #24
 8007ce0:	af02      	add	r7, sp, #8
 8007ce2:	60f8      	str	r0, [r7, #12]
 8007ce4:	4608      	mov	r0, r1
 8007ce6:	4611      	mov	r1, r2
 8007ce8:	461a      	mov	r2, r3
 8007cea:	4603      	mov	r3, r0
 8007cec:	817b      	strh	r3, [r7, #10]
 8007cee:	460b      	mov	r3, r1
 8007cf0:	813b      	strh	r3, [r7, #8]
 8007cf2:	4613      	mov	r3, r2
 8007cf4:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8007cf6:	897a      	ldrh	r2, [r7, #10]
 8007cf8:	88fb      	ldrh	r3, [r7, #6]
 8007cfa:	4413      	add	r3, r2
 8007cfc:	b298      	uxth	r0, r3
 8007cfe:	893a      	ldrh	r2, [r7, #8]
 8007d00:	8b3b      	ldrh	r3, [r7, #24]
 8007d02:	4413      	add	r3, r2
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	893a      	ldrh	r2, [r7, #8]
 8007d08:	8979      	ldrh	r1, [r7, #10]
 8007d0a:	9300      	str	r3, [sp, #0]
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	68f8      	ldr	r0, [r7, #12]
 8007d10:	f001 fc7e 	bl	8009610 <u8g2_IsIntersection>
 8007d14:	4603      	mov	r3, r0
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d012      	beq.n	8007d40 <u8g2_DrawBox+0x64>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  while( h != 0 )
 8007d1a:	e00d      	b.n	8007d38 <u8g2_DrawBox+0x5c>
  { 
    u8g2_DrawHVLine(u8g2, x, y, w, 0);
 8007d1c:	88fb      	ldrh	r3, [r7, #6]
 8007d1e:	893a      	ldrh	r2, [r7, #8]
 8007d20:	8979      	ldrh	r1, [r7, #10]
 8007d22:	2000      	movs	r0, #0
 8007d24:	9000      	str	r0, [sp, #0]
 8007d26:	68f8      	ldr	r0, [r7, #12]
 8007d28:	f001 fb4f 	bl	80093ca <u8g2_DrawHVLine>
    y++;    
 8007d2c:	893b      	ldrh	r3, [r7, #8]
 8007d2e:	3301      	adds	r3, #1
 8007d30:	813b      	strh	r3, [r7, #8]
    h--;
 8007d32:	8b3b      	ldrh	r3, [r7, #24]
 8007d34:	3b01      	subs	r3, #1
 8007d36:	833b      	strh	r3, [r7, #24]
  while( h != 0 )
 8007d38:	8b3b      	ldrh	r3, [r7, #24]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d1ee      	bne.n	8007d1c <u8g2_DrawBox+0x40>
 8007d3e:	e000      	b.n	8007d42 <u8g2_DrawBox+0x66>
    return;
 8007d40:	bf00      	nop
  }
}
 8007d42:	3710      	adds	r7, #16
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <u8g2_DrawFrame>:
/*
  draw a frame (empty box)
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawFrame(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b088      	sub	sp, #32
 8007d4c:	af02      	add	r7, sp, #8
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	4608      	mov	r0, r1
 8007d52:	4611      	mov	r1, r2
 8007d54:	461a      	mov	r2, r3
 8007d56:	4603      	mov	r3, r0
 8007d58:	817b      	strh	r3, [r7, #10]
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	813b      	strh	r3, [r7, #8]
 8007d5e:	4613      	mov	r3, r2
 8007d60:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t xtmp = x;
 8007d62:	897b      	ldrh	r3, [r7, #10]
 8007d64:	82fb      	strh	r3, [r7, #22]
  
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8007d66:	897a      	ldrh	r2, [r7, #10]
 8007d68:	88fb      	ldrh	r3, [r7, #6]
 8007d6a:	4413      	add	r3, r2
 8007d6c:	b298      	uxth	r0, r3
 8007d6e:	893a      	ldrh	r2, [r7, #8]
 8007d70:	8c3b      	ldrh	r3, [r7, #32]
 8007d72:	4413      	add	r3, r2
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	893a      	ldrh	r2, [r7, #8]
 8007d78:	8979      	ldrh	r1, [r7, #10]
 8007d7a:	9300      	str	r3, [sp, #0]
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	68f8      	ldr	r0, [r7, #12]
 8007d80:	f001 fc46 	bl	8009610 <u8g2_IsIntersection>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d037      	beq.n	8007dfa <u8g2_DrawFrame+0xb2>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  u8g2_DrawHVLine(u8g2, x, y, w, 0);
 8007d8a:	88fb      	ldrh	r3, [r7, #6]
 8007d8c:	893a      	ldrh	r2, [r7, #8]
 8007d8e:	8979      	ldrh	r1, [r7, #10]
 8007d90:	2000      	movs	r0, #0
 8007d92:	9000      	str	r0, [sp, #0]
 8007d94:	68f8      	ldr	r0, [r7, #12]
 8007d96:	f001 fb18 	bl	80093ca <u8g2_DrawHVLine>
  if (h >= 2) {
 8007d9a:	8c3b      	ldrh	r3, [r7, #32]
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d92d      	bls.n	8007dfc <u8g2_DrawFrame+0xb4>
    h-=2;
 8007da0:	8c3b      	ldrh	r3, [r7, #32]
 8007da2:	3b02      	subs	r3, #2
 8007da4:	843b      	strh	r3, [r7, #32]
    y++;
 8007da6:	893b      	ldrh	r3, [r7, #8]
 8007da8:	3301      	adds	r3, #1
 8007daa:	813b      	strh	r3, [r7, #8]
    if (h > 0) {
 8007dac:	8c3b      	ldrh	r3, [r7, #32]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d01a      	beq.n	8007de8 <u8g2_DrawFrame+0xa0>
      u8g2_DrawHVLine(u8g2, x, y, h, 1);
 8007db2:	8c3b      	ldrh	r3, [r7, #32]
 8007db4:	893a      	ldrh	r2, [r7, #8]
 8007db6:	8979      	ldrh	r1, [r7, #10]
 8007db8:	2001      	movs	r0, #1
 8007dba:	9000      	str	r0, [sp, #0]
 8007dbc:	68f8      	ldr	r0, [r7, #12]
 8007dbe:	f001 fb04 	bl	80093ca <u8g2_DrawHVLine>
      x+=w;
 8007dc2:	897a      	ldrh	r2, [r7, #10]
 8007dc4:	88fb      	ldrh	r3, [r7, #6]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	817b      	strh	r3, [r7, #10]
      x--;
 8007dca:	897b      	ldrh	r3, [r7, #10]
 8007dcc:	3b01      	subs	r3, #1
 8007dce:	817b      	strh	r3, [r7, #10]
      u8g2_DrawHVLine(u8g2, x, y, h, 1);
 8007dd0:	8c3b      	ldrh	r3, [r7, #32]
 8007dd2:	893a      	ldrh	r2, [r7, #8]
 8007dd4:	8979      	ldrh	r1, [r7, #10]
 8007dd6:	2001      	movs	r0, #1
 8007dd8:	9000      	str	r0, [sp, #0]
 8007dda:	68f8      	ldr	r0, [r7, #12]
 8007ddc:	f001 faf5 	bl	80093ca <u8g2_DrawHVLine>
      y+=h;
 8007de0:	893a      	ldrh	r2, [r7, #8]
 8007de2:	8c3b      	ldrh	r3, [r7, #32]
 8007de4:	4413      	add	r3, r2
 8007de6:	813b      	strh	r3, [r7, #8]
    }
    u8g2_DrawHVLine(u8g2, xtmp, y, w, 0);
 8007de8:	88fb      	ldrh	r3, [r7, #6]
 8007dea:	893a      	ldrh	r2, [r7, #8]
 8007dec:	8af9      	ldrh	r1, [r7, #22]
 8007dee:	2000      	movs	r0, #0
 8007df0:	9000      	str	r0, [sp, #0]
 8007df2:	68f8      	ldr	r0, [r7, #12]
 8007df4:	f001 fae9 	bl	80093ca <u8g2_DrawHVLine>
 8007df8:	e000      	b.n	8007dfc <u8g2_DrawFrame+0xb4>
    return;
 8007dfa:	bf00      	nop
  }
}
 8007dfc:	3718      	adds	r7, #24
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}

08007e02 <u8g2_DrawRBox>:




void u8g2_DrawRBox(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, u8g2_uint_t r)
{
 8007e02:	b580      	push	{r7, lr}
 8007e04:	b08a      	sub	sp, #40	@ 0x28
 8007e06:	af02      	add	r7, sp, #8
 8007e08:	60f8      	str	r0, [r7, #12]
 8007e0a:	4608      	mov	r0, r1
 8007e0c:	4611      	mov	r1, r2
 8007e0e:	461a      	mov	r2, r3
 8007e10:	4603      	mov	r3, r0
 8007e12:	817b      	strh	r3, [r7, #10]
 8007e14:	460b      	mov	r3, r1
 8007e16:	813b      	strh	r3, [r7, #8]
 8007e18:	4613      	mov	r3, r2
 8007e1a:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t xl, yu;
  u8g2_uint_t yl, xr;

#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8007e1c:	897a      	ldrh	r2, [r7, #10]
 8007e1e:	88fb      	ldrh	r3, [r7, #6]
 8007e20:	4413      	add	r3, r2
 8007e22:	b298      	uxth	r0, r3
 8007e24:	893a      	ldrh	r2, [r7, #8]
 8007e26:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007e28:	4413      	add	r3, r2
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	893a      	ldrh	r2, [r7, #8]
 8007e2e:	8979      	ldrh	r1, [r7, #10]
 8007e30:	9300      	str	r3, [sp, #0]
 8007e32:	4603      	mov	r3, r0
 8007e34:	68f8      	ldr	r0, [r7, #12]
 8007e36:	f001 fbeb 	bl	8009610 <u8g2_IsIntersection>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	f000 808c 	beq.w	8007f5a <u8g2_DrawRBox+0x158>
    return;
#endif /* U8G2_WITH_INTERSECTION */

  xl = x;
 8007e42:	897b      	ldrh	r3, [r7, #10]
 8007e44:	83fb      	strh	r3, [r7, #30]
  xl += r;
 8007e46:	8bfa      	ldrh	r2, [r7, #30]
 8007e48:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007e4a:	4413      	add	r3, r2
 8007e4c:	83fb      	strh	r3, [r7, #30]
  yu = y;
 8007e4e:	893b      	ldrh	r3, [r7, #8]
 8007e50:	83bb      	strh	r3, [r7, #28]
  yu += r;
 8007e52:	8bba      	ldrh	r2, [r7, #28]
 8007e54:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007e56:	4413      	add	r3, r2
 8007e58:	83bb      	strh	r3, [r7, #28]
 
  xr = x;
 8007e5a:	897b      	ldrh	r3, [r7, #10]
 8007e5c:	837b      	strh	r3, [r7, #26]
  xr += w;
 8007e5e:	8b7a      	ldrh	r2, [r7, #26]
 8007e60:	88fb      	ldrh	r3, [r7, #6]
 8007e62:	4413      	add	r3, r2
 8007e64:	837b      	strh	r3, [r7, #26]
  xr -= r;
 8007e66:	8b7a      	ldrh	r2, [r7, #26]
 8007e68:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007e6a:	1ad3      	subs	r3, r2, r3
 8007e6c:	837b      	strh	r3, [r7, #26]
  xr -= 1;
 8007e6e:	8b7b      	ldrh	r3, [r7, #26]
 8007e70:	3b01      	subs	r3, #1
 8007e72:	837b      	strh	r3, [r7, #26]
  
  yl = y;
 8007e74:	893b      	ldrh	r3, [r7, #8]
 8007e76:	833b      	strh	r3, [r7, #24]
  yl += h;
 8007e78:	8b3a      	ldrh	r2, [r7, #24]
 8007e7a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007e7c:	4413      	add	r3, r2
 8007e7e:	833b      	strh	r3, [r7, #24]
  yl -= r; 
 8007e80:	8b3a      	ldrh	r2, [r7, #24]
 8007e82:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007e84:	1ad3      	subs	r3, r2, r3
 8007e86:	833b      	strh	r3, [r7, #24]
  yl -= 1;
 8007e88:	8b3b      	ldrh	r3, [r7, #24]
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	833b      	strh	r3, [r7, #24]

  u8g2_DrawDisc(u8g2, xl, yu, r, U8G2_DRAW_UPPER_LEFT);
 8007e8e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007e90:	8bba      	ldrh	r2, [r7, #28]
 8007e92:	8bf9      	ldrh	r1, [r7, #30]
 8007e94:	2002      	movs	r0, #2
 8007e96:	9000      	str	r0, [sp, #0]
 8007e98:	68f8      	ldr	r0, [r7, #12]
 8007e9a:	f000 fbff 	bl	800869c <u8g2_DrawDisc>
  u8g2_DrawDisc(u8g2, xr, yu, r, U8G2_DRAW_UPPER_RIGHT);
 8007e9e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007ea0:	8bba      	ldrh	r2, [r7, #28]
 8007ea2:	8b79      	ldrh	r1, [r7, #26]
 8007ea4:	2001      	movs	r0, #1
 8007ea6:	9000      	str	r0, [sp, #0]
 8007ea8:	68f8      	ldr	r0, [r7, #12]
 8007eaa:	f000 fbf7 	bl	800869c <u8g2_DrawDisc>
  u8g2_DrawDisc(u8g2, xl, yl, r, U8G2_DRAW_LOWER_LEFT);
 8007eae:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007eb0:	8b3a      	ldrh	r2, [r7, #24]
 8007eb2:	8bf9      	ldrh	r1, [r7, #30]
 8007eb4:	2004      	movs	r0, #4
 8007eb6:	9000      	str	r0, [sp, #0]
 8007eb8:	68f8      	ldr	r0, [r7, #12]
 8007eba:	f000 fbef 	bl	800869c <u8g2_DrawDisc>
  u8g2_DrawDisc(u8g2, xr, yl, r, U8G2_DRAW_LOWER_RIGHT);
 8007ebe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007ec0:	8b3a      	ldrh	r2, [r7, #24]
 8007ec2:	8b79      	ldrh	r1, [r7, #26]
 8007ec4:	2008      	movs	r0, #8
 8007ec6:	9000      	str	r0, [sp, #0]
 8007ec8:	68f8      	ldr	r0, [r7, #12]
 8007eca:	f000 fbe7 	bl	800869c <u8g2_DrawDisc>

  {
    u8g2_uint_t ww, hh;

    ww = w;
 8007ece:	88fb      	ldrh	r3, [r7, #6]
 8007ed0:	82fb      	strh	r3, [r7, #22]
    ww -= r;
 8007ed2:	8afa      	ldrh	r2, [r7, #22]
 8007ed4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007ed6:	1ad3      	subs	r3, r2, r3
 8007ed8:	82fb      	strh	r3, [r7, #22]
    ww -= r;
 8007eda:	8afa      	ldrh	r2, [r7, #22]
 8007edc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007ede:	1ad3      	subs	r3, r2, r3
 8007ee0:	82fb      	strh	r3, [r7, #22]
    xl++;
 8007ee2:	8bfb      	ldrh	r3, [r7, #30]
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	83fb      	strh	r3, [r7, #30]
    yu++;
 8007ee8:	8bbb      	ldrh	r3, [r7, #28]
 8007eea:	3301      	adds	r3, #1
 8007eec:	83bb      	strh	r3, [r7, #28]
    
    if ( ww >= 3 )
 8007eee:	8afb      	ldrh	r3, [r7, #22]
 8007ef0:	2b02      	cmp	r3, #2
 8007ef2:	d918      	bls.n	8007f26 <u8g2_DrawRBox+0x124>
    {
      ww -= 2;
 8007ef4:	8afb      	ldrh	r3, [r7, #22]
 8007ef6:	3b02      	subs	r3, #2
 8007ef8:	82fb      	strh	r3, [r7, #22]
      u8g2_DrawBox(u8g2, xl, y, ww, r+1);
 8007efa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007efc:	3301      	adds	r3, #1
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	8af8      	ldrh	r0, [r7, #22]
 8007f02:	893a      	ldrh	r2, [r7, #8]
 8007f04:	8bf9      	ldrh	r1, [r7, #30]
 8007f06:	9300      	str	r3, [sp, #0]
 8007f08:	4603      	mov	r3, r0
 8007f0a:	68f8      	ldr	r0, [r7, #12]
 8007f0c:	f7ff fee6 	bl	8007cdc <u8g2_DrawBox>
      u8g2_DrawBox(u8g2, xl, yl, ww, r+1);
 8007f10:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007f12:	3301      	adds	r3, #1
 8007f14:	b29b      	uxth	r3, r3
 8007f16:	8af8      	ldrh	r0, [r7, #22]
 8007f18:	8b3a      	ldrh	r2, [r7, #24]
 8007f1a:	8bf9      	ldrh	r1, [r7, #30]
 8007f1c:	9300      	str	r3, [sp, #0]
 8007f1e:	4603      	mov	r3, r0
 8007f20:	68f8      	ldr	r0, [r7, #12]
 8007f22:	f7ff fedb 	bl	8007cdc <u8g2_DrawBox>
    }
    
    hh = h;
 8007f26:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007f28:	82bb      	strh	r3, [r7, #20]
    hh -= r;
 8007f2a:	8aba      	ldrh	r2, [r7, #20]
 8007f2c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007f2e:	1ad3      	subs	r3, r2, r3
 8007f30:	82bb      	strh	r3, [r7, #20]
    hh -= r;
 8007f32:	8aba      	ldrh	r2, [r7, #20]
 8007f34:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007f36:	1ad3      	subs	r3, r2, r3
 8007f38:	82bb      	strh	r3, [r7, #20]
    //h--;
    if ( hh >= 3 )
 8007f3a:	8abb      	ldrh	r3, [r7, #20]
 8007f3c:	2b02      	cmp	r3, #2
 8007f3e:	d90d      	bls.n	8007f5c <u8g2_DrawRBox+0x15a>
    {
      hh -= 2;
 8007f40:	8abb      	ldrh	r3, [r7, #20]
 8007f42:	3b02      	subs	r3, #2
 8007f44:	82bb      	strh	r3, [r7, #20]
      u8g2_DrawBox(u8g2, x, yu, w, hh);
 8007f46:	88f8      	ldrh	r0, [r7, #6]
 8007f48:	8bba      	ldrh	r2, [r7, #28]
 8007f4a:	8979      	ldrh	r1, [r7, #10]
 8007f4c:	8abb      	ldrh	r3, [r7, #20]
 8007f4e:	9300      	str	r3, [sp, #0]
 8007f50:	4603      	mov	r3, r0
 8007f52:	68f8      	ldr	r0, [r7, #12]
 8007f54:	f7ff fec2 	bl	8007cdc <u8g2_DrawBox>
 8007f58:	e000      	b.n	8007f5c <u8g2_DrawRBox+0x15a>
    return;
 8007f5a:	bf00      	nop
    }
  }
}
 8007f5c:	3720      	adds	r7, #32
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}

08007f62 <u8g2_DrawRFrame>:


void u8g2_DrawRFrame(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, u8g2_uint_t r)
{
 8007f62:	b580      	push	{r7, lr}
 8007f64:	b08a      	sub	sp, #40	@ 0x28
 8007f66:	af02      	add	r7, sp, #8
 8007f68:	60f8      	str	r0, [r7, #12]
 8007f6a:	4608      	mov	r0, r1
 8007f6c:	4611      	mov	r1, r2
 8007f6e:	461a      	mov	r2, r3
 8007f70:	4603      	mov	r3, r0
 8007f72:	817b      	strh	r3, [r7, #10]
 8007f74:	460b      	mov	r3, r1
 8007f76:	813b      	strh	r3, [r7, #8]
 8007f78:	4613      	mov	r3, r2
 8007f7a:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t xl, yu;

#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8007f7c:	897a      	ldrh	r2, [r7, #10]
 8007f7e:	88fb      	ldrh	r3, [r7, #6]
 8007f80:	4413      	add	r3, r2
 8007f82:	b298      	uxth	r0, r3
 8007f84:	893a      	ldrh	r2, [r7, #8]
 8007f86:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007f88:	4413      	add	r3, r2
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	893a      	ldrh	r2, [r7, #8]
 8007f8e:	8979      	ldrh	r1, [r7, #10]
 8007f90:	9300      	str	r3, [sp, #0]
 8007f92:	4603      	mov	r3, r0
 8007f94:	68f8      	ldr	r0, [r7, #12]
 8007f96:	f001 fb3b 	bl	8009610 <u8g2_IsIntersection>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	f000 8091 	beq.w	80080c4 <u8g2_DrawRFrame+0x162>
    return;
#endif /* U8G2_WITH_INTERSECTION */

  xl = x;
 8007fa2:	897b      	ldrh	r3, [r7, #10]
 8007fa4:	83fb      	strh	r3, [r7, #30]
  xl += r;
 8007fa6:	8bfa      	ldrh	r2, [r7, #30]
 8007fa8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007faa:	4413      	add	r3, r2
 8007fac:	83fb      	strh	r3, [r7, #30]
  yu = y;
 8007fae:	893b      	ldrh	r3, [r7, #8]
 8007fb0:	83bb      	strh	r3, [r7, #28]
  yu += r;
 8007fb2:	8bba      	ldrh	r2, [r7, #28]
 8007fb4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007fb6:	4413      	add	r3, r2
 8007fb8:	83bb      	strh	r3, [r7, #28]
 
  {
    u8g2_uint_t yl, xr;
      
    xr = x;
 8007fba:	897b      	ldrh	r3, [r7, #10]
 8007fbc:	837b      	strh	r3, [r7, #26]
    xr += w;
 8007fbe:	8b7a      	ldrh	r2, [r7, #26]
 8007fc0:	88fb      	ldrh	r3, [r7, #6]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	837b      	strh	r3, [r7, #26]
    xr -= r;
 8007fc6:	8b7a      	ldrh	r2, [r7, #26]
 8007fc8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007fca:	1ad3      	subs	r3, r2, r3
 8007fcc:	837b      	strh	r3, [r7, #26]
    xr -= 1;
 8007fce:	8b7b      	ldrh	r3, [r7, #26]
 8007fd0:	3b01      	subs	r3, #1
 8007fd2:	837b      	strh	r3, [r7, #26]
    
    yl = y;
 8007fd4:	893b      	ldrh	r3, [r7, #8]
 8007fd6:	833b      	strh	r3, [r7, #24]
    yl += h;
 8007fd8:	8b3a      	ldrh	r2, [r7, #24]
 8007fda:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007fdc:	4413      	add	r3, r2
 8007fde:	833b      	strh	r3, [r7, #24]
    yl -= r; 
 8007fe0:	8b3a      	ldrh	r2, [r7, #24]
 8007fe2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007fe4:	1ad3      	subs	r3, r2, r3
 8007fe6:	833b      	strh	r3, [r7, #24]
    yl -= 1;
 8007fe8:	8b3b      	ldrh	r3, [r7, #24]
 8007fea:	3b01      	subs	r3, #1
 8007fec:	833b      	strh	r3, [r7, #24]

    u8g2_DrawCircle(u8g2, xl, yu, r, U8G2_DRAW_UPPER_LEFT);
 8007fee:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007ff0:	8bba      	ldrh	r2, [r7, #28]
 8007ff2:	8bf9      	ldrh	r1, [r7, #30]
 8007ff4:	2002      	movs	r0, #2
 8007ff6:	9000      	str	r0, [sp, #0]
 8007ff8:	68f8      	ldr	r0, [r7, #12]
 8007ffa:	f000 fa2a 	bl	8008452 <u8g2_DrawCircle>
    u8g2_DrawCircle(u8g2, xr, yu, r, U8G2_DRAW_UPPER_RIGHT);
 8007ffe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008000:	8bba      	ldrh	r2, [r7, #28]
 8008002:	8b79      	ldrh	r1, [r7, #26]
 8008004:	2001      	movs	r0, #1
 8008006:	9000      	str	r0, [sp, #0]
 8008008:	68f8      	ldr	r0, [r7, #12]
 800800a:	f000 fa22 	bl	8008452 <u8g2_DrawCircle>
    u8g2_DrawCircle(u8g2, xl, yl, r, U8G2_DRAW_LOWER_LEFT);
 800800e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008010:	8b3a      	ldrh	r2, [r7, #24]
 8008012:	8bf9      	ldrh	r1, [r7, #30]
 8008014:	2004      	movs	r0, #4
 8008016:	9000      	str	r0, [sp, #0]
 8008018:	68f8      	ldr	r0, [r7, #12]
 800801a:	f000 fa1a 	bl	8008452 <u8g2_DrawCircle>
    u8g2_DrawCircle(u8g2, xr, yl, r, U8G2_DRAW_LOWER_RIGHT);
 800801e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008020:	8b3a      	ldrh	r2, [r7, #24]
 8008022:	8b79      	ldrh	r1, [r7, #26]
 8008024:	2008      	movs	r0, #8
 8008026:	9000      	str	r0, [sp, #0]
 8008028:	68f8      	ldr	r0, [r7, #12]
 800802a:	f000 fa12 	bl	8008452 <u8g2_DrawCircle>
  }

  {
    u8g2_uint_t ww, hh;

    ww = w;
 800802e:	88fb      	ldrh	r3, [r7, #6]
 8008030:	82fb      	strh	r3, [r7, #22]
    ww -= r;
 8008032:	8afa      	ldrh	r2, [r7, #22]
 8008034:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008036:	1ad3      	subs	r3, r2, r3
 8008038:	82fb      	strh	r3, [r7, #22]
    ww -= r;
 800803a:	8afa      	ldrh	r2, [r7, #22]
 800803c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800803e:	1ad3      	subs	r3, r2, r3
 8008040:	82fb      	strh	r3, [r7, #22]
    hh = h;
 8008042:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008044:	82bb      	strh	r3, [r7, #20]
    hh -= r;
 8008046:	8aba      	ldrh	r2, [r7, #20]
 8008048:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800804a:	1ad3      	subs	r3, r2, r3
 800804c:	82bb      	strh	r3, [r7, #20]
    hh -= r;
 800804e:	8aba      	ldrh	r2, [r7, #20]
 8008050:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008052:	1ad3      	subs	r3, r2, r3
 8008054:	82bb      	strh	r3, [r7, #20]
    
    xl++;
 8008056:	8bfb      	ldrh	r3, [r7, #30]
 8008058:	3301      	adds	r3, #1
 800805a:	83fb      	strh	r3, [r7, #30]
    yu++;
 800805c:	8bbb      	ldrh	r3, [r7, #28]
 800805e:	3301      	adds	r3, #1
 8008060:	83bb      	strh	r3, [r7, #28]
    
    if ( ww >= 3 )
 8008062:	8afb      	ldrh	r3, [r7, #22]
 8008064:	2b02      	cmp	r3, #2
 8008066:	d914      	bls.n	8008092 <u8g2_DrawRFrame+0x130>
    {
      ww -= 2;
 8008068:	8afb      	ldrh	r3, [r7, #22]
 800806a:	3b02      	subs	r3, #2
 800806c:	82fb      	strh	r3, [r7, #22]
      h--;
 800806e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008070:	3b01      	subs	r3, #1
 8008072:	853b      	strh	r3, [r7, #40]	@ 0x28
      u8g2_DrawHLine(u8g2, xl, y, ww);
 8008074:	8afb      	ldrh	r3, [r7, #22]
 8008076:	893a      	ldrh	r2, [r7, #8]
 8008078:	8bf9      	ldrh	r1, [r7, #30]
 800807a:	68f8      	ldr	r0, [r7, #12]
 800807c:	f001 fa30 	bl	80094e0 <u8g2_DrawHLine>
      u8g2_DrawHLine(u8g2, xl, y+h, ww);
 8008080:	893a      	ldrh	r2, [r7, #8]
 8008082:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008084:	4413      	add	r3, r2
 8008086:	b29a      	uxth	r2, r3
 8008088:	8afb      	ldrh	r3, [r7, #22]
 800808a:	8bf9      	ldrh	r1, [r7, #30]
 800808c:	68f8      	ldr	r0, [r7, #12]
 800808e:	f001 fa27 	bl	80094e0 <u8g2_DrawHLine>
    }
    
    if ( hh >= 3 )
 8008092:	8abb      	ldrh	r3, [r7, #20]
 8008094:	2b02      	cmp	r3, #2
 8008096:	d916      	bls.n	80080c6 <u8g2_DrawRFrame+0x164>
    {
      hh -= 2;
 8008098:	8abb      	ldrh	r3, [r7, #20]
 800809a:	3b02      	subs	r3, #2
 800809c:	82bb      	strh	r3, [r7, #20]
      w--;
 800809e:	88fb      	ldrh	r3, [r7, #6]
 80080a0:	3b01      	subs	r3, #1
 80080a2:	80fb      	strh	r3, [r7, #6]
      u8g2_DrawVLine(u8g2, x, yu, hh);
 80080a4:	8abb      	ldrh	r3, [r7, #20]
 80080a6:	8bba      	ldrh	r2, [r7, #28]
 80080a8:	8979      	ldrh	r1, [r7, #10]
 80080aa:	68f8      	ldr	r0, [r7, #12]
 80080ac:	f001 fa31 	bl	8009512 <u8g2_DrawVLine>
      u8g2_DrawVLine(u8g2, x+w, yu, hh);
 80080b0:	897a      	ldrh	r2, [r7, #10]
 80080b2:	88fb      	ldrh	r3, [r7, #6]
 80080b4:	4413      	add	r3, r2
 80080b6:	b299      	uxth	r1, r3
 80080b8:	8abb      	ldrh	r3, [r7, #20]
 80080ba:	8bba      	ldrh	r2, [r7, #28]
 80080bc:	68f8      	ldr	r0, [r7, #12]
 80080be:	f001 fa28 	bl	8009512 <u8g2_DrawVLine>
 80080c2:	e000      	b.n	80080c6 <u8g2_DrawRFrame+0x164>
    return;
 80080c4:	bf00      	nop
    }
  }
}
 80080c6:	3720      	adds	r7, #32
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	7c1b      	ldrb	r3, [r3, #16]
 80080da:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80080e2:	461a      	mov	r2, r3
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	fb02 f303 	mul.w	r3, r2, r3
 80080ea:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	00db      	lsls	r3, r3, #3
 80080f0:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080f6:	68fa      	ldr	r2, [r7, #12]
 80080f8:	2100      	movs	r1, #0
 80080fa:	4618      	mov	r0, r3
 80080fc:	f002 f849 	bl	800a192 <memset>
}
 8008100:	bf00      	nop
 8008102:	3710      	adds	r7, #16
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b086      	sub	sp, #24
 800810c:	af02      	add	r7, sp, #8
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	460b      	mov	r3, r1
 8008112:	70fb      	strb	r3, [r7, #3]
 8008114:	4613      	mov	r3, r2
 8008116:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	7c1b      	ldrb	r3, [r3, #16]
 800811e:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8008120:	78fb      	ldrb	r3, [r7, #3]
 8008122:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008128:	60bb      	str	r3, [r7, #8]
  offset *= w;
 800812a:	7bfb      	ldrb	r3, [r7, #15]
 800812c:	b29b      	uxth	r3, r3
 800812e:	89ba      	ldrh	r2, [r7, #12]
 8008130:	fb12 f303 	smulbb	r3, r2, r3
 8008134:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8008136:	89bb      	ldrh	r3, [r7, #12]
 8008138:	00db      	lsls	r3, r3, #3
 800813a:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 800813c:	89bb      	ldrh	r3, [r7, #12]
 800813e:	68ba      	ldr	r2, [r7, #8]
 8008140:	4413      	add	r3, r2
 8008142:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8008144:	7bf9      	ldrb	r1, [r7, #15]
 8008146:	78ba      	ldrb	r2, [r7, #2]
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	9300      	str	r3, [sp, #0]
 800814c:	460b      	mov	r3, r1
 800814e:	2100      	movs	r1, #0
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f001 ff50 	bl	8009ff6 <u8x8_DrawTile>
}
 8008156:	bf00      	nop
 8008158:	3710      	adds	r7, #16
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}

0800815e <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 800815e:	b580      	push	{r7, lr}
 8008160:	b084      	sub	sp, #16
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8008166:	2300      	movs	r3, #0
 8008168:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008170:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8008178:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	7c5b      	ldrb	r3, [r3, #17]
 8008180:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8008182:	7bba      	ldrb	r2, [r7, #14]
 8008184:	7bfb      	ldrb	r3, [r7, #15]
 8008186:	4619      	mov	r1, r3
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f7ff ffbd 	bl	8008108 <u8g2_send_tile_row>
    src_row++;
 800818e:	7bfb      	ldrb	r3, [r7, #15]
 8008190:	3301      	adds	r3, #1
 8008192:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8008194:	7bbb      	ldrb	r3, [r7, #14]
 8008196:	3301      	adds	r3, #1
 8008198:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 800819a:	7bfa      	ldrb	r2, [r7, #15]
 800819c:	7b7b      	ldrb	r3, [r7, #13]
 800819e:	429a      	cmp	r2, r3
 80081a0:	d203      	bcs.n	80081aa <u8g2_send_buffer+0x4c>
 80081a2:	7bba      	ldrb	r2, [r7, #14]
 80081a4:	7b3b      	ldrb	r3, [r7, #12]
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d3eb      	bcc.n	8008182 <u8g2_send_buffer+0x24>
}
 80081aa:	bf00      	nop
 80081ac:	3710      	adds	r7, #16
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}

080081b2 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 80081b2:	b580      	push	{r7, lr}
 80081b4:	b082      	sub	sp, #8
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f7ff ffcf 	bl	800815e <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f001 ff69 	bl	800a098 <u8x8_RefreshDisplay>
}
 80081c6:	bf00      	nop
 80081c8:	3708      	adds	r7, #8
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}

080081ce <u8g2_SetBufferCurrTileRow>:

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 80081ce:	b580      	push	{r7, lr}
 80081d0:	b082      	sub	sp, #8
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
 80081d6:	460b      	mov	r3, r1
 80081d8:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	78fa      	ldrb	r2, [r7, #3]
 80081de:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	4798      	blx	r3
}
 80081f6:	bf00      	nop
 80081f8:	3708      	adds	r7, #8
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}

080081fe <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 80081fe:	b580      	push	{r7, lr}
 8008200:	b082      	sub	sp, #8
 8008202:	af00      	add	r7, sp, #0
 8008204:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800820c:	2b00      	cmp	r3, #0
 800820e:	d002      	beq.n	8008216 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f7ff ff5b 	bl	80080cc <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8008216:	2100      	movs	r1, #0
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f7ff ffd8 	bl	80081ce <u8g2_SetBufferCurrTileRow>
}
 800821e:	bf00      	nop
 8008220:	3708      	adds	r7, #8
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}

08008226 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8008226:	b580      	push	{r7, lr}
 8008228:	b084      	sub	sp, #16
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f7ff ff95 	bl	800815e <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800823a:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8008242:	7bfb      	ldrb	r3, [r7, #15]
 8008244:	4413      	add	r3, r2
 8008246:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	7c5b      	ldrb	r3, [r3, #17]
 800824e:	7bfa      	ldrb	r2, [r7, #15]
 8008250:	429a      	cmp	r2, r3
 8008252:	d304      	bcc.n	800825e <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f001 ff1f 	bl	800a098 <u8x8_RefreshDisplay>
    return 0;
 800825a:	2300      	movs	r3, #0
 800825c:	e00d      	b.n	800827a <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8008264:	2b00      	cmp	r3, #0
 8008266:	d002      	beq.n	800826e <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f7ff ff2f 	bl	80080cc <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 800826e:	7bfb      	ldrb	r3, [r7, #15]
 8008270:	4619      	mov	r1, r3
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f7ff ffab 	bl	80081ce <u8g2_SetBufferCurrTileRow>
  return 1;
 8008278:	2301      	movs	r3, #1
}
 800827a:	4618      	mov	r0, r3
 800827c:	3710      	adds	r7, #16
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}

08008282 <u8g2_draw_circle_section>:
/* Circle */

static void u8g2_draw_circle_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option) U8G2_NOINLINE;

static void u8g2_draw_circle_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option)
{
 8008282:	b580      	push	{r7, lr}
 8008284:	b084      	sub	sp, #16
 8008286:	af00      	add	r7, sp, #0
 8008288:	60f8      	str	r0, [r7, #12]
 800828a:	4608      	mov	r0, r1
 800828c:	4611      	mov	r1, r2
 800828e:	461a      	mov	r2, r3
 8008290:	4603      	mov	r3, r0
 8008292:	817b      	strh	r3, [r7, #10]
 8008294:	460b      	mov	r3, r1
 8008296:	813b      	strh	r3, [r7, #8]
 8008298:	4613      	mov	r3, r2
 800829a:	80fb      	strh	r3, [r7, #6]
    /* upper right */
    if ( option & U8G2_DRAW_UPPER_RIGHT )
 800829c:	7f3b      	ldrb	r3, [r7, #28]
 800829e:	f003 0301 	and.w	r3, r3, #1
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d017      	beq.n	80082d6 <u8g2_draw_circle_section+0x54>
    {
      u8g2_DrawPixel(u8g2, x0 + x, y0 - y);
 80082a6:	88fa      	ldrh	r2, [r7, #6]
 80082a8:	897b      	ldrh	r3, [r7, #10]
 80082aa:	4413      	add	r3, r2
 80082ac:	b299      	uxth	r1, r3
 80082ae:	8b3a      	ldrh	r2, [r7, #24]
 80082b0:	893b      	ldrh	r3, [r7, #8]
 80082b2:	1ad3      	subs	r3, r2, r3
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	461a      	mov	r2, r3
 80082b8:	68f8      	ldr	r0, [r7, #12]
 80082ba:	f001 f943 	bl	8009544 <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 + y, y0 - x);
 80082be:	88fa      	ldrh	r2, [r7, #6]
 80082c0:	893b      	ldrh	r3, [r7, #8]
 80082c2:	4413      	add	r3, r2
 80082c4:	b299      	uxth	r1, r3
 80082c6:	8b3a      	ldrh	r2, [r7, #24]
 80082c8:	897b      	ldrh	r3, [r7, #10]
 80082ca:	1ad3      	subs	r3, r2, r3
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	461a      	mov	r2, r3
 80082d0:	68f8      	ldr	r0, [r7, #12]
 80082d2:	f001 f937 	bl	8009544 <u8g2_DrawPixel>
    }
    
    /* upper left */
    if ( option & U8G2_DRAW_UPPER_LEFT )
 80082d6:	7f3b      	ldrb	r3, [r7, #28]
 80082d8:	f003 0302 	and.w	r3, r3, #2
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d017      	beq.n	8008310 <u8g2_draw_circle_section+0x8e>
    {
      u8g2_DrawPixel(u8g2, x0 - x, y0 - y);
 80082e0:	88fa      	ldrh	r2, [r7, #6]
 80082e2:	897b      	ldrh	r3, [r7, #10]
 80082e4:	1ad3      	subs	r3, r2, r3
 80082e6:	b299      	uxth	r1, r3
 80082e8:	8b3a      	ldrh	r2, [r7, #24]
 80082ea:	893b      	ldrh	r3, [r7, #8]
 80082ec:	1ad3      	subs	r3, r2, r3
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	461a      	mov	r2, r3
 80082f2:	68f8      	ldr	r0, [r7, #12]
 80082f4:	f001 f926 	bl	8009544 <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 - y, y0 - x);
 80082f8:	88fa      	ldrh	r2, [r7, #6]
 80082fa:	893b      	ldrh	r3, [r7, #8]
 80082fc:	1ad3      	subs	r3, r2, r3
 80082fe:	b299      	uxth	r1, r3
 8008300:	8b3a      	ldrh	r2, [r7, #24]
 8008302:	897b      	ldrh	r3, [r7, #10]
 8008304:	1ad3      	subs	r3, r2, r3
 8008306:	b29b      	uxth	r3, r3
 8008308:	461a      	mov	r2, r3
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	f001 f91a 	bl	8009544 <u8g2_DrawPixel>
    }
    
    /* lower right */
    if ( option & U8G2_DRAW_LOWER_RIGHT )
 8008310:	7f3b      	ldrb	r3, [r7, #28]
 8008312:	f003 0308 	and.w	r3, r3, #8
 8008316:	2b00      	cmp	r3, #0
 8008318:	d017      	beq.n	800834a <u8g2_draw_circle_section+0xc8>
    {
      u8g2_DrawPixel(u8g2, x0 + x, y0 + y);
 800831a:	88fa      	ldrh	r2, [r7, #6]
 800831c:	897b      	ldrh	r3, [r7, #10]
 800831e:	4413      	add	r3, r2
 8008320:	b299      	uxth	r1, r3
 8008322:	8b3a      	ldrh	r2, [r7, #24]
 8008324:	893b      	ldrh	r3, [r7, #8]
 8008326:	4413      	add	r3, r2
 8008328:	b29b      	uxth	r3, r3
 800832a:	461a      	mov	r2, r3
 800832c:	68f8      	ldr	r0, [r7, #12]
 800832e:	f001 f909 	bl	8009544 <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 + y, y0 + x);
 8008332:	88fa      	ldrh	r2, [r7, #6]
 8008334:	893b      	ldrh	r3, [r7, #8]
 8008336:	4413      	add	r3, r2
 8008338:	b299      	uxth	r1, r3
 800833a:	8b3a      	ldrh	r2, [r7, #24]
 800833c:	897b      	ldrh	r3, [r7, #10]
 800833e:	4413      	add	r3, r2
 8008340:	b29b      	uxth	r3, r3
 8008342:	461a      	mov	r2, r3
 8008344:	68f8      	ldr	r0, [r7, #12]
 8008346:	f001 f8fd 	bl	8009544 <u8g2_DrawPixel>
    }
    
    /* lower left */
    if ( option & U8G2_DRAW_LOWER_LEFT )
 800834a:	7f3b      	ldrb	r3, [r7, #28]
 800834c:	f003 0304 	and.w	r3, r3, #4
 8008350:	2b00      	cmp	r3, #0
 8008352:	d017      	beq.n	8008384 <u8g2_draw_circle_section+0x102>
    {
      u8g2_DrawPixel(u8g2, x0 - x, y0 + y);
 8008354:	88fa      	ldrh	r2, [r7, #6]
 8008356:	897b      	ldrh	r3, [r7, #10]
 8008358:	1ad3      	subs	r3, r2, r3
 800835a:	b299      	uxth	r1, r3
 800835c:	8b3a      	ldrh	r2, [r7, #24]
 800835e:	893b      	ldrh	r3, [r7, #8]
 8008360:	4413      	add	r3, r2
 8008362:	b29b      	uxth	r3, r3
 8008364:	461a      	mov	r2, r3
 8008366:	68f8      	ldr	r0, [r7, #12]
 8008368:	f001 f8ec 	bl	8009544 <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 - y, y0 + x);
 800836c:	88fa      	ldrh	r2, [r7, #6]
 800836e:	893b      	ldrh	r3, [r7, #8]
 8008370:	1ad3      	subs	r3, r2, r3
 8008372:	b299      	uxth	r1, r3
 8008374:	8b3a      	ldrh	r2, [r7, #24]
 8008376:	897b      	ldrh	r3, [r7, #10]
 8008378:	4413      	add	r3, r2
 800837a:	b29b      	uxth	r3, r3
 800837c:	461a      	mov	r2, r3
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f001 f8e0 	bl	8009544 <u8g2_DrawPixel>
    }
}
 8008384:	bf00      	nop
 8008386:	3710      	adds	r7, #16
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}

0800838c <u8g2_draw_circle>:

static void u8g2_draw_circle(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rad, uint8_t option)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b08a      	sub	sp, #40	@ 0x28
 8008390:	af02      	add	r7, sp, #8
 8008392:	60f8      	str	r0, [r7, #12]
 8008394:	4608      	mov	r0, r1
 8008396:	4611      	mov	r1, r2
 8008398:	461a      	mov	r2, r3
 800839a:	4603      	mov	r3, r0
 800839c:	817b      	strh	r3, [r7, #10]
 800839e:	460b      	mov	r3, r1
 80083a0:	813b      	strh	r3, [r7, #8]
 80083a2:	4613      	mov	r3, r2
 80083a4:	80fb      	strh	r3, [r7, #6]
    u8g2_int_t ddF_x;
    u8g2_int_t ddF_y;
    u8g2_uint_t x;
    u8g2_uint_t y;

    f = 1;
 80083a6:	2301      	movs	r3, #1
 80083a8:	83fb      	strh	r3, [r7, #30]
    f -= rad;
 80083aa:	8bfa      	ldrh	r2, [r7, #30]
 80083ac:	88fb      	ldrh	r3, [r7, #6]
 80083ae:	1ad3      	subs	r3, r2, r3
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	83fb      	strh	r3, [r7, #30]
    ddF_x = 1;
 80083b4:	2301      	movs	r3, #1
 80083b6:	83bb      	strh	r3, [r7, #28]
    ddF_y = 0;
 80083b8:	2300      	movs	r3, #0
 80083ba:	837b      	strh	r3, [r7, #26]
    ddF_y -= rad;
 80083bc:	8b7a      	ldrh	r2, [r7, #26]
 80083be:	88fb      	ldrh	r3, [r7, #6]
 80083c0:	1ad3      	subs	r3, r2, r3
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	837b      	strh	r3, [r7, #26]
    ddF_y *= 2;
 80083c6:	8b7b      	ldrh	r3, [r7, #26]
 80083c8:	005b      	lsls	r3, r3, #1
 80083ca:	b29b      	uxth	r3, r3
 80083cc:	837b      	strh	r3, [r7, #26]
    x = 0;
 80083ce:	2300      	movs	r3, #0
 80083d0:	833b      	strh	r3, [r7, #24]
    y = rad;
 80083d2:	88fb      	ldrh	r3, [r7, #6]
 80083d4:	82fb      	strh	r3, [r7, #22]

    u8g2_draw_circle_section(u8g2, x, y, x0, y0, option);
 80083d6:	8978      	ldrh	r0, [r7, #10]
 80083d8:	8afa      	ldrh	r2, [r7, #22]
 80083da:	8b39      	ldrh	r1, [r7, #24]
 80083dc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80083e0:	9301      	str	r3, [sp, #4]
 80083e2:	893b      	ldrh	r3, [r7, #8]
 80083e4:	9300      	str	r3, [sp, #0]
 80083e6:	4603      	mov	r3, r0
 80083e8:	68f8      	ldr	r0, [r7, #12]
 80083ea:	f7ff ff4a 	bl	8008282 <u8g2_draw_circle_section>
    
    while ( x < y )
 80083ee:	e027      	b.n	8008440 <u8g2_draw_circle+0xb4>
    {
      if (f >= 0) 
 80083f0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	db0b      	blt.n	8008410 <u8g2_draw_circle+0x84>
      {
        y--;
 80083f8:	8afb      	ldrh	r3, [r7, #22]
 80083fa:	3b01      	subs	r3, #1
 80083fc:	82fb      	strh	r3, [r7, #22]
        ddF_y += 2;
 80083fe:	8b7b      	ldrh	r3, [r7, #26]
 8008400:	3302      	adds	r3, #2
 8008402:	b29b      	uxth	r3, r3
 8008404:	837b      	strh	r3, [r7, #26]
        f += ddF_y;
 8008406:	8bfa      	ldrh	r2, [r7, #30]
 8008408:	8b7b      	ldrh	r3, [r7, #26]
 800840a:	4413      	add	r3, r2
 800840c:	b29b      	uxth	r3, r3
 800840e:	83fb      	strh	r3, [r7, #30]
      }
      x++;
 8008410:	8b3b      	ldrh	r3, [r7, #24]
 8008412:	3301      	adds	r3, #1
 8008414:	833b      	strh	r3, [r7, #24]
      ddF_x += 2;
 8008416:	8bbb      	ldrh	r3, [r7, #28]
 8008418:	3302      	adds	r3, #2
 800841a:	b29b      	uxth	r3, r3
 800841c:	83bb      	strh	r3, [r7, #28]
      f += ddF_x;
 800841e:	8bfa      	ldrh	r2, [r7, #30]
 8008420:	8bbb      	ldrh	r3, [r7, #28]
 8008422:	4413      	add	r3, r2
 8008424:	b29b      	uxth	r3, r3
 8008426:	83fb      	strh	r3, [r7, #30]

      u8g2_draw_circle_section(u8g2, x, y, x0, y0, option);    
 8008428:	8978      	ldrh	r0, [r7, #10]
 800842a:	8afa      	ldrh	r2, [r7, #22]
 800842c:	8b39      	ldrh	r1, [r7, #24]
 800842e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008432:	9301      	str	r3, [sp, #4]
 8008434:	893b      	ldrh	r3, [r7, #8]
 8008436:	9300      	str	r3, [sp, #0]
 8008438:	4603      	mov	r3, r0
 800843a:	68f8      	ldr	r0, [r7, #12]
 800843c:	f7ff ff21 	bl	8008282 <u8g2_draw_circle_section>
    while ( x < y )
 8008440:	8b3a      	ldrh	r2, [r7, #24]
 8008442:	8afb      	ldrh	r3, [r7, #22]
 8008444:	429a      	cmp	r2, r3
 8008446:	d3d3      	bcc.n	80083f0 <u8g2_draw_circle+0x64>
    }
}
 8008448:	bf00      	nop
 800844a:	bf00      	nop
 800844c:	3720      	adds	r7, #32
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}

08008452 <u8g2_DrawCircle>:

void u8g2_DrawCircle(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rad, uint8_t option)
{
 8008452:	b590      	push	{r4, r7, lr}
 8008454:	b087      	sub	sp, #28
 8008456:	af02      	add	r7, sp, #8
 8008458:	60f8      	str	r0, [r7, #12]
 800845a:	4608      	mov	r0, r1
 800845c:	4611      	mov	r1, r2
 800845e:	461a      	mov	r2, r3
 8008460:	4603      	mov	r3, r0
 8008462:	817b      	strh	r3, [r7, #10]
 8008464:	460b      	mov	r3, r1
 8008466:	813b      	strh	r3, [r7, #8]
 8008468:	4613      	mov	r3, r2
 800846a:	80fb      	strh	r3, [r7, #6]
  /* check for bounding box */
#ifdef U8G2_WITH_INTERSECTION
  {
    if ( u8g2_IsIntersection(u8g2, x0-rad, y0-rad, x0+rad+1, y0+rad+1) == 0 ) 
 800846c:	897a      	ldrh	r2, [r7, #10]
 800846e:	88fb      	ldrh	r3, [r7, #6]
 8008470:	1ad3      	subs	r3, r2, r3
 8008472:	b299      	uxth	r1, r3
 8008474:	893a      	ldrh	r2, [r7, #8]
 8008476:	88fb      	ldrh	r3, [r7, #6]
 8008478:	1ad3      	subs	r3, r2, r3
 800847a:	b298      	uxth	r0, r3
 800847c:	897a      	ldrh	r2, [r7, #10]
 800847e:	88fb      	ldrh	r3, [r7, #6]
 8008480:	4413      	add	r3, r2
 8008482:	b29b      	uxth	r3, r3
 8008484:	3301      	adds	r3, #1
 8008486:	b29c      	uxth	r4, r3
 8008488:	893a      	ldrh	r2, [r7, #8]
 800848a:	88fb      	ldrh	r3, [r7, #6]
 800848c:	4413      	add	r3, r2
 800848e:	b29b      	uxth	r3, r3
 8008490:	3301      	adds	r3, #1
 8008492:	b29b      	uxth	r3, r3
 8008494:	9300      	str	r3, [sp, #0]
 8008496:	4623      	mov	r3, r4
 8008498:	4602      	mov	r2, r0
 800849a:	68f8      	ldr	r0, [r7, #12]
 800849c:	f001 f8b8 	bl	8009610 <u8g2_IsIntersection>
 80084a0:	4603      	mov	r3, r0
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d00a      	beq.n	80084bc <u8g2_DrawCircle+0x6a>
  }
#endif /* U8G2_WITH_INTERSECTION */
  
  
  /* draw circle */
  u8g2_draw_circle(u8g2, x0, y0, rad, option);
 80084a6:	88f8      	ldrh	r0, [r7, #6]
 80084a8:	893a      	ldrh	r2, [r7, #8]
 80084aa:	8979      	ldrh	r1, [r7, #10]
 80084ac:	f897 3020 	ldrb.w	r3, [r7, #32]
 80084b0:	9300      	str	r3, [sp, #0]
 80084b2:	4603      	mov	r3, r0
 80084b4:	68f8      	ldr	r0, [r7, #12]
 80084b6:	f7ff ff69 	bl	800838c <u8g2_draw_circle>
 80084ba:	e000      	b.n	80084be <u8g2_DrawCircle+0x6c>
      return;
 80084bc:	bf00      	nop
}
 80084be:	3714      	adds	r7, #20
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd90      	pop	{r4, r7, pc}

080084c4 <u8g2_draw_disc_section>:
/* Disk */

static void u8g2_draw_disc_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option) U8G2_NOINLINE;

static void u8g2_draw_disc_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	60f8      	str	r0, [r7, #12]
 80084cc:	4608      	mov	r0, r1
 80084ce:	4611      	mov	r1, r2
 80084d0:	461a      	mov	r2, r3
 80084d2:	4603      	mov	r3, r0
 80084d4:	817b      	strh	r3, [r7, #10]
 80084d6:	460b      	mov	r3, r1
 80084d8:	813b      	strh	r3, [r7, #8]
 80084da:	4613      	mov	r3, r2
 80084dc:	80fb      	strh	r3, [r7, #6]
    /* upper right */
    if ( option & U8G2_DRAW_UPPER_RIGHT )
 80084de:	7f3b      	ldrb	r3, [r7, #28]
 80084e0:	f003 0301 	and.w	r3, r3, #1
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d01b      	beq.n	8008520 <u8g2_draw_disc_section+0x5c>
    {
      u8g2_DrawVLine(u8g2, x0+x, y0-y, y+1);
 80084e8:	88fa      	ldrh	r2, [r7, #6]
 80084ea:	897b      	ldrh	r3, [r7, #10]
 80084ec:	4413      	add	r3, r2
 80084ee:	b299      	uxth	r1, r3
 80084f0:	8b3a      	ldrh	r2, [r7, #24]
 80084f2:	893b      	ldrh	r3, [r7, #8]
 80084f4:	1ad3      	subs	r3, r2, r3
 80084f6:	b29a      	uxth	r2, r3
 80084f8:	893b      	ldrh	r3, [r7, #8]
 80084fa:	3301      	adds	r3, #1
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	68f8      	ldr	r0, [r7, #12]
 8008500:	f001 f807 	bl	8009512 <u8g2_DrawVLine>
      u8g2_DrawVLine(u8g2, x0+y, y0-x, x+1);
 8008504:	88fa      	ldrh	r2, [r7, #6]
 8008506:	893b      	ldrh	r3, [r7, #8]
 8008508:	4413      	add	r3, r2
 800850a:	b299      	uxth	r1, r3
 800850c:	8b3a      	ldrh	r2, [r7, #24]
 800850e:	897b      	ldrh	r3, [r7, #10]
 8008510:	1ad3      	subs	r3, r2, r3
 8008512:	b29a      	uxth	r2, r3
 8008514:	897b      	ldrh	r3, [r7, #10]
 8008516:	3301      	adds	r3, #1
 8008518:	b29b      	uxth	r3, r3
 800851a:	68f8      	ldr	r0, [r7, #12]
 800851c:	f000 fff9 	bl	8009512 <u8g2_DrawVLine>
    }
    
    /* upper left */
    if ( option & U8G2_DRAW_UPPER_LEFT )
 8008520:	7f3b      	ldrb	r3, [r7, #28]
 8008522:	f003 0302 	and.w	r3, r3, #2
 8008526:	2b00      	cmp	r3, #0
 8008528:	d01b      	beq.n	8008562 <u8g2_draw_disc_section+0x9e>
    {
      u8g2_DrawVLine(u8g2, x0-x, y0-y, y+1);
 800852a:	88fa      	ldrh	r2, [r7, #6]
 800852c:	897b      	ldrh	r3, [r7, #10]
 800852e:	1ad3      	subs	r3, r2, r3
 8008530:	b299      	uxth	r1, r3
 8008532:	8b3a      	ldrh	r2, [r7, #24]
 8008534:	893b      	ldrh	r3, [r7, #8]
 8008536:	1ad3      	subs	r3, r2, r3
 8008538:	b29a      	uxth	r2, r3
 800853a:	893b      	ldrh	r3, [r7, #8]
 800853c:	3301      	adds	r3, #1
 800853e:	b29b      	uxth	r3, r3
 8008540:	68f8      	ldr	r0, [r7, #12]
 8008542:	f000 ffe6 	bl	8009512 <u8g2_DrawVLine>
      u8g2_DrawVLine(u8g2, x0-y, y0-x, x+1);
 8008546:	88fa      	ldrh	r2, [r7, #6]
 8008548:	893b      	ldrh	r3, [r7, #8]
 800854a:	1ad3      	subs	r3, r2, r3
 800854c:	b299      	uxth	r1, r3
 800854e:	8b3a      	ldrh	r2, [r7, #24]
 8008550:	897b      	ldrh	r3, [r7, #10]
 8008552:	1ad3      	subs	r3, r2, r3
 8008554:	b29a      	uxth	r2, r3
 8008556:	897b      	ldrh	r3, [r7, #10]
 8008558:	3301      	adds	r3, #1
 800855a:	b29b      	uxth	r3, r3
 800855c:	68f8      	ldr	r0, [r7, #12]
 800855e:	f000 ffd8 	bl	8009512 <u8g2_DrawVLine>
    }
    
    /* lower right */
    if ( option & U8G2_DRAW_LOWER_RIGHT )
 8008562:	7f3b      	ldrb	r3, [r7, #28]
 8008564:	f003 0308 	and.w	r3, r3, #8
 8008568:	2b00      	cmp	r3, #0
 800856a:	d015      	beq.n	8008598 <u8g2_draw_disc_section+0xd4>
    {
      u8g2_DrawVLine(u8g2, x0+x, y0, y+1);
 800856c:	88fa      	ldrh	r2, [r7, #6]
 800856e:	897b      	ldrh	r3, [r7, #10]
 8008570:	4413      	add	r3, r2
 8008572:	b299      	uxth	r1, r3
 8008574:	893b      	ldrh	r3, [r7, #8]
 8008576:	3301      	adds	r3, #1
 8008578:	b29b      	uxth	r3, r3
 800857a:	8b3a      	ldrh	r2, [r7, #24]
 800857c:	68f8      	ldr	r0, [r7, #12]
 800857e:	f000 ffc8 	bl	8009512 <u8g2_DrawVLine>
      u8g2_DrawVLine(u8g2, x0+y, y0, x+1);
 8008582:	88fa      	ldrh	r2, [r7, #6]
 8008584:	893b      	ldrh	r3, [r7, #8]
 8008586:	4413      	add	r3, r2
 8008588:	b299      	uxth	r1, r3
 800858a:	897b      	ldrh	r3, [r7, #10]
 800858c:	3301      	adds	r3, #1
 800858e:	b29b      	uxth	r3, r3
 8008590:	8b3a      	ldrh	r2, [r7, #24]
 8008592:	68f8      	ldr	r0, [r7, #12]
 8008594:	f000 ffbd 	bl	8009512 <u8g2_DrawVLine>
    }
    
    /* lower left */
    if ( option & U8G2_DRAW_LOWER_LEFT )
 8008598:	7f3b      	ldrb	r3, [r7, #28]
 800859a:	f003 0304 	and.w	r3, r3, #4
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d015      	beq.n	80085ce <u8g2_draw_disc_section+0x10a>
    {
      u8g2_DrawVLine(u8g2, x0-x, y0, y+1);
 80085a2:	88fa      	ldrh	r2, [r7, #6]
 80085a4:	897b      	ldrh	r3, [r7, #10]
 80085a6:	1ad3      	subs	r3, r2, r3
 80085a8:	b299      	uxth	r1, r3
 80085aa:	893b      	ldrh	r3, [r7, #8]
 80085ac:	3301      	adds	r3, #1
 80085ae:	b29b      	uxth	r3, r3
 80085b0:	8b3a      	ldrh	r2, [r7, #24]
 80085b2:	68f8      	ldr	r0, [r7, #12]
 80085b4:	f000 ffad 	bl	8009512 <u8g2_DrawVLine>
      u8g2_DrawVLine(u8g2, x0-y, y0, x+1);
 80085b8:	88fa      	ldrh	r2, [r7, #6]
 80085ba:	893b      	ldrh	r3, [r7, #8]
 80085bc:	1ad3      	subs	r3, r2, r3
 80085be:	b299      	uxth	r1, r3
 80085c0:	897b      	ldrh	r3, [r7, #10]
 80085c2:	3301      	adds	r3, #1
 80085c4:	b29b      	uxth	r3, r3
 80085c6:	8b3a      	ldrh	r2, [r7, #24]
 80085c8:	68f8      	ldr	r0, [r7, #12]
 80085ca:	f000 ffa2 	bl	8009512 <u8g2_DrawVLine>
    }
}
 80085ce:	bf00      	nop
 80085d0:	3710      	adds	r7, #16
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}

080085d6 <u8g2_draw_disc>:

static void u8g2_draw_disc(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rad, uint8_t option)
{
 80085d6:	b580      	push	{r7, lr}
 80085d8:	b08a      	sub	sp, #40	@ 0x28
 80085da:	af02      	add	r7, sp, #8
 80085dc:	60f8      	str	r0, [r7, #12]
 80085de:	4608      	mov	r0, r1
 80085e0:	4611      	mov	r1, r2
 80085e2:	461a      	mov	r2, r3
 80085e4:	4603      	mov	r3, r0
 80085e6:	817b      	strh	r3, [r7, #10]
 80085e8:	460b      	mov	r3, r1
 80085ea:	813b      	strh	r3, [r7, #8]
 80085ec:	4613      	mov	r3, r2
 80085ee:	80fb      	strh	r3, [r7, #6]
  u8g2_int_t ddF_x;
  u8g2_int_t ddF_y;
  u8g2_uint_t x;
  u8g2_uint_t y;

  f = 1;
 80085f0:	2301      	movs	r3, #1
 80085f2:	83fb      	strh	r3, [r7, #30]
  f -= rad;
 80085f4:	8bfa      	ldrh	r2, [r7, #30]
 80085f6:	88fb      	ldrh	r3, [r7, #6]
 80085f8:	1ad3      	subs	r3, r2, r3
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	83fb      	strh	r3, [r7, #30]
  ddF_x = 1;
 80085fe:	2301      	movs	r3, #1
 8008600:	83bb      	strh	r3, [r7, #28]
  ddF_y = 0;
 8008602:	2300      	movs	r3, #0
 8008604:	837b      	strh	r3, [r7, #26]
  ddF_y -= rad;
 8008606:	8b7a      	ldrh	r2, [r7, #26]
 8008608:	88fb      	ldrh	r3, [r7, #6]
 800860a:	1ad3      	subs	r3, r2, r3
 800860c:	b29b      	uxth	r3, r3
 800860e:	837b      	strh	r3, [r7, #26]
  ddF_y *= 2;
 8008610:	8b7b      	ldrh	r3, [r7, #26]
 8008612:	005b      	lsls	r3, r3, #1
 8008614:	b29b      	uxth	r3, r3
 8008616:	837b      	strh	r3, [r7, #26]
  x = 0;
 8008618:	2300      	movs	r3, #0
 800861a:	833b      	strh	r3, [r7, #24]
  y = rad;
 800861c:	88fb      	ldrh	r3, [r7, #6]
 800861e:	82fb      	strh	r3, [r7, #22]

  u8g2_draw_disc_section(u8g2, x, y, x0, y0, option);
 8008620:	8978      	ldrh	r0, [r7, #10]
 8008622:	8afa      	ldrh	r2, [r7, #22]
 8008624:	8b39      	ldrh	r1, [r7, #24]
 8008626:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800862a:	9301      	str	r3, [sp, #4]
 800862c:	893b      	ldrh	r3, [r7, #8]
 800862e:	9300      	str	r3, [sp, #0]
 8008630:	4603      	mov	r3, r0
 8008632:	68f8      	ldr	r0, [r7, #12]
 8008634:	f7ff ff46 	bl	80084c4 <u8g2_draw_disc_section>
  
  while ( x < y )
 8008638:	e027      	b.n	800868a <u8g2_draw_disc+0xb4>
  {
    if (f >= 0) 
 800863a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800863e:	2b00      	cmp	r3, #0
 8008640:	db0b      	blt.n	800865a <u8g2_draw_disc+0x84>
    {
      y--;
 8008642:	8afb      	ldrh	r3, [r7, #22]
 8008644:	3b01      	subs	r3, #1
 8008646:	82fb      	strh	r3, [r7, #22]
      ddF_y += 2;
 8008648:	8b7b      	ldrh	r3, [r7, #26]
 800864a:	3302      	adds	r3, #2
 800864c:	b29b      	uxth	r3, r3
 800864e:	837b      	strh	r3, [r7, #26]
      f += ddF_y;
 8008650:	8bfa      	ldrh	r2, [r7, #30]
 8008652:	8b7b      	ldrh	r3, [r7, #26]
 8008654:	4413      	add	r3, r2
 8008656:	b29b      	uxth	r3, r3
 8008658:	83fb      	strh	r3, [r7, #30]
    }
    x++;
 800865a:	8b3b      	ldrh	r3, [r7, #24]
 800865c:	3301      	adds	r3, #1
 800865e:	833b      	strh	r3, [r7, #24]
    ddF_x += 2;
 8008660:	8bbb      	ldrh	r3, [r7, #28]
 8008662:	3302      	adds	r3, #2
 8008664:	b29b      	uxth	r3, r3
 8008666:	83bb      	strh	r3, [r7, #28]
    f += ddF_x;
 8008668:	8bfa      	ldrh	r2, [r7, #30]
 800866a:	8bbb      	ldrh	r3, [r7, #28]
 800866c:	4413      	add	r3, r2
 800866e:	b29b      	uxth	r3, r3
 8008670:	83fb      	strh	r3, [r7, #30]

    u8g2_draw_disc_section(u8g2, x, y, x0, y0, option);    
 8008672:	8978      	ldrh	r0, [r7, #10]
 8008674:	8afa      	ldrh	r2, [r7, #22]
 8008676:	8b39      	ldrh	r1, [r7, #24]
 8008678:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800867c:	9301      	str	r3, [sp, #4]
 800867e:	893b      	ldrh	r3, [r7, #8]
 8008680:	9300      	str	r3, [sp, #0]
 8008682:	4603      	mov	r3, r0
 8008684:	68f8      	ldr	r0, [r7, #12]
 8008686:	f7ff ff1d 	bl	80084c4 <u8g2_draw_disc_section>
  while ( x < y )
 800868a:	8b3a      	ldrh	r2, [r7, #24]
 800868c:	8afb      	ldrh	r3, [r7, #22]
 800868e:	429a      	cmp	r2, r3
 8008690:	d3d3      	bcc.n	800863a <u8g2_draw_disc+0x64>
  }
}
 8008692:	bf00      	nop
 8008694:	bf00      	nop
 8008696:	3720      	adds	r7, #32
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <u8g2_DrawDisc>:

void u8g2_DrawDisc(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rad, uint8_t option)
{
 800869c:	b590      	push	{r4, r7, lr}
 800869e:	b087      	sub	sp, #28
 80086a0:	af02      	add	r7, sp, #8
 80086a2:	60f8      	str	r0, [r7, #12]
 80086a4:	4608      	mov	r0, r1
 80086a6:	4611      	mov	r1, r2
 80086a8:	461a      	mov	r2, r3
 80086aa:	4603      	mov	r3, r0
 80086ac:	817b      	strh	r3, [r7, #10]
 80086ae:	460b      	mov	r3, r1
 80086b0:	813b      	strh	r3, [r7, #8]
 80086b2:	4613      	mov	r3, r2
 80086b4:	80fb      	strh	r3, [r7, #6]
  /* check for bounding box */
#ifdef U8G2_WITH_INTERSECTION
  {
    if ( u8g2_IsIntersection(u8g2, x0-rad, y0-rad, x0+rad+1, y0+rad+1) == 0 ) 
 80086b6:	897a      	ldrh	r2, [r7, #10]
 80086b8:	88fb      	ldrh	r3, [r7, #6]
 80086ba:	1ad3      	subs	r3, r2, r3
 80086bc:	b299      	uxth	r1, r3
 80086be:	893a      	ldrh	r2, [r7, #8]
 80086c0:	88fb      	ldrh	r3, [r7, #6]
 80086c2:	1ad3      	subs	r3, r2, r3
 80086c4:	b298      	uxth	r0, r3
 80086c6:	897a      	ldrh	r2, [r7, #10]
 80086c8:	88fb      	ldrh	r3, [r7, #6]
 80086ca:	4413      	add	r3, r2
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	3301      	adds	r3, #1
 80086d0:	b29c      	uxth	r4, r3
 80086d2:	893a      	ldrh	r2, [r7, #8]
 80086d4:	88fb      	ldrh	r3, [r7, #6]
 80086d6:	4413      	add	r3, r2
 80086d8:	b29b      	uxth	r3, r3
 80086da:	3301      	adds	r3, #1
 80086dc:	b29b      	uxth	r3, r3
 80086de:	9300      	str	r3, [sp, #0]
 80086e0:	4623      	mov	r3, r4
 80086e2:	4602      	mov	r2, r0
 80086e4:	68f8      	ldr	r0, [r7, #12]
 80086e6:	f000 ff93 	bl	8009610 <u8g2_IsIntersection>
 80086ea:	4603      	mov	r3, r0
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d00a      	beq.n	8008706 <u8g2_DrawDisc+0x6a>
      return;
  }
#endif /* U8G2_WITH_INTERSECTION */
  
  /* draw disc */
  u8g2_draw_disc(u8g2, x0, y0, rad, option);
 80086f0:	88f8      	ldrh	r0, [r7, #6]
 80086f2:	893a      	ldrh	r2, [r7, #8]
 80086f4:	8979      	ldrh	r1, [r7, #10]
 80086f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80086fa:	9300      	str	r3, [sp, #0]
 80086fc:	4603      	mov	r3, r0
 80086fe:	68f8      	ldr	r0, [r7, #12]
 8008700:	f7ff ff69 	bl	80085d6 <u8g2_draw_disc>
 8008704:	e000      	b.n	8008708 <u8g2_DrawDisc+0x6c>
      return;
 8008706:	bf00      	nop
}
 8008708:	3714      	adds	r7, #20
 800870a:	46bd      	mov	sp, r7
 800870c:	bd90      	pop	{r4, r7, pc}

0800870e <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 800870e:	b580      	push	{r7, lr}
 8008710:	b082      	sub	sp, #8
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f7ff fd71 	bl	80081fe <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f7ff fd82 	bl	8008226 <u8g2_NextPage>
 8008722:	4603      	mov	r3, r0
 8008724:	2b00      	cmp	r3, #0
 8008726:	d1f9      	bne.n	800871c <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 8008728:	2100      	movs	r1, #0
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f7ff fd4f 	bl	80081ce <u8g2_SetBufferCurrTileRow>
}
 8008730:	bf00      	nop
 8008732:	3708      	adds	r7, #8
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2208      	movs	r2, #8
 8008744:	701a      	strb	r2, [r3, #0]
  return buf;
 8008746:	4b03      	ldr	r3, [pc, #12]	@ (8008754 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8008748:	4618      	mov	r0, r3
 800874a:	370c      	adds	r7, #12
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr
 8008754:	200065b0 	.word	0x200065b0

08008758 <u8g2_Setup_st7920_s_128x64_f>:
  buf = u8g2_m_16_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
}
/* st7920 f */
void u8g2_Setup_st7920_s_128x64_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b088      	sub	sp, #32
 800875c:	af02      	add	r7, sp, #8
 800875e:	60f8      	str	r0, [r7, #12]
 8008760:	60b9      	str	r1, [r7, #8]
 8008762:	607a      	str	r2, [r7, #4]
 8008764:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7920_128x64, u8x8_cad_st7920_spi, byte_cb, gpio_and_delay_cb);
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	9300      	str	r3, [sp, #0]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	4a0b      	ldr	r2, [pc, #44]	@ (800879c <u8g2_Setup_st7920_s_128x64_f+0x44>)
 800876e:	490c      	ldr	r1, [pc, #48]	@ (80087a0 <u8g2_Setup_st7920_s_128x64_f+0x48>)
 8008770:	68f8      	ldr	r0, [r7, #12]
 8008772:	f001 fcf1 	bl	800a158 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8008776:	f107 0313 	add.w	r3, r7, #19
 800877a:	4618      	mov	r0, r3
 800877c:	f7ff ffdc 	bl	8008738 <u8g2_m_16_8_f>
 8008780:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
 8008782:	7cfa      	ldrb	r2, [r7, #19]
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	9300      	str	r3, [sp, #0]
 8008788:	4b06      	ldr	r3, [pc, #24]	@ (80087a4 <u8g2_Setup_st7920_s_128x64_f+0x4c>)
 800878a:	6979      	ldr	r1, [r7, #20]
 800878c:	68f8      	ldr	r0, [r7, #12]
 800878e:	f001 f812 	bl	80097b6 <u8g2_SetupBuffer>
}
 8008792:	bf00      	nop
 8008794:	3718      	adds	r7, #24
 8008796:	46bd      	mov	sp, r7
 8008798:	bd80      	pop	{r7, pc}
 800879a:	bf00      	nop
 800879c:	08009c81 	.word	0x08009c81
 80087a0:	08009f15 	.word	0x08009f15
 80087a4:	08009667 	.word	0x08009667

080087a8 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b083      	sub	sp, #12
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	460b      	mov	r3, r1
 80087b2:	70fb      	strb	r3, [r7, #3]
  font += offset;
 80087b4:	78fb      	ldrb	r3, [r7, #3]
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	4413      	add	r3, r2
 80087ba:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	781b      	ldrb	r3, [r3, #0]
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	370c      	adds	r7, #12
 80087c4:	46bd      	mov	sp, r7
 80087c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ca:	4770      	bx	lr

080087cc <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b085      	sub	sp, #20
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	460b      	mov	r3, r1
 80087d6:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 80087d8:	78fb      	ldrb	r3, [r7, #3]
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	4413      	add	r3, r2
 80087de:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	81fb      	strh	r3, [r7, #14]
    font++;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	3301      	adds	r3, #1
 80087ea:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 80087ec:	89fb      	ldrh	r3, [r7, #14]
 80087ee:	021b      	lsls	r3, r3, #8
 80087f0:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	781b      	ldrb	r3, [r3, #0]
 80087f6:	461a      	mov	r2, r3
 80087f8:	89fb      	ldrh	r3, [r7, #14]
 80087fa:	4413      	add	r3, r2
 80087fc:	81fb      	strh	r3, [r7, #14]
    return pos;
 80087fe:	89fb      	ldrh	r3, [r7, #14]
}
 8008800:	4618      	mov	r0, r3
 8008802:	3714      	adds	r7, #20
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr

0800880c <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b082      	sub	sp, #8
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8008816:	2100      	movs	r1, #0
 8008818:	6838      	ldr	r0, [r7, #0]
 800881a:	f7ff ffc5 	bl	80087a8 <u8g2_font_get_byte>
 800881e:	4603      	mov	r3, r0
 8008820:	461a      	mov	r2, r3
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8008826:	2101      	movs	r1, #1
 8008828:	6838      	ldr	r0, [r7, #0]
 800882a:	f7ff ffbd 	bl	80087a8 <u8g2_font_get_byte>
 800882e:	4603      	mov	r3, r0
 8008830:	461a      	mov	r2, r3
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8008836:	2102      	movs	r1, #2
 8008838:	6838      	ldr	r0, [r7, #0]
 800883a:	f7ff ffb5 	bl	80087a8 <u8g2_font_get_byte>
 800883e:	4603      	mov	r3, r0
 8008840:	461a      	mov	r2, r3
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8008846:	2103      	movs	r1, #3
 8008848:	6838      	ldr	r0, [r7, #0]
 800884a:	f7ff ffad 	bl	80087a8 <u8g2_font_get_byte>
 800884e:	4603      	mov	r3, r0
 8008850:	461a      	mov	r2, r3
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8008856:	2104      	movs	r1, #4
 8008858:	6838      	ldr	r0, [r7, #0]
 800885a:	f7ff ffa5 	bl	80087a8 <u8g2_font_get_byte>
 800885e:	4603      	mov	r3, r0
 8008860:	461a      	mov	r2, r3
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8008866:	2105      	movs	r1, #5
 8008868:	6838      	ldr	r0, [r7, #0]
 800886a:	f7ff ff9d 	bl	80087a8 <u8g2_font_get_byte>
 800886e:	4603      	mov	r3, r0
 8008870:	461a      	mov	r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8008876:	2106      	movs	r1, #6
 8008878:	6838      	ldr	r0, [r7, #0]
 800887a:	f7ff ff95 	bl	80087a8 <u8g2_font_get_byte>
 800887e:	4603      	mov	r3, r0
 8008880:	461a      	mov	r2, r3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8008886:	2107      	movs	r1, #7
 8008888:	6838      	ldr	r0, [r7, #0]
 800888a:	f7ff ff8d 	bl	80087a8 <u8g2_font_get_byte>
 800888e:	4603      	mov	r3, r0
 8008890:	461a      	mov	r2, r3
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8008896:	2108      	movs	r1, #8
 8008898:	6838      	ldr	r0, [r7, #0]
 800889a:	f7ff ff85 	bl	80087a8 <u8g2_font_get_byte>
 800889e:	4603      	mov	r3, r0
 80088a0:	461a      	mov	r2, r3
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 80088a6:	2109      	movs	r1, #9
 80088a8:	6838      	ldr	r0, [r7, #0]
 80088aa:	f7ff ff7d 	bl	80087a8 <u8g2_font_get_byte>
 80088ae:	4603      	mov	r3, r0
 80088b0:	b25a      	sxtb	r2, r3
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 80088b6:	210a      	movs	r1, #10
 80088b8:	6838      	ldr	r0, [r7, #0]
 80088ba:	f7ff ff75 	bl	80087a8 <u8g2_font_get_byte>
 80088be:	4603      	mov	r3, r0
 80088c0:	b25a      	sxtb	r2, r3
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80088c6:	210b      	movs	r1, #11
 80088c8:	6838      	ldr	r0, [r7, #0]
 80088ca:	f7ff ff6d 	bl	80087a8 <u8g2_font_get_byte>
 80088ce:	4603      	mov	r3, r0
 80088d0:	b25a      	sxtb	r2, r3
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 80088d6:	210c      	movs	r1, #12
 80088d8:	6838      	ldr	r0, [r7, #0]
 80088da:	f7ff ff65 	bl	80087a8 <u8g2_font_get_byte>
 80088de:	4603      	mov	r3, r0
 80088e0:	b25a      	sxtb	r2, r3
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 80088e6:	210d      	movs	r1, #13
 80088e8:	6838      	ldr	r0, [r7, #0]
 80088ea:	f7ff ff5d 	bl	80087a8 <u8g2_font_get_byte>
 80088ee:	4603      	mov	r3, r0
 80088f0:	b25a      	sxtb	r2, r3
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80088f6:	210e      	movs	r1, #14
 80088f8:	6838      	ldr	r0, [r7, #0]
 80088fa:	f7ff ff55 	bl	80087a8 <u8g2_font_get_byte>
 80088fe:	4603      	mov	r3, r0
 8008900:	b25a      	sxtb	r2, r3
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8008906:	210f      	movs	r1, #15
 8008908:	6838      	ldr	r0, [r7, #0]
 800890a:	f7ff ff4d 	bl	80087a8 <u8g2_font_get_byte>
 800890e:	4603      	mov	r3, r0
 8008910:	b25a      	sxtb	r2, r3
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8008916:	2110      	movs	r1, #16
 8008918:	6838      	ldr	r0, [r7, #0]
 800891a:	f7ff ff45 	bl	80087a8 <u8g2_font_get_byte>
 800891e:	4603      	mov	r3, r0
 8008920:	b25a      	sxtb	r2, r3
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8008926:	2111      	movs	r1, #17
 8008928:	6838      	ldr	r0, [r7, #0]
 800892a:	f7ff ff4f 	bl	80087cc <u8g2_font_get_word>
 800892e:	4603      	mov	r3, r0
 8008930:	461a      	mov	r2, r3
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8008936:	2113      	movs	r1, #19
 8008938:	6838      	ldr	r0, [r7, #0]
 800893a:	f7ff ff47 	bl	80087cc <u8g2_font_get_word>
 800893e:	4603      	mov	r3, r0
 8008940:	461a      	mov	r2, r3
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8008946:	2115      	movs	r1, #21
 8008948:	6838      	ldr	r0, [r7, #0]
 800894a:	f7ff ff3f 	bl	80087cc <u8g2_font_get_word>
 800894e:	4603      	mov	r3, r0
 8008950:	461a      	mov	r2, r3
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	82da      	strh	r2, [r3, #22]
#endif
}
 8008956:	bf00      	nop
 8008958:	3708      	adds	r7, #8
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}

0800895e <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 800895e:	b480      	push	{r7}
 8008960:	b085      	sub	sp, #20
 8008962:	af00      	add	r7, sp, #0
 8008964:	6078      	str	r0, [r7, #4]
 8008966:	460b      	mov	r3, r1
 8008968:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	7b1b      	ldrb	r3, [r3, #12]
 800896e:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	781b      	ldrb	r3, [r3, #0]
 8008976:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8008978:	7bfa      	ldrb	r2, [r7, #15]
 800897a:	7b7b      	ldrb	r3, [r7, #13]
 800897c:	fa42 f303 	asr.w	r3, r2, r3
 8008980:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8008982:	7b7b      	ldrb	r3, [r7, #13]
 8008984:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8008986:	7bba      	ldrb	r2, [r7, #14]
 8008988:	78fb      	ldrb	r3, [r7, #3]
 800898a:	4413      	add	r3, r2
 800898c:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 800898e:	7bbb      	ldrb	r3, [r7, #14]
 8008990:	2b07      	cmp	r3, #7
 8008992:	d91a      	bls.n	80089ca <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8008994:	2308      	movs	r3, #8
 8008996:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8008998:	7b3a      	ldrb	r2, [r7, #12]
 800899a:	7b7b      	ldrb	r3, [r7, #13]
 800899c:	1ad3      	subs	r3, r2, r3
 800899e:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	1c5a      	adds	r2, r3, #1
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	781b      	ldrb	r3, [r3, #0]
 80089b0:	461a      	mov	r2, r3
 80089b2:	7b3b      	ldrb	r3, [r7, #12]
 80089b4:	fa02 f303 	lsl.w	r3, r2, r3
 80089b8:	b25a      	sxtb	r2, r3
 80089ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80089be:	4313      	orrs	r3, r2
 80089c0:	b25b      	sxtb	r3, r3
 80089c2:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80089c4:	7bbb      	ldrb	r3, [r7, #14]
 80089c6:	3b08      	subs	r3, #8
 80089c8:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 80089ca:	78fb      	ldrb	r3, [r7, #3]
 80089cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80089d0:	fa02 f303 	lsl.w	r3, r2, r3
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	43db      	mvns	r3, r3
 80089d8:	b2da      	uxtb	r2, r3
 80089da:	7bfb      	ldrb	r3, [r7, #15]
 80089dc:	4013      	ands	r3, r2
 80089de:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	7bba      	ldrb	r2, [r7, #14]
 80089e4:	731a      	strb	r2, [r3, #12]
  return val;
 80089e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3714      	adds	r7, #20
 80089ec:	46bd      	mov	sp, r7
 80089ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f2:	4770      	bx	lr

080089f4 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b084      	sub	sp, #16
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
 80089fc:	460b      	mov	r3, r1
 80089fe:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8008a00:	78fb      	ldrb	r3, [r7, #3]
 8008a02:	4619      	mov	r1, r3
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f7ff ffaa 	bl	800895e <u8g2_font_decode_get_unsigned_bits>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8008a12:	78fb      	ldrb	r3, [r7, #3]
 8008a14:	3b01      	subs	r3, #1
 8008a16:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8008a18:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8008a1c:	78fb      	ldrb	r3, [r7, #3]
 8008a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a22:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8008a24:	7bfa      	ldrb	r2, [r7, #15]
 8008a26:	7bbb      	ldrb	r3, [r7, #14]
 8008a28:	1ad3      	subs	r3, r2, r3
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	73fb      	strb	r3, [r7, #15]
  return v;
 8008a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3710      	adds	r7, #16
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}

08008a3a <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8008a3a:	b490      	push	{r4, r7}
 8008a3c:	b082      	sub	sp, #8
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	4604      	mov	r4, r0
 8008a42:	4608      	mov	r0, r1
 8008a44:	4611      	mov	r1, r2
 8008a46:	461a      	mov	r2, r3
 8008a48:	4623      	mov	r3, r4
 8008a4a:	80fb      	strh	r3, [r7, #6]
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	717b      	strb	r3, [r7, #5]
 8008a50:	460b      	mov	r3, r1
 8008a52:	713b      	strb	r3, [r7, #4]
 8008a54:	4613      	mov	r3, r2
 8008a56:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8008a58:	78fb      	ldrb	r3, [r7, #3]
 8008a5a:	2b02      	cmp	r3, #2
 8008a5c:	d014      	beq.n	8008a88 <u8g2_add_vector_y+0x4e>
 8008a5e:	2b02      	cmp	r3, #2
 8008a60:	dc19      	bgt.n	8008a96 <u8g2_add_vector_y+0x5c>
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d002      	beq.n	8008a6c <u8g2_add_vector_y+0x32>
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	d007      	beq.n	8008a7a <u8g2_add_vector_y+0x40>
 8008a6a:	e014      	b.n	8008a96 <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 8008a6c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8008a70:	b29a      	uxth	r2, r3
 8008a72:	88fb      	ldrh	r3, [r7, #6]
 8008a74:	4413      	add	r3, r2
 8008a76:	80fb      	strh	r3, [r7, #6]
      break;
 8008a78:	e014      	b.n	8008aa4 <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 8008a7a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8008a7e:	b29a      	uxth	r2, r3
 8008a80:	88fb      	ldrh	r3, [r7, #6]
 8008a82:	4413      	add	r3, r2
 8008a84:	80fb      	strh	r3, [r7, #6]
      break;
 8008a86:	e00d      	b.n	8008aa4 <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 8008a88:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	88fa      	ldrh	r2, [r7, #6]
 8008a90:	1ad3      	subs	r3, r2, r3
 8008a92:	80fb      	strh	r3, [r7, #6]
      break;
 8008a94:	e006      	b.n	8008aa4 <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 8008a96:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	88fa      	ldrh	r2, [r7, #6]
 8008a9e:	1ad3      	subs	r3, r2, r3
 8008aa0:	80fb      	strh	r3, [r7, #6]
      break;      
 8008aa2:	bf00      	nop
  }
  return dy;
 8008aa4:	88fb      	ldrh	r3, [r7, #6]
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3708      	adds	r7, #8
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bc90      	pop	{r4, r7}
 8008aae:	4770      	bx	lr

08008ab0 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8008ab0:	b490      	push	{r4, r7}
 8008ab2:	b082      	sub	sp, #8
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	4608      	mov	r0, r1
 8008aba:	4611      	mov	r1, r2
 8008abc:	461a      	mov	r2, r3
 8008abe:	4623      	mov	r3, r4
 8008ac0:	80fb      	strh	r3, [r7, #6]
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	717b      	strb	r3, [r7, #5]
 8008ac6:	460b      	mov	r3, r1
 8008ac8:	713b      	strb	r3, [r7, #4]
 8008aca:	4613      	mov	r3, r2
 8008acc:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8008ace:	78fb      	ldrb	r3, [r7, #3]
 8008ad0:	2b02      	cmp	r3, #2
 8008ad2:	d014      	beq.n	8008afe <u8g2_add_vector_x+0x4e>
 8008ad4:	2b02      	cmp	r3, #2
 8008ad6:	dc19      	bgt.n	8008b0c <u8g2_add_vector_x+0x5c>
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d002      	beq.n	8008ae2 <u8g2_add_vector_x+0x32>
 8008adc:	2b01      	cmp	r3, #1
 8008ade:	d007      	beq.n	8008af0 <u8g2_add_vector_x+0x40>
 8008ae0:	e014      	b.n	8008b0c <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 8008ae2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8008ae6:	b29a      	uxth	r2, r3
 8008ae8:	88fb      	ldrh	r3, [r7, #6]
 8008aea:	4413      	add	r3, r2
 8008aec:	80fb      	strh	r3, [r7, #6]
      break;
 8008aee:	e014      	b.n	8008b1a <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 8008af0:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8008af4:	b29b      	uxth	r3, r3
 8008af6:	88fa      	ldrh	r2, [r7, #6]
 8008af8:	1ad3      	subs	r3, r2, r3
 8008afa:	80fb      	strh	r3, [r7, #6]
      break;
 8008afc:	e00d      	b.n	8008b1a <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 8008afe:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	88fa      	ldrh	r2, [r7, #6]
 8008b06:	1ad3      	subs	r3, r2, r3
 8008b08:	80fb      	strh	r3, [r7, #6]
      break;
 8008b0a:	e006      	b.n	8008b1a <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 8008b0c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8008b10:	b29a      	uxth	r2, r3
 8008b12:	88fb      	ldrh	r3, [r7, #6]
 8008b14:	4413      	add	r3, r2
 8008b16:	80fb      	strh	r3, [r7, #6]
      break;      
 8008b18:	bf00      	nop
  }
  return dx;
 8008b1a:	88fb      	ldrh	r3, [r7, #6]
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3708      	adds	r7, #8
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bc90      	pop	{r4, r7}
 8008b24:	4770      	bx	lr

08008b26 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8008b26:	b580      	push	{r7, lr}
 8008b28:	b088      	sub	sp, #32
 8008b2a:	af02      	add	r7, sp, #8
 8008b2c:	6078      	str	r0, [r7, #4]
 8008b2e:	460b      	mov	r3, r1
 8008b30:	70fb      	strb	r3, [r7, #3]
 8008b32:	4613      	mov	r3, r2
 8008b34:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	3360      	adds	r3, #96	@ 0x60
 8008b3a:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8008b3c:	78fb      	ldrb	r3, [r7, #3]
 8008b3e:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8008b46:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8008b4e:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8008b56:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8008b58:	7bfa      	ldrb	r2, [r7, #15]
 8008b5a:	7d7b      	ldrb	r3, [r7, #21]
 8008b5c:	1ad3      	subs	r3, r2, r3
 8008b5e:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8008b60:	7bfb      	ldrb	r3, [r7, #15]
 8008b62:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8008b64:	7dfa      	ldrb	r2, [r7, #23]
 8008b66:	7bfb      	ldrb	r3, [r7, #15]
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	d201      	bcs.n	8008b70 <u8g2_font_decode_len+0x4a>
      current = cnt;
 8008b6c:	7dfb      	ldrb	r3, [r7, #23]
 8008b6e:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	889b      	ldrh	r3, [r3, #4]
 8008b74:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	88db      	ldrh	r3, [r3, #6]
 8008b7a:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8008b7c:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8008b80:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	7c1b      	ldrb	r3, [r3, #16]
 8008b88:	89b8      	ldrh	r0, [r7, #12]
 8008b8a:	f7ff ff91 	bl	8008ab0 <u8g2_add_vector_x>
 8008b8e:	4603      	mov	r3, r0
 8008b90:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8008b92:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8008b96:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	7c1b      	ldrb	r3, [r3, #16]
 8008b9e:	8978      	ldrh	r0, [r7, #10]
 8008ba0:	f7ff ff4b 	bl	8008a3a <u8g2_add_vector_y>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8008ba8:	78bb      	ldrb	r3, [r7, #2]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d010      	beq.n	8008bd0 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	7b9a      	ldrb	r2, [r3, #14]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8008bb8:	7dbb      	ldrb	r3, [r7, #22]
 8008bba:	b298      	uxth	r0, r3
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	7c1b      	ldrb	r3, [r3, #16]
 8008bc0:	897a      	ldrh	r2, [r7, #10]
 8008bc2:	89b9      	ldrh	r1, [r7, #12]
 8008bc4:	9300      	str	r3, [sp, #0]
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f000 fbfe 	bl	80093ca <u8g2_DrawHVLine>
 8008bce:	e013      	b.n	8008bf8 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8008bd0:	693b      	ldr	r3, [r7, #16]
 8008bd2:	7b5b      	ldrb	r3, [r3, #13]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d10f      	bne.n	8008bf8 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	7bda      	ldrb	r2, [r3, #15]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8008be2:	7dbb      	ldrb	r3, [r7, #22]
 8008be4:	b298      	uxth	r0, r3
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	7c1b      	ldrb	r3, [r3, #16]
 8008bea:	897a      	ldrh	r2, [r7, #10]
 8008bec:	89b9      	ldrh	r1, [r7, #12]
 8008bee:	9300      	str	r3, [sp, #0]
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 fbe9 	bl	80093ca <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8008bf8:	7dfa      	ldrb	r2, [r7, #23]
 8008bfa:	7bfb      	ldrb	r3, [r7, #15]
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d309      	bcc.n	8008c14 <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 8008c00:	7dfa      	ldrb	r2, [r7, #23]
 8008c02:	7bfb      	ldrb	r3, [r7, #15]
 8008c04:	1ad3      	subs	r3, r2, r3
 8008c06:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	757b      	strb	r3, [r7, #21]
    ly++;
 8008c0c:	7d3b      	ldrb	r3, [r7, #20]
 8008c0e:	3301      	adds	r3, #1
 8008c10:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8008c12:	e79d      	b.n	8008b50 <u8g2_font_decode_len+0x2a>
      break;
 8008c14:	bf00      	nop
  }
  lx += cnt;
 8008c16:	7d7a      	ldrb	r2, [r7, #21]
 8008c18:	7dfb      	ldrb	r3, [r7, #23]
 8008c1a:	4413      	add	r3, r2
 8008c1c:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8008c1e:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 8008c26:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	725a      	strb	r2, [r3, #9]
}
 8008c2e:	bf00      	nop
 8008c30:	3718      	adds	r7, #24
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}

08008c36 <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8008c36:	b580      	push	{r7, lr}
 8008c38:	b084      	sub	sp, #16
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]
 8008c3e:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	3360      	adds	r3, #96	@ 0x60
 8008c44:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	683a      	ldr	r2, [r7, #0]
 8008c4a:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	2200      	movs	r2, #0
 8008c50:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8008c58:	4619      	mov	r1, r3
 8008c5a:	68f8      	ldr	r0, [r7, #12]
 8008c5c:	f7ff fe7f 	bl	800895e <u8g2_font_decode_get_unsigned_bits>
 8008c60:	4603      	mov	r3, r0
 8008c62:	b25a      	sxtb	r2, r3
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 8008c6e:	4619      	mov	r1, r3
 8008c70:	68f8      	ldr	r0, [r7, #12]
 8008c72:	f7ff fe74 	bl	800895e <u8g2_font_decode_get_unsigned_bits>
 8008c76:	4603      	mov	r3, r0
 8008c78:	b25a      	sxtb	r2, r3
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	7b9b      	ldrb	r3, [r3, #14]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	bf0c      	ite	eq
 8008c90:	2301      	moveq	r3, #1
 8008c92:	2300      	movne	r3, #0
 8008c94:	b2db      	uxtb	r3, r3
 8008c96:	461a      	mov	r2, r3
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	73da      	strb	r2, [r3, #15]
}
 8008c9c:	bf00      	nop
 8008c9e:	3710      	adds	r7, #16
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}

08008ca4 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b08a      	sub	sp, #40	@ 0x28
 8008ca8:	af02      	add	r7, sp, #8
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	3360      	adds	r3, #96	@ 0x60
 8008cb2:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8008cb4:	6839      	ldr	r1, [r7, #0]
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f7ff ffbd 	bl	8008c36 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8008cc2:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 8008cca:	4619      	mov	r1, r3
 8008ccc:	6978      	ldr	r0, [r7, #20]
 8008cce:	f7ff fe91 	bl	80089f4 <u8g2_font_decode_get_signed_bits>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8008cdc:	4619      	mov	r1, r3
 8008cde:	6978      	ldr	r0, [r7, #20]
 8008ce0:	f7ff fe88 	bl	80089f4 <u8g2_font_decode_get_signed_bits>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8008cee:	4619      	mov	r1, r3
 8008cf0:	6978      	ldr	r0, [r7, #20]
 8008cf2:	f7ff fe7f 	bl	80089f4 <u8g2_font_decode_get_signed_bits>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	f340 80d7 	ble.w	8008eb4 <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	8898      	ldrh	r0, [r3, #4]
 8008d0a:	7cfa      	ldrb	r2, [r7, #19]
 8008d0c:	7c7b      	ldrb	r3, [r7, #17]
 8008d0e:	4413      	add	r3, r2
 8008d10:	b2db      	uxtb	r3, r3
 8008d12:	425b      	negs	r3, r3
 8008d14:	b2db      	uxtb	r3, r3
 8008d16:	b25a      	sxtb	r2, r3
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	7c1b      	ldrb	r3, [r3, #16]
 8008d1c:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8008d20:	f7ff fec6 	bl	8008ab0 <u8g2_add_vector_x>
 8008d24:	4603      	mov	r3, r0
 8008d26:	461a      	mov	r2, r3
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	88d8      	ldrh	r0, [r3, #6]
 8008d30:	7cfa      	ldrb	r2, [r7, #19]
 8008d32:	7c7b      	ldrb	r3, [r7, #17]
 8008d34:	4413      	add	r3, r2
 8008d36:	b2db      	uxtb	r3, r3
 8008d38:	425b      	negs	r3, r3
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	b25a      	sxtb	r2, r3
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	7c1b      	ldrb	r3, [r3, #16]
 8008d42:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8008d46:	f7ff fe78 	bl	8008a3a <u8g2_add_vector_y>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	461a      	mov	r2, r3
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	889b      	ldrh	r3, [r3, #4]
 8008d56:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	88db      	ldrh	r3, [r3, #6]
 8008d5c:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 8008d5e:	8bfb      	ldrh	r3, [r7, #30]
 8008d60:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 8008d62:	8b7b      	ldrh	r3, [r7, #26]
 8008d64:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	7c1b      	ldrb	r3, [r3, #16]
 8008d6a:	2b03      	cmp	r3, #3
 8008d6c:	d85a      	bhi.n	8008e24 <u8g2_font_decode_glyph+0x180>
 8008d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8008d74 <u8g2_font_decode_glyph+0xd0>)
 8008d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d74:	08008d85 	.word	0x08008d85
 8008d78:	08008da1 	.word	0x08008da1
 8008d7c:	08008dc9 	.word	0x08008dc9
 8008d80:	08008dfd 	.word	0x08008dfd
      {
	case 0:
	    x1 += decode->glyph_width;
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8008d8a:	b29a      	uxth	r2, r3
 8008d8c:	8bbb      	ldrh	r3, [r7, #28]
 8008d8e:	4413      	add	r3, r2
 8008d90:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 8008d92:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8008d96:	b29a      	uxth	r2, r3
 8008d98:	8b3b      	ldrh	r3, [r7, #24]
 8008d9a:	4413      	add	r3, r2
 8008d9c:	833b      	strh	r3, [r7, #24]
	    break;
 8008d9e:	e041      	b.n	8008e24 <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8008da0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	8bfa      	ldrh	r2, [r7, #30]
 8008da8:	1ad3      	subs	r3, r2, r3
 8008daa:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8008dac:	8bfb      	ldrh	r3, [r7, #30]
 8008dae:	3301      	adds	r3, #1
 8008db0:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8008db2:	8bbb      	ldrh	r3, [r7, #28]
 8008db4:	3301      	adds	r3, #1
 8008db6:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	8b3b      	ldrh	r3, [r7, #24]
 8008dc2:	4413      	add	r3, r2
 8008dc4:	833b      	strh	r3, [r7, #24]
	    break;
 8008dc6:	e02d      	b.n	8008e24 <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8008dce:	b29b      	uxth	r3, r3
 8008dd0:	8bfa      	ldrh	r2, [r7, #30]
 8008dd2:	1ad3      	subs	r3, r2, r3
 8008dd4:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8008dd6:	8bfb      	ldrh	r3, [r7, #30]
 8008dd8:	3301      	adds	r3, #1
 8008dda:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8008ddc:	8bbb      	ldrh	r3, [r7, #28]
 8008dde:	3301      	adds	r3, #1
 8008de0:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 8008de2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	8b7a      	ldrh	r2, [r7, #26]
 8008dea:	1ad3      	subs	r3, r2, r3
 8008dec:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8008dee:	8b7b      	ldrh	r3, [r7, #26]
 8008df0:	3301      	adds	r3, #1
 8008df2:	837b      	strh	r3, [r7, #26]
	    y1++;
 8008df4:	8b3b      	ldrh	r3, [r7, #24]
 8008df6:	3301      	adds	r3, #1
 8008df8:	833b      	strh	r3, [r7, #24]
	    break;	  
 8008dfa:	e013      	b.n	8008e24 <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 8008dfc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8008e00:	b29a      	uxth	r2, r3
 8008e02:	8bbb      	ldrh	r3, [r7, #28]
 8008e04:	4413      	add	r3, r2
 8008e06:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	8b7a      	ldrh	r2, [r7, #26]
 8008e12:	1ad3      	subs	r3, r2, r3
 8008e14:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8008e16:	8b7b      	ldrh	r3, [r7, #26]
 8008e18:	3301      	adds	r3, #1
 8008e1a:	837b      	strh	r3, [r7, #26]
	    y1++;
 8008e1c:	8b3b      	ldrh	r3, [r7, #24]
 8008e1e:	3301      	adds	r3, #1
 8008e20:	833b      	strh	r3, [r7, #24]
	    break;	  
 8008e22:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8008e24:	8bb8      	ldrh	r0, [r7, #28]
 8008e26:	8b7a      	ldrh	r2, [r7, #26]
 8008e28:	8bf9      	ldrh	r1, [r7, #30]
 8008e2a:	8b3b      	ldrh	r3, [r7, #24]
 8008e2c:	9300      	str	r3, [sp, #0]
 8008e2e:	4603      	mov	r3, r0
 8008e30:	6878      	ldr	r0, [r7, #4]
 8008e32:	f000 fbed 	bl	8009610 <u8g2_IsIntersection>
 8008e36:	4603      	mov	r3, r0
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d102      	bne.n	8008e42 <u8g2_font_decode_glyph+0x19e>
	return d;
 8008e3c:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8008e40:	e03a      	b.n	8008eb8 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	2200      	movs	r2, #0
 8008e46:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8008e54:	4619      	mov	r1, r3
 8008e56:	6978      	ldr	r0, [r7, #20]
 8008e58:	f7ff fd81 	bl	800895e <u8g2_font_decode_get_unsigned_bits>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8008e66:	4619      	mov	r1, r3
 8008e68:	6978      	ldr	r0, [r7, #20]
 8008e6a:	f7ff fd78 	bl	800895e <u8g2_font_decode_get_unsigned_bits>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8008e72:	7bfb      	ldrb	r3, [r7, #15]
 8008e74:	2200      	movs	r2, #0
 8008e76:	4619      	mov	r1, r3
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f7ff fe54 	bl	8008b26 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8008e7e:	7bbb      	ldrb	r3, [r7, #14]
 8008e80:	2201      	movs	r2, #1
 8008e82:	4619      	mov	r1, r3
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f7ff fe4e 	bl	8008b26 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8008e8a:	2101      	movs	r1, #1
 8008e8c:	6978      	ldr	r0, [r7, #20]
 8008e8e:	f7ff fd66 	bl	800895e <u8g2_font_decode_get_unsigned_bits>
 8008e92:	4603      	mov	r3, r0
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d1ec      	bne.n	8008e72 <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8008e9e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8008ea2:	429a      	cmp	r2, r3
 8008ea4:	dd00      	ble.n	8008ea8 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8008ea6:	e7d2      	b.n	8008e4e <u8g2_font_decode_glyph+0x1aa>
	break;
 8008ea8:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	7b9a      	ldrb	r2, [r3, #14]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 8008eb4:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3720      	adds	r7, #32
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}

08008ec0 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b086      	sub	sp, #24
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
 8008ec8:	460b      	mov	r3, r1
 8008eca:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ed0:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	3317      	adds	r3, #23
 8008ed6:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8008ed8:	887b      	ldrh	r3, [r7, #2]
 8008eda:	2bff      	cmp	r3, #255	@ 0xff
 8008edc:	d82a      	bhi.n	8008f34 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 8008ede:	887b      	ldrh	r3, [r7, #2]
 8008ee0:	2b60      	cmp	r3, #96	@ 0x60
 8008ee2:	d907      	bls.n	8008ef4 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8008eea:	461a      	mov	r2, r3
 8008eec:	697b      	ldr	r3, [r7, #20]
 8008eee:	4413      	add	r3, r2
 8008ef0:	617b      	str	r3, [r7, #20]
 8008ef2:	e009      	b.n	8008f08 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8008ef4:	887b      	ldrh	r3, [r7, #2]
 8008ef6:	2b40      	cmp	r3, #64	@ 0x40
 8008ef8:	d906      	bls.n	8008f08 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8008f00:	461a      	mov	r2, r3
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	4413      	add	r3, r2
 8008f06:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	3301      	adds	r3, #1
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d04e      	beq.n	8008fb0 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	781b      	ldrb	r3, [r3, #0]
 8008f16:	461a      	mov	r2, r3
 8008f18:	887b      	ldrh	r3, [r7, #2]
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d102      	bne.n	8008f24 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	3302      	adds	r3, #2
 8008f22:	e049      	b.n	8008fb8 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	3301      	adds	r3, #1
 8008f28:	781b      	ldrb	r3, [r3, #0]
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	697b      	ldr	r3, [r7, #20]
 8008f2e:	4413      	add	r3, r2
 8008f30:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8008f32:	e7e9      	b.n	8008f08 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	4413      	add	r3, r2
 8008f40:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8008f46:	2100      	movs	r1, #0
 8008f48:	6938      	ldr	r0, [r7, #16]
 8008f4a:	f7ff fc3f 	bl	80087cc <u8g2_font_get_word>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	461a      	mov	r2, r3
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	4413      	add	r3, r2
 8008f56:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8008f58:	2102      	movs	r1, #2
 8008f5a:	6938      	ldr	r0, [r7, #16]
 8008f5c:	f7ff fc36 	bl	80087cc <u8g2_font_get_word>
 8008f60:	4603      	mov	r3, r0
 8008f62:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	3304      	adds	r3, #4
 8008f68:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8008f6a:	89fa      	ldrh	r2, [r7, #14]
 8008f6c:	887b      	ldrh	r3, [r7, #2]
 8008f6e:	429a      	cmp	r2, r3
 8008f70:	d3e9      	bcc.n	8008f46 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	781b      	ldrb	r3, [r3, #0]
 8008f76:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8008f78:	89fb      	ldrh	r3, [r7, #14]
 8008f7a:	021b      	lsls	r3, r3, #8
 8008f7c:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	3301      	adds	r3, #1
 8008f82:	781b      	ldrb	r3, [r3, #0]
 8008f84:	461a      	mov	r2, r3
 8008f86:	89fb      	ldrh	r3, [r7, #14]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8008f8c:	89fb      	ldrh	r3, [r7, #14]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d010      	beq.n	8008fb4 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 8008f92:	89fa      	ldrh	r2, [r7, #14]
 8008f94:	887b      	ldrh	r3, [r7, #2]
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d102      	bne.n	8008fa0 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	3303      	adds	r3, #3
 8008f9e:	e00b      	b.n	8008fb8 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	3302      	adds	r3, #2
 8008fa4:	781b      	ldrb	r3, [r3, #0]
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	4413      	add	r3, r2
 8008fac:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8008fae:	e7e0      	b.n	8008f72 <u8g2_font_get_glyph_data+0xb2>
	break;
 8008fb0:	bf00      	nop
 8008fb2:	e000      	b.n	8008fb6 <u8g2_font_get_glyph_data+0xf6>
	break;
 8008fb4:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8008fb6:	2300      	movs	r3, #0
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3718      	adds	r7, #24
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b086      	sub	sp, #24
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	60f8      	str	r0, [r7, #12]
 8008fc8:	4608      	mov	r0, r1
 8008fca:	4611      	mov	r1, r2
 8008fcc:	461a      	mov	r2, r3
 8008fce:	4603      	mov	r3, r0
 8008fd0:	817b      	strh	r3, [r7, #10]
 8008fd2:	460b      	mov	r3, r1
 8008fd4:	813b      	strh	r3, [r7, #8]
 8008fd6:	4613      	mov	r3, r2
 8008fd8:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	897a      	ldrh	r2, [r7, #10]
 8008fe2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	893a      	ldrh	r2, [r7, #8]
 8008fea:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8008fee:	88fb      	ldrh	r3, [r7, #6]
 8008ff0:	4619      	mov	r1, r3
 8008ff2:	68f8      	ldr	r0, [r7, #12]
 8008ff4:	f7ff ff64 	bl	8008ec0 <u8g2_font_get_glyph_data>
 8008ff8:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d005      	beq.n	800900c <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8009000:	6939      	ldr	r1, [r7, #16]
 8009002:	68f8      	ldr	r0, [r7, #12]
 8009004:	f7ff fe4e 	bl	8008ca4 <u8g2_font_decode_glyph>
 8009008:	4603      	mov	r3, r0
 800900a:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 800900c:	8afb      	ldrh	r3, [r7, #22]
}
 800900e:	4618      	mov	r0, r3
 8009010:	3718      	adds	r7, #24
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
	...

08009018 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	4608      	mov	r0, r1
 8009022:	4611      	mov	r1, r2
 8009024:	461a      	mov	r2, r3
 8009026:	4603      	mov	r3, r0
 8009028:	817b      	strh	r3, [r7, #10]
 800902a:	460b      	mov	r3, r1
 800902c:	813b      	strh	r3, [r7, #8]
 800902e:	4613      	mov	r3, r2
 8009030:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8009038:	2b03      	cmp	r3, #3
 800903a:	d833      	bhi.n	80090a4 <u8g2_DrawGlyph+0x8c>
 800903c:	a201      	add	r2, pc, #4	@ (adr r2, 8009044 <u8g2_DrawGlyph+0x2c>)
 800903e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009042:	bf00      	nop
 8009044:	08009055 	.word	0x08009055
 8009048:	08009069 	.word	0x08009069
 800904c:	0800907d 	.word	0x0800907d
 8009050:	08009091 	.word	0x08009091
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009058:	68f8      	ldr	r0, [r7, #12]
 800905a:	4798      	blx	r3
 800905c:	4603      	mov	r3, r0
 800905e:	461a      	mov	r2, r3
 8009060:	893b      	ldrh	r3, [r7, #8]
 8009062:	4413      	add	r3, r2
 8009064:	813b      	strh	r3, [r7, #8]
      break;
 8009066:	e01d      	b.n	80090a4 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800906c:	68f8      	ldr	r0, [r7, #12]
 800906e:	4798      	blx	r3
 8009070:	4603      	mov	r3, r0
 8009072:	461a      	mov	r2, r3
 8009074:	897b      	ldrh	r3, [r7, #10]
 8009076:	1a9b      	subs	r3, r3, r2
 8009078:	817b      	strh	r3, [r7, #10]
      break;
 800907a:	e013      	b.n	80090a4 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009080:	68f8      	ldr	r0, [r7, #12]
 8009082:	4798      	blx	r3
 8009084:	4603      	mov	r3, r0
 8009086:	461a      	mov	r2, r3
 8009088:	893b      	ldrh	r3, [r7, #8]
 800908a:	1a9b      	subs	r3, r3, r2
 800908c:	813b      	strh	r3, [r7, #8]
      break;
 800908e:	e009      	b.n	80090a4 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009094:	68f8      	ldr	r0, [r7, #12]
 8009096:	4798      	blx	r3
 8009098:	4603      	mov	r3, r0
 800909a:	461a      	mov	r2, r3
 800909c:	897b      	ldrh	r3, [r7, #10]
 800909e:	4413      	add	r3, r2
 80090a0:	817b      	strh	r3, [r7, #10]
      break;
 80090a2:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 80090a4:	88fb      	ldrh	r3, [r7, #6]
 80090a6:	893a      	ldrh	r2, [r7, #8]
 80090a8:	8979      	ldrh	r1, [r7, #10]
 80090aa:	68f8      	ldr	r0, [r7, #12]
 80090ac:	f7ff ff88 	bl	8008fc0 <u8g2_font_draw_glyph>
 80090b0:	4603      	mov	r3, r0
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3710      	adds	r7, #16
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}
 80090ba:	bf00      	nop

080090bc <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b086      	sub	sp, #24
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	607b      	str	r3, [r7, #4]
 80090c6:	460b      	mov	r3, r1
 80090c8:	817b      	strh	r3, [r7, #10]
 80090ca:	4613      	mov	r3, r2
 80090cc:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 80090ce:	68f8      	ldr	r0, [r7, #12]
 80090d0:	f000 fcf5 	bl	8009abe <u8x8_utf8_init>
  sum = 0;
 80090d4:	2300      	movs	r3, #0
 80090d6:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	687a      	ldr	r2, [r7, #4]
 80090de:	7812      	ldrb	r2, [r2, #0]
 80090e0:	4611      	mov	r1, r2
 80090e2:	68f8      	ldr	r0, [r7, #12]
 80090e4:	4798      	blx	r3
 80090e6:	4603      	mov	r3, r0
 80090e8:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 80090ea:	8abb      	ldrh	r3, [r7, #20]
 80090ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d038      	beq.n	8009166 <u8g2_draw_string+0xaa>
      break;
    str++;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	3301      	adds	r3, #1
 80090f8:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 80090fa:	8abb      	ldrh	r3, [r7, #20]
 80090fc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009100:	4293      	cmp	r3, r2
 8009102:	d0e9      	beq.n	80090d8 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8009104:	8abb      	ldrh	r3, [r7, #20]
 8009106:	893a      	ldrh	r2, [r7, #8]
 8009108:	8979      	ldrh	r1, [r7, #10]
 800910a:	68f8      	ldr	r0, [r7, #12]
 800910c:	f7ff ff84 	bl	8009018 <u8g2_DrawGlyph>
 8009110:	4603      	mov	r3, r0
 8009112:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800911a:	2b03      	cmp	r3, #3
 800911c:	d81e      	bhi.n	800915c <u8g2_draw_string+0xa0>
 800911e:	a201      	add	r2, pc, #4	@ (adr r2, 8009124 <u8g2_draw_string+0x68>)
 8009120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009124:	08009135 	.word	0x08009135
 8009128:	0800913f 	.word	0x0800913f
 800912c:	08009149 	.word	0x08009149
 8009130:	08009153 	.word	0x08009153
      {
	case 0:
	  x += delta;
 8009134:	897a      	ldrh	r2, [r7, #10]
 8009136:	8a7b      	ldrh	r3, [r7, #18]
 8009138:	4413      	add	r3, r2
 800913a:	817b      	strh	r3, [r7, #10]
	  break;
 800913c:	e00e      	b.n	800915c <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 800913e:	893a      	ldrh	r2, [r7, #8]
 8009140:	8a7b      	ldrh	r3, [r7, #18]
 8009142:	4413      	add	r3, r2
 8009144:	813b      	strh	r3, [r7, #8]
	  break;
 8009146:	e009      	b.n	800915c <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8009148:	897a      	ldrh	r2, [r7, #10]
 800914a:	8a7b      	ldrh	r3, [r7, #18]
 800914c:	1ad3      	subs	r3, r2, r3
 800914e:	817b      	strh	r3, [r7, #10]
	  break;
 8009150:	e004      	b.n	800915c <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8009152:	893a      	ldrh	r2, [r7, #8]
 8009154:	8a7b      	ldrh	r3, [r7, #18]
 8009156:	1ad3      	subs	r3, r2, r3
 8009158:	813b      	strh	r3, [r7, #8]
	  break;
 800915a:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 800915c:	8afa      	ldrh	r2, [r7, #22]
 800915e:	8a7b      	ldrh	r3, [r7, #18]
 8009160:	4413      	add	r3, r2
 8009162:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8009164:	e7b8      	b.n	80090d8 <u8g2_draw_string+0x1c>
      break;
 8009166:	bf00      	nop
    }
  }
  return sum;
 8009168:	8afb      	ldrh	r3, [r7, #22]
}
 800916a:	4618      	mov	r0, r3
 800916c:	3718      	adds	r7, #24
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}
 8009172:	bf00      	nop

08009174 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	60f8      	str	r0, [r7, #12]
 800917c:	607b      	str	r3, [r7, #4]
 800917e:	460b      	mov	r3, r1
 8009180:	817b      	strh	r3, [r7, #10]
 8009182:	4613      	mov	r3, r2
 8009184:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	4a06      	ldr	r2, [pc, #24]	@ (80091a4 <u8g2_DrawStr+0x30>)
 800918a:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 800918c:	893a      	ldrh	r2, [r7, #8]
 800918e:	8979      	ldrh	r1, [r7, #10]
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	68f8      	ldr	r0, [r7, #12]
 8009194:	f7ff ff92 	bl	80090bc <u8g2_draw_string>
 8009198:	4603      	mov	r3, r0
}
 800919a:	4618      	mov	r0, r3
 800919c:	3710      	adds	r7, #16
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}
 80091a2:	bf00      	nop
 80091a4:	08009adb 	.word	0x08009adb

080091a8 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b083      	sub	sp, #12
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d05d      	beq.n	8009274 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d04d      	beq.n	8009276 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d11c      	bne.n	800921e <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 80091f0:	429a      	cmp	r2, r3
 80091f2:	da05      	bge.n	8009200 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 800920c:	429a      	cmp	r2, r3
 800920e:	dd32      	ble.n	8009276 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 800921c:	e02b      	b.n	8009276 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8009224:	461a      	mov	r2, r3
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 800922c:	4619      	mov	r1, r3
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8009234:	440b      	add	r3, r1
 8009236:	429a      	cmp	r2, r3
 8009238:	da0d      	bge.n	8009256 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8009240:	b2da      	uxtb	r2, r3
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8009248:	b2db      	uxtb	r3, r3
 800924a:	4413      	add	r3, r2
 800924c:	b2db      	uxtb	r3, r3
 800924e:	b25a      	sxtb	r2, r3
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8009262:	429a      	cmp	r2, r3
 8009264:	dd07      	ble.n	8009276 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8009272:	e000      	b.n	8009276 <u8g2_UpdateRefHeight+0xce>
    return;
 8009274:	bf00      	nop
  }  
}
 8009276:	370c      	adds	r7, #12
 8009278:	46bd      	mov	sp, r7
 800927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927e:	4770      	bx	lr

08009280 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8009280:	b480      	push	{r7}
 8009282:	b083      	sub	sp, #12
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  return 0;
 8009288:	2300      	movs	r3, #0
}
 800928a:	4618      	mov	r0, r3
 800928c:	370c      	adds	r7, #12
 800928e:	46bd      	mov	sp, r7
 8009290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009294:	4770      	bx	lr
	...

08009298 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8009298:	b480      	push	{r7}
 800929a:	b083      	sub	sp, #12
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	4a04      	ldr	r2, [pc, #16]	@ (80092b4 <u8g2_SetFontPosBaseline+0x1c>)
 80092a4:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80092a6:	bf00      	nop
 80092a8:	370c      	adds	r7, #12
 80092aa:	46bd      	mov	sp, r7
 80092ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b0:	4770      	bx	lr
 80092b2:	bf00      	nop
 80092b4:	08009281 	.word	0x08009281

080092b8 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092c6:	683a      	ldr	r2, [r7, #0]
 80092c8:	429a      	cmp	r2, r3
 80092ca:	d00b      	beq.n	80092e4 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	683a      	ldr	r2, [r7, #0]
 80092d0:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	3374      	adds	r3, #116	@ 0x74
 80092d6:	6839      	ldr	r1, [r7, #0]
 80092d8:	4618      	mov	r0, r3
 80092da:	f7ff fa97 	bl	800880c <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f7ff ff62 	bl	80091a8 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 80092e4:	bf00      	nop
 80092e6:	3708      	adds	r7, #8
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}

080092ec <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 80092ec:	b480      	push	{r7}
 80092ee:	b087      	sub	sp, #28
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	60f8      	str	r0, [r7, #12]
 80092f4:	60b9      	str	r1, [r7, #8]
 80092f6:	4611      	mov	r1, r2
 80092f8:	461a      	mov	r2, r3
 80092fa:	460b      	mov	r3, r1
 80092fc:	80fb      	strh	r3, [r7, #6]
 80092fe:	4613      	mov	r3, r2
 8009300:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	881b      	ldrh	r3, [r3, #0]
 8009306:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 8009308:	8afb      	ldrh	r3, [r7, #22]
 800930a:	82bb      	strh	r3, [r7, #20]
  b += *len;
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	881a      	ldrh	r2, [r3, #0]
 8009310:	8abb      	ldrh	r3, [r7, #20]
 8009312:	4413      	add	r3, r2
 8009314:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8009316:	8afa      	ldrh	r2, [r7, #22]
 8009318:	8abb      	ldrh	r3, [r7, #20]
 800931a:	429a      	cmp	r2, r3
 800931c:	d90b      	bls.n	8009336 <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 800931e:	8afa      	ldrh	r2, [r7, #22]
 8009320:	88bb      	ldrh	r3, [r7, #4]
 8009322:	429a      	cmp	r2, r3
 8009324:	d205      	bcs.n	8009332 <u8g2_clip_intersection2+0x46>
    {
      b = d;
 8009326:	88bb      	ldrh	r3, [r7, #4]
 8009328:	82bb      	strh	r3, [r7, #20]
      b--;
 800932a:	8abb      	ldrh	r3, [r7, #20]
 800932c:	3b01      	subs	r3, #1
 800932e:	82bb      	strh	r3, [r7, #20]
 8009330:	e001      	b.n	8009336 <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 8009332:	88fb      	ldrh	r3, [r7, #6]
 8009334:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8009336:	8afa      	ldrh	r2, [r7, #22]
 8009338:	88bb      	ldrh	r3, [r7, #4]
 800933a:	429a      	cmp	r2, r3
 800933c:	d301      	bcc.n	8009342 <u8g2_clip_intersection2+0x56>
    return 0;
 800933e:	2300      	movs	r3, #0
 8009340:	e01c      	b.n	800937c <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 8009342:	8aba      	ldrh	r2, [r7, #20]
 8009344:	88fb      	ldrh	r3, [r7, #6]
 8009346:	429a      	cmp	r2, r3
 8009348:	d801      	bhi.n	800934e <u8g2_clip_intersection2+0x62>
    return 0;
 800934a:	2300      	movs	r3, #0
 800934c:	e016      	b.n	800937c <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 800934e:	8afa      	ldrh	r2, [r7, #22]
 8009350:	88fb      	ldrh	r3, [r7, #6]
 8009352:	429a      	cmp	r2, r3
 8009354:	d201      	bcs.n	800935a <u8g2_clip_intersection2+0x6e>
    a = c;
 8009356:	88fb      	ldrh	r3, [r7, #6]
 8009358:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 800935a:	8aba      	ldrh	r2, [r7, #20]
 800935c:	88bb      	ldrh	r3, [r7, #4]
 800935e:	429a      	cmp	r2, r3
 8009360:	d901      	bls.n	8009366 <u8g2_clip_intersection2+0x7a>
    b = d;
 8009362:	88bb      	ldrh	r3, [r7, #4]
 8009364:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	8afa      	ldrh	r2, [r7, #22]
 800936a:	801a      	strh	r2, [r3, #0]
  b -= a;
 800936c:	8aba      	ldrh	r2, [r7, #20]
 800936e:	8afb      	ldrh	r3, [r7, #22]
 8009370:	1ad3      	subs	r3, r2, r3
 8009372:	82bb      	strh	r3, [r7, #20]
  *len = b;
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	8aba      	ldrh	r2, [r7, #20]
 8009378:	801a      	strh	r2, [r3, #0]
  return 1;
 800937a:	2301      	movs	r3, #1
}
 800937c:	4618      	mov	r0, r3
 800937e:	371c      	adds	r7, #28
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8009388:	b590      	push	{r4, r7, lr}
 800938a:	b087      	sub	sp, #28
 800938c:	af02      	add	r7, sp, #8
 800938e:	60f8      	str	r0, [r7, #12]
 8009390:	4608      	mov	r0, r1
 8009392:	4611      	mov	r1, r2
 8009394:	461a      	mov	r2, r3
 8009396:	4603      	mov	r3, r0
 8009398:	817b      	strh	r3, [r7, #10]
 800939a:	460b      	mov	r3, r1
 800939c:	813b      	strh	r3, [r7, #8]
 800939e:	4613      	mov	r3, r2
 80093a0:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093a6:	893a      	ldrh	r2, [r7, #8]
 80093a8:	1ad3      	subs	r3, r2, r3
 80093aa:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 80093b0:	88f8      	ldrh	r0, [r7, #6]
 80093b2:	893a      	ldrh	r2, [r7, #8]
 80093b4:	8979      	ldrh	r1, [r7, #10]
 80093b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80093ba:	9300      	str	r3, [sp, #0]
 80093bc:	4603      	mov	r3, r0
 80093be:	68f8      	ldr	r0, [r7, #12]
 80093c0:	47a0      	blx	r4
}
 80093c2:	bf00      	nop
 80093c4:	3714      	adds	r7, #20
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd90      	pop	{r4, r7, pc}

080093ca <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80093ca:	b590      	push	{r4, r7, lr}
 80093cc:	b087      	sub	sp, #28
 80093ce:	af02      	add	r7, sp, #8
 80093d0:	60f8      	str	r0, [r7, #12]
 80093d2:	4608      	mov	r0, r1
 80093d4:	4611      	mov	r1, r2
 80093d6:	461a      	mov	r2, r3
 80093d8:	4603      	mov	r3, r0
 80093da:	817b      	strh	r3, [r7, #10]
 80093dc:	460b      	mov	r3, r1
 80093de:	813b      	strh	r3, [r7, #8]
 80093e0:	4613      	mov	r3, r2
 80093e2:	80fb      	strh	r3, [r7, #6]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d075      	beq.n	80094da <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 80093ee:	88fb      	ldrh	r3, [r7, #6]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d072      	beq.n	80094da <u8g2_DrawHVLine+0x110>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 80093f4:	88fb      	ldrh	r3, [r7, #6]
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	d91a      	bls.n	8009430 <u8g2_DrawHVLine+0x66>
      {
	if ( dir == 2 )
 80093fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80093fe:	2b02      	cmp	r3, #2
 8009400:	d109      	bne.n	8009416 <u8g2_DrawHVLine+0x4c>
	{
	  x -= len;
 8009402:	897a      	ldrh	r2, [r7, #10]
 8009404:	88fb      	ldrh	r3, [r7, #6]
 8009406:	1ad3      	subs	r3, r2, r3
 8009408:	b29b      	uxth	r3, r3
 800940a:	817b      	strh	r3, [r7, #10]
	  x++;
 800940c:	897b      	ldrh	r3, [r7, #10]
 800940e:	3301      	adds	r3, #1
 8009410:	b29b      	uxth	r3, r3
 8009412:	817b      	strh	r3, [r7, #10]
 8009414:	e00c      	b.n	8009430 <u8g2_DrawHVLine+0x66>
	}
	else if ( dir == 3 )
 8009416:	f897 3020 	ldrb.w	r3, [r7, #32]
 800941a:	2b03      	cmp	r3, #3
 800941c:	d108      	bne.n	8009430 <u8g2_DrawHVLine+0x66>
	{
	  y -= len;
 800941e:	893a      	ldrh	r2, [r7, #8]
 8009420:	88fb      	ldrh	r3, [r7, #6]
 8009422:	1ad3      	subs	r3, r2, r3
 8009424:	b29b      	uxth	r3, r3
 8009426:	813b      	strh	r3, [r7, #8]
	  y++;
 8009428:	893b      	ldrh	r3, [r7, #8]
 800942a:	3301      	adds	r3, #1
 800942c:	b29b      	uxth	r3, r3
 800942e:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 8009430:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009434:	f003 0301 	and.w	r3, r3, #1
 8009438:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 800943c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d11a      	bne.n	800947a <u8g2_DrawHVLine+0xb0>
      {
	if ( y < u8g2->user_y0 )
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 800944a:	893b      	ldrh	r3, [r7, #8]
 800944c:	429a      	cmp	r2, r3
 800944e:	d83b      	bhi.n	80094c8 <u8g2_DrawHVLine+0xfe>
	  return;
	if ( y >= u8g2->user_y1 )
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8009456:	893b      	ldrh	r3, [r7, #8]
 8009458:	429a      	cmp	r2, r3
 800945a:	d937      	bls.n	80094cc <u8g2_DrawHVLine+0x102>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8009468:	1db9      	adds	r1, r7, #6
 800946a:	f107 000a 	add.w	r0, r7, #10
 800946e:	f7ff ff3d 	bl	80092ec <u8g2_clip_intersection2>
 8009472:	4603      	mov	r3, r0
 8009474:	2b00      	cmp	r3, #0
 8009476:	d11a      	bne.n	80094ae <u8g2_DrawHVLine+0xe4>
	  return;
 8009478:	e02f      	b.n	80094da <u8g2_DrawHVLine+0x110>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8009480:	897b      	ldrh	r3, [r7, #10]
 8009482:	429a      	cmp	r2, r3
 8009484:	d824      	bhi.n	80094d0 <u8g2_DrawHVLine+0x106>
	  return;
	if ( x >= u8g2->user_x1 )
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800948c:	897b      	ldrh	r3, [r7, #10]
 800948e:	429a      	cmp	r2, r3
 8009490:	d920      	bls.n	80094d4 <u8g2_DrawHVLine+0x10a>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 800949e:	1db9      	adds	r1, r7, #6
 80094a0:	f107 0008 	add.w	r0, r7, #8
 80094a4:	f7ff ff22 	bl	80092ec <u8g2_clip_intersection2>
 80094a8:	4603      	mov	r3, r0
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d014      	beq.n	80094d8 <u8g2_DrawHVLine+0x10e>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094b2:	689c      	ldr	r4, [r3, #8]
 80094b4:	8979      	ldrh	r1, [r7, #10]
 80094b6:	893a      	ldrh	r2, [r7, #8]
 80094b8:	88f8      	ldrh	r0, [r7, #6]
 80094ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80094be:	9300      	str	r3, [sp, #0]
 80094c0:	4603      	mov	r3, r0
 80094c2:	68f8      	ldr	r0, [r7, #12]
 80094c4:	47a0      	blx	r4
 80094c6:	e008      	b.n	80094da <u8g2_DrawHVLine+0x110>
	  return;
 80094c8:	bf00      	nop
 80094ca:	e006      	b.n	80094da <u8g2_DrawHVLine+0x110>
	  return;
 80094cc:	bf00      	nop
 80094ce:	e004      	b.n	80094da <u8g2_DrawHVLine+0x110>
	  return;
 80094d0:	bf00      	nop
 80094d2:	e002      	b.n	80094da <u8g2_DrawHVLine+0x110>
	  return;
 80094d4:	bf00      	nop
 80094d6:	e000      	b.n	80094da <u8g2_DrawHVLine+0x110>
	  return;
 80094d8:	bf00      	nop
    }
}
 80094da:	3714      	adds	r7, #20
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd90      	pop	{r4, r7, pc}

080094e0 <u8g2_DrawHLine>:

void u8g2_DrawHLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b086      	sub	sp, #24
 80094e4:	af02      	add	r7, sp, #8
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	4608      	mov	r0, r1
 80094ea:	4611      	mov	r1, r2
 80094ec:	461a      	mov	r2, r3
 80094ee:	4603      	mov	r3, r0
 80094f0:	817b      	strh	r3, [r7, #10]
 80094f2:	460b      	mov	r3, r1
 80094f4:	813b      	strh	r3, [r7, #8]
 80094f6:	4613      	mov	r3, r2
 80094f8:	80fb      	strh	r3, [r7, #6]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 0);
 80094fa:	88fb      	ldrh	r3, [r7, #6]
 80094fc:	893a      	ldrh	r2, [r7, #8]
 80094fe:	8979      	ldrh	r1, [r7, #10]
 8009500:	2000      	movs	r0, #0
 8009502:	9000      	str	r0, [sp, #0]
 8009504:	68f8      	ldr	r0, [r7, #12]
 8009506:	f7ff ff60 	bl	80093ca <u8g2_DrawHVLine>
}
 800950a:	bf00      	nop
 800950c:	3710      	adds	r7, #16
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <u8g2_DrawVLine>:

void u8g2_DrawVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 8009512:	b580      	push	{r7, lr}
 8009514:	b086      	sub	sp, #24
 8009516:	af02      	add	r7, sp, #8
 8009518:	60f8      	str	r0, [r7, #12]
 800951a:	4608      	mov	r0, r1
 800951c:	4611      	mov	r1, r2
 800951e:	461a      	mov	r2, r3
 8009520:	4603      	mov	r3, r0
 8009522:	817b      	strh	r3, [r7, #10]
 8009524:	460b      	mov	r3, r1
 8009526:	813b      	strh	r3, [r7, #8]
 8009528:	4613      	mov	r3, r2
 800952a:	80fb      	strh	r3, [r7, #6]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+1, y+len) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
 800952c:	88fb      	ldrh	r3, [r7, #6]
 800952e:	893a      	ldrh	r2, [r7, #8]
 8009530:	8979      	ldrh	r1, [r7, #10]
 8009532:	2001      	movs	r0, #1
 8009534:	9000      	str	r0, [sp, #0]
 8009536:	68f8      	ldr	r0, [r7, #12]
 8009538:	f7ff ff47 	bl	80093ca <u8g2_DrawHVLine>
}
 800953c:	bf00      	nop
 800953e:	3710      	adds	r7, #16
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <u8g2_DrawPixel>:

void u8g2_DrawPixel(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b084      	sub	sp, #16
 8009548:	af02      	add	r7, sp, #8
 800954a:	6078      	str	r0, [r7, #4]
 800954c:	460b      	mov	r3, r1
 800954e:	807b      	strh	r3, [r7, #2]
 8009550:	4613      	mov	r3, r2
 8009552:	803b      	strh	r3, [r7, #0]
#ifdef U8G2_WITH_INTERSECTION
  if ( y < u8g2->user_y0 )
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 800955a:	883a      	ldrh	r2, [r7, #0]
 800955c:	429a      	cmp	r2, r3
 800955e:	d31a      	bcc.n	8009596 <u8g2_DrawPixel+0x52>
    return;
  if ( y >= u8g2->user_y1 )
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8009566:	883a      	ldrh	r2, [r7, #0]
 8009568:	429a      	cmp	r2, r3
 800956a:	d216      	bcs.n	800959a <u8g2_DrawPixel+0x56>
    return;
  if ( x < u8g2->user_x0 )
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8009572:	887a      	ldrh	r2, [r7, #2]
 8009574:	429a      	cmp	r2, r3
 8009576:	d312      	bcc.n	800959e <u8g2_DrawPixel+0x5a>
    return;
  if ( x >= u8g2->user_x1 )
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800957e:	887a      	ldrh	r2, [r7, #2]
 8009580:	429a      	cmp	r2, r3
 8009582:	d20e      	bcs.n	80095a2 <u8g2_DrawPixel+0x5e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8009584:	883a      	ldrh	r2, [r7, #0]
 8009586:	8879      	ldrh	r1, [r7, #2]
 8009588:	2300      	movs	r3, #0
 800958a:	9300      	str	r3, [sp, #0]
 800958c:	2301      	movs	r3, #1
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f7ff ff1b 	bl	80093ca <u8g2_DrawHVLine>
 8009594:	e006      	b.n	80095a4 <u8g2_DrawPixel+0x60>
    return;
 8009596:	bf00      	nop
 8009598:	e004      	b.n	80095a4 <u8g2_DrawPixel+0x60>
    return;
 800959a:	bf00      	nop
 800959c:	e002      	b.n	80095a4 <u8g2_DrawPixel+0x60>
    return;
 800959e:	bf00      	nop
 80095a0:	e000      	b.n	80095a4 <u8g2_DrawPixel+0x60>
    return;
 80095a2:	bf00      	nop
}
 80095a4:	3708      	adds	r7, #8
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}

080095aa <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 80095aa:	b490      	push	{r4, r7}
 80095ac:	b082      	sub	sp, #8
 80095ae:	af00      	add	r7, sp, #0
 80095b0:	4604      	mov	r4, r0
 80095b2:	4608      	mov	r0, r1
 80095b4:	4611      	mov	r1, r2
 80095b6:	461a      	mov	r2, r3
 80095b8:	4623      	mov	r3, r4
 80095ba:	80fb      	strh	r3, [r7, #6]
 80095bc:	4603      	mov	r3, r0
 80095be:	80bb      	strh	r3, [r7, #4]
 80095c0:	460b      	mov	r3, r1
 80095c2:	807b      	strh	r3, [r7, #2]
 80095c4:	4613      	mov	r3, r2
 80095c6:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 80095c8:	887a      	ldrh	r2, [r7, #2]
 80095ca:	88bb      	ldrh	r3, [r7, #4]
 80095cc:	429a      	cmp	r2, r3
 80095ce:	d20d      	bcs.n	80095ec <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 80095d0:	883a      	ldrh	r2, [r7, #0]
 80095d2:	88fb      	ldrh	r3, [r7, #6]
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d901      	bls.n	80095dc <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 80095d8:	2301      	movs	r3, #1
 80095da:	e014      	b.n	8009606 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 80095dc:	887a      	ldrh	r2, [r7, #2]
 80095de:	883b      	ldrh	r3, [r7, #0]
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d901      	bls.n	80095e8 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 80095e4:	2301      	movs	r3, #1
 80095e6:	e00e      	b.n	8009606 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80095e8:	2300      	movs	r3, #0
 80095ea:	e00c      	b.n	8009606 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 80095ec:	883a      	ldrh	r2, [r7, #0]
 80095ee:	88fb      	ldrh	r3, [r7, #6]
 80095f0:	429a      	cmp	r2, r3
 80095f2:	d907      	bls.n	8009604 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 80095f4:	887a      	ldrh	r2, [r7, #2]
 80095f6:	883b      	ldrh	r3, [r7, #0]
 80095f8:	429a      	cmp	r2, r3
 80095fa:	d901      	bls.n	8009600 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 80095fc:	2301      	movs	r3, #1
 80095fe:	e002      	b.n	8009606 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8009600:	2300      	movs	r3, #0
 8009602:	e000      	b.n	8009606 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8009604:	2300      	movs	r3, #0
    }
  }
}
 8009606:	4618      	mov	r0, r3
 8009608:	3708      	adds	r7, #8
 800960a:	46bd      	mov	sp, r7
 800960c:	bc90      	pop	{r4, r7}
 800960e:	4770      	bx	lr

08009610 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b084      	sub	sp, #16
 8009614:	af00      	add	r7, sp, #0
 8009616:	60f8      	str	r0, [r7, #12]
 8009618:	4608      	mov	r0, r1
 800961a:	4611      	mov	r1, r2
 800961c:	461a      	mov	r2, r3
 800961e:	4603      	mov	r3, r0
 8009620:	817b      	strh	r3, [r7, #10]
 8009622:	460b      	mov	r3, r1
 8009624:	813b      	strh	r3, [r7, #8]
 8009626:	4613      	mov	r3, r2
 8009628:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 8009636:	8b3b      	ldrh	r3, [r7, #24]
 8009638:	893a      	ldrh	r2, [r7, #8]
 800963a:	f7ff ffb6 	bl	80095aa <u8g2_is_intersection_decision_tree>
 800963e:	4603      	mov	r3, r0
 8009640:	2b00      	cmp	r3, #0
 8009642:	d101      	bne.n	8009648 <u8g2_IsIntersection+0x38>
    return 0; 
 8009644:	2300      	movs	r3, #0
 8009646:	e00a      	b.n	800965e <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8009654:	88fb      	ldrh	r3, [r7, #6]
 8009656:	897a      	ldrh	r2, [r7, #10]
 8009658:	f7ff ffa7 	bl	80095aa <u8g2_is_intersection_decision_tree>
 800965c:	4603      	mov	r3, r0
}
 800965e:	4618      	mov	r0, r3
 8009660:	3710      	adds	r7, #16
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}

08009666 <u8g2_ll_hvline_horizontal_right_lsb>:
    all clipping done
*/

/* SH1122, LD7032, ST7920, ST7986, LC7981, T6963, SED1330, RA8835, MAX7219, LS0 */ 
void u8g2_ll_hvline_horizontal_right_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8009666:	b480      	push	{r7}
 8009668:	b089      	sub	sp, #36	@ 0x24
 800966a:	af00      	add	r7, sp, #0
 800966c:	60f8      	str	r0, [r7, #12]
 800966e:	4608      	mov	r0, r1
 8009670:	4611      	mov	r1, r2
 8009672:	461a      	mov	r2, r3
 8009674:	4603      	mov	r3, r0
 8009676:	817b      	strh	r3, [r7, #10]
 8009678:	460b      	mov	r3, r1
 800967a:	813b      	strh	r3, [r7, #8]
 800967c:	4613      	mov	r3, r2
 800967e:	80fb      	strh	r3, [r7, #6]
  uint16_t offset;
  uint8_t *ptr;
  uint8_t bit_pos;
  uint8_t mask;
  uint8_t tile_width = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	7c1b      	ldrb	r3, [r3, #16]
 8009686:	76bb      	strb	r3, [r7, #26]

  bit_pos = x;		/* overflow truncate is ok here... */
 8009688:	897b      	ldrh	r3, [r7, #10]
 800968a:	767b      	strb	r3, [r7, #25]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 800968c:	7e7b      	ldrb	r3, [r7, #25]
 800968e:	f003 0307 	and.w	r3, r3, #7
 8009692:	767b      	strb	r3, [r7, #25]
  mask = 128;
 8009694:	2380      	movs	r3, #128	@ 0x80
 8009696:	76fb      	strb	r3, [r7, #27]
  mask >>= bit_pos;
 8009698:	7efa      	ldrb	r2, [r7, #27]
 800969a:	7e7b      	ldrb	r3, [r7, #25]
 800969c:	fa42 f303 	asr.w	r3, r2, r3
 80096a0:	76fb      	strb	r3, [r7, #27]

  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 80096a2:	893b      	ldrh	r3, [r7, #8]
 80096a4:	82fb      	strh	r3, [r7, #22]
  offset *= tile_width;
 80096a6:	7ebb      	ldrb	r3, [r7, #26]
 80096a8:	b29b      	uxth	r3, r3
 80096aa:	8afa      	ldrh	r2, [r7, #22]
 80096ac:	fb12 f303 	smulbb	r3, r2, r3
 80096b0:	82fb      	strh	r3, [r7, #22]
  offset += x>>3;
 80096b2:	897b      	ldrh	r3, [r7, #10]
 80096b4:	08db      	lsrs	r3, r3, #3
 80096b6:	b29a      	uxth	r2, r3
 80096b8:	8afb      	ldrh	r3, [r7, #22]
 80096ba:	4413      	add	r3, r2
 80096bc:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096c2:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 80096c4:	8afb      	ldrh	r3, [r7, #22]
 80096c6:	69fa      	ldr	r2, [r7, #28]
 80096c8:	4413      	add	r3, r2
 80096ca:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 80096cc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d129      	bne.n	8009728 <u8g2_ll_hvline_horizontal_right_lsb+0xc2>
  {
      
    do
    {

      if ( u8g2->draw_color <= 1 )
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80096da:	2b01      	cmp	r3, #1
 80096dc:	d806      	bhi.n	80096ec <u8g2_ll_hvline_horizontal_right_lsb+0x86>
	*ptr |= mask;
 80096de:	69fb      	ldr	r3, [r7, #28]
 80096e0:	781a      	ldrb	r2, [r3, #0]
 80096e2:	7efb      	ldrb	r3, [r7, #27]
 80096e4:	4313      	orrs	r3, r2
 80096e6:	b2da      	uxtb	r2, r3
 80096e8:	69fb      	ldr	r3, [r7, #28]
 80096ea:	701a      	strb	r2, [r3, #0]
      if ( u8g2->draw_color != 1 )
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80096f2:	2b01      	cmp	r3, #1
 80096f4:	d006      	beq.n	8009704 <u8g2_ll_hvline_horizontal_right_lsb+0x9e>
	*ptr ^= mask;
 80096f6:	69fb      	ldr	r3, [r7, #28]
 80096f8:	781a      	ldrb	r2, [r3, #0]
 80096fa:	7efb      	ldrb	r3, [r7, #27]
 80096fc:	4053      	eors	r3, r2
 80096fe:	b2da      	uxtb	r2, r3
 8009700:	69fb      	ldr	r3, [r7, #28]
 8009702:	701a      	strb	r2, [r3, #0]
      
      mask >>= 1;
 8009704:	7efb      	ldrb	r3, [r7, #27]
 8009706:	085b      	lsrs	r3, r3, #1
 8009708:	76fb      	strb	r3, [r7, #27]
      if ( mask == 0 )
 800970a:	7efb      	ldrb	r3, [r7, #27]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d104      	bne.n	800971a <u8g2_ll_hvline_horizontal_right_lsb+0xb4>
      {
	mask = 128;
 8009710:	2380      	movs	r3, #128	@ 0x80
 8009712:	76fb      	strb	r3, [r7, #27]
        ptr++;
 8009714:	69fb      	ldr	r3, [r7, #28]
 8009716:	3301      	adds	r3, #1
 8009718:	61fb      	str	r3, [r7, #28]
      }
      
      //x++;
      len--;
 800971a:	88fb      	ldrh	r3, [r7, #6]
 800971c:	3b01      	subs	r3, #1
 800971e:	80fb      	strh	r3, [r7, #6]
    } while( len != 0 );
 8009720:	88fb      	ldrh	r3, [r7, #6]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d1d6      	bne.n	80096d4 <u8g2_ll_hvline_horizontal_right_lsb+0x6e>
      ptr += tile_width;
      //y++;
      len--;
    } while( len != 0 );
  }
}
 8009726:	e021      	b.n	800976c <u8g2_ll_hvline_horizontal_right_lsb+0x106>
      if ( u8g2->draw_color <= 1 )
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 800972e:	2b01      	cmp	r3, #1
 8009730:	d806      	bhi.n	8009740 <u8g2_ll_hvline_horizontal_right_lsb+0xda>
	*ptr |= mask;
 8009732:	69fb      	ldr	r3, [r7, #28]
 8009734:	781a      	ldrb	r2, [r3, #0]
 8009736:	7efb      	ldrb	r3, [r7, #27]
 8009738:	4313      	orrs	r3, r2
 800973a:	b2da      	uxtb	r2, r3
 800973c:	69fb      	ldr	r3, [r7, #28]
 800973e:	701a      	strb	r2, [r3, #0]
      if ( u8g2->draw_color != 1 )
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8009746:	2b01      	cmp	r3, #1
 8009748:	d006      	beq.n	8009758 <u8g2_ll_hvline_horizontal_right_lsb+0xf2>
	*ptr ^= mask;
 800974a:	69fb      	ldr	r3, [r7, #28]
 800974c:	781a      	ldrb	r2, [r3, #0]
 800974e:	7efb      	ldrb	r3, [r7, #27]
 8009750:	4053      	eors	r3, r2
 8009752:	b2da      	uxtb	r2, r3
 8009754:	69fb      	ldr	r3, [r7, #28]
 8009756:	701a      	strb	r2, [r3, #0]
      ptr += tile_width;
 8009758:	7ebb      	ldrb	r3, [r7, #26]
 800975a:	69fa      	ldr	r2, [r7, #28]
 800975c:	4413      	add	r3, r2
 800975e:	61fb      	str	r3, [r7, #28]
      len--;
 8009760:	88fb      	ldrh	r3, [r7, #6]
 8009762:	3b01      	subs	r3, #1
 8009764:	80fb      	strh	r3, [r7, #6]
    } while( len != 0 );
 8009766:	88fb      	ldrh	r3, [r7, #6]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d1dd      	bne.n	8009728 <u8g2_ll_hvline_horizontal_right_lsb+0xc2>
}
 800976c:	bf00      	nop
 800976e:	3724      	adds	r7, #36	@ 0x24
 8009770:	46bd      	mov	sp, r7
 8009772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009776:	4770      	bx	lr

08009778 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b082      	sub	sp, #8
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2200      	movs	r2, #0
 8009784:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2200      	movs	r2, #0
 800978c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009796:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80097a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	4798      	blx	r3
}
 80097ae:	bf00      	nop
 80097b0:	3708      	adds	r7, #8
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}

080097b6 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 80097b6:	b580      	push	{r7, lr}
 80097b8:	b084      	sub	sp, #16
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	60f8      	str	r0, [r7, #12]
 80097be:	60b9      	str	r1, [r7, #8]
 80097c0:	603b      	str	r3, [r7, #0]
 80097c2:	4613      	mov	r3, r2
 80097c4:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2200      	movs	r2, #0
 80097ca:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	683a      	ldr	r2, [r7, #0]
 80097d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	68ba      	ldr	r2, [r7, #8]
 80097d6:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	79fa      	ldrb	r2, [r7, #7]
 80097dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	2200      	movs	r2, #0
 80097e4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	2200      	movs	r2, #0
 80097ec:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2200      	movs	r2, #0
 80097fc:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2201      	movs	r2, #1
 8009804:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2201      	movs	r2, #1
 800980c:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	69ba      	ldr	r2, [r7, #24]
 8009814:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	68f8      	ldr	r0, [r7, #12]
 800981e:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8009820:	68f8      	ldr	r0, [r7, #12]
 8009822:	f7ff ffa9 	bl	8009778 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8009826:	68f8      	ldr	r0, [r7, #12]
 8009828:	f7ff fd36 	bl	8009298 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2200      	movs	r2, #0
 8009830:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 8009834:	bf00      	nop
 8009836:	3710      	adds	r7, #16
 8009838:	46bd      	mov	sp, r7
 800983a:	bd80      	pop	{r7, pc}

0800983c <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 800983c:	b480      	push	{r7}
 800983e:	b085      	sub	sp, #20
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009850:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8009852:	89fb      	ldrh	r3, [r7, #14]
 8009854:	00db      	lsls	r3, r3, #3
 8009856:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	89fa      	ldrh	r2, [r7, #14]
 800985c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	7c1b      	ldrb	r3, [r3, #16]
 8009862:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 8009864:	89fb      	ldrh	r3, [r7, #14]
 8009866:	00db      	lsls	r3, r3, #3
 8009868:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	89fa      	ldrh	r2, [r7, #14]
 800986e:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8009876:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8009878:	89fb      	ldrh	r3, [r7, #14]
 800987a:	00db      	lsls	r3, r3, #3
 800987c:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	89fa      	ldrh	r2, [r7, #14]
 8009882:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800988a:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 800988c:	89fb      	ldrh	r3, [r7, #14]
 800988e:	687a      	ldr	r2, [r7, #4]
 8009890:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 8009894:	4413      	add	r3, r2
 8009896:	68ba      	ldr	r2, [r7, #8]
 8009898:	7c52      	ldrb	r2, [r2, #17]
 800989a:	4293      	cmp	r3, r2
 800989c:	dd07      	ble.n	80098ae <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	7c5b      	ldrb	r3, [r3, #17]
 80098a2:	461a      	mov	r2, r3
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80098aa:	1ad3      	subs	r3, r2, r3
 80098ac:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80098ae:	89fb      	ldrh	r3, [r7, #14]
 80098b0:	00db      	lsls	r3, r3, #3
 80098b2:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 80098d0:	89fb      	ldrh	r3, [r7, #14]
 80098d2:	4413      	add	r3, r2
 80098d4:	b29a      	uxth	r2, r3
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	8a9a      	ldrh	r2, [r3, #20]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	8ada      	ldrh	r2, [r3, #22]
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 80098f0:	bf00      	nop
 80098f2:	3714      	adds	r7, #20
 80098f4:	46bd      	mov	sp, r7
 80098f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fa:	4770      	bx	lr

080098fc <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af02      	add	r7, sp, #8
 8009902:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800991c:	9300      	str	r3, [sp, #0]
 800991e:	4603      	mov	r3, r0
 8009920:	6878      	ldr	r0, [r7, #4]
 8009922:	f7ff fe75 	bl	8009610 <u8g2_IsIntersection>
 8009926:	4603      	mov	r3, r0
 8009928:	2b00      	cmp	r3, #0
 800992a:	d104      	bne.n	8009936 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8009934:	e03b      	b.n	80099ae <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2201      	movs	r2, #1
 800993a:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800994a:	429a      	cmp	r2, r3
 800994c:	d205      	bcs.n	800995a <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009966:	429a      	cmp	r2, r3
 8009968:	d905      	bls.n	8009976 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009982:	429a      	cmp	r2, r3
 8009984:	d205      	bcs.n	8009992 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800999e:	429a      	cmp	r2, r3
 80099a0:	d905      	bls.n	80099ae <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 80099ae:	bf00      	nop
 80099b0:	3708      	adds	r7, #8
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}

080099b6 <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 80099b6:	b580      	push	{r7, lr}
 80099b8:	b082      	sub	sp, #8
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f7ff ff3c 	bl	800983c <u8g2_update_dimension_common>
}
 80099c4:	bf00      	nop
 80099c6:	3708      	adds	r7, #8
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b082      	sub	sp, #8
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2200      	movs	r2, #0
 80099d8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2200      	movs	r2, #0
 80099ec:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80099fc:	429a      	cmp	r2, r3
 80099fe:	d30a      	bcc.n	8009a16 <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8009a0c:	1ad3      	subs	r3, r2, r3
 8009a0e:	b29a      	uxth	r2, r3
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009a22:	1ad3      	subs	r3, r2, r3
 8009a24:	b29a      	uxth	r2, r3
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f7ff ff65 	bl	80098fc <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8009a32:	bf00      	nop
 8009a34:	3708      	adds	r7, #8
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}

08009a3a <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8009a3a:	b580      	push	{r7, lr}
 8009a3c:	b088      	sub	sp, #32
 8009a3e:	af02      	add	r7, sp, #8
 8009a40:	60f8      	str	r0, [r7, #12]
 8009a42:	4608      	mov	r0, r1
 8009a44:	4611      	mov	r1, r2
 8009a46:	461a      	mov	r2, r3
 8009a48:	4603      	mov	r3, r0
 8009a4a:	817b      	strh	r3, [r7, #10]
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	813b      	strh	r3, [r7, #8]
 8009a50:	4613      	mov	r3, r2
 8009a52:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009a5a:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 8009a5c:	8aba      	ldrh	r2, [r7, #20]
 8009a5e:	893b      	ldrh	r3, [r7, #8]
 8009a60:	1ad3      	subs	r3, r2, r3
 8009a62:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009a6a:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 8009a6c:	8afa      	ldrh	r2, [r7, #22]
 8009a6e:	897b      	ldrh	r3, [r7, #10]
 8009a70:	1ad3      	subs	r3, r2, r3
 8009a72:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 8009a74:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d107      	bne.n	8009a8c <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 8009a7c:	8abb      	ldrh	r3, [r7, #20]
 8009a7e:	3b01      	subs	r3, #1
 8009a80:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 8009a82:	8afa      	ldrh	r2, [r7, #22]
 8009a84:	88fb      	ldrh	r3, [r7, #6]
 8009a86:	1ad3      	subs	r3, r2, r3
 8009a88:	82fb      	strh	r3, [r7, #22]
 8009a8a:	e00a      	b.n	8009aa2 <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 8009a8c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009a90:	2b01      	cmp	r3, #1
 8009a92:	d106      	bne.n	8009aa2 <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 8009a94:	8afb      	ldrh	r3, [r7, #22]
 8009a96:	3b01      	subs	r3, #1
 8009a98:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 8009a9a:	8aba      	ldrh	r2, [r7, #20]
 8009a9c:	88fb      	ldrh	r3, [r7, #6]
 8009a9e:	1ad3      	subs	r3, r2, r3
 8009aa0:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 8009aa2:	88f8      	ldrh	r0, [r7, #6]
 8009aa4:	8aba      	ldrh	r2, [r7, #20]
 8009aa6:	8af9      	ldrh	r1, [r7, #22]
 8009aa8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009aac:	9300      	str	r3, [sp, #0]
 8009aae:	4603      	mov	r3, r0
 8009ab0:	68f8      	ldr	r0, [r7, #12]
 8009ab2:	f7ff fc69 	bl	8009388 <u8g2_draw_hv_line_2dir>
}
 8009ab6:	bf00      	nop
 8009ab8:	3718      	adds	r7, #24
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}

08009abe <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8009abe:	b480      	push	{r7}
 8009ac0:	b083      	sub	sp, #12
 8009ac2:	af00      	add	r7, sp, #0
 8009ac4:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 8009ace:	bf00      	nop
 8009ad0:	370c      	adds	r7, #12
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad8:	4770      	bx	lr

08009ada <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8009ada:	b480      	push	{r7}
 8009adc:	b083      	sub	sp, #12
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	6078      	str	r0, [r7, #4]
 8009ae2:	460b      	mov	r3, r1
 8009ae4:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8009ae6:	78fb      	ldrb	r3, [r7, #3]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d002      	beq.n	8009af2 <u8x8_ascii_next+0x18>
 8009aec:	78fb      	ldrb	r3, [r7, #3]
 8009aee:	2b0a      	cmp	r3, #10
 8009af0:	d102      	bne.n	8009af8 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8009af2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009af6:	e001      	b.n	8009afc <u8x8_ascii_next+0x22>
  return b;
 8009af8:	78fb      	ldrb	r3, [r7, #3]
 8009afa:	b29b      	uxth	r3, r3
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	370c      	adds	r7, #12
 8009b00:	46bd      	mov	sp, r7
 8009b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b06:	4770      	bx	lr

08009b08 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8009b08:	b590      	push	{r4, r7, lr}
 8009b0a:	b085      	sub	sp, #20
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	60f8      	str	r0, [r7, #12]
 8009b10:	460b      	mov	r3, r1
 8009b12:	607a      	str	r2, [r7, #4]
 8009b14:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	691c      	ldr	r4, [r3, #16]
 8009b1a:	7afa      	ldrb	r2, [r7, #11]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2117      	movs	r1, #23
 8009b20:	68f8      	ldr	r0, [r7, #12]
 8009b22:	47a0      	blx	r4
 8009b24:	4603      	mov	r3, r0
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3714      	adds	r7, #20
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd90      	pop	{r4, r7, pc}

08009b2e <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8009b2e:	b580      	push	{r7, lr}
 8009b30:	b082      	sub	sp, #8
 8009b32:	af00      	add	r7, sp, #0
 8009b34:	6078      	str	r0, [r7, #4]
 8009b36:	460b      	mov	r3, r1
 8009b38:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8009b3a:	1cfb      	adds	r3, r7, #3
 8009b3c:	461a      	mov	r2, r3
 8009b3e:	2101      	movs	r1, #1
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f7ff ffe1 	bl	8009b08 <u8x8_byte_SendBytes>
 8009b46:	4603      	mov	r3, r0
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3708      	adds	r7, #8
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8009b50:	b590      	push	{r4, r7, lr}
 8009b52:	b083      	sub	sp, #12
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
 8009b58:	460b      	mov	r3, r1
 8009b5a:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	68dc      	ldr	r4, [r3, #12]
 8009b60:	78fa      	ldrb	r2, [r7, #3]
 8009b62:	2300      	movs	r3, #0
 8009b64:	2115      	movs	r1, #21
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	47a0      	blx	r4
 8009b6a:	4603      	mov	r3, r0
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	370c      	adds	r7, #12
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd90      	pop	{r4, r7, pc}

08009b74 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8009b74:	b590      	push	{r4, r7, lr}
 8009b76:	b085      	sub	sp, #20
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	60f8      	str	r0, [r7, #12]
 8009b7c:	460b      	mov	r3, r1
 8009b7e:	607a      	str	r2, [r7, #4]
 8009b80:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	68dc      	ldr	r4, [r3, #12]
 8009b86:	7afa      	ldrb	r2, [r7, #11]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2117      	movs	r1, #23
 8009b8c:	68f8      	ldr	r0, [r7, #12]
 8009b8e:	47a0      	blx	r4
 8009b90:	4603      	mov	r3, r0
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3714      	adds	r7, #20
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd90      	pop	{r4, r7, pc}

08009b9a <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8009b9a:	b590      	push	{r4, r7, lr}
 8009b9c:	b083      	sub	sp, #12
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	68dc      	ldr	r4, [r3, #12]
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	2200      	movs	r2, #0
 8009baa:	2118      	movs	r1, #24
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	47a0      	blx	r4
 8009bb0:	4603      	mov	r3, r0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	370c      	adds	r7, #12
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd90      	pop	{r4, r7, pc}

08009bba <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8009bba:	b590      	push	{r4, r7, lr}
 8009bbc:	b083      	sub	sp, #12
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	68dc      	ldr	r4, [r3, #12]
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	2200      	movs	r2, #0
 8009bca:	2119      	movs	r1, #25
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	47a0      	blx	r4
 8009bd0:	4603      	mov	r3, r0
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	370c      	adds	r7, #12
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd90      	pop	{r4, r7, pc}

08009bda <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8009bda:	b590      	push	{r4, r7, lr}
 8009bdc:	b085      	sub	sp, #20
 8009bde:	af00      	add	r7, sp, #0
 8009be0:	6078      	str	r0, [r7, #4]
 8009be2:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	781b      	ldrb	r3, [r3, #0]
 8009be8:	73fb      	strb	r3, [r7, #15]
    data++;
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	3301      	adds	r3, #1
 8009bee:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8009bf0:	7bfb      	ldrb	r3, [r7, #15]
 8009bf2:	2bfe      	cmp	r3, #254	@ 0xfe
 8009bf4:	d031      	beq.n	8009c5a <u8x8_cad_SendSequence+0x80>
 8009bf6:	2bfe      	cmp	r3, #254	@ 0xfe
 8009bf8:	dc3d      	bgt.n	8009c76 <u8x8_cad_SendSequence+0x9c>
 8009bfa:	2b19      	cmp	r3, #25
 8009bfc:	dc3b      	bgt.n	8009c76 <u8x8_cad_SendSequence+0x9c>
 8009bfe:	2b18      	cmp	r3, #24
 8009c00:	da23      	bge.n	8009c4a <u8x8_cad_SendSequence+0x70>
 8009c02:	2b16      	cmp	r3, #22
 8009c04:	dc02      	bgt.n	8009c0c <u8x8_cad_SendSequence+0x32>
 8009c06:	2b15      	cmp	r3, #21
 8009c08:	da03      	bge.n	8009c12 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8009c0a:	e034      	b.n	8009c76 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8009c0c:	2b17      	cmp	r3, #23
 8009c0e:	d00e      	beq.n	8009c2e <u8x8_cad_SendSequence+0x54>
	return;
 8009c10:	e031      	b.n	8009c76 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	68dc      	ldr	r4, [r3, #12]
 8009c1c:	7bba      	ldrb	r2, [r7, #14]
 8009c1e:	7bf9      	ldrb	r1, [r7, #15]
 8009c20:	2300      	movs	r3, #0
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	47a0      	blx	r4
	  data++;
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	3301      	adds	r3, #1
 8009c2a:	603b      	str	r3, [r7, #0]
	  break;
 8009c2c:	e022      	b.n	8009c74 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	781b      	ldrb	r3, [r3, #0]
 8009c32:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8009c34:	f107 030e 	add.w	r3, r7, #14
 8009c38:	461a      	mov	r2, r3
 8009c3a:	2101      	movs	r1, #1
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f7ff ff99 	bl	8009b74 <u8x8_cad_SendData>
	  data++;
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	3301      	adds	r3, #1
 8009c46:	603b      	str	r3, [r7, #0]
	  break;
 8009c48:	e014      	b.n	8009c74 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	68dc      	ldr	r4, [r3, #12]
 8009c4e:	7bf9      	ldrb	r1, [r7, #15]
 8009c50:	2300      	movs	r3, #0
 8009c52:	2200      	movs	r2, #0
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	47a0      	blx	r4
	  break;
 8009c58:	e00c      	b.n	8009c74 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	781b      	ldrb	r3, [r3, #0]
 8009c5e:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8009c60:	7bbb      	ldrb	r3, [r7, #14]
 8009c62:	461a      	mov	r2, r3
 8009c64:	2129      	movs	r1, #41	@ 0x29
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f000 fa25 	bl	800a0b6 <u8x8_gpio_call>
	  data++;
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	3301      	adds	r3, #1
 8009c70:	603b      	str	r3, [r7, #0]
	  break;
 8009c72:	bf00      	nop
    cmd = *data;
 8009c74:	e7b6      	b.n	8009be4 <u8x8_cad_SendSequence+0xa>
	return;
 8009c76:	bf00      	nop
    }
  }
}
 8009c78:	3714      	adds	r7, #20
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd90      	pop	{r4, r7, pc}
	...

08009c80 <u8x8_cad_st7920_spi>:
}

/* cad procedure for the ST7920 in SPI mode */
/* u8x8_byte_SetDC is not used */
uint8_t u8x8_cad_st7920_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8009c80:	b590      	push	{r4, r7, lr}
 8009c82:	b089      	sub	sp, #36	@ 0x24
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	60f8      	str	r0, [r7, #12]
 8009c88:	607b      	str	r3, [r7, #4]
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	72fb      	strb	r3, [r7, #11]
 8009c8e:	4613      	mov	r3, r2
 8009c90:	72bb      	strb	r3, [r7, #10]
  uint8_t b;
  uint8_t i;
  static uint8_t buf[16];
  uint8_t *ptr;
  
  switch(msg)
 8009c92:	7afb      	ldrb	r3, [r7, #11]
 8009c94:	3b14      	subs	r3, #20
 8009c96:	2b05      	cmp	r3, #5
 8009c98:	f200 80a8 	bhi.w	8009dec <u8x8_cad_st7920_spi+0x16c>
 8009c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8009ca4 <u8x8_cad_st7920_spi+0x24>)
 8009c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ca2:	bf00      	nop
 8009ca4:	08009ddb 	.word	0x08009ddb
 8009ca8:	08009cbd 	.word	0x08009cbd
 8009cac:	08009d03 	.word	0x08009d03
 8009cb0:	08009d2b 	.word	0x08009d2b
 8009cb4:	08009ddb 	.word	0x08009ddb
 8009cb8:	08009ddb 	.word	0x08009ddb
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SendByte(u8x8, 0x0f8);
 8009cbc:	21f8      	movs	r1, #248	@ 0xf8
 8009cbe:	68f8      	ldr	r0, [r7, #12]
 8009cc0:	f7ff ff35 	bl	8009b2e <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8009cc4:	2201      	movs	r2, #1
 8009cc6:	212c      	movs	r1, #44	@ 0x2c
 8009cc8:	68f8      	ldr	r0, [r7, #12]
 8009cca:	f000 f9f4 	bl	800a0b6 <u8x8_gpio_call>
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 8009cce:	7abb      	ldrb	r3, [r7, #10]
 8009cd0:	f023 030f 	bic.w	r3, r3, #15
 8009cd4:	b2db      	uxtb	r3, r3
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	68f8      	ldr	r0, [r7, #12]
 8009cda:	f7ff ff28 	bl	8009b2e <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8009cde:	2201      	movs	r2, #1
 8009ce0:	212c      	movs	r1, #44	@ 0x2c
 8009ce2:	68f8      	ldr	r0, [r7, #12]
 8009ce4:	f000 f9e7 	bl	800a0b6 <u8x8_gpio_call>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 8009ce8:	7abb      	ldrb	r3, [r7, #10]
 8009cea:	011b      	lsls	r3, r3, #4
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	4619      	mov	r1, r3
 8009cf0:	68f8      	ldr	r0, [r7, #12]
 8009cf2:	f7ff ff1c 	bl	8009b2e <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	212c      	movs	r1, #44	@ 0x2c
 8009cfa:	68f8      	ldr	r0, [r7, #12]
 8009cfc:	f000 f9db 	bl	800a0b6 <u8x8_gpio_call>
      break;
 8009d00:	e076      	b.n	8009df0 <u8x8_cad_st7920_spi+0x170>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SendByte(u8x8, 0x0f8);
 8009d02:	21f8      	movs	r1, #248	@ 0xf8
 8009d04:	68f8      	ldr	r0, [r7, #12]
 8009d06:	f7ff ff12 	bl	8009b2e <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 8009d0a:	7abb      	ldrb	r3, [r7, #10]
 8009d0c:	f023 030f 	bic.w	r3, r3, #15
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	4619      	mov	r1, r3
 8009d14:	68f8      	ldr	r0, [r7, #12]
 8009d16:	f7ff ff0a 	bl	8009b2e <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 8009d1a:	7abb      	ldrb	r3, [r7, #10]
 8009d1c:	011b      	lsls	r3, r3, #4
 8009d1e:	b2db      	uxtb	r3, r3
 8009d20:	4619      	mov	r1, r3
 8009d22:	68f8      	ldr	r0, [r7, #12]
 8009d24:	f7ff ff03 	bl	8009b2e <u8x8_byte_SendByte>
      break;
 8009d28:	e062      	b.n	8009df0 <u8x8_cad_st7920_spi+0x170>
    case U8X8_MSG_CAD_SEND_DATA:
    
      u8x8_byte_SendByte(u8x8, 0x0fa);
 8009d2a:	21fa      	movs	r1, #250	@ 0xfa
 8009d2c:	68f8      	ldr	r0, [r7, #12]
 8009d2e:	f7ff fefe 	bl	8009b2e <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8009d32:	2201      	movs	r2, #1
 8009d34:	212c      	movs	r1, #44	@ 0x2c
 8009d36:	68f8      	ldr	r0, [r7, #12]
 8009d38:	f000 f9bd 	bl	800a0b6 <u8x8_gpio_call>

      /* this loop should be optimized: multiple bytes should be sent */
      /* u8x8_byte_SendBytes(u8x8, arg_int, arg_ptr); */
      data = (uint8_t *)arg_ptr;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	61fb      	str	r3, [r7, #28]
    
      /* the following loop increases speed by 20% */
      while( arg_int >= 8 )
 8009d40:	e026      	b.n	8009d90 <u8x8_cad_st7920_spi+0x110>
      {
	i = 8;
 8009d42:	2308      	movs	r3, #8
 8009d44:	76fb      	strb	r3, [r7, #27]
	ptr = buf;
 8009d46:	4b2d      	ldr	r3, [pc, #180]	@ (8009dfc <u8x8_cad_st7920_spi+0x17c>)
 8009d48:	617b      	str	r3, [r7, #20]
	do
	{
	  b = *data++;
 8009d4a:	69fb      	ldr	r3, [r7, #28]
 8009d4c:	1c5a      	adds	r2, r3, #1
 8009d4e:	61fa      	str	r2, [r7, #28]
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	74fb      	strb	r3, [r7, #19]
	  *ptr++= b & 0x0f0;
 8009d54:	697b      	ldr	r3, [r7, #20]
 8009d56:	1c5a      	adds	r2, r3, #1
 8009d58:	617a      	str	r2, [r7, #20]
 8009d5a:	7cfa      	ldrb	r2, [r7, #19]
 8009d5c:	f022 020f 	bic.w	r2, r2, #15
 8009d60:	b2d2      	uxtb	r2, r2
 8009d62:	701a      	strb	r2, [r3, #0]
	  b <<= 4;
 8009d64:	7cfb      	ldrb	r3, [r7, #19]
 8009d66:	011b      	lsls	r3, r3, #4
 8009d68:	74fb      	strb	r3, [r7, #19]
	  *ptr++= b;
 8009d6a:	697b      	ldr	r3, [r7, #20]
 8009d6c:	1c5a      	adds	r2, r3, #1
 8009d6e:	617a      	str	r2, [r7, #20]
 8009d70:	7cfa      	ldrb	r2, [r7, #19]
 8009d72:	701a      	strb	r2, [r3, #0]
	  i--;
 8009d74:	7efb      	ldrb	r3, [r7, #27]
 8009d76:	3b01      	subs	r3, #1
 8009d78:	76fb      	strb	r3, [r7, #27]
	} while( i > 0 );
 8009d7a:	7efb      	ldrb	r3, [r7, #27]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d1e4      	bne.n	8009d4a <u8x8_cad_st7920_spi+0xca>
	arg_int -= 8;
 8009d80:	7abb      	ldrb	r3, [r7, #10]
 8009d82:	3b08      	subs	r3, #8
 8009d84:	72bb      	strb	r3, [r7, #10]
	u8x8_byte_SendBytes(u8x8, 16, buf); 
 8009d86:	4a1d      	ldr	r2, [pc, #116]	@ (8009dfc <u8x8_cad_st7920_spi+0x17c>)
 8009d88:	2110      	movs	r1, #16
 8009d8a:	68f8      	ldr	r0, [r7, #12]
 8009d8c:	f7ff febc 	bl	8009b08 <u8x8_byte_SendBytes>
      while( arg_int >= 8 )
 8009d90:	7abb      	ldrb	r3, [r7, #10]
 8009d92:	2b07      	cmp	r3, #7
 8009d94:	d8d5      	bhi.n	8009d42 <u8x8_cad_st7920_spi+0xc2>
      }
      
    
      while( arg_int > 0 )
 8009d96:	e017      	b.n	8009dc8 <u8x8_cad_st7920_spi+0x148>
      {
	b = *data;
 8009d98:	69fb      	ldr	r3, [r7, #28]
 8009d9a:	781b      	ldrb	r3, [r3, #0]
 8009d9c:	74fb      	strb	r3, [r7, #19]
	u8x8_byte_SendByte(u8x8, b & 0x0f0);
 8009d9e:	7cfb      	ldrb	r3, [r7, #19]
 8009da0:	f023 030f 	bic.w	r3, r3, #15
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	4619      	mov	r1, r3
 8009da8:	68f8      	ldr	r0, [r7, #12]
 8009daa:	f7ff fec0 	bl	8009b2e <u8x8_byte_SendByte>
	u8x8_byte_SendByte(u8x8, b << 4);
 8009dae:	7cfb      	ldrb	r3, [r7, #19]
 8009db0:	011b      	lsls	r3, r3, #4
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	4619      	mov	r1, r3
 8009db6:	68f8      	ldr	r0, [r7, #12]
 8009db8:	f7ff feb9 	bl	8009b2e <u8x8_byte_SendByte>
	data++;
 8009dbc:	69fb      	ldr	r3, [r7, #28]
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	61fb      	str	r3, [r7, #28]
	arg_int--;
 8009dc2:	7abb      	ldrb	r3, [r7, #10]
 8009dc4:	3b01      	subs	r3, #1
 8009dc6:	72bb      	strb	r3, [r7, #10]
      while( arg_int > 0 )
 8009dc8:	7abb      	ldrb	r3, [r7, #10]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d1e4      	bne.n	8009d98 <u8x8_cad_st7920_spi+0x118>
      }
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8009dce:	2201      	movs	r2, #1
 8009dd0:	212c      	movs	r1, #44	@ 0x2c
 8009dd2:	68f8      	ldr	r0, [r7, #12]
 8009dd4:	f000 f96f 	bl	800a0b6 <u8x8_gpio_call>
      break;
 8009dd8:	e00a      	b.n	8009df0 <u8x8_cad_st7920_spi+0x170>
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	691c      	ldr	r4, [r3, #16]
 8009dde:	7aba      	ldrb	r2, [r7, #10]
 8009de0:	7af9      	ldrb	r1, [r7, #11]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	68f8      	ldr	r0, [r7, #12]
 8009de6:	47a0      	blx	r4
 8009de8:	4603      	mov	r3, r0
 8009dea:	e002      	b.n	8009df2 <u8x8_cad_st7920_spi+0x172>
    default:
      return 0;
 8009dec:	2300      	movs	r3, #0
 8009dee:	e000      	b.n	8009df2 <u8x8_cad_st7920_spi+0x172>
  }
  return 1;
 8009df0:	2301      	movs	r3, #1
}
 8009df2:	4618      	mov	r0, r3
 8009df4:	3724      	adds	r7, #36	@ 0x24
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd90      	pop	{r4, r7, pc}
 8009dfa:	bf00      	nop
 8009dfc:	200069b0 	.word	0x200069b0

08009e00 <u8x8_d_st7920_common>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_st7920_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b088      	sub	sp, #32
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	60f8      	str	r0, [r7, #12]
 8009e08:	607b      	str	r3, [r7, #4]
 8009e0a:	460b      	mov	r3, r1
 8009e0c:	72fb      	strb	r3, [r7, #11]
 8009e0e:	4613      	mov	r3, r2
 8009e10:	72bb      	strb	r3, [r7, #10]
  uint8_t x, y, c, i;
  uint8_t *ptr;
  switch(msg)
 8009e12:	7afb      	ldrb	r3, [r7, #11]
 8009e14:	2b0f      	cmp	r3, #15
 8009e16:	d01b      	beq.n	8009e50 <u8x8_d_st7920_common+0x50>
 8009e18:	2b0f      	cmp	r3, #15
 8009e1a:	dc6e      	bgt.n	8009efa <u8x8_d_st7920_common+0xfa>
 8009e1c:	2b0a      	cmp	r3, #10
 8009e1e:	d002      	beq.n	8009e26 <u8x8_d_st7920_common+0x26>
 8009e20:	2b0b      	cmp	r3, #11
 8009e22:	d008      	beq.n	8009e36 <u8x8_d_st7920_common+0x36>
 8009e24:	e069      	b.n	8009efa <u8x8_d_st7920_common+0xfa>
    /*
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      break;
    */
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8009e26:	68f8      	ldr	r0, [r7, #12]
 8009e28:	f000 f8a8 	bl	8009f7c <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_init_seq);
 8009e2c:	4936      	ldr	r1, [pc, #216]	@ (8009f08 <u8x8_d_st7920_common+0x108>)
 8009e2e:	68f8      	ldr	r0, [r7, #12]
 8009e30:	f7ff fed3 	bl	8009bda <u8x8_cad_SendSequence>
      break;
 8009e34:	e063      	b.n	8009efe <u8x8_d_st7920_common+0xfe>
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8009e36:	7abb      	ldrb	r3, [r7, #10]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d104      	bne.n	8009e46 <u8x8_d_st7920_common+0x46>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave0_seq);
 8009e3c:	4933      	ldr	r1, [pc, #204]	@ (8009f0c <u8x8_d_st7920_common+0x10c>)
 8009e3e:	68f8      	ldr	r0, [r7, #12]
 8009e40:	f7ff fecb 	bl	8009bda <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave1_seq);
      break;
 8009e44:	e05b      	b.n	8009efe <u8x8_d_st7920_common+0xfe>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave1_seq);
 8009e46:	4932      	ldr	r1, [pc, #200]	@ (8009f10 <u8x8_d_st7920_common+0x110>)
 8009e48:	68f8      	ldr	r0, [r7, #12]
 8009e4a:	f7ff fec6 	bl	8009bda <u8x8_cad_SendSequence>
      break;
 8009e4e:	e056      	b.n	8009efe <u8x8_d_st7920_common+0xfe>
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      y = (((u8x8_tile_t *)arg_ptr)->y_pos);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	799b      	ldrb	r3, [r3, #6]
 8009e54:	77bb      	strb	r3, [r7, #30]
      y*=8;
 8009e56:	7fbb      	ldrb	r3, [r7, #30]
 8009e58:	00db      	lsls	r3, r3, #3
 8009e5a:	77bb      	strb	r3, [r7, #30]
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	795b      	ldrb	r3, [r3, #5]
 8009e60:	77fb      	strb	r3, [r7, #31]
      x /= 2;		/* not sure whether this is a clever idea, problem is, the ST7920 can address only every second tile */
 8009e62:	7ffb      	ldrb	r3, [r7, #31]
 8009e64:	085b      	lsrs	r3, r3, #1
 8009e66:	77fb      	strb	r3, [r7, #31]
    
      if ( y >= 32 )	/* this is the adjustment for 128x64 displays */
 8009e68:	7fbb      	ldrb	r3, [r7, #30]
 8009e6a:	2b1f      	cmp	r3, #31
 8009e6c:	d905      	bls.n	8009e7a <u8x8_d_st7920_common+0x7a>
      {
	y-=32;
 8009e6e:	7fbb      	ldrb	r3, [r7, #30]
 8009e70:	3b20      	subs	r3, #32
 8009e72:	77bb      	strb	r3, [r7, #30]
	x+=8;
 8009e74:	7ffb      	ldrb	r3, [r7, #31]
 8009e76:	3308      	adds	r3, #8
 8009e78:	77fb      	strb	r3, [r7, #31]
      }
    
      u8x8_cad_StartTransfer(u8x8);
 8009e7a:	68f8      	ldr	r0, [r7, #12]
 8009e7c:	f7ff fe8d 	bl	8009b9a <u8x8_cad_StartTransfer>
	"cnt" includes the number of horizontal bytes. width is equal to cnt*8
	Also important: Width must be a multiple of 16 (ST7920 requirement), so cnt must be even.
	
	TODO: Consider arg_int, however arg_int is not used by u8g2
      */
      c = ((u8x8_tile_t *)arg_ptr)->cnt;	/* number of tiles */
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	791b      	ldrb	r3, [r3, #4]
 8009e84:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;	/* data ptr to the tiles */
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	61bb      	str	r3, [r7, #24]
      /* The following byte is sent to allow the ST7920 to sync up with the data */
      /* it solves some issues with garbage data */
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode */
 8009e8c:	213e      	movs	r1, #62	@ 0x3e
 8009e8e:	68f8      	ldr	r0, [r7, #12]
 8009e90:	f7ff fe5e 	bl	8009b50 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode, issue 487 */
 8009e94:	213e      	movs	r1, #62	@ 0x3e
 8009e96:	68f8      	ldr	r0, [r7, #12]
 8009e98:	f7ff fe5a 	bl	8009b50 <u8x8_cad_SendCmd>
      for( i = 0; i < 8; i++ )
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	777b      	strb	r3, [r7, #29]
 8009ea0:	e024      	b.n	8009eec <u8x8_d_st7920_common+0xec>
      {
	//u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode */
	u8x8_cad_SendCmd(u8x8, 0x080 | (y+i) );      /* y pos  */
 8009ea2:	7fba      	ldrb	r2, [r7, #30]
 8009ea4:	7f7b      	ldrb	r3, [r7, #29]
 8009ea6:	4413      	add	r3, r2
 8009ea8:	b2db      	uxtb	r3, r3
 8009eaa:	b25b      	sxtb	r3, r3
 8009eac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009eb0:	b25b      	sxtb	r3, r3
 8009eb2:	b2db      	uxtb	r3, r3
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	68f8      	ldr	r0, [r7, #12]
 8009eb8:	f7ff fe4a 	bl	8009b50 <u8x8_cad_SendCmd>
	u8x8_cad_SendCmd(u8x8, 0x080 | x );      /* set x pos */
 8009ebc:	7ffb      	ldrb	r3, [r7, #31]
 8009ebe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009ec2:	b2db      	uxtb	r3, r3
 8009ec4:	4619      	mov	r1, r3
 8009ec6:	68f8      	ldr	r0, [r7, #12]
 8009ec8:	f7ff fe42 	bl	8009b50 <u8x8_cad_SendCmd>
	c = ((u8x8_tile_t *)arg_ptr)->cnt;	/* number of tiles */
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	791b      	ldrb	r3, [r3, #4]
 8009ed0:	75fb      	strb	r3, [r7, #23]

	//u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, 200, NULL);	/* extra dely required */
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes, send one line of data */
 8009ed2:	7dfb      	ldrb	r3, [r7, #23]
 8009ed4:	69ba      	ldr	r2, [r7, #24]
 8009ed6:	4619      	mov	r1, r3
 8009ed8:	68f8      	ldr	r0, [r7, #12]
 8009eda:	f7ff fe4b 	bl	8009b74 <u8x8_cad_SendData>
	ptr += c;
 8009ede:	7dfb      	ldrb	r3, [r7, #23]
 8009ee0:	69ba      	ldr	r2, [r7, #24]
 8009ee2:	4413      	add	r3, r2
 8009ee4:	61bb      	str	r3, [r7, #24]
      for( i = 0; i < 8; i++ )
 8009ee6:	7f7b      	ldrb	r3, [r7, #29]
 8009ee8:	3301      	adds	r3, #1
 8009eea:	777b      	strb	r3, [r7, #29]
 8009eec:	7f7b      	ldrb	r3, [r7, #29]
 8009eee:	2b07      	cmp	r3, #7
 8009ef0:	d9d7      	bls.n	8009ea2 <u8x8_d_st7920_common+0xa2>
	//u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, 200, NULL);	/* extra dely required */
      }

      u8x8_cad_EndTransfer(u8x8);
 8009ef2:	68f8      	ldr	r0, [r7, #12]
 8009ef4:	f7ff fe61 	bl	8009bba <u8x8_cad_EndTransfer>

      break;
 8009ef8:	e001      	b.n	8009efe <u8x8_d_st7920_common+0xfe>
    default:
      return 0;
 8009efa:	2300      	movs	r3, #0
 8009efc:	e000      	b.n	8009f00 <u8x8_d_st7920_common+0x100>
  }
  return 1;
 8009efe:	2301      	movs	r3, #1
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	3720      	adds	r7, #32
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}
 8009f08:	0800a548 	.word	0x0800a548
 8009f0c:	0800a55c 	.word	0x0800a55c
 8009f10:	0800a564 	.word	0x0800a564

08009f14 <u8x8_d_st7920_128x64>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7920_128x64(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	607b      	str	r3, [r7, #4]
 8009f1e:	460b      	mov	r3, r1
 8009f20:	72fb      	strb	r3, [r7, #11]
 8009f22:	4613      	mov	r3, r2
 8009f24:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8009f26:	7afb      	ldrb	r3, [r7, #11]
 8009f28:	2b09      	cmp	r3, #9
 8009f2a:	d106      	bne.n	8009f3a <u8x8_d_st7920_128x64+0x26>
  {
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7920_128x64_display_info);
 8009f2c:	4908      	ldr	r1, [pc, #32]	@ (8009f50 <u8x8_d_st7920_128x64+0x3c>)
 8009f2e:	68f8      	ldr	r0, [r7, #12]
 8009f30:	f000 f810 	bl	8009f54 <u8x8_d_helper_display_setup_memory>
      break;
 8009f34:	bf00      	nop
    default:
      return u8x8_d_st7920_common(u8x8, msg, arg_int, arg_ptr);
  }
  return 1;
 8009f36:	2301      	movs	r3, #1
 8009f38:	e006      	b.n	8009f48 <u8x8_d_st7920_128x64+0x34>
      return u8x8_d_st7920_common(u8x8, msg, arg_int, arg_ptr);
 8009f3a:	7aba      	ldrb	r2, [r7, #10]
 8009f3c:	7af9      	ldrb	r1, [r7, #11]
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	68f8      	ldr	r0, [r7, #12]
 8009f42:	f7ff ff5d 	bl	8009e00 <u8x8_d_st7920_common>
 8009f46:	4603      	mov	r3, r0
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3710      	adds	r7, #16
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}
 8009f50:	0800a570 	.word	0x0800a570

08009f54 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b083      	sub	sp, #12
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
 8009f5c:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	683a      	ldr	r2, [r7, #0]
 8009f62:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	7c9a      	ldrb	r2, [r3, #18]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8009f70:	bf00      	nop
 8009f72:	370c      	adds	r7, #12
 8009f74:	46bd      	mov	sp, r7
 8009f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7a:	4770      	bx	lr

08009f7c <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8009f7c:	b590      	push	{r4, r7, lr}
 8009f7e:	b083      	sub	sp, #12
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);             /* macro, which calls gpio_and_delay_cb with U8X8_MSG_GPIO_AND_DELAY_INIT */
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	695c      	ldr	r4, [r3, #20]
 8009f88:	2300      	movs	r3, #0
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	2128      	movs	r1, #40	@ 0x28
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	68dc      	ldr	r4, [r3, #12]
 8009f96:	2300      	movs	r3, #0
 8009f98:	2200      	movs	r2, #0
 8009f9a:	2114      	movs	r1, #20
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	214b      	movs	r1, #75	@ 0x4b
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f000 f886 	bl	800a0b6 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	791b      	ldrb	r3, [r3, #4]
 8009fb0:	461a      	mov	r2, r3
 8009fb2:	2129      	movs	r1, #41	@ 0x29
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f000 f87e 	bl	800a0b6 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8009fba:	2200      	movs	r2, #0
 8009fbc:	214b      	movs	r1, #75	@ 0x4b
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f000 f879 	bl	800a0b6 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	791b      	ldrb	r3, [r3, #4]
 8009fca:	461a      	mov	r2, r3
 8009fcc:	2129      	movs	r1, #41	@ 0x29
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f000 f871 	bl	800a0b6 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	214b      	movs	r1, #75	@ 0x4b
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f000 f86c 	bl	800a0b6 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	795b      	ldrb	r3, [r3, #5]
 8009fe4:	461a      	mov	r2, r3
 8009fe6:	2129      	movs	r1, #41	@ 0x29
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f000 f864 	bl	800a0b6 <u8x8_gpio_call>
}    
 8009fee:	bf00      	nop
 8009ff0:	370c      	adds	r7, #12
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd90      	pop	{r4, r7, pc}

08009ff6 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8009ff6:	b590      	push	{r4, r7, lr}
 8009ff8:	b085      	sub	sp, #20
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	6078      	str	r0, [r7, #4]
 8009ffe:	4608      	mov	r0, r1
 800a000:	4611      	mov	r1, r2
 800a002:	461a      	mov	r2, r3
 800a004:	4603      	mov	r3, r0
 800a006:	70fb      	strb	r3, [r7, #3]
 800a008:	460b      	mov	r3, r1
 800a00a:	70bb      	strb	r3, [r7, #2]
 800a00c:	4613      	mov	r3, r2
 800a00e:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 800a010:	78fb      	ldrb	r3, [r7, #3]
 800a012:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 800a014:	78bb      	ldrb	r3, [r7, #2]
 800a016:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 800a018:	787b      	ldrb	r3, [r7, #1]
 800a01a:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 800a01c:	6a3b      	ldr	r3, [r7, #32]
 800a01e:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	689c      	ldr	r4, [r3, #8]
 800a024:	f107 0308 	add.w	r3, r7, #8
 800a028:	2201      	movs	r2, #1
 800a02a:	210f      	movs	r1, #15
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	47a0      	blx	r4
 800a030:	4603      	mov	r3, r0
}
 800a032:	4618      	mov	r0, r3
 800a034:	3714      	adds	r7, #20
 800a036:	46bd      	mov	sp, r7
 800a038:	bd90      	pop	{r4, r7, pc}

0800a03a <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 800a03a:	b590      	push	{r4, r7, lr}
 800a03c:	b083      	sub	sp, #12
 800a03e:	af00      	add	r7, sp, #0
 800a040:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	689c      	ldr	r4, [r3, #8]
 800a046:	2300      	movs	r3, #0
 800a048:	2200      	movs	r2, #0
 800a04a:	2109      	movs	r1, #9
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	47a0      	blx	r4
}
 800a050:	bf00      	nop
 800a052:	370c      	adds	r7, #12
 800a054:	46bd      	mov	sp, r7
 800a056:	bd90      	pop	{r4, r7, pc}

0800a058 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 800a058:	b590      	push	{r4, r7, lr}
 800a05a:	b083      	sub	sp, #12
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	689c      	ldr	r4, [r3, #8]
 800a064:	2300      	movs	r3, #0
 800a066:	2200      	movs	r2, #0
 800a068:	210a      	movs	r1, #10
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 800a06e:	bf00      	nop
 800a070:	370c      	adds	r7, #12
 800a072:	46bd      	mov	sp, r7
 800a074:	bd90      	pop	{r4, r7, pc}

0800a076 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 800a076:	b590      	push	{r4, r7, lr}
 800a078:	b083      	sub	sp, #12
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	6078      	str	r0, [r7, #4]
 800a07e:	460b      	mov	r3, r1
 800a080:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	689c      	ldr	r4, [r3, #8]
 800a086:	78fa      	ldrb	r2, [r7, #3]
 800a088:	2300      	movs	r3, #0
 800a08a:	210b      	movs	r1, #11
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	47a0      	blx	r4
}
 800a090:	bf00      	nop
 800a092:	370c      	adds	r7, #12
 800a094:	46bd      	mov	sp, r7
 800a096:	bd90      	pop	{r4, r7, pc}

0800a098 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 800a098:	b590      	push	{r4, r7, lr}
 800a09a:	b083      	sub	sp, #12
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	689c      	ldr	r4, [r3, #8]
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	2110      	movs	r1, #16
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	47a0      	blx	r4
}
 800a0ae:	bf00      	nop
 800a0b0:	370c      	adds	r7, #12
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	bd90      	pop	{r4, r7, pc}

0800a0b6 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 800a0b6:	b590      	push	{r4, r7, lr}
 800a0b8:	b083      	sub	sp, #12
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
 800a0be:	460b      	mov	r3, r1
 800a0c0:	70fb      	strb	r3, [r7, #3]
 800a0c2:	4613      	mov	r3, r2
 800a0c4:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	695c      	ldr	r4, [r3, #20]
 800a0ca:	78ba      	ldrb	r2, [r7, #2]
 800a0cc:	78f9      	ldrb	r1, [r7, #3]
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	47a0      	blx	r4
}
 800a0d4:	bf00      	nop
 800a0d6:	370c      	adds	r7, #12
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	bd90      	pop	{r4, r7, pc}

0800a0dc <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 800a0dc:	b480      	push	{r7}
 800a0de:	b085      	sub	sp, #20
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	60f8      	str	r0, [r7, #12]
 800a0e4:	607b      	str	r3, [r7, #4]
 800a0e6:	460b      	mov	r3, r1
 800a0e8:	72fb      	strb	r3, [r7, #11]
 800a0ea:	4613      	mov	r3, r2
 800a0ec:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 800a0ee:	2300      	movs	r3, #0
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3714      	adds	r7, #20
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fa:	4770      	bx	lr

0800a0fc <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b083      	sub	sp, #12
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2200      	movs	r2, #0
 800a108:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a11      	ldr	r2, [pc, #68]	@ (800a154 <u8x8_SetupDefaults+0x58>)
 800a10e:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	4a10      	ldr	r2, [pc, #64]	@ (800a154 <u8x8_SetupDefaults+0x58>)
 800a114:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	4a0e      	ldr	r2, [pc, #56]	@ (800a154 <u8x8_SetupDefaults+0x58>)
 800a11a:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	4a0d      	ldr	r2, [pc, #52]	@ (800a154 <u8x8_SetupDefaults+0x58>)
 800a120:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2200      	movs	r2, #0
 800a126:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2200      	movs	r2, #0
 800a12e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2200      	movs	r2, #0
 800a136:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	22ff      	movs	r2, #255	@ 0xff
 800a13c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	22ff      	movs	r2, #255	@ 0xff
 800a144:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 800a148:	bf00      	nop
 800a14a:	370c      	adds	r7, #12
 800a14c:	46bd      	mov	sp, r7
 800a14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a152:	4770      	bx	lr
 800a154:	0800a0dd 	.word	0x0800a0dd

0800a158 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b084      	sub	sp, #16
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	60f8      	str	r0, [r7, #12]
 800a160:	60b9      	str	r1, [r7, #8]
 800a162:	607a      	str	r2, [r7, #4]
 800a164:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 800a166:	68f8      	ldr	r0, [r7, #12]
 800a168:	f7ff ffc8 	bl	800a0fc <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	68ba      	ldr	r2, [r7, #8]
 800a170:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	687a      	ldr	r2, [r7, #4]
 800a176:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	683a      	ldr	r2, [r7, #0]
 800a17c:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	69ba      	ldr	r2, [r7, #24]
 800a182:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 800a184:	68f8      	ldr	r0, [r7, #12]
 800a186:	f7ff ff58 	bl	800a03a <u8x8_SetupMemory>
}
 800a18a:	bf00      	nop
 800a18c:	3710      	adds	r7, #16
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}

0800a192 <memset>:
 800a192:	4402      	add	r2, r0
 800a194:	4603      	mov	r3, r0
 800a196:	4293      	cmp	r3, r2
 800a198:	d100      	bne.n	800a19c <memset+0xa>
 800a19a:	4770      	bx	lr
 800a19c:	f803 1b01 	strb.w	r1, [r3], #1
 800a1a0:	e7f9      	b.n	800a196 <memset+0x4>
	...

0800a1a4 <__libc_init_array>:
 800a1a4:	b570      	push	{r4, r5, r6, lr}
 800a1a6:	4d0d      	ldr	r5, [pc, #52]	@ (800a1dc <__libc_init_array+0x38>)
 800a1a8:	4c0d      	ldr	r4, [pc, #52]	@ (800a1e0 <__libc_init_array+0x3c>)
 800a1aa:	1b64      	subs	r4, r4, r5
 800a1ac:	10a4      	asrs	r4, r4, #2
 800a1ae:	2600      	movs	r6, #0
 800a1b0:	42a6      	cmp	r6, r4
 800a1b2:	d109      	bne.n	800a1c8 <__libc_init_array+0x24>
 800a1b4:	4d0b      	ldr	r5, [pc, #44]	@ (800a1e4 <__libc_init_array+0x40>)
 800a1b6:	4c0c      	ldr	r4, [pc, #48]	@ (800a1e8 <__libc_init_array+0x44>)
 800a1b8:	f000 f818 	bl	800a1ec <_init>
 800a1bc:	1b64      	subs	r4, r4, r5
 800a1be:	10a4      	asrs	r4, r4, #2
 800a1c0:	2600      	movs	r6, #0
 800a1c2:	42a6      	cmp	r6, r4
 800a1c4:	d105      	bne.n	800a1d2 <__libc_init_array+0x2e>
 800a1c6:	bd70      	pop	{r4, r5, r6, pc}
 800a1c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1cc:	4798      	blx	r3
 800a1ce:	3601      	adds	r6, #1
 800a1d0:	e7ee      	b.n	800a1b0 <__libc_init_array+0xc>
 800a1d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1d6:	4798      	blx	r3
 800a1d8:	3601      	adds	r6, #1
 800a1da:	e7f2      	b.n	800a1c2 <__libc_init_array+0x1e>
 800a1dc:	0800a590 	.word	0x0800a590
 800a1e0:	0800a590 	.word	0x0800a590
 800a1e4:	0800a590 	.word	0x0800a590
 800a1e8:	0800a594 	.word	0x0800a594

0800a1ec <_init>:
 800a1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ee:	bf00      	nop
 800a1f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1f2:	bc08      	pop	{r3}
 800a1f4:	469e      	mov	lr, r3
 800a1f6:	4770      	bx	lr

0800a1f8 <_fini>:
 800a1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1fa:	bf00      	nop
 800a1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1fe:	bc08      	pop	{r3}
 800a200:	469e      	mov	lr, r3
 800a202:	4770      	bx	lr
