/******************************************************************************
 * COPYRIGHT CRAY INC. ar_pi_lm_mmr_values.h
 * FILE: ar_pi_lm_mmr_values.h
 * Created by v2h.c on Wed Oct  8 14:39:03 2014
 ******************************************************************************/

#ifndef _AR_PI_LM_MMR_VALUES_H_
#define _AR_PI_LM_MMR_VALUES_H_

/*
 *  AR PI_LM MMR VALUES DEFINES
 */
#define AR_PI_DBG_LM0_CTL_RDMASK                               	0x001f03ff03ff000full
#define AR_PI_DBG_LM0_CTL_WRTMASK                              	0x800003ff03ff000full
#define AR_PI_DBG_LM0_CTL_RSTMASK                              	0x0000000000000000ull
#define AR_PI_DBG_LM0_CTL_RSTDATA                              	0x0000000000000000ull
#define AR_PI_DBG_LM0_CTL_XSMASK                               	0x0000000000000000ull
#define AR_PI_DBG_LM0_CTL_WSEMASK                              	0x0000000000000000ull
#define AR_PI_DBG_LM0_CTL_RSEMASK                              	0x0000000000000000ull
#define AR_PI_DBG_LM0_CTL_W1SMASK                              	0x0000000000000000ull
#define AR_PI_DBG_LM0_CTL_W1CMASK                              	0x0000000000000000ull
#define AR_PI_DBG_LM0_CTL_WRSTMASK                             	0x801f03ff03ff000full
#define AR_PI_DBG_LM0_CTL_HWWMASK                              	0x801f000000000000ull
#define AR_PI_DBG_LM0_CTL_HWRMASK                              	0x000003ff03ff000full
#define AR_PI_DBG_LM0_PTRS_RDMASK                              	0x0000000f01ff01ffull
#define AR_PI_DBG_LM0_PTRS_WRTMASK                             	0x0000000001ff0000ull
#define AR_PI_DBG_LM0_PTRS_RSTMASK                             	0x0000000000000000ull
#define AR_PI_DBG_LM0_PTRS_RSTDATA                             	0x0000000000000000ull
#define AR_PI_DBG_LM0_PTRS_XSMASK                              	0x0000000000000000ull
#define AR_PI_DBG_LM0_PTRS_WSEMASK                             	0x0000000000000000ull
#define AR_PI_DBG_LM0_PTRS_RSEMASK                             	0x0000000000000000ull
#define AR_PI_DBG_LM0_PTRS_W1SMASK                             	0x0000000000000000ull
#define AR_PI_DBG_LM0_PTRS_W1CMASK                             	0x0000000000000000ull
#define AR_PI_DBG_LM0_PTRS_WRSTMASK                            	0x0000000f01ff01ffull
#define AR_PI_DBG_LM0_PTRS_HWWMASK                             	0x0000000f000001ffull
#define AR_PI_DBG_LM0_PTRS_HWRMASK                             	0x0000000001ff0000ull
#define AR_PI_DBG_LM0_READ_LO_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_LO_WRTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_LO_RSTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_LO_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_LO_XSMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_LO_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_LO_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_LO_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_LO_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_LO_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_LO_HWWMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_LO_HWRMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_MID_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_MID_WRTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_MID_RSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_MID_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_MID_XSMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_MID_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_MID_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_MID_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_MID_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_MID_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_MID_HWWMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_MID_HWRMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_HI_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_HI_WRTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_HI_RSTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_HI_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_HI_XSMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_HI_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_HI_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_HI_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_HI_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_READ_HI_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_HI_HWWMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM0_READ_HI_HWRMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_SEL_RDMASK                          	0x0000000000000007ull
#define AR_PI_DBG_LM0_SNAP_SEL_WRTMASK                         	0x0000000000000007ull
#define AR_PI_DBG_LM0_SNAP_SEL_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_SEL_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_SEL_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_SEL_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_SEL_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_SEL_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_SEL_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_SEL_WRSTMASK                        	0x0000000000000007ull
#define AR_PI_DBG_LM0_SNAP_SEL_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_SEL_HWRMASK                         	0x0000000000000007ull
#define AR_PI_DBG_LM0_SNAP_DLO_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM0_SNAP_DLO_WRTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DLO_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DLO_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DLO_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DLO_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DLO_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DLO_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DLO_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DLO_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_SNAP_DLO_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DLO_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM0_SNAP_DMID_RDMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM0_SNAP_DMID_WRTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DMID_RSTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DMID_RSTDATA                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DMID_XSMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DMID_WSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DMID_RSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DMID_W1SMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DMID_W1CMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DMID_WRSTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_SNAP_DMID_HWWMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DMID_HWRMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_SNAP_DHI_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM0_SNAP_DHI_WRTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DHI_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DHI_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DHI_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DHI_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DHI_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DHI_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DHI_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DHI_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_SNAP_DHI_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_SNAP_DHI_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM0_REM_TRIG_RDMASK                          	0x0000000000000007ull
#define AR_PI_DBG_LM0_REM_TRIG_WRTMASK                         	0x0000000000000007ull
#define AR_PI_DBG_LM0_REM_TRIG_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_REM_TRIG_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_REM_TRIG_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_REM_TRIG_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_REM_TRIG_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_REM_TRIG_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_REM_TRIG_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_REM_TRIG_WRSTMASK                        	0x0000000000000007ull
#define AR_PI_DBG_LM0_REM_TRIG_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_REM_TRIG_HWRMASK                         	0x0000000000000007ull
#define AR_PI_DBG_LM0_TRIG_STS_RDMASK                          	0x00000000000000ffull
#define AR_PI_DBG_LM0_TRIG_STS_WRTMASK                         	0x00000000000000ffull
#define AR_PI_DBG_LM0_TRIG_STS_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_STS_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_STS_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_STS_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_STS_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_STS_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_STS_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_STS_WRSTMASK                        	0x00000000000000ffull
#define AR_PI_DBG_LM0_TRIG_STS_HWWMASK                         	0x00000000000000ffull
#define AR_PI_DBG_LM0_TRIG_STS_HWRMASK                         	0x000000000000000full
#define AR_PI_DBG_ERRINJ_LM0_RDMASK                            	0x000001ff00ff000full
#define AR_PI_DBG_ERRINJ_LM0_WRTMASK                           	0x000001ff00ff000full
#define AR_PI_DBG_ERRINJ_LM0_RSTMASK                           	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM0_RSTDATA                           	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM0_XSMASK                            	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM0_WSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM0_RSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM0_W1SMASK                           	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM0_W1CMASK                           	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM0_WRSTMASK                          	0x000001ff00ff000full
#define AR_PI_DBG_ERRINJ_LM0_HWWMASK                           	0x0000000000000008ull
#define AR_PI_DBG_ERRINJ_LM0_HWRMASK                           	0x000001ff00ff0007ull
#define AR_PI_ERR_INFO_LM0_PERR_RDMASK                         	0x00000000001ff008ull
#define AR_PI_ERR_INFO_LM0_PERR_WRTMASK                        	0x00000000001ff008ull
#define AR_PI_ERR_INFO_LM0_PERR_RSTMASK                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_RSTDATA                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_XSMASK                         	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_WSEMASK                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_RSEMASK                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_W1SMASK                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_W1CMASK                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_WRSTMASK                       	0x00000000001ff008ull
#define AR_PI_ERR_INFO_LM0_PERR_HWWMASK                        	0x00000000001ff008ull
#define AR_PI_ERR_INFO_LM0_PERR_HWRMASK                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_CNT_RDMASK                     	0xffffffffffffffffull
#define AR_PI_ERR_INFO_LM0_PERR_CNT_WRTMASK                    	0xffffffffffffffffull
#define AR_PI_ERR_INFO_LM0_PERR_CNT_RSTMASK                    	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_CNT_RSTDATA                    	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_CNT_XSMASK                     	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_CNT_WSEMASK                    	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_CNT_RSEMASK                    	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_CNT_W1SMASK                    	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_CNT_W1CMASK                    	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM0_PERR_CNT_WRSTMASK                   	0xffffffffffffffffull
#define AR_PI_ERR_INFO_LM0_PERR_CNT_HWWMASK                    	0xffffffffffffffffull
#define AR_PI_ERR_INFO_LM0_PERR_CNT_HWRMASK                    	0xffffffffffffffffull
#define AR_PI_DBG_LM0_CAP_SEL_RDMASK                           	0x00000000000ff1ffull
#define AR_PI_DBG_LM0_CAP_SEL_WRTMASK                          	0x00000000000ff1ffull
#define AR_PI_DBG_LM0_CAP_SEL_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_CAP_SEL_RSTDATA                          	0x00000000000ff1ffull
#define AR_PI_DBG_LM0_CAP_SEL_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_LM0_CAP_SEL_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_CAP_SEL_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_CAP_SEL_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_CAP_SEL_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_CAP_SEL_WRSTMASK                         	0x00000000000ff1ffull
#define AR_PI_DBG_LM0_CAP_SEL_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_CAP_SEL_HWRMASK                          	0x00000000000ff1ffull
#define AR_PI_DBG_LM0_T0_CMP_LO_RDMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_CMP_LO_WRTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_CMP_LO_RSTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_LO_RSTDATA                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_LO_XSMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_LO_WSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_LO_RSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_LO_W1SMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_LO_W1CMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_LO_WRSTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_CMP_LO_HWWMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_LO_HWRMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_CMP_MID_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_CMP_MID_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_CMP_MID_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_MID_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_MID_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_MID_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_MID_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_MID_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_MID_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_MID_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_CMP_MID_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_MID_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_CMP_HI_RDMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_CMP_HI_WRTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_CMP_HI_RSTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_HI_RSTDATA                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_HI_XSMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_HI_WSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_HI_RSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_HI_W1SMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_HI_W1CMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_HI_WRSTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_CMP_HI_HWWMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_CMP_HI_HWRMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_MODE_RDMASK                           	0x0000000000000003ull
#define AR_PI_DBG_LM0_T0_MODE_WRTMASK                          	0x0000000000000003ull
#define AR_PI_DBG_LM0_T0_MODE_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MODE_RSTDATA                          	0x0000000000000003ull
#define AR_PI_DBG_LM0_T0_MODE_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MODE_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MODE_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MODE_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MODE_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MODE_WRSTMASK                         	0x0000000000000003ull
#define AR_PI_DBG_LM0_T0_MODE_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MODE_HWRMASK                          	0x0000000000000003ull
#define AR_PI_DBG_LM0_T0_MASK_LO_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_MASK_LO_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_MASK_LO_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_LO_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_LO_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_LO_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_LO_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_LO_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_LO_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_LO_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_MASK_LO_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_LO_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_MASK_MID_RDMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_MASK_MID_WRTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_MASK_MID_RSTMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_MID_RSTDATA                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_MID_XSMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_MID_WSEMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_MID_RSEMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_MID_W1SMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_MID_W1CMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_MID_WRSTMASK                     	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_MASK_MID_HWWMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_MID_HWRMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_MASK_HI_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_MASK_HI_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_MASK_HI_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_HI_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_HI_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_HI_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_HI_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_HI_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_HI_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_HI_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T0_MASK_HI_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T0_MASK_HI_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_TRIG_SEL_RDMASK                          	0x00000000000ff1ffull
#define AR_PI_DBG_LM0_TRIG_SEL_WRTMASK                         	0x00000000000ff1ffull
#define AR_PI_DBG_LM0_TRIG_SEL_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_SEL_RSTDATA                         	0x00000000000ff1ffull
#define AR_PI_DBG_LM0_TRIG_SEL_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_SEL_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_SEL_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_SEL_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_SEL_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_SEL_WRSTMASK                        	0x00000000000ff1ffull
#define AR_PI_DBG_LM0_TRIG_SEL_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_TRIG_SEL_HWRMASK                         	0x00000000000ff1ffull
#define AR_PI_DBG_LM0_T1_CMP_LO_RDMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_CMP_LO_WRTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_CMP_LO_RSTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_LO_RSTDATA                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_LO_XSMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_LO_WSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_LO_RSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_LO_W1SMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_LO_W1CMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_LO_WRSTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_CMP_LO_HWWMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_LO_HWRMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_CMP_MID_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_CMP_MID_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_CMP_MID_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_MID_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_MID_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_MID_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_MID_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_MID_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_MID_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_MID_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_CMP_MID_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_MID_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_CMP_HI_RDMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_CMP_HI_WRTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_CMP_HI_RSTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_HI_RSTDATA                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_HI_XSMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_HI_WSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_HI_RSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_HI_W1SMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_HI_W1CMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_HI_WRSTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_CMP_HI_HWWMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_CMP_HI_HWRMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_MODE_RDMASK                           	0x0000000000000003ull
#define AR_PI_DBG_LM0_T1_MODE_WRTMASK                          	0x0000000000000003ull
#define AR_PI_DBG_LM0_T1_MODE_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MODE_RSTDATA                          	0x0000000000000003ull
#define AR_PI_DBG_LM0_T1_MODE_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MODE_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MODE_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MODE_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MODE_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MODE_WRSTMASK                         	0x0000000000000003ull
#define AR_PI_DBG_LM0_T1_MODE_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MODE_HWRMASK                          	0x0000000000000003ull
#define AR_PI_DBG_LM0_T1_MASK_LO_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_MASK_LO_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_MASK_LO_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_LO_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_LO_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_LO_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_LO_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_LO_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_LO_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_LO_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_MASK_LO_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_LO_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_MASK_MID_RDMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_MASK_MID_WRTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_MASK_MID_RSTMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_MID_RSTDATA                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_MID_XSMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_MID_WSEMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_MID_RSEMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_MID_W1SMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_MID_W1CMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_MID_WRSTMASK                     	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_MASK_MID_HWWMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_MID_HWRMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_MASK_HI_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_MASK_HI_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_MASK_HI_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_HI_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_HI_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_HI_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_HI_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_HI_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_HI_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_HI_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM0_T1_MASK_HI_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM0_T1_MASK_HI_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM0_MUX_SEL_RDMASK                           	0x0000000000077777ull
#define AR_PI_DBG_LM0_MUX_SEL_WRTMASK                          	0x0000000000077777ull
#define AR_PI_DBG_LM0_MUX_SEL_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_MUX_SEL_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_MUX_SEL_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_LM0_MUX_SEL_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_MUX_SEL_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_MUX_SEL_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_MUX_SEL_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_MUX_SEL_WRSTMASK                         	0x0000000000077777ull
#define AR_PI_DBG_LM0_MUX_SEL_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM0_MUX_SEL_HWRMASK                          	0x0000000000077777ull
#define AR_PI_DBG_LM1_CTL_RDMASK                               	0x001f03ff03ff000full
#define AR_PI_DBG_LM1_CTL_WRTMASK                              	0x800003ff03ff000full
#define AR_PI_DBG_LM1_CTL_RSTMASK                              	0x0000000000000000ull
#define AR_PI_DBG_LM1_CTL_RSTDATA                              	0x0000000000000000ull
#define AR_PI_DBG_LM1_CTL_XSMASK                               	0x0000000000000000ull
#define AR_PI_DBG_LM1_CTL_WSEMASK                              	0x0000000000000000ull
#define AR_PI_DBG_LM1_CTL_RSEMASK                              	0x0000000000000000ull
#define AR_PI_DBG_LM1_CTL_W1SMASK                              	0x0000000000000000ull
#define AR_PI_DBG_LM1_CTL_W1CMASK                              	0x0000000000000000ull
#define AR_PI_DBG_LM1_CTL_WRSTMASK                             	0x801f03ff03ff000full
#define AR_PI_DBG_LM1_CTL_HWWMASK                              	0x801f000000000000ull
#define AR_PI_DBG_LM1_CTL_HWRMASK                              	0x000003ff03ff000full
#define AR_PI_DBG_LM1_PTRS_RDMASK                              	0x0000000f01ff01ffull
#define AR_PI_DBG_LM1_PTRS_WRTMASK                             	0x0000000001ff0000ull
#define AR_PI_DBG_LM1_PTRS_RSTMASK                             	0x0000000000000000ull
#define AR_PI_DBG_LM1_PTRS_RSTDATA                             	0x0000000000000000ull
#define AR_PI_DBG_LM1_PTRS_XSMASK                              	0x0000000000000000ull
#define AR_PI_DBG_LM1_PTRS_WSEMASK                             	0x0000000000000000ull
#define AR_PI_DBG_LM1_PTRS_RSEMASK                             	0x0000000000000000ull
#define AR_PI_DBG_LM1_PTRS_W1SMASK                             	0x0000000000000000ull
#define AR_PI_DBG_LM1_PTRS_W1CMASK                             	0x0000000000000000ull
#define AR_PI_DBG_LM1_PTRS_WRSTMASK                            	0x0000000f01ff01ffull
#define AR_PI_DBG_LM1_PTRS_HWWMASK                             	0x0000000f000001ffull
#define AR_PI_DBG_LM1_PTRS_HWRMASK                             	0x0000000001ff0000ull
#define AR_PI_DBG_LM1_READ_LO_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_LO_WRTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_LO_RSTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_LO_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_LO_XSMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_LO_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_LO_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_LO_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_LO_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_LO_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_LO_HWWMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_LO_HWRMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_MID_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_MID_WRTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_MID_RSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_MID_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_MID_XSMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_MID_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_MID_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_MID_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_MID_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_MID_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_MID_HWWMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_MID_HWRMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_HI_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_HI_WRTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_HI_RSTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_HI_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_HI_XSMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_HI_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_HI_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_HI_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_HI_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_READ_HI_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_HI_HWWMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM1_READ_HI_HWRMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_SEL_RDMASK                          	0x0000000000000007ull
#define AR_PI_DBG_LM1_SNAP_SEL_WRTMASK                         	0x0000000000000007ull
#define AR_PI_DBG_LM1_SNAP_SEL_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_SEL_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_SEL_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_SEL_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_SEL_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_SEL_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_SEL_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_SEL_WRSTMASK                        	0x0000000000000007ull
#define AR_PI_DBG_LM1_SNAP_SEL_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_SEL_HWRMASK                         	0x0000000000000007ull
#define AR_PI_DBG_LM1_SNAP_DLO_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM1_SNAP_DLO_WRTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DLO_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DLO_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DLO_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DLO_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DLO_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DLO_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DLO_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DLO_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_SNAP_DLO_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DLO_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM1_SNAP_DMID_RDMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM1_SNAP_DMID_WRTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DMID_RSTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DMID_RSTDATA                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DMID_XSMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DMID_WSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DMID_RSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DMID_W1SMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DMID_W1CMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DMID_WRSTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_SNAP_DMID_HWWMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DMID_HWRMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_SNAP_DHI_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_LM1_SNAP_DHI_WRTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DHI_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DHI_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DHI_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DHI_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DHI_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DHI_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DHI_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DHI_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_SNAP_DHI_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_SNAP_DHI_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM1_REM_TRIG_RDMASK                          	0x0000000000000007ull
#define AR_PI_DBG_LM1_REM_TRIG_WRTMASK                         	0x0000000000000007ull
#define AR_PI_DBG_LM1_REM_TRIG_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_REM_TRIG_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_REM_TRIG_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_REM_TRIG_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_REM_TRIG_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_REM_TRIG_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_REM_TRIG_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_REM_TRIG_WRSTMASK                        	0x0000000000000007ull
#define AR_PI_DBG_LM1_REM_TRIG_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_REM_TRIG_HWRMASK                         	0x0000000000000007ull
#define AR_PI_DBG_LM1_TRIG_STS_RDMASK                          	0x00000000000000ffull
#define AR_PI_DBG_LM1_TRIG_STS_WRTMASK                         	0x00000000000000ffull
#define AR_PI_DBG_LM1_TRIG_STS_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_STS_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_STS_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_STS_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_STS_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_STS_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_STS_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_STS_WRSTMASK                        	0x00000000000000ffull
#define AR_PI_DBG_LM1_TRIG_STS_HWWMASK                         	0x00000000000000ffull
#define AR_PI_DBG_LM1_TRIG_STS_HWRMASK                         	0x000000000000000full
#define AR_PI_DBG_ERRINJ_LM1_RDMASK                            	0x000001ff00ff000full
#define AR_PI_DBG_ERRINJ_LM1_WRTMASK                           	0x000001ff00ff000full
#define AR_PI_DBG_ERRINJ_LM1_RSTMASK                           	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM1_RSTDATA                           	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM1_XSMASK                            	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM1_WSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM1_RSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM1_W1SMASK                           	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM1_W1CMASK                           	0x0000000000000000ull
#define AR_PI_DBG_ERRINJ_LM1_WRSTMASK                          	0x000001ff00ff000full
#define AR_PI_DBG_ERRINJ_LM1_HWWMASK                           	0x0000000000000008ull
#define AR_PI_DBG_ERRINJ_LM1_HWRMASK                           	0x000001ff00ff0007ull
#define AR_PI_ERR_INFO_LM1_PERR_RDMASK                         	0x00000000001ff008ull
#define AR_PI_ERR_INFO_LM1_PERR_WRTMASK                        	0x00000000001ff008ull
#define AR_PI_ERR_INFO_LM1_PERR_RSTMASK                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_RSTDATA                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_XSMASK                         	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_WSEMASK                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_RSEMASK                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_W1SMASK                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_W1CMASK                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_WRSTMASK                       	0x00000000001ff008ull
#define AR_PI_ERR_INFO_LM1_PERR_HWWMASK                        	0x00000000001ff008ull
#define AR_PI_ERR_INFO_LM1_PERR_HWRMASK                        	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_CNT_RDMASK                     	0xffffffffffffffffull
#define AR_PI_ERR_INFO_LM1_PERR_CNT_WRTMASK                    	0xffffffffffffffffull
#define AR_PI_ERR_INFO_LM1_PERR_CNT_RSTMASK                    	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_CNT_RSTDATA                    	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_CNT_XSMASK                     	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_CNT_WSEMASK                    	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_CNT_RSEMASK                    	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_CNT_W1SMASK                    	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_CNT_W1CMASK                    	0x0000000000000000ull
#define AR_PI_ERR_INFO_LM1_PERR_CNT_WRSTMASK                   	0xffffffffffffffffull
#define AR_PI_ERR_INFO_LM1_PERR_CNT_HWWMASK                    	0xffffffffffffffffull
#define AR_PI_ERR_INFO_LM1_PERR_CNT_HWRMASK                    	0xffffffffffffffffull
#define AR_PI_DBG_LM1_CAP_SEL_RDMASK                           	0x00000000000ff1ffull
#define AR_PI_DBG_LM1_CAP_SEL_WRTMASK                          	0x00000000000ff1ffull
#define AR_PI_DBG_LM1_CAP_SEL_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_CAP_SEL_RSTDATA                          	0x00000000000ff1ffull
#define AR_PI_DBG_LM1_CAP_SEL_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_LM1_CAP_SEL_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_CAP_SEL_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_CAP_SEL_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_CAP_SEL_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_CAP_SEL_WRSTMASK                         	0x00000000000ff1ffull
#define AR_PI_DBG_LM1_CAP_SEL_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_CAP_SEL_HWRMASK                          	0x00000000000ff1ffull
#define AR_PI_DBG_LM1_T0_CMP_LO_RDMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_CMP_LO_WRTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_CMP_LO_RSTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_LO_RSTDATA                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_LO_XSMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_LO_WSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_LO_RSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_LO_W1SMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_LO_W1CMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_LO_WRSTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_CMP_LO_HWWMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_LO_HWRMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_CMP_MID_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_CMP_MID_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_CMP_MID_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_MID_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_MID_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_MID_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_MID_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_MID_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_MID_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_MID_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_CMP_MID_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_MID_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_CMP_HI_RDMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_CMP_HI_WRTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_CMP_HI_RSTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_HI_RSTDATA                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_HI_XSMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_HI_WSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_HI_RSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_HI_W1SMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_HI_W1CMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_HI_WRSTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_CMP_HI_HWWMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_CMP_HI_HWRMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_MODE_RDMASK                           	0x0000000000000003ull
#define AR_PI_DBG_LM1_T0_MODE_WRTMASK                          	0x0000000000000003ull
#define AR_PI_DBG_LM1_T0_MODE_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MODE_RSTDATA                          	0x0000000000000003ull
#define AR_PI_DBG_LM1_T0_MODE_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MODE_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MODE_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MODE_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MODE_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MODE_WRSTMASK                         	0x0000000000000003ull
#define AR_PI_DBG_LM1_T0_MODE_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MODE_HWRMASK                          	0x0000000000000003ull
#define AR_PI_DBG_LM1_T0_MASK_LO_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_MASK_LO_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_MASK_LO_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_LO_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_LO_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_LO_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_LO_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_LO_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_LO_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_LO_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_MASK_LO_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_LO_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_MASK_MID_RDMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_MASK_MID_WRTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_MASK_MID_RSTMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_MID_RSTDATA                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_MID_XSMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_MID_WSEMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_MID_RSEMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_MID_W1SMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_MID_W1CMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_MID_WRSTMASK                     	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_MASK_MID_HWWMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_MID_HWRMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_MASK_HI_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_MASK_HI_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_MASK_HI_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_HI_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_HI_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_HI_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_HI_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_HI_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_HI_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_HI_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T0_MASK_HI_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T0_MASK_HI_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_TRIG_SEL_RDMASK                          	0x00000000000ff1ffull
#define AR_PI_DBG_LM1_TRIG_SEL_WRTMASK                         	0x00000000000ff1ffull
#define AR_PI_DBG_LM1_TRIG_SEL_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_SEL_RSTDATA                         	0x00000000000ff1ffull
#define AR_PI_DBG_LM1_TRIG_SEL_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_SEL_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_SEL_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_SEL_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_SEL_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_SEL_WRSTMASK                        	0x00000000000ff1ffull
#define AR_PI_DBG_LM1_TRIG_SEL_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_TRIG_SEL_HWRMASK                         	0x00000000000ff1ffull
#define AR_PI_DBG_LM1_T1_CMP_LO_RDMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_CMP_LO_WRTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_CMP_LO_RSTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_LO_RSTDATA                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_LO_XSMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_LO_WSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_LO_RSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_LO_W1SMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_LO_W1CMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_LO_WRSTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_CMP_LO_HWWMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_LO_HWRMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_CMP_MID_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_CMP_MID_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_CMP_MID_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_MID_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_MID_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_MID_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_MID_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_MID_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_MID_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_MID_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_CMP_MID_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_MID_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_CMP_HI_RDMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_CMP_HI_WRTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_CMP_HI_RSTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_HI_RSTDATA                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_HI_XSMASK                         	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_HI_WSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_HI_RSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_HI_W1SMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_HI_W1CMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_HI_WRSTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_CMP_HI_HWWMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_CMP_HI_HWRMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_MODE_RDMASK                           	0x0000000000000003ull
#define AR_PI_DBG_LM1_T1_MODE_WRTMASK                          	0x0000000000000003ull
#define AR_PI_DBG_LM1_T1_MODE_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MODE_RSTDATA                          	0x0000000000000003ull
#define AR_PI_DBG_LM1_T1_MODE_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MODE_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MODE_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MODE_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MODE_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MODE_WRSTMASK                         	0x0000000000000003ull
#define AR_PI_DBG_LM1_T1_MODE_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MODE_HWRMASK                          	0x0000000000000003ull
#define AR_PI_DBG_LM1_T1_MASK_LO_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_MASK_LO_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_MASK_LO_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_LO_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_LO_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_LO_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_LO_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_LO_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_LO_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_LO_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_MASK_LO_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_LO_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_MASK_MID_RDMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_MASK_MID_WRTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_MASK_MID_RSTMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_MID_RSTDATA                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_MID_XSMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_MID_WSEMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_MID_RSEMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_MID_W1SMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_MID_W1CMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_MID_WRSTMASK                     	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_MASK_MID_HWWMASK                      	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_MID_HWRMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_MASK_HI_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_MASK_HI_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_MASK_HI_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_HI_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_HI_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_HI_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_HI_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_HI_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_HI_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_HI_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_LM1_T1_MASK_HI_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_LM1_T1_MASK_HI_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_LM1_MUX_SEL_RDMASK                           	0x0000000000077777ull
#define AR_PI_DBG_LM1_MUX_SEL_WRTMASK                          	0x0000000000077777ull
#define AR_PI_DBG_LM1_MUX_SEL_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_MUX_SEL_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_MUX_SEL_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_LM1_MUX_SEL_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_MUX_SEL_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_MUX_SEL_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_MUX_SEL_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_MUX_SEL_WRSTMASK                         	0x0000000000077777ull
#define AR_PI_DBG_LM1_MUX_SEL_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_LM1_MUX_SEL_HWRMASK                          	0x0000000000077777ull

#endif
