
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000068  00800100  00002074  000020e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002074  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a8  00800168  000020dc  00002150  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  00002150  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000003a8  00000000  00000000  000021f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000163a  00000000  00000000  00002598  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000862  00000000  00000000  00003bd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000010c4  00000000  00000000  00004434  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000290  00000000  00000000  000054f8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004f9  00000000  00000000  00005788  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000566  00000000  00000000  00005c81  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000d8  00000000  00000000  000061e7  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 90 01 	jmp	0x320	; 0x320 <__ctors_end>
       4:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
       8:	0c 94 f9 01 	jmp	0x3f2	; 0x3f2 <__vector_2>
       c:	0c 94 a6 03 	jmp	0x74c	; 0x74c <__vector_3>
      10:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      14:	0c 94 e2 07 	jmp	0xfc4	; 0xfc4 <__vector_5>
      18:	0c 94 70 07 	jmp	0xee0	; 0xee0 <__vector_6>
      1c:	0c 94 7c 07 	jmp	0xef8	; 0xef8 <__vector_7>
      20:	0c 94 8f 07 	jmp	0xf1e	; 0xf1e <__vector_8>
      24:	0c 94 61 07 	jmp	0xec2	; 0xec2 <__vector_9>
      28:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      2c:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      30:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      34:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      38:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      3c:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      40:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      44:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      48:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      4c:	0c 94 4c 04 	jmp	0x898	; 0x898 <__vector_19>
      50:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      54:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      58:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>

0000005c <__c.1689>:
      5c:	0a 0a 49 6e 76 61 6c 69 64 20 49 6e 74 65 72 75     ..Invalid Interu
      6c:	70 74 20 45 6e 61 62 6c 65 64 0a 00                 pt Enabled..

00000078 <__c.1661>:
      78:	0a 4d 6f 74 6f 72 20 53 70 65 65 64 20 52 20 69     .Motor Speed R i
      88:	73 20 6e 6f 77 20 25 64 00                          s now %d.

00000091 <__c.1659>:
      91:	0a 4d 6f 74 6f 72 20 53 70 65 65 64 20 52 20 28     .Motor Speed R (
      a1:	6d 61 78 3d 25 64 29 3a 00                          max=%d):.

000000aa <__c.1657>:
      aa:	0a 4d 6f 74 6f 72 20 53 70 65 65 64 20 4c 20 69     .Motor Speed L i
      ba:	73 20 6e 6f 77 20 25 64 00                          s now %d.

000000c3 <__c.1655>:
      c3:	0a 4d 6f 74 6f 72 20 53 70 65 65 64 20 4c 20 28     .Motor Speed L (
      d3:	6d 61 78 3d 25 64 29 3a 00                          max=%d):.

000000dc <__c.1639>:
      dc:	0a 49 6e 69 74 3a 20 44 6f 6e 65 0a 0a 00           .Init: Done...

000000ea <__c.1627>:
      ea:	0a 5b 64 65 62 75 67 5d 20 50 42 3f 20 52 65 6c     .[debug] PB? Rel
      fa:	65 61 73 65 64 00                                   eased.

00000100 <__c.1611>:
     100:	0a 5b 64 65 62 75 67 5d 20 50 45 3f 20 52 65 6c     .[debug] PE? Rel
     110:	65 61 73 65 64 00                                   eased.

00000116 <__c.1609>:
     116:	0a 43 75 72 72 65 6e 74 20 4d 6f 64 65 20 28 46     .Current Mode (F
     126:	2f 57 29 3d 20 25 64 00                             /W)= %d.

0000012e <__c.1607>:
     12e:	0a 43 75 72 72 65 6e 74 20 4d 6f 64 65 20 28 54     .Current Mode (T
     13e:	2f 57 29 20 3d 20 25 64 00                          /W) = %d.

00000147 <__c.1826>:
     147:	09 5b 64 6f 6e 65 5d 00                             .[done].

0000014f <__c.1824>:
     14f:	0a 61 64 63 3a 20 69 6e 69 74 3a 20 73 65 74 75     .adc: init: setu
     15f:	70 20 63 6f 6e 76 65 72 74 69 6f 6e 73 00           p convertions.

0000016d <__c.1822>:
     16d:	0a 61 64 63 3a 20 69 6e 69 74 00                    .adc: init.

00000178 <__c.1811>:
     178:	0a 5b 64 65 62 75 67 5d 20 57 61 72 6e 69 6e 67     .[debug] Warning
     188:	3a 20 75 6e 69 6d 70 6c 69 6d 65 6e 74 65 64 20     : unimplimented 
     198:	66 75 6e 63 74 69 6f 6e 20 61 64 63 5f 63 61 6c     function adc_cal
     1a8:	69 62 72 61 74 65 5f 73 74 6f 72 65 20 63 61 6c     ibrate_store cal
     1b8:	6c 65 64 00                                         led.

000001bc <__c.1755>:
     1bc:	0a 5b 64 65 62 75 67 5d 20 41 44 43 20 4f 46 46     .[debug] ADC OFF
     1cc:	53 45 54 53 3a 20 00                                SETS: .

000001d3 <__c.1743>:
     1d3:	0a 5b 64 65 62 75 67 5d 20 46 49 58 45 44 20 41     .[debug] FIXED A
     1e3:	44 43 3a 20 00                                      DC: .

000001e8 <__c.1737>:
     1e8:	0a 5b 64 65 62 75 67 5d 20 20 20 52 41 57 20 41     .[debug]   RAW A
     1f8:	44 43 3a 20 00                                      DC: .

000001fd <__c.1583>:
     1fd:	0a 75 73 61 72 74 3a 20 69 6e 69 74 20 75 73 61     .usart: init usa
     20d:	72 74 30 09 5b 64 6f 6e 65 5d 00                    rt0.[done].

00000218 <__c.1645>:
     218:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 09 5b     .timers: init:.[
     228:	64 6f 6e 65 5d 00                                   done].

0000022e <__c.1643>:
     22e:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 73     .timers: init: s
     23e:	74 61 72 74 2e 00                                   tart..

00000244 <__c.1574>:
     244:	09 5b 64 6f 6e 65 5d 00                             .[done].

0000024c <__c.1567>:
     24c:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     25c:	69 6d 65 72 31 00                                   imer1.

00000262 <__c.1558>:
     262:	0a 4d 6f 64 65 3a 20 25 64 00                       .Mode: %d.

0000026c <__c.1518>:
     26c:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000274 <__c.1510>:
     274:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     284:	69 6d 65 72 32 00                                   imer2.

0000028a <__c.1680>:
     28a:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     29a:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     2aa:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002b8 <__c.1665>:
     2b8:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     2c8:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     2d8:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002e6 <__c.1643>:
     2e6:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     2f6:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     306:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

00000314 <__c.1957>:
     314:	63 64 69 6e 6f 70 73 75 78 58 5b 00                 cdinopsuxX[.

00000320 <__ctors_end>:
     320:	11 24       	eor	r1, r1
     322:	1f be       	out	0x3f, r1	; 63
     324:	cf ef       	ldi	r28, 0xFF	; 255
     326:	d4 e0       	ldi	r29, 0x04	; 4
     328:	de bf       	out	0x3e, r29	; 62
     32a:	cd bf       	out	0x3d, r28	; 61

0000032c <__do_copy_data>:
     32c:	11 e0       	ldi	r17, 0x01	; 1
     32e:	a0 e0       	ldi	r26, 0x00	; 0
     330:	b1 e0       	ldi	r27, 0x01	; 1
     332:	e4 e7       	ldi	r30, 0x74	; 116
     334:	f0 e2       	ldi	r31, 0x20	; 32
     336:	02 c0       	rjmp	.+4      	; 0x33c <.do_copy_data_start>

00000338 <.do_copy_data_loop>:
     338:	05 90       	lpm	r0, Z+
     33a:	0d 92       	st	X+, r0

0000033c <.do_copy_data_start>:
     33c:	a8 36       	cpi	r26, 0x68	; 104
     33e:	b1 07       	cpc	r27, r17
     340:	d9 f7       	brne	.-10     	; 0x338 <.do_copy_data_loop>

00000342 <__do_clear_bss>:
     342:	12 e0       	ldi	r17, 0x02	; 2
     344:	a8 e6       	ldi	r26, 0x68	; 104
     346:	b1 e0       	ldi	r27, 0x01	; 1
     348:	01 c0       	rjmp	.+2      	; 0x34c <.do_clear_bss_start>

0000034a <.do_clear_bss_loop>:
     34a:	1d 92       	st	X+, r1

0000034c <.do_clear_bss_start>:
     34c:	a0 31       	cpi	r26, 0x10	; 16
     34e:	b1 07       	cpc	r27, r17
     350:	e1 f7       	brne	.-8      	; 0x34a <.do_clear_bss_loop>
     352:	0e 94 ae 02 	call	0x55c	; 0x55c <main>
     356:	0c 94 38 10 	jmp	0x2070	; 0x2070 <_exit>

0000035a <__bad_interrupt>:
     35a:	0c 94 cf 01 	jmp	0x39e	; 0x39e <__vector_default>

0000035e <clock_init>:
#include <avr/interrupt.h>
#include <util/delay.h>
#include <avr/pgmspace.h>


void clock_init(void) {
     35e:	80 e0       	ldi	r24, 0x00	; 0
     360:	90 e0       	ldi	r25, 0x00	; 0
     362:	20 e8       	ldi	r18, 0x80	; 128
     364:	0f b6       	in	r0, 0x3f	; 63
     366:	f8 94       	cli
     368:	20 93 61 00 	sts	0x0061, r18
     36c:	80 93 61 00 	sts	0x0061, r24
     370:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
     372:	08 95       	ret

00000374 <joy_init>:
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}

void joy_init(void) {
     374:	84 b1       	in	r24, 0x04	; 4
     376:	8f 72       	andi	r24, 0x2F	; 47
     378:	84 b9       	out	0x04, r24	; 4
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     37a:	8d b1       	in	r24, 0x0d	; 13
     37c:	83 7f       	andi	r24, 0xF3	; 243
     37e:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     380:	85 b1       	in	r24, 0x05	; 5
     382:	80 6d       	ori	r24, 0xD0	; 208
     384:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     386:	8e b1       	in	r24, 0x0e	; 14
     388:	8c 60       	ori	r24, 0x0C	; 12
     38a:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     38c:	80 ec       	ldi	r24, 0xC0	; 192
     38e:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     390:	80 ed       	ldi	r24, 0xD0	; 208
     392:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     396:	8c e0       	ldi	r24, 0x0C	; 12
     398:	80 93 6b 00 	sts	0x006B, r24
	
}
     39c:	08 95       	ret

0000039e <__vector_default>:
		
		}
	}	
} 
		
ISR(BADISR_vect) {
     39e:	1f 92       	push	r1
     3a0:	0f 92       	push	r0
     3a2:	0f b6       	in	r0, 0x3f	; 63
     3a4:	0f 92       	push	r0
     3a6:	11 24       	eor	r1, r1
     3a8:	2f 93       	push	r18
     3aa:	3f 93       	push	r19
     3ac:	4f 93       	push	r20
     3ae:	5f 93       	push	r21
     3b0:	6f 93       	push	r22
     3b2:	7f 93       	push	r23
     3b4:	8f 93       	push	r24
     3b6:	9f 93       	push	r25
     3b8:	af 93       	push	r26
     3ba:	bf 93       	push	r27
     3bc:	ef 93       	push	r30
     3be:	ff 93       	push	r31
	printf_P(PSTR("\n\nInvalid Interupt Enabled\n"));
     3c0:	8c e5       	ldi	r24, 0x5C	; 92
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	9f 93       	push	r25
     3c6:	8f 93       	push	r24
     3c8:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
     3cc:	0f 90       	pop	r0
     3ce:	0f 90       	pop	r0
}
     3d0:	ff 91       	pop	r31
     3d2:	ef 91       	pop	r30
     3d4:	bf 91       	pop	r27
     3d6:	af 91       	pop	r26
     3d8:	9f 91       	pop	r25
     3da:	8f 91       	pop	r24
     3dc:	7f 91       	pop	r23
     3de:	6f 91       	pop	r22
     3e0:	5f 91       	pop	r21
     3e2:	4f 91       	pop	r20
     3e4:	3f 91       	pop	r19
     3e6:	2f 91       	pop	r18
     3e8:	0f 90       	pop	r0
     3ea:	0f be       	out	0x3f, r0	; 63
     3ec:	0f 90       	pop	r0
     3ee:	1f 90       	pop	r1
     3f0:	18 95       	reti

000003f2 <__vector_2>:
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
	
}

ISR(PCINT0_vect) {
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	2f 93       	push	r18
     3fe:	3f 93       	push	r19
     400:	4f 93       	push	r20
     402:	5f 93       	push	r21
     404:	6f 93       	push	r22
     406:	7f 93       	push	r23
     408:	8f 93       	push	r24
     40a:	9f 93       	push	r25
     40c:	af 93       	push	r26
     40e:	bf 93       	push	r27
     410:	cf 93       	push	r28
     412:	df 93       	push	r29
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
	//PE2,3
	uint8_t iPINE = (uint8_t)~PINE;
     418:	8c b1       	in	r24, 0x0c	; 12
	if (iPINE&((1<<2)|(1<<3))) {
     41a:	80 95       	com	r24
     41c:	c8 2f       	mov	r28, r24
     41e:	d0 e0       	ldi	r29, 0x00	; 0
     420:	ce 01       	movw	r24, r28
     422:	8c 70       	andi	r24, 0x0C	; 12
     424:	90 70       	andi	r25, 0x00	; 0
     426:	89 2b       	or	r24, r25
     428:	e1 f1       	breq	.+120    	; 0x4a2 <__vector_2+0xb0>
		if (iPINE&(1<<2)) {// Left
     42a:	c2 ff       	sbrs	r28, 2
     42c:	1b c0       	rjmp	.+54     	; 0x464 <__vector_2+0x72>
			if (c_mode!=WAIT)
     42e:	80 91 f7 01 	lds	r24, 0x01F7
     432:	88 23       	and	r24, r24
     434:	19 f0       	breq	.+6      	; 0x43c <__vector_2+0x4a>
				c_mode=WAIT;
     436:	10 92 f7 01 	sts	0x01F7, r1
     43a:	05 c0       	rjmp	.+10     	; 0x446 <__vector_2+0x54>
			else {
				initial=true;
     43c:	81 e0       	ldi	r24, 0x01	; 1
     43e:	80 93 09 02 	sts	0x0209, r24
				c_mode=TEST;
     442:	80 93 f7 01 	sts	0x01F7, r24
			}
				
			printf_P(PSTR("\nCurrent Mode (T/W) = %d"),c_mode);
     446:	80 91 f7 01 	lds	r24, 0x01F7
     44a:	90 e0       	ldi	r25, 0x00	; 0
     44c:	9f 93       	push	r25
     44e:	8f 93       	push	r24
     450:	8e e2       	ldi	r24, 0x2E	; 46
     452:	91 e0       	ldi	r25, 0x01	; 1
     454:	9f 93       	push	r25
     456:	8f 93       	push	r24
     458:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
     45c:	0f 90       	pop	r0
     45e:	0f 90       	pop	r0
     460:	0f 90       	pop	r0
     462:	0f 90       	pop	r0
		}
		if (iPINE&(1<<3)) {// Right
     464:	c3 ff       	sbrs	r28, 3
     466:	25 c0       	rjmp	.+74     	; 0x4b2 <__vector_2+0xc0>
			if (c_mode!=WAIT)
     468:	80 91 f7 01 	lds	r24, 0x01F7
     46c:	88 23       	and	r24, r24
     46e:	19 f0       	breq	.+6      	; 0x476 <__vector_2+0x84>
				c_mode=WAIT;
     470:	10 92 f7 01 	sts	0x01F7, r1
     474:	06 c0       	rjmp	.+12     	; 0x482 <__vector_2+0x90>
			else {
				initial=true;
     476:	81 e0       	ldi	r24, 0x01	; 1
     478:	80 93 09 02 	sts	0x0209, r24
				c_mode=FOLLOW;
     47c:	82 e0       	ldi	r24, 0x02	; 2
     47e:	80 93 f7 01 	sts	0x01F7, r24
			}
				
			printf_P(PSTR("\nCurrent Mode (F/W)= %d"),c_mode);
     482:	80 91 f7 01 	lds	r24, 0x01F7
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	9f 93       	push	r25
     48a:	8f 93       	push	r24
     48c:	86 e1       	ldi	r24, 0x16	; 22
     48e:	91 e0       	ldi	r25, 0x01	; 1
     490:	9f 93       	push	r25
     492:	8f 93       	push	r24
     494:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
     498:	0f 90       	pop	r0
     49a:	0f 90       	pop	r0
     49c:	0f 90       	pop	r0
     49e:	0f 90       	pop	r0
     4a0:	08 c0       	rjmp	.+16     	; 0x4b2 <__vector_2+0xc0>
		}
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
     4a2:	80 e0       	ldi	r24, 0x00	; 0
     4a4:	91 e0       	ldi	r25, 0x01	; 1
     4a6:	9f 93       	push	r25
     4a8:	8f 93       	push	r24
     4aa:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
     4ae:	0f 90       	pop	r0
     4b0:	0f 90       	pop	r0
}
     4b2:	ff 91       	pop	r31
     4b4:	ef 91       	pop	r30
     4b6:	df 91       	pop	r29
     4b8:	cf 91       	pop	r28
     4ba:	bf 91       	pop	r27
     4bc:	af 91       	pop	r26
     4be:	9f 91       	pop	r25
     4c0:	8f 91       	pop	r24
     4c2:	7f 91       	pop	r23
     4c4:	6f 91       	pop	r22
     4c6:	5f 91       	pop	r21
     4c8:	4f 91       	pop	r20
     4ca:	3f 91       	pop	r19
     4cc:	2f 91       	pop	r18
     4ce:	0f 90       	pop	r0
     4d0:	0f be       	out	0x3f, r0	; 63
     4d2:	0f 90       	pop	r0
     4d4:	1f 90       	pop	r1
     4d6:	18 95       	reti

000004d8 <init>:
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
}

void init(void) {
     4d8:	f8 94       	cli
	cli();
	power_lcd_disable();
     4da:	e4 e6       	ldi	r30, 0x64	; 100
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	80 81       	ld	r24, Z
     4e0:	80 61       	ori	r24, 0x10	; 16
     4e2:	80 83       	st	Z, r24
	power_spi_disable();
     4e4:	80 81       	ld	r24, Z
     4e6:	84 60       	ori	r24, 0x04	; 4
     4e8:	80 83       	st	Z, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     4ea:	80 e0       	ldi	r24, 0x00	; 0
     4ec:	90 e0       	ldi	r25, 0x00	; 0
     4ee:	20 e8       	ldi	r18, 0x80	; 128
     4f0:	0f b6       	in	r0, 0x3f	; 63
     4f2:	f8 94       	cli
     4f4:	20 93 61 00 	sts	0x0061, r18
     4f8:	80 93 61 00 	sts	0x0061, r24
     4fc:	0f be       	out	0x3f, r0	; 63
	}
}

void joy_init(void) {
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
     4fe:	84 b1       	in	r24, 0x04	; 4
     500:	8f 72       	andi	r24, 0x2F	; 47
     502:	84 b9       	out	0x04, r24	; 4
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     504:	8d b1       	in	r24, 0x0d	; 13
     506:	83 7f       	andi	r24, 0xF3	; 243
     508:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     50a:	85 b1       	in	r24, 0x05	; 5
     50c:	80 6d       	ori	r24, 0xD0	; 208
     50e:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     510:	8e b1       	in	r24, 0x0e	; 14
     512:	8c 60       	ori	r24, 0x0C	; 12
     514:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     516:	80 ec       	ldi	r24, 0xC0	; 192
     518:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     51a:	80 ed       	ldi	r24, 0xD0	; 208
     51c:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     520:	8c e0       	ldi	r24, 0x0C	; 12
     522:	80 93 6b 00 	sts	0x006B, r24
	cli();
	power_lcd_disable();
	power_spi_disable();
	clock_init();
	joy_init();
	usart_init();
     526:	0e 94 38 07 	call	0xe70	; 0xe70 <usart_init>
	adc_init();
     52a:	0e 94 9b 04 	call	0x936	; 0x936 <adc_init>
	timers_init();
     52e:	0e 94 69 08 	call	0x10d2	; 0x10d2 <timers_init>
	MOTOR_CTL_DDR|=((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
     532:	8a b1       	in	r24, 0x0a	; 10
     534:	8a 6a       	ori	r24, 0xAA	; 170
     536:	8a b9       	out	0x0a, r24	; 10
	motor_mode(MOTOR_L_FWD,LEFT);
     538:	60 e0       	ldi	r22, 0x00	; 0
     53a:	81 e0       	ldi	r24, 0x01	; 1
     53c:	0e 94 67 09 	call	0x12ce	; 0x12ce <motor_mode>
	motor_mode(MOTOR_R_FWD,RIGHT);
     540:	61 e0       	ldi	r22, 0x01	; 1
     542:	81 e0       	ldi	r24, 0x01	; 1
     544:	0e 94 67 09 	call	0x12ce	; 0x12ce <motor_mode>
	sei();
     548:	78 94       	sei
	printf_P(PSTR("\nInit: Done\n\n"));
     54a:	8c ed       	ldi	r24, 0xDC	; 220
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	9f 93       	push	r25
     550:	8f 93       	push	r24
     552:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
     556:	0f 90       	pop	r0
     558:	0f 90       	pop	r0
}
     55a:	08 95       	ret

0000055c <main>:



int main(void) {
     55c:	2f 92       	push	r2
     55e:	3f 92       	push	r3
     560:	4f 92       	push	r4
     562:	5f 92       	push	r5
     564:	6f 92       	push	r6
     566:	7f 92       	push	r7
     568:	8f 92       	push	r8
     56a:	9f 92       	push	r9
     56c:	af 92       	push	r10
     56e:	bf 92       	push	r11
     570:	cf 92       	push	r12
     572:	df 92       	push	r13
     574:	ef 92       	push	r14
     576:	ff 92       	push	r15
     578:	0f 93       	push	r16
     57a:	1f 93       	push	r17
     57c:	df 93       	push	r29
     57e:	cf 93       	push	r28
     580:	00 d0       	rcall	.+0      	; 0x582 <main+0x26>
     582:	cd b7       	in	r28, 0x3d	; 61
     584:	de b7       	in	r29, 0x3e	; 62
	init();
     586:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <init>
	c_mode=WAIT;
     58a:	10 92 f7 01 	sts	0x01F7, r1
	initial=true;
     58e:	81 e0       	ldi	r24, 0x01	; 1
     590:	80 93 09 02 	sts	0x0209, r24
	
	motor_set_speed(0,LEFT);
     594:	60 e0       	ldi	r22, 0x00	; 0
     596:	80 e0       	ldi	r24, 0x00	; 0
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	0e 94 b2 08 	call	0x1164	; 0x1164 <motor_set_speed>
	motor_set_speed(0,RIGHT);
     59e:	61 e0       	ldi	r22, 0x01	; 1
     5a0:	80 e0       	ldi	r24, 0x00	; 0
     5a2:	90 e0       	ldi	r25, 0x00	; 0
     5a4:	0e 94 b2 08 	call	0x1164	; 0x1164 <motor_set_speed>
			uint16_t sp;
			
			motor_mode(MOTOR_L_FWD,LEFT);
			motor_mode(MOTOR_R_FWD,RIGHT);				
			
			printf_P(PSTR("\nMotor Speed L (max=%d):"),UINT16_MAX);
     5a8:	aa 24       	eor	r10, r10
     5aa:	aa 94       	dec	r10
     5ac:	ba 2c       	mov	r11, r10
			scanf("%d",&sp);
     5ae:	6e 01       	movw	r12, r28
     5b0:	08 94       	sec
     5b2:	c1 1c       	adc	r12, r1
     5b4:	d1 1c       	adc	r13, r1
			motor_set_speed(sp,LEFT);
			printf_P(PSTR("\nMotor Speed L is now %d"),motor_get_speed(LEFT));
     5b6:	fa ea       	ldi	r31, 0xAA	; 170
     5b8:	2f 2e       	mov	r2, r31
     5ba:	f0 e0       	ldi	r31, 0x00	; 0
     5bc:	3f 2e       	mov	r3, r31
			
			printf_P(PSTR("\nMotor Speed R (max=%d):"),UINT16_MAX);
     5be:	e1 e9       	ldi	r30, 0x91	; 145
     5c0:	4e 2e       	mov	r4, r30
     5c2:	e0 e0       	ldi	r30, 0x00	; 0
     5c4:	5e 2e       	mov	r5, r30
			scanf("%x",&sp);
     5c6:	76 e2       	ldi	r23, 0x26	; 38
     5c8:	67 2e       	mov	r6, r23
     5ca:	71 e0       	ldi	r23, 0x01	; 1
     5cc:	77 2e       	mov	r7, r23
			motor_set_speed(sp,RIGHT);
			printf_P(PSTR("\nMotor Speed R is now %d"),motor_get_speed(RIGHT));
     5ce:	68 e7       	ldi	r22, 0x78	; 120
     5d0:	86 2e       	mov	r8, r22
     5d2:	60 e0       	ldi	r22, 0x00	; 0
     5d4:	96 2e       	mov	r9, r22
	
	motor_set_speed(0,LEFT);
	motor_set_speed(0,RIGHT);
		
	for(;;) {
		if		(c_mode==FOLLOW) {	
     5d6:	80 91 f7 01 	lds	r24, 0x01F7
     5da:	82 30       	cpi	r24, 0x02	; 2
     5dc:	09 f0       	breq	.+2      	; 0x5e0 <main+0x84>
     5de:	6b c0       	rjmp	.+214    	; 0x6b6 <main+0x15a>
			if (initial) {
     5e0:	80 91 09 02 	lds	r24, 0x0209
     5e4:	88 23       	and	r24, r24
     5e6:	61 f0       	breq	.+24     	; 0x600 <main+0xa4>
				lf_full_speed();
     5e8:	0e 94 da 08 	call	0x11b4	; 0x11b4 <lf_full_speed>
				printf("\nInitialize Speed.");
     5ec:	80 e0       	ldi	r24, 0x00	; 0
     5ee:	91 e0       	ldi	r25, 0x01	; 1
     5f0:	9f 93       	push	r25
     5f2:	8f 93       	push	r24
     5f4:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
				initial=false;
     5f8:	10 92 09 02 	sts	0x0209, r1
     5fc:	0f 90       	pop	r0
     5fe:	0f 90       	pop	r0
			}
			uint16_t c_speed [2] = {motor_get_speed(LEFT),motor_get_speed(RIGHT)};
     600:	80 e0       	ldi	r24, 0x00	; 0
     602:	0e 94 e5 08 	call	0x11ca	; 0x11ca <motor_get_speed>
     606:	8c 01       	movw	r16, r24
     608:	81 e0       	ldi	r24, 0x01	; 1
     60a:	0e 94 e5 08 	call	0x11ca	; 0x11ca <motor_get_speed>
     60e:	7c 01       	movw	r14, r24
			printf("\nML: %X",c_speed[0]);
     610:	1f 93       	push	r17
     612:	0f 93       	push	r16
     614:	83 e1       	ldi	r24, 0x13	; 19
     616:	91 e0       	ldi	r25, 0x01	; 1
     618:	9f 93       	push	r25
     61a:	8f 93       	push	r24
     61c:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
			printf("\nMR: %X",c_speed[1]);
     620:	ff 92       	push	r15
     622:	ef 92       	push	r14
     624:	8b e1       	ldi	r24, 0x1B	; 27
     626:	91 e0       	ldi	r25, 0x01	; 1
     628:	9f 93       	push	r25
     62a:	8f 93       	push	r24
     62c:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
			print_adc_values();
     630:	0e 94 d8 05 	call	0xbb0	; 0xbb0 <print_adc_values>
	
			uint16_t adc_val_mixed [2] = {	adc_get_val(0) + adc_get_val(1) * LF_ADC_MIX_WIEGHT,	\
     634:	80 e0       	ldi	r24, 0x00	; 0
     636:	0e 94 1c 04 	call	0x838	; 0x838 <adc_get_val>
     63a:	8c 01       	movw	r16, r24
     63c:	81 e0       	ldi	r24, 0x01	; 1
     63e:	0e 94 1c 04 	call	0x838	; 0x838 <adc_get_val>
     642:	7c 01       	movw	r14, r24
     644:	ee 0c       	add	r14, r14
     646:	ff 1c       	adc	r15, r15
     648:	ee 0c       	add	r14, r14
     64a:	ff 1c       	adc	r15, r15
     64c:	e8 0e       	add	r14, r24
     64e:	f9 1e       	adc	r15, r25
     650:	e0 0e       	add	r14, r16
     652:	f1 1e       	adc	r15, r17
     654:	83 e0       	ldi	r24, 0x03	; 3
     656:	0e 94 1c 04 	call	0x838	; 0x838 <adc_get_val>
     65a:	8c 01       	movw	r16, r24
     65c:	82 e0       	ldi	r24, 0x02	; 2
     65e:	0e 94 1c 04 	call	0x838	; 0x838 <adc_get_val>
     662:	9c 01       	movw	r18, r24
     664:	22 0f       	add	r18, r18
     666:	33 1f       	adc	r19, r19
     668:	22 0f       	add	r18, r18
     66a:	33 1f       	adc	r19, r19
     66c:	28 0f       	add	r18, r24
     66e:	39 1f       	adc	r19, r25
     670:	20 0f       	add	r18, r16
     672:	31 1f       	adc	r19, r17
											adc_get_val(3) + adc_get_val(2) * LF_ADC_MIX_WIEGHT	};

			if (adc_val_mixed[0]>adc_val_mixed[1])
     674:	8d b7       	in	r24, 0x3d	; 61
     676:	9e b7       	in	r25, 0x3e	; 62
     678:	08 96       	adiw	r24, 0x08	; 8
     67a:	0f b6       	in	r0, 0x3f	; 63
     67c:	f8 94       	cli
     67e:	9e bf       	out	0x3e, r25	; 62
     680:	0f be       	out	0x3f, r0	; 63
     682:	8d bf       	out	0x3d, r24	; 61
     684:	2e 15       	cp	r18, r14
     686:	3f 05       	cpc	r19, r15
     688:	10 f4       	brcc	.+4      	; 0x68e <main+0x132>
				lf_turn_inc(LF_INC,-1);
     68a:	6f ef       	ldi	r22, 0xFF	; 255
     68c:	04 c0       	rjmp	.+8      	; 0x696 <main+0x13a>
			else if (adc_val_mixed[1]>adc_val_mixed[0])
     68e:	e2 16       	cp	r14, r18
     690:	f3 06       	cpc	r15, r19
     692:	30 f4       	brcc	.+12     	; 0x6a0 <main+0x144>
				lf_turn_inc(LF_INC,1);
     694:	61 e0       	ldi	r22, 0x01	; 1
     696:	81 e0       	ldi	r24, 0x01	; 1
     698:	90 e0       	ldi	r25, 0x00	; 0
     69a:	0e 94 11 09 	call	0x1222	; 0x1222 <lf_turn_inc>
     69e:	02 c0       	rjmp	.+4      	; 0x6a4 <main+0x148>
			else
				lf_full_speed();
     6a0:	0e 94 da 08 	call	0x11b4	; 0x11b4 <lf_full_speed>
     6a4:	88 e5       	ldi	r24, 0x58	; 88
     6a6:	9b e1       	ldi	r25, 0x1B	; 27
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     6a8:	e8 ec       	ldi	r30, 0xC8	; 200
     6aa:	f0 e0       	ldi	r31, 0x00	; 0
     6ac:	31 97       	sbiw	r30, 0x01	; 1
     6ae:	f1 f7       	brne	.-4      	; 0x6ac <main+0x150>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     6b0:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     6b2:	d1 f7       	brne	.-12     	; 0x6a8 <main+0x14c>
     6b4:	90 cf       	rjmp	.-224    	; 0x5d6 <main+0x7a>

			_delay_ms(700);
			// do at every adc calc or pwm vector.
		}
		else if	(c_mode==TEST) {
     6b6:	81 30       	cpi	r24, 0x01	; 1
     6b8:	09 f0       	breq	.+2      	; 0x6bc <main+0x160>
     6ba:	8d cf       	rjmp	.-230    	; 0x5d6 <main+0x7a>
			uint16_t sp;
			
			motor_mode(MOTOR_L_FWD,LEFT);
     6bc:	60 e0       	ldi	r22, 0x00	; 0
     6be:	0e 94 67 09 	call	0x12ce	; 0x12ce <motor_mode>
			motor_mode(MOTOR_R_FWD,RIGHT);				
     6c2:	61 e0       	ldi	r22, 0x01	; 1
     6c4:	81 e0       	ldi	r24, 0x01	; 1
     6c6:	0e 94 67 09 	call	0x12ce	; 0x12ce <motor_mode>
			
			printf_P(PSTR("\nMotor Speed L (max=%d):"),UINT16_MAX);
     6ca:	bf 92       	push	r11
     6cc:	af 92       	push	r10
     6ce:	83 ec       	ldi	r24, 0xC3	; 195
     6d0:	90 e0       	ldi	r25, 0x00	; 0
     6d2:	9f 93       	push	r25
     6d4:	8f 93       	push	r24
     6d6:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
			scanf("%d",&sp);
     6da:	df 92       	push	r13
     6dc:	cf 92       	push	r12
     6de:	83 e2       	ldi	r24, 0x23	; 35
     6e0:	91 e0       	ldi	r25, 0x01	; 1
     6e2:	9f 93       	push	r25
     6e4:	8f 93       	push	r24
     6e6:	0e 94 3f 0a 	call	0x147e	; 0x147e <scanf>
			motor_set_speed(sp,LEFT);
     6ea:	60 e0       	ldi	r22, 0x00	; 0
     6ec:	89 81       	ldd	r24, Y+1	; 0x01
     6ee:	9a 81       	ldd	r25, Y+2	; 0x02
     6f0:	0e 94 b2 08 	call	0x1164	; 0x1164 <motor_set_speed>
			printf_P(PSTR("\nMotor Speed L is now %d"),motor_get_speed(LEFT));
     6f4:	80 e0       	ldi	r24, 0x00	; 0
     6f6:	0e 94 e5 08 	call	0x11ca	; 0x11ca <motor_get_speed>
     6fa:	9f 93       	push	r25
     6fc:	8f 93       	push	r24
     6fe:	3f 92       	push	r3
     700:	2f 92       	push	r2
     702:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
			
			printf_P(PSTR("\nMotor Speed R (max=%d):"),UINT16_MAX);
     706:	bf 92       	push	r11
     708:	af 92       	push	r10
     70a:	5f 92       	push	r5
     70c:	4f 92       	push	r4
     70e:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
			scanf("%x",&sp);
     712:	df 92       	push	r13
     714:	cf 92       	push	r12
     716:	7f 92       	push	r7
     718:	6f 92       	push	r6
     71a:	0e 94 3f 0a 	call	0x147e	; 0x147e <scanf>
			motor_set_speed(sp,RIGHT);
     71e:	61 e0       	ldi	r22, 0x01	; 1
     720:	89 81       	ldd	r24, Y+1	; 0x01
     722:	9a 81       	ldd	r25, Y+2	; 0x02
     724:	0e 94 b2 08 	call	0x1164	; 0x1164 <motor_set_speed>
			printf_P(PSTR("\nMotor Speed R is now %d"),motor_get_speed(RIGHT));
     728:	81 e0       	ldi	r24, 0x01	; 1
     72a:	0e 94 e5 08 	call	0x11ca	; 0x11ca <motor_get_speed>
     72e:	9f 93       	push	r25
     730:	8f 93       	push	r24
     732:	9f 92       	push	r9
     734:	8f 92       	push	r8
     736:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
     73a:	8d b7       	in	r24, 0x3d	; 61
     73c:	9e b7       	in	r25, 0x3e	; 62
     73e:	48 96       	adiw	r24, 0x18	; 24
     740:	0f b6       	in	r0, 0x3f	; 63
     742:	f8 94       	cli
     744:	9e bf       	out	0x3e, r25	; 62
     746:	0f be       	out	0x3f, r0	; 63
     748:	8d bf       	out	0x3d, r24	; 61
     74a:	45 cf       	rjmp	.-374    	; 0x5d6 <main+0x7a>

0000074c <__vector_3>:
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
}

ISR(PCINT1_vect) {
     74c:	1f 92       	push	r1
     74e:	0f 92       	push	r0
     750:	0f b6       	in	r0, 0x3f	; 63
     752:	0f 92       	push	r0
     754:	11 24       	eor	r1, r1
     756:	1f 93       	push	r17
     758:	2f 93       	push	r18
     75a:	3f 93       	push	r19
     75c:	4f 93       	push	r20
     75e:	5f 93       	push	r21
     760:	6f 93       	push	r22
     762:	7f 93       	push	r23
     764:	8f 93       	push	r24
     766:	9f 93       	push	r25
     768:	af 93       	push	r26
     76a:	bf 93       	push	r27
     76c:	ef 93       	push	r30
     76e:	ff 93       	push	r31
	//PB7,4,6
	uint8_t iPINB = (uint8_t)~PINB;
     770:	93 b1       	in	r25, 0x03	; 3
     772:	90 95       	com	r25
	if (iPINB&((1<<7)|(1<<6)|(1<<4))) {
     774:	19 2f       	mov	r17, r25
     776:	89 2f       	mov	r24, r25
     778:	80 7d       	andi	r24, 0xD0	; 208
     77a:	b9 f0       	breq	.+46     	; 0x7aa <__vector_3+0x5e>
		if (iPINB&(1<<7)) {// Down
     77c:	97 ff       	sbrs	r25, 7
     77e:	06 c0       	rjmp	.+12     	; 0x78c <__vector_3+0x40>
			adc_calibrate_update();
     780:	0e 94 12 05 	call	0xa24	; 0xa24 <adc_calibrate_update>
			print_adc_calibration();
     784:	0e 94 8d 05 	call	0xb1a	; 0xb1a <print_adc_calibration>
			print_adc_values();
     788:	0e 94 d8 05 	call	0xbb0	; 0xbb0 <print_adc_values>
		}
		if (iPINB&(1<<4)) {// In
     78c:	14 ff       	sbrs	r17, 4
     78e:	04 c0       	rjmp	.+8      	; 0x798 <__vector_3+0x4c>
			print_adc_calibration();
     790:	0e 94 8d 05 	call	0xb1a	; 0xb1a <print_adc_calibration>
			print_adc_values();
     794:	0e 94 d8 05 	call	0xbb0	; 0xbb0 <print_adc_values>
		}
		if (iPINB&(1<<6)) {// Up
     798:	16 ff       	sbrs	r17, 6
     79a:	0f c0       	rjmp	.+30     	; 0x7ba <__vector_3+0x6e>
			adc_calibrate_clear();
     79c:	0e 94 2d 04 	call	0x85a	; 0x85a <adc_calibrate_clear>
			print_adc_calibration();
     7a0:	0e 94 8d 05 	call	0xb1a	; 0xb1a <print_adc_calibration>
			print_adc_values();
     7a4:	0e 94 d8 05 	call	0xbb0	; 0xbb0 <print_adc_values>
     7a8:	08 c0       	rjmp	.+16     	; 0x7ba <__vector_3+0x6e>
		}
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
     7aa:	8a ee       	ldi	r24, 0xEA	; 234
     7ac:	90 e0       	ldi	r25, 0x00	; 0
     7ae:	9f 93       	push	r25
     7b0:	8f 93       	push	r24
     7b2:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
     7b6:	0f 90       	pop	r0
     7b8:	0f 90       	pop	r0
}
     7ba:	ff 91       	pop	r31
     7bc:	ef 91       	pop	r30
     7be:	bf 91       	pop	r27
     7c0:	af 91       	pop	r26
     7c2:	9f 91       	pop	r25
     7c4:	8f 91       	pop	r24
     7c6:	7f 91       	pop	r23
     7c8:	6f 91       	pop	r22
     7ca:	5f 91       	pop	r21
     7cc:	4f 91       	pop	r20
     7ce:	3f 91       	pop	r19
     7d0:	2f 91       	pop	r18
     7d2:	1f 91       	pop	r17
     7d4:	0f 90       	pop	r0
     7d6:	0f be       	out	0x3f, r0	; 63
     7d8:	0f 90       	pop	r0
     7da:	1f 90       	pop	r1
     7dc:	18 95       	reti

000007de <print_bin>:
	#endif
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
     7de:	ef 92       	push	r14
     7e0:	ff 92       	push	r15
     7e2:	0f 93       	push	r16
     7e4:	1f 93       	push	r17
     7e6:	cf 93       	push	r28
     7e8:	df 93       	push	r29
     7ea:	c7 e0       	ldi	r28, 0x07	; 7
     7ec:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
     7ee:	a1 e0       	ldi	r26, 0x01	; 1
     7f0:	ea 2e       	mov	r14, r26
     7f2:	f1 2c       	mov	r15, r1
     7f4:	08 2f       	mov	r16, r24
     7f6:	10 e0       	ldi	r17, 0x00	; 0
     7f8:	c7 01       	movw	r24, r14
     7fa:	0c 2e       	mov	r0, r28
     7fc:	02 c0       	rjmp	.+4      	; 0x802 <print_bin+0x24>
     7fe:	88 0f       	add	r24, r24
     800:	99 1f       	adc	r25, r25
     802:	0a 94       	dec	r0
     804:	e2 f7       	brpl	.-8      	; 0x7fe <print_bin+0x20>
     806:	80 23       	and	r24, r16
     808:	91 23       	and	r25, r17
     80a:	0c 2e       	mov	r0, r28
     80c:	02 c0       	rjmp	.+4      	; 0x812 <print_bin+0x34>
     80e:	95 95       	asr	r25
     810:	87 95       	ror	r24
     812:	0a 94       	dec	r0
     814:	e2 f7       	brpl	.-8      	; 0x80e <print_bin+0x30>
     816:	c0 96       	adiw	r24, 0x30	; 48
     818:	0e 94 38 0a 	call	0x1470	; 0x1470 <putchar>
     81c:	21 97       	sbiw	r28, 0x01	; 1
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     81e:	8f ef       	ldi	r24, 0xFF	; 255
     820:	cf 3f       	cpi	r28, 0xFF	; 255
     822:	d8 07       	cpc	r29, r24
     824:	49 f7       	brne	.-46     	; 0x7f8 <print_bin+0x1a>
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}
     826:	df 91       	pop	r29
     828:	cf 91       	pop	r28
     82a:	1f 91       	pop	r17
     82c:	0f 91       	pop	r16
     82e:	ff 90       	pop	r15
     830:	ef 90       	pop	r14
     832:	08 95       	ret

00000834 <max>:
#include <math.h>
#include <util/delay_basic.h>
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
     834:	86 2f       	mov	r24, r22
		if (val[c]<tmpv) {
			tmpi=c;
			tmpv=val[c];
		}
	return tmpi;
}
     836:	08 95       	ret

00000838 <adc_get_val>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
}


uint16_t adc_get_val(uint8_t ch) {
     838:	e8 2f       	mov	r30, r24
     83a:	f0 e0       	ldi	r31, 0x00	; 0
     83c:	ee 0f       	add	r30, r30
     83e:	ff 1f       	adc	r31, r31
     840:	df 01       	movw	r26, r30
     842:	a1 51       	subi	r26, 0x11	; 17
     844:	be 4f       	sbci	r27, 0xFE	; 254
     846:	e8 50       	subi	r30, 0x08	; 8
     848:	fe 4f       	sbci	r31, 0xFE	; 254
     84a:	20 81       	ld	r18, Z
     84c:	31 81       	ldd	r19, Z+1	; 0x01
     84e:	8d 91       	ld	r24, X+
     850:	9c 91       	ld	r25, X
     852:	28 0f       	add	r18, r24
     854:	39 1f       	adc	r19, r25
	return adc_val[ch]+adc_offset[ch];
}
     856:	c9 01       	movw	r24, r18
     858:	08 95       	ret

0000085a <adc_calibrate_clear>:

void adc_calibrate_store() {
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}

void adc_calibrate_clear() {
     85a:	10 92 f9 01 	sts	0x01F9, r1
     85e:	10 92 f8 01 	sts	0x01F8, r1
     862:	10 92 fb 01 	sts	0x01FB, r1
     866:	10 92 fa 01 	sts	0x01FA, r1
     86a:	10 92 fd 01 	sts	0x01FD, r1
     86e:	10 92 fc 01 	sts	0x01FC, r1
     872:	10 92 ff 01 	sts	0x01FF, r1
     876:	10 92 fe 01 	sts	0x01FE, r1
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
     87a:	10 92 68 01 	sts	0x0168, r1
}
     87e:	08 95       	ret

00000880 <adc_set_channel>:
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
}

void adc_set_channel(uint8_t channel) {
     880:	ac e7       	ldi	r26, 0x7C	; 124
     882:	b0 e0       	ldi	r27, 0x00	; 0
     884:	9c 91       	ld	r25, X
     886:	e7 e3       	ldi	r30, 0x37	; 55
     888:	f1 e0       	ldi	r31, 0x01	; 1
     88a:	e8 0f       	add	r30, r24
     88c:	f1 1d       	adc	r31, r1
     88e:	90 7e       	andi	r25, 0xE0	; 224
     890:	80 81       	ld	r24, Z
     892:	98 2b       	or	r25, r24
     894:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     896:	08 95       	ret

00000898 <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     898:	1f 92       	push	r1
     89a:	0f 92       	push	r0
     89c:	0f b6       	in	r0, 0x3f	; 63
     89e:	0f 92       	push	r0
     8a0:	11 24       	eor	r1, r1
     8a2:	2f 93       	push	r18
     8a4:	3f 93       	push	r19
     8a6:	4f 93       	push	r20
     8a8:	8f 93       	push	r24
     8aa:	9f 93       	push	r25
     8ac:	af 93       	push	r26
     8ae:	bf 93       	push	r27
     8b0:	ef 93       	push	r30
     8b2:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     8b4:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     8b8:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     8bc:	20 91 00 02 	lds	r18, 0x0200
     8c0:	22 23       	and	r18, r18
     8c2:	11 f4       	brne	.+4      	; 0x8c8 <__vector_19+0x30>
     8c4:	e3 e0       	ldi	r30, 0x03	; 3
     8c6:	02 c0       	rjmp	.+4      	; 0x8cc <__vector_19+0x34>
	else		real_channel = curr_ch-1;
     8c8:	e2 2f       	mov	r30, r18
     8ca:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     8cc:	f0 e0       	ldi	r31, 0x00	; 0
     8ce:	ee 0f       	add	r30, r30
     8d0:	ff 1f       	adc	r31, r31
     8d2:	df 01       	movw	r26, r30
     8d4:	a1 51       	subi	r26, 0x11	; 17
     8d6:	be 4f       	sbci	r27, 0xFE	; 254
     8d8:	93 2f       	mov	r25, r19
     8da:	80 e0       	ldi	r24, 0x00	; 0
     8dc:	84 0f       	add	r24, r20
     8de:	91 1d       	adc	r25, r1
     8e0:	8d 93       	st	X+, r24
     8e2:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     8e4:	ef 5f       	subi	r30, 0xFF	; 255
     8e6:	fd 4f       	sbci	r31, 0xFD	; 253
     8e8:	80 81       	ld	r24, Z
     8ea:	91 81       	ldd	r25, Z+1	; 0x01
     8ec:	01 96       	adiw	r24, 0x01	; 1
     8ee:	91 83       	std	Z+1, r25	; 0x01
     8f0:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     8f2:	82 2f       	mov	r24, r18
     8f4:	8f 5f       	subi	r24, 0xFF	; 255
     8f6:	80 93 00 02 	sts	0x0200, r24
     8fa:	84 30       	cpi	r24, 0x04	; 4
     8fc:	10 f0       	brcs	.+4      	; 0x902 <__vector_19+0x6a>
     8fe:	10 92 00 02 	sts	0x0200, r1

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     902:	80 91 7c 00 	lds	r24, 0x007C
     906:	e0 91 00 02 	lds	r30, 0x0200
     90a:	f0 e0       	ldi	r31, 0x00	; 0
     90c:	e9 5c       	subi	r30, 0xC9	; 201
     90e:	fe 4f       	sbci	r31, 0xFE	; 254
     910:	80 7e       	andi	r24, 0xE0	; 224
     912:	90 81       	ld	r25, Z
     914:	89 2b       	or	r24, r25
     916:	80 93 7c 00 	sts	0x007C, r24
	
	//printf("adc_value: %d",adc_value);
	
	//TODO: modify for running average (Ave= (Ave*(ct-1)+New)/ct)
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
}
     91a:	ff 91       	pop	r31
     91c:	ef 91       	pop	r30
     91e:	bf 91       	pop	r27
     920:	af 91       	pop	r26
     922:	9f 91       	pop	r25
     924:	8f 91       	pop	r24
     926:	4f 91       	pop	r20
     928:	3f 91       	pop	r19
     92a:	2f 91       	pop	r18
     92c:	0f 90       	pop	r0
     92e:	0f be       	out	0x3f, r0	; 63
     930:	0f 90       	pop	r0
     932:	1f 90       	pop	r1
     934:	18 95       	reti

00000936 <adc_init>:
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
}

void adc_init() {
     936:	ef 92       	push	r14
     938:	ff 92       	push	r15
     93a:	0f 93       	push	r16
     93c:	1f 93       	push	r17
	printf_P(PSTR("\nadc: init"));
     93e:	8d e6       	ldi	r24, 0x6D	; 109
     940:	91 e0       	ldi	r25, 0x01	; 1
     942:	9f 93       	push	r25
     944:	8f 93       	push	r24
     946:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>

	power_adc_enable();
     94a:	e4 e6       	ldi	r30, 0x64	; 100
     94c:	f0 e0       	ldi	r31, 0x00	; 0
     94e:	80 81       	ld	r24, Z
     950:	8e 7f       	andi	r24, 0xFE	; 254
     952:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     954:	0c e7       	ldi	r16, 0x7C	; 124
     956:	10 e0       	ldi	r17, 0x00	; 0
     958:	f8 01       	movw	r30, r16
     95a:	80 81       	ld	r24, Z
     95c:	80 64       	ori	r24, 0x40	; 64
     95e:	80 83       	st	Z, r24
	ADMUX&=(uint8_t)~(1<<REFS1);
     960:	80 81       	ld	r24, Z
     962:	8f 77       	andi	r24, 0x7F	; 127
     964:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     966:	2a e7       	ldi	r18, 0x7A	; 122
     968:	e2 2e       	mov	r14, r18
     96a:	f1 2c       	mov	r15, r1
     96c:	f7 01       	movw	r30, r14
     96e:	80 81       	ld	r24, Z
     970:	88 6a       	ori	r24, 0xA8	; 168
     972:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     974:	80 81       	ld	r24, Z
     976:	88 7f       	andi	r24, 0xF8	; 248
     978:	86 60       	ori	r24, 0x06	; 6
     97a:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (1<<7); //reserved bit.
     97c:	eb e7       	ldi	r30, 0x7B	; 123
     97e:	f0 e0       	ldi	r31, 0x00	; 0
     980:	80 81       	ld	r24, Z
     982:	80 68       	ori	r24, 0x80	; 128
     984:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     986:	80 81       	ld	r24, Z
     988:	88 7f       	andi	r24, 0xF8	; 248
     98a:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     98c:	ee e7       	ldi	r30, 0x7E	; 126
     98e:	f0 e0       	ldi	r31, 0x00	; 0
     990:	80 81       	ld	r24, Z
     992:	80 6f       	ori	r24, 0xF0	; 240
     994:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     996:	83 b7       	in	r24, 0x33	; 51
     998:	81 7f       	andi	r24, 0xF1	; 241
     99a:	82 60       	ori	r24, 0x02	; 2
     99c:	83 bf       	out	0x33, r24	; 51
	printf_P(PSTR("\nadc: init: setup convertions"));
     99e:	8f e4       	ldi	r24, 0x4F	; 79
     9a0:	91 e0       	ldi	r25, 0x01	; 1
     9a2:	9f 93       	push	r25
     9a4:	8f 93       	push	r24
     9a6:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
	adc_set_channel(curr_ch);
     9aa:	20 91 00 02 	lds	r18, 0x0200

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     9ae:	f8 01       	movw	r30, r16
     9b0:	80 81       	ld	r24, Z
     9b2:	a7 e3       	ldi	r26, 0x37	; 55
     9b4:	b1 e0       	ldi	r27, 0x01	; 1
     9b6:	fd 01       	movw	r30, r26
     9b8:	e2 0f       	add	r30, r18
     9ba:	f1 1d       	adc	r31, r1
     9bc:	80 7e       	andi	r24, 0xE0	; 224
     9be:	90 81       	ld	r25, Z
     9c0:	89 2b       	or	r24, r25
     9c2:	f8 01       	movw	r30, r16
     9c4:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
	printf_P(PSTR("\nadc: init: setup convertions"));
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (1<<ADSC);
     9c6:	f7 01       	movw	r30, r14
     9c8:	80 81       	ld	r24, Z
     9ca:	80 64       	ori	r24, 0x40	; 64
     9cc:	80 83       	st	Z, r24
     9ce:	80 e0       	ldi	r24, 0x00	; 0
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	f1 f7       	brne	.-4      	; 0x9d2 <adc_init+0x9c>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     9d6:	2f 5f       	subi	r18, 0xFF	; 255
     9d8:	20 93 00 02 	sts	0x0200, r18

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     9dc:	f8 01       	movw	r30, r16
     9de:	80 81       	ld	r24, Z
     9e0:	a2 0f       	add	r26, r18
     9e2:	b1 1d       	adc	r27, r1
     9e4:	80 7e       	andi	r24, 0xE0	; 224
     9e6:	9c 91       	ld	r25, X
     9e8:	89 2b       	or	r24, r25
     9ea:	80 83       	st	Z, r24
	adc_set_channel(++curr_ch);
	
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
     9ec:	87 e4       	ldi	r24, 0x47	; 71
     9ee:	91 e0       	ldi	r25, 0x01	; 1
     9f0:	9f 93       	push	r25
     9f2:	8f 93       	push	r24
     9f4:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
     9f8:	8d b7       	in	r24, 0x3d	; 61
     9fa:	9e b7       	in	r25, 0x3e	; 62
     9fc:	06 96       	adiw	r24, 0x06	; 6
     9fe:	0f b6       	in	r0, 0x3f	; 63
     a00:	f8 94       	cli
     a02:	9e bf       	out	0x3e, r25	; 62
     a04:	0f be       	out	0x3f, r0	; 63
     a06:	8d bf       	out	0x3d, r24	; 61
}
     a08:	1f 91       	pop	r17
     a0a:	0f 91       	pop	r16
     a0c:	ff 90       	pop	r15
     a0e:	ef 90       	pop	r14
     a10:	08 95       	ret

00000a12 <adc_calibrate_store>:
		}
			
	++num_calibrations;
}

void adc_calibrate_store() {
     a12:	88 e7       	ldi	r24, 0x78	; 120
     a14:	91 e0       	ldi	r25, 0x01	; 1
     a16:	9f 93       	push	r25
     a18:	8f 93       	push	r24
     a1a:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
     a1e:	0f 90       	pop	r0
     a20:	0f 90       	pop	r0
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}
     a22:	08 95       	ret

00000a24 <adc_calibrate_update>:
uint16_t adc_get_val(uint8_t ch) {
	return adc_val[ch]+adc_offset[ch];
}

static uint8_t num_calibrations;
void adc_calibrate_update() {
     a24:	cf 92       	push	r12
     a26:	df 92       	push	r13
     a28:	ef 92       	push	r14
     a2a:	ff 92       	push	r15
     a2c:	0f 93       	push	r16
     a2e:	1f 93       	push	r17
     a30:	df 93       	push	r29
     a32:	cf 93       	push	r28
     a34:	cd b7       	in	r28, 0x3d	; 61
     a36:	de b7       	in	r29, 0x3e	; 62
     a38:	60 97       	sbiw	r28, 0x10	; 16
     a3a:	0f b6       	in	r0, 0x3f	; 63
     a3c:	f8 94       	cli
     a3e:	de bf       	out	0x3e, r29	; 62
     a40:	0f be       	out	0x3f, r0	; 63
     a42:	cd bf       	out	0x3d, r28	; 61
	int16_t offsets[channel_amt];
	uint16_t adc_val_cpy[channel_amt];
	memcpy(adc_val_cpy,adc_val,sizeof(adc_val));
     a44:	de 01       	movw	r26, r28
     a46:	19 96       	adiw	r26, 0x09	; 9
     a48:	ef ee       	ldi	r30, 0xEF	; 239
     a4a:	f1 e0       	ldi	r31, 0x01	; 1
     a4c:	88 e0       	ldi	r24, 0x08	; 8
     a4e:	01 90       	ld	r0, Z+
     a50:	0d 92       	st	X+, r0
     a52:	81 50       	subi	r24, 0x01	; 1
     a54:	e1 f7       	brne	.-8      	; 0xa4e <adc_calibrate_update+0x2a>
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
     a56:	49 85       	ldd	r20, Y+9	; 0x09
     a58:	5a 85       	ldd	r21, Y+10	; 0x0a
     a5a:	20 e0       	ldi	r18, 0x00	; 0
     a5c:	30 e0       	ldi	r19, 0x00	; 0
     a5e:	8e 01       	movw	r16, r28
     a60:	0f 5f       	subi	r16, 0xFF	; 255
     a62:	1f 4f       	sbci	r17, 0xFF	; 255
     a64:	be 01       	movw	r22, r28
     a66:	67 5f       	subi	r22, 0xF7	; 247
     a68:	7f 4f       	sbci	r23, 0xFF	; 255
     a6a:	d8 01       	movw	r26, r16
     a6c:	a2 0f       	add	r26, r18
     a6e:	b3 1f       	adc	r27, r19
     a70:	fb 01       	movw	r30, r22
     a72:	e2 0f       	add	r30, r18
     a74:	f3 1f       	adc	r31, r19
     a76:	80 81       	ld	r24, Z
     a78:	91 81       	ldd	r25, Z+1	; 0x01
     a7a:	fa 01       	movw	r30, r20
     a7c:	e8 1b       	sub	r30, r24
     a7e:	f9 0b       	sbc	r31, r25
     a80:	ed 93       	st	X+, r30
     a82:	fc 93       	st	X, r31
     a84:	2e 5f       	subi	r18, 0xFE	; 254
     a86:	3f 4f       	sbci	r19, 0xFF	; 255
			i=c;
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
     a88:	28 30       	cpi	r18, 0x08	; 8
     a8a:	31 05       	cpc	r19, r1
     a8c:	71 f7       	brne	.-36     	; 0xa6a <adc_calibrate_update+0x46>
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
	}
		
	if (num_calibrations==0)
     a8e:	80 91 68 01 	lds	r24, 0x0168
     a92:	9e 01       	movw	r18, r28
     a94:	2f 5f       	subi	r18, 0xFF	; 255
     a96:	3f 4f       	sbci	r19, 0xFF	; 255
     a98:	88 23       	and	r24, r24
     a9a:	49 f4       	brne	.+18     	; 0xaae <adc_calibrate_update+0x8a>
		memcpy(adc_offset,offsets,sizeof(adc_offset));
     a9c:	a8 ef       	ldi	r26, 0xF8	; 248
     a9e:	b1 e0       	ldi	r27, 0x01	; 1
     aa0:	f9 01       	movw	r30, r18
     aa2:	88 e0       	ldi	r24, 0x08	; 8
     aa4:	01 90       	ld	r0, Z+
     aa6:	0d 92       	st	X+, r0
     aa8:	81 50       	subi	r24, 0x01	; 1
     aaa:	e1 f7       	brne	.-8      	; 0xaa4 <adc_calibrate_update+0x80>
     aac:	22 c0       	rjmp	.+68     	; 0xaf2 <adc_calibrate_update+0xce>
     aae:	e8 ef       	ldi	r30, 0xF8	; 248
     ab0:	f1 e0       	ldi	r31, 0x01	; 1
     ab2:	79 01       	movw	r14, r18
	else
		for(uint8_t c=0;c<channel_amt;++c) {
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
     ab4:	08 2f       	mov	r16, r24
     ab6:	10 e0       	ldi	r17, 0x00	; 0
     ab8:	68 01       	movw	r12, r16
     aba:	08 94       	sec
     abc:	c1 1c       	adc	r12, r1
     abe:	d1 1c       	adc	r13, r1
     ac0:	80 81       	ld	r24, Z
     ac2:	91 81       	ldd	r25, Z+1	; 0x01
     ac4:	9c 01       	movw	r18, r24
     ac6:	02 9f       	mul	r16, r18
     ac8:	c0 01       	movw	r24, r0
     aca:	03 9f       	mul	r16, r19
     acc:	90 0d       	add	r25, r0
     ace:	12 9f       	mul	r17, r18
     ad0:	90 0d       	add	r25, r0
     ad2:	11 24       	eor	r1, r1
     ad4:	d7 01       	movw	r26, r14
     ad6:	2d 91       	ld	r18, X+
     ad8:	3d 91       	ld	r19, X+
     ada:	7d 01       	movw	r14, r26
     adc:	82 0f       	add	r24, r18
     ade:	93 1f       	adc	r25, r19
     ae0:	b6 01       	movw	r22, r12
     ae2:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <__divmodhi4>
     ae6:	61 93       	st	Z+, r22
     ae8:	71 93       	st	Z+, r23
	}
		
	if (num_calibrations==0)
		memcpy(adc_offset,offsets,sizeof(adc_offset));
	else
		for(uint8_t c=0;c<channel_amt;++c) {
     aea:	b2 e0       	ldi	r27, 0x02	; 2
     aec:	e0 30       	cpi	r30, 0x00	; 0
     aee:	fb 07       	cpc	r31, r27
     af0:	39 f7       	brne	.-50     	; 0xac0 <adc_calibrate_update+0x9c>
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
		}
			
	++num_calibrations;
     af2:	80 91 68 01 	lds	r24, 0x0168
     af6:	8f 5f       	subi	r24, 0xFF	; 255
     af8:	80 93 68 01 	sts	0x0168, r24
}
     afc:	60 96       	adiw	r28, 0x10	; 16
     afe:	0f b6       	in	r0, 0x3f	; 63
     b00:	f8 94       	cli
     b02:	de bf       	out	0x3e, r29	; 62
     b04:	0f be       	out	0x3f, r0	; 63
     b06:	cd bf       	out	0x3d, r28	; 61
     b08:	cf 91       	pop	r28
     b0a:	df 91       	pop	r29
     b0c:	1f 91       	pop	r17
     b0e:	0f 91       	pop	r16
     b10:	ff 90       	pop	r15
     b12:	ef 90       	pop	r14
     b14:	df 90       	pop	r13
     b16:	cf 90       	pop	r12
     b18:	08 95       	ret

00000b1a <print_adc_calibration>:
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}

void print_adc_calibration() {
     b1a:	0f 93       	push	r16
     b1c:	1f 93       	push	r17
	printf_P(PSTR("\n[debug] ADC OFFSETS: "));
     b1e:	8c eb       	ldi	r24, 0xBC	; 188
     b20:	91 e0       	ldi	r25, 0x01	; 1
     b22:	9f 93       	push	r25
     b24:	8f 93       	push	r24
     b26:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
     b2a:	80 91 f8 01 	lds	r24, 0x01F8
     b2e:	90 91 f9 01 	lds	r25, 0x01F9
     b32:	9f 93       	push	r25
     b34:	8f 93       	push	r24
     b36:	1f 92       	push	r1
     b38:	1f 92       	push	r1
     b3a:	09 e2       	ldi	r16, 0x29	; 41
     b3c:	11 e0       	ldi	r17, 0x01	; 1
     b3e:	1f 93       	push	r17
     b40:	0f 93       	push	r16
     b42:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
     b46:	80 91 fa 01 	lds	r24, 0x01FA
     b4a:	90 91 fb 01 	lds	r25, 0x01FB
     b4e:	9f 93       	push	r25
     b50:	8f 93       	push	r24
     b52:	81 e0       	ldi	r24, 0x01	; 1
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	9f 93       	push	r25
     b58:	8f 93       	push	r24
     b5a:	1f 93       	push	r17
     b5c:	0f 93       	push	r16
     b5e:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
     b62:	80 91 fc 01 	lds	r24, 0x01FC
     b66:	90 91 fd 01 	lds	r25, 0x01FD
     b6a:	9f 93       	push	r25
     b6c:	8f 93       	push	r24
     b6e:	82 e0       	ldi	r24, 0x02	; 2
     b70:	90 e0       	ldi	r25, 0x00	; 0
     b72:	9f 93       	push	r25
     b74:	8f 93       	push	r24
     b76:	1f 93       	push	r17
     b78:	0f 93       	push	r16
     b7a:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
     b7e:	80 91 fe 01 	lds	r24, 0x01FE
     b82:	90 91 ff 01 	lds	r25, 0x01FF
     b86:	9f 93       	push	r25
     b88:	8f 93       	push	r24
     b8a:	83 e0       	ldi	r24, 0x03	; 3
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	9f 93       	push	r25
     b90:	8f 93       	push	r24
     b92:	1f 93       	push	r17
     b94:	0f 93       	push	r16
     b96:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
     b9a:	8d b7       	in	r24, 0x3d	; 61
     b9c:	9e b7       	in	r25, 0x3e	; 62
     b9e:	4a 96       	adiw	r24, 0x1a	; 26
     ba0:	0f b6       	in	r0, 0x3f	; 63
     ba2:	f8 94       	cli
     ba4:	9e bf       	out	0x3e, r25	; 62
     ba6:	0f be       	out	0x3f, r0	; 63
     ba8:	8d bf       	out	0x3d, r24	; 61
}
     baa:	1f 91       	pop	r17
     bac:	0f 91       	pop	r16
     bae:	08 95       	ret

00000bb0 <print_adc_values>:
			tmpv=val[c];
		}
	return tmpi;
}

void print_adc_values() {
     bb0:	cf 92       	push	r12
     bb2:	df 92       	push	r13
     bb4:	ef 92       	push	r14
     bb6:	ff 92       	push	r15
     bb8:	0f 93       	push	r16
     bba:	1f 93       	push	r17
     bbc:	cf 93       	push	r28
     bbe:	df 93       	push	r29
	printf_P(PSTR("\n[debug]   RAW ADC: "));
     bc0:	88 ee       	ldi	r24, 0xE8	; 232
     bc2:	91 e0       	ldi	r25, 0x01	; 1
     bc4:	9f 93       	push	r25
     bc6:	8f 93       	push	r24
     bc8:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
     bcc:	80 91 ef 01 	lds	r24, 0x01EF
     bd0:	90 91 f0 01 	lds	r25, 0x01F0
     bd4:	9f 93       	push	r25
     bd6:	8f 93       	push	r24
     bd8:	1f 92       	push	r1
     bda:	1f 92       	push	r1
     bdc:	09 e2       	ldi	r16, 0x29	; 41
     bde:	11 e0       	ldi	r17, 0x01	; 1
     be0:	1f 93       	push	r17
     be2:	0f 93       	push	r16
     be4:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
     be8:	80 91 f1 01 	lds	r24, 0x01F1
     bec:	90 91 f2 01 	lds	r25, 0x01F2
     bf0:	9f 93       	push	r25
     bf2:	8f 93       	push	r24
     bf4:	81 e0       	ldi	r24, 0x01	; 1
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	9f 93       	push	r25
     bfa:	8f 93       	push	r24
     bfc:	1f 93       	push	r17
     bfe:	0f 93       	push	r16
     c00:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
     c04:	80 91 f3 01 	lds	r24, 0x01F3
     c08:	90 91 f4 01 	lds	r25, 0x01F4
     c0c:	9f 93       	push	r25
     c0e:	8f 93       	push	r24
     c10:	82 e0       	ldi	r24, 0x02	; 2
     c12:	90 e0       	ldi	r25, 0x00	; 0
     c14:	9f 93       	push	r25
     c16:	8f 93       	push	r24
     c18:	1f 93       	push	r17
     c1a:	0f 93       	push	r16
     c1c:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
     c20:	80 91 f5 01 	lds	r24, 0x01F5
     c24:	90 91 f6 01 	lds	r25, 0x01F6
     c28:	9f 93       	push	r25
     c2a:	8f 93       	push	r24
     c2c:	83 e0       	ldi	r24, 0x03	; 3
     c2e:	90 e0       	ldi	r25, 0x00	; 0
     c30:	9f 93       	push	r25
     c32:	8f 93       	push	r24
     c34:	1f 93       	push	r17
     c36:	0f 93       	push	r16
     c38:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
     c3c:	83 ed       	ldi	r24, 0xD3	; 211
     c3e:	91 e0       	ldi	r25, 0x01	; 1
     c40:	9f 93       	push	r25
     c42:	8f 93       	push	r24
     c44:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
     c48:	4f ee       	ldi	r20, 0xEF	; 239
     c4a:	c4 2e       	mov	r12, r20
     c4c:	41 e0       	ldi	r20, 0x01	; 1
     c4e:	d4 2e       	mov	r13, r20
     c50:	38 ef       	ldi	r19, 0xF8	; 248
     c52:	e3 2e       	mov	r14, r19
     c54:	31 e0       	ldi	r19, 0x01	; 1
     c56:	f3 2e       	mov	r15, r19
     c58:	c0 e0       	ldi	r28, 0x00	; 0
     c5a:	d0 e0       	ldi	r29, 0x00	; 0
     c5c:	8d b7       	in	r24, 0x3d	; 61
     c5e:	9e b7       	in	r25, 0x3e	; 62
     c60:	4c 96       	adiw	r24, 0x1c	; 28
     c62:	0f b6       	in	r0, 0x3f	; 63
     c64:	f8 94       	cli
     c66:	9e bf       	out	0x3e, r25	; 62
     c68:	0f be       	out	0x3f, r0	; 63
     c6a:	8d bf       	out	0x3d, r24	; 61
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
     c6c:	f7 01       	movw	r30, r14
     c6e:	81 91       	ld	r24, Z+
     c70:	91 91       	ld	r25, Z+
     c72:	7f 01       	movw	r14, r30
     c74:	f6 01       	movw	r30, r12
     c76:	21 91       	ld	r18, Z+
     c78:	31 91       	ld	r19, Z+
     c7a:	6f 01       	movw	r12, r30
     c7c:	82 0f       	add	r24, r18
     c7e:	93 1f       	adc	r25, r19
     c80:	9f 93       	push	r25
     c82:	8f 93       	push	r24
     c84:	df 93       	push	r29
     c86:	cf 93       	push	r28
     c88:	1f 93       	push	r17
     c8a:	0f 93       	push	r16
     c8c:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
     c90:	21 96       	adiw	r28, 0x01	; 1
	printf_P(PSTR("\n[debug]   RAW ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
     c92:	8d b7       	in	r24, 0x3d	; 61
     c94:	9e b7       	in	r25, 0x3e	; 62
     c96:	06 96       	adiw	r24, 0x06	; 6
     c98:	0f b6       	in	r0, 0x3f	; 63
     c9a:	f8 94       	cli
     c9c:	9e bf       	out	0x3e, r25	; 62
     c9e:	0f be       	out	0x3f, r0	; 63
     ca0:	8d bf       	out	0x3d, r24	; 61
     ca2:	c4 30       	cpi	r28, 0x04	; 4
     ca4:	d1 05       	cpc	r29, r1
     ca6:	11 f7       	brne	.-60     	; 0xc6c <print_adc_values+0xbc>
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}
     ca8:	df 91       	pop	r29
     caa:	cf 91       	pop	r28
     cac:	1f 91       	pop	r17
     cae:	0f 91       	pop	r16
     cb0:	ff 90       	pop	r15
     cb2:	ef 90       	pop	r14
     cb4:	df 90       	pop	r13
     cb6:	cf 90       	pop	r12
     cb8:	08 95       	ret

00000cba <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     cba:	1f 93       	push	r17
     cbc:	18 2f       	mov	r17, r24

  if (c == '\n')
     cbe:	8a 30       	cpi	r24, 0x0A	; 10
     cc0:	19 f4       	brne	.+6      	; 0xcc8 <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     cc2:	8d e0       	ldi	r24, 0x0D	; 13
     cc4:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
  loop_until_bit_is_set(UCSR0A, UDRE0);
     cc8:	80 91 c0 00 	lds	r24, 0x00C0
     ccc:	85 ff       	sbrs	r24, 5
     cce:	fc cf       	rjmp	.-8      	; 0xcc8 <usart0_putchar+0xe>
  UDR0 = c;
     cd0:	10 93 c6 00 	sts	0x00C6, r17
  return 0;
}
     cd4:	80 e0       	ldi	r24, 0x00	; 0
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	1f 91       	pop	r17
     cda:	08 95       	ret

00000cdc <usart0_getchar>:
static int usart0_putchar(char c, FILE *stream);
int usart0_getchar(FILE *stream);

static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

int usart0_getchar(FILE *stream) {
     cdc:	ef 92       	push	r14
     cde:	ff 92       	push	r15
     ce0:	0f 93       	push	r16
     ce2:	1f 93       	push	r17
     ce4:	cf 93       	push	r28
     ce6:	df 93       	push	r29
     ce8:	7c 01       	movw	r14, r24
	static char b[RX_BUFSIZE];
	static char *rxp;
	//if (UCSR0B&(1<<RXCIE0)) // Disable the interrupt while scanf is working.
	//	UCSR0B &=(uint8_t)~(1<<RXCIE0);
	
	if (rxp == 0) {
     cea:	80 91 69 01 	lds	r24, 0x0169
     cee:	90 91 6a 01 	lds	r25, 0x016A
     cf2:	89 2b       	or	r24, r25
     cf4:	09 f0       	breq	.+2      	; 0xcf8 <usart0_getchar+0x1c>
     cf6:	a0 c0       	rjmp	.+320    	; 0xe38 <usart0_getchar+0x15c>
     cf8:	0b e6       	ldi	r16, 0x6B	; 107
     cfa:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     cfc:	80 91 c0 00 	lds	r24, 0x00C0
     d00:	87 ff       	sbrs	r24, 7
     d02:	fc cf       	rjmp	.-8      	; 0xcfc <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     d04:	80 91 c0 00 	lds	r24, 0x00C0
     d08:	84 ff       	sbrs	r24, 4
     d0a:	03 c0       	rjmp	.+6      	; 0xd12 <usart0_getchar+0x36>
     d0c:	2e ef       	ldi	r18, 0xFE	; 254
     d0e:	3f ef       	ldi	r19, 0xFF	; 255
     d10:	a7 c0       	rjmp	.+334    	; 0xe60 <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     d12:	80 91 c0 00 	lds	r24, 0x00C0
     d16:	83 fd       	sbrc	r24, 3
     d18:	a1 c0       	rjmp	.+322    	; 0xe5c <usart0_getchar+0x180>
			c = UDR0;
     d1a:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     d1e:	9d 30       	cpi	r25, 0x0D	; 13
     d20:	11 f0       	breq	.+4      	; 0xd26 <usart0_getchar+0x4a>
			if (c == '\n') {
     d22:	9a 30       	cpi	r25, 0x0A	; 10
     d24:	69 f4       	brne	.+26     	; 0xd40 <usart0_getchar+0x64>
				*cp = c;
     d26:	8a e0       	ldi	r24, 0x0A	; 10
     d28:	f8 01       	movw	r30, r16
     d2a:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     d2c:	b7 01       	movw	r22, r14
     d2e:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
				rxp = b;
     d32:	8b e6       	ldi	r24, 0x6B	; 107
     d34:	91 e0       	ldi	r25, 0x01	; 1
     d36:	90 93 6a 01 	sts	0x016A, r25
     d3a:	80 93 69 01 	sts	0x0169, r24
     d3e:	7c c0       	rjmp	.+248    	; 0xe38 <usart0_getchar+0x15c>
			//	UCSR0B |=(1<<RXCIE0); //scanf done?
				break;
			}
			else if (c == '\t') 	c = ' ';
     d40:	99 30       	cpi	r25, 0x09	; 9
     d42:	09 f4       	brne	.+2      	; 0xd46 <usart0_getchar+0x6a>
     d44:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     d46:	89 2f       	mov	r24, r25
     d48:	80 52       	subi	r24, 0x20	; 32
     d4a:	8f 35       	cpi	r24, 0x5F	; 95
     d4c:	10 f0       	brcs	.+4      	; 0xd52 <usart0_getchar+0x76>
     d4e:	90 3a       	cpi	r25, 0xA0	; 160
     d50:	78 f0       	brcs	.+30     	; 0xd70 <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     d52:	f1 e0       	ldi	r31, 0x01	; 1
     d54:	09 3e       	cpi	r16, 0xE9	; 233
     d56:	1f 07       	cpc	r17, r31
     d58:	19 f4       	brne	.+6      	; 0xd60 <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     d5a:	b7 01       	movw	r22, r14
     d5c:	87 e0       	ldi	r24, 0x07	; 7
     d5e:	05 c0       	rjmp	.+10     	; 0xd6a <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     d60:	f8 01       	movw	r30, r16
     d62:	91 93       	st	Z+, r25
     d64:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     d66:	b7 01       	movw	r22, r14
     d68:	89 2f       	mov	r24, r25
     d6a:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
     d6e:	c6 cf       	rjmp	.-116    	; 0xcfc <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     d70:	92 31       	cpi	r25, 0x12	; 18
     d72:	39 f1       	breq	.+78     	; 0xdc2 <usart0_getchar+0xe6>
     d74:	93 31       	cpi	r25, 0x13	; 19
     d76:	38 f4       	brcc	.+14     	; 0xd86 <usart0_getchar+0xaa>
     d78:	93 30       	cpi	r25, 0x03	; 3
     d7a:	09 f4       	brne	.+2      	; 0xd7e <usart0_getchar+0xa2>
     d7c:	6f c0       	rjmp	.+222    	; 0xe5c <usart0_getchar+0x180>
     d7e:	98 30       	cpi	r25, 0x08	; 8
     d80:	09 f0       	breq	.+2      	; 0xd84 <usart0_getchar+0xa8>
     d82:	bc cf       	rjmp	.-136    	; 0xcfc <usart0_getchar+0x20>
     d84:	09 c0       	rjmp	.+18     	; 0xd98 <usart0_getchar+0xbc>
     d86:	97 31       	cpi	r25, 0x17	; 23
     d88:	09 f4       	brne	.+2      	; 0xd8c <usart0_getchar+0xb0>
     d8a:	4b c0       	rjmp	.+150    	; 0xe22 <usart0_getchar+0x146>
     d8c:	9f 37       	cpi	r25, 0x7F	; 127
     d8e:	21 f0       	breq	.+8      	; 0xd98 <usart0_getchar+0xbc>
     d90:	95 31       	cpi	r25, 0x15	; 21
     d92:	09 f0       	breq	.+2      	; 0xd96 <usart0_getchar+0xba>
     d94:	b3 cf       	rjmp	.-154    	; 0xcfc <usart0_getchar+0x20>
     d96:	32 c0       	rjmp	.+100    	; 0xdfc <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     d98:	f1 e0       	ldi	r31, 0x01	; 1
     d9a:	0b 36       	cpi	r16, 0x6B	; 107
     d9c:	1f 07       	cpc	r17, r31
     d9e:	09 f0       	breq	.+2      	; 0xda2 <usart0_getchar+0xc6>
     da0:	08 f4       	brcc	.+2      	; 0xda4 <usart0_getchar+0xc8>
     da2:	ac cf       	rjmp	.-168    	; 0xcfc <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     da4:	b7 01       	movw	r22, r14
     da6:	88 e0       	ldi	r24, 0x08	; 8
     da8:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
					usart0_putchar(' ', stream);
     dac:	b7 01       	movw	r22, r14
     dae:	80 e2       	ldi	r24, 0x20	; 32
     db0:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
					usart0_putchar('\b', stream);
     db4:	b7 01       	movw	r22, r14
     db6:	88 e0       	ldi	r24, 0x08	; 8
     db8:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
					cp--;
     dbc:	01 50       	subi	r16, 0x01	; 1
     dbe:	10 40       	sbci	r17, 0x00	; 0
     dc0:	9d cf       	rjmp	.-198    	; 0xcfc <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     dc2:	b7 01       	movw	r22, r14
     dc4:	8d e0       	ldi	r24, 0x0D	; 13
     dc6:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
     dca:	cb e6       	ldi	r28, 0x6B	; 107
     dcc:	d1 e0       	ldi	r29, 0x01	; 1
     dce:	04 c0       	rjmp	.+8      	; 0xdd8 <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     dd0:	b7 01       	movw	r22, r14
     dd2:	89 91       	ld	r24, Y+
     dd4:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     dd8:	c0 17       	cp	r28, r16
     dda:	d1 07       	cpc	r29, r17
     ddc:	c8 f3       	brcs	.-14     	; 0xdd0 <usart0_getchar+0xf4>
     dde:	8e cf       	rjmp	.-228    	; 0xcfc <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     de0:	b7 01       	movw	r22, r14
     de2:	88 e0       	ldi	r24, 0x08	; 8
     de4:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
					usart0_putchar(' ', stream);
     de8:	b7 01       	movw	r22, r14
     dea:	80 e2       	ldi	r24, 0x20	; 32
     dec:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
					usart0_putchar('\b', stream);
     df0:	b7 01       	movw	r22, r14
     df2:	88 e0       	ldi	r24, 0x08	; 8
     df4:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
					cp--;
     df8:	01 50       	subi	r16, 0x01	; 1
     dfa:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     dfc:	81 e0       	ldi	r24, 0x01	; 1
     dfe:	0b 36       	cpi	r16, 0x6B	; 107
     e00:	18 07       	cpc	r17, r24
     e02:	09 f0       	breq	.+2      	; 0xe06 <usart0_getchar+0x12a>
     e04:	68 f7       	brcc	.-38     	; 0xde0 <usart0_getchar+0x104>
     e06:	7a cf       	rjmp	.-268    	; 0xcfc <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     e08:	b7 01       	movw	r22, r14
     e0a:	88 e0       	ldi	r24, 0x08	; 8
     e0c:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
					usart0_putchar(' ', stream);
     e10:	b7 01       	movw	r22, r14
     e12:	80 e2       	ldi	r24, 0x20	; 32
     e14:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
					usart0_putchar('\b', stream);
     e18:	b7 01       	movw	r22, r14
     e1a:	88 e0       	ldi	r24, 0x08	; 8
     e1c:	0e 94 5d 06 	call	0xcba	; 0xcba <usart0_putchar>
     e20:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     e22:	e1 e0       	ldi	r30, 0x01	; 1
     e24:	0b 36       	cpi	r16, 0x6B	; 107
     e26:	1e 07       	cpc	r17, r30
     e28:	09 f0       	breq	.+2      	; 0xe2c <usart0_getchar+0x150>
     e2a:	08 f4       	brcc	.+2      	; 0xe2e <usart0_getchar+0x152>
     e2c:	67 cf       	rjmp	.-306    	; 0xcfc <usart0_getchar+0x20>
     e2e:	e8 01       	movw	r28, r16
     e30:	8a 91       	ld	r24, -Y
     e32:	80 32       	cpi	r24, 0x20	; 32
     e34:	49 f7       	brne	.-46     	; 0xe08 <usart0_getchar+0x12c>
     e36:	62 cf       	rjmp	.-316    	; 0xcfc <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     e38:	e0 91 69 01 	lds	r30, 0x0169
     e3c:	f0 91 6a 01 	lds	r31, 0x016A
     e40:	81 91       	ld	r24, Z+
     e42:	f0 93 6a 01 	sts	0x016A, r31
     e46:	e0 93 69 01 	sts	0x0169, r30
	if (c == '\n')	rxp = 0;
     e4a:	8a 30       	cpi	r24, 0x0A	; 10
     e4c:	21 f4       	brne	.+8      	; 0xe56 <usart0_getchar+0x17a>
     e4e:	10 92 6a 01 	sts	0x016A, r1
     e52:	10 92 69 01 	sts	0x0169, r1
	return c;
     e56:	28 2f       	mov	r18, r24
     e58:	30 e0       	ldi	r19, 0x00	; 0
     e5a:	02 c0       	rjmp	.+4      	; 0xe60 <usart0_getchar+0x184>
     e5c:	2f ef       	ldi	r18, 0xFF	; 255
     e5e:	3f ef       	ldi	r19, 0xFF	; 255
}
     e60:	c9 01       	movw	r24, r18
     e62:	df 91       	pop	r29
     e64:	cf 91       	pop	r28
     e66:	1f 91       	pop	r17
     e68:	0f 91       	pop	r16
     e6a:	ff 90       	pop	r15
     e6c:	ef 90       	pop	r14
     e6e:	08 95       	ret

00000e70 <usart_init>:

ISR(USART0_UDRE_vect) {
}
*/

void usart_init(void) {
     e70:	e4 e6       	ldi	r30, 0x64	; 100
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	80 81       	ld	r24, Z
     e76:	8d 7f       	andi	r24, 0xFD	; 253
     e78:	80 83       	st	Z, r24
	power_usart0_enable();

	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     e7a:	89 e1       	ldi	r24, 0x19	; 25
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	90 93 c5 00 	sts	0x00C5, r25
     e82:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &=(uint8_t)~(1 << U2X0);
     e86:	e0 ec       	ldi	r30, 0xC0	; 192
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	80 81       	ld	r24, Z
     e8c:	8d 7f       	andi	r24, 0xFD	; 253
     e8e:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     e90:	88 e1       	ldi	r24, 0x18	; 24
     e92:	80 93 c1 00 	sts	0x00C1, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	//UCSR0B |=(1<<RXCIE0);
	//UCSR0B |=(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (0<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     e96:	86 e0       	ldi	r24, 0x06	; 6
     e98:	80 93 c2 00 	sts	0x00C2, r24
	
	stdout=stdin=&usart0_stdio;
     e9c:	8b e3       	ldi	r24, 0x3B	; 59
     e9e:	91 e0       	ldi	r25, 0x01	; 1
     ea0:	90 93 0b 02 	sts	0x020B, r25
     ea4:	80 93 0a 02 	sts	0x020A, r24
     ea8:	90 93 0d 02 	sts	0x020D, r25
     eac:	80 93 0c 02 	sts	0x020C, r24
	printf_P(PSTR("\nusart: init usart0\t[done]"));
     eb0:	8d ef       	ldi	r24, 0xFD	; 253
     eb2:	91 e0       	ldi	r25, 0x01	; 1
     eb4:	9f 93       	push	r25
     eb6:	8f 93       	push	r24
     eb8:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
     ebc:	0f 90       	pop	r0
     ebe:	0f 90       	pop	r0
}
     ec0:	08 95       	ret

00000ec2 <__vector_9>:
}

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     ec2:	1f 92       	push	r1
     ec4:	0f 92       	push	r0
     ec6:	0f b6       	in	r0, 0x3f	; 63
     ec8:	0f 92       	push	r0
     eca:	11 24       	eor	r1, r1
     ecc:	8f 93       	push	r24
	timer_2_dir=UP;
     ece:	81 e0       	ldi	r24, 0x01	; 1
     ed0:	80 93 ec 01 	sts	0x01EC, r24
	//printf("\n\tUP\n");
}
     ed4:	8f 91       	pop	r24
     ed6:	0f 90       	pop	r0
     ed8:	0f be       	out	0x3f, r0	; 63
     eda:	0f 90       	pop	r0
     edc:	1f 90       	pop	r1
     ede:	18 95       	reti

00000ee0 <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     ee0:	1f 92       	push	r1
     ee2:	0f 92       	push	r0
     ee4:	0f b6       	in	r0, 0x3f	; 63
     ee6:	0f 92       	push	r0
     ee8:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     eea:	10 92 ec 01 	sts	0x01EC, r1
	//printf("\n\tDN\n");
}
     eee:	0f 90       	pop	r0
     ef0:	0f be       	out	0x3f, r0	; 63
     ef2:	0f 90       	pop	r0
     ef4:	1f 90       	pop	r1
     ef6:	18 95       	reti

00000ef8 <__vector_7>:

/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
     ef8:	1f 92       	push	r1
     efa:	0f 92       	push	r0
     efc:	0f b6       	in	r0, 0x3f	; 63
     efe:	0f 92       	push	r0
     f00:	11 24       	eor	r1, r1
     f02:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     f04:	80 91 ec 01 	lds	r24, 0x01EC
     f08:	88 23       	and	r24, r24
     f0a:	11 f4       	brne	.+4      	; 0xf10 <__vector_7+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMA_PIN);
     f0c:	2a 98       	cbi	0x05, 2	; 5
     f0e:	01 c0       	rjmp	.+2      	; 0xf12 <__vector_7+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
     f10:	2a 9a       	sbi	0x05, 2	; 5
		
}
     f12:	8f 91       	pop	r24
     f14:	0f 90       	pop	r0
     f16:	0f be       	out	0x3f, r0	; 63
     f18:	0f 90       	pop	r0
     f1a:	1f 90       	pop	r1
     f1c:	18 95       	reti

00000f1e <__vector_8>:

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
     f1e:	1f 92       	push	r1
     f20:	0f 92       	push	r0
     f22:	0f b6       	in	r0, 0x3f	; 63
     f24:	0f 92       	push	r0
     f26:	11 24       	eor	r1, r1
     f28:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     f2a:	80 91 ec 01 	lds	r24, 0x01EC
     f2e:	88 23       	and	r24, r24
     f30:	11 f4       	brne	.+4      	; 0xf36 <__vector_8+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMB_PIN);
     f32:	2b 98       	cbi	0x05, 3	; 5
     f34:	01 c0       	rjmp	.+2      	; 0xf38 <__vector_8+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
     f36:	2b 9a       	sbi	0x05, 3	; 5
}
     f38:	8f 91       	pop	r24
     f3a:	0f 90       	pop	r0
     f3c:	0f be       	out	0x3f, r0	; 63
     f3e:	0f 90       	pop	r0
     f40:	1f 90       	pop	r1
     f42:	18 95       	reti

00000f44 <timer1_init>:
	}
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}

void timer1_init(void) { // Runs the PWMs
     f44:	8c e4       	ldi	r24, 0x4C	; 76
     f46:	92 e0       	ldi	r25, 0x02	; 2
     f48:	9f 93       	push	r25
     f4a:	8f 93       	push	r24
     f4c:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
	// Set OC1A/B on up, clear on down
//	TCCR1A|= (uint8_t) (1<<COM1A1)|(1<<COM1A0);
//	TCCR1A|= (uint8_t) (1<<COM1B1)|(1<<COM1B0);

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
     f50:	e0 e8       	ldi	r30, 0x80	; 128
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	80 81       	ld	r24, Z
     f56:	8f 70       	andi	r24, 0x0F	; 15
     f58:	80 83       	st	Z, r24
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
     f5a:	80 81       	ld	r24, Z
     f5c:	8c 7f       	andi	r24, 0xFC	; 252
     f5e:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     f60:	e1 e8       	ldi	r30, 0x81	; 129
     f62:	f0 e0       	ldi	r31, 0x00	; 0
     f64:	80 81       	ld	r24, Z
     f66:	80 62       	ori	r24, 0x20	; 32
     f68:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     f6a:	80 81       	ld	r24, Z
     f6c:	80 61       	ori	r24, 0x10	; 16
     f6e:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     f70:	80 81       	ld	r24, Z
     f72:	87 7f       	andi	r24, 0xF7	; 247
     f74:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B|= (uint8_t)(1<<ICNC1);
     f76:	80 81       	ld	r24, Z
     f78:	80 68       	ori	r24, 0x80	; 128
     f7a:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     f7c:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f7e:	f8 94       	cli
		ICR1=0xFFFF;
     f80:	8f ef       	ldi	r24, 0xFF	; 255
     f82:	9f ef       	ldi	r25, 0xFF	; 255
     f84:	90 93 87 00 	sts	0x0087, r25
     f88:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f8c:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     f8e:	e1 e8       	ldi	r30, 0x81	; 129
     f90:	f0 e0       	ldi	r31, 0x00	; 0
     f92:	80 81       	ld	r24, Z
     f94:	89 7f       	andi	r24, 0xF9	; 249
     f96:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     f98:	80 81       	ld	r24, Z
     f9a:	81 60       	ori	r24, 0x01	; 1
     f9c:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// Enable the interupts, used to avoid the fucking speaker.
	TIMSK1|=((1<<ICIE1)|(1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     f9e:	ef e6       	ldi	r30, 0x6F	; 111
     fa0:	f0 e0       	ldi	r31, 0x00	; 0
     fa2:	80 81       	ld	r24, Z
     fa4:	87 62       	ori	r24, 0x27	; 39
     fa6:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= ((1<<M_PWMA_PIN)|(1<<M_PWMB_PIN));
     fa8:	84 b1       	in	r24, 0x04	; 4
     faa:	8c 60       	ori	r24, 0x0C	; 12
     fac:	84 b9       	out	0x04, r24	; 4
	
	printf_P(PSTR("\t[done]"));
     fae:	84 e4       	ldi	r24, 0x44	; 68
     fb0:	92 e0       	ldi	r25, 0x02	; 2
     fb2:	9f 93       	push	r25
     fb4:	8f 93       	push	r24
     fb6:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
     fba:	0f 90       	pop	r0
     fbc:	0f 90       	pop	r0
     fbe:	0f 90       	pop	r0
     fc0:	0f 90       	pop	r0
}
     fc2:	08 95       	ret

00000fc4 <__vector_5>:
	printf_P(PSTR("\t[done]"));
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
     fc4:	1f 92       	push	r1
     fc6:	0f 92       	push	r0
     fc8:	0f b6       	in	r0, 0x3f	; 63
     fca:	0f 92       	push	r0
     fcc:	11 24       	eor	r1, r1
     fce:	2f 93       	push	r18
     fd0:	3f 93       	push	r19
     fd2:	4f 93       	push	r20
     fd4:	5f 93       	push	r21
     fd6:	6f 93       	push	r22
     fd8:	7f 93       	push	r23
     fda:	8f 93       	push	r24
     fdc:	9f 93       	push	r25
     fde:	af 93       	push	r26
     fe0:	bf 93       	push	r27
     fe2:	ef 93       	push	r30
     fe4:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
     fe6:	80 91 ea 01 	lds	r24, 0x01EA
     fea:	90 91 eb 01 	lds	r25, 0x01EB
     fee:	01 96       	adiw	r24, 0x01	; 1
     ff0:	90 93 eb 01 	sts	0x01EB, r25
     ff4:	80 93 ea 01 	sts	0x01EA, r24
	//1 Hz (16/16)
	if (c_mode==WAIT) {
     ff8:	80 91 f7 01 	lds	r24, 0x01F7
     ffc:	88 23       	and	r24, r24
     ffe:	61 f4       	brne	.+24     	; 0x1018 <__vector_5+0x54>
		//printf("\n\tT: %ds\n",sec);
		printf_P(PSTR("\nMode: %d"),c_mode);
    1000:	1f 92       	push	r1
    1002:	1f 92       	push	r1
    1004:	82 e6       	ldi	r24, 0x62	; 98
    1006:	92 e0       	ldi	r25, 0x02	; 2
    1008:	9f 93       	push	r25
    100a:	8f 93       	push	r24
    100c:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
    1010:	0f 90       	pop	r0
    1012:	0f 90       	pop	r0
    1014:	0f 90       	pop	r0
    1016:	0f 90       	pop	r0
	}
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}
    1018:	ff 91       	pop	r31
    101a:	ef 91       	pop	r30
    101c:	bf 91       	pop	r27
    101e:	af 91       	pop	r26
    1020:	9f 91       	pop	r25
    1022:	8f 91       	pop	r24
    1024:	7f 91       	pop	r23
    1026:	6f 91       	pop	r22
    1028:	5f 91       	pop	r21
    102a:	4f 91       	pop	r20
    102c:	3f 91       	pop	r19
    102e:	2f 91       	pop	r18
    1030:	0f 90       	pop	r0
    1032:	0f be       	out	0x3f, r0	; 63
    1034:	0f 90       	pop	r0
    1036:	1f 90       	pop	r1
    1038:	18 95       	reti

0000103a <timer2_init>:
#include <avr/interrupt.h>
#include <stdio.h>
#include <avr/pgmspace.h>


void timer2_init(void) {
    103a:	84 e7       	ldi	r24, 0x74	; 116
    103c:	92 e0       	ldi	r25, 0x02	; 2
    103e:	9f 93       	push	r25
    1040:	8f 93       	push	r24
    1042:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
	e. Clear the Timer/Counter2 Interrupt Flags.
	f. Enable interrupts, if needed.
	*/
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
    1046:	80 91 70 00 	lds	r24, 0x0070
    104a:	8c 7f       	andi	r24, 0xFC	; 252
    104c:	80 93 70 00 	sts	0x0070, r24
	
	// Enable asyncronous clocking.
	ASSR&=(uint8_t)~(1<<EXCLK);
    1050:	80 91 b6 00 	lds	r24, 0x00B6
    1054:	8f 7e       	andi	r24, 0xEF	; 239
    1056:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
    105a:	80 91 b6 00 	lds	r24, 0x00B6
    105e:	88 60       	ori	r24, 0x08	; 8
    1060:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
    1064:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
    1068:	80 91 b0 00 	lds	r24, 0x00B0
    106c:	8f 77       	andi	r24, 0x7F	; 127
    106e:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
    1072:	80 91 b0 00 	lds	r24, 0x00B0
    1076:	87 7b       	andi	r24, 0xB7	; 183
    1078:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
    107c:	80 91 b0 00 	lds	r24, 0x00B0
    1080:	8f 7c       	andi	r24, 0xCF	; 207
    1082:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
    1086:	80 91 b0 00 	lds	r24, 0x00B0
    108a:	85 60       	ori	r24, 0x05	; 5
    108c:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=(uint8_t)~(1<<CS21);
    1090:	80 91 b0 00 	lds	r24, 0x00B0
    1094:	8d 7f       	andi	r24, 0xFD	; 253
    1096:	80 93 b0 00 	sts	0x00B0, r24
    109a:	0f 90       	pop	r0
    109c:	0f 90       	pop	r0

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
    109e:	80 91 b6 00 	lds	r24, 0x00B6
    10a2:	82 fd       	sbrc	r24, 2
    10a4:	fc cf       	rjmp	.-8      	; 0x109e <timer2_init+0x64>
	loop_until_bit_is_clear(ASSR,OCR2UB);
    10a6:	80 91 b6 00 	lds	r24, 0x00B6
    10aa:	81 fd       	sbrc	r24, 1
    10ac:	fc cf       	rjmp	.-8      	; 0x10a6 <timer2_init+0x6c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
    10ae:	80 91 b6 00 	lds	r24, 0x00B6
    10b2:	80 fd       	sbrc	r24, 0
    10b4:	fc cf       	rjmp	.-8      	; 0x10ae <timer2_init+0x74>
	
	// Enable overflow interrupt, disable match.
	TIMSK2|= (1<<TOIE2);
    10b6:	80 91 70 00 	lds	r24, 0x0070
    10ba:	81 60       	ori	r24, 0x01	; 1
    10bc:	80 93 70 00 	sts	0x0070, r24
	//TIMSK2&=~(1<<OCIE2A); // Disabled
	printf_P(PSTR("\t[done]"));
    10c0:	8c e6       	ldi	r24, 0x6C	; 108
    10c2:	92 e0       	ldi	r25, 0x02	; 2
    10c4:	9f 93       	push	r25
    10c6:	8f 93       	push	r24
    10c8:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
    10cc:	0f 90       	pop	r0
    10ce:	0f 90       	pop	r0
}
    10d0:	08 95       	ret

000010d2 <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
    10d2:	8e e2       	ldi	r24, 0x2E	; 46
    10d4:	92 e0       	ldi	r25, 0x02	; 2
    10d6:	9f 93       	push	r25
    10d8:	8f 93       	push	r24
    10da:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
	printf_P(PSTR("\ntimers: init: start."));
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
    10de:	0e 94 a2 07 	call	0xf44	; 0xf44 <timer1_init>
	timer2_init(); //RTC
    10e2:	0e 94 1d 08 	call	0x103a	; 0x103a <timer2_init>
	printf_P(PSTR("\ntimers: init:\t[done]"));
    10e6:	88 e1       	ldi	r24, 0x18	; 24
    10e8:	92 e0       	ldi	r25, 0x02	; 2
    10ea:	9f 93       	push	r25
    10ec:	8f 93       	push	r24
    10ee:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
    10f2:	0f 90       	pop	r0
    10f4:	0f 90       	pop	r0
    10f6:	0f 90       	pop	r0
    10f8:	0f 90       	pop	r0
	
}
    10fa:	08 95       	ret

000010fc <inc_limit>:
		mname="Right";
	printf("\nMotor: %s mode: %d",mname,*c_mode);
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
    10fc:	fc 01       	movw	r30, r24
	uint16_t space_left = lim-(*org);
    10fe:	20 81       	ld	r18, Z
    1100:	31 81       	ldd	r19, Z+1	; 0x01
    1102:	42 1b       	sub	r20, r18
    1104:	53 0b       	sbc	r21, r19
	if (inc>space_left) {
    1106:	46 17       	cp	r20, r22
    1108:	57 07       	cpc	r21, r23
    110a:	48 f4       	brcc	.+18     	; 0x111e <inc_limit+0x22>
		*org+=space_left;
    110c:	24 0f       	add	r18, r20
    110e:	35 1f       	adc	r19, r21
    1110:	31 83       	std	Z+1, r19	; 0x01
    1112:	20 83       	st	Z, r18
		//*org=max;
		return (inc-space_left);
    1114:	cb 01       	movw	r24, r22
    1116:	84 1b       	sub	r24, r20
    1118:	95 0b       	sbc	r25, r21
    111a:	ac 01       	movw	r20, r24
    111c:	06 c0       	rjmp	.+12     	; 0x112a <inc_limit+0x2e>
	}
	else {
		*org+=inc;
    111e:	26 0f       	add	r18, r22
    1120:	37 1f       	adc	r19, r23
    1122:	31 83       	std	Z+1, r19	; 0x01
    1124:	20 83       	st	Z, r18
    1126:	40 e0       	ldi	r20, 0x00	; 0
    1128:	50 e0       	ldi	r21, 0x00	; 0
		return 0;
	}
}
    112a:	ca 01       	movw	r24, r20
    112c:	08 95       	ret

0000112e <dec_limit>:

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
    112e:	fc 01       	movw	r30, r24
    1130:	cb 01       	movw	r24, r22
	uint16_t space_left = (*org)-lim;
    1132:	20 81       	ld	r18, Z
    1134:	31 81       	ldd	r19, Z+1	; 0x01
    1136:	b9 01       	movw	r22, r18
    1138:	64 1b       	sub	r22, r20
    113a:	75 0b       	sbc	r23, r21
	if (dec>space_left) {
    113c:	68 17       	cp	r22, r24
    113e:	79 07       	cpc	r23, r25
    1140:	48 f4       	brcc	.+18     	; 0x1154 <dec_limit+0x26>
		*org-=space_left;
    1142:	26 1b       	sub	r18, r22
    1144:	37 0b       	sbc	r19, r23
    1146:	31 83       	std	Z+1, r19	; 0x01
    1148:	20 83       	st	Z, r18
		return (dec-space_left);
    114a:	9c 01       	movw	r18, r24
    114c:	26 1b       	sub	r18, r22
    114e:	37 0b       	sbc	r19, r23
    1150:	b9 01       	movw	r22, r18
    1152:	06 c0       	rjmp	.+12     	; 0x1160 <dec_limit+0x32>
	}
	else {
		*org-=dec;
    1154:	28 1b       	sub	r18, r24
    1156:	39 0b       	sbc	r19, r25
    1158:	31 83       	std	Z+1, r19	; 0x01
    115a:	20 83       	st	Z, r18
    115c:	60 e0       	ldi	r22, 0x00	; 0
    115e:	70 e0       	ldi	r23, 0x00	; 0
		return 0;
	}
}
    1160:	cb 01       	movw	r24, r22
    1162:	08 95       	ret

00001164 <motor_set_speed>:
		temp=0;
	}
	return temp;
}

void motor_set_speed(uint16_t speed, uint8_t motor) {
    1164:	66 23       	and	r22, r22
    1166:	31 f4       	brne	.+12     	; 0x1174 <motor_set_speed+0x10>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1168:	f8 94       	cli
	if		(motor==LEFT)
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    116a:	90 93 89 00 	sts	0x0089, r25
    116e:	80 93 88 00 	sts	0x0088, r24
    1172:	07 c0       	rjmp	.+14     	; 0x1182 <motor_set_speed+0x1e>
	}
	else if (motor==RIGHT)
    1174:	61 30       	cpi	r22, 0x01	; 1
    1176:	39 f4       	brne	.+14     	; 0x1186 <motor_set_speed+0x22>
    1178:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    117a:	90 93 8b 00 	sts	0x008B, r25
    117e:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1182:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1184:	08 95       	ret
	}
	else 
		error_invalid_motor(motor);
    1186:	87 e2       	ldi	r24, 0x27	; 39
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	9f 93       	push	r25
    118c:	8f 93       	push	r24
    118e:	86 2f       	mov	r24, r22
    1190:	90 e0       	ldi	r25, 0x00	; 0
    1192:	9f 93       	push	r25
    1194:	8f 93       	push	r24
    1196:	88 eb       	ldi	r24, 0xB8	; 184
    1198:	92 e0       	ldi	r25, 0x02	; 2
    119a:	9f 93       	push	r25
    119c:	8f 93       	push	r24
    119e:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
    11a2:	8d b7       	in	r24, 0x3d	; 61
    11a4:	9e b7       	in	r25, 0x3e	; 62
    11a6:	06 96       	adiw	r24, 0x06	; 6
    11a8:	0f b6       	in	r0, 0x3f	; 63
    11aa:	f8 94       	cli
    11ac:	9e bf       	out	0x3e, r25	; 62
    11ae:	0f be       	out	0x3f, r0	; 63
    11b0:	8d bf       	out	0x3d, r24	; 61
    11b2:	08 95       	ret

000011b4 <lf_full_speed>:
		dec_limit(&ml,inc_limit(&mr,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	motor_set_speed(mr,RIGHT);
	motor_set_speed(ml,LEFT);
}

void lf_full_speed(void) {
    11b4:	60 e0       	ldi	r22, 0x00	; 0
    11b6:	8f ef       	ldi	r24, 0xFF	; 255
    11b8:	9f ef       	ldi	r25, 0xFF	; 255
    11ba:	0e 94 b2 08 	call	0x1164	; 0x1164 <motor_set_speed>
	motor_set_speed(LF_MAX_SPEED,LEFT);
	motor_set_speed(LF_MAX_SPEED,RIGHT);
    11be:	61 e0       	ldi	r22, 0x01	; 1
    11c0:	8f ef       	ldi	r24, 0xFF	; 255
    11c2:	9f ef       	ldi	r25, 0xFF	; 255
    11c4:	0e 94 b2 08 	call	0x1164	; 0x1164 <motor_set_speed>
}
    11c8:	08 95       	ret

000011ca <motor_get_speed>:
#include <avr/pgmspace.h>
#include <stdlib.h>

#define error_invalid_motor(_m) printf_P(PSTR("\n[error] Motor: Invalid Motor Number: %d [%s]"),_m,__LINE__)

uint16_t motor_get_speed(uint8_t motor) {
    11ca:	28 2f       	mov	r18, r24
	uint16_t temp;
	if		(motor==LEFT)
    11cc:	88 23       	and	r24, r24
    11ce:	31 f4       	brne	.+12     	; 0x11dc <motor_get_speed+0x12>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11d0:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    11d2:	20 91 88 00 	lds	r18, 0x0088
    11d6:	30 91 89 00 	lds	r19, 0x0089
    11da:	07 c0       	rjmp	.+14     	; 0x11ea <motor_get_speed+0x20>
	}
	else if	(motor==RIGHT)
    11dc:	81 30       	cpi	r24, 0x01	; 1
    11de:	39 f4       	brne	.+14     	; 0x11ee <motor_get_speed+0x24>
    11e0:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    11e2:	20 91 8a 00 	lds	r18, 0x008A
    11e6:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    11ea:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    11ec:	18 c0       	rjmp	.+48     	; 0x121e <motor_get_speed+0x54>
	}
	else {
		error_invalid_motor(motor);
    11ee:	87 e1       	ldi	r24, 0x17	; 23
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	9f 93       	push	r25
    11f4:	8f 93       	push	r24
    11f6:	82 2f       	mov	r24, r18
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	9f 93       	push	r25
    11fc:	8f 93       	push	r24
    11fe:	86 ee       	ldi	r24, 0xE6	; 230
    1200:	92 e0       	ldi	r25, 0x02	; 2
    1202:	9f 93       	push	r25
    1204:	8f 93       	push	r24
    1206:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
    120a:	20 e0       	ldi	r18, 0x00	; 0
    120c:	30 e0       	ldi	r19, 0x00	; 0
    120e:	8d b7       	in	r24, 0x3d	; 61
    1210:	9e b7       	in	r25, 0x3e	; 62
    1212:	06 96       	adiw	r24, 0x06	; 6
    1214:	0f b6       	in	r0, 0x3f	; 63
    1216:	f8 94       	cli
    1218:	9e bf       	out	0x3e, r25	; 62
    121a:	0f be       	out	0x3f, r0	; 63
    121c:	8d bf       	out	0x3d, r24	; 61
		temp=0;
	}
	return temp;
}
    121e:	c9 01       	movw	r24, r18
    1220:	08 95       	ret

00001222 <lf_turn_inc>:
		*org-=dec;
		return 0;
	}
}

void lf_turn_inc(uint16_t inc,int8_t dir) {
    1222:	df 92       	push	r13
    1224:	ef 92       	push	r14
    1226:	ff 92       	push	r15
    1228:	0f 93       	push	r16
    122a:	1f 93       	push	r17
    122c:	cf 93       	push	r28
    122e:	df 93       	push	r29
    1230:	7c 01       	movw	r14, r24
    1232:	d6 2e       	mov	r13, r22
	uint16_t mr = motor_get_speed(RIGHT);
    1234:	81 e0       	ldi	r24, 0x01	; 1
    1236:	0e 94 e5 08 	call	0x11ca	; 0x11ca <motor_get_speed>
    123a:	8c 01       	movw	r16, r24
	uint16_t ml = motor_get_speed(LEFT);
    123c:	80 e0       	ldi	r24, 0x00	; 0
    123e:	0e 94 e5 08 	call	0x11ca	; 0x11ca <motor_get_speed>
    1242:	ec 01       	movw	r28, r24
	if		(dir==POS)
    1244:	21 e0       	ldi	r18, 0x01	; 1
    1246:	d2 16       	cp	r13, r18
    1248:	c1 f4       	brne	.+48     	; 0x127a <lf_turn_inc+0x58>
	printf("\nMotor: %s mode: %d",mname,*c_mode);
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    124a:	80 95       	com	r24
    124c:	90 95       	com	r25
	if (inc>space_left) {
    124e:	8e 15       	cp	r24, r14
    1250:	9f 05       	cpc	r25, r15
    1252:	60 f4       	brcc	.+24     	; 0x126c <lf_turn_inc+0x4a>
		*org+=space_left;
    1254:	c8 0f       	add	r28, r24
    1256:	d9 1f       	adc	r29, r25
		//*org=max;
		return (inc-space_left);
    1258:	97 01       	movw	r18, r14
    125a:	28 1b       	sub	r18, r24
    125c:	39 0b       	sbc	r19, r25
    125e:	c9 01       	movw	r24, r18
	}
}

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
	uint16_t space_left = (*org)-lim;
	if (dec>space_left) {
    1260:	02 17       	cp	r16, r18
    1262:	13 07       	cpc	r17, r19
    1264:	38 f4       	brcc	.+14     	; 0x1274 <lf_turn_inc+0x52>
    1266:	00 e0       	ldi	r16, 0x00	; 0
    1268:	10 e0       	ldi	r17, 0x00	; 0
    126a:	21 c0       	rjmp	.+66     	; 0x12ae <lf_turn_inc+0x8c>
		*org+=space_left;
		//*org=max;
		return (inc-space_left);
	}
	else {
		*org+=inc;
    126c:	ce 0d       	add	r28, r14
    126e:	df 1d       	adc	r29, r15
    1270:	80 e0       	ldi	r24, 0x00	; 0
    1272:	90 e0       	ldi	r25, 0x00	; 0
	if (dec>space_left) {
		*org-=space_left;
		return (dec-space_left);
	}
	else {
		*org-=dec;
    1274:	08 1b       	sub	r16, r24
    1276:	19 0b       	sbc	r17, r25
    1278:	1a c0       	rjmp	.+52     	; 0x12ae <lf_turn_inc+0x8c>
void lf_turn_inc(uint16_t inc,int8_t dir) {
	uint16_t mr = motor_get_speed(RIGHT);
	uint16_t ml = motor_get_speed(LEFT);
	if		(dir==POS)
		dec_limit(&mr,inc_limit(&ml,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	else if (dir==NEG)
    127a:	dd 20       	and	r13, r13
    127c:	c1 f4       	brne	.+48     	; 0x12ae <lf_turn_inc+0x8c>
	printf("\nMotor: %s mode: %d",mname,*c_mode);
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    127e:	c8 01       	movw	r24, r16
    1280:	80 95       	com	r24
    1282:	90 95       	com	r25
	if (inc>space_left) {
    1284:	8e 15       	cp	r24, r14
    1286:	9f 05       	cpc	r25, r15
    1288:	60 f4       	brcc	.+24     	; 0x12a2 <lf_turn_inc+0x80>
		*org+=space_left;
    128a:	08 0f       	add	r16, r24
    128c:	19 1f       	adc	r17, r25
		//*org=max;
		return (inc-space_left);
    128e:	97 01       	movw	r18, r14
    1290:	28 1b       	sub	r18, r24
    1292:	39 0b       	sbc	r19, r25
    1294:	c9 01       	movw	r24, r18
	}
}

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
	uint16_t space_left = (*org)-lim;
	if (dec>space_left) {
    1296:	c2 17       	cp	r28, r18
    1298:	d3 07       	cpc	r29, r19
    129a:	38 f4       	brcc	.+14     	; 0x12aa <lf_turn_inc+0x88>
    129c:	c0 e0       	ldi	r28, 0x00	; 0
    129e:	d0 e0       	ldi	r29, 0x00	; 0
    12a0:	06 c0       	rjmp	.+12     	; 0x12ae <lf_turn_inc+0x8c>
		*org+=space_left;
		//*org=max;
		return (inc-space_left);
	}
	else {
		*org+=inc;
    12a2:	0e 0d       	add	r16, r14
    12a4:	1f 1d       	adc	r17, r15
    12a6:	80 e0       	ldi	r24, 0x00	; 0
    12a8:	90 e0       	ldi	r25, 0x00	; 0
	if (dec>space_left) {
		*org-=space_left;
		return (dec-space_left);
	}
	else {
		*org-=dec;
    12aa:	c8 1b       	sub	r28, r24
    12ac:	d9 0b       	sbc	r29, r25
	uint16_t ml = motor_get_speed(LEFT);
	if		(dir==POS)
		dec_limit(&mr,inc_limit(&ml,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	else if (dir==NEG)
		dec_limit(&ml,inc_limit(&mr,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	motor_set_speed(mr,RIGHT);
    12ae:	61 e0       	ldi	r22, 0x01	; 1
    12b0:	c8 01       	movw	r24, r16
    12b2:	0e 94 b2 08 	call	0x1164	; 0x1164 <motor_set_speed>
	motor_set_speed(ml,LEFT);
    12b6:	60 e0       	ldi	r22, 0x00	; 0
    12b8:	ce 01       	movw	r24, r28
    12ba:	0e 94 b2 08 	call	0x1164	; 0x1164 <motor_set_speed>
}
    12be:	df 91       	pop	r29
    12c0:	cf 91       	pop	r28
    12c2:	1f 91       	pop	r17
    12c4:	0f 91       	pop	r16
    12c6:	ff 90       	pop	r15
    12c8:	ef 90       	pop	r14
    12ca:	df 90       	pop	r13
    12cc:	08 95       	ret

000012ce <motor_mode>:
	}
	else 
		error_invalid_motor(motor);
}

uint8_t motor_mode(uint8_t mode, uint8_t motor) {
    12ce:	cf 93       	push	r28
    12d0:	df 93       	push	r29
    12d2:	78 2f       	mov	r23, r24
	static uint8_t c_modes[2]; //=0;
	uint8_t M_IN1,M_IN2;
	uint8_t * c_mode;
	if (motor==LEFT) {
    12d4:	66 23       	and	r22, r22
    12d6:	b9 f0       	breq	.+46     	; 0x1306 <motor_mode+0x38>
		M_IN1=M_LIN1;
		M_IN2=M_LIN2;
		c_mode=&c_modes[LEFT];
	}
	else if (motor==RIGHT){
    12d8:	61 30       	cpi	r22, 0x01	; 1
    12da:	29 f4       	brne	.+10     	; 0x12e6 <motor_mode+0x18>
    12dc:	55 e0       	ldi	r21, 0x05	; 5
    12de:	e7 e0       	ldi	r30, 0x07	; 7
    12e0:	ce ee       	ldi	r28, 0xEE	; 238
    12e2:	d1 e0       	ldi	r29, 0x01	; 1
    12e4:	14 c0       	rjmp	.+40     	; 0x130e <motor_mode+0x40>
		M_IN1=M_RIN1;
		M_IN2=M_RIN2;
		c_mode=&c_modes[RIGHT];
	}
	else {
		error_invalid_motor(motor);
    12e6:	89 e3       	ldi	r24, 0x39	; 57
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	9f 93       	push	r25
    12ec:	8f 93       	push	r24
    12ee:	86 2f       	mov	r24, r22
    12f0:	90 e0       	ldi	r25, 0x00	; 0
    12f2:	9f 93       	push	r25
    12f4:	8f 93       	push	r24
    12f6:	8a e8       	ldi	r24, 0x8A	; 138
    12f8:	92 e0       	ldi	r25, 0x02	; 2
    12fa:	9f 93       	push	r25
    12fc:	8f 93       	push	r24
    12fe:	0e 94 12 0a 	call	0x1424	; 0x1424 <printf_P>
    1302:	87 e0       	ldi	r24, 0x07	; 7
    1304:	6e c0       	rjmp	.+220    	; 0x13e2 <motor_mode+0x114>
		return MOTOR_MODE_ERROR;
    1306:	51 e0       	ldi	r21, 0x01	; 1
    1308:	e3 e0       	ldi	r30, 0x03	; 3
    130a:	cd ee       	ldi	r28, 0xED	; 237
    130c:	d1 e0       	ldi	r29, 0x01	; 1
	}
	
	if 	(mode == MOTOR_MODE_CCW ) {
    130e:	72 30       	cpi	r23, 0x02	; 2
    1310:	a1 f4       	brne	.+40     	; 0x133a <motor_mode+0x6c>
		MOTOR_CTL_PORT&=~(1<<M_IN1); // IN1 = L, IN2 = H
    1312:	4b b1       	in	r20, 0x0b	; 11
    1314:	21 e0       	ldi	r18, 0x01	; 1
    1316:	30 e0       	ldi	r19, 0x00	; 0
    1318:	c9 01       	movw	r24, r18
    131a:	02 c0       	rjmp	.+4      	; 0x1320 <motor_mode+0x52>
    131c:	88 0f       	add	r24, r24
    131e:	99 1f       	adc	r25, r25
    1320:	5a 95       	dec	r21
    1322:	e2 f7       	brpl	.-8      	; 0x131c <motor_mode+0x4e>
    1324:	80 95       	com	r24
    1326:	84 23       	and	r24, r20
    1328:	8b b9       	out	0x0b, r24	; 11
		MOTOR_CTL_PORT|=(1<<M_IN2);
    132a:	8b b1       	in	r24, 0x0b	; 11
    132c:	02 c0       	rjmp	.+4      	; 0x1332 <motor_mode+0x64>
    132e:	22 0f       	add	r18, r18
    1330:	33 1f       	adc	r19, r19
    1332:	ea 95       	dec	r30
    1334:	e2 f7       	brpl	.-8      	; 0x132e <motor_mode+0x60>
    1336:	82 2b       	or	r24, r18
    1338:	29 c0       	rjmp	.+82     	; 0x138c <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    133a:	71 30       	cpi	r23, 0x01	; 1
    133c:	a1 f4       	brne	.+40     	; 0x1366 <motor_mode+0x98>
		MOTOR_CTL_PORT|=(1<<M_IN1);
    133e:	4b b1       	in	r20, 0x0b	; 11
    1340:	81 e0       	ldi	r24, 0x01	; 1
    1342:	90 e0       	ldi	r25, 0x00	; 0
    1344:	9c 01       	movw	r18, r24
    1346:	02 c0       	rjmp	.+4      	; 0x134c <motor_mode+0x7e>
    1348:	22 0f       	add	r18, r18
    134a:	33 1f       	adc	r19, r19
    134c:	5a 95       	dec	r21
    134e:	e2 f7       	brpl	.-8      	; 0x1348 <motor_mode+0x7a>
    1350:	42 2b       	or	r20, r18
    1352:	4b b9       	out	0x0b, r20	; 11
		MOTOR_CTL_PORT&=~(1<<M_IN2); // IN1 = H, IN2 = L
    1354:	2b b1       	in	r18, 0x0b	; 11
    1356:	02 c0       	rjmp	.+4      	; 0x135c <motor_mode+0x8e>
    1358:	88 0f       	add	r24, r24
    135a:	99 1f       	adc	r25, r25
    135c:	ea 95       	dec	r30
    135e:	e2 f7       	brpl	.-8      	; 0x1358 <motor_mode+0x8a>
    1360:	80 95       	com	r24
    1362:	82 23       	and	r24, r18
    1364:	13 c0       	rjmp	.+38     	; 0x138c <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    1366:	73 30       	cpi	r23, 0x03	; 3
    1368:	99 f4       	brne	.+38     	; 0x1390 <motor_mode+0xc2>
		MOTOR_CTL_PORT&=~((1<<M_IN1)|(1<<M_IN2)); // IN1 = L, IN2 = L
    136a:	4b b1       	in	r20, 0x0b	; 11
    136c:	21 e0       	ldi	r18, 0x01	; 1
    136e:	30 e0       	ldi	r19, 0x00	; 0
    1370:	c9 01       	movw	r24, r18
    1372:	02 c0       	rjmp	.+4      	; 0x1378 <motor_mode+0xaa>
    1374:	88 0f       	add	r24, r24
    1376:	99 1f       	adc	r25, r25
    1378:	ea 95       	dec	r30
    137a:	e2 f7       	brpl	.-8      	; 0x1374 <motor_mode+0xa6>
    137c:	02 c0       	rjmp	.+4      	; 0x1382 <motor_mode+0xb4>
    137e:	22 0f       	add	r18, r18
    1380:	33 1f       	adc	r19, r19
    1382:	5a 95       	dec	r21
    1384:	e2 f7       	brpl	.-8      	; 0x137e <motor_mode+0xb0>
    1386:	82 2b       	or	r24, r18
    1388:	80 95       	com	r24
    138a:	84 23       	and	r24, r20
    138c:	8b b9       	out	0x0b, r24	; 11
    138e:	14 c0       	rjmp	.+40     	; 0x13b8 <motor_mode+0xea>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    1390:	74 30       	cpi	r23, 0x04	; 4
    1392:	99 f4       	brne	.+38     	; 0x13ba <motor_mode+0xec>
		MOTOR_CTL_PORT|=(1<<M_IN1)|(1<<M_IN2); // IN1 = H, IN2 = H
    1394:	8b b1       	in	r24, 0x0b	; 11
    1396:	21 e0       	ldi	r18, 0x01	; 1
    1398:	30 e0       	ldi	r19, 0x00	; 0
    139a:	d9 01       	movw	r26, r18
    139c:	02 c0       	rjmp	.+4      	; 0x13a2 <motor_mode+0xd4>
    139e:	aa 0f       	add	r26, r26
    13a0:	bb 1f       	adc	r27, r27
    13a2:	5a 95       	dec	r21
    13a4:	e2 f7       	brpl	.-8      	; 0x139e <motor_mode+0xd0>
    13a6:	ad 01       	movw	r20, r26
    13a8:	02 c0       	rjmp	.+4      	; 0x13ae <motor_mode+0xe0>
    13aa:	22 0f       	add	r18, r18
    13ac:	33 1f       	adc	r19, r19
    13ae:	ea 95       	dec	r30
    13b0:	e2 f7       	brpl	.-8      	; 0x13aa <motor_mode+0xdc>
    13b2:	42 2b       	or	r20, r18
    13b4:	48 2b       	or	r20, r24
    13b6:	4b b9       	out	0x0b, r20	; 11
		*c_mode = mode;
    13b8:	78 83       	st	Y, r23
	}

	char* mname;
	if (motor==LEFT)
    13ba:	66 23       	and	r22, r22
    13bc:	19 f0       	breq	.+6      	; 0x13c4 <motor_mode+0xf6>
    13be:	29 e4       	ldi	r18, 0x49	; 73
    13c0:	31 e0       	ldi	r19, 0x01	; 1
    13c2:	02 c0       	rjmp	.+4      	; 0x13c8 <motor_mode+0xfa>
    13c4:	2f e4       	ldi	r18, 0x4F	; 79
    13c6:	31 e0       	ldi	r19, 0x01	; 1
		mname="Left";
	else
		mname="Right";
	printf("\nMotor: %s mode: %d",mname,*c_mode);
    13c8:	88 81       	ld	r24, Y
    13ca:	90 e0       	ldi	r25, 0x00	; 0
    13cc:	9f 93       	push	r25
    13ce:	8f 93       	push	r24
    13d0:	3f 93       	push	r19
    13d2:	2f 93       	push	r18
    13d4:	84 e5       	ldi	r24, 0x54	; 84
    13d6:	91 e0       	ldi	r25, 0x01	; 1
    13d8:	9f 93       	push	r25
    13da:	8f 93       	push	r24
    13dc:	0e 94 fd 09 	call	0x13fa	; 0x13fa <printf>
	return *c_mode;
    13e0:	88 81       	ld	r24, Y
    13e2:	2d b7       	in	r18, 0x3d	; 61
    13e4:	3e b7       	in	r19, 0x3e	; 62
    13e6:	2a 5f       	subi	r18, 0xFA	; 250
    13e8:	3f 4f       	sbci	r19, 0xFF	; 255
    13ea:	0f b6       	in	r0, 0x3f	; 63
    13ec:	f8 94       	cli
    13ee:	3e bf       	out	0x3e, r19	; 62
    13f0:	0f be       	out	0x3f, r0	; 63
    13f2:	2d bf       	out	0x3d, r18	; 61
}
    13f4:	df 91       	pop	r29
    13f6:	cf 91       	pop	r28
    13f8:	08 95       	ret

000013fa <printf>:
    13fa:	a0 e0       	ldi	r26, 0x00	; 0
    13fc:	b0 e0       	ldi	r27, 0x00	; 0
    13fe:	e3 e0       	ldi	r30, 0x03	; 3
    1400:	fa e0       	ldi	r31, 0x0A	; 10
    1402:	0c 94 11 10 	jmp	0x2022	; 0x2022 <__prologue_saves__+0x20>
    1406:	fe 01       	movw	r30, r28
    1408:	35 96       	adiw	r30, 0x05	; 5
    140a:	61 91       	ld	r22, Z+
    140c:	71 91       	ld	r23, Z+
    140e:	af 01       	movw	r20, r30
    1410:	80 91 0c 02 	lds	r24, 0x020C
    1414:	90 91 0d 02 	lds	r25, 0x020D
    1418:	0e 94 54 0a 	call	0x14a8	; 0x14a8 <vfprintf>
    141c:	20 96       	adiw	r28, 0x00	; 0
    141e:	e2 e0       	ldi	r30, 0x02	; 2
    1420:	0c 94 2d 10 	jmp	0x205a	; 0x205a <__epilogue_restores__+0x20>

00001424 <printf_P>:
    1424:	a0 e0       	ldi	r26, 0x00	; 0
    1426:	b0 e0       	ldi	r27, 0x00	; 0
    1428:	e8 e1       	ldi	r30, 0x18	; 24
    142a:	fa e0       	ldi	r31, 0x0A	; 10
    142c:	0c 94 11 10 	jmp	0x2022	; 0x2022 <__prologue_saves__+0x20>
    1430:	fe 01       	movw	r30, r28
    1432:	35 96       	adiw	r30, 0x05	; 5
    1434:	61 91       	ld	r22, Z+
    1436:	71 91       	ld	r23, Z+
    1438:	a0 91 0c 02 	lds	r26, 0x020C
    143c:	b0 91 0d 02 	lds	r27, 0x020D
    1440:	13 96       	adiw	r26, 0x03	; 3
    1442:	8c 91       	ld	r24, X
    1444:	13 97       	sbiw	r26, 0x03	; 3
    1446:	88 60       	ori	r24, 0x08	; 8
    1448:	13 96       	adiw	r26, 0x03	; 3
    144a:	8c 93       	st	X, r24
    144c:	af 01       	movw	r20, r30
    144e:	80 91 0c 02 	lds	r24, 0x020C
    1452:	90 91 0d 02 	lds	r25, 0x020D
    1456:	0e 94 54 0a 	call	0x14a8	; 0x14a8 <vfprintf>
    145a:	e0 91 0c 02 	lds	r30, 0x020C
    145e:	f0 91 0d 02 	lds	r31, 0x020D
    1462:	23 81       	ldd	r18, Z+3	; 0x03
    1464:	27 7f       	andi	r18, 0xF7	; 247
    1466:	23 83       	std	Z+3, r18	; 0x03
    1468:	20 96       	adiw	r28, 0x00	; 0
    146a:	e2 e0       	ldi	r30, 0x02	; 2
    146c:	0c 94 2d 10 	jmp	0x205a	; 0x205a <__epilogue_restores__+0x20>

00001470 <putchar>:
    1470:	60 91 0c 02 	lds	r22, 0x020C
    1474:	70 91 0d 02 	lds	r23, 0x020D
    1478:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <fputc>
    147c:	08 95       	ret

0000147e <scanf>:
    147e:	a0 e0       	ldi	r26, 0x00	; 0
    1480:	b0 e0       	ldi	r27, 0x00	; 0
    1482:	e5 e4       	ldi	r30, 0x45	; 69
    1484:	fa e0       	ldi	r31, 0x0A	; 10
    1486:	0c 94 11 10 	jmp	0x2022	; 0x2022 <__prologue_saves__+0x20>
    148a:	fe 01       	movw	r30, r28
    148c:	35 96       	adiw	r30, 0x05	; 5
    148e:	61 91       	ld	r22, Z+
    1490:	71 91       	ld	r23, Z+
    1492:	af 01       	movw	r20, r30
    1494:	80 91 0a 02 	lds	r24, 0x020A
    1498:	90 91 0b 02 	lds	r25, 0x020B
    149c:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <vfscanf>
    14a0:	20 96       	adiw	r28, 0x00	; 0
    14a2:	e2 e0       	ldi	r30, 0x02	; 2
    14a4:	0c 94 2d 10 	jmp	0x205a	; 0x205a <__epilogue_restores__+0x20>

000014a8 <vfprintf>:
    14a8:	ab e0       	ldi	r26, 0x0B	; 11
    14aa:	b0 e0       	ldi	r27, 0x00	; 0
    14ac:	ea e5       	ldi	r30, 0x5A	; 90
    14ae:	fa e0       	ldi	r31, 0x0A	; 10
    14b0:	0c 94 01 10 	jmp	0x2002	; 0x2002 <__prologue_saves__>
    14b4:	3c 01       	movw	r6, r24
    14b6:	2b 01       	movw	r4, r22
    14b8:	5a 01       	movw	r10, r20
    14ba:	fc 01       	movw	r30, r24
    14bc:	17 82       	std	Z+7, r1	; 0x07
    14be:	16 82       	std	Z+6, r1	; 0x06
    14c0:	83 81       	ldd	r24, Z+3	; 0x03
    14c2:	81 fd       	sbrc	r24, 1
    14c4:	03 c0       	rjmp	.+6      	; 0x14cc <vfprintf+0x24>
    14c6:	6f ef       	ldi	r22, 0xFF	; 255
    14c8:	7f ef       	ldi	r23, 0xFF	; 255
    14ca:	c8 c1       	rjmp	.+912    	; 0x185c <vfprintf+0x3b4>
    14cc:	9a e0       	ldi	r25, 0x0A	; 10
    14ce:	89 2e       	mov	r8, r25
    14d0:	1e 01       	movw	r2, r28
    14d2:	08 94       	sec
    14d4:	21 1c       	adc	r2, r1
    14d6:	31 1c       	adc	r3, r1
    14d8:	f3 01       	movw	r30, r6
    14da:	23 81       	ldd	r18, Z+3	; 0x03
    14dc:	f2 01       	movw	r30, r4
    14de:	23 fd       	sbrc	r18, 3
    14e0:	85 91       	lpm	r24, Z+
    14e2:	23 ff       	sbrs	r18, 3
    14e4:	81 91       	ld	r24, Z+
    14e6:	2f 01       	movw	r4, r30
    14e8:	88 23       	and	r24, r24
    14ea:	09 f4       	brne	.+2      	; 0x14ee <vfprintf+0x46>
    14ec:	b4 c1       	rjmp	.+872    	; 0x1856 <vfprintf+0x3ae>
    14ee:	85 32       	cpi	r24, 0x25	; 37
    14f0:	39 f4       	brne	.+14     	; 0x1500 <vfprintf+0x58>
    14f2:	23 fd       	sbrc	r18, 3
    14f4:	85 91       	lpm	r24, Z+
    14f6:	23 ff       	sbrs	r18, 3
    14f8:	81 91       	ld	r24, Z+
    14fa:	2f 01       	movw	r4, r30
    14fc:	85 32       	cpi	r24, 0x25	; 37
    14fe:	29 f4       	brne	.+10     	; 0x150a <vfprintf+0x62>
    1500:	b3 01       	movw	r22, r6
    1502:	90 e0       	ldi	r25, 0x00	; 0
    1504:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <fputc>
    1508:	e7 cf       	rjmp	.-50     	; 0x14d8 <vfprintf+0x30>
    150a:	98 2f       	mov	r25, r24
    150c:	dd 24       	eor	r13, r13
    150e:	cc 24       	eor	r12, r12
    1510:	99 24       	eor	r9, r9
    1512:	ff e1       	ldi	r31, 0x1F	; 31
    1514:	fd 15       	cp	r31, r13
    1516:	d0 f0       	brcs	.+52     	; 0x154c <vfprintf+0xa4>
    1518:	9b 32       	cpi	r25, 0x2B	; 43
    151a:	69 f0       	breq	.+26     	; 0x1536 <vfprintf+0x8e>
    151c:	9c 32       	cpi	r25, 0x2C	; 44
    151e:	28 f4       	brcc	.+10     	; 0x152a <vfprintf+0x82>
    1520:	90 32       	cpi	r25, 0x20	; 32
    1522:	59 f0       	breq	.+22     	; 0x153a <vfprintf+0x92>
    1524:	93 32       	cpi	r25, 0x23	; 35
    1526:	91 f4       	brne	.+36     	; 0x154c <vfprintf+0xa4>
    1528:	0e c0       	rjmp	.+28     	; 0x1546 <vfprintf+0x9e>
    152a:	9d 32       	cpi	r25, 0x2D	; 45
    152c:	49 f0       	breq	.+18     	; 0x1540 <vfprintf+0x98>
    152e:	90 33       	cpi	r25, 0x30	; 48
    1530:	69 f4       	brne	.+26     	; 0x154c <vfprintf+0xa4>
    1532:	41 e0       	ldi	r20, 0x01	; 1
    1534:	24 c0       	rjmp	.+72     	; 0x157e <vfprintf+0xd6>
    1536:	52 e0       	ldi	r21, 0x02	; 2
    1538:	d5 2a       	or	r13, r21
    153a:	84 e0       	ldi	r24, 0x04	; 4
    153c:	d8 2a       	or	r13, r24
    153e:	28 c0       	rjmp	.+80     	; 0x1590 <vfprintf+0xe8>
    1540:	98 e0       	ldi	r25, 0x08	; 8
    1542:	d9 2a       	or	r13, r25
    1544:	25 c0       	rjmp	.+74     	; 0x1590 <vfprintf+0xe8>
    1546:	e0 e1       	ldi	r30, 0x10	; 16
    1548:	de 2a       	or	r13, r30
    154a:	22 c0       	rjmp	.+68     	; 0x1590 <vfprintf+0xe8>
    154c:	d7 fc       	sbrc	r13, 7
    154e:	29 c0       	rjmp	.+82     	; 0x15a2 <vfprintf+0xfa>
    1550:	89 2f       	mov	r24, r25
    1552:	80 53       	subi	r24, 0x30	; 48
    1554:	8a 30       	cpi	r24, 0x0A	; 10
    1556:	70 f4       	brcc	.+28     	; 0x1574 <vfprintf+0xcc>
    1558:	d6 fe       	sbrs	r13, 6
    155a:	05 c0       	rjmp	.+10     	; 0x1566 <vfprintf+0xbe>
    155c:	98 9c       	mul	r9, r8
    155e:	90 2c       	mov	r9, r0
    1560:	11 24       	eor	r1, r1
    1562:	98 0e       	add	r9, r24
    1564:	15 c0       	rjmp	.+42     	; 0x1590 <vfprintf+0xe8>
    1566:	c8 9c       	mul	r12, r8
    1568:	c0 2c       	mov	r12, r0
    156a:	11 24       	eor	r1, r1
    156c:	c8 0e       	add	r12, r24
    156e:	f0 e2       	ldi	r31, 0x20	; 32
    1570:	df 2a       	or	r13, r31
    1572:	0e c0       	rjmp	.+28     	; 0x1590 <vfprintf+0xe8>
    1574:	9e 32       	cpi	r25, 0x2E	; 46
    1576:	29 f4       	brne	.+10     	; 0x1582 <vfprintf+0xda>
    1578:	d6 fc       	sbrc	r13, 6
    157a:	6d c1       	rjmp	.+730    	; 0x1856 <vfprintf+0x3ae>
    157c:	40 e4       	ldi	r20, 0x40	; 64
    157e:	d4 2a       	or	r13, r20
    1580:	07 c0       	rjmp	.+14     	; 0x1590 <vfprintf+0xe8>
    1582:	9c 36       	cpi	r25, 0x6C	; 108
    1584:	19 f4       	brne	.+6      	; 0x158c <vfprintf+0xe4>
    1586:	50 e8       	ldi	r21, 0x80	; 128
    1588:	d5 2a       	or	r13, r21
    158a:	02 c0       	rjmp	.+4      	; 0x1590 <vfprintf+0xe8>
    158c:	98 36       	cpi	r25, 0x68	; 104
    158e:	49 f4       	brne	.+18     	; 0x15a2 <vfprintf+0xfa>
    1590:	f2 01       	movw	r30, r4
    1592:	23 fd       	sbrc	r18, 3
    1594:	95 91       	lpm	r25, Z+
    1596:	23 ff       	sbrs	r18, 3
    1598:	91 91       	ld	r25, Z+
    159a:	2f 01       	movw	r4, r30
    159c:	99 23       	and	r25, r25
    159e:	09 f0       	breq	.+2      	; 0x15a2 <vfprintf+0xfa>
    15a0:	b8 cf       	rjmp	.-144    	; 0x1512 <vfprintf+0x6a>
    15a2:	89 2f       	mov	r24, r25
    15a4:	85 54       	subi	r24, 0x45	; 69
    15a6:	83 30       	cpi	r24, 0x03	; 3
    15a8:	18 f0       	brcs	.+6      	; 0x15b0 <vfprintf+0x108>
    15aa:	80 52       	subi	r24, 0x20	; 32
    15ac:	83 30       	cpi	r24, 0x03	; 3
    15ae:	38 f4       	brcc	.+14     	; 0x15be <vfprintf+0x116>
    15b0:	44 e0       	ldi	r20, 0x04	; 4
    15b2:	50 e0       	ldi	r21, 0x00	; 0
    15b4:	a4 0e       	add	r10, r20
    15b6:	b5 1e       	adc	r11, r21
    15b8:	5f e3       	ldi	r21, 0x3F	; 63
    15ba:	59 83       	std	Y+1, r21	; 0x01
    15bc:	0f c0       	rjmp	.+30     	; 0x15dc <vfprintf+0x134>
    15be:	93 36       	cpi	r25, 0x63	; 99
    15c0:	31 f0       	breq	.+12     	; 0x15ce <vfprintf+0x126>
    15c2:	93 37       	cpi	r25, 0x73	; 115
    15c4:	79 f0       	breq	.+30     	; 0x15e4 <vfprintf+0x13c>
    15c6:	93 35       	cpi	r25, 0x53	; 83
    15c8:	09 f0       	breq	.+2      	; 0x15cc <vfprintf+0x124>
    15ca:	56 c0       	rjmp	.+172    	; 0x1678 <vfprintf+0x1d0>
    15cc:	20 c0       	rjmp	.+64     	; 0x160e <vfprintf+0x166>
    15ce:	f5 01       	movw	r30, r10
    15d0:	80 81       	ld	r24, Z
    15d2:	89 83       	std	Y+1, r24	; 0x01
    15d4:	42 e0       	ldi	r20, 0x02	; 2
    15d6:	50 e0       	ldi	r21, 0x00	; 0
    15d8:	a4 0e       	add	r10, r20
    15da:	b5 1e       	adc	r11, r21
    15dc:	71 01       	movw	r14, r2
    15de:	01 e0       	ldi	r16, 0x01	; 1
    15e0:	10 e0       	ldi	r17, 0x00	; 0
    15e2:	12 c0       	rjmp	.+36     	; 0x1608 <vfprintf+0x160>
    15e4:	f5 01       	movw	r30, r10
    15e6:	e0 80       	ld	r14, Z
    15e8:	f1 80       	ldd	r15, Z+1	; 0x01
    15ea:	d6 fc       	sbrc	r13, 6
    15ec:	03 c0       	rjmp	.+6      	; 0x15f4 <vfprintf+0x14c>
    15ee:	6f ef       	ldi	r22, 0xFF	; 255
    15f0:	7f ef       	ldi	r23, 0xFF	; 255
    15f2:	02 c0       	rjmp	.+4      	; 0x15f8 <vfprintf+0x150>
    15f4:	69 2d       	mov	r22, r9
    15f6:	70 e0       	ldi	r23, 0x00	; 0
    15f8:	42 e0       	ldi	r20, 0x02	; 2
    15fa:	50 e0       	ldi	r21, 0x00	; 0
    15fc:	a4 0e       	add	r10, r20
    15fe:	b5 1e       	adc	r11, r21
    1600:	c7 01       	movw	r24, r14
    1602:	0e 94 de 0e 	call	0x1dbc	; 0x1dbc <strnlen>
    1606:	8c 01       	movw	r16, r24
    1608:	5f e7       	ldi	r21, 0x7F	; 127
    160a:	d5 22       	and	r13, r21
    160c:	14 c0       	rjmp	.+40     	; 0x1636 <vfprintf+0x18e>
    160e:	f5 01       	movw	r30, r10
    1610:	e0 80       	ld	r14, Z
    1612:	f1 80       	ldd	r15, Z+1	; 0x01
    1614:	d6 fc       	sbrc	r13, 6
    1616:	03 c0       	rjmp	.+6      	; 0x161e <vfprintf+0x176>
    1618:	6f ef       	ldi	r22, 0xFF	; 255
    161a:	7f ef       	ldi	r23, 0xFF	; 255
    161c:	02 c0       	rjmp	.+4      	; 0x1622 <vfprintf+0x17a>
    161e:	69 2d       	mov	r22, r9
    1620:	70 e0       	ldi	r23, 0x00	; 0
    1622:	42 e0       	ldi	r20, 0x02	; 2
    1624:	50 e0       	ldi	r21, 0x00	; 0
    1626:	a4 0e       	add	r10, r20
    1628:	b5 1e       	adc	r11, r21
    162a:	c7 01       	movw	r24, r14
    162c:	0e 94 d3 0e 	call	0x1da6	; 0x1da6 <strnlen_P>
    1630:	8c 01       	movw	r16, r24
    1632:	50 e8       	ldi	r21, 0x80	; 128
    1634:	d5 2a       	or	r13, r21
    1636:	d3 fe       	sbrs	r13, 3
    1638:	07 c0       	rjmp	.+14     	; 0x1648 <vfprintf+0x1a0>
    163a:	1a c0       	rjmp	.+52     	; 0x1670 <vfprintf+0x1c8>
    163c:	b3 01       	movw	r22, r6
    163e:	80 e2       	ldi	r24, 0x20	; 32
    1640:	90 e0       	ldi	r25, 0x00	; 0
    1642:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <fputc>
    1646:	ca 94       	dec	r12
    1648:	8c 2d       	mov	r24, r12
    164a:	90 e0       	ldi	r25, 0x00	; 0
    164c:	08 17       	cp	r16, r24
    164e:	19 07       	cpc	r17, r25
    1650:	a8 f3       	brcs	.-22     	; 0x163c <vfprintf+0x194>
    1652:	0e c0       	rjmp	.+28     	; 0x1670 <vfprintf+0x1c8>
    1654:	f7 01       	movw	r30, r14
    1656:	d7 fc       	sbrc	r13, 7
    1658:	85 91       	lpm	r24, Z+
    165a:	d7 fe       	sbrs	r13, 7
    165c:	81 91       	ld	r24, Z+
    165e:	7f 01       	movw	r14, r30
    1660:	b3 01       	movw	r22, r6
    1662:	90 e0       	ldi	r25, 0x00	; 0
    1664:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <fputc>
    1668:	c1 10       	cpse	r12, r1
    166a:	ca 94       	dec	r12
    166c:	01 50       	subi	r16, 0x01	; 1
    166e:	10 40       	sbci	r17, 0x00	; 0
    1670:	01 15       	cp	r16, r1
    1672:	11 05       	cpc	r17, r1
    1674:	79 f7       	brne	.-34     	; 0x1654 <vfprintf+0x1ac>
    1676:	ec c0       	rjmp	.+472    	; 0x1850 <vfprintf+0x3a8>
    1678:	94 36       	cpi	r25, 0x64	; 100
    167a:	11 f0       	breq	.+4      	; 0x1680 <vfprintf+0x1d8>
    167c:	99 36       	cpi	r25, 0x69	; 105
    167e:	71 f5       	brne	.+92     	; 0x16dc <vfprintf+0x234>
    1680:	d7 fe       	sbrs	r13, 7
    1682:	08 c0       	rjmp	.+16     	; 0x1694 <vfprintf+0x1ec>
    1684:	f5 01       	movw	r30, r10
    1686:	e0 80       	ld	r14, Z
    1688:	f1 80       	ldd	r15, Z+1	; 0x01
    168a:	02 81       	ldd	r16, Z+2	; 0x02
    168c:	13 81       	ldd	r17, Z+3	; 0x03
    168e:	44 e0       	ldi	r20, 0x04	; 4
    1690:	50 e0       	ldi	r21, 0x00	; 0
    1692:	0a c0       	rjmp	.+20     	; 0x16a8 <vfprintf+0x200>
    1694:	f5 01       	movw	r30, r10
    1696:	80 81       	ld	r24, Z
    1698:	91 81       	ldd	r25, Z+1	; 0x01
    169a:	7c 01       	movw	r14, r24
    169c:	00 27       	eor	r16, r16
    169e:	f7 fc       	sbrc	r15, 7
    16a0:	00 95       	com	r16
    16a2:	10 2f       	mov	r17, r16
    16a4:	42 e0       	ldi	r20, 0x02	; 2
    16a6:	50 e0       	ldi	r21, 0x00	; 0
    16a8:	a4 0e       	add	r10, r20
    16aa:	b5 1e       	adc	r11, r21
    16ac:	5f e6       	ldi	r21, 0x6F	; 111
    16ae:	d5 22       	and	r13, r21
    16b0:	17 ff       	sbrs	r17, 7
    16b2:	0a c0       	rjmp	.+20     	; 0x16c8 <vfprintf+0x220>
    16b4:	10 95       	com	r17
    16b6:	00 95       	com	r16
    16b8:	f0 94       	com	r15
    16ba:	e0 94       	com	r14
    16bc:	e1 1c       	adc	r14, r1
    16be:	f1 1c       	adc	r15, r1
    16c0:	01 1d       	adc	r16, r1
    16c2:	11 1d       	adc	r17, r1
    16c4:	80 e8       	ldi	r24, 0x80	; 128
    16c6:	d8 2a       	or	r13, r24
    16c8:	2a e0       	ldi	r18, 0x0A	; 10
    16ca:	30 e0       	ldi	r19, 0x00	; 0
    16cc:	a1 01       	movw	r20, r2
    16ce:	c8 01       	movw	r24, r16
    16d0:	b7 01       	movw	r22, r14
    16d2:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <__ultoa_invert>
    16d6:	f8 2e       	mov	r15, r24
    16d8:	f2 18       	sub	r15, r2
    16da:	40 c0       	rjmp	.+128    	; 0x175c <vfprintf+0x2b4>
    16dc:	95 37       	cpi	r25, 0x75	; 117
    16de:	29 f4       	brne	.+10     	; 0x16ea <vfprintf+0x242>
    16e0:	1d 2d       	mov	r17, r13
    16e2:	1f 7e       	andi	r17, 0xEF	; 239
    16e4:	2a e0       	ldi	r18, 0x0A	; 10
    16e6:	30 e0       	ldi	r19, 0x00	; 0
    16e8:	1d c0       	rjmp	.+58     	; 0x1724 <vfprintf+0x27c>
    16ea:	1d 2d       	mov	r17, r13
    16ec:	19 7f       	andi	r17, 0xF9	; 249
    16ee:	9f 36       	cpi	r25, 0x6F	; 111
    16f0:	61 f0       	breq	.+24     	; 0x170a <vfprintf+0x262>
    16f2:	90 37       	cpi	r25, 0x70	; 112
    16f4:	20 f4       	brcc	.+8      	; 0x16fe <vfprintf+0x256>
    16f6:	98 35       	cpi	r25, 0x58	; 88
    16f8:	09 f0       	breq	.+2      	; 0x16fc <vfprintf+0x254>
    16fa:	ad c0       	rjmp	.+346    	; 0x1856 <vfprintf+0x3ae>
    16fc:	0f c0       	rjmp	.+30     	; 0x171c <vfprintf+0x274>
    16fe:	90 37       	cpi	r25, 0x70	; 112
    1700:	39 f0       	breq	.+14     	; 0x1710 <vfprintf+0x268>
    1702:	98 37       	cpi	r25, 0x78	; 120
    1704:	09 f0       	breq	.+2      	; 0x1708 <vfprintf+0x260>
    1706:	a7 c0       	rjmp	.+334    	; 0x1856 <vfprintf+0x3ae>
    1708:	04 c0       	rjmp	.+8      	; 0x1712 <vfprintf+0x26a>
    170a:	28 e0       	ldi	r18, 0x08	; 8
    170c:	30 e0       	ldi	r19, 0x00	; 0
    170e:	0a c0       	rjmp	.+20     	; 0x1724 <vfprintf+0x27c>
    1710:	10 61       	ori	r17, 0x10	; 16
    1712:	14 fd       	sbrc	r17, 4
    1714:	14 60       	ori	r17, 0x04	; 4
    1716:	20 e1       	ldi	r18, 0x10	; 16
    1718:	30 e0       	ldi	r19, 0x00	; 0
    171a:	04 c0       	rjmp	.+8      	; 0x1724 <vfprintf+0x27c>
    171c:	14 fd       	sbrc	r17, 4
    171e:	16 60       	ori	r17, 0x06	; 6
    1720:	20 e1       	ldi	r18, 0x10	; 16
    1722:	32 e0       	ldi	r19, 0x02	; 2
    1724:	17 ff       	sbrs	r17, 7
    1726:	08 c0       	rjmp	.+16     	; 0x1738 <vfprintf+0x290>
    1728:	f5 01       	movw	r30, r10
    172a:	60 81       	ld	r22, Z
    172c:	71 81       	ldd	r23, Z+1	; 0x01
    172e:	82 81       	ldd	r24, Z+2	; 0x02
    1730:	93 81       	ldd	r25, Z+3	; 0x03
    1732:	44 e0       	ldi	r20, 0x04	; 4
    1734:	50 e0       	ldi	r21, 0x00	; 0
    1736:	08 c0       	rjmp	.+16     	; 0x1748 <vfprintf+0x2a0>
    1738:	f5 01       	movw	r30, r10
    173a:	80 81       	ld	r24, Z
    173c:	91 81       	ldd	r25, Z+1	; 0x01
    173e:	bc 01       	movw	r22, r24
    1740:	80 e0       	ldi	r24, 0x00	; 0
    1742:	90 e0       	ldi	r25, 0x00	; 0
    1744:	42 e0       	ldi	r20, 0x02	; 2
    1746:	50 e0       	ldi	r21, 0x00	; 0
    1748:	a4 0e       	add	r10, r20
    174a:	b5 1e       	adc	r11, r21
    174c:	a1 01       	movw	r20, r2
    174e:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <__ultoa_invert>
    1752:	f8 2e       	mov	r15, r24
    1754:	f2 18       	sub	r15, r2
    1756:	8f e7       	ldi	r24, 0x7F	; 127
    1758:	d8 2e       	mov	r13, r24
    175a:	d1 22       	and	r13, r17
    175c:	d6 fe       	sbrs	r13, 6
    175e:	0b c0       	rjmp	.+22     	; 0x1776 <vfprintf+0x2ce>
    1760:	5e ef       	ldi	r21, 0xFE	; 254
    1762:	d5 22       	and	r13, r21
    1764:	f9 14       	cp	r15, r9
    1766:	38 f4       	brcc	.+14     	; 0x1776 <vfprintf+0x2ce>
    1768:	d4 fe       	sbrs	r13, 4
    176a:	07 c0       	rjmp	.+14     	; 0x177a <vfprintf+0x2d2>
    176c:	d2 fc       	sbrc	r13, 2
    176e:	05 c0       	rjmp	.+10     	; 0x177a <vfprintf+0x2d2>
    1770:	8f ee       	ldi	r24, 0xEF	; 239
    1772:	d8 22       	and	r13, r24
    1774:	02 c0       	rjmp	.+4      	; 0x177a <vfprintf+0x2d2>
    1776:	1f 2d       	mov	r17, r15
    1778:	01 c0       	rjmp	.+2      	; 0x177c <vfprintf+0x2d4>
    177a:	19 2d       	mov	r17, r9
    177c:	d4 fe       	sbrs	r13, 4
    177e:	0d c0       	rjmp	.+26     	; 0x179a <vfprintf+0x2f2>
    1780:	fe 01       	movw	r30, r28
    1782:	ef 0d       	add	r30, r15
    1784:	f1 1d       	adc	r31, r1
    1786:	80 81       	ld	r24, Z
    1788:	80 33       	cpi	r24, 0x30	; 48
    178a:	19 f4       	brne	.+6      	; 0x1792 <vfprintf+0x2ea>
    178c:	99 ee       	ldi	r25, 0xE9	; 233
    178e:	d9 22       	and	r13, r25
    1790:	08 c0       	rjmp	.+16     	; 0x17a2 <vfprintf+0x2fa>
    1792:	1f 5f       	subi	r17, 0xFF	; 255
    1794:	d2 fe       	sbrs	r13, 2
    1796:	05 c0       	rjmp	.+10     	; 0x17a2 <vfprintf+0x2fa>
    1798:	03 c0       	rjmp	.+6      	; 0x17a0 <vfprintf+0x2f8>
    179a:	8d 2d       	mov	r24, r13
    179c:	86 78       	andi	r24, 0x86	; 134
    179e:	09 f0       	breq	.+2      	; 0x17a2 <vfprintf+0x2fa>
    17a0:	1f 5f       	subi	r17, 0xFF	; 255
    17a2:	0d 2d       	mov	r16, r13
    17a4:	d3 fc       	sbrc	r13, 3
    17a6:	14 c0       	rjmp	.+40     	; 0x17d0 <vfprintf+0x328>
    17a8:	d0 fe       	sbrs	r13, 0
    17aa:	0f c0       	rjmp	.+30     	; 0x17ca <vfprintf+0x322>
    17ac:	1c 15       	cp	r17, r12
    17ae:	10 f0       	brcs	.+4      	; 0x17b4 <vfprintf+0x30c>
    17b0:	9f 2c       	mov	r9, r15
    17b2:	0b c0       	rjmp	.+22     	; 0x17ca <vfprintf+0x322>
    17b4:	9f 2c       	mov	r9, r15
    17b6:	9c 0c       	add	r9, r12
    17b8:	91 1a       	sub	r9, r17
    17ba:	1c 2d       	mov	r17, r12
    17bc:	06 c0       	rjmp	.+12     	; 0x17ca <vfprintf+0x322>
    17be:	b3 01       	movw	r22, r6
    17c0:	80 e2       	ldi	r24, 0x20	; 32
    17c2:	90 e0       	ldi	r25, 0x00	; 0
    17c4:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <fputc>
    17c8:	1f 5f       	subi	r17, 0xFF	; 255
    17ca:	1c 15       	cp	r17, r12
    17cc:	c0 f3       	brcs	.-16     	; 0x17be <vfprintf+0x316>
    17ce:	04 c0       	rjmp	.+8      	; 0x17d8 <vfprintf+0x330>
    17d0:	1c 15       	cp	r17, r12
    17d2:	10 f4       	brcc	.+4      	; 0x17d8 <vfprintf+0x330>
    17d4:	c1 1a       	sub	r12, r17
    17d6:	01 c0       	rjmp	.+2      	; 0x17da <vfprintf+0x332>
    17d8:	cc 24       	eor	r12, r12
    17da:	04 ff       	sbrs	r16, 4
    17dc:	10 c0       	rjmp	.+32     	; 0x17fe <vfprintf+0x356>
    17de:	b3 01       	movw	r22, r6
    17e0:	80 e3       	ldi	r24, 0x30	; 48
    17e2:	90 e0       	ldi	r25, 0x00	; 0
    17e4:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <fputc>
    17e8:	02 ff       	sbrs	r16, 2
    17ea:	1e c0       	rjmp	.+60     	; 0x1828 <vfprintf+0x380>
    17ec:	01 fd       	sbrc	r16, 1
    17ee:	03 c0       	rjmp	.+6      	; 0x17f6 <vfprintf+0x34e>
    17f0:	88 e7       	ldi	r24, 0x78	; 120
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	02 c0       	rjmp	.+4      	; 0x17fa <vfprintf+0x352>
    17f6:	88 e5       	ldi	r24, 0x58	; 88
    17f8:	90 e0       	ldi	r25, 0x00	; 0
    17fa:	b3 01       	movw	r22, r6
    17fc:	0c c0       	rjmp	.+24     	; 0x1816 <vfprintf+0x36e>
    17fe:	80 2f       	mov	r24, r16
    1800:	86 78       	andi	r24, 0x86	; 134
    1802:	91 f0       	breq	.+36     	; 0x1828 <vfprintf+0x380>
    1804:	01 ff       	sbrs	r16, 1
    1806:	02 c0       	rjmp	.+4      	; 0x180c <vfprintf+0x364>
    1808:	8b e2       	ldi	r24, 0x2B	; 43
    180a:	01 c0       	rjmp	.+2      	; 0x180e <vfprintf+0x366>
    180c:	80 e2       	ldi	r24, 0x20	; 32
    180e:	d7 fc       	sbrc	r13, 7
    1810:	8d e2       	ldi	r24, 0x2D	; 45
    1812:	b3 01       	movw	r22, r6
    1814:	90 e0       	ldi	r25, 0x00	; 0
    1816:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <fputc>
    181a:	06 c0       	rjmp	.+12     	; 0x1828 <vfprintf+0x380>
    181c:	b3 01       	movw	r22, r6
    181e:	80 e3       	ldi	r24, 0x30	; 48
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <fputc>
    1826:	9a 94       	dec	r9
    1828:	f9 14       	cp	r15, r9
    182a:	c0 f3       	brcs	.-16     	; 0x181c <vfprintf+0x374>
    182c:	fa 94       	dec	r15
    182e:	f1 01       	movw	r30, r2
    1830:	ef 0d       	add	r30, r15
    1832:	f1 1d       	adc	r31, r1
    1834:	b3 01       	movw	r22, r6
    1836:	80 81       	ld	r24, Z
    1838:	90 e0       	ldi	r25, 0x00	; 0
    183a:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <fputc>
    183e:	ff 20       	and	r15, r15
    1840:	a9 f7       	brne	.-22     	; 0x182c <vfprintf+0x384>
    1842:	06 c0       	rjmp	.+12     	; 0x1850 <vfprintf+0x3a8>
    1844:	b3 01       	movw	r22, r6
    1846:	80 e2       	ldi	r24, 0x20	; 32
    1848:	90 e0       	ldi	r25, 0x00	; 0
    184a:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <fputc>
    184e:	ca 94       	dec	r12
    1850:	cc 20       	and	r12, r12
    1852:	c1 f7       	brne	.-16     	; 0x1844 <vfprintf+0x39c>
    1854:	41 ce       	rjmp	.-894    	; 0x14d8 <vfprintf+0x30>
    1856:	f3 01       	movw	r30, r6
    1858:	66 81       	ldd	r22, Z+6	; 0x06
    185a:	77 81       	ldd	r23, Z+7	; 0x07
    185c:	cb 01       	movw	r24, r22
    185e:	2b 96       	adiw	r28, 0x0b	; 11
    1860:	e2 e1       	ldi	r30, 0x12	; 18
    1862:	0c 94 1d 10 	jmp	0x203a	; 0x203a <__epilogue_restores__>

00001866 <putval>:
    1866:	fc 01       	movw	r30, r24
    1868:	20 fd       	sbrc	r18, 0
    186a:	08 c0       	rjmp	.+16     	; 0x187c <putval+0x16>
    186c:	23 fd       	sbrc	r18, 3
    186e:	05 c0       	rjmp	.+10     	; 0x187a <putval+0x14>
    1870:	22 ff       	sbrs	r18, 2
    1872:	02 c0       	rjmp	.+4      	; 0x1878 <putval+0x12>
    1874:	73 83       	std	Z+3, r23	; 0x03
    1876:	62 83       	std	Z+2, r22	; 0x02
    1878:	51 83       	std	Z+1, r21	; 0x01
    187a:	40 83       	st	Z, r20
    187c:	08 95       	ret

0000187e <mulacc>:
    187e:	ef 92       	push	r14
    1880:	ff 92       	push	r15
    1882:	0f 93       	push	r16
    1884:	1f 93       	push	r17
    1886:	44 ff       	sbrs	r20, 4
    1888:	02 c0       	rjmp	.+4      	; 0x188e <mulacc+0x10>
    188a:	33 e0       	ldi	r19, 0x03	; 3
    188c:	11 c0       	rjmp	.+34     	; 0x18b0 <mulacc+0x32>
    188e:	46 ff       	sbrs	r20, 6
    1890:	02 c0       	rjmp	.+4      	; 0x1896 <mulacc+0x18>
    1892:	34 e0       	ldi	r19, 0x04	; 4
    1894:	0d c0       	rjmp	.+26     	; 0x18b0 <mulacc+0x32>
    1896:	db 01       	movw	r26, r22
    1898:	fc 01       	movw	r30, r24
    189a:	aa 0f       	add	r26, r26
    189c:	bb 1f       	adc	r27, r27
    189e:	ee 1f       	adc	r30, r30
    18a0:	ff 1f       	adc	r31, r31
    18a2:	10 94       	com	r1
    18a4:	d1 f7       	brne	.-12     	; 0x189a <mulacc+0x1c>
    18a6:	6a 0f       	add	r22, r26
    18a8:	7b 1f       	adc	r23, r27
    18aa:	8e 1f       	adc	r24, r30
    18ac:	9f 1f       	adc	r25, r31
    18ae:	31 e0       	ldi	r19, 0x01	; 1
    18b0:	66 0f       	add	r22, r22
    18b2:	77 1f       	adc	r23, r23
    18b4:	88 1f       	adc	r24, r24
    18b6:	99 1f       	adc	r25, r25
    18b8:	31 50       	subi	r19, 0x01	; 1
    18ba:	d1 f7       	brne	.-12     	; 0x18b0 <mulacc+0x32>
    18bc:	7b 01       	movw	r14, r22
    18be:	8c 01       	movw	r16, r24
    18c0:	e2 0e       	add	r14, r18
    18c2:	f1 1c       	adc	r15, r1
    18c4:	01 1d       	adc	r16, r1
    18c6:	11 1d       	adc	r17, r1
    18c8:	a8 01       	movw	r20, r16
    18ca:	97 01       	movw	r18, r14
    18cc:	b7 01       	movw	r22, r14
    18ce:	ca 01       	movw	r24, r20
    18d0:	1f 91       	pop	r17
    18d2:	0f 91       	pop	r16
    18d4:	ff 90       	pop	r15
    18d6:	ef 90       	pop	r14
    18d8:	08 95       	ret

000018da <skip_spaces>:
    18da:	0f 93       	push	r16
    18dc:	1f 93       	push	r17
    18de:	cf 93       	push	r28
    18e0:	df 93       	push	r29
    18e2:	8c 01       	movw	r16, r24
    18e4:	c8 01       	movw	r24, r16
    18e6:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <fgetc>
    18ea:	ec 01       	movw	r28, r24
    18ec:	97 fd       	sbrc	r25, 7
    18ee:	08 c0       	rjmp	.+16     	; 0x1900 <skip_spaces+0x26>
    18f0:	0e 94 f6 0f 	call	0x1fec	; 0x1fec <isspace>
    18f4:	89 2b       	or	r24, r25
    18f6:	b1 f7       	brne	.-20     	; 0x18e4 <skip_spaces+0xa>
    18f8:	b8 01       	movw	r22, r16
    18fa:	ce 01       	movw	r24, r28
    18fc:	0e 94 57 0f 	call	0x1eae	; 0x1eae <ungetc>
    1900:	ce 01       	movw	r24, r28
    1902:	df 91       	pop	r29
    1904:	cf 91       	pop	r28
    1906:	1f 91       	pop	r17
    1908:	0f 91       	pop	r16
    190a:	08 95       	ret

0000190c <conv_int>:
    190c:	a0 e0       	ldi	r26, 0x00	; 0
    190e:	b0 e0       	ldi	r27, 0x00	; 0
    1910:	ec e8       	ldi	r30, 0x8C	; 140
    1912:	fc e0       	ldi	r31, 0x0C	; 12
    1914:	0c 94 09 10 	jmp	0x2012	; 0x2012 <__prologue_saves__+0x10>
    1918:	ec 01       	movw	r28, r24
    191a:	c6 2e       	mov	r12, r22
    191c:	5a 01       	movw	r10, r20
    191e:	12 2f       	mov	r17, r18
    1920:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <fgetc>
    1924:	ac 01       	movw	r20, r24
    1926:	8b 32       	cpi	r24, 0x2B	; 43
    1928:	19 f0       	breq	.+6      	; 0x1930 <conv_int+0x24>
    192a:	8d 32       	cpi	r24, 0x2D	; 45
    192c:	51 f4       	brne	.+20     	; 0x1942 <conv_int+0x36>
    192e:	10 68       	ori	r17, 0x80	; 128
    1930:	ca 94       	dec	r12
    1932:	09 f4       	brne	.+2      	; 0x1936 <conv_int+0x2a>
    1934:	6d c0       	rjmp	.+218    	; 0x1a10 <conv_int+0x104>
    1936:	ce 01       	movw	r24, r28
    1938:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <fgetc>
    193c:	ac 01       	movw	r20, r24
    193e:	97 fd       	sbrc	r25, 7
    1940:	67 c0       	rjmp	.+206    	; 0x1a10 <conv_int+0x104>
    1942:	6d ef       	ldi	r22, 0xFD	; 253
    1944:	d6 2e       	mov	r13, r22
    1946:	d1 22       	and	r13, r17
    1948:	8d 2d       	mov	r24, r13
    194a:	80 73       	andi	r24, 0x30	; 48
    194c:	01 f5       	brne	.+64     	; 0x198e <conv_int+0x82>
    194e:	40 33       	cpi	r20, 0x30	; 48
    1950:	f1 f4       	brne	.+60     	; 0x198e <conv_int+0x82>
    1952:	ca 94       	dec	r12
    1954:	09 f4       	brne	.+2      	; 0x1958 <conv_int+0x4c>
    1956:	47 c0       	rjmp	.+142    	; 0x19e6 <conv_int+0xda>
    1958:	ce 01       	movw	r24, r28
    195a:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <fgetc>
    195e:	ac 01       	movw	r20, r24
    1960:	97 fd       	sbrc	r25, 7
    1962:	41 c0       	rjmp	.+130    	; 0x19e6 <conv_int+0xda>
    1964:	82 e0       	ldi	r24, 0x02	; 2
    1966:	d8 2a       	or	r13, r24
    1968:	48 37       	cpi	r20, 0x78	; 120
    196a:	11 f0       	breq	.+4      	; 0x1970 <conv_int+0x64>
    196c:	48 35       	cpi	r20, 0x58	; 88
    196e:	59 f4       	brne	.+22     	; 0x1986 <conv_int+0x7a>
    1970:	80 e4       	ldi	r24, 0x40	; 64
    1972:	d8 2a       	or	r13, r24
    1974:	ca 94       	dec	r12
    1976:	b9 f1       	breq	.+110    	; 0x19e6 <conv_int+0xda>
    1978:	ce 01       	movw	r24, r28
    197a:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <fgetc>
    197e:	ac 01       	movw	r20, r24
    1980:	99 23       	and	r25, r25
    1982:	2c f4       	brge	.+10     	; 0x198e <conv_int+0x82>
    1984:	30 c0       	rjmp	.+96     	; 0x19e6 <conv_int+0xda>
    1986:	d6 fc       	sbrc	r13, 6
    1988:	02 c0       	rjmp	.+4      	; 0x198e <conv_int+0x82>
    198a:	80 e1       	ldi	r24, 0x10	; 16
    198c:	d8 2a       	or	r13, r24
    198e:	ee 24       	eor	r14, r14
    1990:	ff 24       	eor	r15, r15
    1992:	87 01       	movw	r16, r14
    1994:	24 2f       	mov	r18, r20
    1996:	20 53       	subi	r18, 0x30	; 48
    1998:	28 30       	cpi	r18, 0x08	; 8
    199a:	88 f0       	brcs	.+34     	; 0x19be <conv_int+0xb2>
    199c:	d4 fc       	sbrc	r13, 4
    199e:	09 c0       	rjmp	.+18     	; 0x19b2 <conv_int+0xa6>
    19a0:	2a 30       	cpi	r18, 0x0A	; 10
    19a2:	68 f0       	brcs	.+26     	; 0x19be <conv_int+0xb2>
    19a4:	d6 fe       	sbrs	r13, 6
    19a6:	05 c0       	rjmp	.+10     	; 0x19b2 <conv_int+0xa6>
    19a8:	2f 7d       	andi	r18, 0xDF	; 223
    19aa:	82 2f       	mov	r24, r18
    19ac:	81 51       	subi	r24, 0x11	; 17
    19ae:	86 30       	cpi	r24, 0x06	; 6
    19b0:	28 f0       	brcs	.+10     	; 0x19bc <conv_int+0xb0>
    19b2:	be 01       	movw	r22, r28
    19b4:	ca 01       	movw	r24, r20
    19b6:	0e 94 57 0f 	call	0x1eae	; 0x1eae <ungetc>
    19ba:	12 c0       	rjmp	.+36     	; 0x19e0 <conv_int+0xd4>
    19bc:	27 50       	subi	r18, 0x07	; 7
    19be:	4d 2d       	mov	r20, r13
    19c0:	c8 01       	movw	r24, r16
    19c2:	b7 01       	movw	r22, r14
    19c4:	0e 94 3f 0c 	call	0x187e	; 0x187e <mulacc>
    19c8:	7b 01       	movw	r14, r22
    19ca:	8c 01       	movw	r16, r24
    19cc:	82 e0       	ldi	r24, 0x02	; 2
    19ce:	d8 2a       	or	r13, r24
    19d0:	ca 94       	dec	r12
    19d2:	61 f0       	breq	.+24     	; 0x19ec <conv_int+0xe0>
    19d4:	ce 01       	movw	r24, r28
    19d6:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <fgetc>
    19da:	ac 01       	movw	r20, r24
    19dc:	97 ff       	sbrs	r25, 7
    19de:	da cf       	rjmp	.-76     	; 0x1994 <conv_int+0x88>
    19e0:	d1 fc       	sbrc	r13, 1
    19e2:	04 c0       	rjmp	.+8      	; 0x19ec <conv_int+0xe0>
    19e4:	15 c0       	rjmp	.+42     	; 0x1a10 <conv_int+0x104>
    19e6:	ee 24       	eor	r14, r14
    19e8:	ff 24       	eor	r15, r15
    19ea:	87 01       	movw	r16, r14
    19ec:	d7 fe       	sbrs	r13, 7
    19ee:	08 c0       	rjmp	.+16     	; 0x1a00 <conv_int+0xf4>
    19f0:	10 95       	com	r17
    19f2:	00 95       	com	r16
    19f4:	f0 94       	com	r15
    19f6:	e0 94       	com	r14
    19f8:	e1 1c       	adc	r14, r1
    19fa:	f1 1c       	adc	r15, r1
    19fc:	01 1d       	adc	r16, r1
    19fe:	11 1d       	adc	r17, r1
    1a00:	2d 2d       	mov	r18, r13
    1a02:	b8 01       	movw	r22, r16
    1a04:	a7 01       	movw	r20, r14
    1a06:	c5 01       	movw	r24, r10
    1a08:	0e 94 33 0c 	call	0x1866	; 0x1866 <putval>
    1a0c:	81 e0       	ldi	r24, 0x01	; 1
    1a0e:	01 c0       	rjmp	.+2      	; 0x1a12 <conv_int+0x106>
    1a10:	80 e0       	ldi	r24, 0x00	; 0
    1a12:	cd b7       	in	r28, 0x3d	; 61
    1a14:	de b7       	in	r29, 0x3e	; 62
    1a16:	ea e0       	ldi	r30, 0x0A	; 10
    1a18:	0c 94 25 10 	jmp	0x204a	; 0x204a <__epilogue_restores__+0x10>

00001a1c <conv_brk>:
    1a1c:	a0 e2       	ldi	r26, 0x20	; 32
    1a1e:	b0 e0       	ldi	r27, 0x00	; 0
    1a20:	e4 e1       	ldi	r30, 0x14	; 20
    1a22:	fd e0       	ldi	r31, 0x0D	; 13
    1a24:	0c 94 05 10 	jmp	0x200a	; 0x200a <__prologue_saves__+0x8>
    1a28:	6c 01       	movw	r12, r24
    1a2a:	a6 2e       	mov	r10, r22
    1a2c:	8a 01       	movw	r16, r20
    1a2e:	79 01       	movw	r14, r18
    1a30:	fe 01       	movw	r30, r28
    1a32:	31 96       	adiw	r30, 0x01	; 1
    1a34:	80 e2       	ldi	r24, 0x20	; 32
    1a36:	df 01       	movw	r26, r30
    1a38:	1d 92       	st	X+, r1
    1a3a:	8a 95       	dec	r24
    1a3c:	e9 f7       	brne	.-6      	; 0x1a38 <conv_brk+0x1c>
    1a3e:	70 e0       	ldi	r23, 0x00	; 0
    1a40:	30 e0       	ldi	r19, 0x00	; 0
    1a42:	60 e0       	ldi	r22, 0x00	; 0
    1a44:	40 e0       	ldi	r20, 0x00	; 0
    1a46:	50 e0       	ldi	r21, 0x00	; 0
    1a48:	4f 01       	movw	r8, r30
    1a4a:	a1 e0       	ldi	r26, 0x01	; 1
    1a4c:	b0 e0       	ldi	r27, 0x00	; 0
    1a4e:	f6 01       	movw	r30, r12
    1a50:	83 81       	ldd	r24, Z+3	; 0x03
    1a52:	f7 01       	movw	r30, r14
    1a54:	83 fd       	sbrc	r24, 3
    1a56:	25 91       	lpm	r18, Z+
    1a58:	83 ff       	sbrs	r24, 3
    1a5a:	21 91       	ld	r18, Z+
    1a5c:	7f 01       	movw	r14, r30
    1a5e:	22 23       	and	r18, r18
    1a60:	09 f4       	brne	.+2      	; 0x1a64 <conv_brk+0x48>
    1a62:	7e c0       	rjmp	.+252    	; 0x1b60 <conv_brk+0x144>
    1a64:	2e 35       	cpi	r18, 0x5E	; 94
    1a66:	19 f4       	brne	.+6      	; 0x1a6e <conv_brk+0x52>
    1a68:	41 15       	cp	r20, r1
    1a6a:	51 05       	cpc	r21, r1
    1a6c:	69 f1       	breq	.+90     	; 0x1ac8 <conv_brk+0xac>
    1a6e:	87 2f       	mov	r24, r23
    1a70:	90 e0       	ldi	r25, 0x00	; 0
    1a72:	84 17       	cp	r24, r20
    1a74:	95 07       	cpc	r25, r21
    1a76:	44 f4       	brge	.+16     	; 0x1a88 <conv_brk+0x6c>
    1a78:	2d 35       	cpi	r18, 0x5D	; 93
    1a7a:	51 f1       	breq	.+84     	; 0x1ad0 <conv_brk+0xb4>
    1a7c:	2d 32       	cpi	r18, 0x2D	; 45
    1a7e:	21 f4       	brne	.+8      	; 0x1a88 <conv_brk+0x6c>
    1a80:	33 23       	and	r19, r19
    1a82:	29 f4       	brne	.+10     	; 0x1a8e <conv_brk+0x72>
    1a84:	31 e0       	ldi	r19, 0x01	; 1
    1a86:	21 c0       	rjmp	.+66     	; 0x1aca <conv_brk+0xae>
    1a88:	33 23       	and	r19, r19
    1a8a:	09 f4       	brne	.+2      	; 0x1a8e <conv_brk+0x72>
    1a8c:	62 2f       	mov	r22, r18
    1a8e:	32 2f       	mov	r19, r18
    1a90:	83 2f       	mov	r24, r19
    1a92:	86 95       	lsr	r24
    1a94:	86 95       	lsr	r24
    1a96:	86 95       	lsr	r24
    1a98:	f4 01       	movw	r30, r8
    1a9a:	e8 0f       	add	r30, r24
    1a9c:	f1 1d       	adc	r31, r1
    1a9e:	83 2f       	mov	r24, r19
    1aa0:	87 70       	andi	r24, 0x07	; 7
    1aa2:	3d 01       	movw	r6, r26
    1aa4:	02 c0       	rjmp	.+4      	; 0x1aaa <conv_brk+0x8e>
    1aa6:	66 0c       	add	r6, r6
    1aa8:	77 1c       	adc	r7, r7
    1aaa:	8a 95       	dec	r24
    1aac:	e2 f7       	brpl	.-8      	; 0x1aa6 <conv_brk+0x8a>
    1aae:	20 81       	ld	r18, Z
    1ab0:	26 29       	or	r18, r6
    1ab2:	20 83       	st	Z, r18
    1ab4:	36 17       	cp	r19, r22
    1ab6:	11 f4       	brne	.+4      	; 0x1abc <conv_brk+0xa0>
    1ab8:	30 e0       	ldi	r19, 0x00	; 0
    1aba:	07 c0       	rjmp	.+14     	; 0x1aca <conv_brk+0xae>
    1abc:	36 17       	cp	r19, r22
    1abe:	10 f4       	brcc	.+4      	; 0x1ac4 <conv_brk+0xa8>
    1ac0:	3f 5f       	subi	r19, 0xFF	; 255
    1ac2:	e6 cf       	rjmp	.-52     	; 0x1a90 <conv_brk+0x74>
    1ac4:	31 50       	subi	r19, 0x01	; 1
    1ac6:	e4 cf       	rjmp	.-56     	; 0x1a90 <conv_brk+0x74>
    1ac8:	71 e0       	ldi	r23, 0x01	; 1
    1aca:	4f 5f       	subi	r20, 0xFF	; 255
    1acc:	5f 4f       	sbci	r21, 0xFF	; 255
    1ace:	bf cf       	rjmp	.-130    	; 0x1a4e <conv_brk+0x32>
    1ad0:	33 23       	and	r19, r19
    1ad2:	19 f0       	breq	.+6      	; 0x1ada <conv_brk+0xbe>
    1ad4:	8e 81       	ldd	r24, Y+6	; 0x06
    1ad6:	80 62       	ori	r24, 0x20	; 32
    1ad8:	8e 83       	std	Y+6, r24	; 0x06
    1ada:	77 23       	and	r23, r23
    1adc:	59 f0       	breq	.+22     	; 0x1af4 <conv_brk+0xd8>
    1ade:	fe 01       	movw	r30, r28
    1ae0:	31 96       	adiw	r30, 0x01	; 1
    1ae2:	9e 01       	movw	r18, r28
    1ae4:	2f 5d       	subi	r18, 0xDF	; 223
    1ae6:	3f 4f       	sbci	r19, 0xFF	; 255
    1ae8:	80 81       	ld	r24, Z
    1aea:	80 95       	com	r24
    1aec:	81 93       	st	Z+, r24
    1aee:	e2 17       	cp	r30, r18
    1af0:	f3 07       	cpc	r31, r19
    1af2:	d1 f7       	brne	.-12     	; 0x1ae8 <conv_brk+0xcc>
    1af4:	bb 24       	eor	r11, r11
    1af6:	b3 94       	inc	r11
    1af8:	4e 01       	movw	r8, r28
    1afa:	08 94       	sec
    1afc:	81 1c       	adc	r8, r1
    1afe:	91 1c       	adc	r9, r1
    1b00:	c6 01       	movw	r24, r12
    1b02:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <fgetc>
    1b06:	ac 01       	movw	r20, r24
    1b08:	97 fd       	sbrc	r25, 7
    1b0a:	22 c0       	rjmp	.+68     	; 0x1b50 <conv_brk+0x134>
    1b0c:	86 95       	lsr	r24
    1b0e:	86 95       	lsr	r24
    1b10:	86 95       	lsr	r24
    1b12:	f4 01       	movw	r30, r8
    1b14:	e8 0f       	add	r30, r24
    1b16:	f1 1d       	adc	r31, r1
    1b18:	80 81       	ld	r24, Z
    1b1a:	90 e0       	ldi	r25, 0x00	; 0
    1b1c:	9a 01       	movw	r18, r20
    1b1e:	27 70       	andi	r18, 0x07	; 7
    1b20:	30 70       	andi	r19, 0x00	; 0
    1b22:	02 c0       	rjmp	.+4      	; 0x1b28 <conv_brk+0x10c>
    1b24:	95 95       	asr	r25
    1b26:	87 95       	ror	r24
    1b28:	2a 95       	dec	r18
    1b2a:	e2 f7       	brpl	.-8      	; 0x1b24 <conv_brk+0x108>
    1b2c:	80 fd       	sbrc	r24, 0
    1b2e:	05 c0       	rjmp	.+10     	; 0x1b3a <conv_brk+0x11e>
    1b30:	b6 01       	movw	r22, r12
    1b32:	ca 01       	movw	r24, r20
    1b34:	0e 94 57 0f 	call	0x1eae	; 0x1eae <ungetc>
    1b38:	0b c0       	rjmp	.+22     	; 0x1b50 <conv_brk+0x134>
    1b3a:	01 15       	cp	r16, r1
    1b3c:	11 05       	cpc	r17, r1
    1b3e:	19 f0       	breq	.+6      	; 0x1b46 <conv_brk+0x12a>
    1b40:	d8 01       	movw	r26, r16
    1b42:	4d 93       	st	X+, r20
    1b44:	8d 01       	movw	r16, r26
    1b46:	aa 94       	dec	r10
    1b48:	bb 24       	eor	r11, r11
    1b4a:	aa 20       	and	r10, r10
    1b4c:	c9 f6       	brne	.-78     	; 0x1b00 <conv_brk+0xe4>
    1b4e:	02 c0       	rjmp	.+4      	; 0x1b54 <conv_brk+0x138>
    1b50:	bb 20       	and	r11, r11
    1b52:	31 f4       	brne	.+12     	; 0x1b60 <conv_brk+0x144>
    1b54:	01 15       	cp	r16, r1
    1b56:	11 05       	cpc	r17, r1
    1b58:	29 f0       	breq	.+10     	; 0x1b64 <conv_brk+0x148>
    1b5a:	f8 01       	movw	r30, r16
    1b5c:	10 82       	st	Z, r1
    1b5e:	02 c0       	rjmp	.+4      	; 0x1b64 <conv_brk+0x148>
    1b60:	ee 24       	eor	r14, r14
    1b62:	ff 24       	eor	r15, r15
    1b64:	c7 01       	movw	r24, r14
    1b66:	a0 96       	adiw	r28, 0x20	; 32
    1b68:	ee e0       	ldi	r30, 0x0E	; 14
    1b6a:	0c 94 21 10 	jmp	0x2042	; 0x2042 <__epilogue_restores__+0x8>

00001b6e <vfscanf>:
    1b6e:	a0 e0       	ldi	r26, 0x00	; 0
    1b70:	b0 e0       	ldi	r27, 0x00	; 0
    1b72:	ed eb       	ldi	r30, 0xBD	; 189
    1b74:	fd e0       	ldi	r31, 0x0D	; 13
    1b76:	0c 94 05 10 	jmp	0x200a	; 0x200a <__prologue_saves__+0x8>
    1b7a:	5c 01       	movw	r10, r24
    1b7c:	6b 01       	movw	r12, r22
    1b7e:	3a 01       	movw	r6, r20
    1b80:	fc 01       	movw	r30, r24
    1b82:	17 82       	std	Z+7, r1	; 0x07
    1b84:	16 82       	std	Z+6, r1	; 0x06
    1b86:	88 24       	eor	r8, r8
    1b88:	ea c0       	rjmp	.+468    	; 0x1d5e <vfscanf+0x1f0>
    1b8a:	81 2f       	mov	r24, r17
    1b8c:	90 e0       	ldi	r25, 0x00	; 0
    1b8e:	0e 94 f6 0f 	call	0x1fec	; 0x1fec <isspace>
    1b92:	89 2b       	or	r24, r25
    1b94:	21 f0       	breq	.+8      	; 0x1b9e <vfscanf+0x30>
    1b96:	c5 01       	movw	r24, r10
    1b98:	0e 94 6d 0c 	call	0x18da	; 0x18da <skip_spaces>
    1b9c:	e0 c0       	rjmp	.+448    	; 0x1d5e <vfscanf+0x1f0>
    1b9e:	15 32       	cpi	r17, 0x25	; 37
    1ba0:	49 f4       	brne	.+18     	; 0x1bb4 <vfscanf+0x46>
    1ba2:	f6 01       	movw	r30, r12
    1ba4:	f3 fc       	sbrc	r15, 3
    1ba6:	65 91       	lpm	r22, Z+
    1ba8:	f3 fe       	sbrs	r15, 3
    1baa:	61 91       	ld	r22, Z+
    1bac:	6f 01       	movw	r12, r30
    1bae:	65 32       	cpi	r22, 0x25	; 37
    1bb0:	69 f4       	brne	.+26     	; 0x1bcc <vfscanf+0x5e>
    1bb2:	15 e2       	ldi	r17, 0x25	; 37
    1bb4:	c5 01       	movw	r24, r10
    1bb6:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <fgetc>
    1bba:	97 fd       	sbrc	r25, 7
    1bbc:	dc c0       	rjmp	.+440    	; 0x1d76 <vfscanf+0x208>
    1bbe:	18 17       	cp	r17, r24
    1bc0:	09 f4       	brne	.+2      	; 0x1bc4 <vfscanf+0x56>
    1bc2:	cd c0       	rjmp	.+410    	; 0x1d5e <vfscanf+0x1f0>
    1bc4:	b5 01       	movw	r22, r10
    1bc6:	0e 94 57 0f 	call	0x1eae	; 0x1eae <ungetc>
    1bca:	da c0       	rjmp	.+436    	; 0x1d80 <vfscanf+0x212>
    1bcc:	6a 32       	cpi	r22, 0x2A	; 42
    1bce:	19 f0       	breq	.+6      	; 0x1bd6 <vfscanf+0x68>
    1bd0:	16 2f       	mov	r17, r22
    1bd2:	00 e0       	ldi	r16, 0x00	; 0
    1bd4:	06 c0       	rjmp	.+12     	; 0x1be2 <vfscanf+0x74>
    1bd6:	f3 fc       	sbrc	r15, 3
    1bd8:	15 91       	lpm	r17, Z+
    1bda:	f3 fe       	sbrs	r15, 3
    1bdc:	11 91       	ld	r17, Z+
    1bde:	6f 01       	movw	r12, r30
    1be0:	01 e0       	ldi	r16, 0x01	; 1
    1be2:	99 24       	eor	r9, r9
    1be4:	0f c0       	rjmp	.+30     	; 0x1c04 <vfscanf+0x96>
    1be6:	02 60       	ori	r16, 0x02	; 2
    1be8:	69 2d       	mov	r22, r9
    1bea:	70 e0       	ldi	r23, 0x00	; 0
    1bec:	80 e0       	ldi	r24, 0x00	; 0
    1bee:	90 e0       	ldi	r25, 0x00	; 0
    1bf0:	40 e2       	ldi	r20, 0x20	; 32
    1bf2:	0e 94 3f 0c 	call	0x187e	; 0x187e <mulacc>
    1bf6:	96 2e       	mov	r9, r22
    1bf8:	f6 01       	movw	r30, r12
    1bfa:	f3 fc       	sbrc	r15, 3
    1bfc:	15 91       	lpm	r17, Z+
    1bfe:	f3 fe       	sbrs	r15, 3
    1c00:	11 91       	ld	r17, Z+
    1c02:	6f 01       	movw	r12, r30
    1c04:	21 2f       	mov	r18, r17
    1c06:	20 53       	subi	r18, 0x30	; 48
    1c08:	2a 30       	cpi	r18, 0x0A	; 10
    1c0a:	68 f3       	brcs	.-38     	; 0x1be6 <vfscanf+0x78>
    1c0c:	01 fd       	sbrc	r16, 1
    1c0e:	03 c0       	rjmp	.+6      	; 0x1c16 <vfscanf+0xa8>
    1c10:	99 24       	eor	r9, r9
    1c12:	9a 94       	dec	r9
    1c14:	03 c0       	rjmp	.+6      	; 0x1c1c <vfscanf+0xae>
    1c16:	99 20       	and	r9, r9
    1c18:	09 f4       	brne	.+2      	; 0x1c1c <vfscanf+0xae>
    1c1a:	b2 c0       	rjmp	.+356    	; 0x1d80 <vfscanf+0x212>
    1c1c:	18 36       	cpi	r17, 0x68	; 104
    1c1e:	21 f0       	breq	.+8      	; 0x1c28 <vfscanf+0xba>
    1c20:	1c 36       	cpi	r17, 0x6C	; 108
    1c22:	99 f4       	brne	.+38     	; 0x1c4a <vfscanf+0xdc>
    1c24:	f6 01       	movw	r30, r12
    1c26:	0b c0       	rjmp	.+22     	; 0x1c3e <vfscanf+0xd0>
    1c28:	f6 01       	movw	r30, r12
    1c2a:	f3 fc       	sbrc	r15, 3
    1c2c:	65 91       	lpm	r22, Z+
    1c2e:	f3 fe       	sbrs	r15, 3
    1c30:	61 91       	ld	r22, Z+
    1c32:	68 36       	cpi	r22, 0x68	; 104
    1c34:	19 f0       	breq	.+6      	; 0x1c3c <vfscanf+0xce>
    1c36:	6f 01       	movw	r12, r30
    1c38:	16 2f       	mov	r17, r22
    1c3a:	07 c0       	rjmp	.+14     	; 0x1c4a <vfscanf+0xdc>
    1c3c:	08 60       	ori	r16, 0x08	; 8
    1c3e:	04 60       	ori	r16, 0x04	; 4
    1c40:	f3 fc       	sbrc	r15, 3
    1c42:	15 91       	lpm	r17, Z+
    1c44:	f3 fe       	sbrs	r15, 3
    1c46:	11 91       	ld	r17, Z+
    1c48:	6f 01       	movw	r12, r30
    1c4a:	11 23       	and	r17, r17
    1c4c:	09 f4       	brne	.+2      	; 0x1c50 <vfscanf+0xe2>
    1c4e:	98 c0       	rjmp	.+304    	; 0x1d80 <vfscanf+0x212>
    1c50:	61 2f       	mov	r22, r17
    1c52:	70 e0       	ldi	r23, 0x00	; 0
    1c54:	84 e1       	ldi	r24, 0x14	; 20
    1c56:	93 e0       	ldi	r25, 0x03	; 3
    1c58:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <strchr_P>
    1c5c:	89 2b       	or	r24, r25
    1c5e:	09 f4       	brne	.+2      	; 0x1c62 <vfscanf+0xf4>
    1c60:	8f c0       	rjmp	.+286    	; 0x1d80 <vfscanf+0x212>
    1c62:	80 2f       	mov	r24, r16
    1c64:	00 ff       	sbrs	r16, 0
    1c66:	03 c0       	rjmp	.+6      	; 0x1c6e <vfscanf+0x100>
    1c68:	ee 24       	eor	r14, r14
    1c6a:	ff 24       	eor	r15, r15
    1c6c:	07 c0       	rjmp	.+14     	; 0x1c7c <vfscanf+0x10e>
    1c6e:	f3 01       	movw	r30, r6
    1c70:	e0 80       	ld	r14, Z
    1c72:	f1 80       	ldd	r15, Z+1	; 0x01
    1c74:	22 e0       	ldi	r18, 0x02	; 2
    1c76:	30 e0       	ldi	r19, 0x00	; 0
    1c78:	62 0e       	add	r6, r18
    1c7a:	73 1e       	adc	r7, r19
    1c7c:	1e 36       	cpi	r17, 0x6E	; 110
    1c7e:	51 f4       	brne	.+20     	; 0x1c94 <vfscanf+0x126>
    1c80:	f5 01       	movw	r30, r10
    1c82:	46 81       	ldd	r20, Z+6	; 0x06
    1c84:	57 81       	ldd	r21, Z+7	; 0x07
    1c86:	60 e0       	ldi	r22, 0x00	; 0
    1c88:	70 e0       	ldi	r23, 0x00	; 0
    1c8a:	20 2f       	mov	r18, r16
    1c8c:	c7 01       	movw	r24, r14
    1c8e:	0e 94 33 0c 	call	0x1866	; 0x1866 <putval>
    1c92:	65 c0       	rjmp	.+202    	; 0x1d5e <vfscanf+0x1f0>
    1c94:	13 36       	cpi	r17, 0x63	; 99
    1c96:	91 f4       	brne	.+36     	; 0x1cbc <vfscanf+0x14e>
    1c98:	81 fd       	sbrc	r24, 1
    1c9a:	02 c0       	rjmp	.+4      	; 0x1ca0 <vfscanf+0x132>
    1c9c:	99 24       	eor	r9, r9
    1c9e:	93 94       	inc	r9
    1ca0:	c5 01       	movw	r24, r10
    1ca2:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <fgetc>
    1ca6:	97 fd       	sbrc	r25, 7
    1ca8:	66 c0       	rjmp	.+204    	; 0x1d76 <vfscanf+0x208>
    1caa:	e1 14       	cp	r14, r1
    1cac:	f1 04       	cpc	r15, r1
    1cae:	19 f0       	breq	.+6      	; 0x1cb6 <vfscanf+0x148>
    1cb0:	f7 01       	movw	r30, r14
    1cb2:	81 93       	st	Z+, r24
    1cb4:	7f 01       	movw	r14, r30
    1cb6:	9a 94       	dec	r9
    1cb8:	99 f7       	brne	.-26     	; 0x1ca0 <vfscanf+0x132>
    1cba:	4f c0       	rjmp	.+158    	; 0x1d5a <vfscanf+0x1ec>
    1cbc:	1b 35       	cpi	r17, 0x5B	; 91
    1cbe:	59 f4       	brne	.+22     	; 0x1cd6 <vfscanf+0x168>
    1cc0:	96 01       	movw	r18, r12
    1cc2:	a7 01       	movw	r20, r14
    1cc4:	69 2d       	mov	r22, r9
    1cc6:	c5 01       	movw	r24, r10
    1cc8:	0e 94 0e 0d 	call	0x1a1c	; 0x1a1c <conv_brk>
    1ccc:	6c 01       	movw	r12, r24
    1cce:	00 97       	sbiw	r24, 0x00	; 0
    1cd0:	09 f0       	breq	.+2      	; 0x1cd4 <vfscanf+0x166>
    1cd2:	43 c0       	rjmp	.+134    	; 0x1d5a <vfscanf+0x1ec>
    1cd4:	3d c0       	rjmp	.+122    	; 0x1d50 <vfscanf+0x1e2>
    1cd6:	c5 01       	movw	r24, r10
    1cd8:	0e 94 6d 0c 	call	0x18da	; 0x18da <skip_spaces>
    1cdc:	97 fd       	sbrc	r25, 7
    1cde:	4b c0       	rjmp	.+150    	; 0x1d76 <vfscanf+0x208>
    1ce0:	1f 36       	cpi	r17, 0x6F	; 111
    1ce2:	59 f1       	breq	.+86     	; 0x1d3a <vfscanf+0x1cc>
    1ce4:	10 37       	cpi	r17, 0x70	; 112
    1ce6:	28 f4       	brcc	.+10     	; 0x1cf2 <vfscanf+0x184>
    1ce8:	14 36       	cpi	r17, 0x64	; 100
    1cea:	29 f1       	breq	.+74     	; 0x1d36 <vfscanf+0x1c8>
    1cec:	19 36       	cpi	r17, 0x69	; 105
    1cee:	39 f5       	brne	.+78     	; 0x1d3e <vfscanf+0x1d0>
    1cf0:	27 c0       	rjmp	.+78     	; 0x1d40 <vfscanf+0x1d2>
    1cf2:	13 37       	cpi	r17, 0x73	; 115
    1cf4:	19 f0       	breq	.+6      	; 0x1cfc <vfscanf+0x18e>
    1cf6:	15 37       	cpi	r17, 0x75	; 117
    1cf8:	11 f5       	brne	.+68     	; 0x1d3e <vfscanf+0x1d0>
    1cfa:	1d c0       	rjmp	.+58     	; 0x1d36 <vfscanf+0x1c8>
    1cfc:	c5 01       	movw	r24, r10
    1cfe:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <fgetc>
    1d02:	ec 01       	movw	r28, r24
    1d04:	97 fd       	sbrc	r25, 7
    1d06:	11 c0       	rjmp	.+34     	; 0x1d2a <vfscanf+0x1bc>
    1d08:	0e 94 f6 0f 	call	0x1fec	; 0x1fec <isspace>
    1d0c:	89 2b       	or	r24, r25
    1d0e:	29 f0       	breq	.+10     	; 0x1d1a <vfscanf+0x1ac>
    1d10:	b5 01       	movw	r22, r10
    1d12:	ce 01       	movw	r24, r28
    1d14:	0e 94 57 0f 	call	0x1eae	; 0x1eae <ungetc>
    1d18:	08 c0       	rjmp	.+16     	; 0x1d2a <vfscanf+0x1bc>
    1d1a:	e1 14       	cp	r14, r1
    1d1c:	f1 04       	cpc	r15, r1
    1d1e:	19 f0       	breq	.+6      	; 0x1d26 <vfscanf+0x1b8>
    1d20:	f7 01       	movw	r30, r14
    1d22:	c1 93       	st	Z+, r28
    1d24:	7f 01       	movw	r14, r30
    1d26:	9a 94       	dec	r9
    1d28:	49 f7       	brne	.-46     	; 0x1cfc <vfscanf+0x18e>
    1d2a:	e1 14       	cp	r14, r1
    1d2c:	f1 04       	cpc	r15, r1
    1d2e:	a9 f0       	breq	.+42     	; 0x1d5a <vfscanf+0x1ec>
    1d30:	f7 01       	movw	r30, r14
    1d32:	10 82       	st	Z, r1
    1d34:	12 c0       	rjmp	.+36     	; 0x1d5a <vfscanf+0x1ec>
    1d36:	00 62       	ori	r16, 0x20	; 32
    1d38:	03 c0       	rjmp	.+6      	; 0x1d40 <vfscanf+0x1d2>
    1d3a:	00 61       	ori	r16, 0x10	; 16
    1d3c:	01 c0       	rjmp	.+2      	; 0x1d40 <vfscanf+0x1d2>
    1d3e:	00 64       	ori	r16, 0x40	; 64
    1d40:	20 2f       	mov	r18, r16
    1d42:	a7 01       	movw	r20, r14
    1d44:	69 2d       	mov	r22, r9
    1d46:	c5 01       	movw	r24, r10
    1d48:	0e 94 86 0c 	call	0x190c	; 0x190c <conv_int>
    1d4c:	88 23       	and	r24, r24
    1d4e:	29 f4       	brne	.+10     	; 0x1d5a <vfscanf+0x1ec>
    1d50:	f5 01       	movw	r30, r10
    1d52:	83 81       	ldd	r24, Z+3	; 0x03
    1d54:	80 73       	andi	r24, 0x30	; 48
    1d56:	79 f4       	brne	.+30     	; 0x1d76 <vfscanf+0x208>
    1d58:	13 c0       	rjmp	.+38     	; 0x1d80 <vfscanf+0x212>
    1d5a:	00 ff       	sbrs	r16, 0
    1d5c:	83 94       	inc	r8
    1d5e:	f5 01       	movw	r30, r10
    1d60:	f3 80       	ldd	r15, Z+3	; 0x03
    1d62:	f6 01       	movw	r30, r12
    1d64:	f3 fc       	sbrc	r15, 3
    1d66:	15 91       	lpm	r17, Z+
    1d68:	f3 fe       	sbrs	r15, 3
    1d6a:	11 91       	ld	r17, Z+
    1d6c:	6f 01       	movw	r12, r30
    1d6e:	11 23       	and	r17, r17
    1d70:	09 f0       	breq	.+2      	; 0x1d74 <vfscanf+0x206>
    1d72:	0b cf       	rjmp	.-490    	; 0x1b8a <vfscanf+0x1c>
    1d74:	05 c0       	rjmp	.+10     	; 0x1d80 <vfscanf+0x212>
    1d76:	88 20       	and	r8, r8
    1d78:	19 f4       	brne	.+6      	; 0x1d80 <vfscanf+0x212>
    1d7a:	2f ef       	ldi	r18, 0xFF	; 255
    1d7c:	3f ef       	ldi	r19, 0xFF	; 255
    1d7e:	02 c0       	rjmp	.+4      	; 0x1d84 <vfscanf+0x216>
    1d80:	28 2d       	mov	r18, r8
    1d82:	30 e0       	ldi	r19, 0x00	; 0
    1d84:	c9 01       	movw	r24, r18
    1d86:	cd b7       	in	r28, 0x3d	; 61
    1d88:	de b7       	in	r29, 0x3e	; 62
    1d8a:	ee e0       	ldi	r30, 0x0E	; 14
    1d8c:	0c 94 21 10 	jmp	0x2042	; 0x2042 <__epilogue_restores__+0x8>

00001d90 <strchr_P>:
    1d90:	fc 01       	movw	r30, r24
    1d92:	05 90       	lpm	r0, Z+
    1d94:	06 16       	cp	r0, r22
    1d96:	21 f0       	breq	.+8      	; 0x1da0 <strchr_P+0x10>
    1d98:	00 20       	and	r0, r0
    1d9a:	d9 f7       	brne	.-10     	; 0x1d92 <strchr_P+0x2>
    1d9c:	c0 01       	movw	r24, r0
    1d9e:	08 95       	ret
    1da0:	31 97       	sbiw	r30, 0x01	; 1
    1da2:	cf 01       	movw	r24, r30
    1da4:	08 95       	ret

00001da6 <strnlen_P>:
    1da6:	fc 01       	movw	r30, r24
    1da8:	05 90       	lpm	r0, Z+
    1daa:	61 50       	subi	r22, 0x01	; 1
    1dac:	70 40       	sbci	r23, 0x00	; 0
    1dae:	01 10       	cpse	r0, r1
    1db0:	d8 f7       	brcc	.-10     	; 0x1da8 <strnlen_P+0x2>
    1db2:	80 95       	com	r24
    1db4:	90 95       	com	r25
    1db6:	8e 0f       	add	r24, r30
    1db8:	9f 1f       	adc	r25, r31
    1dba:	08 95       	ret

00001dbc <strnlen>:
    1dbc:	fc 01       	movw	r30, r24
    1dbe:	61 50       	subi	r22, 0x01	; 1
    1dc0:	70 40       	sbci	r23, 0x00	; 0
    1dc2:	01 90       	ld	r0, Z+
    1dc4:	01 10       	cpse	r0, r1
    1dc6:	d8 f7       	brcc	.-10     	; 0x1dbe <strnlen+0x2>
    1dc8:	80 95       	com	r24
    1dca:	90 95       	com	r25
    1dcc:	8e 0f       	add	r24, r30
    1dce:	9f 1f       	adc	r25, r31
    1dd0:	08 95       	ret

00001dd2 <fgetc>:
    1dd2:	cf 93       	push	r28
    1dd4:	df 93       	push	r29
    1dd6:	ec 01       	movw	r28, r24
    1dd8:	4b 81       	ldd	r20, Y+3	; 0x03
    1dda:	40 ff       	sbrs	r20, 0
    1ddc:	1a c0       	rjmp	.+52     	; 0x1e12 <fgetc+0x40>
    1dde:	46 ff       	sbrs	r20, 6
    1de0:	0a c0       	rjmp	.+20     	; 0x1df6 <fgetc+0x24>
    1de2:	4f 7b       	andi	r20, 0xBF	; 191
    1de4:	4b 83       	std	Y+3, r20	; 0x03
    1de6:	8e 81       	ldd	r24, Y+6	; 0x06
    1de8:	9f 81       	ldd	r25, Y+7	; 0x07
    1dea:	01 96       	adiw	r24, 0x01	; 1
    1dec:	9f 83       	std	Y+7, r25	; 0x07
    1dee:	8e 83       	std	Y+6, r24	; 0x06
    1df0:	8a 81       	ldd	r24, Y+2	; 0x02
    1df2:	28 2f       	mov	r18, r24
    1df4:	2b c0       	rjmp	.+86     	; 0x1e4c <fgetc+0x7a>
    1df6:	42 ff       	sbrs	r20, 2
    1df8:	13 c0       	rjmp	.+38     	; 0x1e20 <fgetc+0x4e>
    1dfa:	e8 81       	ld	r30, Y
    1dfc:	f9 81       	ldd	r31, Y+1	; 0x01
    1dfe:	80 81       	ld	r24, Z
    1e00:	28 2f       	mov	r18, r24
    1e02:	33 27       	eor	r19, r19
    1e04:	27 fd       	sbrc	r18, 7
    1e06:	30 95       	com	r19
    1e08:	21 15       	cp	r18, r1
    1e0a:	31 05       	cpc	r19, r1
    1e0c:	29 f4       	brne	.+10     	; 0x1e18 <fgetc+0x46>
    1e0e:	40 62       	ori	r20, 0x20	; 32
    1e10:	4b 83       	std	Y+3, r20	; 0x03
    1e12:	2f ef       	ldi	r18, 0xFF	; 255
    1e14:	3f ef       	ldi	r19, 0xFF	; 255
    1e16:	1b c0       	rjmp	.+54     	; 0x1e4e <fgetc+0x7c>
    1e18:	31 96       	adiw	r30, 0x01	; 1
    1e1a:	f9 83       	std	Y+1, r31	; 0x01
    1e1c:	e8 83       	st	Y, r30
    1e1e:	11 c0       	rjmp	.+34     	; 0x1e42 <fgetc+0x70>
    1e20:	ea 85       	ldd	r30, Y+10	; 0x0a
    1e22:	fb 85       	ldd	r31, Y+11	; 0x0b
    1e24:	ce 01       	movw	r24, r28
    1e26:	09 95       	icall
    1e28:	9c 01       	movw	r18, r24
    1e2a:	97 ff       	sbrs	r25, 7
    1e2c:	0a c0       	rjmp	.+20     	; 0x1e42 <fgetc+0x70>
    1e2e:	9b 81       	ldd	r25, Y+3	; 0x03
    1e30:	2f 5f       	subi	r18, 0xFF	; 255
    1e32:	3f 4f       	sbci	r19, 0xFF	; 255
    1e34:	11 f0       	breq	.+4      	; 0x1e3a <fgetc+0x68>
    1e36:	80 e2       	ldi	r24, 0x20	; 32
    1e38:	01 c0       	rjmp	.+2      	; 0x1e3c <fgetc+0x6a>
    1e3a:	80 e1       	ldi	r24, 0x10	; 16
    1e3c:	89 2b       	or	r24, r25
    1e3e:	8b 83       	std	Y+3, r24	; 0x03
    1e40:	e8 cf       	rjmp	.-48     	; 0x1e12 <fgetc+0x40>
    1e42:	8e 81       	ldd	r24, Y+6	; 0x06
    1e44:	9f 81       	ldd	r25, Y+7	; 0x07
    1e46:	01 96       	adiw	r24, 0x01	; 1
    1e48:	9f 83       	std	Y+7, r25	; 0x07
    1e4a:	8e 83       	std	Y+6, r24	; 0x06
    1e4c:	30 e0       	ldi	r19, 0x00	; 0
    1e4e:	c9 01       	movw	r24, r18
    1e50:	df 91       	pop	r29
    1e52:	cf 91       	pop	r28
    1e54:	08 95       	ret

00001e56 <fputc>:
    1e56:	0f 93       	push	r16
    1e58:	1f 93       	push	r17
    1e5a:	cf 93       	push	r28
    1e5c:	df 93       	push	r29
    1e5e:	8c 01       	movw	r16, r24
    1e60:	eb 01       	movw	r28, r22
    1e62:	8b 81       	ldd	r24, Y+3	; 0x03
    1e64:	81 ff       	sbrs	r24, 1
    1e66:	1b c0       	rjmp	.+54     	; 0x1e9e <fputc+0x48>
    1e68:	82 ff       	sbrs	r24, 2
    1e6a:	0d c0       	rjmp	.+26     	; 0x1e86 <fputc+0x30>
    1e6c:	2e 81       	ldd	r18, Y+6	; 0x06
    1e6e:	3f 81       	ldd	r19, Y+7	; 0x07
    1e70:	8c 81       	ldd	r24, Y+4	; 0x04
    1e72:	9d 81       	ldd	r25, Y+5	; 0x05
    1e74:	28 17       	cp	r18, r24
    1e76:	39 07       	cpc	r19, r25
    1e78:	64 f4       	brge	.+24     	; 0x1e92 <fputc+0x3c>
    1e7a:	e8 81       	ld	r30, Y
    1e7c:	f9 81       	ldd	r31, Y+1	; 0x01
    1e7e:	01 93       	st	Z+, r16
    1e80:	f9 83       	std	Y+1, r31	; 0x01
    1e82:	e8 83       	st	Y, r30
    1e84:	06 c0       	rjmp	.+12     	; 0x1e92 <fputc+0x3c>
    1e86:	e8 85       	ldd	r30, Y+8	; 0x08
    1e88:	f9 85       	ldd	r31, Y+9	; 0x09
    1e8a:	80 2f       	mov	r24, r16
    1e8c:	09 95       	icall
    1e8e:	89 2b       	or	r24, r25
    1e90:	31 f4       	brne	.+12     	; 0x1e9e <fputc+0x48>
    1e92:	8e 81       	ldd	r24, Y+6	; 0x06
    1e94:	9f 81       	ldd	r25, Y+7	; 0x07
    1e96:	01 96       	adiw	r24, 0x01	; 1
    1e98:	9f 83       	std	Y+7, r25	; 0x07
    1e9a:	8e 83       	std	Y+6, r24	; 0x06
    1e9c:	02 c0       	rjmp	.+4      	; 0x1ea2 <fputc+0x4c>
    1e9e:	0f ef       	ldi	r16, 0xFF	; 255
    1ea0:	1f ef       	ldi	r17, 0xFF	; 255
    1ea2:	c8 01       	movw	r24, r16
    1ea4:	df 91       	pop	r29
    1ea6:	cf 91       	pop	r28
    1ea8:	1f 91       	pop	r17
    1eaa:	0f 91       	pop	r16
    1eac:	08 95       	ret

00001eae <ungetc>:
    1eae:	9c 01       	movw	r18, r24
    1eb0:	fb 01       	movw	r30, r22
    1eb2:	83 81       	ldd	r24, Z+3	; 0x03
    1eb4:	80 ff       	sbrs	r24, 0
    1eb6:	11 c0       	rjmp	.+34     	; 0x1eda <ungetc+0x2c>
    1eb8:	86 fd       	sbrc	r24, 6
    1eba:	0f c0       	rjmp	.+30     	; 0x1eda <ungetc+0x2c>
    1ebc:	9f ef       	ldi	r25, 0xFF	; 255
    1ebe:	2f 3f       	cpi	r18, 0xFF	; 255
    1ec0:	39 07       	cpc	r19, r25
    1ec2:	59 f0       	breq	.+22     	; 0x1eda <ungetc+0x2c>
    1ec4:	22 83       	std	Z+2, r18	; 0x02
    1ec6:	80 64       	ori	r24, 0x40	; 64
    1ec8:	8f 7d       	andi	r24, 0xDF	; 223
    1eca:	83 83       	std	Z+3, r24	; 0x03
    1ecc:	86 81       	ldd	r24, Z+6	; 0x06
    1ece:	97 81       	ldd	r25, Z+7	; 0x07
    1ed0:	01 97       	sbiw	r24, 0x01	; 1
    1ed2:	97 83       	std	Z+7, r25	; 0x07
    1ed4:	86 83       	std	Z+6, r24	; 0x06
    1ed6:	30 e0       	ldi	r19, 0x00	; 0
    1ed8:	02 c0       	rjmp	.+4      	; 0x1ede <ungetc+0x30>
    1eda:	2f ef       	ldi	r18, 0xFF	; 255
    1edc:	3f ef       	ldi	r19, 0xFF	; 255
    1ede:	c9 01       	movw	r24, r18
    1ee0:	08 95       	ret

00001ee2 <__ultoa_invert>:
    1ee2:	fa 01       	movw	r30, r20
    1ee4:	aa 27       	eor	r26, r26
    1ee6:	28 30       	cpi	r18, 0x08	; 8
    1ee8:	51 f1       	breq	.+84     	; 0x1f3e <__ultoa_invert+0x5c>
    1eea:	20 31       	cpi	r18, 0x10	; 16
    1eec:	81 f1       	breq	.+96     	; 0x1f4e <__ultoa_invert+0x6c>
    1eee:	e8 94       	clt
    1ef0:	6f 93       	push	r22
    1ef2:	6e 7f       	andi	r22, 0xFE	; 254
    1ef4:	6e 5f       	subi	r22, 0xFE	; 254
    1ef6:	7f 4f       	sbci	r23, 0xFF	; 255
    1ef8:	8f 4f       	sbci	r24, 0xFF	; 255
    1efa:	9f 4f       	sbci	r25, 0xFF	; 255
    1efc:	af 4f       	sbci	r26, 0xFF	; 255
    1efe:	b1 e0       	ldi	r27, 0x01	; 1
    1f00:	3e d0       	rcall	.+124    	; 0x1f7e <__ultoa_invert+0x9c>
    1f02:	b4 e0       	ldi	r27, 0x04	; 4
    1f04:	3c d0       	rcall	.+120    	; 0x1f7e <__ultoa_invert+0x9c>
    1f06:	67 0f       	add	r22, r23
    1f08:	78 1f       	adc	r23, r24
    1f0a:	89 1f       	adc	r24, r25
    1f0c:	9a 1f       	adc	r25, r26
    1f0e:	a1 1d       	adc	r26, r1
    1f10:	68 0f       	add	r22, r24
    1f12:	79 1f       	adc	r23, r25
    1f14:	8a 1f       	adc	r24, r26
    1f16:	91 1d       	adc	r25, r1
    1f18:	a1 1d       	adc	r26, r1
    1f1a:	6a 0f       	add	r22, r26
    1f1c:	71 1d       	adc	r23, r1
    1f1e:	81 1d       	adc	r24, r1
    1f20:	91 1d       	adc	r25, r1
    1f22:	a1 1d       	adc	r26, r1
    1f24:	20 d0       	rcall	.+64     	; 0x1f66 <__ultoa_invert+0x84>
    1f26:	09 f4       	brne	.+2      	; 0x1f2a <__ultoa_invert+0x48>
    1f28:	68 94       	set
    1f2a:	3f 91       	pop	r19
    1f2c:	2a e0       	ldi	r18, 0x0A	; 10
    1f2e:	26 9f       	mul	r18, r22
    1f30:	11 24       	eor	r1, r1
    1f32:	30 19       	sub	r19, r0
    1f34:	30 5d       	subi	r19, 0xD0	; 208
    1f36:	31 93       	st	Z+, r19
    1f38:	de f6       	brtc	.-74     	; 0x1ef0 <__ultoa_invert+0xe>
    1f3a:	cf 01       	movw	r24, r30
    1f3c:	08 95       	ret
    1f3e:	46 2f       	mov	r20, r22
    1f40:	47 70       	andi	r20, 0x07	; 7
    1f42:	40 5d       	subi	r20, 0xD0	; 208
    1f44:	41 93       	st	Z+, r20
    1f46:	b3 e0       	ldi	r27, 0x03	; 3
    1f48:	0f d0       	rcall	.+30     	; 0x1f68 <__ultoa_invert+0x86>
    1f4a:	c9 f7       	brne	.-14     	; 0x1f3e <__ultoa_invert+0x5c>
    1f4c:	f6 cf       	rjmp	.-20     	; 0x1f3a <__ultoa_invert+0x58>
    1f4e:	46 2f       	mov	r20, r22
    1f50:	4f 70       	andi	r20, 0x0F	; 15
    1f52:	40 5d       	subi	r20, 0xD0	; 208
    1f54:	4a 33       	cpi	r20, 0x3A	; 58
    1f56:	18 f0       	brcs	.+6      	; 0x1f5e <__ultoa_invert+0x7c>
    1f58:	49 5d       	subi	r20, 0xD9	; 217
    1f5a:	31 fd       	sbrc	r19, 1
    1f5c:	40 52       	subi	r20, 0x20	; 32
    1f5e:	41 93       	st	Z+, r20
    1f60:	02 d0       	rcall	.+4      	; 0x1f66 <__ultoa_invert+0x84>
    1f62:	a9 f7       	brne	.-22     	; 0x1f4e <__ultoa_invert+0x6c>
    1f64:	ea cf       	rjmp	.-44     	; 0x1f3a <__ultoa_invert+0x58>
    1f66:	b4 e0       	ldi	r27, 0x04	; 4
    1f68:	a6 95       	lsr	r26
    1f6a:	97 95       	ror	r25
    1f6c:	87 95       	ror	r24
    1f6e:	77 95       	ror	r23
    1f70:	67 95       	ror	r22
    1f72:	ba 95       	dec	r27
    1f74:	c9 f7       	brne	.-14     	; 0x1f68 <__ultoa_invert+0x86>
    1f76:	00 97       	sbiw	r24, 0x00	; 0
    1f78:	61 05       	cpc	r22, r1
    1f7a:	71 05       	cpc	r23, r1
    1f7c:	08 95       	ret
    1f7e:	9b 01       	movw	r18, r22
    1f80:	ac 01       	movw	r20, r24
    1f82:	0a 2e       	mov	r0, r26
    1f84:	06 94       	lsr	r0
    1f86:	57 95       	ror	r21
    1f88:	47 95       	ror	r20
    1f8a:	37 95       	ror	r19
    1f8c:	27 95       	ror	r18
    1f8e:	ba 95       	dec	r27
    1f90:	c9 f7       	brne	.-14     	; 0x1f84 <__ultoa_invert+0xa2>
    1f92:	62 0f       	add	r22, r18
    1f94:	73 1f       	adc	r23, r19
    1f96:	84 1f       	adc	r24, r20
    1f98:	95 1f       	adc	r25, r21
    1f9a:	a0 1d       	adc	r26, r0
    1f9c:	08 95       	ret

00001f9e <__divmodhi4>:
    1f9e:	97 fb       	bst	r25, 7
    1fa0:	09 2e       	mov	r0, r25
    1fa2:	07 26       	eor	r0, r23
    1fa4:	0a d0       	rcall	.+20     	; 0x1fba <__divmodhi4_neg1>
    1fa6:	77 fd       	sbrc	r23, 7
    1fa8:	04 d0       	rcall	.+8      	; 0x1fb2 <__divmodhi4_neg2>
    1faa:	0c d0       	rcall	.+24     	; 0x1fc4 <__udivmodhi4>
    1fac:	06 d0       	rcall	.+12     	; 0x1fba <__divmodhi4_neg1>
    1fae:	00 20       	and	r0, r0
    1fb0:	1a f4       	brpl	.+6      	; 0x1fb8 <__divmodhi4_exit>

00001fb2 <__divmodhi4_neg2>:
    1fb2:	70 95       	com	r23
    1fb4:	61 95       	neg	r22
    1fb6:	7f 4f       	sbci	r23, 0xFF	; 255

00001fb8 <__divmodhi4_exit>:
    1fb8:	08 95       	ret

00001fba <__divmodhi4_neg1>:
    1fba:	f6 f7       	brtc	.-4      	; 0x1fb8 <__divmodhi4_exit>
    1fbc:	90 95       	com	r25
    1fbe:	81 95       	neg	r24
    1fc0:	9f 4f       	sbci	r25, 0xFF	; 255
    1fc2:	08 95       	ret

00001fc4 <__udivmodhi4>:
    1fc4:	aa 1b       	sub	r26, r26
    1fc6:	bb 1b       	sub	r27, r27
    1fc8:	51 e1       	ldi	r21, 0x11	; 17
    1fca:	07 c0       	rjmp	.+14     	; 0x1fda <__udivmodhi4_ep>

00001fcc <__udivmodhi4_loop>:
    1fcc:	aa 1f       	adc	r26, r26
    1fce:	bb 1f       	adc	r27, r27
    1fd0:	a6 17       	cp	r26, r22
    1fd2:	b7 07       	cpc	r27, r23
    1fd4:	10 f0       	brcs	.+4      	; 0x1fda <__udivmodhi4_ep>
    1fd6:	a6 1b       	sub	r26, r22
    1fd8:	b7 0b       	sbc	r27, r23

00001fda <__udivmodhi4_ep>:
    1fda:	88 1f       	adc	r24, r24
    1fdc:	99 1f       	adc	r25, r25
    1fde:	5a 95       	dec	r21
    1fe0:	a9 f7       	brne	.-22     	; 0x1fcc <__udivmodhi4_loop>
    1fe2:	80 95       	com	r24
    1fe4:	90 95       	com	r25
    1fe6:	bc 01       	movw	r22, r24
    1fe8:	cd 01       	movw	r24, r26
    1fea:	08 95       	ret

00001fec <isspace>:
    1fec:	91 11       	cpse	r25, r1
    1fee:	06 c0       	rjmp	.+12     	; 0x1ffc <__ctype_isfalse>
    1ff0:	80 32       	cpi	r24, 0x20	; 32
    1ff2:	19 f0       	breq	.+6      	; 0x1ffa <isspace+0xe>
    1ff4:	89 50       	subi	r24, 0x09	; 9
    1ff6:	85 50       	subi	r24, 0x05	; 5
    1ff8:	d0 f7       	brcc	.-12     	; 0x1fee <isspace+0x2>
    1ffa:	08 95       	ret

00001ffc <__ctype_isfalse>:
    1ffc:	99 27       	eor	r25, r25
    1ffe:	88 27       	eor	r24, r24

00002000 <__ctype_istrue>:
    2000:	08 95       	ret

00002002 <__prologue_saves__>:
    2002:	2f 92       	push	r2
    2004:	3f 92       	push	r3
    2006:	4f 92       	push	r4
    2008:	5f 92       	push	r5
    200a:	6f 92       	push	r6
    200c:	7f 92       	push	r7
    200e:	8f 92       	push	r8
    2010:	9f 92       	push	r9
    2012:	af 92       	push	r10
    2014:	bf 92       	push	r11
    2016:	cf 92       	push	r12
    2018:	df 92       	push	r13
    201a:	ef 92       	push	r14
    201c:	ff 92       	push	r15
    201e:	0f 93       	push	r16
    2020:	1f 93       	push	r17
    2022:	cf 93       	push	r28
    2024:	df 93       	push	r29
    2026:	cd b7       	in	r28, 0x3d	; 61
    2028:	de b7       	in	r29, 0x3e	; 62
    202a:	ca 1b       	sub	r28, r26
    202c:	db 0b       	sbc	r29, r27
    202e:	0f b6       	in	r0, 0x3f	; 63
    2030:	f8 94       	cli
    2032:	de bf       	out	0x3e, r29	; 62
    2034:	0f be       	out	0x3f, r0	; 63
    2036:	cd bf       	out	0x3d, r28	; 61
    2038:	09 94       	ijmp

0000203a <__epilogue_restores__>:
    203a:	2a 88       	ldd	r2, Y+18	; 0x12
    203c:	39 88       	ldd	r3, Y+17	; 0x11
    203e:	48 88       	ldd	r4, Y+16	; 0x10
    2040:	5f 84       	ldd	r5, Y+15	; 0x0f
    2042:	6e 84       	ldd	r6, Y+14	; 0x0e
    2044:	7d 84       	ldd	r7, Y+13	; 0x0d
    2046:	8c 84       	ldd	r8, Y+12	; 0x0c
    2048:	9b 84       	ldd	r9, Y+11	; 0x0b
    204a:	aa 84       	ldd	r10, Y+10	; 0x0a
    204c:	b9 84       	ldd	r11, Y+9	; 0x09
    204e:	c8 84       	ldd	r12, Y+8	; 0x08
    2050:	df 80       	ldd	r13, Y+7	; 0x07
    2052:	ee 80       	ldd	r14, Y+6	; 0x06
    2054:	fd 80       	ldd	r15, Y+5	; 0x05
    2056:	0c 81       	ldd	r16, Y+4	; 0x04
    2058:	1b 81       	ldd	r17, Y+3	; 0x03
    205a:	aa 81       	ldd	r26, Y+2	; 0x02
    205c:	b9 81       	ldd	r27, Y+1	; 0x01
    205e:	ce 0f       	add	r28, r30
    2060:	d1 1d       	adc	r29, r1
    2062:	0f b6       	in	r0, 0x3f	; 63
    2064:	f8 94       	cli
    2066:	de bf       	out	0x3e, r29	; 62
    2068:	0f be       	out	0x3f, r0	; 63
    206a:	cd bf       	out	0x3d, r28	; 61
    206c:	ed 01       	movw	r28, r26
    206e:	08 95       	ret

00002070 <_exit>:
    2070:	f8 94       	cli

00002072 <__stop_program>:
    2072:	ff cf       	rjmp	.-2      	; 0x2072 <__stop_program>
