set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {MSSD.vo MSSD_v.sdo}}
	{{"Fast Model"} {MSSD_fast.vo MSSD_v_fast.sdo}}
}
