// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "05/18/2021 08:07:15"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ex04 (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	P_RO,
	P_RAMO,
	PCO,
	R4O,
	R5O,
	R6O,
	R7O,
	T0O,
	T1O,
	T2O,
	T3O,
	W0O,
	W1O,
	CPPCO,
	G,
	OPEN,
	CLK_CONTINUOUS,
	CLK_SINGLESTEP);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	P_RO;
output 	P_RAMO;
output 	[15:0] PCO;
output 	[15:0] R4O;
output 	[15:0] R5O;
output 	[15:0] R6O;
output 	[15:0] R7O;
output 	T0O;
output 	T1O;
output 	T2O;
output 	T3O;
output 	W0O;
output 	W1O;
output 	CPPCO;
input 	G;
input 	OPEN;
input 	CLK_CONTINUOUS;
input 	CLK_SINGLESTEP;

// Design Ports Information
// P_RO	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P_RAMO	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[0]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[1]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[3]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[4]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[5]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[7]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[8]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[9]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[10]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[11]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[12]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[13]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[14]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[15]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[2]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[3]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[4]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[5]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[6]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[7]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[8]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[9]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[10]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[11]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[12]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[13]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[15]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[0]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[4]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[5]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[6]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[7]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[8]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[10]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[11]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[12]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[13]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[14]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[15]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[2]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[3]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[4]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[6]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[7]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[8]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[9]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[10]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[11]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[12]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[13]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[14]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[15]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[0]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[3]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[4]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[6]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[7]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[8]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[9]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[10]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[11]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[12]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[13]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[14]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[15]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T0O	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T1O	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T2O	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T3O	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W0O	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W1O	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CPPCO	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPEN	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_SINGLESTEP	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_CONTINUOUS	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ex04_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \cpu|make_clock|num_P[0]~6_combout ;
wire \cpu|make_clock|Add1~4_combout ;
wire \cpu|make_clock|always1~10_combout ;
wire \cpu|make_clock|always1~15_combout ;
wire \cpu|make_clock|num_P~2_combout ;
wire \cpu|make_clock|Tx~2_combout ;
wire \cpu|make_clock|Add1~2_combout ;
wire \cpu|make_clock|Tx~0_combout ;
wire \cpu|make_clock|always1~12_combout ;
wire \cpu|make_clock|always1~17_combout ;
wire \cpu|make_clock|Wx~1_combout ;
wire \cpu|select_control_A[1]~5_combout ;
wire \cpu|make_clock|Tx~3_combout ;
wire \cpu|control_singal~56_combout ;
wire \cpu|control_singal~53_combout ;
wire \cpu|control_singal~127_combout ;
wire \cpu|control_singal~74_combout ;
wire \cpu|control_singal~86_combout ;
wire \cpu|control_singal~90_combout ;
wire \cpu|control_singal~75_combout ;
wire \cpu|control_singal~124_combout ;
wire \cpu|control_singal~80_combout ;
wire \cpu|control_singal~81_combout ;
wire \cpu|control_singal~125_combout ;
wire \cpu|control_singal~85_combout ;
wire \cpu|control_singal~193_combout ;
wire \cpu|control_singal~77_combout ;
wire \cpu|control_singal~123_combout ;
wire \cpu|control_singal~194_combout ;
wire \cpu|control_singal~87_combout ;
wire \cpu|control_singal~128_combout ;
wire \cpu|control_singal~94_combout ;
wire \cpu|control_singal~96_combout ;
wire \cpu|control_singal~126_combout ;
wire \cpu|control_singal~121_combout ;
wire \cpu|select_control_B[1]~22_combout ;
wire \cpu|control_singal~70_combout ;
wire \cpu|CPPC~0_combout ;
wire \cpu|control_singal~120_combout ;
wire \cpu|control_singal~122_combout ;
wire \cpu|select_control_A[0]~6_combout ;
wire \cpu|control_singal~189_combout ;
wire \cpu|select_control_A[0]~7_combout ;
wire \cpu|select_control_A[0]~8_combout ;
wire \cpu|select_control_A[2]~9_combout ;
wire \cpu|select_control_A[0]~10_combout ;
wire \cpu|select_A|three_two_translator|15~0_combout ;
wire \cpu|select_A|three_two_translator|15~2_combout ;
wire \cpu|select_A|three_two_translator|15~3_combout ;
wire \cpu|select_control_A[0]~4_combout ;
wire \cpu|control_singal~71_combout ;
wire \cpu|control_singal~2_combout ;
wire \cpu|control_singal~72_combout ;
wire \cpu|control_singal~73_combout ;
wire \cpu|control_singal~1_combout ;
wire \cpu|control_singal~188_combout ;
wire \cpu|control_singal~76_combout ;
wire \cpu|control_singal~0_combout ;
wire \cpu|CPPC~1_combout ;
wire \cpu|control_singal~69_combout ;
wire \cpu|CPPC~combout ;
wire \cpu|CPPC~clkctrl_outclk ;
wire \cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|control_singal~129_combout ;
wire \cpu|control_singal~134_combout ;
wire \cpu|control_singal~160_combout ;
wire \cpu|control_singal~161_combout ;
wire \cpu|control_singal~4_combout ;
wire \cpu|control_singal~93_combout ;
wire \cpu|control_singal~191_combout ;
wire \cpu|control_singal~146_combout ;
wire \cpu|control_singal~162_combout ;
wire \cpu|control_singal~163_combout ;
wire \cpu|control_singal~164_combout ;
wire \cpu|control_singal~3_combout ;
wire \cpu|control_singal~107_combout ;
wire \cpu|control_singal~165_combout ;
wire \cpu|ALU_S[1]~0_combout ;
wire \cpu|control_singal~142_combout ;
wire \cpu|control_singal~78_combout ;
wire \cpu|control_singal~138_combout ;
wire \cpu|control_singal[35]~141_combout ;
wire \cpu|control_singal[35]~143_combout ;
wire \cpu|control_singal~159_combout ;
wire \cpu|control_singal~157_combout ;
wire \cpu|control_singal~137_combout ;
wire \cpu|control_singal~83_combout ;
wire \cpu|control_singal~154_combout ;
wire \cpu|control_singal~155_combout ;
wire \cpu|control_singal~152_combout ;
wire \cpu|control_singal~197_combout ;
wire \cpu|control_singal~153_combout ;
wire \cpu|control_singal~156_combout ;
wire \cpu|control_singal~158_combout ;
wire \cpu|control_singal~166_combout ;
wire \cpu|control_singal~198_combout ;
wire \cpu|control_singal~169_combout ;
wire \cpu|control_singal~167_combout ;
wire \cpu|control_singal~168_combout ;
wire \cpu|control_singal~6_combout ;
wire \cpu|control_singal~170_combout ;
wire \cpu|control_singal~133_combout ;
wire \cpu|control_singal~5_combout ;
wire \cpu|control_singal~171_combout ;
wire \cpu|control_singal~174_combout ;
wire \cpu|control_singal~175_combout ;
wire \cpu|control_singal~176_combout ;
wire \cpu|control_singal~172_combout ;
wire \cpu|control_singal~173_combout ;
wire \cpu|control_singal~177_combout ;
wire \cpu|control_singal~178_combout ;
wire \cpu|control_singal~12_combout ;
wire \cpu|control_singal~199_combout ;
wire \cpu|control_singal~11_combout ;
wire \cpu|CPR[7]~15_combout ;
wire \cpu|CPR[7]~14_combout ;
wire \cpu|CPR[7]~16_combout ;
wire \cpu|CPR[7]~17_combout ;
wire \cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|control_singal~84_combout ;
wire \cpu|select_control_B[1]~13_combout ;
wire \cpu|select_control_B[1]~10_combout ;
wire \cpu|control_singal~82_combout ;
wire \cpu|select_control_B[1]~12_combout ;
wire \cpu|select_control_B[1]~11_combout ;
wire \cpu|select_control_B[1]~14_combout ;
wire \cpu|control_singal~88_combout ;
wire \cpu|control_singal~89_combout ;
wire \cpu|control_singal~190_combout ;
wire \cpu|select_control_B[2]~15_combout ;
wire \cpu|select_control_B[2]~16_combout ;
wire \cpu|select_B|three_two_translator|15~4_combout ;
wire \cpu|control_singal~100_combout ;
wire \cpu|control_singal~98_combout ;
wire \cpu|control_singal~99_combout ;
wire \cpu|control_singal~101_combout ;
wire \cpu|control_singal~102_combout ;
wire \cpu|select_control_B[0]~25_combout ;
wire \cpu|select_control_B[0]~26_combout ;
wire \cpu|select_control_B[0]~24_combout ;
wire \cpu|control_singal~95_combout ;
wire \cpu|select_control_B[0]~20_combout ;
wire \cpu|select_control_B[0]~21_combout ;
wire \cpu|control_singal~92_combout ;
wire \cpu|control_singal~91_combout ;
wire \cpu|select_control_B[0]~17_combout ;
wire \cpu|select_control_B[0]~18_combout ;
wire \cpu|select_control_B[0]~19_combout ;
wire \cpu|select_control_B[0]~23_combout ;
wire \cpu|select_B|Q[4]~14_combout ;
wire \cpu|control_singal~149_combout ;
wire \cpu|control_singal~19_combout ;
wire \cpu|control_singal~196_combout ;
wire \cpu|control_singal~15_combout ;
wire \cpu|control_singal~148_combout ;
wire \cpu|control_singal~14_combout ;
wire \cpu|control_singal~150_combout ;
wire \cpu|control_singal~13_combout ;
wire \cpu|control_singal[35]~147_combout ;
wire \cpu|control_singal[35]~130_combout ;
wire \cpu|control_singal[35]~151_combout ;
wire \cpu|CPR_PO~combout ;
wire \cpu|control_singal~192_combout ;
wire \cpu|control_singal~108_combout ;
wire \cpu|control_singal~114_combout ;
wire \cpu|control_singal~118_combout ;
wire \cpu|control_singal~119_combout ;
wire \cpu|control_singal~115_combout ;
wire \cpu|control_singal~116_combout ;
wire \cpu|control_singal~117_combout ;
wire \cpu|select_control_RA~27_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|Q[4]~42_combout ;
wire \cpu|select_A|Q[0]~46_combout ;
wire \cpu|select_A|Q[4]~41_combout ;
wire \cpu|select_A|Q[4]~43_combout ;
wire \cpu|control_singal~184_combout ;
wire \cpu|control_singal~183_combout ;
wire \cpu|control_singal~185_combout ;
wire \cpu|wren_RAM~0_combout ;
wire \cpu|control_singal~180_combout ;
wire \cpu|control_singal~200_combout ;
wire \cpu|control_singal[1]~179_combout ;
wire \cpu|control_singal[1]~181_combout ;
wire \cpu|control_singal[1]~182_combout ;
wire \cpu|wren_RAM~1_combout ;
wire \cpu|rden_RAM~0_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \cpu|make_clock|num_P_down[0]~2_combout ;
wire \cpu|make_clock|num_P_down[1]~0_combout ;
wire \cpu|make_clock|num_P_down[1]~clkctrl_outclk ;
wire \cpu|ALU_S[0]~3_combout ;
wire \cpu|control_singal~135_combout ;
wire \cpu|control_singal~136_combout ;
wire \cpu|select_control_RA_from_microInstruction3[1]~0_combout ;
wire \cpu|ALU_S[0]~4_combout ;
wire \cpu|comb_932|Mux2~27_combout ;
wire \cpu|ALU_S[4]~8_combout ;
wire \cpu|ALU_S[4]~6_combout ;
wire \cpu|ALU_S[4]~7_combout ;
wire \cpu|ALU_S[4]~9_combout ;
wire \cpu|ALU_S[4]~10_combout ;
wire \cpu|control_singal~195_combout ;
wire \cpu|control_singal~145_combout ;
wire \cpu|ALU_S[3]~11_combout ;
wire \cpu|comb_932|Mux2~6_combout ;
wire \cpu|select_A|Q[4]~69_combout ;
wire \cpu|control_singal~131_combout ;
wire \cpu|control_singal~132_combout ;
wire \cpu|comb_932|Mux9~2_combout ;
wire \cpu|ALU_S[1]~1_combout ;
wire \cpu|ALU_S[1]~2_combout ;
wire \cpu|comb_932|Add0~5_combout ;
wire \cpu|select_control_RA[2]~31_combout ;
wire \cpu|select_control_RA_from_microInstruction3[0]~1_combout ;
wire \cpu|select_control_RA_from_microInstruction3[0]~2_combout ;
wire \cpu|cpr_tow_four1|B[0]~0_combout ;
wire \cpu|select_A|three_two_translator|15~1_combout ;
wire \cpu|CPMAR~0_combout ;
wire \cpu|CPMAR~1_combout ;
wire \cpu|control_singal~97_combout ;
wire \cpu|control_singal~186_combout ;
wire \cpu|control_singal~18_combout ;
wire \cpu|control_singal~187_combout ;
wire \cpu|control_singal~17_combout ;
wire \cpu|CPMAR~2_combout ;
wire \cpu|CPMAR~combout ;
wire \cpu|CPMAR~clkctrl_outclk ;
wire \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \OPEN~input_o ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_control_RB[5]~8_combout ;
wire \cpu|comb_932|WideOr1~0_combout ;
wire \cpu|ALU_S[0]~5_combout ;
wire \cpu|comb_932|shift_direction~2_combout ;
wire \cpu|comb_932|shift_direction~3_combout ;
wire \cpu|comb_932|shift_direction~combout ;
wire \cpu|comb_932|Mux2~8_combout ;
wire \cpu|comb_932|Mux2~28_combout ;
wire \cpu|select_control_RB[7]~21_combout ;
wire \cpu|select_control_RB[7]~22_combout ;
wire \cpu|control_singal~103_combout ;
wire \cpu|control_singal~104_combout ;
wire \cpu|control_singal~105_combout ;
wire \cpu|control_singal~106_combout ;
wire \cpu|control_singal~110_combout ;
wire \cpu|select_control_RB[7]~23_combout ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_control_RA~15_combout ;
wire \cpu|select_control_RB[1]~18_combout ;
wire \cpu|select_B|Q[2]~20_combout ;
wire \cpu|select_B|Q[2]~32_combout ;
wire \cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_B|Q[2]~21_combout ;
wire \cpu|select_control_RB[4]~11_combout ;
wire \cpu|select_control_RA~17_combout ;
wire \cpu|select_control_RA~24_combout ;
wire \cpu|select_control_two_Four1|B[0]~0_combout ;
wire \cpu|select_control_RA~43_combout ;
wire \cpu|select_control_RA~12_combout ;
wire \cpu|select_control_RA~23_combout ;
wire \cpu|select_control_RA[4]~25_combout ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RA~16_combout ;
wire \cpu|select_control_RA~18_combout ;
wire \cpu|select_control_RA[5]~20_combout ;
wire \cpu|select_control_RA[5]~19_combout ;
wire \cpu|select_control_RA[5]~21_combout ;
wire \cpu|select_control_RA[5]~22_combout ;
wire \cpu|select_RA|Q[2]~65_combout ;
wire \cpu|select_control_RA~29_combout ;
wire \cpu|select_control_RA~11_combout ;
wire \cpu|CPR[2]~19_combout ;
wire \cpu|CPR[2]~clkctrl_outclk ;
wire \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RB[1]~24_combout ;
wire \cpu|CPR[1]~24_combout ;
wire \cpu|CPR[1]~clkctrl_outclk ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[2]~66_combout ;
wire \cpu|select_control_RA~14_combout ;
wire \cpu|CPR[4]~1_combout ;
wire \cpu|CPR[6]~9_combout ;
wire \cpu|select_control_RB[6]~17_combout ;
wire \cpu|CPR[6]~10_combout ;
wire \cpu|CPR[6]~8_combout ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RA~46_combout ;
wire \cpu|select_control_RA~40_combout ;
wire \cpu|select_control_RA[6]~41_combout ;
wire \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RA[7]~38_combout ;
wire \cpu|select_control_RA~36_combout ;
wire \cpu|select_control_RA~37_combout ;
wire \cpu|select_control_RA[7]~39_combout ;
wire \cpu|select_RA|Q[2]~68_combout ;
wire \cpu|select_control_RA~34_combout ;
wire \cpu|select_control_RA~45_combout ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RA~8_combout ;
wire \cpu|select_control_RA~35_combout ;
wire \cpu|select_RA|Q~67_combout ;
wire \cpu|select_RA|Q[2]~69_combout ;
wire \cpu|select_RB|Q~54_combout ;
wire \cpu|select_control_RB[4]~13_combout ;
wire \cpu|select_control_RB[4]~14_combout ;
wire \cpu|select_RB|Q[2]~53_combout ;
wire \cpu|select_control_RB[2]~0_combout ;
wire \cpu|select_control_RB[3]~1_combout ;
wire \cpu|select_control_RB[3]~2_combout ;
wire \cpu|select_control_RB[3]~3_combout ;
wire \cpu|select_control_RB[2]~4_combout ;
wire \cpu|select_control_RB[2]~5_combout ;
wire \cpu|select_RB|Q[2]~52_combout ;
wire \cpu|select_RB|Q[2]~55_combout ;
wire \cpu|select_B|Q[2]~22_combout ;
wire \cpu|select_B|Q[2]~23_combout ;
wire \cpu|comb_932|Mux9~3_combout ;
wire \cpu|comb_932|Mux9~19_combout ;
wire \cpu|comb_932|Mux9~6_combout ;
wire \cpu|comb_932|Mux9~7_combout ;
wire \cpu|comb_932|Add0~22_combout ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|Q[12]~13_combout ;
wire \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[12]~13_combout ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[12]~12_combout ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q~14_combout ;
wire \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[12]~15_combout ;
wire \cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[12]~18_combout ;
wire \cpu|select_control_RA[2]~30_combout ;
wire \cpu|select_RA|Q~16_combout ;
wire \cpu|select_RA|Q[12]~15_combout ;
wire \cpu|select_RA|Q[12]~17_combout ;
wire \cpu|select_control_RA[3]~42_combout ;
wire \cpu|select_RA|Q[12]~19_combout ;
wire \cpu|select_A|Q[12]~14_combout ;
wire \cpu|select_A|Q[12]~15_combout ;
wire \cpu|comb_932|Mux2~12_combout ;
wire \cpu|comb_932|Mux2~13_combout ;
wire \cpu|comb_932|Mux2~14_combout ;
wire \cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RA|Q[13]~13_combout ;
wire \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RA|Q[13]~10_combout ;
wire \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RA|Q[13]~11_combout ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RA|Q~12_combout ;
wire \cpu|select_RA|Q[13]~14_combout ;
wire \cpu|select_A|Q[13]~11_combout ;
wire \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_A|Q[13]~10_combout ;
wire \cpu|select_A|Q[13]~12_combout ;
wire \cpu|comb_932|Mux2~9_combout ;
wire \cpu|select_B|three_two_translator|15~7_combout ;
wire \cpu|select_B|three_two_translator|15~6_combout ;
wire \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[11]~19_combout ;
wire \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[11]~16_combout ;
wire \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q~18_combout ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[11]~17_combout ;
wire \cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_A|Q[1]~59_combout ;
wire \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_A|Q[1]~58_combout ;
wire \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[1]~59_combout ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[1]~56_combout ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q~58_combout ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[1]~57_combout ;
wire \cpu|select_A|Q[1]~60_combout ;
wire \cpu|select_A|Q[1]~61_combout ;
wire \cpu|select_A|Q[1]~62_combout ;
wire \cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0_combout ;
wire \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|Q[0]~63_combout ;
wire \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[0]~76_combout ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[0]~78_combout ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[0]~75_combout ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q~77_combout ;
wire \cpu|select_A|Q[0]~65_combout ;
wire \cpu|select_A|Q[0]~66_combout ;
wire \cpu|select_A|Q[0]~67_combout ;
wire \cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|Q[0]~64_combout ;
wire \cpu|select_A|Q[0]~68_combout ;
wire \cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0_combout ;
wire \cpu|select_B|three_two_translator|15~5_combout ;
wire \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[9]~27_combout ;
wire \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[9]~24_combout ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[9]~25_combout ;
wire \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q~26_combout ;
wire \cpu|select_B|Q[9]~4_combout ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q~50_combout ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[3]~51_combout ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[3]~49_combout ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[3]~48_combout ;
wire \cpu|select_A|Q[3]~50_combout ;
wire \cpu|select_A|Q[3]~51_combout ;
wire \cpu|select_A|Q[3]~48_combout ;
wire \cpu|select_A|Q[3]~49_combout ;
wire \cpu|select_A|Q[3]~52_combout ;
wire \cpu|select_B|Q[1]~24_combout ;
wire \cpu|select_B|Q[1]~25_combout ;
wire \cpu|select_B|Q[1]~27_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_932|F~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S~combout ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[4]~58_combout ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[4]~56_combout ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[4]~55_combout ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q~57_combout ;
wire \cpu|select_RA|Q[4]~59_combout ;
wire \cpu|select_RB|Q~46_combout ;
wire \cpu|select_RB|Q[4]~47_combout ;
wire \cpu|select_RB|Q[4]~44_combout ;
wire \cpu|select_RB|Q[4]~45_combout ;
wire \cpu|select_B|Q[4]~13_combout ;
wire \cpu|select_B|Q[4]~15_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0_combout ;
wire \cpu|select_B|Q[6]~6_combout ;
wire \cpu|select_B|Q[5]~11_combout ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RA|Q~51_combout ;
wire \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RA|Q[5]~50_combout ;
wire \cpu|select_RA|Q[5]~52_combout ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RA|Q[5]~53_combout ;
wire \cpu|select_RA|Q[5]~54_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[2].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~combout ;
wire \cpu|select_B|Q[6]~9_combout ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[6]~45_combout ;
wire \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[6]~46_combout ;
wire \cpu|select_RA|Q[6]~47_combout ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[6]~48_combout ;
wire \cpu|select_RA|Q[6]~49_combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0_combout ;
wire \cpu|select_A|Q[7]~29_combout ;
wire \cpu|select_A|Q[7]~30_combout ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[7]~35_combout ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[7]~32_combout ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[7]~33_combout ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q~34_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_A|Q[7]~31_combout ;
wire \cpu|select_A|Q[7]~32_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S~combout ;
wire \cpu|select_B|Q[4]~16_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S~combout ;
wire \cpu|select_B|Q[5]~12_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[2].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0_combout ;
wire \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[8]~35_combout ;
wire \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[8]~36_combout ;
wire \cpu|select_RA|Q[8]~37_combout ;
wire \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[8]~38_combout ;
wire \cpu|select_RA|Q[8]~39_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S~combout ;
wire \cpu|select_B|Q[6]~10_combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1_combout ;
wire \cpu|select_B|Q[7]~7_combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S~combout ;
wire \cpu|select_B|Q[8]~5_combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S~combout ;
wire \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[10]~28_combout ;
wire \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[10]~26_combout ;
wire \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q~27_combout ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[10]~25_combout ;
wire \cpu|select_RA|Q[10]~29_combout ;
wire \cpu|select_RB|Q~22_combout ;
wire \cpu|select_RB|Q[10]~23_combout ;
wire \cpu|select_RB|Q[10]~21_combout ;
wire \cpu|select_RB|Q[10]~20_combout ;
wire \cpu|select_B|Q[10]~3_combout ;
wire \cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[12].row|union[0].unit|add|S~2_combout ;
wire \cpu|comb_932|Mux4~4_combout ;
wire \cpu|comb_932|Mux4~5_combout ;
wire \cpu|comb_932|Mux4~6_combout ;
wire \cpu|comb_932|Mux4~7_combout ;
wire \cpu|comb_932|Mux2~15_combout ;
wire \cpu|comb_932|Add0~78_combout ;
wire \cpu|comb_932|Add6~1 ;
wire \cpu|comb_932|Add6~3 ;
wire \cpu|comb_932|Add6~5 ;
wire \cpu|comb_932|Add6~7 ;
wire \cpu|comb_932|Add6~9 ;
wire \cpu|comb_932|Add6~11 ;
wire \cpu|comb_932|Add6~13 ;
wire \cpu|comb_932|Add6~15 ;
wire \cpu|comb_932|Add6~17 ;
wire \cpu|comb_932|Add6~19 ;
wire \cpu|comb_932|Add6~21 ;
wire \cpu|comb_932|Add6~23 ;
wire \cpu|comb_932|Add6~24_combout ;
wire \cpu|comb_932|Add0~79_combout ;
wire \cpu|comb_932|Add0~80_combout ;
wire \cpu|comb_932|Add0~74_combout ;
wire \cpu|comb_932|Add6~22_combout ;
wire \cpu|comb_932|Add0~75_combout ;
wire \cpu|comb_932|Add0~73_combout ;
wire \cpu|comb_932|Add6~20_combout ;
wire \cpu|comb_932|Add0~69_combout ;
wire \cpu|comb_932|Add0~70_combout ;
wire \cpu|comb_932|Add0~68_combout ;
wire \cpu|comb_932|Add0~63_combout ;
wire \cpu|comb_932|Add6~18_combout ;
wire \cpu|comb_932|Add0~64_combout ;
wire \cpu|comb_932|Add0~65_combout ;
wire \cpu|comb_932|Add0~59_combout ;
wire \cpu|comb_932|Add6~16_combout ;
wire \cpu|comb_932|Add0~60_combout ;
wire \cpu|comb_932|Add0~58_combout ;
wire \cpu|comb_932|Add0~53_combout ;
wire \cpu|comb_932|Add0~54_combout ;
wire \cpu|comb_932|Add6~14_combout ;
wire \cpu|comb_932|Add0~55_combout ;
wire \cpu|comb_932|Add6~12_combout ;
wire \cpu|comb_932|Add0~49_combout ;
wire \cpu|comb_932|Add0~50_combout ;
wire \cpu|comb_932|Add0~48_combout ;
wire \cpu|comb_932|Add0~43_combout ;
wire \cpu|comb_932|Add6~10_combout ;
wire \cpu|comb_932|Add0~44_combout ;
wire \cpu|comb_932|Add0~45_combout ;
wire \cpu|comb_932|Add6~8_combout ;
wire \cpu|comb_932|Add0~37_combout ;
wire \cpu|select_A|three_two_translator|15~4_combout ;
wire \cpu|comb_932|Add0~7_combout ;
wire \cpu|comb_932|Add0~38_combout ;
wire \cpu|comb_932|Add0~39_combout ;
wire \cpu|comb_932|Add0~40_combout ;
wire \cpu|comb_932|Add0~36_combout ;
wire \cpu|comb_932|Add0~29_combout ;
wire \cpu|comb_932|Add0~30_combout ;
wire \cpu|comb_932|Add0~31_combout ;
wire \cpu|comb_932|Add0~32_combout ;
wire \cpu|comb_932|Add0~33_combout ;
wire \cpu|comb_932|Add0~15_combout ;
wire \cpu|comb_932|Add6~0_combout ;
wire \cpu|comb_932|Add0~6_combout ;
wire \cpu|comb_932|Add0~8_combout ;
wire \cpu|comb_932|Add0~9_combout ;
wire \cpu|comb_932|Add0~10_combout ;
wire \cpu|comb_932|Add0~4_combout ;
wire \cpu|comb_932|Add0~12_cout ;
wire \cpu|comb_932|Add0~14 ;
wire \cpu|comb_932|Add0~21 ;
wire \cpu|comb_932|Add0~28 ;
wire \cpu|comb_932|Add0~35 ;
wire \cpu|comb_932|Add0~42 ;
wire \cpu|comb_932|Add0~47 ;
wire \cpu|comb_932|Add0~52 ;
wire \cpu|comb_932|Add0~57 ;
wire \cpu|comb_932|Add0~62 ;
wire \cpu|comb_932|Add0~67 ;
wire \cpu|comb_932|Add0~72 ;
wire \cpu|comb_932|Add0~77 ;
wire \cpu|comb_932|Add0~81_combout ;
wire \cpu|comb_932|Mux4~3_combout ;
wire \cpu|comb_932|Mux2~29_combout ;
wire \cpu|comb_932|Mux4~0_combout ;
wire \cpu|comb_932|Mux2~10_combout ;
wire \cpu|comb_932|Mux4~1_combout ;
wire \cpu|comb_932|Mux4~2_combout ;
wire \cpu|comb_932|Mux4~8_combout ;
wire \cpu|comb_932|Mux4~9_combout ;
wire \cpu|comb_932|Mux4~10_combout ;
wire \cpu|comb_932|Mux0~0_combout ;
wire \cpu|comb_932|Mux0~0clkctrl_outclk ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \cpu|select_A|Q[2]~55_combout ;
wire \cpu|select_A|Q[2]~56_combout ;
wire \cpu|select_A|Q[2]~53_combout ;
wire \cpu|select_A|Q[2]~54_combout ;
wire \cpu|select_A|Q[2]~57_combout ;
wire \cpu|comb_932|Add6~4_combout ;
wire \cpu|comb_932|Add0~24_combout ;
wire \cpu|comb_932|Add0~25_combout ;
wire \cpu|comb_932|Add0~23_combout ;
wire \cpu|comb_932|Add0~26_combout ;
wire \cpu|comb_932|Add0~27_combout ;
wire \cpu|comb_932|Mux9~4_combout ;
wire \cpu|comb_932|Mux9~5_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[0].unit|add|S~4_combout ;
wire \cpu|comb_932|Mux14~1_combout ;
wire \cpu|comb_932|Mux14~2_combout ;
wire \cpu|comb_932|Mux14~3_combout ;
wire \cpu|comb_932|Mux14~4_combout ;
wire \cpu|comb_932|Mux14~5_combout ;
wire \cpu|comb_932|Mux14~6_combout ;
wire \cpu|comb_932|Mux14~7_combout ;
wire \cpu|comb_932|Mux14~8_combout ;
wire \cpu|comb_932|Mux14~9_combout ;
wire \cpu|comb_932|Mux14~0_combout ;
wire \cpu|comb_932|Mux14~10_combout ;
wire \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|CPR[1]~0_combout ;
wire \cpu|select_control_RB[1]~19_combout ;
wire \cpu|select_RB|Q[5]~43_combout ;
wire \cpu|select_RB|Q[5]~41_combout ;
wire \cpu|select_RB|Q~42_combout ;
wire \cpu|select_RB|Q[5]~40_combout ;
wire \cpu|select_A|Q[5]~38_combout ;
wire \cpu|select_A|Q[5]~39_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_A|Q[5]~37_combout ;
wire \cpu|select_A|Q[5]~40_combout ;
wire \cpu|comb_932|Mux11~1_combout ;
wire \cpu|comb_932|Mux11~2_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_932|Mux11~3_combout ;
wire \cpu|comb_932|Mux11~4_combout ;
wire \cpu|comb_932|Mux11~5_combout ;
wire \cpu|comb_932|Mux11~6_combout ;
wire \cpu|comb_932|Mux11~7_combout ;
wire \cpu|comb_932|Mux11~8_combout ;
wire \cpu|comb_932|Add0~46_combout ;
wire \cpu|comb_932|Mux11~9_combout ;
wire \cpu|comb_932|Mux11~0_combout ;
wire \cpu|comb_932|Mux11~10_combout ;
wire \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_control_RB[5]~9_combout ;
wire \cpu|select_control_RB[5]~7_combout ;
wire \cpu|select_control_RB[5]~10_combout ;
wire \cpu|select_RB|Q[0]~61_combout ;
wire \cpu|select_RB|Q~62_combout ;
wire \cpu|select_RB|Q[0]~63_combout ;
wire \cpu|select_RB|Q[0]~60_combout ;
wire \cpu|select_RA|Q[0]~79_combout ;
wire \cpu|select_B|Q[0]~30_combout ;
wire \cpu|select_B|Q[0]~28_combout ;
wire \cpu|select_B|Q[0]~29_combout ;
wire \cpu|select_B|Q[0]~31_combout ;
wire \cpu|comb_932|Mux16~13_combout ;
wire \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[15]~1_combout ;
wire \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[15]~3_combout ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q~2_combout ;
wire \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[15]~0_combout ;
wire \cpu|select_RA|Q[15]~4_combout ;
wire \cpu|select_RB|Q[15]~1_combout ;
wire \cpu|select_RB|Q~2_combout ;
wire \cpu|select_RB|Q[15]~0_combout ;
wire \cpu|select_RB|Q[15]~3_combout ;
wire \cpu|select_B|Q[15]~2_combout ;
wire \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_A|Q[15]~4_combout ;
wire \cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_A|Q[15]~5_combout ;
wire \cpu|select_A|Q[15]~6_combout ;
wire \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[14]~7_combout ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q~6_combout ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[14]~4_combout ;
wire \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[14]~5_combout ;
wire \cpu|select_RA|Q[14]~5_combout ;
wire \cpu|select_RA|Q~7_combout ;
wire \cpu|select_RA|Q[14]~8_combout ;
wire \cpu|select_RA|Q[14]~6_combout ;
wire \cpu|select_RA|Q[14]~9_combout ;
wire \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_A|Q[14]~7_combout ;
wire \cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_A|Q[14]~8_combout ;
wire \cpu|select_A|Q[14]~9_combout ;
wire \cpu|comb_932|LessThan2~1_cout ;
wire \cpu|comb_932|LessThan2~3_cout ;
wire \cpu|comb_932|LessThan2~5_cout ;
wire \cpu|comb_932|LessThan2~7_cout ;
wire \cpu|comb_932|LessThan2~9_cout ;
wire \cpu|comb_932|LessThan2~11_cout ;
wire \cpu|comb_932|LessThan2~13_cout ;
wire \cpu|comb_932|LessThan2~15_cout ;
wire \cpu|comb_932|LessThan2~17_cout ;
wire \cpu|comb_932|LessThan2~19_cout ;
wire \cpu|comb_932|LessThan2~21_cout ;
wire \cpu|comb_932|LessThan2~23_cout ;
wire \cpu|comb_932|LessThan2~25_cout ;
wire \cpu|comb_932|LessThan2~27_cout ;
wire \cpu|comb_932|LessThan2~29_cout ;
wire \cpu|comb_932|LessThan2~30_combout ;
wire \cpu|comb_932|LessThan3~1_cout ;
wire \cpu|comb_932|LessThan3~3_cout ;
wire \cpu|comb_932|LessThan3~5_cout ;
wire \cpu|comb_932|LessThan3~7_cout ;
wire \cpu|comb_932|LessThan3~9_cout ;
wire \cpu|comb_932|LessThan3~11_cout ;
wire \cpu|comb_932|LessThan3~13_cout ;
wire \cpu|comb_932|LessThan3~15_cout ;
wire \cpu|comb_932|LessThan3~17_cout ;
wire \cpu|comb_932|LessThan3~19_cout ;
wire \cpu|comb_932|LessThan3~21_cout ;
wire \cpu|comb_932|LessThan3~23_cout ;
wire \cpu|comb_932|LessThan3~25_cout ;
wire \cpu|comb_932|LessThan3~27_cout ;
wire \cpu|comb_932|LessThan3~29_cout ;
wire \cpu|comb_932|LessThan3~30_combout ;
wire \cpu|comb_932|Equal1~3_combout ;
wire \cpu|comb_932|Equal1~2_combout ;
wire \cpu|comb_932|Equal1~0_combout ;
wire \cpu|comb_932|Equal1~1_combout ;
wire \cpu|comb_932|Equal1~4_combout ;
wire \cpu|comb_932|Equal1~5_combout ;
wire \cpu|comb_932|Equal1~8_combout ;
wire \cpu|comb_932|Equal1~7_combout ;
wire \cpu|comb_932|Equal1~9_combout ;
wire \cpu|comb_932|Equal1~6_combout ;
wire \cpu|comb_932|Equal1~10_combout ;
wire \cpu|comb_932|jumpTag~3_combout ;
wire \cpu|comb_932|jumpTag~5_combout ;
wire \cpu|comb_932|jumpTag~2_combout ;
wire \cpu|comb_932|jumpTag~4_combout ;
wire \cpu|comb_932|jumpTag~q ;
wire \cpu|comb_932|Mux16~14_combout ;
wire \cpu|comb_932|Mux16~15_combout ;
wire \cpu|comb_932|Add0~13_combout ;
wire \cpu|comb_932|Mux16~9_combout ;
wire \cpu|comb_932|Mux16~10_combout ;
wire \cpu|comb_932|Mux16~11_combout ;
wire \cpu|comb_932|Mux16~17_combout ;
wire \cpu|comb_932|Mux16~18_combout ;
wire \cpu|comb_932|Mux16~7_combout ;
wire \cpu|comb_932|Mux16~6_combout ;
wire \cpu|comb_932|Mux16~8_combout ;
wire \cpu|comb_932|Mux16~12_combout ;
wire \cpu|comb_932|Add0~0_combout ;
wire \cpu|comb_932|Add0~3_combout ;
wire \cpu|comb_932|Add0~2_combout ;
wire \cpu|comb_932|Add0~1_combout ;
wire \cpu|comb_932|Mux16~4_combout ;
wire \cpu|comb_932|Mux16~5_combout ;
wire \cpu|comb_932|Mux16~16_combout ;
wire \cpu|select_A|Q[10]~20_combout ;
wire \cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_A|Q~19_combout ;
wire \cpu|select_A|Q[10]~21_combout ;
wire \cpu|select_A|Q~70_combout ;
wire \cpu|comb_932|comb_22|union[10].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_932|Mux6~4_combout ;
wire \cpu|comb_932|Mux6~5_combout ;
wire \cpu|comb_932|Mux6~6_combout ;
wire \cpu|comb_932|Mux6~7_combout ;
wire \cpu|comb_932|Mux6~0_combout ;
wire \cpu|comb_932|Mux6~1_combout ;
wire \cpu|comb_932|Mux6~2_combout ;
wire \cpu|comb_932|Add0~71_combout ;
wire \cpu|comb_932|Mux6~3_combout ;
wire \cpu|comb_932|Mux6~8_combout ;
wire \cpu|comb_932|Mux6~9_combout ;
wire \cpu|comb_932|Mux6~10_combout ;
wire \cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RB[4]~12_combout ;
wire \cpu|CPR[4]~2_combout ;
wire \cpu|CPR[4]~3_combout ;
wire \cpu|CPR[4]~clkctrl_outclk ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[7]~40_combout ;
wire \cpu|select_RA|Q~41_combout ;
wire \cpu|select_RA|Q[7]~42_combout ;
wire \cpu|select_RA|Q[7]~43_combout ;
wire \cpu|select_RA|Q[7]~44_combout ;
wire \cpu|select_B|Q[7]~8_combout ;
wire \cpu|comb_932|Mux9~13_combout ;
wire \cpu|comb_932|Mux9~14_combout ;
wire \cpu|comb_932|Mux9~15_combout ;
wire \cpu|comb_932|Mux9~16_combout ;
wire \cpu|comb_932|Add0~56_combout ;
wire \cpu|comb_932|Mux9~9_combout ;
wire \cpu|comb_932|Mux9~10_combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_932|Mux9~11_combout ;
wire \cpu|comb_932|Mux9~12_combout ;
wire \cpu|comb_932|Mux9~17_combout ;
wire \cpu|comb_932|Mux9~8_combout ;
wire \cpu|comb_932|Mux9~18_combout ;
wire \cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_control_RA~13_combout ;
wire \cpu|select_control_RB[6]~15_combout ;
wire \cpu|select_control_RB[6]~16_combout ;
wire \cpu|select_RB|Q~38_combout ;
wire \cpu|select_RB|Q[6]~39_combout ;
wire \cpu|select_RB|Q[6]~37_combout ;
wire \cpu|select_RB|Q[6]~36_combout ;
wire \cpu|select_A|Q[6]~33_combout ;
wire \cpu|select_A|Q[6]~34_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_A|Q[6]~35_combout ;
wire \cpu|select_A|Q[6]~36_combout ;
wire \cpu|comb_932|Mux10~0_combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_932|Mux10~1_combout ;
wire \cpu|comb_932|Mux10~2_combout ;
wire \cpu|comb_932|Mux10~3_combout ;
wire \cpu|comb_932|Mux10~4_combout ;
wire \cpu|comb_932|Mux10~5_combout ;
wire \cpu|comb_932|Mux10~6_combout ;
wire \cpu|comb_932|Mux10~7_combout ;
wire \cpu|comb_932|Mux10~8_combout ;
wire \cpu|comb_932|Add0~51_combout ;
wire \cpu|comb_932|Mux10~9_combout ;
wire \cpu|comb_932|Mux10~10_combout ;
wire \cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RA[2]~10_combout ;
wire \cpu|select_control_RA[2]~32_combout ;
wire \cpu|select_control_RA[2]~33_combout ;
wire \cpu|select_RA|Q[1]~71_combout ;
wire \cpu|select_RA|Q~72_combout ;
wire \cpu|select_RA|Q[1]~70_combout ;
wire \cpu|select_RA|Q[1]~73_combout ;
wire \cpu|select_RA|Q[1]~74_combout ;
wire \cpu|select_B|Q[1]~26_combout ;
wire \cpu|comb_932|Add0~16_combout ;
wire \cpu|comb_932|Add0~17_combout ;
wire \cpu|comb_932|Add0~18_combout ;
wire \cpu|comb_932|Add6~2_combout ;
wire \cpu|comb_932|Add0~19_combout ;
wire \cpu|comb_932|Add0~20_combout ;
wire \cpu|comb_932|Mux15~5_combout ;
wire \cpu|comb_932|Mux15~6_combout ;
wire \cpu|comb_932|Mux15~7_combout ;
wire \cpu|comb_932|Mux15~8_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_932|Mux15~3_combout ;
wire \cpu|comb_932|F~1_combout ;
wire \cpu|comb_932|Mux15~1_combout ;
wire \cpu|comb_932|Mux15~2_combout ;
wire \cpu|comb_932|Mux15~4_combout ;
wire \cpu|comb_932|Mux15~9_combout ;
wire \cpu|comb_932|Mux15~0_combout ;
wire \cpu|comb_932|Mux15~10_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \cpu|select_A|Q[4]~44_combout ;
wire \cpu|select_A|Q[4]~45_combout ;
wire \cpu|select_A|Q[4]~47_combout ;
wire \cpu|comb_932|Mux12~0_combout ;
wire \cpu|comb_932|Mux12~5_combout ;
wire \cpu|comb_932|Mux12~6_combout ;
wire \cpu|comb_932|Mux12~7_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_932|Mux12~1_combout ;
wire \cpu|comb_932|Mux12~2_combout ;
wire \cpu|comb_932|Mux12~3_combout ;
wire \cpu|comb_932|Mux12~4_combout ;
wire \cpu|comb_932|Mux12~8_combout ;
wire \cpu|comb_932|Add0~41_combout ;
wire \cpu|comb_932|Mux12~9_combout ;
wire \cpu|comb_932|Mux12~10_combout ;
wire \cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_control_RA~26_combout ;
wire \cpu|select_control_RA~44_combout ;
wire \cpu|select_control_RA[1]~28_combout ;
wire \cpu|select_RA|Q[9]~30_combout ;
wire \cpu|select_RA|Q~31_combout ;
wire \cpu|select_RA|Q[9]~32_combout ;
wire \cpu|select_RA|Q[9]~33_combout ;
wire \cpu|select_RA|Q[9]~34_combout ;
wire \cpu|select_A|Q~71_combout ;
wire \cpu|select_A|Q~22_combout ;
wire \cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_A|Q[9]~23_combout ;
wire \cpu|select_A|Q[9]~24_combout ;
wire \cpu|comb_932|Mux7~4_combout ;
wire \cpu|comb_932|Mux7~5_combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_932|Mux7~6_combout ;
wire \cpu|comb_932|Mux7~7_combout ;
wire \cpu|comb_932|Add0~66_combout ;
wire \cpu|comb_932|Mux7~0_combout ;
wire \cpu|comb_932|Mux7~1_combout ;
wire \cpu|comb_932|Mux7~2_combout ;
wire \cpu|comb_932|Mux7~3_combout ;
wire \cpu|comb_932|Mux7~8_combout ;
wire \cpu|comb_932|Mux7~9_combout ;
wire \cpu|comb_932|Mux7~10_combout ;
wire \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|CPR[5]~5_combout ;
wire \cpu|CPR[5]~6_combout ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[3]~60_combout ;
wire \cpu|select_RA|Q[3]~63_combout ;
wire \cpu|select_RA|Q~62_combout ;
wire \cpu|select_RA|Q[3]~61_combout ;
wire \cpu|select_RA|Q[3]~64_combout ;
wire \cpu|select_B|Q[3]~17_combout ;
wire \cpu|select_B|Q[3]~18_combout ;
wire \cpu|select_B|Q[3]~19_combout ;
wire \cpu|comb_932|Add6~6_combout ;
wire \cpu|comb_932|Mux13~0_combout ;
wire \cpu|comb_932|Mux13~5_combout ;
wire \cpu|comb_932|Mux13~6_combout ;
wire \cpu|comb_932|Mux13~7_combout ;
wire \cpu|comb_932|Mux13~8_combout ;
wire \cpu|comb_932|Add0~34_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_932|Mux13~3_combout ;
wire \cpu|comb_932|Mux13~1_combout ;
wire \cpu|comb_932|Mux13~2_combout ;
wire \cpu|comb_932|Mux13~4_combout ;
wire \cpu|comb_932|Mux13~9_combout ;
wire \cpu|comb_932|Mux13~10_combout ;
wire \cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_control_RB[7]~20_combout ;
wire \cpu|CPR[7]~12_combout ;
wire \cpu|CPR[7]~13_combout ;
wire \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[8]~31_combout ;
wire \cpu|select_RB|Q[8]~29_combout ;
wire \cpu|select_RB|Q[8]~28_combout ;
wire \cpu|select_RB|Q~30_combout ;
wire \cpu|select_A|Q~25_combout ;
wire \cpu|select_A|Q[8]~26_combout ;
wire \cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|Q[8]~27_combout ;
wire \cpu|select_A|Q[8]~28_combout ;
wire \cpu|comb_932|Mux8~0_combout ;
wire \cpu|comb_932|Mux8~1_combout ;
wire \cpu|comb_932|Mux8~2_combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_932|Mux8~4_combout ;
wire \cpu|comb_932|Mux8~5_combout ;
wire \cpu|comb_932|Mux8~6_combout ;
wire \cpu|comb_932|Mux8~7_combout ;
wire \cpu|comb_932|Add0~61_combout ;
wire \cpu|comb_932|Mux8~3_combout ;
wire \cpu|comb_932|Mux8~8_combout ;
wire \cpu|comb_932|Mux8~9_combout ;
wire \cpu|comb_932|Mux8~10_combout ;
wire \cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_control_RA~9_combout ;
wire \cpu|CPR[3]~21_combout ;
wire \cpu|CPR[3]~22_combout ;
wire \cpu|CPR[3]~clkctrl_outclk ;
wire \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[11]~20_combout ;
wire \cpu|select_RA|Q[11]~21_combout ;
wire \cpu|select_RA|Q[11]~22_combout ;
wire \cpu|select_RA|Q[11]~23_combout ;
wire \cpu|select_RA|Q[11]~24_combout ;
wire \cpu|select_A|Q[11]~17_combout ;
wire \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_A|Q[11]~16_combout ;
wire \cpu|select_A|Q[11]~18_combout ;
wire \cpu|comb_932|Mux5~0_combout ;
wire \cpu|comb_932|Mux5~1_combout ;
wire \cpu|comb_932|Mux5~2_combout ;
wire \cpu|comb_932|Add0~76_combout ;
wire \cpu|comb_932|Mux5~3_combout ;
wire \cpu|comb_932|comb_22|union[11].row|union[0].unit|add|S~2_combout ;
wire \cpu|comb_932|Mux5~6_combout ;
wire \cpu|comb_932|Mux5~4_combout ;
wire \cpu|comb_932|Mux5~5_combout ;
wire \cpu|comb_932|Mux5~7_combout ;
wire \cpu|comb_932|Mux5~8_combout ;
wire \cpu|comb_932|Mux5~9_combout ;
wire \cpu|comb_932|Mux5~10_combout ;
wire \cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|control_singal~201_combout ;
wire \cpu|control_singal~109_combout ;
wire \cpu|control_singal~111_combout ;
wire \cpu|control_singal~112_combout ;
wire \cpu|control_singal~113_combout ;
wire \cpu|select_control_RB[4]~6_combout ;
wire \cpu|select_RB|Q~10_combout ;
wire \cpu|select_RB|Q[13]~11_combout ;
wire \cpu|select_RB|Q[13]~8_combout ;
wire \cpu|select_RB|Q[13]~9_combout ;
wire \cpu|comb_932|Add6~25 ;
wire \cpu|comb_932|Add6~26_combout ;
wire \cpu|comb_932|Mux3~4_combout ;
wire \cpu|comb_932|Mux3~5_combout ;
wire \cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[13].row|union[0].unit|add|S~2_combout ;
wire \cpu|comb_932|Mux3~6_combout ;
wire \cpu|comb_932|Mux3~7_combout ;
wire \cpu|comb_932|Add0~84_combout ;
wire \cpu|comb_932|Add0~85_combout ;
wire \cpu|comb_932|Add0~83_combout ;
wire \cpu|comb_932|Add0~82 ;
wire \cpu|comb_932|Add0~86_combout ;
wire \cpu|comb_932|Mux3~0_combout ;
wire \cpu|comb_932|Mux3~1_combout ;
wire \cpu|comb_932|Mux3~2_combout ;
wire \cpu|comb_932|Mux3~3_combout ;
wire \cpu|comb_932|Mux3~8_combout ;
wire \cpu|comb_932|Mux3~9_combout ;
wire \cpu|comb_932|Mux3~10_combout ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|control_singal~139_combout ;
wire \cpu|control_singal~140_combout ;
wire \cpu|control_singal~144_combout ;
wire \cpu|comb_932|Mux1~14_combout ;
wire \cpu|comb_932|Mux1~4_combout ;
wire \cpu|comb_932|Mux1~5_combout ;
wire \cpu|comb_932|Add6~27 ;
wire \cpu|comb_932|Add6~29 ;
wire \cpu|comb_932|Add6~30_combout ;
wire \cpu|comb_932|Mux1~12_combout ;
wire \cpu|comb_932|Mux1~15_combout ;
wire \cpu|comb_932|Add0~94_combout ;
wire \cpu|comb_932|Add0~102_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~8_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~7_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~9_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~5_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~4_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~3_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~1_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~2_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~6_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~13_combout ;
wire \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~14_combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~11_combout ;
wire \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~10_combout ;
wire \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~12_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~16_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~17_combout ;
wire \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|S~combout ;
wire \cpu|comb_932|comb_22|union[14].row|union[0].unit|add|C4~0_combout ;
wire \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~15_combout ;
wire \cpu|comb_932|Add0~93_combout ;
wire \cpu|comb_932|Add0~97_combout ;
wire \cpu|comb_932|Add0~98_combout ;
wire \cpu|comb_932|Add0~96_combout ;
wire \cpu|comb_932|Add6~28_combout ;
wire \cpu|comb_932|Add0~89_combout ;
wire \cpu|comb_932|Add0~90_combout ;
wire \cpu|comb_932|Add0~88_combout ;
wire \cpu|comb_932|Add0~87 ;
wire \cpu|comb_932|Add0~92 ;
wire \cpu|comb_932|Add0~99_combout ;
wire \cpu|comb_932|Add0~101_combout ;
wire \cpu|comb_932|Add0~95_combout ;
wire \cpu|comb_932|Mux1~6_combout ;
wire \cpu|comb_932|Mux1~7_combout ;
wire \cpu|comb_932|Mux1~8_combout ;
wire \cpu|comb_932|Mux1~9_combout ;
wire \cpu|comb_932|Mux1~10_combout ;
wire \cpu|comb_932|Mux1~11_combout ;
wire \cpu|comb_932|Mux1~13_combout ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|make_clock|always1~9_combout ;
wire \cpu|make_clock|always1~16_combout ;
wire \cpu|make_clock|always1~11_combout ;
wire \cpu|make_clock|always1~13_combout ;
wire \cpu|make_clock|always1~14_combout ;
wire \cpu|make_clock|Wx~0_combout ;
wire \cpu|make_clock|Wx~2_combout ;
wire \cpu|comb_932|Mux2~7_combout ;
wire \cpu|comb_932|Mux2~11_combout ;
wire \cpu|comb_932|Add0~91_combout ;
wire \cpu|comb_932|Mux2~19_combout ;
wire \cpu|comb_932|comb_22|union[14].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_932|Mux2~20_combout ;
wire \cpu|comb_932|Mux2~21_combout ;
wire \cpu|comb_932|Mux2~22_combout ;
wire \cpu|comb_932|Mux2~23_combout ;
wire \cpu|comb_932|Mux2~16_combout ;
wire \cpu|comb_932|Mux2~17_combout ;
wire \cpu|comb_932|Mux2~18_combout ;
wire \cpu|comb_932|Mux2~24_combout ;
wire \cpu|comb_932|Mux2~25_combout ;
wire \cpu|comb_932|Mux2~26_combout ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|make_clock|always1~5_combout ;
wire \cpu|make_clock|always1~6_combout ;
wire \cpu|make_clock|always1~7_combout ;
wire \cpu|make_clock|always1~8_combout ;
wire \cpu|make_clock|Add1~3_combout ;
wire \cpu|make_clock|always1~4_combout ;
wire \cpu|make_clock|num_P~4_combout ;
wire \cpu|make_clock|num_P~3_combout ;
wire \cpu|make_clock|Tx~1_combout ;
wire \cpu|CPIR~combout ;
wire \cpu|CPIR~clkctrl_outclk ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|control_singal~79_combout ;
wire \G~input_o ;
wire \CLK_SINGLESTEP~input_o ;
wire \CLK_CONTINUOUS~input_o ;
wire \CLK~0_combout ;
wire \CLK~combout ;
wire \cpu|make_clock|num_P[1]~5_combout ;
wire \altera_internal_jtag~TDO ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [5:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [15:0] \cpu|select_RB|Q ;
wire [15:0] \cpu|select_B|Q ;
wire [2:0] \cpu|select_control_RA_from_microInstruction3 ;
wire [2:0] \cpu|select_control_A ;
wire [1:0] \cpu|control_select_control_RB2 ;
wire [1:0] \cpu|control_select_control_RA2 ;
wire [7:0] \cpu|CPR ;
wire [4:0] \cpu|ALU_S ;
wire [1:0] \cpu|make_clock|num_P_down ;
wire [3:0] \cpu|make_clock|num_P ;
wire [1:0] \cpu|make_clock|Wx ;
wire [3:0] \cpu|make_clock|Tx ;
wire [3:0] \cpu|cpr_tow_four1|B ;
wire [15:0] \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [9:0] \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \cpu|select_A|Q ;
wire [15:0] \cpu|comb_932|F ;

wire [8:0] \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [8:0] \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [8:0] \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [8:0] \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;

assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];

assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];

assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [1];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [2];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [3];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [4];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [5];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [6];

assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [1];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [2];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [3];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [4];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [5];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [6];

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \P_RO~output (
	.i(!\cpu|make_clock|num_P [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(P_RO),
	.obar());
// synopsys translate_off
defparam \P_RO~output .bus_hold = "false";
defparam \P_RO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \P_RAMO~output (
	.i(\cpu|make_clock|num_P_down [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(P_RAMO),
	.obar());
// synopsys translate_off
defparam \P_RAMO~output .bus_hold = "false";
defparam \P_RAMO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \PCO[0]~output (
	.i(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[0]),
	.obar());
// synopsys translate_off
defparam \PCO[0]~output .bus_hold = "false";
defparam \PCO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \PCO[1]~output (
	.i(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[1]),
	.obar());
// synopsys translate_off
defparam \PCO[1]~output .bus_hold = "false";
defparam \PCO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \PCO[2]~output (
	.i(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[2]),
	.obar());
// synopsys translate_off
defparam \PCO[2]~output .bus_hold = "false";
defparam \PCO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \PCO[3]~output (
	.i(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[3]),
	.obar());
// synopsys translate_off
defparam \PCO[3]~output .bus_hold = "false";
defparam \PCO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \PCO[4]~output (
	.i(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[4]),
	.obar());
// synopsys translate_off
defparam \PCO[4]~output .bus_hold = "false";
defparam \PCO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \PCO[5]~output (
	.i(\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[5]),
	.obar());
// synopsys translate_off
defparam \PCO[5]~output .bus_hold = "false";
defparam \PCO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \PCO[6]~output (
	.i(\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[6]),
	.obar());
// synopsys translate_off
defparam \PCO[6]~output .bus_hold = "false";
defparam \PCO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \PCO[7]~output (
	.i(\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[7]),
	.obar());
// synopsys translate_off
defparam \PCO[7]~output .bus_hold = "false";
defparam \PCO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \PCO[8]~output (
	.i(\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[8]),
	.obar());
// synopsys translate_off
defparam \PCO[8]~output .bus_hold = "false";
defparam \PCO[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \PCO[9]~output (
	.i(\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[9]),
	.obar());
// synopsys translate_off
defparam \PCO[9]~output .bus_hold = "false";
defparam \PCO[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \PCO[10]~output (
	.i(\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[10]),
	.obar());
// synopsys translate_off
defparam \PCO[10]~output .bus_hold = "false";
defparam \PCO[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \PCO[11]~output (
	.i(\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[11]),
	.obar());
// synopsys translate_off
defparam \PCO[11]~output .bus_hold = "false";
defparam \PCO[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \PCO[12]~output (
	.i(\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[12]),
	.obar());
// synopsys translate_off
defparam \PCO[12]~output .bus_hold = "false";
defparam \PCO[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \PCO[13]~output (
	.i(\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[13]),
	.obar());
// synopsys translate_off
defparam \PCO[13]~output .bus_hold = "false";
defparam \PCO[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \PCO[14]~output (
	.i(\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[14]),
	.obar());
// synopsys translate_off
defparam \PCO[14]~output .bus_hold = "false";
defparam \PCO[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \PCO[15]~output (
	.i(\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[15]),
	.obar());
// synopsys translate_off
defparam \PCO[15]~output .bus_hold = "false";
defparam \PCO[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \R4O[0]~output (
	.i(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[0]),
	.obar());
// synopsys translate_off
defparam \R4O[0]~output .bus_hold = "false";
defparam \R4O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \R4O[1]~output (
	.i(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[1]),
	.obar());
// synopsys translate_off
defparam \R4O[1]~output .bus_hold = "false";
defparam \R4O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \R4O[2]~output (
	.i(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[2]),
	.obar());
// synopsys translate_off
defparam \R4O[2]~output .bus_hold = "false";
defparam \R4O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \R4O[3]~output (
	.i(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[3]),
	.obar());
// synopsys translate_off
defparam \R4O[3]~output .bus_hold = "false";
defparam \R4O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \R4O[4]~output (
	.i(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[4]),
	.obar());
// synopsys translate_off
defparam \R4O[4]~output .bus_hold = "false";
defparam \R4O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \R4O[5]~output (
	.i(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[5]),
	.obar());
// synopsys translate_off
defparam \R4O[5]~output .bus_hold = "false";
defparam \R4O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \R4O[6]~output (
	.i(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[6]),
	.obar());
// synopsys translate_off
defparam \R4O[6]~output .bus_hold = "false";
defparam \R4O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \R4O[7]~output (
	.i(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[7]),
	.obar());
// synopsys translate_off
defparam \R4O[7]~output .bus_hold = "false";
defparam \R4O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \R4O[8]~output (
	.i(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[8]),
	.obar());
// synopsys translate_off
defparam \R4O[8]~output .bus_hold = "false";
defparam \R4O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \R4O[9]~output (
	.i(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[9]),
	.obar());
// synopsys translate_off
defparam \R4O[9]~output .bus_hold = "false";
defparam \R4O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \R4O[10]~output (
	.i(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[10]),
	.obar());
// synopsys translate_off
defparam \R4O[10]~output .bus_hold = "false";
defparam \R4O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \R4O[11]~output (
	.i(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[11]),
	.obar());
// synopsys translate_off
defparam \R4O[11]~output .bus_hold = "false";
defparam \R4O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \R4O[12]~output (
	.i(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[12]),
	.obar());
// synopsys translate_off
defparam \R4O[12]~output .bus_hold = "false";
defparam \R4O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \R4O[13]~output (
	.i(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[13]),
	.obar());
// synopsys translate_off
defparam \R4O[13]~output .bus_hold = "false";
defparam \R4O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \R4O[14]~output (
	.i(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[14]),
	.obar());
// synopsys translate_off
defparam \R4O[14]~output .bus_hold = "false";
defparam \R4O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \R4O[15]~output (
	.i(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R4O[15]),
	.obar());
// synopsys translate_off
defparam \R4O[15]~output .bus_hold = "false";
defparam \R4O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \R5O[0]~output (
	.i(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[0]),
	.obar());
// synopsys translate_off
defparam \R5O[0]~output .bus_hold = "false";
defparam \R5O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \R5O[1]~output (
	.i(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[1]),
	.obar());
// synopsys translate_off
defparam \R5O[1]~output .bus_hold = "false";
defparam \R5O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \R5O[2]~output (
	.i(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[2]),
	.obar());
// synopsys translate_off
defparam \R5O[2]~output .bus_hold = "false";
defparam \R5O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \R5O[3]~output (
	.i(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[3]),
	.obar());
// synopsys translate_off
defparam \R5O[3]~output .bus_hold = "false";
defparam \R5O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \R5O[4]~output (
	.i(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[4]),
	.obar());
// synopsys translate_off
defparam \R5O[4]~output .bus_hold = "false";
defparam \R5O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \R5O[5]~output (
	.i(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[5]),
	.obar());
// synopsys translate_off
defparam \R5O[5]~output .bus_hold = "false";
defparam \R5O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \R5O[6]~output (
	.i(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[6]),
	.obar());
// synopsys translate_off
defparam \R5O[6]~output .bus_hold = "false";
defparam \R5O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N2
cycloneive_io_obuf \R5O[7]~output (
	.i(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[7]),
	.obar());
// synopsys translate_off
defparam \R5O[7]~output .bus_hold = "false";
defparam \R5O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \R5O[8]~output (
	.i(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[8]),
	.obar());
// synopsys translate_off
defparam \R5O[8]~output .bus_hold = "false";
defparam \R5O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \R5O[9]~output (
	.i(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[9]),
	.obar());
// synopsys translate_off
defparam \R5O[9]~output .bus_hold = "false";
defparam \R5O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \R5O[10]~output (
	.i(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[10]),
	.obar());
// synopsys translate_off
defparam \R5O[10]~output .bus_hold = "false";
defparam \R5O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \R5O[11]~output (
	.i(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[11]),
	.obar());
// synopsys translate_off
defparam \R5O[11]~output .bus_hold = "false";
defparam \R5O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \R5O[12]~output (
	.i(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[12]),
	.obar());
// synopsys translate_off
defparam \R5O[12]~output .bus_hold = "false";
defparam \R5O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \R5O[13]~output (
	.i(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[13]),
	.obar());
// synopsys translate_off
defparam \R5O[13]~output .bus_hold = "false";
defparam \R5O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N16
cycloneive_io_obuf \R5O[14]~output (
	.i(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[14]),
	.obar());
// synopsys translate_off
defparam \R5O[14]~output .bus_hold = "false";
defparam \R5O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \R5O[15]~output (
	.i(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R5O[15]),
	.obar());
// synopsys translate_off
defparam \R5O[15]~output .bus_hold = "false";
defparam \R5O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N9
cycloneive_io_obuf \R6O[0]~output (
	.i(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[0]),
	.obar());
// synopsys translate_off
defparam \R6O[0]~output .bus_hold = "false";
defparam \R6O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \R6O[1]~output (
	.i(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[1]),
	.obar());
// synopsys translate_off
defparam \R6O[1]~output .bus_hold = "false";
defparam \R6O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \R6O[2]~output (
	.i(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[2]),
	.obar());
// synopsys translate_off
defparam \R6O[2]~output .bus_hold = "false";
defparam \R6O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \R6O[3]~output (
	.i(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[3]),
	.obar());
// synopsys translate_off
defparam \R6O[3]~output .bus_hold = "false";
defparam \R6O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \R6O[4]~output (
	.i(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[4]),
	.obar());
// synopsys translate_off
defparam \R6O[4]~output .bus_hold = "false";
defparam \R6O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \R6O[5]~output (
	.i(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[5]),
	.obar());
// synopsys translate_off
defparam \R6O[5]~output .bus_hold = "false";
defparam \R6O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneive_io_obuf \R6O[6]~output (
	.i(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[6]),
	.obar());
// synopsys translate_off
defparam \R6O[6]~output .bus_hold = "false";
defparam \R6O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \R6O[7]~output (
	.i(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[7]),
	.obar());
// synopsys translate_off
defparam \R6O[7]~output .bus_hold = "false";
defparam \R6O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \R6O[8]~output (
	.i(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[8]),
	.obar());
// synopsys translate_off
defparam \R6O[8]~output .bus_hold = "false";
defparam \R6O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N16
cycloneive_io_obuf \R6O[9]~output (
	.i(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[9]),
	.obar());
// synopsys translate_off
defparam \R6O[9]~output .bus_hold = "false";
defparam \R6O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \R6O[10]~output (
	.i(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[10]),
	.obar());
// synopsys translate_off
defparam \R6O[10]~output .bus_hold = "false";
defparam \R6O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \R6O[11]~output (
	.i(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[11]),
	.obar());
// synopsys translate_off
defparam \R6O[11]~output .bus_hold = "false";
defparam \R6O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \R6O[12]~output (
	.i(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[12]),
	.obar());
// synopsys translate_off
defparam \R6O[12]~output .bus_hold = "false";
defparam \R6O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \R6O[13]~output (
	.i(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[13]),
	.obar());
// synopsys translate_off
defparam \R6O[13]~output .bus_hold = "false";
defparam \R6O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \R6O[14]~output (
	.i(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[14]),
	.obar());
// synopsys translate_off
defparam \R6O[14]~output .bus_hold = "false";
defparam \R6O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \R6O[15]~output (
	.i(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[15]),
	.obar());
// synopsys translate_off
defparam \R6O[15]~output .bus_hold = "false";
defparam \R6O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \R7O[0]~output (
	.i(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[0]),
	.obar());
// synopsys translate_off
defparam \R7O[0]~output .bus_hold = "false";
defparam \R7O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N9
cycloneive_io_obuf \R7O[1]~output (
	.i(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[1]),
	.obar());
// synopsys translate_off
defparam \R7O[1]~output .bus_hold = "false";
defparam \R7O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \R7O[2]~output (
	.i(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[2]),
	.obar());
// synopsys translate_off
defparam \R7O[2]~output .bus_hold = "false";
defparam \R7O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \R7O[3]~output (
	.i(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[3]),
	.obar());
// synopsys translate_off
defparam \R7O[3]~output .bus_hold = "false";
defparam \R7O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \R7O[4]~output (
	.i(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[4]),
	.obar());
// synopsys translate_off
defparam \R7O[4]~output .bus_hold = "false";
defparam \R7O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \R7O[5]~output (
	.i(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[5]),
	.obar());
// synopsys translate_off
defparam \R7O[5]~output .bus_hold = "false";
defparam \R7O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \R7O[6]~output (
	.i(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[6]),
	.obar());
// synopsys translate_off
defparam \R7O[6]~output .bus_hold = "false";
defparam \R7O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \R7O[7]~output (
	.i(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[7]),
	.obar());
// synopsys translate_off
defparam \R7O[7]~output .bus_hold = "false";
defparam \R7O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \R7O[8]~output (
	.i(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[8]),
	.obar());
// synopsys translate_off
defparam \R7O[8]~output .bus_hold = "false";
defparam \R7O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \R7O[9]~output (
	.i(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[9]),
	.obar());
// synopsys translate_off
defparam \R7O[9]~output .bus_hold = "false";
defparam \R7O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \R7O[10]~output (
	.i(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[10]),
	.obar());
// synopsys translate_off
defparam \R7O[10]~output .bus_hold = "false";
defparam \R7O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \R7O[11]~output (
	.i(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[11]),
	.obar());
// synopsys translate_off
defparam \R7O[11]~output .bus_hold = "false";
defparam \R7O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \R7O[12]~output (
	.i(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[12]),
	.obar());
// synopsys translate_off
defparam \R7O[12]~output .bus_hold = "false";
defparam \R7O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \R7O[13]~output (
	.i(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[13]),
	.obar());
// synopsys translate_off
defparam \R7O[13]~output .bus_hold = "false";
defparam \R7O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \R7O[14]~output (
	.i(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[14]),
	.obar());
// synopsys translate_off
defparam \R7O[14]~output .bus_hold = "false";
defparam \R7O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \R7O[15]~output (
	.i(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[15]),
	.obar());
// synopsys translate_off
defparam \R7O[15]~output .bus_hold = "false";
defparam \R7O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \T0O~output (
	.i(\cpu|make_clock|Tx [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T0O),
	.obar());
// synopsys translate_off
defparam \T0O~output .bus_hold = "false";
defparam \T0O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \T1O~output (
	.i(\cpu|make_clock|Tx [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T1O),
	.obar());
// synopsys translate_off
defparam \T1O~output .bus_hold = "false";
defparam \T1O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N16
cycloneive_io_obuf \T2O~output (
	.i(\cpu|make_clock|Tx [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T2O),
	.obar());
// synopsys translate_off
defparam \T2O~output .bus_hold = "false";
defparam \T2O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \T3O~output (
	.i(\cpu|make_clock|Tx [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T3O),
	.obar());
// synopsys translate_off
defparam \T3O~output .bus_hold = "false";
defparam \T3O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \W0O~output (
	.i(!\cpu|make_clock|Wx [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(W0O),
	.obar());
// synopsys translate_off
defparam \W0O~output .bus_hold = "false";
defparam \W0O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \W1O~output (
	.i(\cpu|make_clock|Wx [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(W1O),
	.obar());
// synopsys translate_off
defparam \W1O~output .bus_hold = "false";
defparam \W1O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \CPPCO~output (
	.i(\cpu|CPPC~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPPCO),
	.obar());
// synopsys translate_off
defparam \CPPCO~output .bus_hold = "false";
defparam \CPPCO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \cpu|make_clock|num_P[0]~6 (
// Equation(s):
// \cpu|make_clock|num_P[0]~6_combout  = !\cpu|make_clock|num_P [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|make_clock|num_P [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|make_clock|num_P[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|num_P[0]~6 .lut_mask = 16'h0F0F;
defparam \cpu|make_clock|num_P[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \cpu|make_clock|num_P[0] (
	.clk(\CLK~combout ),
	.d(\cpu|make_clock|num_P[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock|num_P [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock|num_P[0] .is_wysiwyg = "true";
defparam \cpu|make_clock|num_P[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \cpu|make_clock|Add1~4 (
// Equation(s):
// \cpu|make_clock|Add1~4_combout  = \cpu|make_clock|num_P~3_combout  $ (((\cpu|make_clock|num_P [0]) # (\cpu|make_clock|num_P [1])))

	.dataa(\cpu|make_clock|num_P [0]),
	.datab(gnd),
	.datac(\cpu|make_clock|num_P~3_combout ),
	.datad(\cpu|make_clock|num_P [1]),
	.cin(gnd),
	.combout(\cpu|make_clock|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|Add1~4 .lut_mask = 16'h0F5A;
defparam \cpu|make_clock|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \cpu|make_clock|num_P[2] (
	.clk(\CLK~combout ),
	.d(\cpu|make_clock|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock|num_P [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock|num_P[2] .is_wysiwyg = "true";
defparam \cpu|make_clock|num_P[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \cpu|make_clock|always1~10 (
// Equation(s):
// \cpu|make_clock|always1~10_combout  = (!\cpu|make_clock|num_P [0] & !\cpu|make_clock|num_P [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|make_clock|num_P [0]),
	.datad(\cpu|make_clock|num_P [1]),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~10 .lut_mask = 16'h000F;
defparam \cpu|make_clock|always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \cpu|make_clock|always1~15 (
// Equation(s):
// \cpu|make_clock|always1~15_combout  = (!\cpu|make_clock|num_P [3] & (\cpu|make_clock|Wx [1] & (!\cpu|make_clock|num_P [2] & \cpu|make_clock|always1~10_combout )))

	.dataa(\cpu|make_clock|num_P [3]),
	.datab(\cpu|make_clock|Wx [1]),
	.datac(\cpu|make_clock|num_P [2]),
	.datad(\cpu|make_clock|always1~10_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~15 .lut_mask = 16'h0400;
defparam \cpu|make_clock|always1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \cpu|make_clock|num_P~2 (
// Equation(s):
// \cpu|make_clock|num_P~2_combout  = ((\cpu|make_clock|always1~4_combout  & (\cpu|make_clock|always1~9_combout  & !\cpu|make_clock|num_P [2]))) # (!\cpu|make_clock|num_P [3])

	.dataa(\cpu|make_clock|always1~4_combout ),
	.datab(\cpu|make_clock|num_P [3]),
	.datac(\cpu|make_clock|always1~9_combout ),
	.datad(\cpu|make_clock|num_P [2]),
	.cin(gnd),
	.combout(\cpu|make_clock|num_P~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|num_P~2 .lut_mask = 16'h33B3;
defparam \cpu|make_clock|num_P~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \cpu|make_clock|Tx~2 (
// Equation(s):
// \cpu|make_clock|Tx~2_combout  = (\cpu|make_clock|num_P~3_combout  & (!\cpu|make_clock|always1~8_combout  & (!\cpu|make_clock|num_P~2_combout  & \cpu|make_clock|always1~10_combout ))) # (!\cpu|make_clock|num_P~3_combout  & 
// (!\cpu|make_clock|always1~10_combout  & ((\cpu|make_clock|always1~8_combout ) # (\cpu|make_clock|num_P~2_combout ))))

	.dataa(\cpu|make_clock|num_P~3_combout ),
	.datab(\cpu|make_clock|always1~8_combout ),
	.datac(\cpu|make_clock|num_P~2_combout ),
	.datad(\cpu|make_clock|always1~10_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|Tx~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|Tx~2 .lut_mask = 16'h0254;
defparam \cpu|make_clock|Tx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \cpu|make_clock|Add1~2 (
// Equation(s):
// \cpu|make_clock|Add1~2_combout  = \cpu|make_clock|num_P [0] $ (\cpu|make_clock|num_P [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|make_clock|num_P [0]),
	.datad(\cpu|make_clock|num_P [1]),
	.cin(gnd),
	.combout(\cpu|make_clock|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|Add1~2 .lut_mask = 16'h0FF0;
defparam \cpu|make_clock|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \cpu|make_clock|Tx[2] (
	.clk(\CLK~combout ),
	.d(\cpu|make_clock|Tx~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|make_clock|Add1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock|Tx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock|Tx[2] .is_wysiwyg = "true";
defparam \cpu|make_clock|Tx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \cpu|make_clock|Tx~0 (
// Equation(s):
// \cpu|make_clock|Tx~0_combout  = (\cpu|make_clock|num_P~3_combout  & (\cpu|make_clock|always1~10_combout  & ((\cpu|make_clock|always1~8_combout ) # (\cpu|make_clock|num_P~2_combout )))) # (!\cpu|make_clock|num_P~3_combout  & 
// (!\cpu|make_clock|always1~8_combout  & (!\cpu|make_clock|num_P~2_combout  & !\cpu|make_clock|always1~10_combout )))

	.dataa(\cpu|make_clock|num_P~3_combout ),
	.datab(\cpu|make_clock|always1~8_combout ),
	.datac(\cpu|make_clock|num_P~2_combout ),
	.datad(\cpu|make_clock|always1~10_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|Tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|Tx~0 .lut_mask = 16'hA801;
defparam \cpu|make_clock|Tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \cpu|make_clock|Tx[0] (
	.clk(\CLK~combout ),
	.d(\cpu|make_clock|Tx~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|make_clock|Add1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock|Tx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock|Tx[0] .is_wysiwyg = "true";
defparam \cpu|make_clock|Tx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \cpu|make_clock|always1~12 (
// Equation(s):
// \cpu|make_clock|always1~12_combout  = (!\cpu|make_clock|num_P [3] & \cpu|make_clock|num_P [2])

	.dataa(\cpu|make_clock|num_P [3]),
	.datab(gnd),
	.datac(\cpu|make_clock|num_P [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~12 .lut_mask = 16'h5050;
defparam \cpu|make_clock|always1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \cpu|make_clock|always1~17 (
// Equation(s):
// \cpu|make_clock|always1~17_combout  = (!\cpu|make_clock|Wx [0] & (\cpu|make_clock|always1~12_combout  & (!\cpu|make_clock|num_P [0] & !\cpu|make_clock|num_P [1])))

	.dataa(\cpu|make_clock|Wx [0]),
	.datab(\cpu|make_clock|always1~12_combout ),
	.datac(\cpu|make_clock|num_P [0]),
	.datad(\cpu|make_clock|num_P [1]),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~17 .lut_mask = 16'h0004;
defparam \cpu|make_clock|always1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \cpu|make_clock|Wx~1 (
// Equation(s):
// \cpu|make_clock|Wx~1_combout  = (\cpu|make_clock|Wx~0_combout  & ((\cpu|make_clock|always1~17_combout ) # ((!\cpu|make_clock|always1~15_combout  & \cpu|make_clock|Wx [0]))))

	.dataa(\cpu|make_clock|always1~15_combout ),
	.datab(\cpu|make_clock|Wx~0_combout ),
	.datac(\cpu|make_clock|Wx [0]),
	.datad(\cpu|make_clock|always1~17_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|Wx~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|Wx~1 .lut_mask = 16'hCC40;
defparam \cpu|make_clock|Wx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N27
dffeas \cpu|make_clock|Wx[0] (
	.clk(\CLK~combout ),
	.d(\cpu|make_clock|Wx~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock|Wx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock|Wx[0] .is_wysiwyg = "true";
defparam \cpu|make_clock|Wx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \cpu|select_control_A[1]~5 (
// Equation(s):
// \cpu|select_control_A[1]~5_combout  = (\cpu|make_clock|Wx [0]) # ((!\cpu|make_clock|Tx [2] & (!\cpu|make_clock|Tx [1] & !\cpu|make_clock|Tx [0])))

	.dataa(\cpu|make_clock|Tx [2]),
	.datab(\cpu|make_clock|Tx [1]),
	.datac(\cpu|make_clock|Tx [0]),
	.datad(\cpu|make_clock|Wx [0]),
	.cin(gnd),
	.combout(\cpu|select_control_A[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_A[1]~5 .lut_mask = 16'hFF01;
defparam \cpu|select_control_A[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \cpu|make_clock|Tx~3 (
// Equation(s):
// \cpu|make_clock|Tx~3_combout  = (\cpu|make_clock|always1~8_combout  & (\cpu|make_clock|num_P~3_combout  $ (((\cpu|make_clock|always1~10_combout ))))) # (!\cpu|make_clock|always1~8_combout  & (\cpu|make_clock|num_P~2_combout  & 
// (\cpu|make_clock|num_P~3_combout  $ (\cpu|make_clock|always1~10_combout ))))

	.dataa(\cpu|make_clock|num_P~3_combout ),
	.datab(\cpu|make_clock|always1~8_combout ),
	.datac(\cpu|make_clock|num_P~2_combout ),
	.datad(\cpu|make_clock|always1~10_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|Tx~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|Tx~3 .lut_mask = 16'h54A8;
defparam \cpu|make_clock|Tx~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \cpu|make_clock|Tx[3] (
	.clk(\CLK~combout ),
	.d(\cpu|make_clock|Tx~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|make_clock|Add1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock|Tx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock|Tx[3] .is_wysiwyg = "true";
defparam \cpu|make_clock|Tx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \cpu|control_singal~56 (
// Equation(s):
// \cpu|control_singal~56_combout  = (!\cpu|make_clock|Tx [0] & (!\cpu|make_clock|Tx [2] & !\cpu|make_clock|Tx [3]))

	.dataa(\cpu|make_clock|Tx [0]),
	.datab(gnd),
	.datac(\cpu|make_clock|Tx [2]),
	.datad(\cpu|make_clock|Tx [3]),
	.cin(gnd),
	.combout(\cpu|control_singal~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~56 .lut_mask = 16'h0005;
defparam \cpu|control_singal~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \cpu|control_singal~53 (
// Equation(s):
// \cpu|control_singal~53_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ) # ((!\cpu|make_clock|Tx [1] & ((\cpu|control_singal~56_combout ) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|control_singal~56_combout ),
	.datab(\cpu|make_clock|Tx [1]),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~53 .lut_mask = 16'hF2F3;
defparam \cpu|control_singal~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \cpu|control_singal~127 (
// Equation(s):
// \cpu|control_singal~127_combout  = (\cpu|make_clock|Tx [0] & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q )) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & 
// (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|make_clock|Tx [0]),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~127 .lut_mask = 16'h4020;
defparam \cpu|control_singal~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneive_lcell_comb \cpu|control_singal~74 (
// Equation(s):
// \cpu|control_singal~74_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~74 .lut_mask = 16'hF000;
defparam \cpu|control_singal~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \cpu|control_singal~86 (
// Equation(s):
// \cpu|control_singal~86_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~86 .lut_mask = 16'h0040;
defparam \cpu|control_singal~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \cpu|control_singal~90 (
// Equation(s):
// \cpu|control_singal~90_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~90 .lut_mask = 16'h0C0C;
defparam \cpu|control_singal~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \cpu|control_singal~75 (
// Equation(s):
// \cpu|control_singal~75_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~75 .lut_mask = 16'h3030;
defparam \cpu|control_singal~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \cpu|control_singal~124 (
// Equation(s):
// \cpu|control_singal~124_combout  = ((!\cpu|control_singal~86_combout  & ((!\cpu|control_singal~75_combout ) # (!\cpu|control_singal~90_combout )))) # (!\cpu|control_singal~74_combout )

	.dataa(\cpu|control_singal~74_combout ),
	.datab(\cpu|control_singal~86_combout ),
	.datac(\cpu|control_singal~90_combout ),
	.datad(\cpu|control_singal~75_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~124 .lut_mask = 16'h5777;
defparam \cpu|control_singal~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \cpu|control_singal~80 (
// Equation(s):
// \cpu|control_singal~80_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~80 .lut_mask = 16'h0808;
defparam \cpu|control_singal~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \cpu|control_singal~81 (
// Equation(s):
// \cpu|control_singal~81_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~81 .lut_mask = 16'h0F00;
defparam \cpu|control_singal~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \cpu|control_singal~125 (
// Equation(s):
// \cpu|control_singal~125_combout  = (\cpu|control_singal~124_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # ((!\cpu|control_singal~81_combout ) # (!\cpu|control_singal~80_combout ))))

	.dataa(\cpu|control_singal~124_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|control_singal~80_combout ),
	.datad(\cpu|control_singal~81_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~125 .lut_mask = 16'h8AAA;
defparam \cpu|control_singal~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \cpu|control_singal~85 (
// Equation(s):
// \cpu|control_singal~85_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~85 .lut_mask = 16'h4000;
defparam \cpu|control_singal~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \cpu|control_singal~193 (
// Equation(s):
// \cpu|control_singal~193_combout  = ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q )

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~193_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~193 .lut_mask = 16'hDFFF;
defparam \cpu|control_singal~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \cpu|control_singal~77 (
// Equation(s):
// \cpu|control_singal~77_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [3])

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|make_clock|Tx [3]),
	.cin(gnd),
	.combout(\cpu|control_singal~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~77 .lut_mask = 16'hAA00;
defparam \cpu|control_singal~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneive_lcell_comb \cpu|control_singal~123 (
// Equation(s):
// \cpu|control_singal~123_combout  = (\cpu|control_singal~81_combout  & (!\cpu|control_singal~86_combout  & ((\cpu|control_singal~193_combout ) # (!\cpu|control_singal~77_combout )))) # (!\cpu|control_singal~81_combout  & (((\cpu|control_singal~193_combout 
// ) # (!\cpu|control_singal~77_combout ))))

	.dataa(\cpu|control_singal~81_combout ),
	.datab(\cpu|control_singal~86_combout ),
	.datac(\cpu|control_singal~193_combout ),
	.datad(\cpu|control_singal~77_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~123 .lut_mask = 16'h7077;
defparam \cpu|control_singal~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \cpu|control_singal~194 (
// Equation(s):
// \cpu|control_singal~194_combout  = (\cpu|control_singal~125_combout  & (\cpu|control_singal~123_combout  & ((!\cpu|control_singal~85_combout ) # (!\cpu|make_clock|Tx [2]))))

	.dataa(\cpu|make_clock|Tx [2]),
	.datab(\cpu|control_singal~125_combout ),
	.datac(\cpu|control_singal~85_combout ),
	.datad(\cpu|control_singal~123_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~194_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~194 .lut_mask = 16'h4C00;
defparam \cpu|control_singal~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \cpu|control_singal~87 (
// Equation(s):
// \cpu|control_singal~87_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q )

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(gnd),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~87 .lut_mask = 16'h0505;
defparam \cpu|control_singal~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \cpu|control_singal~128 (
// Equation(s):
// \cpu|control_singal~128_combout  = (\cpu|make_clock|Wx [1] & (((\cpu|control_singal~127_combout  & \cpu|control_singal~87_combout )) # (!\cpu|control_singal~194_combout )))

	.dataa(\cpu|control_singal~127_combout ),
	.datab(\cpu|control_singal~194_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|control_singal~87_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~128 .lut_mask = 16'hB030;
defparam \cpu|control_singal~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \cpu|select_control_A[2] (
// Equation(s):
// \cpu|select_control_A [2] = (\cpu|control_singal~128_combout ) # ((!\cpu|make_clock|Wx [0] & ((\cpu|make_clock|Tx [2]) # (\cpu|make_clock|Tx [0]))))

	.dataa(\cpu|control_singal~128_combout ),
	.datab(\cpu|make_clock|Tx [2]),
	.datac(\cpu|make_clock|Tx [0]),
	.datad(\cpu|make_clock|Wx [0]),
	.cin(gnd),
	.combout(\cpu|select_control_A [2]),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_A[2] .lut_mask = 16'hAAFE;
defparam \cpu|select_control_A[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \cpu|control_singal~94 (
// Equation(s):
// \cpu|control_singal~94_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~94 .lut_mask = 16'hC0C0;
defparam \cpu|control_singal~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \cpu|control_singal~96 (
// Equation(s):
// \cpu|control_singal~96_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|control_singal~94_combout )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|control_singal~94_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~96 .lut_mask = 16'h4000;
defparam \cpu|control_singal~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \cpu|control_singal~126 (
// Equation(s):
// \cpu|control_singal~126_combout  = (\cpu|control_singal~194_combout  & ((!\cpu|make_clock|Tx [2]) # (!\cpu|control_singal~96_combout )))

	.dataa(\cpu|control_singal~194_combout ),
	.datab(\cpu|control_singal~96_combout ),
	.datac(\cpu|make_clock|Tx [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~126 .lut_mask = 16'h2A2A;
defparam \cpu|control_singal~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \cpu|control_singal~121 (
// Equation(s):
// \cpu|control_singal~121_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|control_singal~81_combout  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|control_singal~81_combout ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~121 .lut_mask = 16'h0020;
defparam \cpu|control_singal~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \cpu|select_control_B[1]~22 (
// Equation(s):
// \cpu|select_control_B[1]~22_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_B[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[1]~22 .lut_mask = 16'h00CC;
defparam \cpu|select_control_B[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \cpu|control_singal~70 (
// Equation(s):
// \cpu|control_singal~70_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [0])

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~70 .lut_mask = 16'hAA00;
defparam \cpu|control_singal~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \cpu|CPPC~0 (
// Equation(s):
// \cpu|CPPC~0_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [2])))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [2]),
	.cin(gnd),
	.combout(\cpu|CPPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPPC~0 .lut_mask = 16'h0800;
defparam \cpu|CPPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \cpu|control_singal~120 (
// Equation(s):
// \cpu|control_singal~120_combout  = (\cpu|CPPC~0_combout ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|control_singal~70_combout )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|control_singal~70_combout ),
	.datad(\cpu|CPPC~0_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~120 .lut_mask = 16'hFF10;
defparam \cpu|control_singal~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \cpu|control_singal~122 (
// Equation(s):
// \cpu|control_singal~122_combout  = (\cpu|control_singal~121_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_B[1]~22_combout  & \cpu|control_singal~120_combout )))) # (!\cpu|control_singal~121_combout  & 
// (((\cpu|select_control_B[1]~22_combout  & \cpu|control_singal~120_combout ))))

	.dataa(\cpu|control_singal~121_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_control_B[1]~22_combout ),
	.datad(\cpu|control_singal~120_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~122 .lut_mask = 16'hF888;
defparam \cpu|control_singal~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \cpu|select_control_A[1] (
// Equation(s):
// \cpu|select_control_A [1] = ((\cpu|make_clock|Wx [1] & ((\cpu|control_singal~122_combout ) # (!\cpu|control_singal~126_combout )))) # (!\cpu|select_control_A[1]~5_combout )

	.dataa(\cpu|control_singal~126_combout ),
	.datab(\cpu|make_clock|Wx [1]),
	.datac(\cpu|select_control_A[1]~5_combout ),
	.datad(\cpu|control_singal~122_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_A [1]),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_A[1] .lut_mask = 16'hCF4F;
defparam \cpu|select_control_A[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \cpu|select_control_A[0]~6 (
// Equation(s):
// \cpu|select_control_A[0]~6_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|make_clock|Tx [1] & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  $ (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|select_control_A[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_A[0]~6 .lut_mask = 16'h1400;
defparam \cpu|select_control_A[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \cpu|control_singal~189 (
// Equation(s):
// \cpu|control_singal~189_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|control_singal~77_combout  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|control_singal~77_combout ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~189_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~189 .lut_mask = 16'h2000;
defparam \cpu|control_singal~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \cpu|select_control_A[0]~7 (
// Equation(s):
// \cpu|select_control_A[0]~7_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|make_clock|Tx [2] & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q )))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (((\cpu|control_singal~70_combout  & 
// !\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|make_clock|Tx [2]),
	.datac(\cpu|control_singal~70_combout ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_A[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_A[0]~7 .lut_mask = 16'h8850;
defparam \cpu|select_control_A[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \cpu|select_control_A[0]~8 (
// Equation(s):
// \cpu|select_control_A[0]~8_combout  = (\cpu|select_control_A[0]~6_combout ) # ((\cpu|control_singal~189_combout ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_A[0]~7_combout )))

	.dataa(\cpu|select_control_A[0]~6_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|control_singal~189_combout ),
	.datad(\cpu|select_control_A[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_A[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_A[0]~8 .lut_mask = 16'hFBFA;
defparam \cpu|select_control_A[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \cpu|select_control_A[2]~9 (
// Equation(s):
// \cpu|select_control_A[2]~9_combout  = (\cpu|make_clock|Wx [0]) # ((!\cpu|make_clock|Tx [2] & !\cpu|make_clock|Tx [0]))

	.dataa(gnd),
	.datab(\cpu|make_clock|Tx [2]),
	.datac(\cpu|make_clock|Tx [0]),
	.datad(\cpu|make_clock|Wx [0]),
	.cin(gnd),
	.combout(\cpu|select_control_A[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_A[2]~9 .lut_mask = 16'hFF03;
defparam \cpu|select_control_A[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \cpu|select_control_A[0]~10 (
// Equation(s):
// \cpu|select_control_A[0]~10_combout  = ((\cpu|select_control_A[0]~8_combout  & (\cpu|make_clock|Wx [1] & \cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ))) # (!\cpu|select_control_A[2]~9_combout )

	.dataa(\cpu|select_control_A[0]~8_combout ),
	.datab(\cpu|make_clock|Wx [1]),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_A[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_A[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_A[0]~10 .lut_mask = 16'h80FF;
defparam \cpu|select_control_A[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~0 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~0_combout  = (!\cpu|select_control_A [2] & (!\cpu|select_control_A [1] & \cpu|select_control_A[0]~10_combout ))

	.dataa(gnd),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_control_A [1]),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~0 .lut_mask = 16'h0300;
defparam \cpu|select_A|three_two_translator|15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~2 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~2_combout  = (\cpu|select_control_A [2] & (\cpu|select_control_A [1] & \cpu|select_control_A[0]~10_combout ))

	.dataa(gnd),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_control_A [1]),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~2 .lut_mask = 16'hC000;
defparam \cpu|select_A|three_two_translator|15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~3 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~3_combout  = (!\cpu|select_control_A[0]~10_combout  & (!\cpu|select_control_A [1] & !\cpu|select_control_A [2]))

	.dataa(gnd),
	.datab(\cpu|select_control_A[0]~10_combout ),
	.datac(\cpu|select_control_A [1]),
	.datad(\cpu|select_control_A [2]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~3 .lut_mask = 16'h0003;
defparam \cpu|select_A|three_two_translator|15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \cpu|select_control_A[0]~4 (
// Equation(s):
// \cpu|select_control_A[0]~4_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Wx [1])

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_A[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_A[0]~4 .lut_mask = 16'hC0C0;
defparam \cpu|select_control_A[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \cpu|control_singal~71 (
// Equation(s):
// \cpu|control_singal~71_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [0])

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~71 .lut_mask = 16'h5500;
defparam \cpu|control_singal~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \cpu|control_singal~2 (
// Equation(s):
// \cpu|control_singal~2_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|control_singal~71_combout )) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|control_singal~70_combout )))

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|control_singal~71_combout ),
	.datad(\cpu|control_singal~70_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~2 .lut_mask = 16'hF3C0;
defparam \cpu|control_singal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \cpu|control_singal~72 (
// Equation(s):
// \cpu|control_singal~72_combout  = (\cpu|control_singal~2_combout ) # ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|make_clock|Tx [1]))

	.dataa(\cpu|control_singal~2_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(gnd),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~72 .lut_mask = 16'hEEAA;
defparam \cpu|control_singal~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \cpu|control_singal~73 (
// Equation(s):
// \cpu|control_singal~73_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [1]))

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~73 .lut_mask = 16'h0300;
defparam \cpu|control_singal~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \cpu|control_singal~1 (
// Equation(s):
// \cpu|control_singal~1_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|control_singal~73_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|control_singal~72_combout ))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(gnd),
	.datac(\cpu|control_singal~72_combout ),
	.datad(\cpu|control_singal~73_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~1 .lut_mask = 16'hFA50;
defparam \cpu|control_singal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \cpu|control_singal~188 (
// Equation(s):
// \cpu|control_singal~188_combout  = (\cpu|control_singal~1_combout ) # ((\cpu|control_singal~75_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [1])))

	.dataa(\cpu|control_singal~75_combout ),
	.datab(\cpu|control_singal~1_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~188_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~188 .lut_mask = 16'hECCC;
defparam \cpu|control_singal~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \cpu|control_singal~76 (
// Equation(s):
// \cpu|control_singal~76_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [3])))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [3]),
	.cin(gnd),
	.combout(\cpu|control_singal~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~76 .lut_mask = 16'h0400;
defparam \cpu|control_singal~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \cpu|control_singal~0 (
// Equation(s):
// \cpu|control_singal~0_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|control_singal~76_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|control_singal~188_combout ))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(gnd),
	.datac(\cpu|control_singal~188_combout ),
	.datad(\cpu|control_singal~76_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~0 .lut_mask = 16'hFA50;
defparam \cpu|control_singal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \cpu|CPPC~1 (
// Equation(s):
// \cpu|CPPC~1_combout  = (\cpu|control_singal~189_combout ) # ((\cpu|control_singal~0_combout ) # ((\cpu|CPPC~0_combout  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|control_singal~189_combout ),
	.datab(\cpu|CPPC~0_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|control_singal~0_combout ),
	.cin(gnd),
	.combout(\cpu|CPPC~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPPC~1 .lut_mask = 16'hFFEA;
defparam \cpu|CPPC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \cpu|control_singal~69 (
// Equation(s):
// \cpu|control_singal~69_combout  = (\cpu|make_clock|Tx [2] & !\cpu|make_clock|Wx [0])

	.dataa(gnd),
	.datab(\cpu|make_clock|Tx [2]),
	.datac(gnd),
	.datad(\cpu|make_clock|Wx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~69 .lut_mask = 16'h00CC;
defparam \cpu|control_singal~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \cpu|CPPC (
// Equation(s):
// \cpu|CPPC~combout  = LCELL((!\cpu|make_clock|num_P [1] & ((\cpu|control_singal~69_combout ) # ((\cpu|select_control_A[0]~4_combout  & \cpu|CPPC~1_combout )))))

	.dataa(\cpu|make_clock|num_P [1]),
	.datab(\cpu|select_control_A[0]~4_combout ),
	.datac(\cpu|CPPC~1_combout ),
	.datad(\cpu|control_singal~69_combout ),
	.cin(gnd),
	.combout(\cpu|CPPC~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPPC .lut_mask = 16'h5540;
defparam \cpu|CPPC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \cpu|CPPC~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPPC~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPPC~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPPC~clkctrl .clock_type = "global clock";
defparam \cpu|CPPC~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \cpu|PC|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \cpu|control_singal~129 (
// Equation(s):
// \cpu|control_singal~129_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [0])))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~129 .lut_mask = 16'h0100;
defparam \cpu|control_singal~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \cpu|control_singal~134 (
// Equation(s):
// \cpu|control_singal~134_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|control_singal~129_combout )

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(gnd),
	.datad(\cpu|control_singal~129_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~134 .lut_mask = 16'h3300;
defparam \cpu|control_singal~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \cpu|control_singal~160 (
// Equation(s):
// \cpu|control_singal~160_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|control_singal~74_combout ) # (\cpu|control_singal~71_combout ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|control_singal~74_combout ),
	.datac(\cpu|control_singal~71_combout ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~160 .lut_mask = 16'hA800;
defparam \cpu|control_singal~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \cpu|control_singal~161 (
// Equation(s):
// \cpu|control_singal~161_combout  = (\cpu|control_singal~160_combout ) # ((\cpu|control_singal~70_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|control_singal~160_combout ),
	.datac(\cpu|control_singal~70_combout ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~161 .lut_mask = 16'hFCDC;
defparam \cpu|control_singal~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \cpu|control_singal~4 (
// Equation(s):
// \cpu|control_singal~4_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|control_singal~129_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|control_singal~161_combout ))

	.dataa(\cpu|control_singal~161_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|control_singal~129_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~4 .lut_mask = 16'hE2E2;
defparam \cpu|control_singal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneive_lcell_comb \cpu|control_singal~93 (
// Equation(s):
// \cpu|control_singal~93_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(gnd),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~93 .lut_mask = 16'h0050;
defparam \cpu|control_singal~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneive_lcell_comb \cpu|control_singal~191 (
// Equation(s):
// \cpu|control_singal~191_combout  = (\cpu|control_singal~93_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [1]))

	.dataa(\cpu|control_singal~93_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~191_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~191 .lut_mask = 16'h8800;
defparam \cpu|control_singal~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \cpu|control_singal~146 (
// Equation(s):
// \cpu|control_singal~146_combout  = (!\cpu|control_singal~191_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ) # ((!\cpu|control_singal~79_combout ) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|control_singal~191_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|control_singal~79_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~146 .lut_mask = 16'h4555;
defparam \cpu|control_singal~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \cpu|control_singal~162 (
// Equation(s):
// \cpu|control_singal~162_combout  = (\cpu|make_clock|Tx [0] & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & !\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q )) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & 
// (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  $ (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q )))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~162 .lut_mask = 16'h1600;
defparam \cpu|control_singal~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \cpu|control_singal~163 (
// Equation(s):
// \cpu|control_singal~163_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|control_singal~162_combout ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|control_singal~73_combout ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|control_singal~162_combout ),
	.datad(\cpu|control_singal~73_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~163 .lut_mask = 16'hC4C0;
defparam \cpu|control_singal~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \cpu|control_singal~164 (
// Equation(s):
// \cpu|control_singal~164_combout  = (\cpu|control_singal~4_combout ) # ((\cpu|control_singal~163_combout ) # (!\cpu|control_singal~146_combout ))

	.dataa(\cpu|control_singal~4_combout ),
	.datab(gnd),
	.datac(\cpu|control_singal~146_combout ),
	.datad(\cpu|control_singal~163_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~164_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~164 .lut_mask = 16'hFFAF;
defparam \cpu|control_singal~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \cpu|control_singal~3 (
// Equation(s):
// \cpu|control_singal~3_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|control_singal~134_combout )) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|control_singal~164_combout )))

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|control_singal~134_combout ),
	.datad(\cpu|control_singal~164_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~3 .lut_mask = 16'hF3C0;
defparam \cpu|control_singal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \cpu|control_singal~107 (
// Equation(s):
// \cpu|control_singal~107_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|control_singal~94_combout  & (\cpu|control_singal~70_combout  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|control_singal~94_combout ),
	.datac(\cpu|control_singal~70_combout ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~107 .lut_mask = 16'h8000;
defparam \cpu|control_singal~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \cpu|control_singal~165 (
// Equation(s):
// \cpu|control_singal~165_combout  = ((\cpu|control_singal~3_combout ) # (\cpu|control_singal~107_combout )) # (!\cpu|control_singal~126_combout )

	.dataa(\cpu|control_singal~126_combout ),
	.datab(gnd),
	.datac(\cpu|control_singal~3_combout ),
	.datad(\cpu|control_singal~107_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~165_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~165 .lut_mask = 16'hFFF5;
defparam \cpu|control_singal~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \cpu|ALU_S[1]~0 (
// Equation(s):
// \cpu|ALU_S[1]~0_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # (((!\cpu|control_singal~71_combout  & !\cpu|control_singal~70_combout )) # (!\cpu|control_singal~80_combout ))

	.dataa(\cpu|control_singal~71_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|control_singal~80_combout ),
	.datad(\cpu|control_singal~70_combout ),
	.cin(gnd),
	.combout(\cpu|ALU_S[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[1]~0 .lut_mask = 16'hCFDF;
defparam \cpu|ALU_S[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \cpu|control_singal~142 (
// Equation(s):
// \cpu|control_singal~142_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_B[1]~22_combout  & \cpu|control_singal~71_combout )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_control_B[1]~22_combout ),
	.datad(\cpu|control_singal~71_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~142 .lut_mask = 16'h8000;
defparam \cpu|control_singal~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \cpu|control_singal~78 (
// Equation(s):
// \cpu|control_singal~78_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~78 .lut_mask = 16'h8800;
defparam \cpu|control_singal~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \cpu|control_singal~138 (
// Equation(s):
// \cpu|control_singal~138_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|make_clock|Tx [0]))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(gnd),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~138 .lut_mask = 16'h4400;
defparam \cpu|control_singal~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \cpu|control_singal[35]~141 (
// Equation(s):
// \cpu|control_singal[35]~141_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # (((!\cpu|control_singal~74_combout  & !\cpu|control_singal~81_combout )) # (!\cpu|control_singal~78_combout ))

	.dataa(\cpu|control_singal~74_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|control_singal~78_combout ),
	.datad(\cpu|control_singal~81_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal[35]~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal[35]~141 .lut_mask = 16'hCFDF;
defparam \cpu|control_singal[35]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \cpu|control_singal[35]~143 (
// Equation(s):
// \cpu|control_singal[35]~143_combout  = (!\cpu|control_singal~142_combout  & (\cpu|control_singal[35]~141_combout  & ((!\cpu|control_singal~138_combout ) # (!\cpu|control_singal~78_combout ))))

	.dataa(\cpu|control_singal~142_combout ),
	.datab(\cpu|control_singal~78_combout ),
	.datac(\cpu|control_singal~138_combout ),
	.datad(\cpu|control_singal[35]~141_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal[35]~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal[35]~143 .lut_mask = 16'h1500;
defparam \cpu|control_singal[35]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \cpu|control_singal~159 (
// Equation(s):
// \cpu|control_singal~159_combout  = (((\cpu|control_singal~86_combout  & \cpu|control_singal~70_combout )) # (!\cpu|control_singal[35]~143_combout )) # (!\cpu|ALU_S[1]~0_combout )

	.dataa(\cpu|ALU_S[1]~0_combout ),
	.datab(\cpu|control_singal~86_combout ),
	.datac(\cpu|control_singal[35]~143_combout ),
	.datad(\cpu|control_singal~70_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~159 .lut_mask = 16'hDF5F;
defparam \cpu|control_singal~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \cpu|control_singal~157 (
// Equation(s):
// \cpu|control_singal~157_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|control_singal~70_combout  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  $ (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|control_singal~70_combout ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~157 .lut_mask = 16'h4010;
defparam \cpu|control_singal~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \cpu|control_singal~137 (
// Equation(s):
// \cpu|control_singal~137_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|make_clock|Tx [0]))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(gnd),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~137 .lut_mask = 16'h1100;
defparam \cpu|control_singal~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \cpu|control_singal~83 (
// Equation(s):
// \cpu|control_singal~83_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~83 .lut_mask = 16'h0303;
defparam \cpu|control_singal~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \cpu|control_singal~154 (
// Equation(s):
// \cpu|control_singal~154_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (\cpu|control_singal~83_combout  & ((\cpu|make_clock|Tx [2]) # (\cpu|make_clock|Tx [0]))))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|control_singal~83_combout ),
	.datac(\cpu|make_clock|Tx [2]),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~154 .lut_mask = 16'h8880;
defparam \cpu|control_singal~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \cpu|control_singal~155 (
// Equation(s):
// \cpu|control_singal~155_combout  = (\cpu|control_singal~76_combout ) # ((\cpu|control_singal~154_combout ) # ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|control_singal~137_combout )))

	.dataa(\cpu|control_singal~76_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|control_singal~137_combout ),
	.datad(\cpu|control_singal~154_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~155 .lut_mask = 16'hFFEA;
defparam \cpu|control_singal~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \cpu|control_singal~152 (
// Equation(s):
// \cpu|control_singal~152_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|make_clock|Tx [3]) # (\cpu|make_clock|Tx [2])))

	.dataa(\cpu|make_clock|Tx [3]),
	.datab(gnd),
	.datac(\cpu|make_clock|Tx [2]),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~152 .lut_mask = 16'hFA00;
defparam \cpu|control_singal~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \cpu|control_singal~197 (
// Equation(s):
// \cpu|control_singal~197_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|make_clock|Tx [0]) # (\cpu|control_singal~152_combout ))))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|make_clock|Tx [0]),
	.datad(\cpu|control_singal~152_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~197_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~197 .lut_mask = 16'h1110;
defparam \cpu|control_singal~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \cpu|control_singal~153 (
// Equation(s):
// \cpu|control_singal~153_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|control_singal~197_combout ) # ((!\cpu|control_singal~87_combout  & \cpu|control_singal~81_combout ))))

	.dataa(\cpu|control_singal~87_combout ),
	.datab(\cpu|control_singal~81_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|control_singal~197_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~153 .lut_mask = 16'hF040;
defparam \cpu|control_singal~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \cpu|control_singal~156 (
// Equation(s):
// \cpu|control_singal~156_combout  = (\cpu|control_singal~153_combout ) # ((\cpu|control_singal~155_combout  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))

	.dataa(\cpu|control_singal~155_combout ),
	.datab(gnd),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|control_singal~153_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~156 .lut_mask = 16'hFFA0;
defparam \cpu|control_singal~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \cpu|control_singal~158 (
// Equation(s):
// \cpu|control_singal~158_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (((\cpu|control_singal~157_combout ) # (\cpu|control_singal~156_combout )) # (!\cpu|control_singal~146_combout )))

	.dataa(\cpu|control_singal~146_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|control_singal~157_combout ),
	.datad(\cpu|control_singal~156_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~158 .lut_mask = 16'hCCC4;
defparam \cpu|control_singal~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \cpu|control_singal~166 (
// Equation(s):
// \cpu|control_singal~166_combout  = (\cpu|make_clock|Wx [1] & ((\cpu|control_singal~165_combout ) # ((\cpu|control_singal~159_combout ) # (\cpu|control_singal~158_combout ))))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|control_singal~165_combout ),
	.datac(\cpu|control_singal~159_combout ),
	.datad(\cpu|control_singal~158_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~166_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~166 .lut_mask = 16'hAAA8;
defparam \cpu|control_singal~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneive_lcell_comb \cpu|control_singal~198 (
// Equation(s):
// \cpu|control_singal~198_combout  = (\cpu|make_clock|Tx [0] & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ) # 
// (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|make_clock|Tx [0]),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~198_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~198 .lut_mask = 16'hE050;
defparam \cpu|control_singal~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneive_lcell_comb \cpu|control_singal~169 (
// Equation(s):
// \cpu|control_singal~169_combout  = (\cpu|control_singal~198_combout  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ) # (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|control_singal~198_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~169_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~169 .lut_mask = 16'hA080;
defparam \cpu|control_singal~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \cpu|control_singal~167 (
// Equation(s):
// \cpu|control_singal~167_combout  = (\cpu|make_clock|Tx [0] & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # ((!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q )))) # (!\cpu|make_clock|Tx [0] & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|make_clock|Tx 
// [1]))))

	.dataa(\cpu|make_clock|Tx [0]),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~167_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~167 .lut_mask = 16'hCE8A;
defparam \cpu|control_singal~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \cpu|control_singal~168 (
// Equation(s):
// \cpu|control_singal~168_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|control_singal~167_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|control_singal~167_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~168_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~168 .lut_mask = 16'hF000;
defparam \cpu|control_singal~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneive_lcell_comb \cpu|control_singal~6 (
// Equation(s):
// \cpu|control_singal~6_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|control_singal~129_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|control_singal~168_combout ))

	.dataa(\cpu|control_singal~168_combout ),
	.datab(\cpu|control_singal~129_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~6 .lut_mask = 16'hCACA;
defparam \cpu|control_singal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneive_lcell_comb \cpu|control_singal~170 (
// Equation(s):
// \cpu|control_singal~170_combout  = (\cpu|control_singal~169_combout ) # ((\cpu|control_singal~6_combout ) # ((\cpu|control_singal~93_combout  & \cpu|control_singal~74_combout )))

	.dataa(\cpu|control_singal~93_combout ),
	.datab(\cpu|control_singal~169_combout ),
	.datac(\cpu|control_singal~6_combout ),
	.datad(\cpu|control_singal~74_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~170_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~170 .lut_mask = 16'hFEFC;
defparam \cpu|control_singal~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \cpu|control_singal~133 (
// Equation(s):
// \cpu|control_singal~133_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|control_singal~70_combout  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|control_singal~70_combout ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~133 .lut_mask = 16'h0010;
defparam \cpu|control_singal~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \cpu|control_singal~5 (
// Equation(s):
// \cpu|control_singal~5_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|control_singal~133_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|control_singal~170_combout ))

	.dataa(\cpu|control_singal~170_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|control_singal~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~5 .lut_mask = 16'hE2E2;
defparam \cpu|control_singal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \cpu|control_singal~171 (
// Equation(s):
// \cpu|control_singal~171_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|make_clock|Tx [0]) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|make_clock|Tx [1]))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|make_clock|Tx [1]),
	.datac(\cpu|make_clock|Tx [0]),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~171_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~171 .lut_mask = 16'hF400;
defparam \cpu|control_singal~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \cpu|control_singal~174 (
// Equation(s):
// \cpu|control_singal~174_combout  = (\cpu|make_clock|Tx [0]) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|make_clock|Tx [1] & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|make_clock|Tx [1]),
	.datac(\cpu|make_clock|Tx [0]),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~174_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~174 .lut_mask = 16'hF0F4;
defparam \cpu|control_singal~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \cpu|control_singal~175 (
// Equation(s):
// \cpu|control_singal~175_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|make_clock|Tx [2]) # ((\cpu|make_clock|Tx [3] & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|make_clock|Tx [3]),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|make_clock|Tx [2]),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~175_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~175 .lut_mask = 16'hF200;
defparam \cpu|control_singal~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \cpu|control_singal~176 (
// Equation(s):
// \cpu|control_singal~176_combout  = (\cpu|control_singal~174_combout ) # ((!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|make_clock|Tx [1]) # (\cpu|control_singal~175_combout ))))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|control_singal~174_combout ),
	.datac(\cpu|make_clock|Tx [1]),
	.datad(\cpu|control_singal~175_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~176 .lut_mask = 16'hDDDC;
defparam \cpu|control_singal~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \cpu|control_singal~172 (
// Equation(s):
// \cpu|control_singal~172_combout  = (\cpu|control_singal~152_combout ) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|make_clock|Tx [1]) # (\cpu|make_clock|Tx [2]))))

	.dataa(\cpu|control_singal~152_combout ),
	.datab(\cpu|make_clock|Tx [1]),
	.datac(\cpu|make_clock|Tx [2]),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~172_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~172 .lut_mask = 16'hFEAA;
defparam \cpu|control_singal~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \cpu|control_singal~173 (
// Equation(s):
// \cpu|control_singal~173_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|make_clock|Tx [0]) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|control_singal~172_combout ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|control_singal~172_combout ),
	.datac(\cpu|make_clock|Tx [0]),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~173_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~173 .lut_mask = 16'hF400;
defparam \cpu|control_singal~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \cpu|control_singal~177 (
// Equation(s):
// \cpu|control_singal~177_combout  = (\cpu|control_singal~171_combout ) # ((\cpu|control_singal~173_combout ) # ((\cpu|control_singal~176_combout  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|control_singal~171_combout ),
	.datab(\cpu|control_singal~176_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|control_singal~173_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~177_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~177 .lut_mask = 16'hFFEA;
defparam \cpu|control_singal~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \cpu|control_singal~178 (
// Equation(s):
// \cpu|control_singal~178_combout  = (\cpu|make_clock|Wx [1] & ((\cpu|control_singal~5_combout ) # ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|control_singal~177_combout ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|control_singal~5_combout ),
	.datac(\cpu|control_singal~177_combout ),
	.datad(\cpu|make_clock|Wx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~178 .lut_mask = 16'hEC00;
defparam \cpu|control_singal~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \cpu|control_singal~12 (
// Equation(s):
// \cpu|control_singal~12_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|control_singal~71_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|control_singal~74_combout ))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|control_singal~74_combout ),
	.datac(\cpu|control_singal~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~12 .lut_mask = 16'hE4E4;
defparam \cpu|control_singal~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \cpu|control_singal~199 (
// Equation(s):
// \cpu|control_singal~199_combout  = (\cpu|control_singal~12_combout ) # ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [0])))

	.dataa(\cpu|control_singal~12_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~199_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~199 .lut_mask = 16'hEAAA;
defparam \cpu|control_singal~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \cpu|control_singal~11 (
// Equation(s):
// \cpu|control_singal~11_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|control_singal~73_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|control_singal~199_combout ))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(gnd),
	.datac(\cpu|control_singal~199_combout ),
	.datad(\cpu|control_singal~73_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~11 .lut_mask = 16'hFA50;
defparam \cpu|control_singal~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \cpu|CPR[7]~15 (
// Equation(s):
// \cpu|CPR[7]~15_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (((!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [0])))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|make_clock|Tx [1] & 
// (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|make_clock|Tx [1]),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|CPR[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7]~15 .lut_mask = 16'h4A40;
defparam \cpu|CPR[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \cpu|CPR[7]~14 (
// Equation(s):
// \cpu|CPR[7]~14_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|make_clock|Wx [1]))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|CPR[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7]~14 .lut_mask = 16'h8080;
defparam \cpu|CPR[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \cpu|CPR[7]~16 (
// Equation(s):
// \cpu|CPR[7]~16_combout  = (\cpu|CPR[7]~14_combout  & ((\cpu|control_singal~11_combout ) # ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|CPR[7]~15_combout ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|control_singal~11_combout ),
	.datac(\cpu|CPR[7]~15_combout ),
	.datad(\cpu|CPR[7]~14_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7]~16 .lut_mask = 16'hEC00;
defparam \cpu|CPR[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \cpu|CPR[7]~17 (
// Equation(s):
// \cpu|CPR[7]~17_combout  = (\cpu|CPR[7]~16_combout  & (((\cpu|control_singal~166_combout  & \cpu|control_singal~178_combout )) # (!\cpu|select_control_A[1]~5_combout )))

	.dataa(\cpu|control_singal~166_combout ),
	.datab(\cpu|control_singal~178_combout ),
	.datac(\cpu|select_control_A[1]~5_combout ),
	.datad(\cpu|CPR[7]~16_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7]~17 .lut_mask = 16'h8F00;
defparam \cpu|CPR[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \cpu|PC|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \cpu|control_singal~84 (
// Equation(s):
// \cpu|control_singal~84_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|make_clock|Tx [0])))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~84 .lut_mask = 16'h4000;
defparam \cpu|control_singal~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \cpu|select_control_B[1]~13 (
// Equation(s):
// \cpu|select_control_B[1]~13_combout  = (\cpu|control_singal~84_combout  & (!\cpu|control_singal~83_combout  & ((!\cpu|control_singal~80_combout ) # (!\cpu|control_singal~79_combout )))) # (!\cpu|control_singal~84_combout  & 
// (((!\cpu|control_singal~80_combout )) # (!\cpu|control_singal~79_combout )))

	.dataa(\cpu|control_singal~84_combout ),
	.datab(\cpu|control_singal~79_combout ),
	.datac(\cpu|control_singal~83_combout ),
	.datad(\cpu|control_singal~80_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_B[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[1]~13 .lut_mask = 16'h135F;
defparam \cpu|select_control_B[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \cpu|select_control_B[1]~10 (
// Equation(s):
// \cpu|select_control_B[1]~10_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [0])))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|control_singal~74_combout  & 
// (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|control_singal~74_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|select_control_B[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[1]~10 .lut_mask = 16'h2C20;
defparam \cpu|select_control_B[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \cpu|control_singal~82 (
// Equation(s):
// \cpu|control_singal~82_combout  = (\cpu|control_singal~81_combout  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|control_singal~75_combout )))

	.dataa(\cpu|control_singal~81_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|control_singal~75_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~82 .lut_mask = 16'h0800;
defparam \cpu|control_singal~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \cpu|select_control_B[1]~12 (
// Equation(s):
// \cpu|select_control_B[1]~12_combout  = (!\cpu|control_singal~82_combout  & (((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # (!\cpu|control_singal~80_combout )) # (!\cpu|control_singal~74_combout )))

	.dataa(\cpu|control_singal~74_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|control_singal~80_combout ),
	.datad(\cpu|control_singal~82_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_B[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[1]~12 .lut_mask = 16'h00DF;
defparam \cpu|select_control_B[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \cpu|select_control_B[1]~11 (
// Equation(s):
// \cpu|select_control_B[1]~11_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_control_B[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[1]~11 .lut_mask = 16'h0F00;
defparam \cpu|select_control_B[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \cpu|select_control_B[1]~14 (
// Equation(s):
// \cpu|select_control_B[1]~14_combout  = (((\cpu|select_control_B[1]~10_combout  & \cpu|select_control_B[1]~11_combout )) # (!\cpu|select_control_B[1]~12_combout )) # (!\cpu|select_control_B[1]~13_combout )

	.dataa(\cpu|select_control_B[1]~13_combout ),
	.datab(\cpu|select_control_B[1]~10_combout ),
	.datac(\cpu|select_control_B[1]~12_combout ),
	.datad(\cpu|select_control_B[1]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_B[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[1]~14 .lut_mask = 16'hDF5F;
defparam \cpu|select_control_B[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \cpu|control_singal~88 (
// Equation(s):
// \cpu|control_singal~88_combout  = (\cpu|control_singal~70_combout  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|control_singal~87_combout )))

	.dataa(\cpu|control_singal~70_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|control_singal~87_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~88 .lut_mask = 16'h2000;
defparam \cpu|control_singal~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \cpu|control_singal~89 (
// Equation(s):
// \cpu|control_singal~89_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [0]))

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~89 .lut_mask = 16'h0C00;
defparam \cpu|control_singal~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \cpu|control_singal~190 (
// Equation(s):
// \cpu|control_singal~190_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|control_singal~89_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|control_singal~89_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~190_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~190 .lut_mask = 16'h0040;
defparam \cpu|control_singal~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \cpu|select_control_B[2]~15 (
// Equation(s):
// \cpu|select_control_B[2]~15_combout  = (\cpu|control_singal~81_combout  & ((\cpu|control_singal~86_combout ) # ((\cpu|control_singal~85_combout  & \cpu|control_singal~77_combout )))) # (!\cpu|control_singal~81_combout  & (((\cpu|control_singal~85_combout  
// & \cpu|control_singal~77_combout ))))

	.dataa(\cpu|control_singal~81_combout ),
	.datab(\cpu|control_singal~86_combout ),
	.datac(\cpu|control_singal~85_combout ),
	.datad(\cpu|control_singal~77_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_B[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[2]~15 .lut_mask = 16'hF888;
defparam \cpu|select_control_B[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \cpu|select_control_B[2]~16 (
// Equation(s):
// \cpu|select_control_B[2]~16_combout  = (\cpu|make_clock|Wx [1] & ((\cpu|control_singal~88_combout ) # ((\cpu|control_singal~190_combout ) # (\cpu|select_control_B[2]~15_combout ))))

	.dataa(\cpu|control_singal~88_combout ),
	.datab(\cpu|control_singal~190_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|select_control_B[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_B[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[2]~16 .lut_mask = 16'hF0E0;
defparam \cpu|select_control_B[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~4 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~4_combout  = (!\cpu|select_control_B[2]~16_combout  & ((!\cpu|make_clock|Wx [1]) # (!\cpu|select_control_B[1]~14_combout )))

	.dataa(gnd),
	.datab(\cpu|select_control_B[1]~14_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|select_control_B[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~4 .lut_mask = 16'h003F;
defparam \cpu|select_B|three_two_translator|15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \cpu|control_singal~100 (
// Equation(s):
// \cpu|control_singal~100_combout  = (\cpu|control_singal~70_combout  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_B[1]~22_combout  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|control_singal~70_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_control_B[1]~22_combout ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~100 .lut_mask = 16'h8000;
defparam \cpu|control_singal~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \cpu|control_singal~98 (
// Equation(s):
// \cpu|control_singal~98_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (!\cpu|control_singal~83_combout )) # (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (((!\cpu|make_clock|Tx [0]) # (!\cpu|control_singal~86_combout ))))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|control_singal~83_combout ),
	.datac(\cpu|control_singal~86_combout ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~98 .lut_mask = 16'h2777;
defparam \cpu|control_singal~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \cpu|control_singal~99 (
// Equation(s):
// \cpu|control_singal~99_combout  = (\cpu|control_singal~98_combout ) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & ((!\cpu|make_clock|Tx [2]) # (!\cpu|control_singal~94_combout ))))

	.dataa(\cpu|control_singal~94_combout ),
	.datab(\cpu|control_singal~98_combout ),
	.datac(\cpu|make_clock|Tx [2]),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~99 .lut_mask = 16'hDFCC;
defparam \cpu|control_singal~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \cpu|control_singal~101 (
// Equation(s):
// \cpu|control_singal~101_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (\cpu|control_singal~85_combout  & \cpu|make_clock|Tx [3]))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(gnd),
	.datac(\cpu|control_singal~85_combout ),
	.datad(\cpu|make_clock|Tx [3]),
	.cin(gnd),
	.combout(\cpu|control_singal~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~101 .lut_mask = 16'h5000;
defparam \cpu|control_singal~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \cpu|control_singal~102 (
// Equation(s):
// \cpu|control_singal~102_combout  = (!\cpu|control_singal~100_combout  & (\cpu|control_singal~99_combout  & (\cpu|select_control_B[1]~13_combout  & !\cpu|control_singal~101_combout )))

	.dataa(\cpu|control_singal~100_combout ),
	.datab(\cpu|control_singal~99_combout ),
	.datac(\cpu|select_control_B[1]~13_combout ),
	.datad(\cpu|control_singal~101_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~102 .lut_mask = 16'h0040;
defparam \cpu|control_singal~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \cpu|select_control_B[0]~25 (
// Equation(s):
// \cpu|select_control_B[0]~25_combout  = (((!\cpu|make_clock|Tx [0] & !\cpu|make_clock|Tx [1])) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q )) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q )

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|make_clock|Tx [0]),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|select_control_B[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[0]~25 .lut_mask = 16'h5F7F;
defparam \cpu|select_control_B[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \cpu|select_control_B[0]~26 (
// Equation(s):
// \cpu|select_control_B[0]~26_combout  = (\cpu|select_control_B[0]~25_combout ) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q )) # (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & 
// (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_B[0]~25_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_B[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[0]~26 .lut_mask = 16'hEAEB;
defparam \cpu|select_control_B[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \cpu|select_control_B[0]~24 (
// Equation(s):
// \cpu|select_control_B[0]~24_combout  = ((!\cpu|make_clock|Tx [2] & ((!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ) # (!\cpu|make_clock|Tx [3])))) # (!\cpu|control_singal~85_combout )

	.dataa(\cpu|make_clock|Tx [2]),
	.datab(\cpu|make_clock|Tx [3]),
	.datac(\cpu|control_singal~85_combout ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_B[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[0]~24 .lut_mask = 16'h1F5F;
defparam \cpu|select_control_B[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \cpu|control_singal~95 (
// Equation(s):
// \cpu|control_singal~95_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|control_singal~94_combout )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|control_singal~94_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~95 .lut_mask = 16'h0400;
defparam \cpu|control_singal~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \cpu|select_control_B[0]~20 (
// Equation(s):
// \cpu|select_control_B[0]~20_combout  = (\cpu|select_control_B[0]~24_combout  & (((!\cpu|control_singal~95_combout  & !\cpu|control_singal~96_combout )) # (!\cpu|make_clock|Tx [2])))

	.dataa(\cpu|make_clock|Tx [2]),
	.datab(\cpu|select_control_B[0]~24_combout ),
	.datac(\cpu|control_singal~95_combout ),
	.datad(\cpu|control_singal~96_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_B[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[0]~20 .lut_mask = 16'h444C;
defparam \cpu|select_control_B[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \cpu|select_control_B[0]~21 (
// Equation(s):
// \cpu|select_control_B[0]~21_combout  = (\cpu|select_control_B[1]~12_combout  & (\cpu|select_control_B[0]~20_combout  & ((!\cpu|control_singal~86_combout ) # (!\cpu|control_singal~74_combout ))))

	.dataa(\cpu|control_singal~74_combout ),
	.datab(\cpu|select_control_B[1]~12_combout ),
	.datac(\cpu|control_singal~86_combout ),
	.datad(\cpu|select_control_B[0]~20_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_B[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[0]~21 .lut_mask = 16'h4C00;
defparam \cpu|select_control_B[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \cpu|control_singal~92 (
// Equation(s):
// \cpu|control_singal~92_combout  = (\cpu|make_clock|Tx [1] & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q )) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & 
// (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~92 .lut_mask = 16'h1800;
defparam \cpu|control_singal~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \cpu|control_singal~91 (
// Equation(s):
// \cpu|control_singal~91_combout  = (\cpu|make_clock|Tx [0] & ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  $ (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q )) # (!\cpu|control_singal~87_combout )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|make_clock|Tx [0]),
	.datad(\cpu|control_singal~87_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~91 .lut_mask = 16'h60F0;
defparam \cpu|control_singal~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \cpu|select_control_B[0]~17 (
// Equation(s):
// \cpu|select_control_B[0]~17_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q )

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(gnd),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_B[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[0]~17 .lut_mask = 16'h5050;
defparam \cpu|select_control_B[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \cpu|select_control_B[0]~18 (
// Equation(s):
// \cpu|select_control_B[0]~18_combout  = (\cpu|control_singal~90_combout  & (\cpu|make_clock|Tx [0] & ((\cpu|select_control_B[0]~17_combout ) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|control_singal~90_combout ),
	.datab(\cpu|select_control_B[0]~17_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|select_control_B[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[0]~18 .lut_mask = 16'h8A00;
defparam \cpu|select_control_B[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \cpu|select_control_B[0]~19 (
// Equation(s):
// \cpu|select_control_B[0]~19_combout  = (\cpu|select_control_B[0]~18_combout ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|control_singal~92_combout ) # (\cpu|control_singal~91_combout ))))

	.dataa(\cpu|control_singal~92_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|control_singal~91_combout ),
	.datad(\cpu|select_control_B[0]~18_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_B[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[0]~19 .lut_mask = 16'hFF32;
defparam \cpu|select_control_B[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \cpu|select_control_B[0]~23 (
// Equation(s):
// \cpu|select_control_B[0]~23_combout  = (((\cpu|select_control_B[0]~19_combout ) # (!\cpu|select_control_B[0]~21_combout )) # (!\cpu|select_control_B[0]~26_combout )) # (!\cpu|control_singal~102_combout )

	.dataa(\cpu|control_singal~102_combout ),
	.datab(\cpu|select_control_B[0]~26_combout ),
	.datac(\cpu|select_control_B[0]~21_combout ),
	.datad(\cpu|select_control_B[0]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_B[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_B[0]~23 .lut_mask = 16'hFF7F;
defparam \cpu|select_control_B[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \cpu|select_B|Q[4]~14 (
// Equation(s):
// \cpu|select_B|Q[4]~14_combout  = ((!\cpu|make_clock|Wx [1]) # (!\cpu|select_control_B[1]~14_combout )) # (!\cpu|select_control_B[0]~23_combout )

	.dataa(\cpu|select_control_B[0]~23_combout ),
	.datab(\cpu|select_control_B[1]~14_combout ),
	.datac(gnd),
	.datad(\cpu|make_clock|Wx [1]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[4]~14 .lut_mask = 16'h77FF;
defparam \cpu|select_B|Q[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \cpu|control_singal~149 (
// Equation(s):
// \cpu|control_singal~149_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [1])))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~149 .lut_mask = 16'h0100;
defparam \cpu|control_singal~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \cpu|control_singal~19 (
// Equation(s):
// \cpu|control_singal~19_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|control_singal~81_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|control_singal~70_combout ))

	.dataa(\cpu|control_singal~70_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|control_singal~81_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~19 .lut_mask = 16'hE2E2;
defparam \cpu|control_singal~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \cpu|control_singal~196 (
// Equation(s):
// \cpu|control_singal~196_combout  = (\cpu|control_singal~2_combout ) # ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [0])))

	.dataa(\cpu|control_singal~2_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~196_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~196 .lut_mask = 16'hEAAA;
defparam \cpu|control_singal~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \cpu|control_singal~15 (
// Equation(s):
// \cpu|control_singal~15_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|control_singal~137_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|control_singal~196_combout ))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(gnd),
	.datac(\cpu|control_singal~196_combout ),
	.datad(\cpu|control_singal~137_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~15 .lut_mask = 16'hFA50;
defparam \cpu|control_singal~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \cpu|control_singal~148 (
// Equation(s):
// \cpu|control_singal~148_combout  = (\cpu|control_singal~15_combout ) # ((\cpu|control_singal~19_combout  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))

	.dataa(\cpu|control_singal~19_combout ),
	.datab(gnd),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|control_singal~15_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~148 .lut_mask = 16'hFFA0;
defparam \cpu|control_singal~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \cpu|control_singal~14 (
// Equation(s):
// \cpu|control_singal~14_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|control_singal~149_combout )) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|control_singal~148_combout )))

	.dataa(gnd),
	.datab(\cpu|control_singal~149_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|control_singal~148_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~14 .lut_mask = 16'hCFC0;
defparam \cpu|control_singal~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \cpu|control_singal~150 (
// Equation(s):
// \cpu|control_singal~150_combout  = (\cpu|control_singal~14_combout ) # ((!\cpu|control_singal~83_combout  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|make_clock|Tx [0])))

	.dataa(\cpu|control_singal~14_combout ),
	.datab(\cpu|control_singal~83_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~150 .lut_mask = 16'hBAAA;
defparam \cpu|control_singal~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \cpu|control_singal~13 (
// Equation(s):
// \cpu|control_singal~13_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|control_singal~134_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|control_singal~150_combout ))

	.dataa(\cpu|control_singal~150_combout ),
	.datab(gnd),
	.datac(\cpu|control_singal~134_combout ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~13 .lut_mask = 16'hF0AA;
defparam \cpu|control_singal~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \cpu|control_singal[35]~147 (
// Equation(s):
// \cpu|control_singal[35]~147_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|CPPC~0_combout )) # (!\cpu|control_singal~146_combout )))

	.dataa(\cpu|control_singal~146_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|CPPC~0_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal[35]~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal[35]~147 .lut_mask = 16'h4C44;
defparam \cpu|control_singal[35]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \cpu|control_singal[35]~130 (
// Equation(s):
// \cpu|control_singal[35]~130_combout  = (\cpu|control_singal~94_combout  & (!\cpu|control_singal~129_combout  & ((!\cpu|control_singal~80_combout ) # (!\cpu|control_singal~79_combout )))) # (!\cpu|control_singal~94_combout  & 
// (((!\cpu|control_singal~80_combout )) # (!\cpu|control_singal~79_combout )))

	.dataa(\cpu|control_singal~94_combout ),
	.datab(\cpu|control_singal~79_combout ),
	.datac(\cpu|control_singal~129_combout ),
	.datad(\cpu|control_singal~80_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal[35]~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal[35]~130 .lut_mask = 16'h135F;
defparam \cpu|control_singal[35]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \cpu|control_singal[35]~151 (
// Equation(s):
// \cpu|control_singal[35]~151_combout  = (\cpu|control_singal~13_combout ) # (((\cpu|control_singal[35]~147_combout ) # (!\cpu|control_singal[35]~130_combout )) # (!\cpu|control_singal[35]~143_combout ))

	.dataa(\cpu|control_singal~13_combout ),
	.datab(\cpu|control_singal[35]~143_combout ),
	.datac(\cpu|control_singal[35]~147_combout ),
	.datad(\cpu|control_singal[35]~130_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal[35]~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal[35]~151 .lut_mask = 16'hFBFF;
defparam \cpu|control_singal[35]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \cpu|CPR_PO (
// Equation(s):
// \cpu|CPR_PO~combout  = (!\cpu|make_clock|num_P [1] & (\cpu|control_singal[35]~151_combout  & \cpu|make_clock|Wx [1]))

	.dataa(\cpu|make_clock|num_P [1]),
	.datab(\cpu|control_singal[35]~151_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|CPR_PO~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR_PO .lut_mask = 16'h4040;
defparam \cpu|CPR_PO .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneive_lcell_comb \cpu|control_singal~192 (
// Equation(s):
// \cpu|control_singal~192_combout  = (\cpu|control_singal~93_combout  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [1])))

	.dataa(\cpu|control_singal~93_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~192_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~192 .lut_mask = 16'h0200;
defparam \cpu|control_singal~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \cpu|control_singal~108 (
// Equation(s):
// \cpu|control_singal~108_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~108 .lut_mask = 16'h0F00;
defparam \cpu|control_singal~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \cpu|control_singal~114 (
// Equation(s):
// \cpu|control_singal~114_combout  = (\cpu|control_singal~108_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|make_clock|Tx [1]))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|make_clock|Tx [0]))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|make_clock|Tx [0]),
	.datac(\cpu|control_singal~108_combout ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~114 .lut_mask = 16'hE040;
defparam \cpu|control_singal~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \cpu|control_singal~118 (
// Equation(s):
// \cpu|control_singal~118_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|control_singal~191_combout ) # ((\cpu|control_singal~114_combout  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|control_singal~191_combout ),
	.datab(\cpu|control_singal~114_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~118 .lut_mask = 16'h0A0E;
defparam \cpu|control_singal~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \cpu|control_singal~119 (
// Equation(s):
// \cpu|control_singal~119_combout  = (\cpu|control_singal~192_combout ) # ((\cpu|control_singal~118_combout ) # ((\cpu|control_singal~88_combout ) # (!\cpu|control_singal~109_combout )))

	.dataa(\cpu|control_singal~192_combout ),
	.datab(\cpu|control_singal~118_combout ),
	.datac(\cpu|control_singal~88_combout ),
	.datad(\cpu|control_singal~109_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~119 .lut_mask = 16'hFEFF;
defparam \cpu|control_singal~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \cpu|control_singal~115 (
// Equation(s):
// \cpu|control_singal~115_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [1])))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~115 .lut_mask = 16'h8000;
defparam \cpu|control_singal~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \cpu|control_singal~116 (
// Equation(s):
// \cpu|control_singal~116_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|control_singal~115_combout ) # (\cpu|control_singal~114_combout ))))

	.dataa(\cpu|control_singal~115_combout ),
	.datab(\cpu|control_singal~114_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~116 .lut_mask = 16'h000E;
defparam \cpu|control_singal~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \cpu|control_singal~117 (
// Equation(s):
// \cpu|control_singal~117_combout  = (\cpu|control_singal~192_combout ) # (((\cpu|control_singal~116_combout ) # (\cpu|control_singal~88_combout )) # (!\cpu|control_singal~109_combout ))

	.dataa(\cpu|control_singal~192_combout ),
	.datab(\cpu|control_singal~109_combout ),
	.datac(\cpu|control_singal~116_combout ),
	.datad(\cpu|control_singal~88_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~117 .lut_mask = 16'hFFFB;
defparam \cpu|control_singal~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \cpu|select_control_RA~27 (
// Equation(s):
// \cpu|select_control_RA~27_combout  = (\cpu|select_control_A[1]~5_combout  & (!\cpu|control_singal~119_combout  & (\cpu|make_clock|Wx [1] & \cpu|control_singal~117_combout )))

	.dataa(\cpu|select_control_A[1]~5_combout ),
	.datab(\cpu|control_singal~119_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|control_singal~117_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~27 .lut_mask = 16'h2000;
defparam \cpu|select_control_RA~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \cpu|PC|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \cpu|select_A|Q[4]~42 (
// Equation(s):
// \cpu|select_A|Q[4]~42_combout  = (\cpu|select_control_A [1] & (\cpu|select_control_A [2] & (\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_A[0]~10_combout )))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~42 .lut_mask = 16'h8000;
defparam \cpu|select_A|Q[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \cpu|select_A|Q[0]~46 (
// Equation(s):
// \cpu|select_A|Q[0]~46_combout  = (\cpu|select_control_A [1] & (!\cpu|select_control_A[0]~10_combout )) # (!\cpu|select_control_A [1] & ((!\cpu|select_control_A [2])))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A[0]~10_combout ),
	.datac(gnd),
	.datad(\cpu|select_control_A [2]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~46 .lut_mask = 16'h2277;
defparam \cpu|select_A|Q[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \cpu|select_A|Q[4]~41 (
// Equation(s):
// \cpu|select_A|Q[4]~41_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_A [1] & (!\cpu|select_control_A [2] & \cpu|select_control_A[0]~10_combout )) # (!\cpu|select_control_A [1] & (\cpu|select_control_A [2]))))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~41 .lut_mask = 16'h6040;
defparam \cpu|select_A|Q[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \cpu|select_A|Q[4]~43 (
// Equation(s):
// \cpu|select_A|Q[4]~43_combout  = (\cpu|select_control_A[0]~10_combout ) # ((\cpu|select_control_A [1] & ((\cpu|control_singal~128_combout ) # (!\cpu|select_control_A[2]~9_combout ))))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A[2]~9_combout ),
	.datac(\cpu|select_control_A[0]~10_combout ),
	.datad(\cpu|control_singal~128_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~43 .lut_mask = 16'hFAF2;
defparam \cpu|select_A|Q[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \cpu|control_singal~184 (
// Equation(s):
// \cpu|control_singal~184_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [2])))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [2]),
	.cin(gnd),
	.combout(\cpu|control_singal~184_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~184 .lut_mask = 16'h2000;
defparam \cpu|control_singal~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \cpu|control_singal~183 (
// Equation(s):
// \cpu|control_singal~183_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|control_singal~73_combout )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|control_singal~73_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~183_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~183 .lut_mask = 16'h0400;
defparam \cpu|control_singal~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \cpu|control_singal~185 (
// Equation(s):
// \cpu|control_singal~185_combout  = (\cpu|control_singal~183_combout ) # ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|control_singal~184_combout ) # (\cpu|control_singal~121_combout ))))

	.dataa(\cpu|control_singal~184_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|control_singal~183_combout ),
	.datad(\cpu|control_singal~121_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~185_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~185 .lut_mask = 16'hFCF8;
defparam \cpu|control_singal~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \cpu|wren_RAM~0 (
// Equation(s):
// \cpu|wren_RAM~0_combout  = (\cpu|make_clock|Wx [1] & (!\cpu|control_singal~185_combout  & ((\cpu|make_clock|Wx [0]) # (!\cpu|make_clock|Tx [1])))) # (!\cpu|make_clock|Wx [1] & (((\cpu|make_clock|Wx [0])) # (!\cpu|make_clock|Tx [1])))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|make_clock|Tx [1]),
	.datac(\cpu|make_clock|Wx [0]),
	.datad(\cpu|control_singal~185_combout ),
	.cin(gnd),
	.combout(\cpu|wren_RAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wren_RAM~0 .lut_mask = 16'h51F3;
defparam \cpu|wren_RAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \cpu|control_singal~180 (
// Equation(s):
// \cpu|control_singal~180_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|make_clock|Tx [2]))

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|make_clock|Tx [2]),
	.cin(gnd),
	.combout(\cpu|control_singal~180_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~180 .lut_mask = 16'hC000;
defparam \cpu|control_singal~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneive_lcell_comb \cpu|control_singal~200 (
// Equation(s):
// \cpu|control_singal~200_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~200_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~200 .lut_mask = 16'h2020;
defparam \cpu|control_singal~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneive_lcell_comb \cpu|control_singal[1]~179 (
// Equation(s):
// \cpu|control_singal[1]~179_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|control_singal~74_combout  & ((\cpu|control_singal~93_combout ) # (\cpu|control_singal~200_combout ))))

	.dataa(\cpu|control_singal~93_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|control_singal~200_combout ),
	.datad(\cpu|control_singal~74_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal[1]~179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal[1]~179 .lut_mask = 16'h3200;
defparam \cpu|control_singal[1]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \cpu|control_singal[1]~181 (
// Equation(s):
// \cpu|control_singal[1]~181_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ) # (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(gnd),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|control_singal[1]~181_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal[1]~181 .lut_mask = 16'h00FA;
defparam \cpu|control_singal[1]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \cpu|control_singal[1]~182 (
// Equation(s):
// \cpu|control_singal[1]~182_combout  = (\cpu|make_clock|Wx [1] & ((\cpu|control_singal[1]~179_combout ) # ((\cpu|control_singal~180_combout  & \cpu|control_singal[1]~181_combout ))))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|control_singal~180_combout ),
	.datac(\cpu|control_singal[1]~179_combout ),
	.datad(\cpu|control_singal[1]~181_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal[1]~182_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal[1]~182 .lut_mask = 16'hA8A0;
defparam \cpu|control_singal[1]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \cpu|wren_RAM~1 (
// Equation(s):
// \cpu|wren_RAM~1_combout  = (\cpu|wren_RAM~0_combout  & \cpu|control_singal[1]~182_combout )

	.dataa(\cpu|wren_RAM~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|control_singal[1]~182_combout ),
	.cin(gnd),
	.combout(\cpu|wren_RAM~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wren_RAM~1 .lut_mask = 16'hAA00;
defparam \cpu|wren_RAM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \cpu|rden_RAM~0 (
// Equation(s):
// \cpu|rden_RAM~0_combout  = (!\cpu|wren_RAM~0_combout  & !\cpu|control_singal[1]~182_combout )

	.dataa(\cpu|wren_RAM~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|control_singal[1]~182_combout ),
	.cin(gnd),
	.combout(\cpu|rden_RAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rden_RAM~0 .lut_mask = 16'h0055;
defparam \cpu|rden_RAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y12_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hCC88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hAA88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hAA88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h10FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hE000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .lut_mask = 16'h33CC;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'h3C3F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .lut_mask = 16'hC30C;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .lut_mask = 16'h3C3F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .lut_mask = 16'hA50A;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .lut_mask = 16'h5A5F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .lut_mask = 16'hA50A;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .lut_mask = 16'h5A5F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .lut_mask = 16'hA50A;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .lut_mask = 16'h5A5A;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hACCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 16'h2E10;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .lut_mask = 16'hD2F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h0070;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hEE20;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'h88B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 16'hB080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hF0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00F0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hA800;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .lut_mask = 16'h030F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hF444;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h08B8;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hCF0F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hD5C0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hF444;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hA5A5;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hF444;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h4000;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'hFF80;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 .lut_mask = 16'hF0F8;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h2200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hF0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hCCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hD5C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h8081;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hAAAB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h0302;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h3230;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .lut_mask = 16'hFFE0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hF4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hC0E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'h30F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hAAEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hADA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hAA00;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14 .lut_mask = 16'hAAEA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13 .lut_mask = 16'hFEFF;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hC3C3;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .lut_mask = 16'hBA30;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0005;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h3C3C;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hA8A0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h3302;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h4000;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'h3022;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7 .lut_mask = 16'hEEEA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hD000;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0202;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hFEEE;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h2230;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h3222;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'hCCA0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hD280;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'hFF28;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h2230;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFC30;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hEAAA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \cpu|make_clock|num_P_down[0]~2 (
// Equation(s):
// \cpu|make_clock|num_P_down[0]~2_combout  = !\cpu|make_clock|num_P_down [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|make_clock|num_P_down [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|make_clock|num_P_down[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|num_P_down[0]~2 .lut_mask = 16'h0F0F;
defparam \cpu|make_clock|num_P_down[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \cpu|make_clock|num_P_down[0] (
	.clk(!\CLK~combout ),
	.d(\cpu|make_clock|num_P_down[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock|num_P_down [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock|num_P_down[0] .is_wysiwyg = "true";
defparam \cpu|make_clock|num_P_down[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \cpu|make_clock|num_P_down[1]~0 (
// Equation(s):
// \cpu|make_clock|num_P_down[1]~0_combout  = \cpu|make_clock|num_P_down [1] $ (!\cpu|make_clock|num_P_down [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|make_clock|num_P_down [1]),
	.datad(\cpu|make_clock|num_P_down [0]),
	.cin(gnd),
	.combout(\cpu|make_clock|num_P_down[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|num_P_down[1]~0 .lut_mask = 16'hF00F;
defparam \cpu|make_clock|num_P_down[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \cpu|make_clock|num_P_down[1] (
	.clk(!\CLK~combout ),
	.d(\cpu|make_clock|num_P_down[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock|num_P_down [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock|num_P_down[1] .is_wysiwyg = "true";
defparam \cpu|make_clock|num_P_down[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \cpu|make_clock|num_P_down[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|make_clock|num_P_down [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|make_clock|num_P_down[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|make_clock|num_P_down[1]~clkctrl .clock_type = "global clock";
defparam \cpu|make_clock|num_P_down[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \cpu|ALU_S[0]~3 (
// Equation(s):
// \cpu|ALU_S[0]~3_combout  = (\cpu|control_singal~70_combout  & ((\cpu|control_singal~86_combout ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|control_singal~80_combout ))))

	.dataa(\cpu|control_singal~86_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|control_singal~80_combout ),
	.datad(\cpu|control_singal~70_combout ),
	.cin(gnd),
	.combout(\cpu|ALU_S[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[0]~3 .lut_mask = 16'hBA00;
defparam \cpu|ALU_S[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \cpu|control_singal~135 (
// Equation(s):
// \cpu|control_singal~135_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  $ (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~135 .lut_mask = 16'hE024;
defparam \cpu|control_singal~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneive_lcell_comb \cpu|control_singal~136 (
// Equation(s):
// \cpu|control_singal~136_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (((\cpu|control_singal~134_combout )))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|make_clock|Tx [0] & (\cpu|control_singal~135_combout )))

	.dataa(\cpu|make_clock|Tx [0]),
	.datab(\cpu|control_singal~135_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|control_singal~134_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~136 .lut_mask = 16'hF808;
defparam \cpu|control_singal~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneive_lcell_comb \cpu|select_control_RA_from_microInstruction3[1]~0 (
// Equation(s):
// \cpu|select_control_RA_from_microInstruction3[1]~0_combout  = ((!\cpu|control_singal~85_combout  & ((!\cpu|control_singal~93_combout ) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q )))) # (!\cpu|control_singal~74_combout )

	.dataa(\cpu|control_singal~85_combout ),
	.datab(\cpu|control_singal~74_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|control_singal~93_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA_from_microInstruction3[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA_from_microInstruction3[1]~0 .lut_mask = 16'h3777;
defparam \cpu|select_control_RA_from_microInstruction3[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \cpu|ALU_S[0]~4 (
// Equation(s):
// \cpu|ALU_S[0]~4_combout  = (\cpu|control_singal~94_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|control_singal~73_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|control_singal~137_combout ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|control_singal~137_combout ),
	.datac(\cpu|control_singal~94_combout ),
	.datad(\cpu|control_singal~73_combout ),
	.cin(gnd),
	.combout(\cpu|ALU_S[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[0]~4 .lut_mask = 16'hE040;
defparam \cpu|ALU_S[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \cpu|ALU_S[0] (
// Equation(s):
// \cpu|ALU_S [0] = (\cpu|ALU_S[0]~3_combout ) # ((\cpu|control_singal~136_combout ) # ((\cpu|ALU_S[0]~4_combout ) # (!\cpu|select_control_RA_from_microInstruction3[1]~0_combout )))

	.dataa(\cpu|ALU_S[0]~3_combout ),
	.datab(\cpu|control_singal~136_combout ),
	.datac(\cpu|select_control_RA_from_microInstruction3[1]~0_combout ),
	.datad(\cpu|ALU_S[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ALU_S [0]),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[0] .lut_mask = 16'hFFEF;
defparam \cpu|ALU_S[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \cpu|comb_932|Mux2~27 (
// Equation(s):
// \cpu|comb_932|Mux2~27_combout  = (\cpu|ALU_S [2]) # ((\cpu|make_clock|Wx [1] & \cpu|ALU_S [0]))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|ALU_S [0]),
	.datac(\cpu|ALU_S [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~27 .lut_mask = 16'hF8F8;
defparam \cpu|comb_932|Mux2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \cpu|ALU_S[4]~8 (
// Equation(s):
// \cpu|ALU_S[4]~8_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & 
// ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|ALU_S[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[4]~8 .lut_mask = 16'hDDBB;
defparam \cpu|ALU_S[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \cpu|ALU_S[4]~6 (
// Equation(s):
// \cpu|ALU_S[4]~6_combout  = (\cpu|ALU_S[1]~0_combout  & (\cpu|control_singal~124_combout  & ((!\cpu|control_singal~70_combout ) # (!\cpu|control_singal~86_combout ))))

	.dataa(\cpu|ALU_S[1]~0_combout ),
	.datab(\cpu|control_singal~86_combout ),
	.datac(\cpu|control_singal~70_combout ),
	.datad(\cpu|control_singal~124_combout ),
	.cin(gnd),
	.combout(\cpu|ALU_S[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[4]~6 .lut_mask = 16'h2A00;
defparam \cpu|ALU_S[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \cpu|ALU_S[4]~7 (
// Equation(s):
// \cpu|ALU_S[4]~7_combout  = (\cpu|ALU_S[4]~6_combout  & (((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # (!\cpu|control_singal~80_combout )) # (!\cpu|control_singal~81_combout )))

	.dataa(\cpu|control_singal~81_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|control_singal~80_combout ),
	.datad(\cpu|ALU_S[4]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ALU_S[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[4]~7 .lut_mask = 16'hDF00;
defparam \cpu|ALU_S[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \cpu|ALU_S[4]~9 (
// Equation(s):
// \cpu|ALU_S[4]~9_combout  = (\cpu|ALU_S[4]~7_combout  & (((\cpu|ALU_S[4]~8_combout ) # (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q )) # (!\cpu|make_clock|Tx [0])))

	.dataa(\cpu|make_clock|Tx [0]),
	.datab(\cpu|ALU_S[4]~8_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|ALU_S[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|ALU_S[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[4]~9 .lut_mask = 16'hFD00;
defparam \cpu|ALU_S[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \cpu|ALU_S[4]~10 (
// Equation(s):
// \cpu|ALU_S[4]~10_combout  = (!\cpu|ALU_S[4]~9_combout  & \cpu|make_clock|Wx [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ALU_S[4]~9_combout ),
	.datad(\cpu|make_clock|Wx [1]),
	.cin(gnd),
	.combout(\cpu|ALU_S[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[4]~10 .lut_mask = 16'h0F00;
defparam \cpu|ALU_S[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \cpu|control_singal~195 (
// Equation(s):
// \cpu|control_singal~195_combout  = (\cpu|control_singal~89_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|control_singal~89_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~195_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~195 .lut_mask = 16'hCC40;
defparam \cpu|control_singal~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \cpu|control_singal~145 (
// Equation(s):
// \cpu|control_singal~145_combout  = (\cpu|control_singal~195_combout ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|control_singal~129_combout )))

	.dataa(\cpu|control_singal~195_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|control_singal~129_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~145 .lut_mask = 16'hBAAA;
defparam \cpu|control_singal~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \cpu|ALU_S[3]~11 (
// Equation(s):
// \cpu|ALU_S[3]~11_combout  = (\cpu|make_clock|Wx [1] & ((\cpu|control_singal~145_combout ) # (!\cpu|ALU_S[4]~7_combout )))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|ALU_S[4]~7_combout ),
	.datac(gnd),
	.datad(\cpu|control_singal~145_combout ),
	.cin(gnd),
	.combout(\cpu|ALU_S[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[3]~11 .lut_mask = 16'hAA22;
defparam \cpu|ALU_S[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \cpu|comb_932|Mux2~6 (
// Equation(s):
// \cpu|comb_932|Mux2~6_combout  = (\cpu|ALU_S[4]~10_combout  & (\cpu|ALU_S [2] & ((\cpu|ALU_S[3]~11_combout )))) # (!\cpu|ALU_S[4]~10_combout  & (((!\cpu|comb_932|Mux2~27_combout  & !\cpu|ALU_S[3]~11_combout ))))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|comb_932|Mux2~27_combout ),
	.datac(\cpu|ALU_S[4]~10_combout ),
	.datad(\cpu|ALU_S[3]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~6 .lut_mask = 16'hA003;
defparam \cpu|comb_932|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \cpu|select_A|Q[4]~69 (
// Equation(s):
// \cpu|select_A|Q[4]~69_combout  = (\cpu|select_control_A [2] & (\cpu|select_control_A [1])) # (!\cpu|select_control_A [2] & ((!\cpu|select_control_A[0]~10_combout ) # (!\cpu|select_control_A [1])))

	.dataa(gnd),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_control_A [1]),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~69 .lut_mask = 16'hC3F3;
defparam \cpu|select_A|Q[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \cpu|control_singal~131 (
// Equation(s):
// \cpu|control_singal~131_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (((\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~131 .lut_mask = 16'hDAD8;
defparam \cpu|control_singal~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \cpu|control_singal~132 (
// Equation(s):
// \cpu|control_singal~132_combout  = (\cpu|control_singal~2_combout  & ((\cpu|control_singal~87_combout ) # ((\cpu|control_singal~131_combout  & \cpu|make_clock|Tx [0])))) # (!\cpu|control_singal~2_combout  & (((\cpu|control_singal~131_combout  & 
// \cpu|make_clock|Tx [0]))))

	.dataa(\cpu|control_singal~2_combout ),
	.datab(\cpu|control_singal~87_combout ),
	.datac(\cpu|control_singal~131_combout ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~132 .lut_mask = 16'hF888;
defparam \cpu|control_singal~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \cpu|comb_932|Mux9~2 (
// Equation(s):
// \cpu|comb_932|Mux9~2_combout  = (\cpu|control_singal[35]~130_combout  & (\cpu|control_singal~123_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ) # (!\cpu|control_singal~132_combout ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|control_singal[35]~130_combout ),
	.datac(\cpu|control_singal~123_combout ),
	.datad(\cpu|control_singal~132_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~2 .lut_mask = 16'h80C0;
defparam \cpu|comb_932|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \cpu|ALU_S[1]~1 (
// Equation(s):
// \cpu|ALU_S[1]~1_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|control_singal~133_combout )

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|control_singal~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ALU_S[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[1]~1 .lut_mask = 16'hC0C0;
defparam \cpu|ALU_S[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \cpu|ALU_S[1]~2 (
// Equation(s):
// \cpu|ALU_S[1]~2_combout  = (\cpu|make_clock|Wx [1] & (((\cpu|ALU_S[1]~1_combout ) # (!\cpu|ALU_S[1]~0_combout )) # (!\cpu|comb_932|Mux9~2_combout )))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|comb_932|Mux9~2_combout ),
	.datac(\cpu|ALU_S[1]~1_combout ),
	.datad(\cpu|ALU_S[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|ALU_S[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[1]~2 .lut_mask = 16'hA2AA;
defparam \cpu|ALU_S[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \cpu|comb_932|Add0~5 (
// Equation(s):
// \cpu|comb_932|Add0~5_combout  = (\cpu|ALU_S [2] & ((\cpu|ALU_S[1]~2_combout  & ((\cpu|select_B|three_two_translator|15~4_combout ))) # (!\cpu|ALU_S[1]~2_combout  & (\cpu|select_A|Q[4]~69_combout )))) # (!\cpu|ALU_S [2] & (\cpu|select_A|Q[4]~69_combout ))

	.dataa(\cpu|select_A|Q[4]~69_combout ),
	.datab(\cpu|select_B|three_two_translator|15~4_combout ),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~5 .lut_mask = 16'hCAAA;
defparam \cpu|comb_932|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \cpu|control_select_control_RA2[1] (
// Equation(s):
// \cpu|control_select_control_RA2 [1] = ((\cpu|control_singal~119_combout  & \cpu|make_clock|Wx [1])) # (!\cpu|select_control_A[1]~5_combout )

	.dataa(\cpu|select_control_A[1]~5_combout ),
	.datab(\cpu|control_singal~119_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_select_control_RA2 [1]),
	.cout());
// synopsys translate_off
defparam \cpu|control_select_control_RA2[1] .lut_mask = 16'hD5D5;
defparam \cpu|control_select_control_RA2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \cpu|select_control_RA_from_microInstruction3[1] (
// Equation(s):
// \cpu|select_control_RA_from_microInstruction3 [1] = (\cpu|control_singal~192_combout ) # (!\cpu|select_control_B[0]~26_combout )

	.dataa(gnd),
	.datab(\cpu|select_control_B[0]~26_combout ),
	.datac(\cpu|control_singal~192_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_RA_from_microInstruction3 [1]),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA_from_microInstruction3[1] .lut_mask = 16'hF3F3;
defparam \cpu|select_control_RA_from_microInstruction3[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \cpu|select_control_RA[2]~31 (
// Equation(s):
// \cpu|select_control_RA[2]~31_combout  = (\cpu|make_clock|Wx [1] & (\cpu|select_control_RA_from_microInstruction3 [1] & ((\cpu|control_singal~119_combout ) # (!\cpu|select_control_A[1]~5_combout ))))

	.dataa(\cpu|select_control_A[1]~5_combout ),
	.datab(\cpu|control_singal~119_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|select_control_RA_from_microInstruction3 [1]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~31 .lut_mask = 16'hD000;
defparam \cpu|select_control_RA[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \cpu|select_control_RA_from_microInstruction3[0]~1 (
// Equation(s):
// \cpu|select_control_RA_from_microInstruction3[0]~1_combout  = (\cpu|select_control_A[0]~4_combout  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|make_clock|Tx [0]) # (\cpu|make_clock|Tx [1]))))

	.dataa(\cpu|select_control_A[0]~4_combout ),
	.datab(\cpu|make_clock|Tx [0]),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|select_control_RA_from_microInstruction3[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA_from_microInstruction3[0]~1 .lut_mask = 16'hA080;
defparam \cpu|select_control_RA_from_microInstruction3[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \cpu|select_control_RA_from_microInstruction3[0]~2 (
// Equation(s):
// \cpu|select_control_RA_from_microInstruction3[0]~2_combout  = (\cpu|select_control_RA_from_microInstruction3[0]~1_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q )) # 
// (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ) # (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )))))

	.dataa(\cpu|select_control_RA_from_microInstruction3[0]~1_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA_from_microInstruction3[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA_from_microInstruction3[0]~2 .lut_mask = 16'h2A28;
defparam \cpu|select_control_RA_from_microInstruction3[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \cpu|cpr_tow_four1|B[0]~0 (
// Equation(s):
// \cpu|cpr_tow_four1|B[0]~0_combout  = (\cpu|control_singal~166_combout ) # ((\cpu|control_singal~178_combout ) # (!\cpu|select_control_A[1]~5_combout ))

	.dataa(\cpu|control_singal~166_combout ),
	.datab(\cpu|control_singal~178_combout ),
	.datac(\cpu|select_control_A[1]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpr_tow_four1|B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpr_tow_four1|B[0]~0 .lut_mask = 16'hEFEF;
defparam \cpu|cpr_tow_four1|B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~1 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~1_combout  = (\cpu|select_control_A [1] & (\cpu|select_control_A[2]~9_combout  & ((!\cpu|select_control_A[0]~4_combout ) # (!\cpu|select_control_A[0]~8_combout ))))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A[2]~9_combout ),
	.datac(\cpu|select_control_A[0]~8_combout ),
	.datad(\cpu|select_control_A[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~1 .lut_mask = 16'h0888;
defparam \cpu|select_A|three_two_translator|15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \cpu|CPMAR~0 (
// Equation(s):
// \cpu|CPMAR~0_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # (!\cpu|make_clock|Tx [1]))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(gnd),
	.datac(\cpu|make_clock|Tx [1]),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|CPMAR~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPMAR~0 .lut_mask = 16'hAFFF;
defparam \cpu|CPMAR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \cpu|CPMAR~1 (
// Equation(s):
// \cpu|CPMAR~1_combout  = (\cpu|make_clock|Tx [0] & (!\cpu|control_singal~85_combout  & ((\cpu|CPMAR~0_combout ) # (!\cpu|control_singal~94_combout )))) # (!\cpu|make_clock|Tx [0] & ((\cpu|CPMAR~0_combout ) # ((!\cpu|control_singal~94_combout ))))

	.dataa(\cpu|make_clock|Tx [0]),
	.datab(\cpu|CPMAR~0_combout ),
	.datac(\cpu|control_singal~94_combout ),
	.datad(\cpu|control_singal~85_combout ),
	.cin(gnd),
	.combout(\cpu|CPMAR~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPMAR~1 .lut_mask = 16'h45CF;
defparam \cpu|CPMAR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \cpu|control_singal~97 (
// Equation(s):
// \cpu|control_singal~97_combout  = (\cpu|make_clock|Tx [0] & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|control_singal~83_combout  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|make_clock|Tx [0]),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|control_singal~83_combout ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~97 .lut_mask = 16'h8000;
defparam \cpu|control_singal~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \cpu|control_singal~186 (
// Equation(s):
// \cpu|control_singal~186_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|make_clock|Tx [0]))

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~186_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~186 .lut_mask = 16'hC000;
defparam \cpu|control_singal~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \cpu|control_singal~18 (
// Equation(s):
// \cpu|control_singal~18_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|control_singal~129_combout )) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|control_singal~186_combout )))

	.dataa(gnd),
	.datab(\cpu|control_singal~129_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|control_singal~186_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~18 .lut_mask = 16'hCFC0;
defparam \cpu|control_singal~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \cpu|control_singal~187 (
// Equation(s):
// \cpu|control_singal~187_combout  = (\cpu|control_singal~97_combout ) # (\cpu|control_singal~18_combout )

	.dataa(gnd),
	.datab(\cpu|control_singal~97_combout ),
	.datac(\cpu|control_singal~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~187_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~187 .lut_mask = 16'hFCFC;
defparam \cpu|control_singal~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \cpu|control_singal~17 (
// Equation(s):
// \cpu|control_singal~17_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|control_singal~97_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|control_singal~187_combout ))

	.dataa(gnd),
	.datab(\cpu|control_singal~187_combout ),
	.datac(\cpu|control_singal~97_combout ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~17 .lut_mask = 16'hF0CC;
defparam \cpu|control_singal~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \cpu|CPMAR~2 (
// Equation(s):
// \cpu|CPMAR~2_combout  = (\cpu|make_clock|Wx [1] & ((\cpu|control_singal~17_combout ) # (!\cpu|CPMAR~1_combout )))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|CPMAR~1_combout ),
	.datac(gnd),
	.datad(\cpu|control_singal~17_combout ),
	.cin(gnd),
	.combout(\cpu|CPMAR~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPMAR~2 .lut_mask = 16'hAA22;
defparam \cpu|CPMAR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \cpu|CPMAR (
// Equation(s):
// \cpu|CPMAR~combout  = LCELL((!\cpu|make_clock|num_P [1] & ((\cpu|CPMAR~2_combout ) # ((\cpu|make_clock|Tx [0] & !\cpu|make_clock|Wx [0])))))

	.dataa(\cpu|make_clock|Tx [0]),
	.datab(\cpu|CPMAR~2_combout ),
	.datac(\cpu|make_clock|Wx [0]),
	.datad(\cpu|make_clock|num_P [1]),
	.cin(gnd),
	.combout(\cpu|CPMAR~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPMAR .lut_mask = 16'h00CE;
defparam \cpu|CPMAR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \cpu|CPMAR~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPMAR~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPMAR~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPMAR~clkctrl .clock_type = "global clock";
defparam \cpu|CPMAR~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \OPEN~input (
	.i(OPEN),
	.ibar(gnd),
	.o(\OPEN~input_o ));
// synopsys translate_off
defparam \OPEN~input .bus_hold = "false";
defparam \OPEN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \cpu|select_control_RB[5]~8 (
// Equation(s):
// \cpu|select_control_RB[5]~8_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~8 .lut_mask = 16'h2200;
defparam \cpu|select_control_RB[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \cpu|ALU_S[1] (
// Equation(s):
// \cpu|ALU_S [1] = (((\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|control_singal~133_combout )) # (!\cpu|ALU_S[1]~0_combout )) # (!\cpu|comb_932|Mux9~2_combout )

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|comb_932|Mux9~2_combout ),
	.datac(\cpu|control_singal~133_combout ),
	.datad(\cpu|ALU_S[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|ALU_S [1]),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[1] .lut_mask = 16'hB3FF;
defparam \cpu|ALU_S[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \cpu|comb_932|WideOr1~0 (
// Equation(s):
// \cpu|comb_932|WideOr1~0_combout  = (\cpu|ALU_S[3]~11_combout  & (!\cpu|ALU_S[4]~10_combout  & (\cpu|ALU_S[1]~2_combout  $ (\cpu|ALU_S [2]))))

	.dataa(\cpu|ALU_S[1]~2_combout ),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|ALU_S[4]~10_combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|WideOr1~0 .lut_mask = 16'h0408;
defparam \cpu|comb_932|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \cpu|ALU_S[0]~5 (
// Equation(s):
// \cpu|ALU_S[0]~5_combout  = (\cpu|ALU_S [0] & \cpu|make_clock|Wx [1])

	.dataa(gnd),
	.datab(\cpu|ALU_S [0]),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ALU_S[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[0]~5 .lut_mask = 16'hC0C0;
defparam \cpu|ALU_S[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \cpu|comb_932|shift_direction~2 (
// Equation(s):
// \cpu|comb_932|shift_direction~2_combout  = (\cpu|ALU_S[3]~11_combout  & (!\cpu|ALU_S[0]~5_combout  & (\cpu|ALU_S [2] $ (\cpu|ALU_S[1]~2_combout ))))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|ALU_S[0]~5_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|shift_direction~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|shift_direction~2 .lut_mask = 16'h0408;
defparam \cpu|comb_932|shift_direction~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \cpu|comb_932|shift_direction~3 (
// Equation(s):
// \cpu|comb_932|shift_direction~3_combout  = ((!\cpu|ALU_S[4]~9_combout  & \cpu|make_clock|Wx [1])) # (!\cpu|comb_932|shift_direction~2_combout )

	.dataa(\cpu|ALU_S[4]~9_combout ),
	.datab(\cpu|comb_932|shift_direction~2_combout ),
	.datac(gnd),
	.datad(\cpu|make_clock|Wx [1]),
	.cin(gnd),
	.combout(\cpu|comb_932|shift_direction~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|shift_direction~3 .lut_mask = 16'h7733;
defparam \cpu|comb_932|shift_direction~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \cpu|comb_932|shift_direction (
// Equation(s):
// \cpu|comb_932|shift_direction~combout  = (\cpu|comb_932|WideOr1~0_combout  & (\cpu|comb_932|shift_direction~3_combout )) # (!\cpu|comb_932|WideOr1~0_combout  & ((\cpu|comb_932|shift_direction~combout )))

	.dataa(\cpu|comb_932|WideOr1~0_combout ),
	.datab(\cpu|comb_932|shift_direction~3_combout ),
	.datac(\cpu|comb_932|shift_direction~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|shift_direction~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|shift_direction .lut_mask = 16'hD8D8;
defparam \cpu|comb_932|shift_direction .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \cpu|comb_932|Mux2~8 (
// Equation(s):
// \cpu|comb_932|Mux2~8_combout  = (\cpu|ALU_S [2]) # ((\cpu|ALU_S [1] & (\cpu|comb_932|shift_direction~combout  & \cpu|make_clock|Wx [1])))

	.dataa(\cpu|ALU_S [1]),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|comb_932|shift_direction~combout ),
	.datad(\cpu|make_clock|Wx [1]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~8 .lut_mask = 16'hECCC;
defparam \cpu|comb_932|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \cpu|comb_932|Mux2~28 (
// Equation(s):
// \cpu|comb_932|Mux2~28_combout  = (\cpu|ALU_S [1] & ((\cpu|make_clock|Wx [1] & ((\cpu|ALU_S [0]))) # (!\cpu|make_clock|Wx [1] & (\cpu|comb_932|shift_direction~combout )))) # (!\cpu|ALU_S [1] & (\cpu|comb_932|shift_direction~combout ))

	.dataa(\cpu|ALU_S [1]),
	.datab(\cpu|comb_932|shift_direction~combout ),
	.datac(\cpu|ALU_S [0]),
	.datad(\cpu|make_clock|Wx [1]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~28 .lut_mask = 16'hE4CC;
defparam \cpu|comb_932|Mux2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \cpu|select_control_RB[7]~21 (
// Equation(s):
// \cpu|select_control_RB[7]~21_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|control_select_control_RB2 [0] & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|control_select_control_RB2 [0]),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~21 .lut_mask = 16'h2000;
defparam \cpu|select_control_RB[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \cpu|select_control_RB[7]~22 (
// Equation(s):
// \cpu|select_control_RB[7]~22_combout  = (\cpu|select_control_RB[7]~21_combout ) # ((\cpu|select_control_RA~13_combout  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|control_select_control_RB2 [0])))

	.dataa(\cpu|select_control_RA~13_combout ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RB[7]~21_combout ),
	.datad(\cpu|control_select_control_RB2 [0]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~22 .lut_mask = 16'hF8F0;
defparam \cpu|select_control_RB[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \cpu|control_singal~103 (
// Equation(s):
// \cpu|control_singal~103_combout  = (\cpu|select_control_B[1]~11_combout  & ((\cpu|control_singal~70_combout ) # ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|make_clock|Tx [1]))))

	.dataa(\cpu|control_singal~70_combout ),
	.datab(\cpu|select_control_B[1]~11_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|make_clock|Tx [1]),
	.cin(gnd),
	.combout(\cpu|control_singal~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~103 .lut_mask = 16'hC888;
defparam \cpu|control_singal~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \cpu|control_singal~104 (
// Equation(s):
// \cpu|control_singal~104_combout  = (\cpu|make_clock|Tx [0] & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|make_clock|Tx [0]),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~104 .lut_mask = 16'hE0A0;
defparam \cpu|control_singal~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \cpu|control_singal~105 (
// Equation(s):
// \cpu|control_singal~105_combout  = (\cpu|control_singal~93_combout  & ((\cpu|control_singal~81_combout ) # ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|control_singal~104_combout )))) # (!\cpu|control_singal~93_combout  & 
// (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|control_singal~104_combout )))

	.dataa(\cpu|control_singal~93_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|control_singal~104_combout ),
	.datad(\cpu|control_singal~81_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~105 .lut_mask = 16'hEAC0;
defparam \cpu|control_singal~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \cpu|control_singal~106 (
// Equation(s):
// \cpu|control_singal~106_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|control_singal~191_combout ) # ((\cpu|control_singal~103_combout ) # (\cpu|control_singal~105_combout ))))

	.dataa(\cpu|control_singal~191_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|control_singal~103_combout ),
	.datad(\cpu|control_singal~105_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~106 .lut_mask = 16'h3332;
defparam \cpu|control_singal~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \cpu|control_singal~110 (
// Equation(s):
// \cpu|control_singal~110_combout  = (((\cpu|control_singal~106_combout ) # (\cpu|control_singal~88_combout )) # (!\cpu|control_singal~109_combout )) # (!\cpu|control_singal~102_combout )

	.dataa(\cpu|control_singal~102_combout ),
	.datab(\cpu|control_singal~109_combout ),
	.datac(\cpu|control_singal~106_combout ),
	.datad(\cpu|control_singal~88_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~110 .lut_mask = 16'hFFF7;
defparam \cpu|control_singal~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \cpu|control_select_control_RB2[1] (
// Equation(s):
// \cpu|control_select_control_RB2 [1] = ((\cpu|make_clock|Wx [1] & \cpu|control_singal~110_combout )) # (!\cpu|select_control_A[1]~5_combout )

	.dataa(\cpu|select_control_A[1]~5_combout ),
	.datab(gnd),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|control_singal~110_combout ),
	.cin(gnd),
	.combout(\cpu|control_select_control_RB2 [1]),
	.cout());
// synopsys translate_off
defparam \cpu|control_select_control_RB2[1] .lut_mask = 16'hF555;
defparam \cpu|control_select_control_RB2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \cpu|select_control_RB[7]~23 (
// Equation(s):
// \cpu|select_control_RB[7]~23_combout  = (\cpu|select_control_RB[7]~22_combout  & (((\cpu|select_control_RB[7]~20_combout  & \cpu|select_control_RB[4]~6_combout )) # (!\cpu|control_select_control_RB2 [1]))) # (!\cpu|select_control_RB[7]~22_combout  & 
// (((\cpu|select_control_RB[7]~20_combout  & \cpu|select_control_RB[4]~6_combout ))))

	.dataa(\cpu|select_control_RB[7]~22_combout ),
	.datab(\cpu|control_select_control_RB2 [1]),
	.datac(\cpu|select_control_RB[7]~20_combout ),
	.datad(\cpu|select_control_RB[4]~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~23 .lut_mask = 16'hF222;
defparam \cpu|select_control_RB[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \cpu|select_control_RA~15 (
// Equation(s):
// \cpu|select_control_RA~15_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~15 .lut_mask = 16'h0030;
defparam \cpu|select_control_RA~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \cpu|select_control_RB[1]~18 (
// Equation(s):
// \cpu|select_control_RB[1]~18_combout  = (\cpu|control_select_control_RB2 [0] & (((\cpu|select_control_RA~15_combout )))) # (!\cpu|control_select_control_RB2 [0] & (\cpu|select_control_RA~9_combout  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA~9_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|control_select_control_RB2 [0]),
	.datad(\cpu|select_control_RA~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~18 .lut_mask = 16'hF202;
defparam \cpu|select_control_RB[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \cpu|select_B|Q[2]~20 (
// Equation(s):
// \cpu|select_B|Q[2]~20_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_B[2]~16_combout ) # ((\cpu|make_clock|Wx [1] & \cpu|select_control_B[1]~14_combout ))))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|make_clock|Wx [1]),
	.datac(\cpu|select_control_B[1]~14_combout ),
	.datad(\cpu|select_control_B[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~20 .lut_mask = 16'hAA80;
defparam \cpu|select_B|Q[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \cpu|select_B|Q[2]~32 (
// Equation(s):
// \cpu|select_B|Q[2]~32_combout  = (!\cpu|select_control_B[2]~16_combout  & ((!\cpu|make_clock|Wx [1]) # (!\cpu|select_control_B[1]~14_combout )))

	.dataa(gnd),
	.datab(\cpu|select_control_B[1]~14_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|select_control_B[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~32 .lut_mask = 16'h003F;
defparam \cpu|select_B|Q[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \cpu|PC|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \cpu|select_B|Q[2]~21 (
// Equation(s):
// \cpu|select_B|Q[2]~21_combout  = (\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q  & (!\cpu|select_B|Q[4]~14_combout  & \cpu|select_B|three_two_translator|15~4_combout ))

	.dataa(gnd),
	.datab(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|select_B|Q[4]~14_combout ),
	.datad(\cpu|select_B|three_two_translator|15~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~21 .lut_mask = 16'h0C00;
defparam \cpu|select_B|Q[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \cpu|select_control_RB[4]~11 (
// Equation(s):
// \cpu|select_control_RB[4]~11_combout  = (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~11 .lut_mask = 16'h0033;
defparam \cpu|select_control_RB[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \cpu|select_control_RA~17 (
// Equation(s):
// \cpu|select_control_RA~17_combout  = (\cpu|select_control_A[1]~5_combout  & (\cpu|control_singal~119_combout  & (\cpu|make_clock|Wx [1] & !\cpu|control_singal~117_combout )))

	.dataa(\cpu|select_control_A[1]~5_combout ),
	.datab(\cpu|control_singal~119_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|control_singal~117_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~17 .lut_mask = 16'h0080;
defparam \cpu|select_control_RA~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \cpu|select_control_RA~24 (
// Equation(s):
// \cpu|select_control_RA~24_combout  = (\cpu|select_control_RA~17_combout  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q )

	.dataa(gnd),
	.datab(\cpu|select_control_RA~17_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_RA~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~24 .lut_mask = 16'hC0C0;
defparam \cpu|select_control_RA~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \cpu|select_control_two_Four1|B[0]~0 (
// Equation(s):
// \cpu|select_control_two_Four1|B[0]~0_combout  = ((\cpu|make_clock|Wx [1] & ((\cpu|control_singal~119_combout ) # (\cpu|control_singal~117_combout )))) # (!\cpu|select_control_A[1]~5_combout )

	.dataa(\cpu|select_control_A[1]~5_combout ),
	.datab(\cpu|control_singal~119_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|control_singal~117_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_two_Four1|B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_two_Four1|B[0]~0 .lut_mask = 16'hF5D5;
defparam \cpu|select_control_two_Four1|B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \cpu|select_control_RA~43 (
// Equation(s):
// \cpu|select_control_RA~43_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (!\cpu|select_control_two_Four1|B[0]~0_combout  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_two_Four1|B[0]~0_combout ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~43 .lut_mask = 16'h0100;
defparam \cpu|select_control_RA~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \cpu|control_select_control_RA2[0] (
// Equation(s):
// \cpu|control_select_control_RA2 [0] = ((\cpu|make_clock|Wx [1] & \cpu|control_singal~117_combout )) # (!\cpu|select_control_A[1]~5_combout )

	.dataa(\cpu|select_control_A[1]~5_combout ),
	.datab(\cpu|make_clock|Wx [1]),
	.datac(gnd),
	.datad(\cpu|control_singal~117_combout ),
	.cin(gnd),
	.combout(\cpu|control_select_control_RA2 [0]),
	.cout());
// synopsys translate_off
defparam \cpu|control_select_control_RA2[0] .lut_mask = 16'hDD55;
defparam \cpu|control_select_control_RA2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \cpu|select_control_RA~12 (
// Equation(s):
// \cpu|select_control_RA~12_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~12 .lut_mask = 16'h0F00;
defparam \cpu|select_control_RA~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \cpu|select_control_RA~23 (
// Equation(s):
// \cpu|select_control_RA~23_combout  = (\cpu|control_select_control_RA2 [0] & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & (!\cpu|control_select_control_RA2 [1] & \cpu|select_control_RA~12_combout )))

	.dataa(\cpu|control_select_control_RA2 [0]),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|control_select_control_RA2 [1]),
	.datad(\cpu|select_control_RA~12_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~23 .lut_mask = 16'h0200;
defparam \cpu|select_control_RA~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \cpu|select_control_RA[4]~25 (
// Equation(s):
// \cpu|select_control_RA[4]~25_combout  = (\cpu|select_control_RA~43_combout ) # ((\cpu|select_control_RA~23_combout ) # ((\cpu|select_control_RB[4]~11_combout  & \cpu|select_control_RA~24_combout )))

	.dataa(\cpu|select_control_RB[4]~11_combout ),
	.datab(\cpu|select_control_RA~24_combout ),
	.datac(\cpu|select_control_RA~43_combout ),
	.datad(\cpu|select_control_RA~23_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[4]~25 .lut_mask = 16'hFFF8;
defparam \cpu|select_control_RA[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \cpu|select_control_RA~16 (
// Equation(s):
// \cpu|select_control_RA~16_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (!\cpu|select_control_two_Four1|B[0]~0_combout  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_two_Four1|B[0]~0_combout ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~16 .lut_mask = 16'h0200;
defparam \cpu|select_control_RA~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \cpu|select_control_RA~18 (
// Equation(s):
// \cpu|select_control_RA~18_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RA~17_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_control_RA~17_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~18 .lut_mask = 16'h2000;
defparam \cpu|select_control_RA~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \cpu|select_control_RA[5]~20 (
// Equation(s):
// \cpu|select_control_RA[5]~20_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_A[1]~5_combout  & ((!\cpu|control_singal~119_combout ) # (!\cpu|make_clock|Wx [1]))))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|control_singal~119_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_A[1]~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~20 .lut_mask = 16'h7000;
defparam \cpu|select_control_RA[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \cpu|select_control_RA[5]~19 (
// Equation(s):
// \cpu|select_control_RA[5]~19_combout  = (\cpu|select_control_B[0]~26_combout  & (\cpu|select_control_RA_from_microInstruction3[0]~2_combout  & !\cpu|control_singal~192_combout ))

	.dataa(gnd),
	.datab(\cpu|select_control_B[0]~26_combout ),
	.datac(\cpu|select_control_RA_from_microInstruction3[0]~2_combout ),
	.datad(\cpu|control_singal~192_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~19 .lut_mask = 16'h00C0;
defparam \cpu|select_control_RA[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \cpu|select_control_RA[5]~21 (
// Equation(s):
// \cpu|select_control_RA[5]~21_combout  = (\cpu|select_control_RA[5]~20_combout  & ((\cpu|select_control_RA~12_combout ) # ((\cpu|select_control_RA[5]~19_combout  & \cpu|control_select_control_RA2 [1])))) # (!\cpu|select_control_RA[5]~20_combout  & 
// (\cpu|select_control_RA[5]~19_combout  & (\cpu|control_select_control_RA2 [1])))

	.dataa(\cpu|select_control_RA[5]~20_combout ),
	.datab(\cpu|select_control_RA[5]~19_combout ),
	.datac(\cpu|control_select_control_RA2 [1]),
	.datad(\cpu|select_control_RA~12_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~21 .lut_mask = 16'hEAC0;
defparam \cpu|select_control_RA[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \cpu|select_control_RA[5]~22 (
// Equation(s):
// \cpu|select_control_RA[5]~22_combout  = (\cpu|select_control_RA~16_combout ) # ((\cpu|select_control_RA~18_combout ) # ((\cpu|select_control_RA[5]~21_combout  & \cpu|control_select_control_RA2 [0])))

	.dataa(\cpu|select_control_RA~16_combout ),
	.datab(\cpu|select_control_RA~18_combout ),
	.datac(\cpu|select_control_RA[5]~21_combout ),
	.datad(\cpu|control_select_control_RA2 [0]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~22 .lut_mask = 16'hFEEE;
defparam \cpu|select_control_RA[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \cpu|select_RA|Q[2]~65 (
// Equation(s):
// \cpu|select_RA|Q[2]~65_combout  = (\cpu|select_control_RA[4]~25_combout  & ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[5]~22_combout )))) # 
// (!\cpu|select_control_RA[4]~25_combout  & (((\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[5]~22_combout ))))

	.dataa(\cpu|select_control_RA[4]~25_combout ),
	.datab(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[2]~65 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \cpu|select_control_RA~29 (
// Equation(s):
// \cpu|select_control_RA~29_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & !\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~29 .lut_mask = 16'h000C;
defparam \cpu|select_control_RA~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \cpu|select_control_RA~11 (
// Equation(s):
// \cpu|select_control_RA~11_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & !\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~11 .lut_mask = 16'h0044;
defparam \cpu|select_control_RA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \cpu|cpr_tow_four1|B[2] (
// Equation(s):
// \cpu|cpr_tow_four1|B [2] = ((\cpu|control_singal~178_combout ) # (!\cpu|select_control_A[1]~5_combout )) # (!\cpu|control_singal~166_combout )

	.dataa(\cpu|control_singal~166_combout ),
	.datab(\cpu|control_singal~178_combout ),
	.datac(\cpu|select_control_A[1]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpr_tow_four1|B [2]),
	.cout());
// synopsys translate_off
defparam \cpu|cpr_tow_four1|B[2] .lut_mask = 16'hDFDF;
defparam \cpu|cpr_tow_four1|B[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \cpu|CPR[2]~19 (
// Equation(s):
// \cpu|CPR[2]~19_combout  = (\cpu|select_control_RA~29_combout  & (((!\cpu|cpr_tow_four1|B[0]~0_combout  & \cpu|select_control_RA~11_combout )) # (!\cpu|cpr_tow_four1|B [2]))) # (!\cpu|select_control_RA~29_combout  & (!\cpu|cpr_tow_four1|B[0]~0_combout  & 
// (\cpu|select_control_RA~11_combout )))

	.dataa(\cpu|select_control_RA~29_combout ),
	.datab(\cpu|cpr_tow_four1|B[0]~0_combout ),
	.datac(\cpu|select_control_RA~11_combout ),
	.datad(\cpu|cpr_tow_four1|B [2]),
	.cin(gnd),
	.combout(\cpu|CPR[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[2]~19 .lut_mask = 16'h30BA;
defparam \cpu|CPR[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \cpu|cpr_tow_four1|B[1] (
// Equation(s):
// \cpu|cpr_tow_four1|B [1] = (\cpu|control_singal~166_combout ) # ((!\cpu|select_control_A[1]~5_combout ) # (!\cpu|control_singal~178_combout ))

	.dataa(\cpu|control_singal~166_combout ),
	.datab(\cpu|control_singal~178_combout ),
	.datac(\cpu|select_control_A[1]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpr_tow_four1|B [1]),
	.cout());
// synopsys translate_off
defparam \cpu|cpr_tow_four1|B[1] .lut_mask = 16'hBFBF;
defparam \cpu|cpr_tow_four1|B[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \cpu|CPR[2] (
// Equation(s):
// \cpu|CPR [2] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|CPR[2]~19_combout ) # ((!\cpu|cpr_tow_four1|B [1] & \cpu|select_control_RA[2]~10_combout )))))

	.dataa(\cpu|CPR[2]~19_combout ),
	.datab(\cpu|cpr_tow_four1|B [1]),
	.datac(\cpu|CPR_PO~combout ),
	.datad(\cpu|select_control_RA[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|CPR [2]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[2] .lut_mask = 16'hB0A0;
defparam \cpu|CPR[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \cpu|CPR[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPR [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPR[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPR[2]~clkctrl .clock_type = "global clock";
defparam \cpu|CPR[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \cpu|select_control_RB[1]~24 (
// Equation(s):
// \cpu|select_control_RB[1]~24_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & !\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~24 .lut_mask = 16'h0022;
defparam \cpu|select_control_RB[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \cpu|CPR[1]~24 (
// Equation(s):
// \cpu|CPR[1]~24_combout  = (\cpu|cpr_tow_four1|B [2] & (((\cpu|select_control_RB[1]~24_combout  & !\cpu|cpr_tow_four1|B[0]~0_combout )))) # (!\cpu|cpr_tow_four1|B [2] & ((\cpu|CPR[1]~0_combout ) # ((\cpu|select_control_RB[1]~24_combout  & 
// !\cpu|cpr_tow_four1|B[0]~0_combout ))))

	.dataa(\cpu|cpr_tow_four1|B [2]),
	.datab(\cpu|CPR[1]~0_combout ),
	.datac(\cpu|select_control_RB[1]~24_combout ),
	.datad(\cpu|cpr_tow_four1|B[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[1]~24 .lut_mask = 16'h44F4;
defparam \cpu|CPR[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \cpu|CPR[1] (
// Equation(s):
// \cpu|CPR [1] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|CPR[1]~24_combout ) # ((!\cpu|cpr_tow_four1|B [1] & \cpu|select_control_RA~15_combout )))))

	.dataa(\cpu|CPR[1]~24_combout ),
	.datab(\cpu|cpr_tow_four1|B [1]),
	.datac(\cpu|CPR_PO~combout ),
	.datad(\cpu|select_control_RA~15_combout ),
	.cin(gnd),
	.combout(\cpu|CPR [1]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[1] .lut_mask = 16'hB0A0;
defparam \cpu|CPR[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \cpu|CPR[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPR [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPR[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPR[1]~clkctrl .clock_type = "global clock";
defparam \cpu|CPR[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \cpu|select_RA|Q[2]~66 (
// Equation(s):
// \cpu|select_RA|Q[2]~66_combout  = (\cpu|select_control_RA[1]~28_combout  & ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[2]~33_combout )))) # 
// (!\cpu|select_control_RA[1]~28_combout  & (\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[2]~33_combout ))))

	.dataa(\cpu|select_control_RA[1]~28_combout ),
	.datab(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[2]~33_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[2]~66 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \cpu|select_control_RA~14 (
// Equation(s):
// \cpu|select_control_RA~14_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q )

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~14 .lut_mask = 16'h5500;
defparam \cpu|select_control_RA~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \cpu|CPR[4]~1 (
// Equation(s):
// \cpu|CPR[4]~1_combout  = (\cpu|control_singal~166_combout  & (!\cpu|control_singal~178_combout  & (\cpu|select_control_A[1]~5_combout  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|control_singal~166_combout ),
	.datab(\cpu|control_singal~178_combout ),
	.datac(\cpu|select_control_A[1]~5_combout ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|CPR[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[4]~1 .lut_mask = 16'h2000;
defparam \cpu|CPR[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \cpu|CPR[6]~9 (
// Equation(s):
// \cpu|CPR[6]~9_combout  = (!\cpu|control_singal~166_combout  & (!\cpu|control_singal~178_combout  & (\cpu|select_control_A[1]~5_combout  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|control_singal~166_combout ),
	.datab(\cpu|control_singal~178_combout ),
	.datac(\cpu|select_control_A[1]~5_combout ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|CPR[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6]~9 .lut_mask = 16'h1000;
defparam \cpu|CPR[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \cpu|select_control_RB[6]~17 (
// Equation(s):
// \cpu|select_control_RB[6]~17_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~17 .lut_mask = 16'h00CC;
defparam \cpu|select_control_RB[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \cpu|CPR[6]~10 (
// Equation(s):
// \cpu|CPR[6]~10_combout  = (\cpu|select_control_RA~14_combout  & ((\cpu|CPR[6]~9_combout ) # ((\cpu|CPR[4]~1_combout  & \cpu|select_control_RB[6]~17_combout )))) # (!\cpu|select_control_RA~14_combout  & (\cpu|CPR[4]~1_combout  & 
// ((\cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RA~14_combout ),
	.datab(\cpu|CPR[4]~1_combout ),
	.datac(\cpu|CPR[6]~9_combout ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6]~10 .lut_mask = 16'hECA0;
defparam \cpu|CPR[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \cpu|CPR[6]~8 (
// Equation(s):
// \cpu|CPR[6]~8_combout  = (!\cpu|cpr_tow_four1|B [1] & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|cpr_tow_four1|B [1]),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|CPR[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6]~8 .lut_mask = 16'h0400;
defparam \cpu|CPR[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \cpu|CPR[6] (
// Equation(s):
// \cpu|CPR [6] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|CPR[6]~10_combout ) # (\cpu|CPR[6]~8_combout ))))

	.dataa(gnd),
	.datab(\cpu|CPR[6]~10_combout ),
	.datac(\cpu|CPR_PO~combout ),
	.datad(\cpu|CPR[6]~8_combout ),
	.cin(gnd),
	.combout(\cpu|CPR [6]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6] .lut_mask = 16'hF0C0;
defparam \cpu|CPR[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \cpu|select_control_RA~46 (
// Equation(s):
// \cpu|select_control_RA~46_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|select_control_two_Four1|B[0]~0_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_two_Four1|B[0]~0_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~46 .lut_mask = 16'h1000;
defparam \cpu|select_control_RA~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \cpu|select_control_RA~40 (
// Equation(s):
// \cpu|select_control_RA~40_combout  = (!\cpu|control_select_control_RA2 [1] & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RA~13_combout  & \cpu|control_select_control_RA2 [0])))

	.dataa(\cpu|control_select_control_RA2 [1]),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RA~13_combout ),
	.datad(\cpu|control_select_control_RA2 [0]),
	.cin(gnd),
	.combout(\cpu|select_control_RA~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~40 .lut_mask = 16'h1000;
defparam \cpu|select_control_RA~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \cpu|select_control_RA[6]~41 (
// Equation(s):
// \cpu|select_control_RA[6]~41_combout  = (\cpu|select_control_RA~46_combout ) # ((\cpu|select_control_RA~40_combout ) # ((\cpu|select_control_RB[6]~17_combout  & \cpu|select_control_RA~24_combout )))

	.dataa(\cpu|select_control_RB[6]~17_combout ),
	.datab(\cpu|select_control_RA~24_combout ),
	.datac(\cpu|select_control_RA~46_combout ),
	.datad(\cpu|select_control_RA~40_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[6]~41 .lut_mask = 16'hFFF8;
defparam \cpu|select_control_RA[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \cpu|select_control_RA[7]~38 (
// Equation(s):
// \cpu|select_control_RA[7]~38_combout  = (\cpu|select_control_RA[5]~20_combout  & ((\cpu|select_control_RA~13_combout ) # ((\cpu|select_control_RA_from_microInstruction3[0]~2_combout  & \cpu|select_control_RA[2]~31_combout )))) # 
// (!\cpu|select_control_RA[5]~20_combout  & (((\cpu|select_control_RA_from_microInstruction3[0]~2_combout  & \cpu|select_control_RA[2]~31_combout ))))

	.dataa(\cpu|select_control_RA[5]~20_combout ),
	.datab(\cpu|select_control_RA~13_combout ),
	.datac(\cpu|select_control_RA_from_microInstruction3[0]~2_combout ),
	.datad(\cpu|select_control_RA[2]~31_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[7]~38 .lut_mask = 16'hF888;
defparam \cpu|select_control_RA[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \cpu|select_control_RA~36 (
// Equation(s):
// \cpu|select_control_RA~36_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RA~17_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_control_RA~17_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~36 .lut_mask = 16'h8000;
defparam \cpu|select_control_RA~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \cpu|select_control_RA~37 (
// Equation(s):
// \cpu|select_control_RA~37_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (!\cpu|select_control_two_Four1|B[0]~0_combout  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_two_Four1|B[0]~0_combout ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~37 .lut_mask = 16'h0800;
defparam \cpu|select_control_RA~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \cpu|select_control_RA[7]~39 (
// Equation(s):
// \cpu|select_control_RA[7]~39_combout  = (\cpu|select_control_RA~36_combout ) # ((\cpu|select_control_RA~37_combout ) # ((\cpu|select_control_RA[7]~38_combout  & \cpu|control_select_control_RA2 [0])))

	.dataa(\cpu|select_control_RA[7]~38_combout ),
	.datab(\cpu|select_control_RA~36_combout ),
	.datac(\cpu|select_control_RA~37_combout ),
	.datad(\cpu|control_select_control_RA2 [0]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[7]~39 .lut_mask = 16'hFEFC;
defparam \cpu|select_control_RA[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \cpu|select_RA|Q[2]~68 (
// Equation(s):
// \cpu|select_RA|Q[2]~68_combout  = (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[6]~41_combout ) # ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[7]~39_combout )))) # 
// (!\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q  & (((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[7]~39_combout ))))

	.dataa(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[6]~41_combout ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[7]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[2]~68 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \cpu|select_control_RA~34 (
// Equation(s):
// \cpu|select_control_RA~34_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RA~17_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_control_RA~17_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~34 .lut_mask = 16'h4000;
defparam \cpu|select_control_RA~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \cpu|select_control_RA~45 (
// Equation(s):
// \cpu|select_control_RA~45_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & (!\cpu|select_control_two_Four1|B[0]~0_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_two_Four1|B[0]~0_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~45 .lut_mask = 16'h1000;
defparam \cpu|select_control_RA~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \cpu|select_control_RA~8 (
// Equation(s):
// \cpu|select_control_RA~8_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~8 .lut_mask = 16'h00C0;
defparam \cpu|select_control_RA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \cpu|select_control_RA~35 (
// Equation(s):
// \cpu|select_control_RA~35_combout  = (\cpu|control_select_control_RA2 [0] & (!\cpu|control_select_control_RA2 [1] & \cpu|select_control_RA~8_combout ))

	.dataa(\cpu|control_select_control_RA2 [0]),
	.datab(gnd),
	.datac(\cpu|control_select_control_RA2 [1]),
	.datad(\cpu|select_control_RA~8_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~35 .lut_mask = 16'h0A00;
defparam \cpu|select_control_RA~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \cpu|select_RA|Q~67 (
// Equation(s):
// \cpu|select_RA|Q~67_combout  = (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA~34_combout ) # ((\cpu|select_control_RA~45_combout ) # (\cpu|select_control_RA~35_combout ))))

	.dataa(\cpu|select_control_RA~34_combout ),
	.datab(\cpu|select_control_RA~45_combout ),
	.datac(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA~35_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~67 .lut_mask = 16'hF0E0;
defparam \cpu|select_RA|Q~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \cpu|select_RA|Q[2]~69 (
// Equation(s):
// \cpu|select_RA|Q[2]~69_combout  = (\cpu|select_RA|Q[2]~65_combout ) # ((\cpu|select_RA|Q[2]~66_combout ) # ((\cpu|select_RA|Q[2]~68_combout ) # (\cpu|select_RA|Q~67_combout )))

	.dataa(\cpu|select_RA|Q[2]~65_combout ),
	.datab(\cpu|select_RA|Q[2]~66_combout ),
	.datac(\cpu|select_RA|Q[2]~68_combout ),
	.datad(\cpu|select_RA|Q~67_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[2]~69 .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \cpu|select_RB|Q~54 (
// Equation(s):
// \cpu|select_RB|Q~54_combout  = (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~54 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \cpu|select_control_RB[4]~13 (
// Equation(s):
// \cpu|select_control_RB[4]~13_combout  = (\cpu|control_select_control_RB2 [0] & (((\cpu|select_control_RA~12_combout  & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )))) # (!\cpu|control_select_control_RB2 [0] & (\cpu|select_control_RB[4]~12_combout ))

	.dataa(\cpu|select_control_RB[4]~12_combout ),
	.datab(\cpu|select_control_RA~12_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|control_select_control_RB2 [0]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~13 .lut_mask = 16'h0CAA;
defparam \cpu|select_control_RB[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \cpu|select_control_RB[4]~14 (
// Equation(s):
// \cpu|select_control_RB[4]~14_combout  = (\cpu|select_control_RB[4]~11_combout  & ((\cpu|select_control_RB[4]~6_combout ) # ((\cpu|select_control_RB[4]~13_combout  & !\cpu|control_select_control_RB2 [1])))) # (!\cpu|select_control_RB[4]~11_combout  & 
// (\cpu|select_control_RB[4]~13_combout  & (!\cpu|control_select_control_RB2 [1])))

	.dataa(\cpu|select_control_RB[4]~11_combout ),
	.datab(\cpu|select_control_RB[4]~13_combout ),
	.datac(\cpu|control_select_control_RB2 [1]),
	.datad(\cpu|select_control_RB[4]~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~14 .lut_mask = 16'hAE0C;
defparam \cpu|select_control_RB[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \cpu|select_RB|Q[2]~53 (
// Equation(s):
// \cpu|select_RB|Q[2]~53_combout  = (\cpu|select_control_RB[4]~14_combout  & ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RB[5]~10_combout  & \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RB[4]~14_combout  & (\cpu|select_control_RB[5]~10_combout  & ((\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RB[4]~14_combout ),
	.datab(\cpu|select_control_RB[5]~10_combout ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[2]~53 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \cpu|select_control_RB[2]~0 (
// Equation(s):
// \cpu|select_control_RB[2]~0_combout  = (!\cpu|control_select_control_RB2 [0] & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|control_select_control_RB2 [1]))

	.dataa(gnd),
	.datab(\cpu|control_select_control_RB2 [0]),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|control_select_control_RB2 [1]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~0 .lut_mask = 16'h3000;
defparam \cpu|select_control_RB[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \cpu|select_control_RB[3]~1 (
// Equation(s):
// \cpu|select_control_RB[3]~1_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~1 .lut_mask = 16'h3030;
defparam \cpu|select_control_RB[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \cpu|select_control_RB[3]~2 (
// Equation(s):
// \cpu|select_control_RB[3]~2_combout  = (\cpu|control_select_control_RB2 [0] & (((\cpu|select_control_RA~8_combout )))) # (!\cpu|control_select_control_RB2 [0] & (\cpu|select_control_RA~9_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA~9_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|control_select_control_RB2 [0]),
	.datad(\cpu|select_control_RA~8_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~2 .lut_mask = 16'hF808;
defparam \cpu|select_control_RB[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \cpu|select_control_RB[3]~3 (
// Equation(s):
// \cpu|select_control_RB[3]~3_combout  = (\cpu|control_select_control_RB2 [1] & (\cpu|select_control_RB[2]~0_combout  & (\cpu|select_control_RB[3]~1_combout ))) # (!\cpu|control_select_control_RB2 [1] & ((\cpu|select_control_RB[3]~2_combout ) # 
// ((\cpu|select_control_RB[2]~0_combout  & \cpu|select_control_RB[3]~1_combout ))))

	.dataa(\cpu|control_select_control_RB2 [1]),
	.datab(\cpu|select_control_RB[2]~0_combout ),
	.datac(\cpu|select_control_RB[3]~1_combout ),
	.datad(\cpu|select_control_RB[3]~2_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~3 .lut_mask = 16'hD5C0;
defparam \cpu|select_control_RB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \cpu|select_control_RB[2]~4 (
// Equation(s):
// \cpu|select_control_RB[2]~4_combout  = (!\cpu|control_select_control_RB2 [1] & ((\cpu|control_select_control_RB2 [0] & ((\cpu|select_control_RA[2]~10_combout ))) # (!\cpu|control_select_control_RB2 [0] & (\cpu|select_control_RA~11_combout ))))

	.dataa(\cpu|select_control_RA~11_combout ),
	.datab(\cpu|select_control_RA[2]~10_combout ),
	.datac(\cpu|control_select_control_RB2 [0]),
	.datad(\cpu|control_select_control_RB2 [1]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~4 .lut_mask = 16'h00CA;
defparam \cpu|select_control_RB[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \cpu|select_control_RB[2]~5 (
// Equation(s):
// \cpu|select_control_RB[2]~5_combout  = (\cpu|select_control_RB[2]~4_combout ) # ((\cpu|select_control_RB[2]~0_combout  & (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RB[2]~4_combout ),
	.datab(\cpu|select_control_RB[2]~0_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~5 .lut_mask = 16'hAAAE;
defparam \cpu|select_control_RB[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \cpu|select_RB|Q[2]~52 (
// Equation(s):
// \cpu|select_RB|Q[2]~52_combout  = (\cpu|select_control_RB[3]~3_combout  & ((\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RB[2]~5_combout  & \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RB[3]~3_combout  & (\cpu|select_control_RB[2]~5_combout  & (\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RB[3]~3_combout ),
	.datab(\cpu|select_control_RB[2]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[2]~52 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \cpu|select_RB|Q[2]~55 (
// Equation(s):
// \cpu|select_RB|Q[2]~55_combout  = (\cpu|select_control_RB[7]~23_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[1]~19_combout )))) # 
// (!\cpu|select_control_RB[7]~23_combout  & (\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RB[1]~19_combout )))

	.dataa(\cpu|select_control_RB[7]~23_combout ),
	.datab(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|select_control_RB[1]~19_combout ),
	.datad(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[2]~55 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \cpu|select_RB|Q[2] (
// Equation(s):
// \cpu|select_RB|Q [2] = (\cpu|select_RB|Q~54_combout ) # ((\cpu|select_RB|Q[2]~53_combout ) # ((\cpu|select_RB|Q[2]~52_combout ) # (\cpu|select_RB|Q[2]~55_combout )))

	.dataa(\cpu|select_RB|Q~54_combout ),
	.datab(\cpu|select_RB|Q[2]~53_combout ),
	.datac(\cpu|select_RB|Q[2]~52_combout ),
	.datad(\cpu|select_RB|Q[2]~55_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [2]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[2] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \cpu|select_B|Q[2]~22 (
// Equation(s):
// \cpu|select_B|Q[2]~22_combout  = (\cpu|select_control_B[0]~23_combout  & ((\cpu|make_clock|Wx [1] & ((\cpu|select_RB|Q [2]))) # (!\cpu|make_clock|Wx [1] & (\cpu|select_RA|Q[2]~69_combout )))) # (!\cpu|select_control_B[0]~23_combout  & 
// (\cpu|select_RA|Q[2]~69_combout ))

	.dataa(\cpu|select_control_B[0]~23_combout ),
	.datab(\cpu|select_RA|Q[2]~69_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|select_RB|Q [2]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~22 .lut_mask = 16'hEC4C;
defparam \cpu|select_B|Q[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \cpu|select_B|Q[2]~23 (
// Equation(s):
// \cpu|select_B|Q[2]~23_combout  = (\cpu|select_B|Q[2]~20_combout ) # ((\cpu|select_B|Q[2]~21_combout ) # ((\cpu|select_B|Q[2]~32_combout  & \cpu|select_B|Q[2]~22_combout )))

	.dataa(\cpu|select_B|Q[2]~20_combout ),
	.datab(\cpu|select_B|Q[2]~32_combout ),
	.datac(\cpu|select_B|Q[2]~21_combout ),
	.datad(\cpu|select_B|Q[2]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~23 .lut_mask = 16'hFEFA;
defparam \cpu|select_B|Q[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \cpu|comb_932|Mux9~3 (
// Equation(s):
// \cpu|comb_932|Mux9~3_combout  = (\cpu|comb_932|Mux9~2_combout  & ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ) # (!\cpu|control_singal~133_combout )))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux9~2_combout ),
	.datac(\cpu|control_singal~133_combout ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~3 .lut_mask = 16'h0CCC;
defparam \cpu|comb_932|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneive_lcell_comb \cpu|comb_932|Mux9~19 (
// Equation(s):
// \cpu|comb_932|Mux9~19_combout  = (\cpu|comb_932|Mux9~3_combout  & (((!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ) # (!\cpu|make_clock|Tx [0])) # (!\cpu|control_singal~86_combout )))

	.dataa(\cpu|comb_932|Mux9~3_combout ),
	.datab(\cpu|control_singal~86_combout ),
	.datac(\cpu|make_clock|Tx [0]),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~19 .lut_mask = 16'h2AAA;
defparam \cpu|comb_932|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \cpu|comb_932|Mux9~6 (
// Equation(s):
// \cpu|comb_932|Mux9~6_combout  = ((!\cpu|ALU_S [2] & (!\cpu|control_singal~136_combout  & \cpu|comb_932|Mux9~19_combout ))) # (!\cpu|ALU_S[4]~9_combout )

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|control_singal~136_combout ),
	.datac(\cpu|ALU_S[4]~9_combout ),
	.datad(\cpu|comb_932|Mux9~19_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~6 .lut_mask = 16'h1F0F;
defparam \cpu|comb_932|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \cpu|ALU_S[3] (
// Equation(s):
// \cpu|ALU_S [3] = (\cpu|control_singal~195_combout ) # (((\cpu|control_singal~134_combout  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q )) # (!\cpu|ALU_S[4]~7_combout ))

	.dataa(\cpu|control_singal~195_combout ),
	.datab(\cpu|control_singal~134_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|ALU_S[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|ALU_S [3]),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[3] .lut_mask = 16'hEAFF;
defparam \cpu|ALU_S[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \cpu|comb_932|Mux9~7 (
// Equation(s):
// \cpu|comb_932|Mux9~7_combout  = ((\cpu|ALU_S [3] & (\cpu|comb_932|Mux9~6_combout )) # (!\cpu|ALU_S [3] & ((\cpu|ALU_S[4]~9_combout )))) # (!\cpu|make_clock|Wx [1])

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|comb_932|Mux9~6_combout ),
	.datac(\cpu|ALU_S[4]~9_combout ),
	.datad(\cpu|ALU_S [3]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~7 .lut_mask = 16'hDDF5;
defparam \cpu|comb_932|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \cpu|comb_932|Add0~22 (
// Equation(s):
// \cpu|comb_932|Add0~22_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & (\cpu|ALU_S[0]~5_combout )) # (!\cpu|ALU_S [2] & ((!\cpu|select_B|Q[2]~23_combout )))))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|ALU_S[0]~5_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|ALU_S[3]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~22 .lut_mask = 16'h008D;
defparam \cpu|comb_932|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N3
dffeas \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\cpu|wren_RAM~1_combout ),
	.portare(\cpu|rden_RAM~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cpu|make_clock|num_P_down[1]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\cpu|comb_932|F [7],\cpu|comb_932|F [6],\cpu|comb_932|F [5],\cpu|comb_932|F [4],\cpu|comb_932|F [3],\cpu|comb_932|F [2],\cpu|comb_932|F [1]}),
	.portaaddr({\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ,\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ,
\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "ram.mif";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ALTSYNCRAM";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 10;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 9;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 1023;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 1024;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 10;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 9;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 1023;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 1024;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h00000000000037000000000000000017000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000F66A2D12472280C19C466700100FE003F800E0000000000000000000003F9C0001600080401600080001500000401500040683018850000031930C66031180C46030970C25C30170141E30080A218180B4287F;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\cpu|wren_RAM~1_combout ),
	.portare(\cpu|rden_RAM~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cpu|make_clock|num_P_down[1]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|comb_932|F [15],\cpu|comb_932|F [14],\cpu|comb_932|F [13],\cpu|comb_932|F [12],\cpu|comb_932|F [11],\cpu|comb_932|F [10],\cpu|comb_932|F [9],\cpu|comb_932|F [8],\cpu|comb_932|F [0]}),
	.portaaddr({\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ,\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ,
\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "ram.mif";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ALTSYNCRAM";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 9;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 9;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h0000000003C07500000000000003C074000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A7C0E8753A1D4E8753A197AC64E40E0523412EC86592C96B35998CB65325901F90AC07339556A6723950E8673394CE667239480E787B81C8E51139C20E4FA39BA8E4DA39B08E4B239A892C80311C8C056220D02023;
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF0AA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hFAFA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hB8B8;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF3C0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hEE22;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hF3C0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hFC30;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hF3C0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \cpu|select_A|Q[12]~13 (
// Equation(s):
// \cpu|select_A|Q[12]~13_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_control_A [2] & ((\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ))) # (!\cpu|select_control_A [2] & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [12]))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_A|three_two_translator|15~1_combout ),
	.datad(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[12]~13 .lut_mask = 16'hE020;
defparam \cpu|select_A|Q[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N21
dffeas \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N15
dffeas \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \cpu|select_RB|Q[12]~13 (
// Equation(s):
// \cpu|select_RB|Q[12]~13_combout  = (\cpu|select_control_RB[4]~14_combout  & ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RB[5]~10_combout  & \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RB[4]~14_combout  & (\cpu|select_control_RB[5]~10_combout  & (\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RB[4]~14_combout ),
	.datab(\cpu|select_control_RB[5]~10_combout ),
	.datac(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[12]~13 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \cpu|select_RB|Q[12]~12 (
// Equation(s):
// \cpu|select_RB|Q[12]~12_combout  = (\cpu|select_control_RB[2]~5_combout  & ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RB[3]~3_combout  & \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RB[2]~5_combout  & (\cpu|select_control_RB[3]~3_combout  & (\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RB[2]~5_combout ),
	.datab(\cpu|select_control_RB[3]~3_combout ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[12]~12 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N5
dffeas \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \cpu|select_RB|Q~14 (
// Equation(s):
// \cpu|select_RB|Q~14_combout  = (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~14 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N13
dffeas \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneive_lcell_comb \cpu|select_RB|Q[12]~15 (
// Equation(s):
// \cpu|select_RB|Q[12]~15_combout  = (\cpu|select_control_RB[1]~19_combout  & ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RB[7]~23_combout  & \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RB[1]~19_combout  & (\cpu|select_control_RB[7]~23_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_control_RB[1]~19_combout ),
	.datab(\cpu|select_control_RB[7]~23_combout ),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[12]~15 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \cpu|select_RB|Q[12] (
// Equation(s):
// \cpu|select_RB|Q [12] = (\cpu|select_RB|Q[12]~13_combout ) # ((\cpu|select_RB|Q[12]~12_combout ) # ((\cpu|select_RB|Q~14_combout ) # (\cpu|select_RB|Q[12]~15_combout )))

	.dataa(\cpu|select_RB|Q[12]~13_combout ),
	.datab(\cpu|select_RB|Q[12]~12_combout ),
	.datac(\cpu|select_RB|Q~14_combout ),
	.datad(\cpu|select_RB|Q[12]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [12]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[12] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \cpu|PC|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \cpu|select_RA|Q[12]~18 (
// Equation(s):
// \cpu|select_RA|Q[12]~18_combout  = (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[6]~41_combout ) # ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[7]~39_combout )))) # 
// (!\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[7]~39_combout ))))

	.dataa(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[6]~41_combout ),
	.datac(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[7]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[12]~18 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \cpu|select_control_RA[2]~30 (
// Equation(s):
// \cpu|select_control_RA[2]~30_combout  = (\cpu|select_control_RA~29_combout  & ((\cpu|select_control_RA~17_combout ) # ((!\cpu|select_control_two_Four1|B[0]~0_combout  & \cpu|select_control_RA~11_combout )))) # (!\cpu|select_control_RA~29_combout  & 
// (((!\cpu|select_control_two_Four1|B[0]~0_combout  & \cpu|select_control_RA~11_combout ))))

	.dataa(\cpu|select_control_RA~29_combout ),
	.datab(\cpu|select_control_RA~17_combout ),
	.datac(\cpu|select_control_two_Four1|B[0]~0_combout ),
	.datad(\cpu|select_control_RA~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~30 .lut_mask = 16'h8F88;
defparam \cpu|select_control_RA[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \cpu|select_RA|Q~16 (
// Equation(s):
// \cpu|select_RA|Q~16_combout  = (\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[2]~30_combout ) # ((\cpu|select_control_RA[2]~32_combout  & \cpu|control_select_control_RA2 [0]))))

	.dataa(\cpu|select_control_RA[2]~30_combout ),
	.datab(\cpu|select_control_RA[2]~32_combout ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|control_select_control_RA2 [0]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~16 .lut_mask = 16'hE0A0;
defparam \cpu|select_RA|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \cpu|select_RA|Q[12]~15 (
// Equation(s):
// \cpu|select_RA|Q[12]~15_combout  = (\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[5]~22_combout ) # ((\cpu|select_control_RA[4]~25_combout  & \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RA[4]~25_combout  & (\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[4]~25_combout ),
	.datac(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[12]~15 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \cpu|select_RA|Q[12]~17 (
// Equation(s):
// \cpu|select_RA|Q[12]~17_combout  = (\cpu|select_RA|Q~16_combout ) # ((\cpu|select_RA|Q[12]~15_combout ) # ((\cpu|select_control_RA[1]~28_combout  & \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_RA|Q~16_combout ),
	.datab(\cpu|select_control_RA[1]~28_combout ),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_RA|Q[12]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[12]~17 .lut_mask = 16'hFFEA;
defparam \cpu|select_RA|Q[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \cpu|select_control_RA[3]~42 (
// Equation(s):
// \cpu|select_control_RA[3]~42_combout  = (\cpu|select_control_RA~35_combout ) # ((\cpu|select_control_RA~45_combout ) # (\cpu|select_control_RA~34_combout ))

	.dataa(\cpu|select_control_RA~35_combout ),
	.datab(\cpu|select_control_RA~45_combout ),
	.datac(gnd),
	.datad(\cpu|select_control_RA~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~42 .lut_mask = 16'hFFEE;
defparam \cpu|select_control_RA[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \cpu|select_RA|Q[12]~19 (
// Equation(s):
// \cpu|select_RA|Q[12]~19_combout  = (\cpu|select_RA|Q[12]~18_combout ) # ((\cpu|select_RA|Q[12]~17_combout ) # ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[3]~42_combout )))

	.dataa(\cpu|select_RA|Q[12]~18_combout ),
	.datab(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_RA|Q[12]~17_combout ),
	.datad(\cpu|select_control_RA[3]~42_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[12]~19 .lut_mask = 16'hFEFA;
defparam \cpu|select_RA|Q[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \cpu|select_A|Q[12]~14 (
// Equation(s):
// \cpu|select_A|Q[12]~14_combout  = (\cpu|select_A|three_two_translator|15~2_combout  & ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RA|Q[12]~19_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~2_combout  & (\cpu|select_A|three_two_translator|15~3_combout  & ((\cpu|select_RA|Q[12]~19_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~2_combout ),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_RA|Q[12]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[12]~14 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \cpu|select_A|Q[12]~15 (
// Equation(s):
// \cpu|select_A|Q[12]~15_combout  = (\cpu|select_A|Q[12]~13_combout ) # ((\cpu|select_A|Q[12]~14_combout ) # ((\cpu|select_RB|Q [12] & \cpu|select_A|three_two_translator|15~0_combout )))

	.dataa(\cpu|select_A|Q[12]~13_combout ),
	.datab(\cpu|select_RB|Q [12]),
	.datac(\cpu|select_A|Q[12]~14_combout ),
	.datad(\cpu|select_A|three_two_translator|15~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[12]~15 .lut_mask = 16'hFEFA;
defparam \cpu|select_A|Q[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \cpu|comb_932|Mux2~12 (
// Equation(s):
// \cpu|comb_932|Mux2~12_combout  = (\cpu|ALU_S [2]) # ((\cpu|make_clock|Wx [1] & ((\cpu|ALU_S [1]) # (\cpu|ALU_S [0]))))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|ALU_S [1]),
	.datad(\cpu|ALU_S [0]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~12 .lut_mask = 16'hEEEC;
defparam \cpu|comb_932|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \cpu|comb_932|Mux2~13 (
// Equation(s):
// \cpu|comb_932|Mux2~13_combout  = (\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Mux2~12_combout )) # (!\cpu|ALU_S[3]~11_combout  & (((!\cpu|ALU_S[1]~2_combout  & !\cpu|ALU_S [2]))))

	.dataa(\cpu|comb_932|Mux2~12_combout ),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|ALU_S[3]~11_combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~13 .lut_mask = 16'hA0A3;
defparam \cpu|comb_932|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneive_lcell_comb \cpu|comb_932|Mux2~14 (
// Equation(s):
// \cpu|comb_932|Mux2~14_combout  = (\cpu|make_clock|Wx [1] & (((\cpu|comb_932|Mux2~13_combout  & \cpu|ALU_S [3])) # (!\cpu|ALU_S[4]~9_combout )))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|comb_932|Mux2~13_combout ),
	.datac(\cpu|ALU_S[4]~9_combout ),
	.datad(\cpu|ALU_S [3]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~14 .lut_mask = 16'h8A0A;
defparam \cpu|comb_932|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \cpu|PC|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N7
dffeas \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \cpu|select_RA|Q[13]~13 (
// Equation(s):
// \cpu|select_RA|Q[13]~13_combout  = (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[6]~41_combout ) # ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[7]~39_combout )))) # 
// (!\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q  & (((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[7]~39_combout ))))

	.dataa(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RA[6]~41_combout ),
	.datac(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[7]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13]~13 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N7
dffeas \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneive_lcell_comb \cpu|select_RA|Q[13]~10 (
// Equation(s):
// \cpu|select_RA|Q[13]~10_combout  = (\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[5]~22_combout ) # ((\cpu|select_control_RA[4]~25_combout  & \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RA[4]~25_combout  & (\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RA[4]~25_combout ),
	.datac(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13]~10 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \cpu|select_RA|Q[13]~11 (
// Equation(s):
// \cpu|select_RA|Q[13]~11_combout  = (\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[1]~28_combout ) # ((\cpu|select_control_RA[2]~33_combout  & \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RA[2]~33_combout  & (\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RA[2]~33_combout ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[1]~28_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13]~11 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneive_lcell_comb \cpu|select_RA|Q~12 (
// Equation(s):
// \cpu|select_RA|Q~12_combout  = (\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA~35_combout ) # ((\cpu|select_control_RA~34_combout ) # (\cpu|select_control_RA~45_combout ))))

	.dataa(\cpu|select_control_RA~35_combout ),
	.datab(\cpu|select_control_RA~34_combout ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA~45_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~12 .lut_mask = 16'hF0E0;
defparam \cpu|select_RA|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \cpu|select_RA|Q[13]~14 (
// Equation(s):
// \cpu|select_RA|Q[13]~14_combout  = (\cpu|select_RA|Q[13]~13_combout ) # ((\cpu|select_RA|Q[13]~10_combout ) # ((\cpu|select_RA|Q[13]~11_combout ) # (\cpu|select_RA|Q~12_combout )))

	.dataa(\cpu|select_RA|Q[13]~13_combout ),
	.datab(\cpu|select_RA|Q[13]~10_combout ),
	.datac(\cpu|select_RA|Q[13]~11_combout ),
	.datad(\cpu|select_RA|Q~12_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13]~14 .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \cpu|select_A|Q[13]~11 (
// Equation(s):
// \cpu|select_A|Q[13]~11_combout  = (\cpu|select_A|three_two_translator|15~2_combout  & ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RA|Q[13]~14_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~2_combout  & (\cpu|select_A|three_two_translator|15~3_combout  & ((\cpu|select_RA|Q[13]~14_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~2_combout ),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_RA|Q[13]~14_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[13]~11 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \cpu|select_A|Q[13]~10 (
// Equation(s):
// \cpu|select_A|Q[13]~10_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_control_A [2] & ((\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ))) # (!\cpu|select_control_A [2] & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [13]))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_A|three_two_translator|15~1_combout ),
	.datad(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[13]~10 .lut_mask = 16'hE020;
defparam \cpu|select_A|Q[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \cpu|select_A|Q[13]~12 (
// Equation(s):
// \cpu|select_A|Q[13]~12_combout  = (\cpu|select_A|Q[13]~11_combout ) # ((\cpu|select_A|Q[13]~10_combout ) # ((\cpu|select_RB|Q [13] & \cpu|select_A|three_two_translator|15~0_combout )))

	.dataa(\cpu|select_RB|Q [13]),
	.datab(\cpu|select_A|three_two_translator|15~0_combout ),
	.datac(\cpu|select_A|Q[13]~11_combout ),
	.datad(\cpu|select_A|Q[13]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[13]~12 .lut_mask = 16'hFFF8;
defparam \cpu|select_A|Q[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \cpu|comb_932|Mux2~9 (
// Equation(s):
// \cpu|comb_932|Mux2~9_combout  = (!\cpu|ALU_S [2] & (\cpu|ALU_S [1] & \cpu|make_clock|Wx [1]))

	.dataa(gnd),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|ALU_S [1]),
	.datad(\cpu|make_clock|Wx [1]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~9 .lut_mask = 16'h3000;
defparam \cpu|comb_932|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~7 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~7_combout  = (!\cpu|select_control_B[2]~16_combout  & (((!\cpu|select_control_B[0]~23_combout  & !\cpu|select_control_B[1]~14_combout )) # (!\cpu|make_clock|Wx [1])))

	.dataa(\cpu|select_control_B[0]~23_combout ),
	.datab(\cpu|select_control_B[1]~14_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|select_control_B[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~7 .lut_mask = 16'h001F;
defparam \cpu|select_B|three_two_translator|15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~6 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~6_combout  = (\cpu|select_control_B[0]~23_combout  & (!\cpu|select_control_B[1]~14_combout  & (\cpu|make_clock|Wx [1] & !\cpu|select_control_B[2]~16_combout )))

	.dataa(\cpu|select_control_B[0]~23_combout ),
	.datab(\cpu|select_control_B[1]~14_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|select_control_B[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~6 .lut_mask = 16'h0020;
defparam \cpu|select_B|three_two_translator|15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \cpu|select_RB|Q[11]~19 (
// Equation(s):
// \cpu|select_RB|Q[11]~19_combout  = (\cpu|select_control_RB[7]~23_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[1]~19_combout  & \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[7]~23_combout  & (\cpu|select_control_RB[1]~19_combout  & (\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RB[7]~23_combout ),
	.datab(\cpu|select_control_RB[1]~19_combout ),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[11]~19 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \cpu|select_RB|Q[11]~16 (
// Equation(s):
// \cpu|select_RB|Q[11]~16_combout  = (\cpu|select_control_RB[3]~3_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[2]~5_combout  & \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[3]~3_combout  & (\cpu|select_control_RB[2]~5_combout  & ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RB[3]~3_combout ),
	.datab(\cpu|select_control_RB[2]~5_combout ),
	.datac(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[11]~16 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N3
dffeas \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \cpu|select_RB|Q~18 (
// Equation(s):
// \cpu|select_RB|Q~18_combout  = (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~18 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N27
dffeas \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \cpu|select_RB|Q[11]~17 (
// Equation(s):
// \cpu|select_RB|Q[11]~17_combout  = (\cpu|select_control_RB[4]~14_combout  & ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[5]~10_combout  & \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[4]~14_combout  & (\cpu|select_control_RB[5]~10_combout  & (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RB[4]~14_combout ),
	.datab(\cpu|select_control_RB[5]~10_combout ),
	.datac(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[11]~17 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \cpu|select_RB|Q[11] (
// Equation(s):
// \cpu|select_RB|Q [11] = (\cpu|select_RB|Q[11]~19_combout ) # ((\cpu|select_RB|Q[11]~16_combout ) # ((\cpu|select_RB|Q~18_combout ) # (\cpu|select_RB|Q[11]~17_combout )))

	.dataa(\cpu|select_RB|Q[11]~19_combout ),
	.datab(\cpu|select_RB|Q[11]~16_combout ),
	.datac(\cpu|select_RB|Q~18_combout ),
	.datad(\cpu|select_RB|Q[11]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [11]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[11] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \cpu|select_B|Q[11] (
// Equation(s):
// \cpu|select_B|Q [11] = (\cpu|select_B|three_two_translator|15~7_combout  & ((\cpu|select_RA|Q[11]~24_combout ) # ((\cpu|select_B|three_two_translator|15~6_combout  & \cpu|select_RB|Q [11])))) # (!\cpu|select_B|three_two_translator|15~7_combout  & 
// (\cpu|select_B|three_two_translator|15~6_combout  & (\cpu|select_RB|Q [11])))

	.dataa(\cpu|select_B|three_two_translator|15~7_combout ),
	.datab(\cpu|select_B|three_two_translator|15~6_combout ),
	.datac(\cpu|select_RB|Q [11]),
	.datad(\cpu|select_RA|Q[11]~24_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q [11]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[11] .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \cpu|PC|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \cpu|select_A|Q[1]~59 (
// Equation(s):
// \cpu|select_A|Q[1]~59_combout  = (\cpu|select_control_A [1] & (\cpu|select_control_A [2] & (\cpu|select_control_A[0]~10_combout  & \cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_control_A[0]~10_combout ),
	.datad(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~59 .lut_mask = 16'h8000;
defparam \cpu|select_A|Q[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \cpu|IR|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \cpu|select_A|Q[1]~58 (
// Equation(s):
// \cpu|select_A|Q[1]~58_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_A [1] & (!\cpu|select_control_A [2] & \cpu|select_control_A[0]~10_combout )) # (!\cpu|select_control_A [1] & (\cpu|select_control_A [2]))))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_control_A[0]~10_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~58 .lut_mask = 16'h6400;
defparam \cpu|select_A|Q[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N31
dffeas \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \cpu|select_RB|Q[1]~59 (
// Equation(s):
// \cpu|select_RB|Q[1]~59_combout  = (\cpu|select_control_RB[7]~23_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[1]~19_combout )))) # 
// (!\cpu|select_control_RB[7]~23_combout  & (((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[1]~19_combout ))))

	.dataa(\cpu|select_control_RB[7]~23_combout ),
	.datab(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[1]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[1]~59 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \cpu|select_RB|Q[1]~56 (
// Equation(s):
// \cpu|select_RB|Q[1]~56_combout  = (\cpu|select_control_RB[3]~3_combout  & ((\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RB[2]~5_combout  & \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RB[3]~3_combout  & (\cpu|select_control_RB[2]~5_combout  & ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RB[3]~3_combout ),
	.datab(\cpu|select_control_RB[2]~5_combout ),
	.datac(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[1]~56 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \cpu|select_RB|Q~58 (
// Equation(s):
// \cpu|select_RB|Q~58_combout  = (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[6]~17_combout  & \cpu|select_control_RB[4]~6_combout ))))

	.dataa(\cpu|select_control_RB[6]~16_combout ),
	.datab(\cpu|select_control_RB[6]~17_combout ),
	.datac(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[4]~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~58 .lut_mask = 16'hE0A0;
defparam \cpu|select_RB|Q~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N25
dffeas \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \cpu|select_RB|Q[1]~57 (
// Equation(s):
// \cpu|select_RB|Q[1]~57_combout  = (\cpu|select_control_RB[4]~14_combout  & ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RB[5]~10_combout  & \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RB[4]~14_combout  & (\cpu|select_control_RB[5]~10_combout  & (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RB[4]~14_combout ),
	.datab(\cpu|select_control_RB[5]~10_combout ),
	.datac(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[1]~57 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \cpu|select_RB|Q[1] (
// Equation(s):
// \cpu|select_RB|Q [1] = (\cpu|select_RB|Q[1]~59_combout ) # ((\cpu|select_RB|Q[1]~56_combout ) # ((\cpu|select_RB|Q~58_combout ) # (\cpu|select_RB|Q[1]~57_combout )))

	.dataa(\cpu|select_RB|Q[1]~59_combout ),
	.datab(\cpu|select_RB|Q[1]~56_combout ),
	.datac(\cpu|select_RB|Q~58_combout ),
	.datad(\cpu|select_RB|Q[1]~57_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [1]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[1] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \cpu|select_A|Q[1]~60 (
// Equation(s):
// \cpu|select_A|Q[1]~60_combout  = (\cpu|select_A|Q[4]~43_combout  & (((\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q )) # (!\cpu|select_A|three_two_translator|15~1_combout ))) # (!\cpu|select_A|Q[4]~43_combout  & 
// (\cpu|select_A|three_two_translator|15~1_combout  & (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [1])))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|select_A|three_two_translator|15~1_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~60 .lut_mask = 16'hEA62;
defparam \cpu|select_A|Q[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \cpu|select_A|Q[1]~61 (
// Equation(s):
// \cpu|select_A|Q[1]~61_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & (((\cpu|select_A|Q[1]~60_combout )))) # (!\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_A|Q[1]~60_combout  & (\cpu|select_RB|Q [1])) # 
// (!\cpu|select_A|Q[1]~60_combout  & ((\cpu|select_RA|Q[1]~74_combout )))))

	.dataa(\cpu|select_RB|Q [1]),
	.datab(\cpu|select_A|three_two_translator|15~1_combout ),
	.datac(\cpu|select_RA|Q[1]~74_combout ),
	.datad(\cpu|select_A|Q[1]~60_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~61 .lut_mask = 16'hEE30;
defparam \cpu|select_A|Q[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \cpu|select_A|Q[1]~62 (
// Equation(s):
// \cpu|select_A|Q[1]~62_combout  = (\cpu|select_A|Q[1]~59_combout ) # ((\cpu|select_A|Q[1]~58_combout ) # ((\cpu|select_A|Q[0]~46_combout  & \cpu|select_A|Q[1]~61_combout )))

	.dataa(\cpu|select_A|Q[1]~59_combout ),
	.datab(\cpu|select_A|Q[0]~46_combout ),
	.datac(\cpu|select_A|Q[1]~58_combout ),
	.datad(\cpu|select_A|Q[1]~61_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~62 .lut_mask = 16'hFEFA;
defparam \cpu|select_A|Q[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0_combout  = (\cpu|select_B|Q [11] & \cpu|select_A|Q[1]~62_combout )

	.dataa(\cpu|select_B|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_A|Q[1]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0 .lut_mask = 16'hAA00;
defparam \cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \cpu|IR|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \cpu|select_A|Q[0]~63 (
// Equation(s):
// \cpu|select_A|Q[0]~63_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_A [1] & (!\cpu|select_control_A [2] & \cpu|select_control_A[0]~10_combout )) # (!\cpu|select_control_A [1] & (\cpu|select_control_A [2]))))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~63 .lut_mask = 16'h6040;
defparam \cpu|select_A|Q[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \cpu|select_RA|Q[0]~76 (
// Equation(s):
// \cpu|select_RA|Q[0]~76_combout  = (\cpu|select_control_RA[1]~28_combout  & ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[2]~33_combout )))) # 
// (!\cpu|select_control_RA[1]~28_combout  & (\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[2]~33_combout ))))

	.dataa(\cpu|select_control_RA[1]~28_combout ),
	.datab(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[2]~33_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[0]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[0]~76 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[0]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \cpu|select_RA|Q[0]~78 (
// Equation(s):
// \cpu|select_RA|Q[0]~78_combout  = (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[6]~41_combout ) # ((\cpu|select_control_RA[7]~39_combout  & \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RA[7]~39_combout  & (\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[7]~39_combout ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[6]~41_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[0]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[0]~78 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[0]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \cpu|select_RA|Q[0]~75 (
// Equation(s):
// \cpu|select_RA|Q[0]~75_combout  = (\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[4]~25_combout ) # ((\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[5]~22_combout )))) # 
// (!\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[5]~22_combout ))))

	.dataa(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[4]~25_combout ),
	.datac(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[0]~75 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \cpu|select_RA|Q~77 (
// Equation(s):
// \cpu|select_RA|Q~77_combout  = (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA~34_combout ) # ((\cpu|select_control_RA~45_combout ) # (\cpu|select_control_RA~35_combout ))))

	.dataa(\cpu|select_control_RA~34_combout ),
	.datab(\cpu|select_control_RA~45_combout ),
	.datac(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA~35_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~77 .lut_mask = 16'hF0E0;
defparam \cpu|select_RA|Q~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \cpu|select_A|Q[0]~65 (
// Equation(s):
// \cpu|select_A|Q[0]~65_combout  = (\cpu|select_RA|Q[0]~76_combout ) # ((\cpu|select_RA|Q[0]~78_combout ) # ((\cpu|select_RA|Q[0]~75_combout ) # (\cpu|select_RA|Q~77_combout )))

	.dataa(\cpu|select_RA|Q[0]~76_combout ),
	.datab(\cpu|select_RA|Q[0]~78_combout ),
	.datac(\cpu|select_RA|Q[0]~75_combout ),
	.datad(\cpu|select_RA|Q~77_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~65 .lut_mask = 16'hFFFE;
defparam \cpu|select_A|Q[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \cpu|select_A|Q[0]~66 (
// Equation(s):
// \cpu|select_A|Q[0]~66_combout  = (\cpu|select_A|Q[4]~43_combout  & ((\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q ) # ((!\cpu|select_A|three_two_translator|15~1_combout )))) # (!\cpu|select_A|Q[4]~43_combout  & 
// (((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \cpu|select_A|three_two_translator|15~1_combout ))))

	.dataa(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~66 .lut_mask = 16'hB8CC;
defparam \cpu|select_A|Q[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \cpu|select_A|Q[0]~67 (
// Equation(s):
// \cpu|select_A|Q[0]~67_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & (((\cpu|select_A|Q[0]~66_combout )))) # (!\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_A|Q[0]~66_combout  & ((\cpu|select_RB|Q [0]))) # 
// (!\cpu|select_A|Q[0]~66_combout  & (\cpu|select_A|Q[0]~65_combout ))))

	.dataa(\cpu|select_A|Q[0]~65_combout ),
	.datab(\cpu|select_A|three_two_translator|15~1_combout ),
	.datac(\cpu|select_A|Q[0]~66_combout ),
	.datad(\cpu|select_RB|Q [0]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~67 .lut_mask = 16'hF2C2;
defparam \cpu|select_A|Q[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \cpu|PC|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \cpu|select_A|Q[0]~64 (
// Equation(s):
// \cpu|select_A|Q[0]~64_combout  = (\cpu|select_control_A [1] & (\cpu|select_control_A [2] & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_A[0]~10_combout )))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~64 .lut_mask = 16'h8000;
defparam \cpu|select_A|Q[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \cpu|select_A|Q[0]~68 (
// Equation(s):
// \cpu|select_A|Q[0]~68_combout  = (\cpu|select_A|Q[0]~63_combout ) # ((\cpu|select_A|Q[0]~64_combout ) # ((\cpu|select_A|Q[0]~46_combout  & \cpu|select_A|Q[0]~67_combout )))

	.dataa(\cpu|select_A|Q[0]~63_combout ),
	.datab(\cpu|select_A|Q[0]~46_combout ),
	.datac(\cpu|select_A|Q[0]~67_combout ),
	.datad(\cpu|select_A|Q[0]~64_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~68 .lut_mask = 16'hFFEA;
defparam \cpu|select_A|Q[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q [11] & \cpu|select_A|Q[0]~68_combout )

	.dataa(\cpu|select_B|Q [11]),
	.datab(gnd),
	.datac(\cpu|select_A|Q[0]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0 .lut_mask = 16'hA0A0;
defparam \cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~5 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~5_combout  = (\cpu|select_control_B[0]~23_combout  & (!\cpu|select_control_B[1]~14_combout  & (\cpu|make_clock|Wx [1] & \cpu|select_control_B[2]~16_combout )))

	.dataa(\cpu|select_control_B[0]~23_combout ),
	.datab(\cpu|select_control_B[1]~14_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|select_control_B[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~5 .lut_mask = 16'h2000;
defparam \cpu|select_B|three_two_translator|15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \cpu|select_RB|Q[9]~27 (
// Equation(s):
// \cpu|select_RB|Q[9]~27_combout  = (\cpu|select_control_RB[1]~19_combout  & ((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[7]~23_combout )))) # 
// (!\cpu|select_control_RB[1]~19_combout  & (((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[7]~23_combout ))))

	.dataa(\cpu|select_control_RB[1]~19_combout ),
	.datab(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[7]~23_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[9]~27 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \cpu|select_RB|Q[9]~24 (
// Equation(s):
// \cpu|select_RB|Q[9]~24_combout  = (\cpu|select_control_RB[2]~5_combout  & ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[3]~3_combout )))) # 
// (!\cpu|select_control_RB[2]~5_combout  & (\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RB[3]~3_combout )))

	.dataa(\cpu|select_control_RB[2]~5_combout ),
	.datab(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RB[3]~3_combout ),
	.datad(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[9]~24 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \cpu|select_RB|Q[9]~25 (
// Equation(s):
// \cpu|select_RB|Q[9]~25_combout  = (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[5]~10_combout ) # ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[4]~14_combout )))) # 
// (!\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q  & (((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[4]~14_combout ))))

	.dataa(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[5]~10_combout ),
	.datac(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[9]~25 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N31
dffeas \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneive_lcell_comb \cpu|select_RB|Q~26 (
// Equation(s):
// \cpu|select_RB|Q~26_combout  = (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~26 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \cpu|select_RB|Q[9] (
// Equation(s):
// \cpu|select_RB|Q [9] = (\cpu|select_RB|Q[9]~27_combout ) # ((\cpu|select_RB|Q[9]~24_combout ) # ((\cpu|select_RB|Q[9]~25_combout ) # (\cpu|select_RB|Q~26_combout )))

	.dataa(\cpu|select_RB|Q[9]~27_combout ),
	.datab(\cpu|select_RB|Q[9]~24_combout ),
	.datac(\cpu|select_RB|Q[9]~25_combout ),
	.datad(\cpu|select_RB|Q~26_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [9]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[9] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \cpu|select_B|Q[9]~4 (
// Equation(s):
// \cpu|select_B|Q[9]~4_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_B|three_two_translator|15~5_combout ) # ((\cpu|select_RB|Q [9] & \cpu|select_B|three_two_translator|15~6_combout )))) # (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q 
//  & (((\cpu|select_RB|Q [9] & \cpu|select_B|three_two_translator|15~6_combout ))))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_B|three_two_translator|15~5_combout ),
	.datac(\cpu|select_RB|Q [9]),
	.datad(\cpu|select_B|three_two_translator|15~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[9]~4 .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \cpu|select_B|Q[9] (
// Equation(s):
// \cpu|select_B|Q [9] = (\cpu|select_B|Q[9]~4_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[9]~34_combout ))

	.dataa(\cpu|select_B|Q[9]~4_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|three_two_translator|15~7_combout ),
	.datad(\cpu|select_RA|Q[9]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q [9]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[9] .lut_mask = 16'hFAAA;
defparam \cpu|select_B|Q[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N19
dffeas \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \cpu|select_RB|Q~50 (
// Equation(s):
// \cpu|select_RB|Q~50_combout  = (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~50 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \cpu|select_RB|Q[3]~51 (
// Equation(s):
// \cpu|select_RB|Q[3]~51_combout  = (\cpu|select_control_RB[7]~23_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[1]~19_combout  & \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[7]~23_combout  & (\cpu|select_control_RB[1]~19_combout  & (\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RB[7]~23_combout ),
	.datab(\cpu|select_control_RB[1]~19_combout ),
	.datac(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[3]~51 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \cpu|select_RB|Q[3]~49 (
// Equation(s):
// \cpu|select_RB|Q[3]~49_combout  = (\cpu|select_control_RB[4]~14_combout  & ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[5]~10_combout  & \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[4]~14_combout  & (\cpu|select_control_RB[5]~10_combout  & (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RB[4]~14_combout ),
	.datab(\cpu|select_control_RB[5]~10_combout ),
	.datac(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[3]~49 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \cpu|select_RB|Q[3]~48 (
// Equation(s):
// \cpu|select_RB|Q[3]~48_combout  = (\cpu|select_control_RB[3]~3_combout  & ((\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[2]~5_combout  & \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[3]~3_combout  & (\cpu|select_control_RB[2]~5_combout  & ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RB[3]~3_combout ),
	.datab(\cpu|select_control_RB[2]~5_combout ),
	.datac(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[3]~48 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \cpu|select_RB|Q[3] (
// Equation(s):
// \cpu|select_RB|Q [3] = (\cpu|select_RB|Q~50_combout ) # ((\cpu|select_RB|Q[3]~51_combout ) # ((\cpu|select_RB|Q[3]~49_combout ) # (\cpu|select_RB|Q[3]~48_combout )))

	.dataa(\cpu|select_RB|Q~50_combout ),
	.datab(\cpu|select_RB|Q[3]~51_combout ),
	.datac(\cpu|select_RB|Q[3]~49_combout ),
	.datad(\cpu|select_RB|Q[3]~48_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [3]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[3] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \cpu|select_A|Q[3]~50 (
// Equation(s):
// \cpu|select_A|Q[3]~50_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & (((\cpu|select_A|Q[4]~43_combout )))) # (!\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_A|Q[4]~43_combout  & (\cpu|select_RB|Q [3])) # 
// (!\cpu|select_A|Q[4]~43_combout  & ((\cpu|select_RA|Q[3]~64_combout )))))

	.dataa(\cpu|select_RB|Q [3]),
	.datab(\cpu|select_RA|Q[3]~64_combout ),
	.datac(\cpu|select_A|three_two_translator|15~1_combout ),
	.datad(\cpu|select_A|Q[4]~43_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~50 .lut_mask = 16'hFA0C;
defparam \cpu|select_A|Q[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \cpu|select_A|Q[3]~51 (
// Equation(s):
// \cpu|select_A|Q[3]~51_combout  = (\cpu|select_A|Q[3]~50_combout  & (((\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ) # (!\cpu|select_A|three_two_translator|15~1_combout )))) # (!\cpu|select_A|Q[3]~50_combout  & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\cpu|select_A|three_two_translator|15~1_combout )))

	.dataa(\cpu|select_A|Q[3]~50_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\cpu|select_A|three_two_translator|15~1_combout ),
	.datad(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~51 .lut_mask = 16'hEA4A;
defparam \cpu|select_A|Q[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \cpu|select_A|Q[3]~48 (
// Equation(s):
// \cpu|select_A|Q[3]~48_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_A [1] & (!\cpu|select_control_A [2] & \cpu|select_control_A[0]~10_combout )) # (!\cpu|select_control_A [1] & (\cpu|select_control_A [2]))))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~48 .lut_mask = 16'h6040;
defparam \cpu|select_A|Q[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \cpu|select_A|Q[3]~49 (
// Equation(s):
// \cpu|select_A|Q[3]~49_combout  = (\cpu|select_control_A [1] & (\cpu|select_control_A [2] & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_A[0]~10_combout )))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~49 .lut_mask = 16'h8000;
defparam \cpu|select_A|Q[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \cpu|select_A|Q[3]~52 (
// Equation(s):
// \cpu|select_A|Q[3]~52_combout  = (\cpu|select_A|Q[3]~48_combout ) # ((\cpu|select_A|Q[3]~49_combout ) # ((\cpu|select_A|Q[3]~51_combout  & \cpu|select_A|Q[0]~46_combout )))

	.dataa(\cpu|select_A|Q[3]~51_combout ),
	.datab(\cpu|select_A|Q[3]~48_combout ),
	.datac(\cpu|select_A|Q[3]~49_combout ),
	.datad(\cpu|select_A|Q[0]~46_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~52 .lut_mask = 16'hFEFC;
defparam \cpu|select_A|Q[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \cpu|select_B|Q[1]~24 (
// Equation(s):
// \cpu|select_B|Q[1]~24_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_B[2]~16_combout ) # ((\cpu|select_control_B[1]~14_combout  & \cpu|make_clock|Wx [1]))))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_B[1]~14_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|select_control_B[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~24 .lut_mask = 16'hAA80;
defparam \cpu|select_B|Q[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \cpu|select_B|Q[1]~25 (
// Equation(s):
// \cpu|select_B|Q[1]~25_combout  = (\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q  & (!\cpu|select_B|Q[4]~14_combout  & \cpu|select_B|three_two_translator|15~4_combout ))

	.dataa(gnd),
	.datab(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_B|Q[4]~14_combout ),
	.datad(\cpu|select_B|three_two_translator|15~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~25 .lut_mask = 16'h0C00;
defparam \cpu|select_B|Q[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \cpu|select_B|Q[1]~27 (
// Equation(s):
// \cpu|select_B|Q[1]~27_combout  = (\cpu|select_B|Q[1]~24_combout ) # ((\cpu|select_B|Q[1]~25_combout ) # ((\cpu|select_B|Q[2]~32_combout  & \cpu|select_B|Q[1]~26_combout )))

	.dataa(\cpu|select_B|Q[1]~24_combout ),
	.datab(\cpu|select_B|Q[2]~32_combout ),
	.datac(\cpu|select_B|Q[1]~25_combout ),
	.datad(\cpu|select_B|Q[1]~26_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~27 .lut_mask = 16'hFEFA;
defparam \cpu|select_B|Q[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~0_combout  = (\cpu|select_A|Q[2]~57_combout  & (\cpu|select_B|Q[1]~27_combout  $ (((\cpu|select_A|Q[3]~52_combout  & \cpu|select_B|Q[0]~31_combout ))))) # (!\cpu|select_A|Q[2]~57_combout  & 
// (\cpu|select_A|Q[3]~52_combout  & ((\cpu|select_B|Q[0]~31_combout ))))

	.dataa(\cpu|select_A|Q[2]~57_combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|select_B|Q[1]~27_combout ),
	.datad(\cpu|select_B|Q[0]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~0 .lut_mask = 16'h6CA0;
defparam \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0_combout  = (\cpu|select_A|Q[1]~62_combout  & \cpu|select_B|Q[2]~23_combout )

	.dataa(gnd),
	.datab(\cpu|select_A|Q[1]~62_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0 .lut_mask = 16'hC0C0;
defparam \cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[2]~23_combout  & \cpu|select_A|Q[0]~68_combout )

	.dataa(gnd),
	.datab(\cpu|select_B|Q[2]~23_combout ),
	.datac(\cpu|select_A|Q[0]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0 .lut_mask = 16'hC0C0;
defparam \cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~0_combout  = (\cpu|select_B|Q[1]~27_combout  & (\cpu|select_A|Q[1]~62_combout  & ((!\cpu|select_A|Q[0]~68_combout ) # (!\cpu|select_B|Q[0]~31_combout ))))

	.dataa(\cpu|select_B|Q[0]~31_combout ),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(\cpu|select_B|Q[1]~27_combout ),
	.datad(\cpu|select_A|Q[1]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~0 .lut_mask = 16'h7000;
defparam \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0_combout  = (\cpu|select_A|Q[2]~57_combout  & \cpu|select_B|Q[0]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|select_B|Q[0]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0 .lut_mask = 16'hF000;
defparam \cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0_combout  $ (((\cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0_combout  & 
// (\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~0_combout  $ (\cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0_combout )))))

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~0 .lut_mask = 16'hA66A;
defparam \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0_combout  = (\cpu|select_A|Q[0]~68_combout  & \cpu|select_B|Q[1]~27_combout )

	.dataa(gnd),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(\cpu|select_B|Q[1]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0 .lut_mask = 16'hC0C0;
defparam \cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~0_combout  = (\cpu|select_A|Q[1]~62_combout  & \cpu|select_B|Q[0]~31_combout )

	.dataa(gnd),
	.datab(\cpu|select_A|Q[1]~62_combout ),
	.datac(gnd),
	.datad(\cpu|select_B|Q[0]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~0 .lut_mask = 16'hCC00;
defparam \cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \cpu|comb_932|F~0 (
// Equation(s):
// \cpu|comb_932|F~0_combout  = (\cpu|select_A|Q[1]~62_combout  & \cpu|select_B|Q[1]~27_combout )

	.dataa(gnd),
	.datab(\cpu|select_A|Q[1]~62_combout ),
	.datac(\cpu|select_B|Q[1]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F~0 .lut_mask = 16'hC0C0;
defparam \cpu|comb_932|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0_combout  & ((\cpu|comb_932|F~0_combout ) # ((\cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0_combout  & 
// \cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~0_combout )))) # (!\cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0_combout  & (\cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0_combout  & 
// (\cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~0_combout  & \cpu|comb_932|F~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0_combout ),
	.datad(\cpu|comb_932|F~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~combout  = \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~0_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~0_combout  $ 
// (\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0_combout ))

	.dataa(\cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~0_combout ),
	.datac(gnd),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S .lut_mask = 16'h9966;
defparam \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~68_combout  & ((\cpu|select_B|Q[3]~18_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & !\cpu|select_B|three_two_translator|15~4_combout ))))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_B|Q[3]~18_combout ),
	.datac(\cpu|select_A|Q[0]~68_combout ),
	.datad(\cpu|select_B|three_two_translator|15~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2 .lut_mask = 16'hC0E0;
defparam \cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~62_combout  & ((\cpu|select_B|Q[3]~18_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & !\cpu|select_B|three_two_translator|15~4_combout ))))

	.dataa(\cpu|select_A|Q[1]~62_combout ),
	.datab(\cpu|select_B|Q[3]~18_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_B|three_two_translator|15~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~2 .lut_mask = 16'h88A8;
defparam \cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~0_combout  = (\cpu|select_A|Q[3]~52_combout  & \cpu|select_B|Q[0]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[3]~52_combout ),
	.datad(\cpu|select_B|Q[0]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~0 .lut_mask = 16'hF000;
defparam \cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~combout  = \cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[1]~27_combout  & 
// \cpu|select_A|Q[2]~57_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~0_combout ),
	.datab(\cpu|select_B|Q[1]~27_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~combout  = \cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0_combout  $ (\cpu|comb_932|F~0_combout  $ (((\cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0_combout  & 
// \cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~0_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0_combout ),
	.datad(\cpu|comb_932|F~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0_combout ) # 
// ((\cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0_combout  & \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0_combout  & (\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[1]~27_combout  & 
// \cpu|select_A|Q[2]~57_combout )))) # (!\cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~0_combout  & (\cpu|select_B|Q[1]~27_combout  & (\cpu|select_A|Q[2]~57_combout  & \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~0_combout ),
	.datab(\cpu|select_B|Q[1]~27_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~0_combout  = (\cpu|select_A|Q[4]~47_combout  & \cpu|select_B|Q[0]~31_combout )

	.dataa(gnd),
	.datab(\cpu|select_A|Q[4]~47_combout ),
	.datac(gnd),
	.datad(\cpu|select_B|Q[0]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~0 .lut_mask = 16'hCC00;
defparam \cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S~combout  = \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~0_combout  $ (((\cpu|select_A|Q[3]~52_combout  & 
// \cpu|select_B|Q[1]~27_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~0_combout ),
	.datad(\cpu|select_B|Q[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S~combout  = \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S~combout  $ (((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q[2]~23_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~2_combout  & ((\cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2_combout )))) # (!\cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~2_combout  & 
// (\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~combout  & (\cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2_combout  & \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~2_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S~combout ) # ((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q[2]~23_combout )))) # (!\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0_combout  & (\cpu|select_A|Q[2]~57_combout  & (\cpu|select_B|Q[2]~23_combout  & \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~0_combout ) # ((\cpu|select_A|Q[3]~52_combout  & 
// \cpu|select_B|Q[1]~27_combout )))) # (!\cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0_combout  & (\cpu|select_A|Q[3]~52_combout  & (\cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~0_combout  & \cpu|select_B|Q[1]~27_combout )))

	.dataa(\cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~0_combout ),
	.datad(\cpu|select_B|Q[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0_combout  = (\cpu|select_B|Q[0]~31_combout  & \cpu|select_A|Q[5]~40_combout )

	.dataa(\cpu|select_B|Q[0]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_A|Q[5]~40_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0 .lut_mask = 16'hAA00;
defparam \cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S~combout  = \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0_combout  $ (((\cpu|select_A|Q[4]~47_combout  & 
// \cpu|select_B|Q[1]~27_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0_combout ),
	.datac(\cpu|select_A|Q[4]~47_combout ),
	.datad(\cpu|select_B|Q[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S~combout  = \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S~combout  $ (((\cpu|select_B|Q[2]~23_combout  & 
// \cpu|select_A|Q[3]~52_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[2]~23_combout ),
	.datac(\cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[3]~52_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S~combout  = \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S~combout  $ (((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q[3]~19_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N21
dffeas \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \cpu|select_RA|Q[4]~58 (
// Equation(s):
// \cpu|select_RA|Q[4]~58_combout  = (\cpu|select_control_RA[6]~41_combout  & ((\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[7]~39_combout )))) # 
// (!\cpu|select_control_RA[6]~41_combout  & (((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[7]~39_combout ))))

	.dataa(\cpu|select_control_RA[6]~41_combout ),
	.datab(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[7]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[4]~58 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \cpu|select_RA|Q[4]~56 (
// Equation(s):
// \cpu|select_RA|Q[4]~56_combout  = (\cpu|select_control_RA[1]~28_combout  & ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[2]~33_combout )))) # 
// (!\cpu|select_control_RA[1]~28_combout  & (\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[2]~33_combout ))))

	.dataa(\cpu|select_control_RA[1]~28_combout ),
	.datab(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[2]~33_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[4]~56 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \cpu|select_RA|Q[4]~55 (
// Equation(s):
// \cpu|select_RA|Q[4]~55_combout  = (\cpu|select_control_RA[4]~25_combout  & ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RA[5]~22_combout  & \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RA[4]~25_combout  & (\cpu|select_control_RA[5]~22_combout  & (\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RA[4]~25_combout ),
	.datab(\cpu|select_control_RA[5]~22_combout ),
	.datac(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[4]~55 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \cpu|select_RA|Q~57 (
// Equation(s):
// \cpu|select_RA|Q~57_combout  = (\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA~34_combout ) # ((\cpu|select_control_RA~45_combout ) # (\cpu|select_control_RA~35_combout ))))

	.dataa(\cpu|select_control_RA~34_combout ),
	.datab(\cpu|select_control_RA~45_combout ),
	.datac(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA~35_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~57 .lut_mask = 16'hF0E0;
defparam \cpu|select_RA|Q~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \cpu|select_RA|Q[4]~59 (
// Equation(s):
// \cpu|select_RA|Q[4]~59_combout  = (\cpu|select_RA|Q[4]~58_combout ) # ((\cpu|select_RA|Q[4]~56_combout ) # ((\cpu|select_RA|Q[4]~55_combout ) # (\cpu|select_RA|Q~57_combout )))

	.dataa(\cpu|select_RA|Q[4]~58_combout ),
	.datab(\cpu|select_RA|Q[4]~56_combout ),
	.datac(\cpu|select_RA|Q[4]~55_combout ),
	.datad(\cpu|select_RA|Q~57_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[4]~59 .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \cpu|select_RB|Q~46 (
// Equation(s):
// \cpu|select_RB|Q~46_combout  = (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~46 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \cpu|select_RB|Q[4]~47 (
// Equation(s):
// \cpu|select_RB|Q[4]~47_combout  = (\cpu|select_control_RB[1]~19_combout  & ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[7]~23_combout )))) # 
// (!\cpu|select_control_RB[1]~19_combout  & (\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[7]~23_combout ))))

	.dataa(\cpu|select_control_RB[1]~19_combout ),
	.datab(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[7]~23_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[4]~47 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \cpu|select_RB|Q[4]~44 (
// Equation(s):
// \cpu|select_RB|Q[4]~44_combout  = (\cpu|select_control_RB[3]~3_combout  & ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RB[2]~5_combout  & \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RB[3]~3_combout  & (\cpu|select_control_RB[2]~5_combout  & (\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RB[3]~3_combout ),
	.datab(\cpu|select_control_RB[2]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[4]~44 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \cpu|select_RB|Q[4]~45 (
// Equation(s):
// \cpu|select_RB|Q[4]~45_combout  = (\cpu|select_control_RB[4]~14_combout  & ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[5]~10_combout )))) # 
// (!\cpu|select_control_RB[4]~14_combout  & (\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[5]~10_combout ))))

	.dataa(\cpu|select_control_RB[4]~14_combout ),
	.datab(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[5]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[4]~45 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \cpu|select_RB|Q[4] (
// Equation(s):
// \cpu|select_RB|Q [4] = (\cpu|select_RB|Q~46_combout ) # ((\cpu|select_RB|Q[4]~47_combout ) # ((\cpu|select_RB|Q[4]~44_combout ) # (\cpu|select_RB|Q[4]~45_combout )))

	.dataa(\cpu|select_RB|Q~46_combout ),
	.datab(\cpu|select_RB|Q[4]~47_combout ),
	.datac(\cpu|select_RB|Q[4]~44_combout ),
	.datad(\cpu|select_RB|Q[4]~45_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [4]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[4] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \cpu|select_B|Q[4]~13 (
// Equation(s):
// \cpu|select_B|Q[4]~13_combout  = (\cpu|make_clock|Wx [1] & ((\cpu|select_control_B[0]~23_combout  & ((\cpu|select_RB|Q [4]))) # (!\cpu|select_control_B[0]~23_combout  & (\cpu|select_RA|Q[4]~59_combout )))) # (!\cpu|make_clock|Wx [1] & 
// (((\cpu|select_RA|Q[4]~59_combout ))))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|select_control_B[0]~23_combout ),
	.datac(\cpu|select_RA|Q[4]~59_combout ),
	.datad(\cpu|select_RB|Q [4]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[4]~13 .lut_mask = 16'hF870;
defparam \cpu|select_B|Q[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \cpu|select_B|Q[4]~15 (
// Equation(s):
// \cpu|select_B|Q[4]~15_combout  = (\cpu|select_B|three_two_translator|15~4_combout  & ((\cpu|select_B|Q[4]~14_combout  & (\cpu|select_B|Q[4]~13_combout )) # (!\cpu|select_B|Q[4]~14_combout  & ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q )))))

	.dataa(\cpu|select_B|Q[4]~13_combout ),
	.datab(\cpu|select_B|Q[4]~14_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|three_two_translator|15~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[4]~15 .lut_mask = 16'hB800;
defparam \cpu|select_B|Q[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~62_combout  & ((\cpu|select_B|Q[4]~15_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & !\cpu|select_B|three_two_translator|15~4_combout ))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_B|three_two_translator|15~4_combout ),
	.datac(\cpu|select_A|Q[1]~62_combout ),
	.datad(\cpu|select_B|Q[4]~15_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2 .lut_mask = 16'hF020;
defparam \cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S~combout  = \cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~2_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~2_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~68_combout  & ((\cpu|select_B|Q[4]~15_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & !\cpu|select_B|three_two_translator|15~4_combout ))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_B|three_two_translator|15~4_combout ),
	.datac(\cpu|select_A|Q[0]~68_combout ),
	.datad(\cpu|select_B|Q[4]~15_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2 .lut_mask = 16'hF020;
defparam \cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2_combout ) # 
// ((\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2_combout )))) # (!\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2_combout  & (\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2_combout )))

	.dataa(\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \cpu|select_B|Q[6]~6 (
// Equation(s):
// \cpu|select_B|Q[6]~6_combout  = (\cpu|select_control_B[2]~16_combout  & ((!\cpu|make_clock|Wx [1]) # (!\cpu|select_control_B[1]~14_combout )))

	.dataa(gnd),
	.datab(\cpu|select_control_B[1]~14_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|select_control_B[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[6]~6 .lut_mask = 16'h3F00;
defparam \cpu|select_B|Q[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \cpu|select_B|Q[5]~11 (
// Equation(s):
// \cpu|select_B|Q[5]~11_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_RB|Q [5]) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_B|Q[6]~6_combout )))) # (!\cpu|select_B|three_two_translator|15~6_combout  & 
// (((\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_B|Q[6]~6_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~6_combout ),
	.datab(\cpu|select_RB|Q [5]),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_B|Q[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[5]~11 .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N11
dffeas \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \cpu|select_RA|Q~51 (
// Equation(s):
// \cpu|select_RA|Q~51_combout  = (\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[2]~30_combout ) # ((\cpu|select_control_RA[2]~32_combout  & \cpu|control_select_control_RA2 [0]))))

	.dataa(\cpu|select_control_RA[2]~30_combout ),
	.datab(\cpu|select_control_RA[2]~32_combout ),
	.datac(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|control_select_control_RA2 [0]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~51 .lut_mask = 16'hE0A0;
defparam \cpu|select_RA|Q~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \cpu|select_RA|Q[5]~50 (
// Equation(s):
// \cpu|select_RA|Q[5]~50_combout  = (\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[4]~25_combout ) # ((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[5]~22_combout )))) # 
// (!\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q  & (((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[5]~22_combout ))))

	.dataa(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RA[4]~25_combout ),
	.datac(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[5]~50 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \cpu|select_RA|Q[5]~52 (
// Equation(s):
// \cpu|select_RA|Q[5]~52_combout  = (\cpu|select_RA|Q~51_combout ) # ((\cpu|select_RA|Q[5]~50_combout ) # ((\cpu|select_control_RA[1]~28_combout  & \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[1]~28_combout ),
	.datab(\cpu|select_RA|Q~51_combout ),
	.datac(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_RA|Q[5]~50_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[5]~52 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N23
dffeas \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \cpu|select_RA|Q[5]~53 (
// Equation(s):
// \cpu|select_RA|Q[5]~53_combout  = (\cpu|select_control_RA[7]~39_combout  & ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[6]~41_combout  & \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[7]~39_combout  & (\cpu|select_control_RA[6]~41_combout  & ((\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RA[7]~39_combout ),
	.datab(\cpu|select_control_RA[6]~41_combout ),
	.datac(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[5]~53 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \cpu|select_RA|Q[5]~54 (
// Equation(s):
// \cpu|select_RA|Q[5]~54_combout  = (\cpu|select_RA|Q[5]~52_combout ) # ((\cpu|select_RA|Q[5]~53_combout ) # ((\cpu|select_control_RA[3]~42_combout  & \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[3]~42_combout ),
	.datab(\cpu|select_RA|Q[5]~52_combout ),
	.datac(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_RA|Q[5]~53_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[5]~54 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~62_combout  & ((\cpu|select_B|Q[5]~11_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[5]~54_combout ))))

	.dataa(\cpu|select_B|Q[5]~11_combout ),
	.datab(\cpu|select_B|three_two_translator|15~7_combout ),
	.datac(\cpu|select_A|Q[1]~62_combout ),
	.datad(\cpu|select_RA|Q[5]~54_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2 .lut_mask = 16'hE0A0;
defparam \cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2_combout  $ (((\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S~combout  & 
// \cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2_combout )))

	.dataa(gnd),
	.datab(\cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~0 .lut_mask = 16'h3CCC;
defparam \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~68_combout  & ((\cpu|select_B|Q[5]~11_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[5]~54_combout ))))

	.dataa(\cpu|select_B|Q[5]~11_combout ),
	.datab(\cpu|select_B|three_two_translator|15~7_combout ),
	.datac(\cpu|select_A|Q[0]~68_combout ),
	.datad(\cpu|select_RA|Q[5]~54_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2 .lut_mask = 16'hE0A0;
defparam \cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2_combout  $ (((\cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2_combout  & 
// (\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~0_combout )))))

	.dataa(\cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2_combout ),
	.datab(\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S~combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~0 .lut_mask = 16'h96AA;
defparam \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S~combout ) # ((\cpu|select_B|Q[2]~23_combout  & 
// \cpu|select_A|Q[3]~52_combout )))) # (!\cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0_combout  & (\cpu|select_B|Q[2]~23_combout  & (\cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S~combout  & \cpu|select_A|Q[3]~52_combout )))

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[2]~23_combout ),
	.datac(\cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[3]~52_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0_combout  = (\cpu|select_A|Q[6]~36_combout  & \cpu|select_B|Q[0]~31_combout )

	.dataa(\cpu|select_A|Q[6]~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_B|Q[0]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0 .lut_mask = 16'hAA00;
defparam \cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0_combout ) # ((\cpu|select_A|Q[4]~47_combout  & 
// \cpu|select_B|Q[1]~27_combout )))) # (!\cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0_combout  & (\cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0_combout  & (\cpu|select_A|Q[4]~47_combout  & \cpu|select_B|Q[1]~27_combout )))

	.dataa(\cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0_combout ),
	.datac(\cpu|select_A|Q[4]~47_combout ),
	.datad(\cpu|select_B|Q[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[1]~27_combout  & 
// \cpu|select_A|Q[5]~40_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0_combout ),
	.datab(\cpu|select_B|Q[1]~27_combout ),
	.datac(\cpu|select_A|Q[5]~40_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S~0 .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S~combout  = \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S~0_combout  $ (((\cpu|select_A|Q[4]~47_combout  & 
// \cpu|select_B|Q[2]~23_combout ))))

	.dataa(\cpu|select_A|Q[4]~47_combout ),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S~combout ) # ((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q[3]~19_combout )))) # (!\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0_combout  & (\cpu|select_A|Q[2]~57_combout  & (\cpu|select_B|Q[3]~19_combout  & \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S~combout  = \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[3]~19_combout  & 
// \cpu|select_A|Q[3]~52_combout ))))

	.dataa(\cpu|select_B|Q[3]~19_combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[2].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[2].unit|comb~2_combout  = (\cpu|select_A|Q[2]~57_combout  & ((\cpu|select_B|Q[4]~15_combout ) # ((!\cpu|select_B|three_two_translator|15~4_combout  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_A|Q[2]~57_combout ),
	.datab(\cpu|select_B|three_two_translator|15~4_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|Q[4]~15_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[2].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[2].unit|comb~2 .lut_mask = 16'hAA20;
defparam \cpu|comb_932|comb_22|union[4].row|union[2].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~combout  = \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~0_combout  $ 
// (\cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[4].row|union[2].unit|comb~2_combout )))

	.dataa(\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[2].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S .lut_mask = 16'h6996;
defparam \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \cpu|select_B|Q[6]~9 (
// Equation(s):
// \cpu|select_B|Q[6]~9_combout  = (\cpu|select_RB|Q [6] & ((\cpu|select_B|three_two_translator|15~6_combout ) # ((\cpu|select_B|Q[6]~6_combout  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )))) # (!\cpu|select_RB|Q [6] & (\cpu|select_B|Q[6]~6_combout  & 
// (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_RB|Q [6]),
	.datab(\cpu|select_B|Q[6]~6_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_B|three_two_translator|15~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[6]~9 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \cpu|select_RA|Q[6]~45 (
// Equation(s):
// \cpu|select_RA|Q[6]~45_combout  = (\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[4]~25_combout ) # ((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[5]~22_combout )))) # 
// (!\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q  & (((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[5]~22_combout ))))

	.dataa(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[4]~25_combout ),
	.datac(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6]~45 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \cpu|select_RA|Q[6]~46 (
// Equation(s):
// \cpu|select_RA|Q[6]~46_combout  = (\cpu|select_control_RA[1]~28_combout  & ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RA[2]~33_combout  & \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RA[1]~28_combout  & (\cpu|select_control_RA[2]~33_combout  & ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RA[1]~28_combout ),
	.datab(\cpu|select_control_RA[2]~33_combout ),
	.datac(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6]~46 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \cpu|select_RA|Q[6]~47 (
// Equation(s):
// \cpu|select_RA|Q[6]~47_combout  = (\cpu|select_RA|Q[6]~45_combout ) # (\cpu|select_RA|Q[6]~46_combout )

	.dataa(gnd),
	.datab(\cpu|select_RA|Q[6]~45_combout ),
	.datac(gnd),
	.datad(\cpu|select_RA|Q[6]~46_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6]~47 .lut_mask = 16'hFFCC;
defparam \cpu|select_RA|Q[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N25
dffeas \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \cpu|select_RA|Q[6]~48 (
// Equation(s):
// \cpu|select_RA|Q[6]~48_combout  = (\cpu|select_control_RA[7]~39_combout  & ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RA[6]~41_combout  & \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RA[7]~39_combout  & (\cpu|select_control_RA[6]~41_combout  & ((\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RA[7]~39_combout ),
	.datab(\cpu|select_control_RA[6]~41_combout ),
	.datac(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6]~48 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \cpu|select_RA|Q[6]~49 (
// Equation(s):
// \cpu|select_RA|Q[6]~49_combout  = (\cpu|select_RA|Q[6]~47_combout ) # ((\cpu|select_RA|Q[6]~48_combout ) # ((\cpu|select_control_RA[3]~42_combout  & \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_RA|Q[6]~47_combout ),
	.datab(\cpu|select_control_RA[3]~42_combout ),
	.datac(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_RA|Q[6]~48_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6]~49 .lut_mask = 16'hFFEA;
defparam \cpu|select_RA|Q[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~68_combout  & ((\cpu|select_B|Q[6]~9_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[6]~49_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~7_combout ),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(\cpu|select_B|Q[6]~9_combout ),
	.datad(\cpu|select_RA|Q[6]~49_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2 .lut_mask = 16'hC8C0;
defparam \cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~62_combout  & ((\cpu|select_B|Q[6]~9_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[6]~49_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~7_combout ),
	.datab(\cpu|select_A|Q[1]~62_combout ),
	.datac(\cpu|select_B|Q[6]~9_combout ),
	.datad(\cpu|select_RA|Q[6]~49_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~2 .lut_mask = 16'hC8C0;
defparam \cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S~0_combout ) # ((\cpu|select_A|Q[4]~47_combout  & 
// \cpu|select_B|Q[2]~23_combout )))) # (!\cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0_combout  & (\cpu|select_A|Q[4]~47_combout  & (\cpu|select_B|Q[2]~23_combout  & \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S~0_combout )))

	.dataa(\cpu|select_A|Q[4]~47_combout ),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[1]~27_combout  & 
// \cpu|select_A|Q[5]~40_combout )))) # (!\cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0_combout  & (\cpu|select_B|Q[1]~27_combout  & (\cpu|select_A|Q[5]~40_combout  & \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0_combout ),
	.datab(\cpu|select_B|Q[1]~27_combout ),
	.datac(\cpu|select_A|Q[5]~40_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \cpu|select_A|Q[7]~29 (
// Equation(s):
// \cpu|select_A|Q[7]~29_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_control_A [2] & ((\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ))) # (!\cpu|select_control_A [2] & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [7]))))

	.dataa(\cpu|select_A|three_two_translator|15~1_combout ),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[7]~29 .lut_mask = 16'hA820;
defparam \cpu|select_A|Q[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \cpu|select_A|Q[7]~30 (
// Equation(s):
// \cpu|select_A|Q[7]~30_combout  = (\cpu|select_A|Q[7]~29_combout ) # ((!\cpu|select_control_A [1] & (\cpu|select_control_A [2] & \cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_A|Q[7]~29_combout ),
	.datab(\cpu|select_control_A [1]),
	.datac(\cpu|select_control_A [2]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[7]~30 .lut_mask = 16'hBAAA;
defparam \cpu|select_A|Q[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \cpu|select_RB|Q[7]~35 (
// Equation(s):
// \cpu|select_RB|Q[7]~35_combout  = (\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[7]~23_combout ) # ((\cpu|select_control_RB[1]~19_combout  & \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RB[1]~19_combout  & ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RB[1]~19_combout ),
	.datac(\cpu|select_control_RB[7]~23_combout ),
	.datad(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[7]~35 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \cpu|select_RB|Q[7]~32 (
// Equation(s):
// \cpu|select_RB|Q[7]~32_combout  = (\cpu|select_control_RB[2]~5_combout  & ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[3]~3_combout  & \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[2]~5_combout  & (\cpu|select_control_RB[3]~3_combout  & (\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RB[2]~5_combout ),
	.datab(\cpu|select_control_RB[3]~3_combout ),
	.datac(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[7]~32 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \cpu|select_RB|Q[7]~33 (
// Equation(s):
// \cpu|select_RB|Q[7]~33_combout  = (\cpu|select_control_RB[4]~14_combout  & ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[5]~10_combout  & \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[4]~14_combout  & (\cpu|select_control_RB[5]~10_combout  & ((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RB[4]~14_combout ),
	.datab(\cpu|select_control_RB[5]~10_combout ),
	.datac(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[7]~33 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \cpu|select_RB|Q~34 (
// Equation(s):
// \cpu|select_RB|Q~34_combout  = (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~34 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \cpu|select_RB|Q[7] (
// Equation(s):
// \cpu|select_RB|Q [7] = (\cpu|select_RB|Q[7]~35_combout ) # ((\cpu|select_RB|Q[7]~32_combout ) # ((\cpu|select_RB|Q[7]~33_combout ) # (\cpu|select_RB|Q~34_combout )))

	.dataa(\cpu|select_RB|Q[7]~35_combout ),
	.datab(\cpu|select_RB|Q[7]~32_combout ),
	.datac(\cpu|select_RB|Q[7]~33_combout ),
	.datad(\cpu|select_RB|Q~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [7]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[7] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \cpu|PC|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \cpu|select_A|Q[7]~31 (
// Equation(s):
// \cpu|select_A|Q[7]~31_combout  = (\cpu|select_RB|Q [7] & ((\cpu|select_A|three_two_translator|15~0_combout ) # ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_A|three_two_translator|15~2_combout )))) # (!\cpu|select_RB|Q [7] & 
// (((\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_A|three_two_translator|15~2_combout ))))

	.dataa(\cpu|select_RB|Q [7]),
	.datab(\cpu|select_A|three_two_translator|15~0_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_A|three_two_translator|15~2_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[7]~31 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \cpu|select_A|Q[7]~32 (
// Equation(s):
// \cpu|select_A|Q[7]~32_combout  = (\cpu|select_A|Q[7]~30_combout ) # ((\cpu|select_A|Q[7]~31_combout ) # ((\cpu|select_RA|Q[7]~44_combout  & \cpu|select_A|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_A|Q[7]~30_combout ),
	.datab(\cpu|select_RA|Q[7]~44_combout ),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_A|Q[7]~31_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[7]~32 .lut_mask = 16'hFFEA;
defparam \cpu|select_A|Q[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~0_combout  = (\cpu|select_A|Q[7]~32_combout  & \cpu|select_B|Q[0]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[7]~32_combout ),
	.datad(\cpu|select_B|Q[0]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~0 .lut_mask = 16'hF000;
defparam \cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~0_combout  $ (((\cpu|select_A|Q[6]~36_combout  & 
// \cpu|select_B|Q[1]~27_combout ))))

	.dataa(\cpu|select_A|Q[6]~36_combout ),
	.datab(\cpu|select_B|Q[1]~27_combout ),
	.datac(\cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S~0 .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S~combout  = \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S~0_combout  $ (((\cpu|select_A|Q[5]~40_combout  & 
// \cpu|select_B|Q[2]~23_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[5]~40_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[3]~19_combout  & 
// \cpu|select_A|Q[3]~52_combout )))) # (!\cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S~combout  & (\cpu|select_B|Q[3]~19_combout  & (\cpu|select_A|Q[3]~52_combout  & \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[3]~19_combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S~combout  = \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[4]~47_combout  & 
// \cpu|select_B|Q[3]~19_combout ))))

	.dataa(\cpu|select_A|Q[4]~47_combout ),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S~combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \cpu|select_B|Q[4]~16 (
// Equation(s):
// \cpu|select_B|Q[4]~16_combout  = (\cpu|select_B|Q[4]~15_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & !\cpu|select_B|three_two_translator|15~4_combout ))

	.dataa(gnd),
	.datab(\cpu|select_B|Q[4]~15_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|three_two_translator|15~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[4]~16 .lut_mask = 16'hCCFC;
defparam \cpu|select_B|Q[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q[4]~16_combout )))) # (!\cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S~combout  & (\cpu|select_A|Q[2]~57_combout  & (\cpu|select_B|Q[4]~16_combout  & \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[2]~57_combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S~combout  = \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[4]~16_combout  & 
// \cpu|select_A|Q[3]~52_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q[3]~52_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \cpu|select_B|Q[5]~12 (
// Equation(s):
// \cpu|select_B|Q[5]~12_combout  = (\cpu|select_B|Q[5]~11_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[5]~54_combout ))

	.dataa(\cpu|select_B|Q[5]~11_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|three_two_translator|15~7_combout ),
	.datad(\cpu|select_RA|Q[5]~54_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[5]~12 .lut_mask = 16'hFAAA;
defparam \cpu|select_B|Q[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~combout  = \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2_combout  $ 
// (((\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[2].unit|add|S~combout  = \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q[4]~16_combout ))))

	.dataa(\cpu|select_A|Q[2]~57_combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[4].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[4].row|union[2].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2_combout ) # 
// ((\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2_combout )))) # (!\cpu|comb_932|comb_22|union[4].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~combout  & (\cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2_combout  & \cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2_combout )))

	.dataa(\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|S~combout  = \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[5]~12_combout  & 
// \cpu|select_A|Q[2]~57_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[5]~12_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~2_combout  & ((\cpu|comb_932|comb_22|union[5].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2_combout )))) # (!\cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~2_combout  & 
// (\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~combout  & (\cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2_combout  & \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~2_combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[4]~16_combout  & 
// \cpu|select_A|Q[3]~52_combout )))) # (!\cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S~combout  & (\cpu|select_B|Q[4]~16_combout  & (\cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0_combout  & \cpu|select_A|Q[3]~52_combout )))

	.dataa(\cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q[3]~52_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[4]~47_combout  & 
// \cpu|select_B|Q[3]~19_combout )))) # (!\cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S~combout  & (\cpu|select_A|Q[4]~47_combout  & (\cpu|select_B|Q[3]~19_combout  & \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[4]~47_combout ),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S~combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S~0_combout ) # ((\cpu|select_A|Q[5]~40_combout  & 
// \cpu|select_B|Q[2]~23_combout )))) # (!\cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0_combout  & (\cpu|select_A|Q[5]~40_combout  & (\cpu|select_B|Q[2]~23_combout  & \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[5]~40_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \cpu|select_RA|Q[8]~35 (
// Equation(s):
// \cpu|select_RA|Q[8]~35_combout  = (\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[4]~25_combout ) # ((\cpu|select_control_RA[5]~22_combout  & \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RA[5]~22_combout  & (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[5]~22_combout ),
	.datac(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[4]~25_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8]~35 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \cpu|select_RA|Q[8]~36 (
// Equation(s):
// \cpu|select_RA|Q[8]~36_combout  = (\cpu|select_control_RA[1]~28_combout  & ((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RA[2]~33_combout  & \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RA[1]~28_combout  & (\cpu|select_control_RA[2]~33_combout  & ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_control_RA[1]~28_combout ),
	.datab(\cpu|select_control_RA[2]~33_combout ),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8]~36 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \cpu|select_RA|Q[8]~37 (
// Equation(s):
// \cpu|select_RA|Q[8]~37_combout  = (\cpu|select_RA|Q[8]~35_combout ) # (\cpu|select_RA|Q[8]~36_combout )

	.dataa(gnd),
	.datab(\cpu|select_RA|Q[8]~35_combout ),
	.datac(\cpu|select_RA|Q[8]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[8]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8]~37 .lut_mask = 16'hFCFC;
defparam \cpu|select_RA|Q[8]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \cpu|select_RA|Q[8]~38 (
// Equation(s):
// \cpu|select_RA|Q[8]~38_combout  = (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[6]~41_combout ) # ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[7]~39_combout )))) # 
// (!\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[7]~39_combout ))))

	.dataa(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[6]~41_combout ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[7]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[8]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8]~38 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[8]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \cpu|select_RA|Q[8]~39 (
// Equation(s):
// \cpu|select_RA|Q[8]~39_combout  = (\cpu|select_RA|Q[8]~37_combout ) # ((\cpu|select_RA|Q[8]~38_combout ) # ((\cpu|select_control_RA[3]~42_combout  & \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RA[3]~42_combout ),
	.datab(\cpu|select_RA|Q[8]~37_combout ),
	.datac(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_RA|Q[8]~38_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8]~39 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0_combout  = (\cpu|select_B|Q[0]~31_combout  & ((\cpu|select_A|Q[8]~28_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RA|Q[8]~39_combout ))))

	.dataa(\cpu|select_B|Q[0]~31_combout ),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|select_A|Q[8]~28_combout ),
	.datad(\cpu|select_RA|Q[8]~39_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0 .lut_mask = 16'hA8A0;
defparam \cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~0_combout ) # ((\cpu|select_A|Q[6]~36_combout  & 
// \cpu|select_B|Q[1]~27_combout )))) # (!\cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0_combout  & (\cpu|select_A|Q[6]~36_combout  & (\cpu|select_B|Q[1]~27_combout  & \cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~0_combout )))

	.dataa(\cpu|select_A|Q[6]~36_combout ),
	.datab(\cpu|select_B|Q[1]~27_combout ),
	.datac(\cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[1]~27_combout  & 
// \cpu|select_A|Q[7]~32_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0_combout ),
	.datab(\cpu|select_B|Q[1]~27_combout ),
	.datac(\cpu|select_A|Q[7]~32_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S~0 .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S~combout  = \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S~0_combout  $ (((\cpu|select_A|Q[6]~36_combout  & 
// \cpu|select_B|Q[2]~23_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[6]~36_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S~combout  = \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S~combout  $ (((\cpu|select_A|Q[5]~40_combout  & 
// \cpu|select_B|Q[3]~19_combout ))))

	.dataa(\cpu|select_A|Q[5]~40_combout ),
	.datab(\cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S~combout  = \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S~combout  $ (((\cpu|select_A|Q[4]~47_combout  & 
// \cpu|select_B|Q[4]~16_combout ))))

	.dataa(\cpu|select_A|Q[4]~47_combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[5]~12_combout  & 
// \cpu|select_A|Q[2]~57_combout )))) # (!\cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S~combout  & (\cpu|select_B|Q[5]~12_combout  & (\cpu|select_A|Q[2]~57_combout  & \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[5]~12_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S~combout  = \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[3]~52_combout  & 
// \cpu|select_B|Q[5]~12_combout ))))

	.dataa(\cpu|select_A|Q[3]~52_combout ),
	.datab(\cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S~combout ),
	.datac(\cpu|select_B|Q[5]~12_combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \cpu|select_B|Q[6]~10 (
// Equation(s):
// \cpu|select_B|Q[6]~10_combout  = (\cpu|select_B|Q[6]~9_combout ) # ((\cpu|select_RA|Q[6]~49_combout  & \cpu|select_B|three_two_translator|15~7_combout ))

	.dataa(\cpu|select_RA|Q[6]~49_combout ),
	.datab(\cpu|select_B|Q[6]~9_combout ),
	.datac(\cpu|select_B|three_two_translator|15~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_B|Q[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[6]~10 .lut_mask = 16'hECEC;
defparam \cpu|select_B|Q[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S~combout ) # ((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q[6]~10_combout )))) # (!\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0_combout  & (\cpu|select_A|Q[2]~57_combout  & (\cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S~combout  & \cpu|select_B|Q[6]~10_combout )))

	.dataa(\cpu|select_A|Q[2]~57_combout ),
	.datab(\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S~combout ),
	.datad(\cpu|select_B|Q[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[5]~12_combout  & 
// \cpu|select_A|Q[3]~52_combout )))) # (!\cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S~combout  & (\cpu|select_B|Q[5]~12_combout  & (\cpu|select_A|Q[3]~52_combout  & \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[5]~12_combout ),
	.datac(\cpu|select_A|Q[3]~52_combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S~combout ) # ((\cpu|select_A|Q[4]~47_combout  & 
// \cpu|select_B|Q[4]~16_combout )))) # (!\cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0_combout  & (\cpu|select_A|Q[4]~47_combout  & (\cpu|select_B|Q[4]~16_combout  & \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[4]~47_combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S~combout ) # ((\cpu|select_A|Q[5]~40_combout  & 
// \cpu|select_B|Q[3]~19_combout )))) # (!\cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0_combout  & (\cpu|select_A|Q[5]~40_combout  & (\cpu|select_B|Q[3]~19_combout  & \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[5]~40_combout ),
	.datab(\cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S~0_combout ) # ((\cpu|select_A|Q[6]~36_combout  & 
// \cpu|select_B|Q[2]~23_combout )))) # (!\cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0_combout  & (\cpu|select_A|Q[6]~36_combout  & (\cpu|select_B|Q[2]~23_combout  & \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S~0_combout )))

	.dataa(\cpu|select_A|Q[6]~36_combout ),
	.datab(\cpu|select_B|Q[2]~23_combout ),
	.datac(\cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[1]~27_combout  & 
// \cpu|select_A|Q[7]~32_combout )))) # (!\cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0_combout  & (\cpu|select_B|Q[1]~27_combout  & (\cpu|select_A|Q[7]~32_combout  & \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0_combout ),
	.datab(\cpu|select_B|Q[1]~27_combout ),
	.datac(\cpu|select_A|Q[7]~32_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0_combout  = (\cpu|select_A|Q [9] & \cpu|select_B|Q[0]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|select_B|Q[0]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0 .lut_mask = 16'hF000;
defparam \cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0_combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[1]~27_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[1]~27_combout ),
	.datad(\cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S~0 .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S~combout  = \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S~0_combout  $ (((\cpu|select_B|Q[2]~23_combout  & 
// \cpu|select_A|Q[7]~32_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[2]~23_combout ),
	.datac(\cpu|select_A|Q[7]~32_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S~combout  = \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S~combout  $ (((\cpu|select_A|Q[6]~36_combout  & 
// \cpu|select_B|Q[3]~19_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[6]~36_combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S~combout  = \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S~combout  $ (((\cpu|select_B|Q[4]~16_combout  & 
// \cpu|select_A|Q[5]~40_combout ))))

	.dataa(\cpu|select_B|Q[4]~16_combout ),
	.datab(\cpu|select_A|Q[5]~40_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S~combout  = \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S~combout  $ (((\cpu|select_B|Q[5]~12_combout  & 
// \cpu|select_A|Q[4]~47_combout ))))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[4]~47_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S~combout ) # ((\cpu|select_B|Q[6]~10_combout  & 
// \cpu|select_A|Q[3]~52_combout )))) # (!\cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0_combout  & (\cpu|select_B|Q[6]~10_combout  & (\cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S~combout  & \cpu|select_A|Q[3]~52_combout )))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[6]~10_combout ),
	.datac(\cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[3]~52_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S~combout ) # ((\cpu|select_B|Q[4]~16_combout  & 
// \cpu|select_A|Q[5]~40_combout )))) # (!\cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0_combout  & (\cpu|select_B|Q[4]~16_combout  & (\cpu|select_A|Q[5]~40_combout  & \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[4]~16_combout ),
	.datab(\cpu|select_A|Q[5]~40_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S~0_combout ) # ((\cpu|select_B|Q[2]~23_combout  & 
// \cpu|select_A|Q[7]~32_combout )))) # (!\cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0_combout  & (\cpu|select_B|Q[2]~23_combout  & (\cpu|select_A|Q[7]~32_combout  & \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[2]~23_combout ),
	.datac(\cpu|select_A|Q[7]~32_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0_combout  = (\cpu|select_A|Q [10] & \cpu|select_B|Q[0]~31_combout )

	.dataa(\cpu|select_A|Q [10]),
	.datab(gnd),
	.datac(\cpu|select_B|Q[0]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0 .lut_mask = 16'hA0A0;
defparam \cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0_combout ) # ((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[1]~27_combout )))) # (!\cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0_combout  & (\cpu|select_A|Q [8] & (\cpu|select_B|Q[1]~27_combout  & \cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0_combout )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[1]~27_combout ),
	.datad(\cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[1]~27_combout ))))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0_combout ),
	.datac(\cpu|select_B|Q[1]~27_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S~0 .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S~combout  = \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S~0_combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[2]~23_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S~combout ) # ((\cpu|select_A|Q[6]~36_combout  & 
// \cpu|select_B|Q[3]~19_combout )))) # (!\cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0_combout  & (\cpu|select_A|Q[6]~36_combout  & (\cpu|select_B|Q[3]~19_combout  & \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[6]~36_combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S~combout  = \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[7]~32_combout  & 
// \cpu|select_B|Q[3]~19_combout ))))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S~combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S~combout  = \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S~combout  $ (((\cpu|select_B|Q[4]~16_combout  & 
// \cpu|select_A|Q[6]~36_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|select_A|Q[6]~36_combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S~combout ) # ((\cpu|select_B|Q[5]~12_combout  & 
// \cpu|select_A|Q[4]~47_combout )))) # (!\cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0_combout  & (\cpu|select_B|Q[5]~12_combout  & (\cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S~combout  & \cpu|select_A|Q[4]~47_combout )))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[4]~47_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S~combout  = \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[5]~12_combout  & 
// \cpu|select_A|Q[5]~40_combout ))))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|select_A|Q[5]~40_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S~combout ) # ((\cpu|select_A|Q[4]~47_combout  & 
// \cpu|select_B|Q[6]~10_combout )))) # (!\cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0_combout  & (\cpu|select_A|Q[4]~47_combout  & (\cpu|select_B|Q[6]~10_combout  & \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[4]~47_combout ),
	.datab(\cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[6]~10_combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[7]~32_combout  & 
// \cpu|select_B|Q[3]~19_combout )))) # (!\cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S~combout  & (\cpu|select_A|Q[7]~32_combout  & (\cpu|select_B|Q[3]~19_combout  & \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S~combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~0_combout  = (\cpu|select_A|Q[11]~18_combout  & \cpu|select_B|Q[0]~31_combout )

	.dataa(\cpu|select_A|Q[11]~18_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[0]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~0 .lut_mask = 16'hA0A0;
defparam \cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[1]~27_combout )))) # (!\cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0_combout  & (\cpu|select_A|Q [9] & (\cpu|select_B|Q[1]~27_combout  & \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0_combout ),
	.datac(\cpu|select_B|Q[1]~27_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[1]~27_combout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S~0 .lut_mask = 16'h963C;
defparam \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S~0_combout ) # ((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[2]~23_combout )))) # (!\cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0_combout  & (\cpu|select_A|Q [8] & (\cpu|select_B|Q[2]~23_combout  & \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S~0_combout )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S~combout  = \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S~0_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[2]~23_combout ))))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S~0_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S~combout  = \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S~combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[3]~19_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S~combout ) # ((\cpu|select_B|Q[4]~16_combout  & 
// \cpu|select_A|Q[6]~36_combout )))) # (!\cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0_combout  & (\cpu|select_B|Q[4]~16_combout  & (\cpu|select_A|Q[6]~36_combout  & \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|select_A|Q[6]~36_combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S~combout  = \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[7]~32_combout  & 
// \cpu|select_B|Q[4]~16_combout ))))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[5]~12_combout  & 
// \cpu|select_A|Q[5]~40_combout )))) # (!\cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S~combout  & (\cpu|select_B|Q[5]~12_combout  & (\cpu|select_A|Q[5]~40_combout  & \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|select_A|Q[5]~40_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S~combout  = \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[5]~12_combout  & 
// \cpu|select_A|Q[6]~36_combout ))))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S~combout ),
	.datac(\cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q[6]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S~combout  = \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S~combout  $ (((\cpu|select_B|Q[6]~10_combout  & 
// \cpu|select_A|Q[5]~40_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[6]~10_combout ),
	.datac(\cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[5]~40_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S~combout  = \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S~combout  $ (((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q[6]~10_combout ))))

	.dataa(\cpu|select_A|Q[2]~57_combout ),
	.datab(\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S~combout ),
	.datad(\cpu|select_B|Q[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~0_combout  = (\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~combout  & (\cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2_combout  $ (((\cpu|select_B|Q[5]~12_combout  & 
// \cpu|select_A|Q[2]~57_combout ))))) # (!\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~combout  & (\cpu|select_B|Q[5]~12_combout  & (\cpu|select_A|Q[2]~57_combout )))

	.dataa(\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[5]~12_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~0 .lut_mask = 16'h6AC0;
defparam \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1_combout  = \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~2_combout  $ 
// (\cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1 .lut_mask = 16'h6996;
defparam \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \cpu|select_B|Q[7]~7 (
// Equation(s):
// \cpu|select_B|Q[7]~7_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_RB|Q [7]) # ((\cpu|select_B|Q[6]~6_combout  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q )))) # (!\cpu|select_B|three_two_translator|15~6_combout  & 
// (\cpu|select_B|Q[6]~6_combout  & ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_B|three_two_translator|15~6_combout ),
	.datab(\cpu|select_B|Q[6]~6_combout ),
	.datac(\cpu|select_RB|Q [7]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[7]~7 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~62_combout  & ((\cpu|select_B|Q[7]~7_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[7]~44_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~7_combout ),
	.datab(\cpu|select_A|Q[1]~62_combout ),
	.datac(\cpu|select_RA|Q[7]~44_combout ),
	.datad(\cpu|select_B|Q[7]~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2 .lut_mask = 16'hCC80;
defparam \cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~68_combout  & ((\cpu|select_B|Q[7]~7_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[7]~44_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~7_combout ),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(\cpu|select_RA|Q[7]~44_combout ),
	.datad(\cpu|select_B|Q[7]~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2 .lut_mask = 16'hCC80;
defparam \cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2_combout ) # 
// ((\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1_combout  & \cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2_combout )))) # (!\cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1_combout  & (\cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2_combout  & \cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2_combout )))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1_combout ),
	.datac(\cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2_combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S~combout  = \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S~combout  $ (((\cpu|select_B|Q[6]~10_combout  & 
// \cpu|select_A|Q[3]~52_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[6]~10_combout ),
	.datac(\cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[3]~52_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S~combout ) # ((\cpu|select_B|Q[7]~8_combout  & 
// \cpu|select_A|Q[2]~57_combout )))) # (!\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0_combout  & (\cpu|select_B|Q[7]~8_combout  & (\cpu|select_A|Q[2]~57_combout  & \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[7]~8_combout ),
	.datab(\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S~combout  = \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S~combout  $ (((\cpu|select_A|Q[4]~47_combout  & 
// \cpu|select_B|Q[6]~10_combout ))))

	.dataa(\cpu|select_A|Q[4]~47_combout ),
	.datab(\cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[6]~10_combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S~combout ) # ((\cpu|select_A|Q[3]~52_combout  & 
// \cpu|select_B|Q[7]~8_combout )))) # (!\cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0_combout  & (\cpu|select_A|Q[3]~52_combout  & (\cpu|select_B|Q[7]~8_combout  & \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[3]~52_combout ),
	.datab(\cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[7]~8_combout ),
	.datad(\cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S~combout  = \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[7]~8_combout  & 
// \cpu|select_A|Q[4]~47_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(\cpu|select_A|Q[4]~47_combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \cpu|select_B|Q[8]~5 (
// Equation(s):
// \cpu|select_B|Q[8]~5_combout  = (\cpu|select_B|three_two_translator|15~5_combout  & ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_B|three_two_translator|15~6_combout  & \cpu|select_RB|Q [8])))) # 
// (!\cpu|select_B|three_two_translator|15~5_combout  & (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_RB|Q [8]))))

	.dataa(\cpu|select_B|three_two_translator|15~5_combout ),
	.datab(\cpu|select_B|three_two_translator|15~6_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_RB|Q [8]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[8]~5 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \cpu|select_B|Q[8] (
// Equation(s):
// \cpu|select_B|Q [8] = (\cpu|select_B|Q[8]~5_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[8]~39_combout ))

	.dataa(\cpu|select_B|three_two_translator|15~7_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[8]~5_combout ),
	.datad(\cpu|select_RA|Q[8]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q [8]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[8] .lut_mask = 16'hFAF0;
defparam \cpu|select_B|Q[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~62_combout  & ((\cpu|select_B|Q[8]~5_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[8]~39_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~7_combout ),
	.datab(\cpu|select_A|Q[1]~62_combout ),
	.datac(\cpu|select_B|Q[8]~5_combout ),
	.datad(\cpu|select_RA|Q[8]~39_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2 .lut_mask = 16'hC8C0;
defparam \cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S~combout  = \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S~combout  $ (((\cpu|select_B|Q[7]~8_combout  & 
// \cpu|select_A|Q[2]~57_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S~combout  = \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2_combout  $ 
// (((\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1_combout  & \cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1_combout ),
	.datac(\cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2_combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~68_combout  & ((\cpu|select_B|Q[8]~5_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[8]~39_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~7_combout ),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(\cpu|select_B|Q[8]~5_combout ),
	.datad(\cpu|select_RA|Q[8]~39_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2 .lut_mask = 16'hC8C0;
defparam \cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2_combout  & ((\cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2_combout )))) # (!\cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2_combout  & 
// (\cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S~combout  & (\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2_combout )))

	.dataa(\cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2_combout ),
	.datab(\cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S~combout ),
	.datac(\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S~combout  = \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S~combout  $ (((\cpu|select_A|Q[3]~52_combout  & 
// \cpu|select_B|Q[7]~8_combout ))))

	.dataa(\cpu|select_A|Q[3]~52_combout ),
	.datab(\cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[7]~8_combout ),
	.datad(\cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S~combout ) # ((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[2]~57_combout )))) # (!\cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0_combout  & (\cpu|select_B|Q [8] & (\cpu|select_A|Q[2]~57_combout  & \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S~combout  = \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[3]~52_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S~combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q[3]~52_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S~combout  = \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S~combout  $ (((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[2]~57_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~62_combout  & ((\cpu|select_B|Q[9]~4_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[9]~34_combout ))))

	.dataa(\cpu|select_B|Q[9]~4_combout ),
	.datab(\cpu|select_B|three_two_translator|15~7_combout ),
	.datac(\cpu|select_A|Q[1]~62_combout ),
	.datad(\cpu|select_RA|Q[9]~34_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2 .lut_mask = 16'hE0A0;
defparam \cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~68_combout  & ((\cpu|select_B|Q[9]~4_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[9]~34_combout ))))

	.dataa(\cpu|select_B|Q[9]~4_combout ),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(\cpu|select_B|three_two_translator|15~7_combout ),
	.datad(\cpu|select_RA|Q[9]~34_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2 .lut_mask = 16'hC888;
defparam \cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S~combout  = \cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2_combout  $ (\cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2_combout ),
	.datab(\cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S~combout ),
	.datac(\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2_combout ) # 
// ((\cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2_combout  & \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2_combout  & (\cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2_combout  & \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S~combout  = \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[2]~57_combout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(\cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \cpu|select_RA|Q[10]~28 (
// Equation(s):
// \cpu|select_RA|Q[10]~28_combout  = (\cpu|select_control_RA[6]~41_combout  & ((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[7]~39_combout )))) # 
// (!\cpu|select_control_RA[6]~41_combout  & (((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[7]~39_combout ))))

	.dataa(\cpu|select_control_RA[6]~41_combout ),
	.datab(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[7]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10]~28 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N3
dffeas \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \cpu|select_RA|Q[10]~26 (
// Equation(s):
// \cpu|select_RA|Q[10]~26_combout  = (\cpu|select_control_RA[1]~28_combout  & ((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RA[2]~33_combout  & \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RA[1]~28_combout  & (\cpu|select_control_RA[2]~33_combout  & ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RA[1]~28_combout ),
	.datab(\cpu|select_control_RA[2]~33_combout ),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10]~26 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneive_lcell_comb \cpu|select_RA|Q~27 (
// Equation(s):
// \cpu|select_RA|Q~27_combout  = (\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA~34_combout ) # ((\cpu|select_control_RA~45_combout ) # (\cpu|select_control_RA~35_combout ))))

	.dataa(\cpu|select_control_RA~34_combout ),
	.datab(\cpu|select_control_RA~45_combout ),
	.datac(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA~35_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~27 .lut_mask = 16'hF0E0;
defparam \cpu|select_RA|Q~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \cpu|select_RA|Q[10]~25 (
// Equation(s):
// \cpu|select_RA|Q[10]~25_combout  = (\cpu|select_control_RA[4]~25_combout  & ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RA[5]~22_combout  & \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RA[4]~25_combout  & (\cpu|select_control_RA[5]~22_combout  & (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RA[4]~25_combout ),
	.datab(\cpu|select_control_RA[5]~22_combout ),
	.datac(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10]~25 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \cpu|select_RA|Q[10]~29 (
// Equation(s):
// \cpu|select_RA|Q[10]~29_combout  = (\cpu|select_RA|Q[10]~28_combout ) # ((\cpu|select_RA|Q[10]~26_combout ) # ((\cpu|select_RA|Q~27_combout ) # (\cpu|select_RA|Q[10]~25_combout )))

	.dataa(\cpu|select_RA|Q[10]~28_combout ),
	.datab(\cpu|select_RA|Q[10]~26_combout ),
	.datac(\cpu|select_RA|Q~27_combout ),
	.datad(\cpu|select_RA|Q[10]~25_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10]~29 .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \cpu|select_RB|Q~22 (
// Equation(s):
// \cpu|select_RB|Q~22_combout  = (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~22 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \cpu|select_RB|Q[10]~23 (
// Equation(s):
// \cpu|select_RB|Q[10]~23_combout  = (\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[1]~19_combout ) # ((\cpu|select_control_RB[7]~23_combout  & \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RB[7]~23_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[7]~23_combout ),
	.datac(\cpu|select_control_RB[1]~19_combout ),
	.datad(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[10]~23 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \cpu|select_RB|Q[10]~21 (
// Equation(s):
// \cpu|select_RB|Q[10]~21_combout  = (\cpu|select_control_RB[4]~14_combout  & ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RB[5]~10_combout  & \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RB[4]~14_combout  & (\cpu|select_control_RB[5]~10_combout  & ((\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RB[4]~14_combout ),
	.datab(\cpu|select_control_RB[5]~10_combout ),
	.datac(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[10]~21 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \cpu|select_RB|Q[10]~20 (
// Equation(s):
// \cpu|select_RB|Q[10]~20_combout  = (\cpu|select_control_RB[3]~3_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[2]~5_combout )))) # 
// (!\cpu|select_control_RB[3]~3_combout  & (((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[2]~5_combout ))))

	.dataa(\cpu|select_control_RB[3]~3_combout ),
	.datab(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[10]~20 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \cpu|select_RB|Q[10] (
// Equation(s):
// \cpu|select_RB|Q [10] = (\cpu|select_RB|Q~22_combout ) # ((\cpu|select_RB|Q[10]~23_combout ) # ((\cpu|select_RB|Q[10]~21_combout ) # (\cpu|select_RB|Q[10]~20_combout )))

	.dataa(\cpu|select_RB|Q~22_combout ),
	.datab(\cpu|select_RB|Q[10]~23_combout ),
	.datac(\cpu|select_RB|Q[10]~21_combout ),
	.datad(\cpu|select_RB|Q[10]~20_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [10]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[10] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \cpu|select_B|Q[10]~3 (
// Equation(s):
// \cpu|select_B|Q[10]~3_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_B|three_two_translator|15~5_combout ) # ((\cpu|select_RB|Q [10] & \cpu|select_B|three_two_translator|15~6_combout )))) # 
// (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & (((\cpu|select_RB|Q [10] & \cpu|select_B|three_two_translator|15~6_combout ))))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_B|three_two_translator|15~5_combout ),
	.datac(\cpu|select_RB|Q [10]),
	.datad(\cpu|select_B|three_two_translator|15~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[10]~3 .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~68_combout  & ((\cpu|select_B|Q[10]~3_combout ) # ((\cpu|select_RA|Q[10]~29_combout  & \cpu|select_B|three_two_translator|15~7_combout ))))

	.dataa(\cpu|select_RA|Q[10]~29_combout ),
	.datab(\cpu|select_B|three_two_translator|15~7_combout ),
	.datac(\cpu|select_B|Q[10]~3_combout ),
	.datad(\cpu|select_A|Q[0]~68_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2 .lut_mask = 16'hF800;
defparam \cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S~combout  = \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2_combout  $ 
// (((\cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2_combout  & \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~62_combout  & ((\cpu|select_B|Q[10]~3_combout ) # ((\cpu|select_RA|Q[10]~29_combout  & \cpu|select_B|three_two_translator|15~7_combout ))))

	.dataa(\cpu|select_RA|Q[10]~29_combout ),
	.datab(\cpu|select_B|three_two_translator|15~7_combout ),
	.datac(\cpu|select_B|Q[10]~3_combout ),
	.datad(\cpu|select_A|Q[1]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2 .lut_mask = 16'hF800;
defparam \cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2_combout ) # 
// ((\cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2_combout  & \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2_combout  & (\cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2_combout )))

	.dataa(\cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \cpu|select_B|Q[10] (
// Equation(s):
// \cpu|select_B|Q [10] = (\cpu|select_B|Q[10]~3_combout ) # ((\cpu|select_RA|Q[10]~29_combout  & \cpu|select_B|three_two_translator|15~7_combout ))

	.dataa(\cpu|select_RA|Q[10]~29_combout ),
	.datab(\cpu|select_B|Q[10]~3_combout ),
	.datac(\cpu|select_B|three_two_translator|15~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_B|Q [10]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[10] .lut_mask = 16'hECEC;
defparam \cpu|select_B|Q[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[2]~57_combout )))) # (!\cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S~combout  & (\cpu|select_B|Q [9] & (\cpu|select_A|Q[2]~57_combout  & \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(\cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S~combout ) # ((\cpu|select_B|Q[6]~10_combout  & 
// \cpu|select_A|Q[5]~40_combout )))) # (!\cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0_combout  & (\cpu|select_B|Q[6]~10_combout  & (\cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S~combout  & \cpu|select_A|Q[5]~40_combout )))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[6]~10_combout ),
	.datac(\cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[5]~40_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S~combout ) # ((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[3]~19_combout )))) # (!\cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0_combout  & (\cpu|select_A|Q [8] & (\cpu|select_B|Q[3]~19_combout  & \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[1]~27_combout )))) # (!\cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~0_combout  & (\cpu|select_A|Q [10] & (\cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0_combout  & \cpu|select_B|Q[1]~27_combout )))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~0_combout  = (\cpu|select_B|Q[0]~31_combout  & \cpu|select_A|Q[12]~15_combout )

	.dataa(\cpu|select_B|Q[0]~31_combout ),
	.datab(gnd),
	.datac(\cpu|select_A|Q[12]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~0 .lut_mask = 16'hA0A0;
defparam \cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~0_combout  $ (((\cpu|select_B|Q[1]~27_combout  & 
// \cpu|select_A|Q[11]~18_combout ))))

	.dataa(\cpu|select_B|Q[1]~27_combout ),
	.datab(\cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[11]~18_combout ),
	.datad(\cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S~0 .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S~0_combout  & ((\cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[2]~23_combout )))) # (!\cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S~0_combout  & (\cpu|select_A|Q [9] & (\cpu|select_B|Q[2]~23_combout  & \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S~0_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S~combout  = \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S~0_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[2]~23_combout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S~0_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S~combout  = \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S~combout  $ (((\cpu|select_B|Q[3]~19_combout  & \cpu|select_A|Q 
// [9]))))

	.dataa(\cpu|select_B|Q[3]~19_combout ),
	.datab(\cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[7]~32_combout  & 
// \cpu|select_B|Q[4]~16_combout )))) # (!\cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S~combout  & (\cpu|select_A|Q[7]~32_combout  & (\cpu|select_B|Q[4]~16_combout  & \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S~combout  = \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[4]~16_combout  & \cpu|select_A|Q 
// [8]))))

	.dataa(\cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[5]~12_combout  & 
// \cpu|select_A|Q[6]~36_combout )))) # (!\cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S~combout  & (\cpu|select_B|Q[5]~12_combout  & (\cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0_combout  & \cpu|select_A|Q[6]~36_combout )))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S~combout ),
	.datac(\cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q[6]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S~combout  = \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[7]~32_combout  & 
// \cpu|select_B|Q[5]~12_combout ))))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S~combout ),
	.datac(\cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[5]~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S~combout  = \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S~combout  $ (((\cpu|select_B|Q[6]~10_combout  & 
// \cpu|select_A|Q[6]~36_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[6]~10_combout ),
	.datac(\cpu|select_A|Q[6]~36_combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[7]~8_combout  & 
// \cpu|select_A|Q[4]~47_combout )))) # (!\cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S~combout  & (\cpu|select_B|Q[7]~8_combout  & (\cpu|select_A|Q[4]~47_combout  & \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(\cpu|select_A|Q[4]~47_combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S~combout  = \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[5]~40_combout  & 
// \cpu|select_B|Q[7]~8_combout ))))

	.dataa(\cpu|select_A|Q[5]~40_combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(\cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[3]~52_combout )))) # (!\cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S~combout  & (\cpu|select_B|Q [8] & (\cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0_combout  & \cpu|select_A|Q[3]~52_combout )))

	.dataa(\cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S~combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q[3]~52_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S~combout  = \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[4]~47_combout ))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S~combout ),
	.datac(\cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q[4]~47_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S~combout  = \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S~combout  $ (((\cpu|select_A|Q[3]~52_combout  & \cpu|select_B|Q 
// [9]))))

	.dataa(\cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S~combout ),
	.datad(\cpu|select_B|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S~combout  = \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S~combout  $ (((\cpu|select_A|Q[2]~57_combout  & \cpu|select_B|Q 
// [10]))))

	.dataa(\cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(\cpu|select_B|Q [10]),
	.datad(\cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S~combout  = \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2_combout  $ 
// (((\cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2_combout  & \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S~combout  = \cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0_combout  $ (\cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0_combout  & \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \cpu|select_B|Q[12] (
// Equation(s):
// \cpu|select_B|Q [12] = (\cpu|select_RA|Q[12]~19_combout  & ((\cpu|select_B|three_two_translator|15~7_combout ) # ((\cpu|select_B|three_two_translator|15~6_combout  & \cpu|select_RB|Q [12])))) # (!\cpu|select_RA|Q[12]~19_combout  & 
// (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_RB|Q [12]))))

	.dataa(\cpu|select_RA|Q[12]~19_combout ),
	.datab(\cpu|select_B|three_two_translator|15~6_combout ),
	.datac(\cpu|select_B|three_two_translator|15~7_combout ),
	.datad(\cpu|select_RB|Q [12]),
	.cin(gnd),
	.combout(\cpu|select_B|Q [12]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[12] .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[12].row|union[0].unit|add|S~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[12].row|union[0].unit|add|S~2_combout  = \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S~combout  $ (((\cpu|select_A|Q[0]~68_combout  & \cpu|select_B|Q [12])))

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(gnd),
	.datad(\cpu|select_B|Q [12]),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[12].row|union[0].unit|add|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[12].row|union[0].unit|add|S~2 .lut_mask = 16'h66AA;
defparam \cpu|comb_932|comb_22|union[12].row|union[0].unit|add|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \cpu|comb_932|Mux4~4 (
// Equation(s):
// \cpu|comb_932|Mux4~4_combout  = (\cpu|select_B|Q [12] & ((\cpu|comb_932|Mux2~28_combout ) # ((\cpu|ALU_S[1]~2_combout  & \cpu|select_A|Q[12]~15_combout )))) # (!\cpu|select_B|Q [12] & (\cpu|comb_932|Mux2~28_combout  & ((\cpu|select_A|Q[12]~15_combout ) # 
// (!\cpu|ALU_S[1]~2_combout ))))

	.dataa(\cpu|select_B|Q [12]),
	.datab(\cpu|comb_932|Mux2~28_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|select_A|Q[12]~15_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux4~4 .lut_mask = 16'hEC8C;
defparam \cpu|comb_932|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \cpu|comb_932|Mux4~5 (
// Equation(s):
// \cpu|comb_932|Mux4~5_combout  = (\cpu|ALU_S[1]~2_combout  & (((\cpu|comb_932|Mux4~4_combout )))) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|Mux4~4_combout  & (\cpu|select_B|Q [13])) # (!\cpu|comb_932|Mux4~4_combout  & ((\cpu|select_B|Q [11])))))

	.dataa(\cpu|select_B|Q [13]),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|comb_932|Mux4~4_combout ),
	.datad(\cpu|select_B|Q [11]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux4~5 .lut_mask = 16'hE3E0;
defparam \cpu|comb_932|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \cpu|comb_932|Mux4~6 (
// Equation(s):
// \cpu|comb_932|Mux4~6_combout  = (\cpu|comb_932|Mux2~9_combout  & (((\cpu|comb_932|Mux2~8_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & ((\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux4~5_combout ))) # (!\cpu|comb_932|Mux2~8_combout  & 
// (\cpu|comb_932|comb_22|union[12].row|union[0].unit|add|S~2_combout ))))

	.dataa(\cpu|comb_932|Mux2~9_combout ),
	.datab(\cpu|comb_932|comb_22|union[12].row|union[0].unit|add|S~2_combout ),
	.datac(\cpu|comb_932|Mux2~8_combout ),
	.datad(\cpu|comb_932|Mux4~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux4~6 .lut_mask = 16'hF4A4;
defparam \cpu|comb_932|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \cpu|comb_932|Mux4~7 (
// Equation(s):
// \cpu|comb_932|Mux4~7_combout  = (\cpu|comb_932|Mux4~6_combout  & ((\cpu|select_A|Q[13]~12_combout ) # ((!\cpu|comb_932|Mux2~9_combout )))) # (!\cpu|comb_932|Mux4~6_combout  & (((\cpu|comb_932|Mux2~9_combout  & \cpu|select_A|Q[11]~18_combout ))))

	.dataa(\cpu|select_A|Q[13]~12_combout ),
	.datab(\cpu|comb_932|Mux4~6_combout ),
	.datac(\cpu|comb_932|Mux2~9_combout ),
	.datad(\cpu|select_A|Q[11]~18_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux4~7 .lut_mask = 16'hBC8C;
defparam \cpu|comb_932|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \cpu|comb_932|Mux2~15 (
// Equation(s):
// \cpu|comb_932|Mux2~15_combout  = (\cpu|comb_932|Mux2~13_combout  & ((\cpu|ALU_S[4]~9_combout ) # (!\cpu|make_clock|Wx [1])))

	.dataa(\cpu|comb_932|Mux2~13_combout ),
	.datab(gnd),
	.datac(\cpu|ALU_S[4]~9_combout ),
	.datad(\cpu|make_clock|Wx [1]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~15 .lut_mask = 16'hA0AA;
defparam \cpu|comb_932|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \cpu|comb_932|Add0~78 (
// Equation(s):
// \cpu|comb_932|Add0~78_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & (\cpu|ALU_S[0]~5_combout )) # (!\cpu|ALU_S [2] & ((!\cpu|select_B|Q [12])))))

	.dataa(\cpu|ALU_S[0]~5_combout ),
	.datab(\cpu|select_B|Q [12]),
	.datac(\cpu|ALU_S[3]~11_combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~78 .lut_mask = 16'h0A03;
defparam \cpu|comb_932|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \cpu|comb_932|Add6~0 (
// Equation(s):
// \cpu|comb_932|Add6~0_combout  = (\cpu|select_B|Q[0]~31_combout  & (\cpu|select_A|Q[0]~68_combout  $ (VCC))) # (!\cpu|select_B|Q[0]~31_combout  & (\cpu|select_A|Q[0]~68_combout  & VCC))
// \cpu|comb_932|Add6~1  = CARRY((\cpu|select_B|Q[0]~31_combout  & \cpu|select_A|Q[0]~68_combout ))

	.dataa(\cpu|select_B|Q[0]~31_combout ),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|comb_932|Add6~0_combout ),
	.cout(\cpu|comb_932|Add6~1 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~0 .lut_mask = 16'h6688;
defparam \cpu|comb_932|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \cpu|comb_932|Add6~2 (
// Equation(s):
// \cpu|comb_932|Add6~2_combout  = (\cpu|select_B|Q[1]~27_combout  & ((\cpu|select_A|Q[1]~62_combout  & (\cpu|comb_932|Add6~1  & VCC)) # (!\cpu|select_A|Q[1]~62_combout  & (!\cpu|comb_932|Add6~1 )))) # (!\cpu|select_B|Q[1]~27_combout  & 
// ((\cpu|select_A|Q[1]~62_combout  & (!\cpu|comb_932|Add6~1 )) # (!\cpu|select_A|Q[1]~62_combout  & ((\cpu|comb_932|Add6~1 ) # (GND)))))
// \cpu|comb_932|Add6~3  = CARRY((\cpu|select_B|Q[1]~27_combout  & (!\cpu|select_A|Q[1]~62_combout  & !\cpu|comb_932|Add6~1 )) # (!\cpu|select_B|Q[1]~27_combout  & ((!\cpu|comb_932|Add6~1 ) # (!\cpu|select_A|Q[1]~62_combout ))))

	.dataa(\cpu|select_B|Q[1]~27_combout ),
	.datab(\cpu|select_A|Q[1]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~1 ),
	.combout(\cpu|comb_932|Add6~2_combout ),
	.cout(\cpu|comb_932|Add6~3 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~2 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \cpu|comb_932|Add6~4 (
// Equation(s):
// \cpu|comb_932|Add6~4_combout  = ((\cpu|select_B|Q[2]~23_combout  $ (\cpu|select_A|Q[2]~57_combout  $ (!\cpu|comb_932|Add6~3 )))) # (GND)
// \cpu|comb_932|Add6~5  = CARRY((\cpu|select_B|Q[2]~23_combout  & ((\cpu|select_A|Q[2]~57_combout ) # (!\cpu|comb_932|Add6~3 ))) # (!\cpu|select_B|Q[2]~23_combout  & (\cpu|select_A|Q[2]~57_combout  & !\cpu|comb_932|Add6~3 )))

	.dataa(\cpu|select_B|Q[2]~23_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~3 ),
	.combout(\cpu|comb_932|Add6~4_combout ),
	.cout(\cpu|comb_932|Add6~5 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~4 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \cpu|comb_932|Add6~6 (
// Equation(s):
// \cpu|comb_932|Add6~6_combout  = (\cpu|select_B|Q[3]~19_combout  & ((\cpu|select_A|Q[3]~52_combout  & (\cpu|comb_932|Add6~5  & VCC)) # (!\cpu|select_A|Q[3]~52_combout  & (!\cpu|comb_932|Add6~5 )))) # (!\cpu|select_B|Q[3]~19_combout  & 
// ((\cpu|select_A|Q[3]~52_combout  & (!\cpu|comb_932|Add6~5 )) # (!\cpu|select_A|Q[3]~52_combout  & ((\cpu|comb_932|Add6~5 ) # (GND)))))
// \cpu|comb_932|Add6~7  = CARRY((\cpu|select_B|Q[3]~19_combout  & (!\cpu|select_A|Q[3]~52_combout  & !\cpu|comb_932|Add6~5 )) # (!\cpu|select_B|Q[3]~19_combout  & ((!\cpu|comb_932|Add6~5 ) # (!\cpu|select_A|Q[3]~52_combout ))))

	.dataa(\cpu|select_B|Q[3]~19_combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~5 ),
	.combout(\cpu|comb_932|Add6~6_combout ),
	.cout(\cpu|comb_932|Add6~7 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~6 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \cpu|comb_932|Add6~8 (
// Equation(s):
// \cpu|comb_932|Add6~8_combout  = ((\cpu|select_B|Q[4]~16_combout  $ (\cpu|select_A|Q[4]~47_combout  $ (!\cpu|comb_932|Add6~7 )))) # (GND)
// \cpu|comb_932|Add6~9  = CARRY((\cpu|select_B|Q[4]~16_combout  & ((\cpu|select_A|Q[4]~47_combout ) # (!\cpu|comb_932|Add6~7 ))) # (!\cpu|select_B|Q[4]~16_combout  & (\cpu|select_A|Q[4]~47_combout  & !\cpu|comb_932|Add6~7 )))

	.dataa(\cpu|select_B|Q[4]~16_combout ),
	.datab(\cpu|select_A|Q[4]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~7 ),
	.combout(\cpu|comb_932|Add6~8_combout ),
	.cout(\cpu|comb_932|Add6~9 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~8 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \cpu|comb_932|Add6~10 (
// Equation(s):
// \cpu|comb_932|Add6~10_combout  = (\cpu|select_A|Q[5]~40_combout  & ((\cpu|select_B|Q[5]~12_combout  & (\cpu|comb_932|Add6~9  & VCC)) # (!\cpu|select_B|Q[5]~12_combout  & (!\cpu|comb_932|Add6~9 )))) # (!\cpu|select_A|Q[5]~40_combout  & 
// ((\cpu|select_B|Q[5]~12_combout  & (!\cpu|comb_932|Add6~9 )) # (!\cpu|select_B|Q[5]~12_combout  & ((\cpu|comb_932|Add6~9 ) # (GND)))))
// \cpu|comb_932|Add6~11  = CARRY((\cpu|select_A|Q[5]~40_combout  & (!\cpu|select_B|Q[5]~12_combout  & !\cpu|comb_932|Add6~9 )) # (!\cpu|select_A|Q[5]~40_combout  & ((!\cpu|comb_932|Add6~9 ) # (!\cpu|select_B|Q[5]~12_combout ))))

	.dataa(\cpu|select_A|Q[5]~40_combout ),
	.datab(\cpu|select_B|Q[5]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~9 ),
	.combout(\cpu|comb_932|Add6~10_combout ),
	.cout(\cpu|comb_932|Add6~11 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~10 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \cpu|comb_932|Add6~12 (
// Equation(s):
// \cpu|comb_932|Add6~12_combout  = ((\cpu|select_B|Q[6]~10_combout  $ (\cpu|select_A|Q[6]~36_combout  $ (!\cpu|comb_932|Add6~11 )))) # (GND)
// \cpu|comb_932|Add6~13  = CARRY((\cpu|select_B|Q[6]~10_combout  & ((\cpu|select_A|Q[6]~36_combout ) # (!\cpu|comb_932|Add6~11 ))) # (!\cpu|select_B|Q[6]~10_combout  & (\cpu|select_A|Q[6]~36_combout  & !\cpu|comb_932|Add6~11 )))

	.dataa(\cpu|select_B|Q[6]~10_combout ),
	.datab(\cpu|select_A|Q[6]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~11 ),
	.combout(\cpu|comb_932|Add6~12_combout ),
	.cout(\cpu|comb_932|Add6~13 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~12 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \cpu|comb_932|Add6~14 (
// Equation(s):
// \cpu|comb_932|Add6~14_combout  = (\cpu|select_A|Q[7]~32_combout  & ((\cpu|select_B|Q[7]~8_combout  & (\cpu|comb_932|Add6~13  & VCC)) # (!\cpu|select_B|Q[7]~8_combout  & (!\cpu|comb_932|Add6~13 )))) # (!\cpu|select_A|Q[7]~32_combout  & 
// ((\cpu|select_B|Q[7]~8_combout  & (!\cpu|comb_932|Add6~13 )) # (!\cpu|select_B|Q[7]~8_combout  & ((\cpu|comb_932|Add6~13 ) # (GND)))))
// \cpu|comb_932|Add6~15  = CARRY((\cpu|select_A|Q[7]~32_combout  & (!\cpu|select_B|Q[7]~8_combout  & !\cpu|comb_932|Add6~13 )) # (!\cpu|select_A|Q[7]~32_combout  & ((!\cpu|comb_932|Add6~13 ) # (!\cpu|select_B|Q[7]~8_combout ))))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~13 ),
	.combout(\cpu|comb_932|Add6~14_combout ),
	.cout(\cpu|comb_932|Add6~15 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~14 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \cpu|comb_932|Add6~16 (
// Equation(s):
// \cpu|comb_932|Add6~16_combout  = ((\cpu|select_A|Q [8] $ (\cpu|select_B|Q [8] $ (!\cpu|comb_932|Add6~15 )))) # (GND)
// \cpu|comb_932|Add6~17  = CARRY((\cpu|select_A|Q [8] & ((\cpu|select_B|Q [8]) # (!\cpu|comb_932|Add6~15 ))) # (!\cpu|select_A|Q [8] & (\cpu|select_B|Q [8] & !\cpu|comb_932|Add6~15 )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~15 ),
	.combout(\cpu|comb_932|Add6~16_combout ),
	.cout(\cpu|comb_932|Add6~17 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~16 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \cpu|comb_932|Add6~18 (
// Equation(s):
// \cpu|comb_932|Add6~18_combout  = (\cpu|select_A|Q [9] & ((\cpu|select_B|Q [9] & (\cpu|comb_932|Add6~17  & VCC)) # (!\cpu|select_B|Q [9] & (!\cpu|comb_932|Add6~17 )))) # (!\cpu|select_A|Q [9] & ((\cpu|select_B|Q [9] & (!\cpu|comb_932|Add6~17 )) # 
// (!\cpu|select_B|Q [9] & ((\cpu|comb_932|Add6~17 ) # (GND)))))
// \cpu|comb_932|Add6~19  = CARRY((\cpu|select_A|Q [9] & (!\cpu|select_B|Q [9] & !\cpu|comb_932|Add6~17 )) # (!\cpu|select_A|Q [9] & ((!\cpu|comb_932|Add6~17 ) # (!\cpu|select_B|Q [9]))))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|select_B|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~17 ),
	.combout(\cpu|comb_932|Add6~18_combout ),
	.cout(\cpu|comb_932|Add6~19 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~18 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \cpu|comb_932|Add6~20 (
// Equation(s):
// \cpu|comb_932|Add6~20_combout  = ((\cpu|select_B|Q [10] $ (\cpu|select_A|Q [10] $ (!\cpu|comb_932|Add6~19 )))) # (GND)
// \cpu|comb_932|Add6~21  = CARRY((\cpu|select_B|Q [10] & ((\cpu|select_A|Q [10]) # (!\cpu|comb_932|Add6~19 ))) # (!\cpu|select_B|Q [10] & (\cpu|select_A|Q [10] & !\cpu|comb_932|Add6~19 )))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|select_A|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~19 ),
	.combout(\cpu|comb_932|Add6~20_combout ),
	.cout(\cpu|comb_932|Add6~21 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~20 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \cpu|comb_932|Add6~22 (
// Equation(s):
// \cpu|comb_932|Add6~22_combout  = (\cpu|select_A|Q[11]~18_combout  & ((\cpu|select_B|Q [11] & (\cpu|comb_932|Add6~21  & VCC)) # (!\cpu|select_B|Q [11] & (!\cpu|comb_932|Add6~21 )))) # (!\cpu|select_A|Q[11]~18_combout  & ((\cpu|select_B|Q [11] & 
// (!\cpu|comb_932|Add6~21 )) # (!\cpu|select_B|Q [11] & ((\cpu|comb_932|Add6~21 ) # (GND)))))
// \cpu|comb_932|Add6~23  = CARRY((\cpu|select_A|Q[11]~18_combout  & (!\cpu|select_B|Q [11] & !\cpu|comb_932|Add6~21 )) # (!\cpu|select_A|Q[11]~18_combout  & ((!\cpu|comb_932|Add6~21 ) # (!\cpu|select_B|Q [11]))))

	.dataa(\cpu|select_A|Q[11]~18_combout ),
	.datab(\cpu|select_B|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~21 ),
	.combout(\cpu|comb_932|Add6~22_combout ),
	.cout(\cpu|comb_932|Add6~23 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~22 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \cpu|comb_932|Add6~24 (
// Equation(s):
// \cpu|comb_932|Add6~24_combout  = ((\cpu|select_A|Q[12]~15_combout  $ (\cpu|select_B|Q [12] $ (!\cpu|comb_932|Add6~23 )))) # (GND)
// \cpu|comb_932|Add6~25  = CARRY((\cpu|select_A|Q[12]~15_combout  & ((\cpu|select_B|Q [12]) # (!\cpu|comb_932|Add6~23 ))) # (!\cpu|select_A|Q[12]~15_combout  & (\cpu|select_B|Q [12] & !\cpu|comb_932|Add6~23 )))

	.dataa(\cpu|select_A|Q[12]~15_combout ),
	.datab(\cpu|select_B|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~23 ),
	.combout(\cpu|comb_932|Add6~24_combout ),
	.cout(\cpu|comb_932|Add6~25 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~24 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \cpu|comb_932|Add0~79 (
// Equation(s):
// \cpu|comb_932|Add0~79_combout  = (\cpu|ALU_S[1]~2_combout  & ((\cpu|ALU_S [2] & (\cpu|select_B|Q [12])) # (!\cpu|ALU_S [2] & ((\cpu|select_A|Q[12]~15_combout ))))) # (!\cpu|ALU_S[1]~2_combout  & (((\cpu|select_A|Q[12]~15_combout ))))

	.dataa(\cpu|select_B|Q [12]),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|select_A|Q[12]~15_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~79 .lut_mask = 16'hBF80;
defparam \cpu|comb_932|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \cpu|comb_932|Add0~80 (
// Equation(s):
// \cpu|comb_932|Add0~80_combout  = (\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Add6~24_combout )) # (!\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add0~79_combout )))

	.dataa(\cpu|ALU_S[3]~11_combout ),
	.datab(\cpu|comb_932|Add6~24_combout ),
	.datac(\cpu|comb_932|Add0~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~80 .lut_mask = 16'hD8D8;
defparam \cpu|comb_932|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \cpu|comb_932|Add0~74 (
// Equation(s):
// \cpu|comb_932|Add0~74_combout  = (\cpu|ALU_S[1]~2_combout  & ((\cpu|ALU_S [2] & ((\cpu|select_B|Q [11]))) # (!\cpu|ALU_S [2] & (\cpu|select_A|Q[11]~18_combout )))) # (!\cpu|ALU_S[1]~2_combout  & (\cpu|select_A|Q[11]~18_combout ))

	.dataa(\cpu|select_A|Q[11]~18_combout ),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|select_B|Q [11]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~74 .lut_mask = 16'hEA2A;
defparam \cpu|comb_932|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \cpu|comb_932|Add0~75 (
// Equation(s):
// \cpu|comb_932|Add0~75_combout  = (\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add6~22_combout ))) # (!\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Add0~74_combout ))

	.dataa(\cpu|comb_932|Add0~74_combout ),
	.datab(\cpu|comb_932|Add6~22_combout ),
	.datac(\cpu|ALU_S[3]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~75 .lut_mask = 16'hCACA;
defparam \cpu|comb_932|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \cpu|comb_932|Add0~73 (
// Equation(s):
// \cpu|comb_932|Add0~73_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & (\cpu|ALU_S[0]~5_combout )) # (!\cpu|ALU_S [2] & ((!\cpu|select_B|Q [11])))))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|ALU_S[0]~5_combout ),
	.datad(\cpu|select_B|Q [11]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~73 .lut_mask = 16'h2031;
defparam \cpu|comb_932|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \cpu|comb_932|Add0~69 (
// Equation(s):
// \cpu|comb_932|Add0~69_combout  = (\cpu|ALU_S[1]~2_combout  & ((\cpu|ALU_S [2] & (\cpu|select_B|Q [10])) # (!\cpu|ALU_S [2] & ((\cpu|select_A|Q [10]))))) # (!\cpu|ALU_S[1]~2_combout  & (((\cpu|select_A|Q [10]))))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~69 .lut_mask = 16'hB8F0;
defparam \cpu|comb_932|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \cpu|comb_932|Add0~70 (
// Equation(s):
// \cpu|comb_932|Add0~70_combout  = (\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Add6~20_combout )) # (!\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add0~69_combout )))

	.dataa(\cpu|comb_932|Add6~20_combout ),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(gnd),
	.datad(\cpu|comb_932|Add0~69_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~70 .lut_mask = 16'hBB88;
defparam \cpu|comb_932|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \cpu|comb_932|Add0~68 (
// Equation(s):
// \cpu|comb_932|Add0~68_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & ((\cpu|ALU_S[0]~5_combout ))) # (!\cpu|ALU_S [2] & (!\cpu|select_B|Q [10]))))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|ALU_S[0]~5_combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~68 .lut_mask = 16'h3011;
defparam \cpu|comb_932|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \cpu|comb_932|Add0~63 (
// Equation(s):
// \cpu|comb_932|Add0~63_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & ((\cpu|ALU_S[0]~5_combout ))) # (!\cpu|ALU_S [2] & (!\cpu|select_B|Q [9]))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|ALU_S[3]~11_combout ),
	.datad(\cpu|ALU_S[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~63 .lut_mask = 16'h0D01;
defparam \cpu|comb_932|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \cpu|comb_932|Add0~64 (
// Equation(s):
// \cpu|comb_932|Add0~64_combout  = (\cpu|ALU_S[1]~2_combout  & ((\cpu|ALU_S [2] & (\cpu|select_B|Q [9])) # (!\cpu|ALU_S [2] & ((\cpu|select_A|Q [9]))))) # (!\cpu|ALU_S[1]~2_combout  & (((\cpu|select_A|Q [9]))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~64 .lut_mask = 16'hACCC;
defparam \cpu|comb_932|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \cpu|comb_932|Add0~65 (
// Equation(s):
// \cpu|comb_932|Add0~65_combout  = (\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Add6~18_combout )) # (!\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add0~64_combout )))

	.dataa(gnd),
	.datab(\cpu|comb_932|Add6~18_combout ),
	.datac(\cpu|ALU_S[3]~11_combout ),
	.datad(\cpu|comb_932|Add0~64_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~65 .lut_mask = 16'hCFC0;
defparam \cpu|comb_932|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \cpu|comb_932|Add0~59 (
// Equation(s):
// \cpu|comb_932|Add0~59_combout  = (\cpu|ALU_S [2] & ((\cpu|ALU_S[1]~2_combout  & ((\cpu|select_B|Q [8]))) # (!\cpu|ALU_S[1]~2_combout  & (\cpu|select_A|Q [8])))) # (!\cpu|ALU_S [2] & (\cpu|select_A|Q [8]))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~59 .lut_mask = 16'hCAAA;
defparam \cpu|comb_932|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \cpu|comb_932|Add0~60 (
// Equation(s):
// \cpu|comb_932|Add0~60_combout  = (\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add6~16_combout ))) # (!\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Add0~59_combout ))

	.dataa(\cpu|comb_932|Add0~59_combout ),
	.datab(\cpu|comb_932|Add6~16_combout ),
	.datac(\cpu|ALU_S[3]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~60 .lut_mask = 16'hCACA;
defparam \cpu|comb_932|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \cpu|comb_932|Add0~58 (
// Equation(s):
// \cpu|comb_932|Add0~58_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & (\cpu|ALU_S[0]~5_combout )) # (!\cpu|ALU_S [2] & ((!\cpu|select_B|Q [8])))))

	.dataa(\cpu|ALU_S[0]~5_combout ),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|ALU_S[3]~11_combout ),
	.datad(\cpu|select_B|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~58 .lut_mask = 16'h080B;
defparam \cpu|comb_932|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \cpu|comb_932|Add0~53 (
// Equation(s):
// \cpu|comb_932|Add0~53_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & (\cpu|ALU_S[0]~5_combout )) # (!\cpu|ALU_S [2] & ((!\cpu|select_B|Q[7]~8_combout )))))

	.dataa(\cpu|ALU_S[0]~5_combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(\cpu|ALU_S[3]~11_combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~53 .lut_mask = 16'h0A03;
defparam \cpu|comb_932|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \cpu|comb_932|Add0~54 (
// Equation(s):
// \cpu|comb_932|Add0~54_combout  = (\cpu|ALU_S [2] & ((\cpu|ALU_S[1]~2_combout  & ((\cpu|select_B|Q[7]~8_combout ))) # (!\cpu|ALU_S[1]~2_combout  & (\cpu|select_A|Q[7]~32_combout )))) # (!\cpu|ALU_S [2] & (\cpu|select_A|Q[7]~32_combout ))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~54 .lut_mask = 16'hCAAA;
defparam \cpu|comb_932|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \cpu|comb_932|Add0~55 (
// Equation(s):
// \cpu|comb_932|Add0~55_combout  = (\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add6~14_combout ))) # (!\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Add0~54_combout ))

	.dataa(\cpu|ALU_S[3]~11_combout ),
	.datab(\cpu|comb_932|Add0~54_combout ),
	.datac(\cpu|comb_932|Add6~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~55 .lut_mask = 16'hE4E4;
defparam \cpu|comb_932|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \cpu|comb_932|Add0~49 (
// Equation(s):
// \cpu|comb_932|Add0~49_combout  = (\cpu|ALU_S[1]~2_combout  & ((\cpu|ALU_S [2] & ((\cpu|select_B|Q[6]~10_combout ))) # (!\cpu|ALU_S [2] & (\cpu|select_A|Q[6]~36_combout )))) # (!\cpu|ALU_S[1]~2_combout  & (\cpu|select_A|Q[6]~36_combout ))

	.dataa(\cpu|select_A|Q[6]~36_combout ),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|select_B|Q[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~49 .lut_mask = 16'hEA2A;
defparam \cpu|comb_932|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \cpu|comb_932|Add0~50 (
// Equation(s):
// \cpu|comb_932|Add0~50_combout  = (\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Add6~12_combout )) # (!\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add0~49_combout )))

	.dataa(gnd),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|comb_932|Add6~12_combout ),
	.datad(\cpu|comb_932|Add0~49_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~50 .lut_mask = 16'hF3C0;
defparam \cpu|comb_932|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \cpu|comb_932|Add0~48 (
// Equation(s):
// \cpu|comb_932|Add0~48_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & (\cpu|ALU_S[0]~5_combout )) # (!\cpu|ALU_S [2] & ((!\cpu|select_B|Q[6]~10_combout )))))

	.dataa(\cpu|ALU_S[0]~5_combout ),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|select_B|Q[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~48 .lut_mask = 16'h2023;
defparam \cpu|comb_932|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \cpu|comb_932|Add0~43 (
// Equation(s):
// \cpu|comb_932|Add0~43_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & ((\cpu|ALU_S[0]~5_combout ))) # (!\cpu|ALU_S [2] & (!\cpu|select_B|Q[5]~12_combout ))))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|ALU_S[0]~5_combout ),
	.datac(\cpu|ALU_S[3]~11_combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~43 .lut_mask = 16'h0C05;
defparam \cpu|comb_932|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \cpu|comb_932|Add0~44 (
// Equation(s):
// \cpu|comb_932|Add0~44_combout  = (\cpu|ALU_S [2] & ((\cpu|ALU_S[1]~2_combout  & ((\cpu|select_B|Q[5]~12_combout ))) # (!\cpu|ALU_S[1]~2_combout  & (\cpu|select_A|Q[5]~40_combout )))) # (!\cpu|ALU_S [2] & (\cpu|select_A|Q[5]~40_combout ))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|select_A|Q[5]~40_combout ),
	.datac(\cpu|select_B|Q[5]~12_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~44 .lut_mask = 16'hE4CC;
defparam \cpu|comb_932|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \cpu|comb_932|Add0~45 (
// Equation(s):
// \cpu|comb_932|Add0~45_combout  = (\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Add6~10_combout )) # (!\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add0~44_combout )))

	.dataa(gnd),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|comb_932|Add6~10_combout ),
	.datad(\cpu|comb_932|Add0~44_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~45 .lut_mask = 16'hF3C0;
defparam \cpu|comb_932|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \cpu|comb_932|Add0~37 (
// Equation(s):
// \cpu|comb_932|Add0~37_combout  = (\cpu|ALU_S [2] & ((\cpu|ALU_S[1]~2_combout  & (\cpu|select_B|Q[4]~13_combout )) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|select_A|Q[4]~45_combout ))))) # (!\cpu|ALU_S [2] & (((\cpu|select_A|Q[4]~45_combout ))))

	.dataa(\cpu|select_B|Q[4]~13_combout ),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|select_A|Q[4]~45_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~37 .lut_mask = 16'hB8F0;
defparam \cpu|comb_932|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~4 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~4_combout  = (\cpu|select_control_A [1] & \cpu|select_control_A[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_control_A [1]),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~4 .lut_mask = 16'hF000;
defparam \cpu|select_A|three_two_translator|15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \cpu|comb_932|Add0~7 (
// Equation(s):
// \cpu|comb_932|Add0~7_combout  = (\cpu|ALU_S[1]~2_combout  & ((\cpu|ALU_S [2] & ((\cpu|select_B|Q[4]~14_combout ))) # (!\cpu|ALU_S [2] & (!\cpu|select_A|three_two_translator|15~4_combout )))) # (!\cpu|ALU_S[1]~2_combout  & 
// (!\cpu|select_A|three_two_translator|15~4_combout ))

	.dataa(\cpu|ALU_S[1]~2_combout ),
	.datab(\cpu|select_A|three_two_translator|15~4_combout ),
	.datac(\cpu|select_B|Q[4]~14_combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~7 .lut_mask = 16'hB133;
defparam \cpu|comb_932|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \cpu|comb_932|Add0~38 (
// Equation(s):
// \cpu|comb_932|Add0~38_combout  = (\cpu|comb_932|Add0~5_combout  & ((\cpu|comb_932|Add0~7_combout  & (\cpu|comb_932|Add0~37_combout )) # (!\cpu|comb_932|Add0~7_combout  & ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q )))))

	.dataa(\cpu|comb_932|Add0~5_combout ),
	.datab(\cpu|comb_932|Add0~37_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|comb_932|Add0~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~38 .lut_mask = 16'h88A0;
defparam \cpu|comb_932|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \cpu|comb_932|Add0~39 (
// Equation(s):
// \cpu|comb_932|Add0~39_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add0~38_combout ) # ((!\cpu|comb_932|Add0~5_combout  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|ALU_S[3]~11_combout ),
	.datab(\cpu|comb_932|Add0~5_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|comb_932|Add0~38_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~39 .lut_mask = 16'h5510;
defparam \cpu|comb_932|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \cpu|comb_932|Add0~40 (
// Equation(s):
// \cpu|comb_932|Add0~40_combout  = (\cpu|comb_932|Add0~39_combout ) # ((\cpu|comb_932|Add6~8_combout  & \cpu|ALU_S[3]~11_combout ))

	.dataa(\cpu|comb_932|Add6~8_combout ),
	.datab(gnd),
	.datac(\cpu|ALU_S[3]~11_combout ),
	.datad(\cpu|comb_932|Add0~39_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~40 .lut_mask = 16'hFFA0;
defparam \cpu|comb_932|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \cpu|comb_932|Add0~36 (
// Equation(s):
// \cpu|comb_932|Add0~36_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & (\cpu|ALU_S[0]~5_combout )) # (!\cpu|ALU_S [2] & ((!\cpu|select_B|Q[4]~16_combout )))))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|ALU_S[0]~5_combout ),
	.datac(\cpu|select_B|Q[4]~16_combout ),
	.datad(\cpu|ALU_S[3]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~36 .lut_mask = 16'h008D;
defparam \cpu|comb_932|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \cpu|comb_932|Add0~29 (
// Equation(s):
// \cpu|comb_932|Add0~29_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & ((\cpu|ALU_S[0]~5_combout ))) # (!\cpu|ALU_S [2] & (!\cpu|select_B|Q[3]~19_combout ))))

	.dataa(\cpu|select_B|Q[3]~19_combout ),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|ALU_S[0]~5_combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~29 .lut_mask = 16'h3011;
defparam \cpu|comb_932|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \cpu|comb_932|Add0~30 (
// Equation(s):
// \cpu|comb_932|Add0~30_combout  = (\cpu|ALU_S [2] & ((\cpu|ALU_S[1]~2_combout  & (\cpu|select_B|Q[3]~17_combout )) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|select_A|Q[3]~51_combout ))))) # (!\cpu|ALU_S [2] & (((\cpu|select_A|Q[3]~51_combout ))))

	.dataa(\cpu|select_B|Q[3]~17_combout ),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|select_A|Q[3]~51_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~30 .lut_mask = 16'hB8F0;
defparam \cpu|comb_932|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \cpu|comb_932|Add0~31 (
// Equation(s):
// \cpu|comb_932|Add0~31_combout  = (\cpu|comb_932|Add0~5_combout  & ((\cpu|comb_932|Add0~7_combout  & (\cpu|comb_932|Add0~30_combout )) # (!\cpu|comb_932|Add0~7_combout  & ((\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q )))))

	.dataa(\cpu|comb_932|Add0~5_combout ),
	.datab(\cpu|comb_932|Add0~30_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|comb_932|Add0~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~31 .lut_mask = 16'h88A0;
defparam \cpu|comb_932|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \cpu|comb_932|Add0~32 (
// Equation(s):
// \cpu|comb_932|Add0~32_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add0~31_combout ) # ((!\cpu|comb_932|Add0~5_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|ALU_S[3]~11_combout ),
	.datab(\cpu|comb_932|Add0~5_combout ),
	.datac(\cpu|comb_932|Add0~31_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~32 .lut_mask = 16'h5150;
defparam \cpu|comb_932|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \cpu|comb_932|Add0~33 (
// Equation(s):
// \cpu|comb_932|Add0~33_combout  = (\cpu|comb_932|Add0~32_combout ) # ((\cpu|ALU_S[3]~11_combout  & \cpu|comb_932|Add6~6_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Add0~32_combout ),
	.datac(\cpu|ALU_S[3]~11_combout ),
	.datad(\cpu|comb_932|Add6~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~33 .lut_mask = 16'hFCCC;
defparam \cpu|comb_932|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \cpu|comb_932|Add0~15 (
// Equation(s):
// \cpu|comb_932|Add0~15_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & (\cpu|ALU_S[0]~5_combout )) # (!\cpu|ALU_S [2] & ((!\cpu|select_B|Q[1]~27_combout )))))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|ALU_S[0]~5_combout ),
	.datac(\cpu|select_B|Q[1]~27_combout ),
	.datad(\cpu|ALU_S[3]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~15 .lut_mask = 16'h008D;
defparam \cpu|comb_932|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \cpu|comb_932|Add0~6 (
// Equation(s):
// \cpu|comb_932|Add0~6_combout  = (\cpu|ALU_S [2] & ((\cpu|ALU_S[1]~2_combout  & (\cpu|select_B|Q[0]~30_combout )) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|select_A|Q[0]~67_combout ))))) # (!\cpu|ALU_S [2] & (((\cpu|select_A|Q[0]~67_combout ))))

	.dataa(\cpu|select_B|Q[0]~30_combout ),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|select_A|Q[0]~67_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~6 .lut_mask = 16'hBF80;
defparam \cpu|comb_932|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \cpu|comb_932|Add0~8 (
// Equation(s):
// \cpu|comb_932|Add0~8_combout  = (\cpu|comb_932|Add0~5_combout  & ((\cpu|comb_932|Add0~7_combout  & (\cpu|comb_932|Add0~6_combout )) # (!\cpu|comb_932|Add0~7_combout  & ((\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q )))))

	.dataa(\cpu|comb_932|Add0~6_combout ),
	.datab(\cpu|comb_932|Add0~5_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|comb_932|Add0~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~8 .lut_mask = 16'h88C0;
defparam \cpu|comb_932|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \cpu|comb_932|Add0~9 (
// Equation(s):
// \cpu|comb_932|Add0~9_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add0~8_combout ) # ((!\cpu|comb_932|Add0~5_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|comb_932|Add0~5_combout ),
	.datab(\cpu|comb_932|Add0~8_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ALU_S[3]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~9 .lut_mask = 16'h00DC;
defparam \cpu|comb_932|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \cpu|comb_932|Add0~10 (
// Equation(s):
// \cpu|comb_932|Add0~10_combout  = (\cpu|comb_932|Add0~9_combout ) # ((\cpu|comb_932|Add6~0_combout  & \cpu|ALU_S[3]~11_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Add6~0_combout ),
	.datac(\cpu|comb_932|Add0~9_combout ),
	.datad(\cpu|ALU_S[3]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~10 .lut_mask = 16'hFCF0;
defparam \cpu|comb_932|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \cpu|comb_932|Add0~4 (
// Equation(s):
// \cpu|comb_932|Add0~4_combout  = (\cpu|ALU_S[3]~11_combout ) # ((\cpu|ALU_S [2]) # (!\cpu|select_B|Q[0]~31_combout ))

	.dataa(gnd),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|select_B|Q[0]~31_combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~4 .lut_mask = 16'hFFCF;
defparam \cpu|comb_932|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \cpu|comb_932|Add0~12 (
// Equation(s):
// \cpu|comb_932|Add0~12_cout  = CARRY((!\cpu|ALU_S [2] & \cpu|ALU_S[0]~5_combout ))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|ALU_S[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|comb_932|Add0~12_cout ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~12 .lut_mask = 16'h0044;
defparam \cpu|comb_932|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \cpu|comb_932|Add0~13 (
// Equation(s):
// \cpu|comb_932|Add0~13_combout  = (\cpu|comb_932|Add0~10_combout  & ((\cpu|comb_932|Add0~4_combout  & (\cpu|comb_932|Add0~12_cout  & VCC)) # (!\cpu|comb_932|Add0~4_combout  & (!\cpu|comb_932|Add0~12_cout )))) # (!\cpu|comb_932|Add0~10_combout  & 
// ((\cpu|comb_932|Add0~4_combout  & (!\cpu|comb_932|Add0~12_cout )) # (!\cpu|comb_932|Add0~4_combout  & ((\cpu|comb_932|Add0~12_cout ) # (GND)))))
// \cpu|comb_932|Add0~14  = CARRY((\cpu|comb_932|Add0~10_combout  & (!\cpu|comb_932|Add0~4_combout  & !\cpu|comb_932|Add0~12_cout )) # (!\cpu|comb_932|Add0~10_combout  & ((!\cpu|comb_932|Add0~12_cout ) # (!\cpu|comb_932|Add0~4_combout ))))

	.dataa(\cpu|comb_932|Add0~10_combout ),
	.datab(\cpu|comb_932|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~12_cout ),
	.combout(\cpu|comb_932|Add0~13_combout ),
	.cout(\cpu|comb_932|Add0~14 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~13 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \cpu|comb_932|Add0~20 (
// Equation(s):
// \cpu|comb_932|Add0~20_combout  = ((\cpu|comb_932|Add0~19_combout  $ (\cpu|comb_932|Add0~15_combout  $ (!\cpu|comb_932|Add0~14 )))) # (GND)
// \cpu|comb_932|Add0~21  = CARRY((\cpu|comb_932|Add0~19_combout  & ((\cpu|comb_932|Add0~15_combout ) # (!\cpu|comb_932|Add0~14 ))) # (!\cpu|comb_932|Add0~19_combout  & (\cpu|comb_932|Add0~15_combout  & !\cpu|comb_932|Add0~14 )))

	.dataa(\cpu|comb_932|Add0~19_combout ),
	.datab(\cpu|comb_932|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~14 ),
	.combout(\cpu|comb_932|Add0~20_combout ),
	.cout(\cpu|comb_932|Add0~21 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~20 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \cpu|comb_932|Add0~27 (
// Equation(s):
// \cpu|comb_932|Add0~27_combout  = (\cpu|comb_932|Add0~22_combout  & ((\cpu|comb_932|Add0~26_combout  & (\cpu|comb_932|Add0~21  & VCC)) # (!\cpu|comb_932|Add0~26_combout  & (!\cpu|comb_932|Add0~21 )))) # (!\cpu|comb_932|Add0~22_combout  & 
// ((\cpu|comb_932|Add0~26_combout  & (!\cpu|comb_932|Add0~21 )) # (!\cpu|comb_932|Add0~26_combout  & ((\cpu|comb_932|Add0~21 ) # (GND)))))
// \cpu|comb_932|Add0~28  = CARRY((\cpu|comb_932|Add0~22_combout  & (!\cpu|comb_932|Add0~26_combout  & !\cpu|comb_932|Add0~21 )) # (!\cpu|comb_932|Add0~22_combout  & ((!\cpu|comb_932|Add0~21 ) # (!\cpu|comb_932|Add0~26_combout ))))

	.dataa(\cpu|comb_932|Add0~22_combout ),
	.datab(\cpu|comb_932|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~21 ),
	.combout(\cpu|comb_932|Add0~27_combout ),
	.cout(\cpu|comb_932|Add0~28 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~27 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \cpu|comb_932|Add0~34 (
// Equation(s):
// \cpu|comb_932|Add0~34_combout  = ((\cpu|comb_932|Add0~29_combout  $ (\cpu|comb_932|Add0~33_combout  $ (!\cpu|comb_932|Add0~28 )))) # (GND)
// \cpu|comb_932|Add0~35  = CARRY((\cpu|comb_932|Add0~29_combout  & ((\cpu|comb_932|Add0~33_combout ) # (!\cpu|comb_932|Add0~28 ))) # (!\cpu|comb_932|Add0~29_combout  & (\cpu|comb_932|Add0~33_combout  & !\cpu|comb_932|Add0~28 )))

	.dataa(\cpu|comb_932|Add0~29_combout ),
	.datab(\cpu|comb_932|Add0~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~28 ),
	.combout(\cpu|comb_932|Add0~34_combout ),
	.cout(\cpu|comb_932|Add0~35 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~34 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \cpu|comb_932|Add0~41 (
// Equation(s):
// \cpu|comb_932|Add0~41_combout  = (\cpu|comb_932|Add0~40_combout  & ((\cpu|comb_932|Add0~36_combout  & (\cpu|comb_932|Add0~35  & VCC)) # (!\cpu|comb_932|Add0~36_combout  & (!\cpu|comb_932|Add0~35 )))) # (!\cpu|comb_932|Add0~40_combout  & 
// ((\cpu|comb_932|Add0~36_combout  & (!\cpu|comb_932|Add0~35 )) # (!\cpu|comb_932|Add0~36_combout  & ((\cpu|comb_932|Add0~35 ) # (GND)))))
// \cpu|comb_932|Add0~42  = CARRY((\cpu|comb_932|Add0~40_combout  & (!\cpu|comb_932|Add0~36_combout  & !\cpu|comb_932|Add0~35 )) # (!\cpu|comb_932|Add0~40_combout  & ((!\cpu|comb_932|Add0~35 ) # (!\cpu|comb_932|Add0~36_combout ))))

	.dataa(\cpu|comb_932|Add0~40_combout ),
	.datab(\cpu|comb_932|Add0~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~35 ),
	.combout(\cpu|comb_932|Add0~41_combout ),
	.cout(\cpu|comb_932|Add0~42 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~41 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \cpu|comb_932|Add0~46 (
// Equation(s):
// \cpu|comb_932|Add0~46_combout  = ((\cpu|comb_932|Add0~43_combout  $ (\cpu|comb_932|Add0~45_combout  $ (!\cpu|comb_932|Add0~42 )))) # (GND)
// \cpu|comb_932|Add0~47  = CARRY((\cpu|comb_932|Add0~43_combout  & ((\cpu|comb_932|Add0~45_combout ) # (!\cpu|comb_932|Add0~42 ))) # (!\cpu|comb_932|Add0~43_combout  & (\cpu|comb_932|Add0~45_combout  & !\cpu|comb_932|Add0~42 )))

	.dataa(\cpu|comb_932|Add0~43_combout ),
	.datab(\cpu|comb_932|Add0~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~42 ),
	.combout(\cpu|comb_932|Add0~46_combout ),
	.cout(\cpu|comb_932|Add0~47 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~46 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \cpu|comb_932|Add0~51 (
// Equation(s):
// \cpu|comb_932|Add0~51_combout  = (\cpu|comb_932|Add0~50_combout  & ((\cpu|comb_932|Add0~48_combout  & (\cpu|comb_932|Add0~47  & VCC)) # (!\cpu|comb_932|Add0~48_combout  & (!\cpu|comb_932|Add0~47 )))) # (!\cpu|comb_932|Add0~50_combout  & 
// ((\cpu|comb_932|Add0~48_combout  & (!\cpu|comb_932|Add0~47 )) # (!\cpu|comb_932|Add0~48_combout  & ((\cpu|comb_932|Add0~47 ) # (GND)))))
// \cpu|comb_932|Add0~52  = CARRY((\cpu|comb_932|Add0~50_combout  & (!\cpu|comb_932|Add0~48_combout  & !\cpu|comb_932|Add0~47 )) # (!\cpu|comb_932|Add0~50_combout  & ((!\cpu|comb_932|Add0~47 ) # (!\cpu|comb_932|Add0~48_combout ))))

	.dataa(\cpu|comb_932|Add0~50_combout ),
	.datab(\cpu|comb_932|Add0~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~47 ),
	.combout(\cpu|comb_932|Add0~51_combout ),
	.cout(\cpu|comb_932|Add0~52 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~51 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \cpu|comb_932|Add0~56 (
// Equation(s):
// \cpu|comb_932|Add0~56_combout  = ((\cpu|comb_932|Add0~53_combout  $ (\cpu|comb_932|Add0~55_combout  $ (!\cpu|comb_932|Add0~52 )))) # (GND)
// \cpu|comb_932|Add0~57  = CARRY((\cpu|comb_932|Add0~53_combout  & ((\cpu|comb_932|Add0~55_combout ) # (!\cpu|comb_932|Add0~52 ))) # (!\cpu|comb_932|Add0~53_combout  & (\cpu|comb_932|Add0~55_combout  & !\cpu|comb_932|Add0~52 )))

	.dataa(\cpu|comb_932|Add0~53_combout ),
	.datab(\cpu|comb_932|Add0~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~52 ),
	.combout(\cpu|comb_932|Add0~56_combout ),
	.cout(\cpu|comb_932|Add0~57 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~56 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \cpu|comb_932|Add0~61 (
// Equation(s):
// \cpu|comb_932|Add0~61_combout  = (\cpu|comb_932|Add0~60_combout  & ((\cpu|comb_932|Add0~58_combout  & (\cpu|comb_932|Add0~57  & VCC)) # (!\cpu|comb_932|Add0~58_combout  & (!\cpu|comb_932|Add0~57 )))) # (!\cpu|comb_932|Add0~60_combout  & 
// ((\cpu|comb_932|Add0~58_combout  & (!\cpu|comb_932|Add0~57 )) # (!\cpu|comb_932|Add0~58_combout  & ((\cpu|comb_932|Add0~57 ) # (GND)))))
// \cpu|comb_932|Add0~62  = CARRY((\cpu|comb_932|Add0~60_combout  & (!\cpu|comb_932|Add0~58_combout  & !\cpu|comb_932|Add0~57 )) # (!\cpu|comb_932|Add0~60_combout  & ((!\cpu|comb_932|Add0~57 ) # (!\cpu|comb_932|Add0~58_combout ))))

	.dataa(\cpu|comb_932|Add0~60_combout ),
	.datab(\cpu|comb_932|Add0~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~57 ),
	.combout(\cpu|comb_932|Add0~61_combout ),
	.cout(\cpu|comb_932|Add0~62 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~61 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \cpu|comb_932|Add0~66 (
// Equation(s):
// \cpu|comb_932|Add0~66_combout  = ((\cpu|comb_932|Add0~63_combout  $ (\cpu|comb_932|Add0~65_combout  $ (!\cpu|comb_932|Add0~62 )))) # (GND)
// \cpu|comb_932|Add0~67  = CARRY((\cpu|comb_932|Add0~63_combout  & ((\cpu|comb_932|Add0~65_combout ) # (!\cpu|comb_932|Add0~62 ))) # (!\cpu|comb_932|Add0~63_combout  & (\cpu|comb_932|Add0~65_combout  & !\cpu|comb_932|Add0~62 )))

	.dataa(\cpu|comb_932|Add0~63_combout ),
	.datab(\cpu|comb_932|Add0~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~62 ),
	.combout(\cpu|comb_932|Add0~66_combout ),
	.cout(\cpu|comb_932|Add0~67 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~66 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \cpu|comb_932|Add0~71 (
// Equation(s):
// \cpu|comb_932|Add0~71_combout  = (\cpu|comb_932|Add0~70_combout  & ((\cpu|comb_932|Add0~68_combout  & (\cpu|comb_932|Add0~67  & VCC)) # (!\cpu|comb_932|Add0~68_combout  & (!\cpu|comb_932|Add0~67 )))) # (!\cpu|comb_932|Add0~70_combout  & 
// ((\cpu|comb_932|Add0~68_combout  & (!\cpu|comb_932|Add0~67 )) # (!\cpu|comb_932|Add0~68_combout  & ((\cpu|comb_932|Add0~67 ) # (GND)))))
// \cpu|comb_932|Add0~72  = CARRY((\cpu|comb_932|Add0~70_combout  & (!\cpu|comb_932|Add0~68_combout  & !\cpu|comb_932|Add0~67 )) # (!\cpu|comb_932|Add0~70_combout  & ((!\cpu|comb_932|Add0~67 ) # (!\cpu|comb_932|Add0~68_combout ))))

	.dataa(\cpu|comb_932|Add0~70_combout ),
	.datab(\cpu|comb_932|Add0~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~67 ),
	.combout(\cpu|comb_932|Add0~71_combout ),
	.cout(\cpu|comb_932|Add0~72 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~71 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \cpu|comb_932|Add0~76 (
// Equation(s):
// \cpu|comb_932|Add0~76_combout  = ((\cpu|comb_932|Add0~75_combout  $ (\cpu|comb_932|Add0~73_combout  $ (!\cpu|comb_932|Add0~72 )))) # (GND)
// \cpu|comb_932|Add0~77  = CARRY((\cpu|comb_932|Add0~75_combout  & ((\cpu|comb_932|Add0~73_combout ) # (!\cpu|comb_932|Add0~72 ))) # (!\cpu|comb_932|Add0~75_combout  & (\cpu|comb_932|Add0~73_combout  & !\cpu|comb_932|Add0~72 )))

	.dataa(\cpu|comb_932|Add0~75_combout ),
	.datab(\cpu|comb_932|Add0~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~72 ),
	.combout(\cpu|comb_932|Add0~76_combout ),
	.cout(\cpu|comb_932|Add0~77 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~76 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \cpu|comb_932|Add0~81 (
// Equation(s):
// \cpu|comb_932|Add0~81_combout  = (\cpu|comb_932|Add0~78_combout  & ((\cpu|comb_932|Add0~80_combout  & (\cpu|comb_932|Add0~77  & VCC)) # (!\cpu|comb_932|Add0~80_combout  & (!\cpu|comb_932|Add0~77 )))) # (!\cpu|comb_932|Add0~78_combout  & 
// ((\cpu|comb_932|Add0~80_combout  & (!\cpu|comb_932|Add0~77 )) # (!\cpu|comb_932|Add0~80_combout  & ((\cpu|comb_932|Add0~77 ) # (GND)))))
// \cpu|comb_932|Add0~82  = CARRY((\cpu|comb_932|Add0~78_combout  & (!\cpu|comb_932|Add0~80_combout  & !\cpu|comb_932|Add0~77 )) # (!\cpu|comb_932|Add0~78_combout  & ((!\cpu|comb_932|Add0~77 ) # (!\cpu|comb_932|Add0~80_combout ))))

	.dataa(\cpu|comb_932|Add0~78_combout ),
	.datab(\cpu|comb_932|Add0~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~77 ),
	.combout(\cpu|comb_932|Add0~81_combout ),
	.cout(\cpu|comb_932|Add0~82 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~81 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \cpu|comb_932|Mux4~3 (
// Equation(s):
// \cpu|comb_932|Mux4~3_combout  = (\cpu|comb_932|Mux2~14_combout  & (\cpu|comb_932|Mux2~15_combout )) # (!\cpu|comb_932|Mux2~14_combout  & ((\cpu|comb_932|Mux2~15_combout  & ((\cpu|select_B|Q [12]))) # (!\cpu|comb_932|Mux2~15_combout  & 
// (\cpu|comb_932|Add0~81_combout ))))

	.dataa(\cpu|comb_932|Mux2~14_combout ),
	.datab(\cpu|comb_932|Mux2~15_combout ),
	.datac(\cpu|comb_932|Add0~81_combout ),
	.datad(\cpu|select_B|Q [12]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux4~3 .lut_mask = 16'hDC98;
defparam \cpu|comb_932|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \cpu|comb_932|Mux2~29 (
// Equation(s):
// \cpu|comb_932|Mux2~29_combout  = (\cpu|ALU_S [2]) # ((\cpu|make_clock|Wx [1] & (\cpu|ALU_S [1] & !\cpu|ALU_S [0])))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|ALU_S [1]),
	.datad(\cpu|ALU_S [0]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~29 .lut_mask = 16'hCCEC;
defparam \cpu|comb_932|Mux2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \cpu|comb_932|Mux4~0 (
// Equation(s):
// \cpu|comb_932|Mux4~0_combout  = (\cpu|select_A|Q[12]~15_combout ) # (\cpu|ALU_S[1]~2_combout )

	.dataa(\cpu|select_A|Q[12]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux4~0 .lut_mask = 16'hFFAA;
defparam \cpu|comb_932|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \cpu|comb_932|Mux2~10 (
// Equation(s):
// \cpu|comb_932|Mux2~10_combout  = (\cpu|make_clock|Wx [1] & (\cpu|ALU_S [0] & ((\cpu|ALU_S [1]) # (!\cpu|ALU_S [2]))))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|ALU_S [1]),
	.datad(\cpu|ALU_S [0]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~10 .lut_mask = 16'hA200;
defparam \cpu|comb_932|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \cpu|comb_932|Mux4~1 (
// Equation(s):
// \cpu|comb_932|Mux4~1_combout  = (\cpu|comb_932|Mux2~29_combout  & (((\cpu|select_A|Q[4]~47_combout  & \cpu|comb_932|Mux2~10_combout )))) # (!\cpu|comb_932|Mux2~29_combout  & (((!\cpu|comb_932|Mux2~10_combout )) # (!\cpu|comb_932|Mux4~0_combout )))

	.dataa(\cpu|comb_932|Mux2~29_combout ),
	.datab(\cpu|comb_932|Mux4~0_combout ),
	.datac(\cpu|select_A|Q[4]~47_combout ),
	.datad(\cpu|comb_932|Mux2~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux4~1 .lut_mask = 16'hB155;
defparam \cpu|comb_932|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \cpu|comb_932|Mux4~2 (
// Equation(s):
// \cpu|comb_932|Mux4~2_combout  = (\cpu|comb_932|Mux2~27_combout  & (((\cpu|comb_932|Mux4~1_combout )))) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q [12] $ (((\cpu|select_A|Q[12]~15_combout ) # (!\cpu|comb_932|Mux4~1_combout )))))

	.dataa(\cpu|comb_932|Mux2~27_combout ),
	.datab(\cpu|select_A|Q[12]~15_combout ),
	.datac(\cpu|comb_932|Mux4~1_combout ),
	.datad(\cpu|select_B|Q [12]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux4~2 .lut_mask = 16'hB0E5;
defparam \cpu|comb_932|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \cpu|comb_932|Mux4~8 (
// Equation(s):
// \cpu|comb_932|Mux4~8_combout  = (\cpu|comb_932|Mux2~14_combout  & ((\cpu|comb_932|Mux4~3_combout  & (\cpu|comb_932|Mux4~7_combout )) # (!\cpu|comb_932|Mux4~3_combout  & ((\cpu|comb_932|Mux4~2_combout ))))) # (!\cpu|comb_932|Mux2~14_combout  & 
// (((\cpu|comb_932|Mux4~3_combout ))))

	.dataa(\cpu|comb_932|Mux2~14_combout ),
	.datab(\cpu|comb_932|Mux4~7_combout ),
	.datac(\cpu|comb_932|Mux4~3_combout ),
	.datad(\cpu|comb_932|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux4~8 .lut_mask = 16'hDAD0;
defparam \cpu|comb_932|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \cpu|comb_932|Mux4~9 (
// Equation(s):
// \cpu|comb_932|Mux4~9_combout  = (\cpu|comb_932|Mux2~11_combout  & ((\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Add6~24_combout ))) # (!\cpu|comb_932|Mux2~6_combout  & (\cpu|comb_932|Mux4~8_combout ))))

	.dataa(\cpu|comb_932|Mux2~11_combout ),
	.datab(\cpu|comb_932|Mux2~6_combout ),
	.datac(\cpu|comb_932|Mux4~8_combout ),
	.datad(\cpu|comb_932|Add6~24_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux4~9 .lut_mask = 16'hA820;
defparam \cpu|comb_932|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \cpu|comb_932|Mux4~10 (
// Equation(s):
// \cpu|comb_932|Mux4~10_combout  = (\cpu|comb_932|Mux4~9_combout ) # ((\cpu|select_A|Q[12]~15_combout  & !\cpu|comb_932|Mux2~11_combout ))

	.dataa(gnd),
	.datab(\cpu|select_A|Q[12]~15_combout ),
	.datac(\cpu|comb_932|Mux2~11_combout ),
	.datad(\cpu|comb_932|Mux4~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux4~10 .lut_mask = 16'hFF0C;
defparam \cpu|comb_932|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \cpu|comb_932|Mux0~0 (
// Equation(s):
// \cpu|comb_932|Mux0~0_combout  = (\cpu|ALU_S[4]~10_combout  & (\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S[1]~2_combout ) # (\cpu|ALU_S[0]~5_combout ))))

	.dataa(\cpu|ALU_S[1]~2_combout ),
	.datab(\cpu|ALU_S[0]~5_combout ),
	.datac(\cpu|ALU_S[4]~10_combout ),
	.datad(\cpu|ALU_S[3]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux0~0 .lut_mask = 16'hE000;
defparam \cpu|comb_932|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \cpu|comb_932|Mux0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|comb_932|Mux0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|comb_932|Mux0~0clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|comb_932|Mux0~0clkctrl .clock_type = "global clock";
defparam \cpu|comb_932|Mux0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \cpu|comb_932|F[12] (
// Equation(s):
// \cpu|comb_932|F [12] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [12]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux4~10_combout ))

	.dataa(\cpu|comb_932|Mux4~10_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [12]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [12]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[12] .lut_mask = 16'hFA0A;
defparam \cpu|comb_932|F[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hB8B8;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hB8B8;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hF3C0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \cpu|select_A|Q[2]~55 (
// Equation(s):
// \cpu|select_A|Q[2]~55_combout  = (\cpu|select_A|Q[4]~43_combout  & ((\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ) # ((!\cpu|select_A|three_two_translator|15~1_combout )))) # (!\cpu|select_A|Q[4]~43_combout  & 
// (((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [2] & \cpu|select_A|three_two_translator|15~1_combout ))))

	.dataa(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\cpu|select_A|Q[4]~43_combout ),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~55 .lut_mask = 16'hACF0;
defparam \cpu|select_A|Q[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \cpu|select_A|Q[2]~56 (
// Equation(s):
// \cpu|select_A|Q[2]~56_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & (((\cpu|select_A|Q[2]~55_combout )))) # (!\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_A|Q[2]~55_combout  & ((\cpu|select_RB|Q [2]))) # 
// (!\cpu|select_A|Q[2]~55_combout  & (\cpu|select_RA|Q[2]~69_combout ))))

	.dataa(\cpu|select_RA|Q[2]~69_combout ),
	.datab(\cpu|select_A|three_two_translator|15~1_combout ),
	.datac(\cpu|select_A|Q[2]~55_combout ),
	.datad(\cpu|select_RB|Q [2]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~56 .lut_mask = 16'hF2C2;
defparam \cpu|select_A|Q[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \cpu|select_A|Q[2]~53 (
// Equation(s):
// \cpu|select_A|Q[2]~53_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_A [1] & (!\cpu|select_control_A [2] & \cpu|select_control_A[0]~10_combout )) # (!\cpu|select_control_A [1] & (\cpu|select_control_A [2]))))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_control_A[0]~10_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~53 .lut_mask = 16'h6400;
defparam \cpu|select_A|Q[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \cpu|select_A|Q[2]~54 (
// Equation(s):
// \cpu|select_A|Q[2]~54_combout  = (\cpu|select_control_A [1] & (\cpu|select_control_A [2] & (\cpu|select_control_A[0]~10_combout  & \cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_control_A[0]~10_combout ),
	.datad(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~54 .lut_mask = 16'h8000;
defparam \cpu|select_A|Q[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \cpu|select_A|Q[2]~57 (
// Equation(s):
// \cpu|select_A|Q[2]~57_combout  = (\cpu|select_A|Q[2]~53_combout ) # ((\cpu|select_A|Q[2]~54_combout ) # ((\cpu|select_A|Q[2]~56_combout  & \cpu|select_A|Q[0]~46_combout )))

	.dataa(\cpu|select_A|Q[2]~56_combout ),
	.datab(\cpu|select_A|Q[0]~46_combout ),
	.datac(\cpu|select_A|Q[2]~53_combout ),
	.datad(\cpu|select_A|Q[2]~54_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~57 .lut_mask = 16'hFFF8;
defparam \cpu|select_A|Q[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \cpu|comb_932|Add0~24 (
// Equation(s):
// \cpu|comb_932|Add0~24_combout  = (\cpu|ALU_S [2] & ((\cpu|ALU_S[1]~2_combout  & ((\cpu|select_B|Q[2]~22_combout ))) # (!\cpu|ALU_S[1]~2_combout  & (\cpu|select_A|Q[2]~56_combout )))) # (!\cpu|ALU_S [2] & (\cpu|select_A|Q[2]~56_combout ))

	.dataa(\cpu|select_A|Q[2]~56_combout ),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|select_B|Q[2]~22_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~24 .lut_mask = 16'hEA2A;
defparam \cpu|comb_932|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \cpu|comb_932|Add0~25 (
// Equation(s):
// \cpu|comb_932|Add0~25_combout  = (\cpu|comb_932|Add0~5_combout  & ((\cpu|comb_932|Add0~7_combout  & ((\cpu|comb_932|Add0~24_combout ))) # (!\cpu|comb_932|Add0~7_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|comb_932|Add0~5_combout ),
	.datab(\cpu|comb_932|Add0~7_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|comb_932|Add0~24_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~25 .lut_mask = 16'hA820;
defparam \cpu|comb_932|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \cpu|comb_932|Add0~23 (
// Equation(s):
// \cpu|comb_932|Add0~23_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & !\cpu|comb_932|Add0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|comb_932|Add0~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~23 .lut_mask = 16'h00F0;
defparam \cpu|comb_932|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \cpu|comb_932|Add0~26 (
// Equation(s):
// \cpu|comb_932|Add0~26_combout  = (\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Add6~4_combout )) # (!\cpu|ALU_S[3]~11_combout  & (((\cpu|comb_932|Add0~25_combout ) # (\cpu|comb_932|Add0~23_combout ))))

	.dataa(\cpu|comb_932|Add6~4_combout ),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|comb_932|Add0~25_combout ),
	.datad(\cpu|comb_932|Add0~23_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~26 .lut_mask = 16'hBBB8;
defparam \cpu|comb_932|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \cpu|comb_932|Mux9~4 (
// Equation(s):
// \cpu|comb_932|Mux9~4_combout  = ((\cpu|control_singal~69_combout ) # ((\cpu|control_singal~144_combout ) # (\cpu|control_singal~145_combout ))) # (!\cpu|comb_932|Mux9~19_combout )

	.dataa(\cpu|comb_932|Mux9~19_combout ),
	.datab(\cpu|control_singal~69_combout ),
	.datac(\cpu|control_singal~144_combout ),
	.datad(\cpu|control_singal~145_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~4 .lut_mask = 16'hFFFD;
defparam \cpu|comb_932|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \cpu|comb_932|Mux9~5 (
// Equation(s):
// \cpu|comb_932|Mux9~5_combout  = (\cpu|make_clock|Wx [1] & (((\cpu|ALU_S[4]~9_combout  & \cpu|comb_932|Mux9~4_combout )))) # (!\cpu|make_clock|Wx [1] & (\cpu|ALU_S [2]))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|ALU_S[4]~9_combout ),
	.datac(\cpu|comb_932|Mux9~4_combout ),
	.datad(\cpu|make_clock|Wx [1]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~5 .lut_mask = 16'hC0AA;
defparam \cpu|comb_932|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[0].unit|add|S~4 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[0].unit|add|S~4_combout  = \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~0_combout  $ (\cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0_combout  $ (((\cpu|select_B|Q[2]~23_combout  & 
// \cpu|select_A|Q[0]~68_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~0_combout ),
	.datab(\cpu|select_B|Q[2]~23_combout ),
	.datac(\cpu|select_A|Q[0]~68_combout ),
	.datad(\cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[0].unit|add|S~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[0].unit|add|S~4 .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[2].row|union[0].unit|add|S~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \cpu|comb_932|Mux14~1 (
// Equation(s):
// \cpu|comb_932|Mux14~1_combout  = (\cpu|select_A|Q[2]~57_combout  & ((\cpu|comb_932|Mux2~28_combout ) # ((\cpu|ALU_S[1]~2_combout  & \cpu|select_B|Q[2]~23_combout )))) # (!\cpu|select_A|Q[2]~57_combout  & (\cpu|comb_932|Mux2~28_combout  & 
// ((\cpu|select_B|Q[2]~23_combout ) # (!\cpu|ALU_S[1]~2_combout ))))

	.dataa(\cpu|select_A|Q[2]~57_combout ),
	.datab(\cpu|comb_932|Mux2~28_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|select_B|Q[2]~23_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux14~1 .lut_mask = 16'hEC8C;
defparam \cpu|comb_932|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \cpu|comb_932|Mux14~2 (
// Equation(s):
// \cpu|comb_932|Mux14~2_combout  = (\cpu|ALU_S[1]~2_combout  & (((\cpu|comb_932|Mux14~1_combout )))) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|Mux14~1_combout  & (\cpu|select_B|Q[3]~19_combout )) # (!\cpu|comb_932|Mux14~1_combout  & 
// ((\cpu|select_B|Q[1]~27_combout )))))

	.dataa(\cpu|ALU_S[1]~2_combout ),
	.datab(\cpu|select_B|Q[3]~19_combout ),
	.datac(\cpu|select_B|Q[1]~27_combout ),
	.datad(\cpu|comb_932|Mux14~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux14~2 .lut_mask = 16'hEE50;
defparam \cpu|comb_932|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \cpu|comb_932|Mux14~3 (
// Equation(s):
// \cpu|comb_932|Mux14~3_combout  = (\cpu|comb_932|Mux2~9_combout  & (((\cpu|comb_932|Mux2~8_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & ((\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux14~2_combout ))) # (!\cpu|comb_932|Mux2~8_combout  & 
// (\cpu|comb_932|comb_22|union[2].row|union[0].unit|add|S~4_combout ))))

	.dataa(\cpu|comb_932|Mux2~9_combout ),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[0].unit|add|S~4_combout ),
	.datac(\cpu|comb_932|Mux14~2_combout ),
	.datad(\cpu|comb_932|Mux2~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux14~3 .lut_mask = 16'hFA44;
defparam \cpu|comb_932|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \cpu|comb_932|Mux14~4 (
// Equation(s):
// \cpu|comb_932|Mux14~4_combout  = (\cpu|comb_932|Mux2~9_combout  & ((\cpu|comb_932|Mux14~3_combout  & (\cpu|select_A|Q[3]~52_combout )) # (!\cpu|comb_932|Mux14~3_combout  & ((\cpu|select_A|Q[1]~62_combout ))))) # (!\cpu|comb_932|Mux2~9_combout  & 
// (((\cpu|comb_932|Mux14~3_combout ))))

	.dataa(\cpu|comb_932|Mux2~9_combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|comb_932|Mux14~3_combout ),
	.datad(\cpu|select_A|Q[1]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux14~4 .lut_mask = 16'hDAD0;
defparam \cpu|comb_932|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \cpu|comb_932|Mux14~5 (
// Equation(s):
// \cpu|comb_932|Mux14~5_combout  = (\cpu|select_A|Q[2]~57_combout ) # (\cpu|ALU_S[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux14~5 .lut_mask = 16'hFFF0;
defparam \cpu|comb_932|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \cpu|comb_932|Mux14~6 (
// Equation(s):
// \cpu|comb_932|Mux14~6_combout  = (\cpu|comb_932|Mux2~10_combout  & ((\cpu|comb_932|Mux2~29_combout  & (\cpu|select_B|Q [10])) # (!\cpu|comb_932|Mux2~29_combout  & ((!\cpu|comb_932|Mux14~5_combout ))))) # (!\cpu|comb_932|Mux2~10_combout  & 
// (((!\cpu|comb_932|Mux2~29_combout ))))

	.dataa(\cpu|comb_932|Mux2~10_combout ),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|comb_932|Mux2~29_combout ),
	.datad(\cpu|comb_932|Mux14~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux14~6 .lut_mask = 16'h858F;
defparam \cpu|comb_932|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \cpu|comb_932|Mux14~7 (
// Equation(s):
// \cpu|comb_932|Mux14~7_combout  = (\cpu|comb_932|Mux2~27_combout  & (\cpu|comb_932|Mux14~6_combout )) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q[2]~23_combout  $ (((\cpu|select_A|Q[2]~57_combout ) # (!\cpu|comb_932|Mux14~6_combout )))))

	.dataa(\cpu|comb_932|Mux14~6_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|Mux2~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux14~7 .lut_mask = 16'hAA2D;
defparam \cpu|comb_932|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \cpu|comb_932|Mux14~8 (
// Equation(s):
// \cpu|comb_932|Mux14~8_combout  = (\cpu|comb_932|Mux9~5_combout  & ((\cpu|comb_932|Mux14~4_combout ) # ((\cpu|comb_932|Mux9~7_combout )))) # (!\cpu|comb_932|Mux9~5_combout  & (((!\cpu|comb_932|Mux9~7_combout  & \cpu|comb_932|Mux14~7_combout ))))

	.dataa(\cpu|comb_932|Mux9~5_combout ),
	.datab(\cpu|comb_932|Mux14~4_combout ),
	.datac(\cpu|comb_932|Mux9~7_combout ),
	.datad(\cpu|comb_932|Mux14~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux14~8 .lut_mask = 16'hADA8;
defparam \cpu|comb_932|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \cpu|comb_932|Mux14~9 (
// Equation(s):
// \cpu|comb_932|Mux14~9_combout  = (\cpu|comb_932|Mux9~7_combout  & ((\cpu|comb_932|Mux14~8_combout  & ((\cpu|comb_932|Add0~27_combout ))) # (!\cpu|comb_932|Mux14~8_combout  & (\cpu|select_B|Q[2]~23_combout )))) # (!\cpu|comb_932|Mux9~7_combout  & 
// (((\cpu|comb_932|Mux14~8_combout ))))

	.dataa(\cpu|select_B|Q[2]~23_combout ),
	.datab(\cpu|comb_932|Mux9~7_combout ),
	.datac(\cpu|comb_932|Add0~27_combout ),
	.datad(\cpu|comb_932|Mux14~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux14~9 .lut_mask = 16'hF388;
defparam \cpu|comb_932|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \cpu|comb_932|Mux14~0 (
// Equation(s):
// \cpu|comb_932|Mux14~0_combout  = (\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Mux2~7_combout  & ((\cpu|comb_932|Add6~4_combout ))) # (!\cpu|comb_932|Mux2~7_combout  & (\cpu|select_A|Q[2]~57_combout ))))

	.dataa(\cpu|comb_932|Mux2~6_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(\cpu|comb_932|Mux2~7_combout ),
	.datad(\cpu|comb_932|Add6~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux14~0 .lut_mask = 16'hA808;
defparam \cpu|comb_932|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \cpu|comb_932|Mux14~10 (
// Equation(s):
// \cpu|comb_932|Mux14~10_combout  = (\cpu|comb_932|Mux14~0_combout ) # ((!\cpu|comb_932|Mux2~6_combout  & \cpu|comb_932|Mux14~9_combout ))

	.dataa(\cpu|comb_932|Mux2~6_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|Mux14~9_combout ),
	.datad(\cpu|comb_932|Mux14~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux14~10 .lut_mask = 16'hFF50;
defparam \cpu|comb_932|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \cpu|comb_932|F[2] (
// Equation(s):
// \cpu|comb_932|F [2] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [2]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux14~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux14~10_combout ),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [2]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[2] .lut_mask = 16'hFC0C;
defparam \cpu|comb_932|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \cpu|IR|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \cpu|CPR[1]~0 (
// Equation(s):
// \cpu|CPR[1]~0_combout  = (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|CPR[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[1]~0 .lut_mask = 16'h0030;
defparam \cpu|CPR[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \cpu|select_control_RB[1]~19 (
// Equation(s):
// \cpu|select_control_RB[1]~19_combout  = (\cpu|control_select_control_RB2 [1] & (((\cpu|CPR[1]~0_combout  & !\cpu|control_select_control_RB2 [0])))) # (!\cpu|control_select_control_RB2 [1] & (\cpu|select_control_RB[1]~18_combout ))

	.dataa(\cpu|select_control_RB[1]~18_combout ),
	.datab(\cpu|CPR[1]~0_combout ),
	.datac(\cpu|control_select_control_RB2 [0]),
	.datad(\cpu|control_select_control_RB2 [1]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~19 .lut_mask = 16'h0CAA;
defparam \cpu|select_control_RB[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \cpu|select_RB|Q[5]~43 (
// Equation(s):
// \cpu|select_RB|Q[5]~43_combout  = (\cpu|select_control_RB[7]~23_combout  & ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RB[1]~19_combout  & \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RB[7]~23_combout  & (((\cpu|select_control_RB[1]~19_combout  & \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RB[7]~23_combout ),
	.datab(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RB[1]~19_combout ),
	.datad(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[5]~43 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \cpu|select_RB|Q[5]~41 (
// Equation(s):
// \cpu|select_RB|Q[5]~41_combout  = (\cpu|select_control_RB[4]~14_combout  & ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[5]~10_combout )))) # 
// (!\cpu|select_control_RB[4]~14_combout  & (\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[5]~10_combout ))))

	.dataa(\cpu|select_control_RB[4]~14_combout ),
	.datab(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[5]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[5]~41 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \cpu|select_RB|Q~42 (
// Equation(s):
// \cpu|select_RB|Q~42_combout  = (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~42 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \cpu|select_RB|Q[5]~40 (
// Equation(s):
// \cpu|select_RB|Q[5]~40_combout  = (\cpu|select_control_RB[2]~5_combout  & ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RB[3]~3_combout  & \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RB[2]~5_combout  & (\cpu|select_control_RB[3]~3_combout  & (\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RB[2]~5_combout ),
	.datab(\cpu|select_control_RB[3]~3_combout ),
	.datac(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[5]~40 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \cpu|select_RB|Q[5] (
// Equation(s):
// \cpu|select_RB|Q [5] = (\cpu|select_RB|Q[5]~43_combout ) # ((\cpu|select_RB|Q[5]~41_combout ) # ((\cpu|select_RB|Q~42_combout ) # (\cpu|select_RB|Q[5]~40_combout )))

	.dataa(\cpu|select_RB|Q[5]~43_combout ),
	.datab(\cpu|select_RB|Q[5]~41_combout ),
	.datac(\cpu|select_RB|Q~42_combout ),
	.datad(\cpu|select_RB|Q[5]~40_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [5]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[5] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \cpu|select_A|Q[5]~38 (
// Equation(s):
// \cpu|select_A|Q[5]~38_combout  = (\cpu|select_control_A [2] & (((\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )))) # (!\cpu|select_control_A [2] & (\cpu|select_RB|Q [5] & ((\cpu|select_control_A[0]~10_combout ))))

	.dataa(\cpu|select_RB|Q [5]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~38 .lut_mask = 16'hE2C0;
defparam \cpu|select_A|Q[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \cpu|select_A|Q[5]~39 (
// Equation(s):
// \cpu|select_A|Q[5]~39_combout  = (\cpu|select_control_A [1] & (\cpu|select_A|three_two_translator|15~3_combout  & ((\cpu|select_RA|Q[5]~54_combout )))) # (!\cpu|select_control_A [1] & ((\cpu|select_A|Q[5]~38_combout ) # 
// ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RA|Q[5]~54_combout ))))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|select_A|Q[5]~38_combout ),
	.datad(\cpu|select_RA|Q[5]~54_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~39 .lut_mask = 16'hDC50;
defparam \cpu|select_A|Q[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \cpu|PC|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \cpu|select_A|Q[5]~37 (
// Equation(s):
// \cpu|select_A|Q[5]~37_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_control_A [2] & (\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q )) # (!\cpu|select_control_A [2] & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [5])))))

	.dataa(\cpu|select_A|three_two_translator|15~1_combout ),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~37 .lut_mask = 16'hA280;
defparam \cpu|select_A|Q[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \cpu|select_A|Q[5]~40 (
// Equation(s):
// \cpu|select_A|Q[5]~40_combout  = (\cpu|select_A|Q[5]~39_combout ) # ((\cpu|select_A|Q[5]~37_combout ) # ((\cpu|select_A|three_two_translator|15~2_combout  & \cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_A|Q[5]~39_combout ),
	.datab(\cpu|select_A|three_two_translator|15~2_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_A|Q[5]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~40 .lut_mask = 16'hFFEA;
defparam \cpu|select_A|Q[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \cpu|comb_932|Mux11~1 (
// Equation(s):
// \cpu|comb_932|Mux11~1_combout  = (\cpu|comb_932|Mux2~28_combout  & ((\cpu|select_A|Q[5]~40_combout ) # ((\cpu|select_B|Q[5]~12_combout ) # (!\cpu|ALU_S[1]~2_combout )))) # (!\cpu|comb_932|Mux2~28_combout  & (\cpu|select_A|Q[5]~40_combout  & 
// (\cpu|select_B|Q[5]~12_combout  & \cpu|ALU_S[1]~2_combout )))

	.dataa(\cpu|comb_932|Mux2~28_combout ),
	.datab(\cpu|select_A|Q[5]~40_combout ),
	.datac(\cpu|select_B|Q[5]~12_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux11~1 .lut_mask = 16'hE8AA;
defparam \cpu|comb_932|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \cpu|comb_932|Mux11~2 (
// Equation(s):
// \cpu|comb_932|Mux11~2_combout  = (\cpu|comb_932|Mux11~1_combout  & ((\cpu|ALU_S[1]~2_combout ) # ((\cpu|select_B|Q[6]~10_combout )))) # (!\cpu|comb_932|Mux11~1_combout  & (!\cpu|ALU_S[1]~2_combout  & (\cpu|select_B|Q[4]~16_combout )))

	.dataa(\cpu|comb_932|Mux11~1_combout ),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|select_B|Q[4]~16_combout ),
	.datad(\cpu|select_B|Q[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux11~2 .lut_mask = 16'hBA98;
defparam \cpu|comb_932|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[0].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~0_combout  $ 
// (\cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S~combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[0].unit|add|S~0 .lut_mask = 16'hC33C;
defparam \cpu|comb_932|comb_22|union[5].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \cpu|comb_932|Mux11~3 (
// Equation(s):
// \cpu|comb_932|Mux11~3_combout  = (\cpu|comb_932|Mux2~9_combout  & ((\cpu|select_A|Q[4]~47_combout ) # ((\cpu|comb_932|Mux2~8_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & (((!\cpu|comb_932|Mux2~8_combout  & 
// \cpu|comb_932|comb_22|union[5].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_932|Mux2~9_combout ),
	.datab(\cpu|select_A|Q[4]~47_combout ),
	.datac(\cpu|comb_932|Mux2~8_combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux11~3 .lut_mask = 16'hADA8;
defparam \cpu|comb_932|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \cpu|comb_932|Mux11~4 (
// Equation(s):
// \cpu|comb_932|Mux11~4_combout  = (\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux11~3_combout  & ((\cpu|select_A|Q[6]~36_combout ))) # (!\cpu|comb_932|Mux11~3_combout  & (\cpu|comb_932|Mux11~2_combout )))) # (!\cpu|comb_932|Mux2~8_combout  & 
// (((\cpu|comb_932|Mux11~3_combout ))))

	.dataa(\cpu|comb_932|Mux2~8_combout ),
	.datab(\cpu|comb_932|Mux11~2_combout ),
	.datac(\cpu|select_A|Q[6]~36_combout ),
	.datad(\cpu|comb_932|Mux11~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux11~4 .lut_mask = 16'hF588;
defparam \cpu|comb_932|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \cpu|comb_932|Mux11~5 (
// Equation(s):
// \cpu|comb_932|Mux11~5_combout  = (\cpu|ALU_S[1]~2_combout ) # (\cpu|select_A|Q[5]~40_combout )

	.dataa(\cpu|ALU_S[1]~2_combout ),
	.datab(gnd),
	.datac(\cpu|select_A|Q[5]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux11~5 .lut_mask = 16'hFAFA;
defparam \cpu|comb_932|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \cpu|comb_932|Mux11~6 (
// Equation(s):
// \cpu|comb_932|Mux11~6_combout  = (\cpu|comb_932|Mux2~10_combout  & ((\cpu|comb_932|Mux2~29_combout  & (\cpu|select_B|Q [13])) # (!\cpu|comb_932|Mux2~29_combout  & ((!\cpu|comb_932|Mux11~5_combout ))))) # (!\cpu|comb_932|Mux2~10_combout  & 
// (((!\cpu|comb_932|Mux2~29_combout ))))

	.dataa(\cpu|comb_932|Mux2~10_combout ),
	.datab(\cpu|select_B|Q [13]),
	.datac(\cpu|comb_932|Mux2~29_combout ),
	.datad(\cpu|comb_932|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux11~6 .lut_mask = 16'h858F;
defparam \cpu|comb_932|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \cpu|comb_932|Mux11~7 (
// Equation(s):
// \cpu|comb_932|Mux11~7_combout  = (\cpu|comb_932|Mux2~27_combout  & (((\cpu|comb_932|Mux11~6_combout )))) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q[5]~12_combout  $ (((\cpu|select_A|Q[5]~40_combout ) # (!\cpu|comb_932|Mux11~6_combout )))))

	.dataa(\cpu|select_A|Q[5]~40_combout ),
	.datab(\cpu|select_B|Q[5]~12_combout ),
	.datac(\cpu|comb_932|Mux11~6_combout ),
	.datad(\cpu|comb_932|Mux2~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux11~7 .lut_mask = 16'hF063;
defparam \cpu|comb_932|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \cpu|comb_932|Mux11~8 (
// Equation(s):
// \cpu|comb_932|Mux11~8_combout  = (\cpu|comb_932|Mux9~7_combout  & ((\cpu|select_B|Q[5]~12_combout ) # ((\cpu|comb_932|Mux9~5_combout )))) # (!\cpu|comb_932|Mux9~7_combout  & (((\cpu|comb_932|Mux11~7_combout  & !\cpu|comb_932|Mux9~5_combout ))))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|comb_932|Mux9~7_combout ),
	.datac(\cpu|comb_932|Mux11~7_combout ),
	.datad(\cpu|comb_932|Mux9~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux11~8 .lut_mask = 16'hCCB8;
defparam \cpu|comb_932|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \cpu|comb_932|Mux11~9 (
// Equation(s):
// \cpu|comb_932|Mux11~9_combout  = (\cpu|comb_932|Mux11~8_combout  & (((\cpu|comb_932|Add0~46_combout ) # (!\cpu|comb_932|Mux9~5_combout )))) # (!\cpu|comb_932|Mux11~8_combout  & (\cpu|comb_932|Mux11~4_combout  & ((\cpu|comb_932|Mux9~5_combout ))))

	.dataa(\cpu|comb_932|Mux11~4_combout ),
	.datab(\cpu|comb_932|Mux11~8_combout ),
	.datac(\cpu|comb_932|Add0~46_combout ),
	.datad(\cpu|comb_932|Mux9~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux11~9 .lut_mask = 16'hE2CC;
defparam \cpu|comb_932|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \cpu|comb_932|Mux11~0 (
// Equation(s):
// \cpu|comb_932|Mux11~0_combout  = (\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Mux2~7_combout  & (\cpu|comb_932|Add6~10_combout )) # (!\cpu|comb_932|Mux2~7_combout  & ((\cpu|select_A|Q[5]~40_combout )))))

	.dataa(\cpu|comb_932|Mux2~7_combout ),
	.datab(\cpu|comb_932|Add6~10_combout ),
	.datac(\cpu|select_A|Q[5]~40_combout ),
	.datad(\cpu|comb_932|Mux2~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux11~0 .lut_mask = 16'hD800;
defparam \cpu|comb_932|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \cpu|comb_932|Mux11~10 (
// Equation(s):
// \cpu|comb_932|Mux11~10_combout  = (\cpu|comb_932|Mux11~0_combout ) # ((!\cpu|comb_932|Mux2~6_combout  & \cpu|comb_932|Mux11~9_combout ))

	.dataa(\cpu|comb_932|Mux2~6_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|Mux11~9_combout ),
	.datad(\cpu|comb_932|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux11~10 .lut_mask = 16'hFF50;
defparam \cpu|comb_932|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \cpu|comb_932|F[5] (
// Equation(s):
// \cpu|comb_932|F [5] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [5]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux11~10_combout ))

	.dataa(\cpu|comb_932|Mux11~10_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [5]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [5]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[5] .lut_mask = 16'hFA0A;
defparam \cpu|comb_932|F[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \cpu|IR|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \cpu|select_control_RB[5]~9 (
// Equation(s):
// \cpu|select_control_RB[5]~9_combout  = (\cpu|control_select_control_RB2 [0] & (((\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA~12_combout )))) # (!\cpu|control_select_control_RB2 [0] & (\cpu|select_control_RB[5]~8_combout ))

	.dataa(\cpu|select_control_RB[5]~8_combout ),
	.datab(\cpu|control_select_control_RB2 [0]),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA~12_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~9 .lut_mask = 16'hE222;
defparam \cpu|select_control_RB[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \cpu|select_control_RB[5]~7 (
// Equation(s):
// \cpu|select_control_RB[5]~7_combout  = (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~7 .lut_mask = 16'h3300;
defparam \cpu|select_control_RB[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \cpu|select_control_RB[5]~10 (
// Equation(s):
// \cpu|select_control_RB[5]~10_combout  = (\cpu|select_control_RB[5]~9_combout  & (((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[5]~7_combout )) # (!\cpu|control_select_control_RB2 [1]))) # (!\cpu|select_control_RB[5]~9_combout  & 
// (\cpu|select_control_RB[4]~6_combout  & ((\cpu|select_control_RB[5]~7_combout ))))

	.dataa(\cpu|select_control_RB[5]~9_combout ),
	.datab(\cpu|select_control_RB[4]~6_combout ),
	.datac(\cpu|control_select_control_RB2 [1]),
	.datad(\cpu|select_control_RB[5]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~10 .lut_mask = 16'hCE0A;
defparam \cpu|select_control_RB[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \cpu|select_RB|Q[0]~61 (
// Equation(s):
// \cpu|select_RB|Q[0]~61_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[5]~10_combout ) # ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[4]~14_combout )))) # 
// (!\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[4]~14_combout ))))

	.dataa(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[5]~10_combout ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[0]~61 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \cpu|select_RB|Q~62 (
// Equation(s):
// \cpu|select_RB|Q~62_combout  = (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[6]~17_combout  & \cpu|select_control_RB[4]~6_combout ))))

	.dataa(\cpu|select_control_RB[6]~16_combout ),
	.datab(\cpu|select_control_RB[6]~17_combout ),
	.datac(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[4]~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~62 .lut_mask = 16'hE0A0;
defparam \cpu|select_RB|Q~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \cpu|select_RB|Q[0]~63 (
// Equation(s):
// \cpu|select_RB|Q[0]~63_combout  = (\cpu|select_control_RB[1]~19_combout  & ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[7]~23_combout )))) # 
// (!\cpu|select_control_RB[1]~19_combout  & (((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[7]~23_combout ))))

	.dataa(\cpu|select_control_RB[1]~19_combout ),
	.datab(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[7]~23_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[0]~63 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \cpu|select_RB|Q[0]~60 (
// Equation(s):
// \cpu|select_RB|Q[0]~60_combout  = (\cpu|select_control_RB[3]~3_combout  & ((\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RB[2]~5_combout  & \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RB[3]~3_combout  & (\cpu|select_control_RB[2]~5_combout  & (\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RB[3]~3_combout ),
	.datab(\cpu|select_control_RB[2]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[0]~60 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \cpu|select_RB|Q[0] (
// Equation(s):
// \cpu|select_RB|Q [0] = (\cpu|select_RB|Q[0]~61_combout ) # ((\cpu|select_RB|Q~62_combout ) # ((\cpu|select_RB|Q[0]~63_combout ) # (\cpu|select_RB|Q[0]~60_combout )))

	.dataa(\cpu|select_RB|Q[0]~61_combout ),
	.datab(\cpu|select_RB|Q~62_combout ),
	.datac(\cpu|select_RB|Q[0]~63_combout ),
	.datad(\cpu|select_RB|Q[0]~60_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [0]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[0] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \cpu|select_RA|Q[0]~79 (
// Equation(s):
// \cpu|select_RA|Q[0]~79_combout  = (\cpu|select_RA|Q[0]~76_combout ) # ((\cpu|select_RA|Q[0]~78_combout ) # ((\cpu|select_RA|Q[0]~75_combout ) # (\cpu|select_RA|Q~77_combout )))

	.dataa(\cpu|select_RA|Q[0]~76_combout ),
	.datab(\cpu|select_RA|Q[0]~78_combout ),
	.datac(\cpu|select_RA|Q[0]~75_combout ),
	.datad(\cpu|select_RA|Q~77_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[0]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[0]~79 .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[0]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \cpu|select_B|Q[0]~30 (
// Equation(s):
// \cpu|select_B|Q[0]~30_combout  = (\cpu|select_control_B[0]~23_combout  & ((\cpu|make_clock|Wx [1] & (\cpu|select_RB|Q [0])) # (!\cpu|make_clock|Wx [1] & ((\cpu|select_RA|Q[0]~79_combout ))))) # (!\cpu|select_control_B[0]~23_combout  & 
// (((\cpu|select_RA|Q[0]~79_combout ))))

	.dataa(\cpu|select_control_B[0]~23_combout ),
	.datab(\cpu|select_RB|Q [0]),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|select_RA|Q[0]~79_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~30 .lut_mask = 16'hDF80;
defparam \cpu|select_B|Q[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \cpu|select_B|Q[0]~28 (
// Equation(s):
// \cpu|select_B|Q[0]~28_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_B[2]~16_combout ) # ((\cpu|select_control_B[1]~14_combout  & \cpu|make_clock|Wx [1]))))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_B[1]~14_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|select_control_B[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~28 .lut_mask = 16'hAA80;
defparam \cpu|select_B|Q[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \cpu|select_B|Q[0]~29 (
// Equation(s):
// \cpu|select_B|Q[0]~29_combout  = (!\cpu|select_B|Q[4]~14_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_B|three_two_translator|15~4_combout ))

	.dataa(gnd),
	.datab(\cpu|select_B|Q[4]~14_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|three_two_translator|15~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~29 .lut_mask = 16'h3000;
defparam \cpu|select_B|Q[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \cpu|select_B|Q[0]~31 (
// Equation(s):
// \cpu|select_B|Q[0]~31_combout  = (\cpu|select_B|Q[0]~28_combout ) # ((\cpu|select_B|Q[0]~29_combout ) # ((\cpu|select_B|Q[0]~30_combout  & \cpu|select_B|Q[2]~32_combout )))

	.dataa(\cpu|select_B|Q[0]~30_combout ),
	.datab(\cpu|select_B|Q[2]~32_combout ),
	.datac(\cpu|select_B|Q[0]~28_combout ),
	.datad(\cpu|select_B|Q[0]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~31 .lut_mask = 16'hFFF8;
defparam \cpu|select_B|Q[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \cpu|comb_932|Mux16~13 (
// Equation(s):
// \cpu|comb_932|Mux16~13_combout  = (\cpu|select_B|Q[0]~31_combout  & !\cpu|ALU_S [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_B|Q[0]~31_combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~13 .lut_mask = 16'h00F0;
defparam \cpu|comb_932|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \cpu|select_RA|Q[15]~1 (
// Equation(s):
// \cpu|select_RA|Q[15]~1_combout  = (\cpu|select_control_RA[1]~28_combout  & ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RA[2]~33_combout  & \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RA[1]~28_combout  & (\cpu|select_control_RA[2]~33_combout  & ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RA[1]~28_combout ),
	.datab(\cpu|select_control_RA[2]~33_combout ),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[15]~1 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N11
dffeas \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneive_lcell_comb \cpu|select_RA|Q[15]~3 (
// Equation(s):
// \cpu|select_RA|Q[15]~3_combout  = (\cpu|select_control_RA[6]~41_combout  & ((\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RA[7]~39_combout  & \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RA[6]~41_combout  & (\cpu|select_control_RA[7]~39_combout  & (\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RA[6]~41_combout ),
	.datab(\cpu|select_control_RA[7]~39_combout ),
	.datac(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[15]~3 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \cpu|select_RA|Q~2 (
// Equation(s):
// \cpu|select_RA|Q~2_combout  = (\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA~34_combout ) # ((\cpu|select_control_RA~45_combout ) # (\cpu|select_control_RA~35_combout ))))

	.dataa(\cpu|select_control_RA~34_combout ),
	.datab(\cpu|select_control_RA~45_combout ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA~35_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~2 .lut_mask = 16'hF0E0;
defparam \cpu|select_RA|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \cpu|select_RA|Q[15]~0 (
// Equation(s):
// \cpu|select_RA|Q[15]~0_combout  = (\cpu|select_control_RA[4]~25_combout  & ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RA[5]~22_combout  & \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RA[4]~25_combout  & (\cpu|select_control_RA[5]~22_combout  & (\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RA[4]~25_combout ),
	.datab(\cpu|select_control_RA[5]~22_combout ),
	.datac(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[15]~0 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \cpu|select_RA|Q[15]~4 (
// Equation(s):
// \cpu|select_RA|Q[15]~4_combout  = (\cpu|select_RA|Q[15]~1_combout ) # ((\cpu|select_RA|Q[15]~3_combout ) # ((\cpu|select_RA|Q~2_combout ) # (\cpu|select_RA|Q[15]~0_combout )))

	.dataa(\cpu|select_RA|Q[15]~1_combout ),
	.datab(\cpu|select_RA|Q[15]~3_combout ),
	.datac(\cpu|select_RA|Q~2_combout ),
	.datad(\cpu|select_RA|Q[15]~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[15]~4 .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \cpu|select_RB|Q[15]~1 (
// Equation(s):
// \cpu|select_RB|Q[15]~1_combout  = (\cpu|select_control_RB[4]~14_combout  & ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[5]~10_combout  & \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[4]~14_combout  & (\cpu|select_control_RB[5]~10_combout  & ((\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RB[4]~14_combout ),
	.datab(\cpu|select_control_RB[5]~10_combout ),
	.datac(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15]~1 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \cpu|select_RB|Q~2 (
// Equation(s):
// \cpu|select_RB|Q~2_combout  = (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~2 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \cpu|select_RB|Q[15]~0 (
// Equation(s):
// \cpu|select_RB|Q[15]~0_combout  = (\cpu|select_control_RB[3]~3_combout  & ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[2]~5_combout )))) # 
// (!\cpu|select_control_RB[3]~3_combout  & (((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[2]~5_combout ))))

	.dataa(\cpu|select_control_RB[3]~3_combout ),
	.datab(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15]~0 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \cpu|select_RB|Q[15]~3 (
// Equation(s):
// \cpu|select_RB|Q[15]~3_combout  = (\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[1]~19_combout ) # ((\cpu|select_control_RB[7]~23_combout  & \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RB[7]~23_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RB[7]~23_combout ),
	.datac(\cpu|select_control_RB[1]~19_combout ),
	.datad(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15]~3 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \cpu|select_RB|Q[15] (
// Equation(s):
// \cpu|select_RB|Q [15] = (\cpu|select_RB|Q[15]~1_combout ) # ((\cpu|select_RB|Q~2_combout ) # ((\cpu|select_RB|Q[15]~0_combout ) # (\cpu|select_RB|Q[15]~3_combout )))

	.dataa(\cpu|select_RB|Q[15]~1_combout ),
	.datab(\cpu|select_RB|Q~2_combout ),
	.datac(\cpu|select_RB|Q[15]~0_combout ),
	.datad(\cpu|select_RB|Q[15]~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [15]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \cpu|select_B|Q[15]~2 (
// Equation(s):
// \cpu|select_B|Q[15]~2_combout  = (\cpu|select_RA|Q[15]~4_combout  & (!\cpu|select_B|three_two_translator|15~7_combout  & ((!\cpu|select_B|three_two_translator|15~6_combout ) # (!\cpu|select_RB|Q [15])))) # (!\cpu|select_RA|Q[15]~4_combout  & 
// (((!\cpu|select_B|three_two_translator|15~6_combout )) # (!\cpu|select_RB|Q [15])))

	.dataa(\cpu|select_RA|Q[15]~4_combout ),
	.datab(\cpu|select_RB|Q [15]),
	.datac(\cpu|select_B|three_two_translator|15~7_combout ),
	.datad(\cpu|select_B|three_two_translator|15~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[15]~2 .lut_mask = 16'h135F;
defparam \cpu|select_B|Q[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \cpu|select_A|Q[15]~4 (
// Equation(s):
// \cpu|select_A|Q[15]~4_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_control_A [2] & (\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q )) # (!\cpu|select_control_A [2] & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [15])))))

	.dataa(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_A|three_two_translator|15~1_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[15]~4 .lut_mask = 16'hB080;
defparam \cpu|select_A|Q[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \cpu|PC|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \cpu|select_A|Q[15]~5 (
// Equation(s):
// \cpu|select_A|Q[15]~5_combout  = (\cpu|select_RA|Q[15]~4_combout  & ((\cpu|select_A|three_two_translator|15~3_combout ) # ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_A|three_two_translator|15~2_combout )))) # 
// (!\cpu|select_RA|Q[15]~4_combout  & (((\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_A|three_two_translator|15~2_combout ))))

	.dataa(\cpu|select_RA|Q[15]~4_combout ),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_A|three_two_translator|15~2_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[15]~5 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \cpu|select_A|Q[15]~6 (
// Equation(s):
// \cpu|select_A|Q[15]~6_combout  = (\cpu|select_A|Q[15]~4_combout ) # ((\cpu|select_A|Q[15]~5_combout ) # ((\cpu|select_RB|Q [15] & \cpu|select_A|three_two_translator|15~0_combout )))

	.dataa(\cpu|select_A|Q[15]~4_combout ),
	.datab(\cpu|select_RB|Q [15]),
	.datac(\cpu|select_A|Q[15]~5_combout ),
	.datad(\cpu|select_A|three_two_translator|15~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[15]~6 .lut_mask = 16'hFEFA;
defparam \cpu|select_A|Q[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \cpu|select_RB|Q[14]~7 (
// Equation(s):
// \cpu|select_RB|Q[14]~7_combout  = (\cpu|select_control_RB[7]~23_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RB[1]~19_combout  & \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RB[7]~23_combout  & (\cpu|select_control_RB[1]~19_combout  & (\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RB[7]~23_combout ),
	.datab(\cpu|select_control_RB[1]~19_combout ),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14]~7 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N1
dffeas \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \cpu|select_RB|Q~6 (
// Equation(s):
// \cpu|select_RB|Q~6_combout  = (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~6 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \cpu|select_RB|Q[14]~4 (
// Equation(s):
// \cpu|select_RB|Q[14]~4_combout  = (\cpu|select_control_RB[3]~3_combout  & ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RB[2]~5_combout  & \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RB[3]~3_combout  & (\cpu|select_control_RB[2]~5_combout  & ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RB[3]~3_combout ),
	.datab(\cpu|select_control_RB[2]~5_combout ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14]~4 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N1
dffeas \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \cpu|select_RB|Q[14]~5 (
// Equation(s):
// \cpu|select_RB|Q[14]~5_combout  = (\cpu|select_control_RB[5]~10_combout  & ((\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[4]~14_combout )))) # 
// (!\cpu|select_control_RB[5]~10_combout  & (\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[4]~14_combout ))))

	.dataa(\cpu|select_control_RB[5]~10_combout ),
	.datab(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14]~5 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \cpu|select_RB|Q[14] (
// Equation(s):
// \cpu|select_RB|Q [14] = (\cpu|select_RB|Q[14]~7_combout ) # ((\cpu|select_RB|Q~6_combout ) # ((\cpu|select_RB|Q[14]~4_combout ) # (\cpu|select_RB|Q[14]~5_combout )))

	.dataa(\cpu|select_RB|Q[14]~7_combout ),
	.datab(\cpu|select_RB|Q~6_combout ),
	.datac(\cpu|select_RB|Q[14]~4_combout ),
	.datad(\cpu|select_RB|Q[14]~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [14]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \cpu|select_RA|Q[14]~5 (
// Equation(s):
// \cpu|select_RA|Q[14]~5_combout  = (\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[5]~22_combout ) # ((\cpu|select_control_RA[4]~25_combout  & \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RA[4]~25_combout  & (\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[4]~25_combout ),
	.datac(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14]~5 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneive_lcell_comb \cpu|select_RA|Q~7 (
// Equation(s):
// \cpu|select_RA|Q~7_combout  = (\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA~35_combout ) # ((\cpu|select_control_RA~34_combout ) # (\cpu|select_control_RA~45_combout ))))

	.dataa(\cpu|select_control_RA~35_combout ),
	.datab(\cpu|select_control_RA~34_combout ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA~45_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~7 .lut_mask = 16'hF0E0;
defparam \cpu|select_RA|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \cpu|select_RA|Q[14]~8 (
// Equation(s):
// \cpu|select_RA|Q[14]~8_combout  = (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[6]~41_combout ) # ((\cpu|select_control_RA[7]~39_combout  & \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RA[7]~39_combout  & (\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[7]~39_combout ),
	.datac(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[6]~41_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14]~8 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \cpu|select_RA|Q[14]~6 (
// Equation(s):
// \cpu|select_RA|Q[14]~6_combout  = (\cpu|select_control_RA[1]~28_combout  & ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RA[2]~33_combout  & \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RA[1]~28_combout  & (\cpu|select_control_RA[2]~33_combout  & (\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RA[1]~28_combout ),
	.datab(\cpu|select_control_RA[2]~33_combout ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14]~6 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneive_lcell_comb \cpu|select_RA|Q[14]~9 (
// Equation(s):
// \cpu|select_RA|Q[14]~9_combout  = (\cpu|select_RA|Q[14]~5_combout ) # ((\cpu|select_RA|Q~7_combout ) # ((\cpu|select_RA|Q[14]~8_combout ) # (\cpu|select_RA|Q[14]~6_combout )))

	.dataa(\cpu|select_RA|Q[14]~5_combout ),
	.datab(\cpu|select_RA|Q~7_combout ),
	.datac(\cpu|select_RA|Q[14]~8_combout ),
	.datad(\cpu|select_RA|Q[14]~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14]~9 .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \cpu|select_B|Q[14] (
// Equation(s):
// \cpu|select_B|Q [14] = (\cpu|select_RB|Q [14] & ((\cpu|select_B|three_two_translator|15~6_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[14]~9_combout )))) # (!\cpu|select_RB|Q [14] & 
// (\cpu|select_B|three_two_translator|15~7_combout  & (\cpu|select_RA|Q[14]~9_combout )))

	.dataa(\cpu|select_RB|Q [14]),
	.datab(\cpu|select_B|three_two_translator|15~7_combout ),
	.datac(\cpu|select_RA|Q[14]~9_combout ),
	.datad(\cpu|select_B|three_two_translator|15~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q [14]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[14] .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \cpu|select_A|Q[14]~7 (
// Equation(s):
// \cpu|select_A|Q[14]~7_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_control_A [2] & ((\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ))) # (!\cpu|select_control_A [2] & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [14]))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_A|three_two_translator|15~1_combout ),
	.datad(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[14]~7 .lut_mask = 16'hE020;
defparam \cpu|select_A|Q[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \cpu|PC|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \cpu|select_A|Q[14]~8 (
// Equation(s):
// \cpu|select_A|Q[14]~8_combout  = (\cpu|select_A|three_two_translator|15~2_combout  & ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_RA|Q[14]~9_combout  & \cpu|select_A|three_two_translator|15~3_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~2_combout  & (\cpu|select_RA|Q[14]~9_combout  & ((\cpu|select_A|three_two_translator|15~3_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~2_combout ),
	.datab(\cpu|select_RA|Q[14]~9_combout ),
	.datac(\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[14]~8 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \cpu|select_A|Q[14]~9 (
// Equation(s):
// \cpu|select_A|Q[14]~9_combout  = (\cpu|select_A|Q[14]~7_combout ) # ((\cpu|select_A|Q[14]~8_combout ) # ((\cpu|select_RB|Q [14] & \cpu|select_A|three_two_translator|15~0_combout )))

	.dataa(\cpu|select_RB|Q [14]),
	.datab(\cpu|select_A|Q[14]~7_combout ),
	.datac(\cpu|select_A|Q[14]~8_combout ),
	.datad(\cpu|select_A|three_two_translator|15~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[14]~9 .lut_mask = 16'hFEFC;
defparam \cpu|select_A|Q[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \cpu|comb_932|LessThan2~1 (
// Equation(s):
// \cpu|comb_932|LessThan2~1_cout  = CARRY((!\cpu|select_B|Q[0]~31_combout  & \cpu|select_A|Q[0]~68_combout ))

	.dataa(\cpu|select_B|Q[0]~31_combout ),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~1_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~1 .lut_mask = 16'h0044;
defparam \cpu|comb_932|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \cpu|comb_932|LessThan2~3 (
// Equation(s):
// \cpu|comb_932|LessThan2~3_cout  = CARRY((\cpu|select_A|Q[1]~62_combout  & (\cpu|select_B|Q[1]~27_combout  & !\cpu|comb_932|LessThan2~1_cout )) # (!\cpu|select_A|Q[1]~62_combout  & ((\cpu|select_B|Q[1]~27_combout ) # (!\cpu|comb_932|LessThan2~1_cout ))))

	.dataa(\cpu|select_A|Q[1]~62_combout ),
	.datab(\cpu|select_B|Q[1]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~1_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~3_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~3 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \cpu|comb_932|LessThan2~5 (
// Equation(s):
// \cpu|comb_932|LessThan2~5_cout  = CARRY((\cpu|select_B|Q[2]~23_combout  & (\cpu|select_A|Q[2]~57_combout  & !\cpu|comb_932|LessThan2~3_cout )) # (!\cpu|select_B|Q[2]~23_combout  & ((\cpu|select_A|Q[2]~57_combout ) # (!\cpu|comb_932|LessThan2~3_cout ))))

	.dataa(\cpu|select_B|Q[2]~23_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~3_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~5_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~5 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \cpu|comb_932|LessThan2~7 (
// Equation(s):
// \cpu|comb_932|LessThan2~7_cout  = CARRY((\cpu|select_A|Q[3]~52_combout  & (\cpu|select_B|Q[3]~19_combout  & !\cpu|comb_932|LessThan2~5_cout )) # (!\cpu|select_A|Q[3]~52_combout  & ((\cpu|select_B|Q[3]~19_combout ) # (!\cpu|comb_932|LessThan2~5_cout ))))

	.dataa(\cpu|select_A|Q[3]~52_combout ),
	.datab(\cpu|select_B|Q[3]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~5_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~7_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~7 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \cpu|comb_932|LessThan2~9 (
// Equation(s):
// \cpu|comb_932|LessThan2~9_cout  = CARRY((\cpu|select_B|Q[4]~16_combout  & (\cpu|select_A|Q[4]~47_combout  & !\cpu|comb_932|LessThan2~7_cout )) # (!\cpu|select_B|Q[4]~16_combout  & ((\cpu|select_A|Q[4]~47_combout ) # (!\cpu|comb_932|LessThan2~7_cout ))))

	.dataa(\cpu|select_B|Q[4]~16_combout ),
	.datab(\cpu|select_A|Q[4]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~7_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~9_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~9 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \cpu|comb_932|LessThan2~11 (
// Equation(s):
// \cpu|comb_932|LessThan2~11_cout  = CARRY((\cpu|select_B|Q[5]~12_combout  & ((!\cpu|comb_932|LessThan2~9_cout ) # (!\cpu|select_A|Q[5]~40_combout ))) # (!\cpu|select_B|Q[5]~12_combout  & (!\cpu|select_A|Q[5]~40_combout  & !\cpu|comb_932|LessThan2~9_cout 
// )))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|select_A|Q[5]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~9_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~11_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~11 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \cpu|comb_932|LessThan2~13 (
// Equation(s):
// \cpu|comb_932|LessThan2~13_cout  = CARRY((\cpu|select_B|Q[6]~10_combout  & (\cpu|select_A|Q[6]~36_combout  & !\cpu|comb_932|LessThan2~11_cout )) # (!\cpu|select_B|Q[6]~10_combout  & ((\cpu|select_A|Q[6]~36_combout ) # (!\cpu|comb_932|LessThan2~11_cout 
// ))))

	.dataa(\cpu|select_B|Q[6]~10_combout ),
	.datab(\cpu|select_A|Q[6]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~11_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~13_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~13 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \cpu|comb_932|LessThan2~15 (
// Equation(s):
// \cpu|comb_932|LessThan2~15_cout  = CARRY((\cpu|select_B|Q[7]~8_combout  & ((!\cpu|comb_932|LessThan2~13_cout ) # (!\cpu|select_A|Q[7]~32_combout ))) # (!\cpu|select_B|Q[7]~8_combout  & (!\cpu|select_A|Q[7]~32_combout  & !\cpu|comb_932|LessThan2~13_cout 
// )))

	.dataa(\cpu|select_B|Q[7]~8_combout ),
	.datab(\cpu|select_A|Q[7]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~13_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~15_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~15 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \cpu|comb_932|LessThan2~17 (
// Equation(s):
// \cpu|comb_932|LessThan2~17_cout  = CARRY((\cpu|select_A|Q [8] & ((!\cpu|comb_932|LessThan2~15_cout ) # (!\cpu|select_B|Q [8]))) # (!\cpu|select_A|Q [8] & (!\cpu|select_B|Q [8] & !\cpu|comb_932|LessThan2~15_cout )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~15_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~17_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~17 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \cpu|comb_932|LessThan2~19 (
// Equation(s):
// \cpu|comb_932|LessThan2~19_cout  = CARRY((\cpu|select_B|Q [9] & ((!\cpu|comb_932|LessThan2~17_cout ) # (!\cpu|select_A|Q [9]))) # (!\cpu|select_B|Q [9] & (!\cpu|select_A|Q [9] & !\cpu|comb_932|LessThan2~17_cout )))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~17_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~19_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~19 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \cpu|comb_932|LessThan2~21 (
// Equation(s):
// \cpu|comb_932|LessThan2~21_cout  = CARRY((\cpu|select_B|Q [10] & (\cpu|select_A|Q [10] & !\cpu|comb_932|LessThan2~19_cout )) # (!\cpu|select_B|Q [10] & ((\cpu|select_A|Q [10]) # (!\cpu|comb_932|LessThan2~19_cout ))))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|select_A|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~19_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~21_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~21 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \cpu|comb_932|LessThan2~23 (
// Equation(s):
// \cpu|comb_932|LessThan2~23_cout  = CARRY((\cpu|select_B|Q [11] & ((!\cpu|comb_932|LessThan2~21_cout ) # (!\cpu|select_A|Q[11]~18_combout ))) # (!\cpu|select_B|Q [11] & (!\cpu|select_A|Q[11]~18_combout  & !\cpu|comb_932|LessThan2~21_cout )))

	.dataa(\cpu|select_B|Q [11]),
	.datab(\cpu|select_A|Q[11]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~21_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~23_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~23 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \cpu|comb_932|LessThan2~25 (
// Equation(s):
// \cpu|comb_932|LessThan2~25_cout  = CARRY((\cpu|select_A|Q[12]~15_combout  & ((!\cpu|comb_932|LessThan2~23_cout ) # (!\cpu|select_B|Q [12]))) # (!\cpu|select_A|Q[12]~15_combout  & (!\cpu|select_B|Q [12] & !\cpu|comb_932|LessThan2~23_cout )))

	.dataa(\cpu|select_A|Q[12]~15_combout ),
	.datab(\cpu|select_B|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~23_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~25_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~25 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \cpu|comb_932|LessThan2~27 (
// Equation(s):
// \cpu|comb_932|LessThan2~27_cout  = CARRY((\cpu|select_A|Q[13]~12_combout  & (\cpu|select_B|Q [13] & !\cpu|comb_932|LessThan2~25_cout )) # (!\cpu|select_A|Q[13]~12_combout  & ((\cpu|select_B|Q [13]) # (!\cpu|comb_932|LessThan2~25_cout ))))

	.dataa(\cpu|select_A|Q[13]~12_combout ),
	.datab(\cpu|select_B|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~25_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~27_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~27 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \cpu|comb_932|LessThan2~29 (
// Equation(s):
// \cpu|comb_932|LessThan2~29_cout  = CARRY((\cpu|select_B|Q [14] & (\cpu|select_A|Q[14]~9_combout  & !\cpu|comb_932|LessThan2~27_cout )) # (!\cpu|select_B|Q [14] & ((\cpu|select_A|Q[14]~9_combout ) # (!\cpu|comb_932|LessThan2~27_cout ))))

	.dataa(\cpu|select_B|Q [14]),
	.datab(\cpu|select_A|Q[14]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan2~27_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan2~29_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~29 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \cpu|comb_932|LessThan2~30 (
// Equation(s):
// \cpu|comb_932|LessThan2~30_combout  = (\cpu|select_B|Q[15]~2_combout  & ((\cpu|comb_932|LessThan2~29_cout ) # (\cpu|select_A|Q[15]~6_combout ))) # (!\cpu|select_B|Q[15]~2_combout  & (\cpu|comb_932|LessThan2~29_cout  & \cpu|select_A|Q[15]~6_combout ))

	.dataa(gnd),
	.datab(\cpu|select_B|Q[15]~2_combout ),
	.datac(gnd),
	.datad(\cpu|select_A|Q[15]~6_combout ),
	.cin(\cpu|comb_932|LessThan2~29_cout ),
	.combout(\cpu|comb_932|LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|LessThan2~30 .lut_mask = 16'hFCC0;
defparam \cpu|comb_932|LessThan2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \cpu|comb_932|LessThan3~1 (
// Equation(s):
// \cpu|comb_932|LessThan3~1_cout  = CARRY((!\cpu|select_A|Q[0]~68_combout  & \cpu|select_B|Q[0]~31_combout ))

	.dataa(\cpu|select_A|Q[0]~68_combout ),
	.datab(\cpu|select_B|Q[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~1_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~1 .lut_mask = 16'h0044;
defparam \cpu|comb_932|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \cpu|comb_932|LessThan3~3 (
// Equation(s):
// \cpu|comb_932|LessThan3~3_cout  = CARRY((\cpu|select_A|Q[1]~62_combout  & ((!\cpu|comb_932|LessThan3~1_cout ) # (!\cpu|select_B|Q[1]~27_combout ))) # (!\cpu|select_A|Q[1]~62_combout  & (!\cpu|select_B|Q[1]~27_combout  & !\cpu|comb_932|LessThan3~1_cout )))

	.dataa(\cpu|select_A|Q[1]~62_combout ),
	.datab(\cpu|select_B|Q[1]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~1_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~3_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~3 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \cpu|comb_932|LessThan3~5 (
// Equation(s):
// \cpu|comb_932|LessThan3~5_cout  = CARRY((\cpu|select_B|Q[2]~23_combout  & ((!\cpu|comb_932|LessThan3~3_cout ) # (!\cpu|select_A|Q[2]~57_combout ))) # (!\cpu|select_B|Q[2]~23_combout  & (!\cpu|select_A|Q[2]~57_combout  & !\cpu|comb_932|LessThan3~3_cout )))

	.dataa(\cpu|select_B|Q[2]~23_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~3_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~5_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~5 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \cpu|comb_932|LessThan3~7 (
// Equation(s):
// \cpu|comb_932|LessThan3~7_cout  = CARRY((\cpu|select_B|Q[3]~19_combout  & (\cpu|select_A|Q[3]~52_combout  & !\cpu|comb_932|LessThan3~5_cout )) # (!\cpu|select_B|Q[3]~19_combout  & ((\cpu|select_A|Q[3]~52_combout ) # (!\cpu|comb_932|LessThan3~5_cout ))))

	.dataa(\cpu|select_B|Q[3]~19_combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~5_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~7_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~7 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \cpu|comb_932|LessThan3~9 (
// Equation(s):
// \cpu|comb_932|LessThan3~9_cout  = CARRY((\cpu|select_A|Q[4]~47_combout  & (\cpu|select_B|Q[4]~16_combout  & !\cpu|comb_932|LessThan3~7_cout )) # (!\cpu|select_A|Q[4]~47_combout  & ((\cpu|select_B|Q[4]~16_combout ) # (!\cpu|comb_932|LessThan3~7_cout ))))

	.dataa(\cpu|select_A|Q[4]~47_combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~7_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~9_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~9 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \cpu|comb_932|LessThan3~11 (
// Equation(s):
// \cpu|comb_932|LessThan3~11_cout  = CARRY((\cpu|select_A|Q[5]~40_combout  & ((!\cpu|comb_932|LessThan3~9_cout ) # (!\cpu|select_B|Q[5]~12_combout ))) # (!\cpu|select_A|Q[5]~40_combout  & (!\cpu|select_B|Q[5]~12_combout  & !\cpu|comb_932|LessThan3~9_cout 
// )))

	.dataa(\cpu|select_A|Q[5]~40_combout ),
	.datab(\cpu|select_B|Q[5]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~9_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~11_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~11 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \cpu|comb_932|LessThan3~13 (
// Equation(s):
// \cpu|comb_932|LessThan3~13_cout  = CARRY((\cpu|select_A|Q[6]~36_combout  & (\cpu|select_B|Q[6]~10_combout  & !\cpu|comb_932|LessThan3~11_cout )) # (!\cpu|select_A|Q[6]~36_combout  & ((\cpu|select_B|Q[6]~10_combout ) # (!\cpu|comb_932|LessThan3~11_cout 
// ))))

	.dataa(\cpu|select_A|Q[6]~36_combout ),
	.datab(\cpu|select_B|Q[6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~11_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~13_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~13 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \cpu|comb_932|LessThan3~15 (
// Equation(s):
// \cpu|comb_932|LessThan3~15_cout  = CARRY((\cpu|select_A|Q[7]~32_combout  & ((!\cpu|comb_932|LessThan3~13_cout ) # (!\cpu|select_B|Q[7]~8_combout ))) # (!\cpu|select_A|Q[7]~32_combout  & (!\cpu|select_B|Q[7]~8_combout  & !\cpu|comb_932|LessThan3~13_cout 
// )))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~13_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~15_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~15 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \cpu|comb_932|LessThan3~17 (
// Equation(s):
// \cpu|comb_932|LessThan3~17_cout  = CARRY((\cpu|select_B|Q [8] & ((!\cpu|comb_932|LessThan3~15_cout ) # (!\cpu|select_A|Q [8]))) # (!\cpu|select_B|Q [8] & (!\cpu|select_A|Q [8] & !\cpu|comb_932|LessThan3~15_cout )))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~15_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~17_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~17 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \cpu|comb_932|LessThan3~19 (
// Equation(s):
// \cpu|comb_932|LessThan3~19_cout  = CARRY((\cpu|select_B|Q [9] & (\cpu|select_A|Q [9] & !\cpu|comb_932|LessThan3~17_cout )) # (!\cpu|select_B|Q [9] & ((\cpu|select_A|Q [9]) # (!\cpu|comb_932|LessThan3~17_cout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~17_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~19_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~19 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \cpu|comb_932|LessThan3~21 (
// Equation(s):
// \cpu|comb_932|LessThan3~21_cout  = CARRY((\cpu|select_B|Q [10] & ((!\cpu|comb_932|LessThan3~19_cout ) # (!\cpu|select_A|Q [10]))) # (!\cpu|select_B|Q [10] & (!\cpu|select_A|Q [10] & !\cpu|comb_932|LessThan3~19_cout )))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|select_A|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~19_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~21_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~21 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \cpu|comb_932|LessThan3~23 (
// Equation(s):
// \cpu|comb_932|LessThan3~23_cout  = CARRY((\cpu|select_A|Q[11]~18_combout  & ((!\cpu|comb_932|LessThan3~21_cout ) # (!\cpu|select_B|Q [11]))) # (!\cpu|select_A|Q[11]~18_combout  & (!\cpu|select_B|Q [11] & !\cpu|comb_932|LessThan3~21_cout )))

	.dataa(\cpu|select_A|Q[11]~18_combout ),
	.datab(\cpu|select_B|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~21_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~23_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~23 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \cpu|comb_932|LessThan3~25 (
// Equation(s):
// \cpu|comb_932|LessThan3~25_cout  = CARRY((\cpu|select_B|Q [12] & ((!\cpu|comb_932|LessThan3~23_cout ) # (!\cpu|select_A|Q[12]~15_combout ))) # (!\cpu|select_B|Q [12] & (!\cpu|select_A|Q[12]~15_combout  & !\cpu|comb_932|LessThan3~23_cout )))

	.dataa(\cpu|select_B|Q [12]),
	.datab(\cpu|select_A|Q[12]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~23_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~25_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~25 .lut_mask = 16'h002B;
defparam \cpu|comb_932|LessThan3~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \cpu|comb_932|LessThan3~27 (
// Equation(s):
// \cpu|comb_932|LessThan3~27_cout  = CARRY((\cpu|select_B|Q [13] & (\cpu|select_A|Q[13]~12_combout  & !\cpu|comb_932|LessThan3~25_cout )) # (!\cpu|select_B|Q [13] & ((\cpu|select_A|Q[13]~12_combout ) # (!\cpu|comb_932|LessThan3~25_cout ))))

	.dataa(\cpu|select_B|Q [13]),
	.datab(\cpu|select_A|Q[13]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~25_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~27_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~27 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \cpu|comb_932|LessThan3~29 (
// Equation(s):
// \cpu|comb_932|LessThan3~29_cout  = CARRY((\cpu|select_A|Q[14]~9_combout  & (\cpu|select_B|Q [14] & !\cpu|comb_932|LessThan3~27_cout )) # (!\cpu|select_A|Q[14]~9_combout  & ((\cpu|select_B|Q [14]) # (!\cpu|comb_932|LessThan3~27_cout ))))

	.dataa(\cpu|select_A|Q[14]~9_combout ),
	.datab(\cpu|select_B|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|LessThan3~27_cout ),
	.combout(),
	.cout(\cpu|comb_932|LessThan3~29_cout ));
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~29 .lut_mask = 16'h004D;
defparam \cpu|comb_932|LessThan3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \cpu|comb_932|LessThan3~30 (
// Equation(s):
// \cpu|comb_932|LessThan3~30_combout  = (\cpu|select_B|Q[15]~2_combout  & (!\cpu|select_A|Q[15]~6_combout  & \cpu|comb_932|LessThan3~29_cout )) # (!\cpu|select_B|Q[15]~2_combout  & ((\cpu|comb_932|LessThan3~29_cout ) # (!\cpu|select_A|Q[15]~6_combout )))

	.dataa(\cpu|select_B|Q[15]~2_combout ),
	.datab(\cpu|select_A|Q[15]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|comb_932|LessThan3~29_cout ),
	.combout(\cpu|comb_932|LessThan3~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|LessThan3~30 .lut_mask = 16'h7171;
defparam \cpu|comb_932|LessThan3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \cpu|comb_932|Equal1~3 (
// Equation(s):
// \cpu|comb_932|Equal1~3_combout  = (\cpu|select_B|Q [12] & (\cpu|select_A|Q[12]~15_combout  & (\cpu|select_A|Q[11]~18_combout  $ (!\cpu|select_B|Q [11])))) # (!\cpu|select_B|Q [12] & (!\cpu|select_A|Q[12]~15_combout  & (\cpu|select_A|Q[11]~18_combout  $ 
// (!\cpu|select_B|Q [11]))))

	.dataa(\cpu|select_B|Q [12]),
	.datab(\cpu|select_A|Q[12]~15_combout ),
	.datac(\cpu|select_A|Q[11]~18_combout ),
	.datad(\cpu|select_B|Q [11]),
	.cin(gnd),
	.combout(\cpu|comb_932|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Equal1~3 .lut_mask = 16'h9009;
defparam \cpu|comb_932|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \cpu|comb_932|Equal1~2 (
// Equation(s):
// \cpu|comb_932|Equal1~2_combout  = (\cpu|select_B|Q [9] & (\cpu|select_A|Q [9] & (\cpu|select_B|Q [10] $ (!\cpu|select_A|Q [10])))) # (!\cpu|select_B|Q [9] & (!\cpu|select_A|Q [9] & (\cpu|select_B|Q [10] $ (!\cpu|select_A|Q [10]))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|select_A|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_932|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Equal1~2 .lut_mask = 16'h8241;
defparam \cpu|comb_932|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \cpu|comb_932|Equal1~0 (
// Equation(s):
// \cpu|comb_932|Equal1~0_combout  = (\cpu|select_A|Q[5]~40_combout  & (\cpu|select_B|Q[5]~12_combout  & (\cpu|select_A|Q[6]~36_combout  $ (!\cpu|select_B|Q[6]~10_combout )))) # (!\cpu|select_A|Q[5]~40_combout  & (!\cpu|select_B|Q[5]~12_combout  & 
// (\cpu|select_A|Q[6]~36_combout  $ (!\cpu|select_B|Q[6]~10_combout ))))

	.dataa(\cpu|select_A|Q[5]~40_combout ),
	.datab(\cpu|select_A|Q[6]~36_combout ),
	.datac(\cpu|select_B|Q[5]~12_combout ),
	.datad(\cpu|select_B|Q[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Equal1~0 .lut_mask = 16'h8421;
defparam \cpu|comb_932|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \cpu|comb_932|Equal1~1 (
// Equation(s):
// \cpu|comb_932|Equal1~1_combout  = (\cpu|select_B|Q[7]~8_combout  & (\cpu|select_A|Q[7]~32_combout  & (\cpu|select_A|Q [8] $ (!\cpu|select_B|Q [8])))) # (!\cpu|select_B|Q[7]~8_combout  & (!\cpu|select_A|Q[7]~32_combout  & (\cpu|select_A|Q [8] $ 
// (!\cpu|select_B|Q [8]))))

	.dataa(\cpu|select_B|Q[7]~8_combout ),
	.datab(\cpu|select_A|Q[7]~32_combout ),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|select_B|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_932|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Equal1~1 .lut_mask = 16'h9009;
defparam \cpu|comb_932|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \cpu|comb_932|Equal1~4 (
// Equation(s):
// \cpu|comb_932|Equal1~4_combout  = (\cpu|comb_932|Equal1~3_combout  & (\cpu|comb_932|Equal1~2_combout  & (\cpu|comb_932|Equal1~0_combout  & \cpu|comb_932|Equal1~1_combout )))

	.dataa(\cpu|comb_932|Equal1~3_combout ),
	.datab(\cpu|comb_932|Equal1~2_combout ),
	.datac(\cpu|comb_932|Equal1~0_combout ),
	.datad(\cpu|comb_932|Equal1~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Equal1~4 .lut_mask = 16'h8000;
defparam \cpu|comb_932|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \cpu|comb_932|Equal1~5 (
// Equation(s):
// \cpu|comb_932|Equal1~5_combout  = (\cpu|select_B|Q [14] & (\cpu|select_A|Q[14]~9_combout  & (\cpu|select_B|Q [13] $ (!\cpu|select_A|Q[13]~12_combout )))) # (!\cpu|select_B|Q [14] & (!\cpu|select_A|Q[14]~9_combout  & (\cpu|select_B|Q [13] $ 
// (!\cpu|select_A|Q[13]~12_combout ))))

	.dataa(\cpu|select_B|Q [14]),
	.datab(\cpu|select_B|Q [13]),
	.datac(\cpu|select_A|Q[14]~9_combout ),
	.datad(\cpu|select_A|Q[13]~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Equal1~5 .lut_mask = 16'h8421;
defparam \cpu|comb_932|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \cpu|comb_932|Equal1~8 (
// Equation(s):
// \cpu|comb_932|Equal1~8_combout  = (\cpu|select_A|Q[3]~52_combout  & (\cpu|select_B|Q[3]~19_combout  & (\cpu|select_A|Q[4]~47_combout  $ (!\cpu|select_B|Q[4]~16_combout )))) # (!\cpu|select_A|Q[3]~52_combout  & (!\cpu|select_B|Q[3]~19_combout  & 
// (\cpu|select_A|Q[4]~47_combout  $ (!\cpu|select_B|Q[4]~16_combout ))))

	.dataa(\cpu|select_A|Q[3]~52_combout ),
	.datab(\cpu|select_A|Q[4]~47_combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|select_B|Q[4]~16_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Equal1~8 .lut_mask = 16'h8421;
defparam \cpu|comb_932|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \cpu|comb_932|Equal1~7 (
// Equation(s):
// \cpu|comb_932|Equal1~7_combout  = (\cpu|select_B|Q[1]~27_combout  & (\cpu|select_A|Q[1]~62_combout  & (\cpu|select_A|Q[0]~68_combout  $ (!\cpu|select_B|Q[0]~31_combout )))) # (!\cpu|select_B|Q[1]~27_combout  & (!\cpu|select_A|Q[1]~62_combout  & 
// (\cpu|select_A|Q[0]~68_combout  $ (!\cpu|select_B|Q[0]~31_combout ))))

	.dataa(\cpu|select_B|Q[1]~27_combout ),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(\cpu|select_B|Q[0]~31_combout ),
	.datad(\cpu|select_A|Q[1]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Equal1~7 .lut_mask = 16'h8241;
defparam \cpu|comb_932|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \cpu|comb_932|Equal1~9 (
// Equation(s):
// \cpu|comb_932|Equal1~9_combout  = (\cpu|comb_932|Equal1~8_combout  & (\cpu|comb_932|Equal1~7_combout  & (\cpu|select_B|Q[2]~23_combout  $ (!\cpu|select_A|Q[2]~57_combout ))))

	.dataa(\cpu|select_B|Q[2]~23_combout ),
	.datab(\cpu|comb_932|Equal1~8_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|Equal1~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Equal1~9 .lut_mask = 16'h8400;
defparam \cpu|comb_932|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \cpu|comb_932|Equal1~6 (
// Equation(s):
// \cpu|comb_932|Equal1~6_combout  = \cpu|select_B|Q[15]~2_combout  $ (\cpu|select_A|Q[15]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_B|Q[15]~2_combout ),
	.datad(\cpu|select_A|Q[15]~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Equal1~6 .lut_mask = 16'h0FF0;
defparam \cpu|comb_932|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \cpu|comb_932|Equal1~10 (
// Equation(s):
// \cpu|comb_932|Equal1~10_combout  = (\cpu|comb_932|Equal1~4_combout  & (\cpu|comb_932|Equal1~5_combout  & (\cpu|comb_932|Equal1~9_combout  & \cpu|comb_932|Equal1~6_combout )))

	.dataa(\cpu|comb_932|Equal1~4_combout ),
	.datab(\cpu|comb_932|Equal1~5_combout ),
	.datac(\cpu|comb_932|Equal1~9_combout ),
	.datad(\cpu|comb_932|Equal1~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Equal1~10 .lut_mask = 16'h8000;
defparam \cpu|comb_932|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \cpu|comb_932|jumpTag~3 (
// Equation(s):
// \cpu|comb_932|jumpTag~3_combout  = (\cpu|ALU_S[1]~2_combout  & (((!\cpu|comb_932|Equal1~10_combout ) # (!\cpu|ALU_S[0]~5_combout )))) # (!\cpu|ALU_S[1]~2_combout  & (\cpu|comb_932|LessThan3~30_combout  & (\cpu|ALU_S[0]~5_combout )))

	.dataa(\cpu|ALU_S[1]~2_combout ),
	.datab(\cpu|comb_932|LessThan3~30_combout ),
	.datac(\cpu|ALU_S[0]~5_combout ),
	.datad(\cpu|comb_932|Equal1~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|jumpTag~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|jumpTag~3 .lut_mask = 16'h4AEA;
defparam \cpu|comb_932|jumpTag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \cpu|comb_932|jumpTag~5 (
// Equation(s):
// \cpu|comb_932|jumpTag~5_combout  = (\cpu|make_clock|Wx [1] & ((\cpu|ALU_S [0]) # ((\cpu|comb_932|LessThan2~30_combout  & \cpu|comb_932|jumpTag~3_combout )))) # (!\cpu|make_clock|Wx [1] & (\cpu|comb_932|LessThan2~30_combout  & 
// ((\cpu|comb_932|jumpTag~3_combout ))))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|comb_932|LessThan2~30_combout ),
	.datac(\cpu|ALU_S [0]),
	.datad(\cpu|comb_932|jumpTag~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|jumpTag~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|jumpTag~5 .lut_mask = 16'hECA0;
defparam \cpu|comb_932|jumpTag~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \cpu|comb_932|jumpTag~2 (
// Equation(s):
// \cpu|comb_932|jumpTag~2_combout  = (\cpu|ALU_S[3]~11_combout  & (!\cpu|ALU_S[4]~9_combout  & !\cpu|ALU_S [2]))

	.dataa(gnd),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|ALU_S[4]~9_combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|jumpTag~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|jumpTag~2 .lut_mask = 16'h000C;
defparam \cpu|comb_932|jumpTag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \cpu|comb_932|jumpTag~4 (
// Equation(s):
// \cpu|comb_932|jumpTag~4_combout  = (\cpu|comb_932|jumpTag~2_combout  & ((\cpu|comb_932|jumpTag~5_combout  & (!\cpu|comb_932|jumpTag~3_combout )) # (!\cpu|comb_932|jumpTag~5_combout  & ((\cpu|comb_932|jumpTag~3_combout ) # (\cpu|comb_932|jumpTag~q ))))) # 
// (!\cpu|comb_932|jumpTag~2_combout  & (((\cpu|comb_932|jumpTag~q ))))

	.dataa(\cpu|comb_932|jumpTag~5_combout ),
	.datab(\cpu|comb_932|jumpTag~3_combout ),
	.datac(\cpu|comb_932|jumpTag~q ),
	.datad(\cpu|comb_932|jumpTag~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|jumpTag~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|jumpTag~4 .lut_mask = 16'h76F0;
defparam \cpu|comb_932|jumpTag~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \cpu|comb_932|jumpTag (
	.clk(!\cpu|make_clock|num_P [1]),
	.d(\cpu|comb_932|jumpTag~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|comb_932|jumpTag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|comb_932|jumpTag .is_wysiwyg = "true";
defparam \cpu|comb_932|jumpTag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \cpu|comb_932|Mux16~14 (
// Equation(s):
// \cpu|comb_932|Mux16~14_combout  = (\cpu|ALU_S [2] & ((\cpu|comb_932|jumpTag~q  & ((\cpu|comb_932|Add6~0_combout ))) # (!\cpu|comb_932|jumpTag~q  & (\cpu|select_A|Q[0]~68_combout ))))

	.dataa(\cpu|select_A|Q[0]~68_combout ),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|comb_932|Add6~0_combout ),
	.datad(\cpu|comb_932|jumpTag~q ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~14 .lut_mask = 16'hC088;
defparam \cpu|comb_932|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \cpu|comb_932|Mux16~15 (
// Equation(s):
// \cpu|comb_932|Mux16~15_combout  = (!\cpu|ALU_S[0]~5_combout  & (!\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|Mux16~13_combout ) # (\cpu|comb_932|Mux16~14_combout ))))

	.dataa(\cpu|comb_932|Mux16~13_combout ),
	.datab(\cpu|ALU_S[0]~5_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|comb_932|Mux16~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~15 .lut_mask = 16'h0302;
defparam \cpu|comb_932|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \cpu|comb_932|Mux16~9 (
// Equation(s):
// \cpu|comb_932|Mux16~9_combout  = (\cpu|ALU_S[1]~2_combout  & (((\cpu|comb_932|Add6~0_combout ) # (\cpu|ALU_S[0]~5_combout )))) # (!\cpu|ALU_S[1]~2_combout  & (\cpu|select_A|Q[0]~68_combout  & ((!\cpu|ALU_S[0]~5_combout ))))

	.dataa(\cpu|ALU_S[1]~2_combout ),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(\cpu|comb_932|Add6~0_combout ),
	.datad(\cpu|ALU_S[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~9 .lut_mask = 16'hAAE4;
defparam \cpu|comb_932|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \cpu|comb_932|Mux16~10 (
// Equation(s):
// \cpu|comb_932|Mux16~10_combout  = (\cpu|comb_932|Mux16~9_combout  & ((\cpu|comb_932|Add0~13_combout ) # ((!\cpu|ALU_S[0]~5_combout )))) # (!\cpu|comb_932|Mux16~9_combout  & (((\cpu|select_B|Q[0]~31_combout  & \cpu|ALU_S[0]~5_combout ))))

	.dataa(\cpu|comb_932|Mux16~9_combout ),
	.datab(\cpu|comb_932|Add0~13_combout ),
	.datac(\cpu|select_B|Q[0]~31_combout ),
	.datad(\cpu|ALU_S[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~10 .lut_mask = 16'hD8AA;
defparam \cpu|comb_932|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \cpu|comb_932|Mux16~11 (
// Equation(s):
// \cpu|comb_932|Mux16~11_combout  = (\cpu|ALU_S [2] & (\cpu|comb_932|Add0~13_combout )) # (!\cpu|ALU_S [2] & ((\cpu|comb_932|Mux16~10_combout )))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|comb_932|Add0~13_combout ),
	.datac(\cpu|comb_932|Mux16~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~11 .lut_mask = 16'hD8D8;
defparam \cpu|comb_932|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \cpu|comb_932|Mux16~17 (
// Equation(s):
// \cpu|comb_932|Mux16~17_combout  = (\cpu|ALU_S [2] & (((\cpu|ALU_S[1]~2_combout )))) # (!\cpu|ALU_S [2] & (\cpu|ALU_S [0] & (!\cpu|ALU_S[1]~2_combout  & \cpu|make_clock|Wx [1])))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|ALU_S [0]),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|make_clock|Wx [1]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~17 .lut_mask = 16'hA4A0;
defparam \cpu|comb_932|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \cpu|comb_932|Mux16~18 (
// Equation(s):
// \cpu|comb_932|Mux16~18_combout  = (\cpu|ALU_S [2] & (((\cpu|ALU_S [0] & \cpu|make_clock|Wx [1])) # (!\cpu|ALU_S[1]~2_combout ))) # (!\cpu|ALU_S [2] & (((\cpu|ALU_S[1]~2_combout ))))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|ALU_S [0]),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|make_clock|Wx [1]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~18 .lut_mask = 16'hDA5A;
defparam \cpu|comb_932|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \cpu|comb_932|Mux16~7 (
// Equation(s):
// \cpu|comb_932|Mux16~7_combout  = (\cpu|comb_932|Mux16~18_combout  & (((\cpu|select_B|Q[0]~31_combout ) # (\cpu|select_A|Q[0]~68_combout )) # (!\cpu|comb_932|Mux16~17_combout ))) # (!\cpu|comb_932|Mux16~18_combout  & (\cpu|comb_932|Mux16~17_combout  & 
// (\cpu|select_B|Q[0]~31_combout  & \cpu|select_A|Q[0]~68_combout )))

	.dataa(\cpu|comb_932|Mux16~18_combout ),
	.datab(\cpu|comb_932|Mux16~17_combout ),
	.datac(\cpu|select_B|Q[0]~31_combout ),
	.datad(\cpu|select_A|Q[0]~68_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~7 .lut_mask = 16'hEAA2;
defparam \cpu|comb_932|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \cpu|comb_932|Mux16~6 (
// Equation(s):
// \cpu|comb_932|Mux16~6_combout  = (\cpu|comb_932|shift_direction~combout  & ((\cpu|ALU_S [2] & ((\cpu|select_B|Q[1]~27_combout ))) # (!\cpu|ALU_S [2] & (\cpu|select_A|Q[1]~62_combout ))))

	.dataa(\cpu|select_A|Q[1]~62_combout ),
	.datab(\cpu|select_B|Q[1]~27_combout ),
	.datac(\cpu|comb_932|shift_direction~combout ),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~6 .lut_mask = 16'hC0A0;
defparam \cpu|comb_932|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \cpu|comb_932|Mux16~8 (
// Equation(s):
// \cpu|comb_932|Mux16~8_combout  = (\cpu|comb_932|Mux16~17_combout  & (((\cpu|comb_932|Mux16~7_combout )))) # (!\cpu|comb_932|Mux16~17_combout  & ((\cpu|comb_932|Mux16~7_combout  & ((\cpu|comb_932|Mux16~6_combout ))) # (!\cpu|comb_932|Mux16~7_combout  & 
// (\cpu|comb_932|Add0~13_combout ))))

	.dataa(\cpu|comb_932|Add0~13_combout ),
	.datab(\cpu|comb_932|Mux16~17_combout ),
	.datac(\cpu|comb_932|Mux16~7_combout ),
	.datad(\cpu|comb_932|Mux16~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~8 .lut_mask = 16'hF2C2;
defparam \cpu|comb_932|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \cpu|comb_932|Mux16~12 (
// Equation(s):
// \cpu|comb_932|Mux16~12_combout  = (\cpu|ALU_S[3]~11_combout  & (((\cpu|ALU_S[4]~10_combout ) # (\cpu|comb_932|Mux16~8_combout )))) # (!\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Mux16~11_combout  & (!\cpu|ALU_S[4]~10_combout )))

	.dataa(\cpu|comb_932|Mux16~11_combout ),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|ALU_S[4]~10_combout ),
	.datad(\cpu|comb_932|Mux16~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~12 .lut_mask = 16'hCEC2;
defparam \cpu|comb_932|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \cpu|comb_932|Add0~0 (
// Equation(s):
// \cpu|comb_932|Add0~0_combout  = (\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|LessThan2~30_combout ))) # (!\cpu|ALU_S[1]~2_combout  & (!\cpu|select_A|Q[0]~68_combout ))

	.dataa(\cpu|select_A|Q[0]~68_combout ),
	.datab(\cpu|comb_932|LessThan2~30_combout ),
	.datac(gnd),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~0 .lut_mask = 16'hCC55;
defparam \cpu|comb_932|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \cpu|comb_932|Add0~3 (
// Equation(s):
// \cpu|comb_932|Add0~3_combout  = (\cpu|ALU_S[1]~2_combout  & (\cpu|select_B|Q [8])) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|Equal1~10_combout )))

	.dataa(\cpu|ALU_S[1]~2_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(gnd),
	.datad(\cpu|comb_932|Equal1~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~3 .lut_mask = 16'hDD88;
defparam \cpu|comb_932|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \cpu|comb_932|Add0~2 (
// Equation(s):
// \cpu|comb_932|Add0~2_combout  = (\cpu|ALU_S[1]~2_combout  & (!\cpu|select_B|Q[0]~31_combout )) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|Add6~0_combout )))

	.dataa(\cpu|select_B|Q[0]~31_combout ),
	.datab(\cpu|comb_932|Add6~0_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~2 .lut_mask = 16'h5C5C;
defparam \cpu|comb_932|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \cpu|comb_932|Add0~1 (
// Equation(s):
// \cpu|comb_932|Add0~1_combout  = (\cpu|ALU_S[1]~2_combout  & ((!\cpu|comb_932|Equal1~10_combout ))) # (!\cpu|ALU_S[1]~2_combout  & (\cpu|comb_932|LessThan3~30_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|LessThan3~30_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|comb_932|Equal1~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~1 .lut_mask = 16'h0CFC;
defparam \cpu|comb_932|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \cpu|comb_932|Mux16~4 (
// Equation(s):
// \cpu|comb_932|Mux16~4_combout  = (\cpu|ALU_S[0]~5_combout  & (((\cpu|ALU_S [2])))) # (!\cpu|ALU_S[0]~5_combout  & ((\cpu|ALU_S [2] & ((\cpu|comb_932|Add0~1_combout ))) # (!\cpu|ALU_S [2] & (\cpu|comb_932|Add0~2_combout ))))

	.dataa(\cpu|comb_932|Add0~2_combout ),
	.datab(\cpu|ALU_S[0]~5_combout ),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|comb_932|Add0~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~4 .lut_mask = 16'hF2C2;
defparam \cpu|comb_932|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \cpu|comb_932|Mux16~5 (
// Equation(s):
// \cpu|comb_932|Mux16~5_combout  = (\cpu|comb_932|Mux16~4_combout  & (((\cpu|comb_932|Add0~3_combout ) # (!\cpu|ALU_S[0]~5_combout )))) # (!\cpu|comb_932|Mux16~4_combout  & (\cpu|comb_932|Add0~0_combout  & ((\cpu|ALU_S[0]~5_combout ))))

	.dataa(\cpu|comb_932|Add0~0_combout ),
	.datab(\cpu|comb_932|Add0~3_combout ),
	.datac(\cpu|comb_932|Mux16~4_combout ),
	.datad(\cpu|ALU_S[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~5 .lut_mask = 16'hCAF0;
defparam \cpu|comb_932|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \cpu|comb_932|Mux16~16 (
// Equation(s):
// \cpu|comb_932|Mux16~16_combout  = (\cpu|comb_932|Mux16~12_combout  & ((\cpu|comb_932|Mux16~15_combout ) # ((!\cpu|ALU_S[4]~10_combout )))) # (!\cpu|comb_932|Mux16~12_combout  & (((\cpu|ALU_S[4]~10_combout  & \cpu|comb_932|Mux16~5_combout ))))

	.dataa(\cpu|comb_932|Mux16~15_combout ),
	.datab(\cpu|comb_932|Mux16~12_combout ),
	.datac(\cpu|ALU_S[4]~10_combout ),
	.datad(\cpu|comb_932|Mux16~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux16~16 .lut_mask = 16'hBC8C;
defparam \cpu|comb_932|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \cpu|comb_932|F[0] (
// Equation(s):
// \cpu|comb_932|F [0] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [0]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux16~16_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux16~16_combout ),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [0]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [0]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[0] .lut_mask = 16'hFC0C;
defparam \cpu|comb_932|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \cpu|select_A|Q[10]~20 (
// Equation(s):
// \cpu|select_A|Q[10]~20_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_control_A [2] & (\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q )) # (!\cpu|select_control_A [2] & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [10])))))

	.dataa(\cpu|select_A|three_two_translator|15~1_combout ),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[10]~20 .lut_mask = 16'hA280;
defparam \cpu|select_A|Q[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \cpu|PC|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \cpu|select_A|Q~19 (
// Equation(s):
// \cpu|select_A|Q~19_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_A[0]~10_combout  & (!\cpu|select_control_A [1] & \cpu|select_control_A [2])))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_A[0]~10_combout ),
	.datac(\cpu|select_control_A [1]),
	.datad(\cpu|select_control_A [2]),
	.cin(gnd),
	.combout(\cpu|select_A|Q~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q~19 .lut_mask = 16'h0800;
defparam \cpu|select_A|Q~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \cpu|select_A|Q[10]~21 (
// Equation(s):
// \cpu|select_A|Q[10]~21_combout  = (\cpu|select_A|Q[10]~20_combout ) # ((\cpu|select_A|Q~19_combout ) # ((\cpu|select_A|three_two_translator|15~2_combout  & \cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_A|Q[10]~20_combout ),
	.datab(\cpu|select_A|three_two_translator|15~2_combout ),
	.datac(\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_A|Q~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[10]~21 .lut_mask = 16'hFFEA;
defparam \cpu|select_A|Q[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \cpu|select_A|Q~70 (
// Equation(s):
// \cpu|select_A|Q~70_combout  = (!\cpu|select_control_A [1] & (\cpu|select_RA|Q[10]~29_combout  & (!\cpu|select_control_A[0]~10_combout  & !\cpu|select_control_A [2])))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_RA|Q[10]~29_combout ),
	.datac(\cpu|select_control_A[0]~10_combout ),
	.datad(\cpu|select_control_A [2]),
	.cin(gnd),
	.combout(\cpu|select_A|Q~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q~70 .lut_mask = 16'h0004;
defparam \cpu|select_A|Q~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \cpu|select_A|Q[10] (
// Equation(s):
// \cpu|select_A|Q [10] = (\cpu|select_A|Q[10]~21_combout ) # ((\cpu|select_A|Q~70_combout ) # ((\cpu|select_A|three_two_translator|15~0_combout  & \cpu|select_RB|Q [10])))

	.dataa(\cpu|select_A|Q[10]~21_combout ),
	.datab(\cpu|select_A|three_two_translator|15~0_combout ),
	.datac(\cpu|select_RB|Q [10]),
	.datad(\cpu|select_A|Q~70_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q [10]),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[10] .lut_mask = 16'hFFEA;
defparam \cpu|select_A|Q[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[10].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[10].row|union[0].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2_combout  $ (\cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S~combout )

	.dataa(gnd),
	.datab(\cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2_combout ),
	.datac(\cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[10].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[10].row|union[0].unit|add|S~0 .lut_mask = 16'h3C3C;
defparam \cpu|comb_932|comb_22|union[10].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \cpu|comb_932|Mux6~4 (
// Equation(s):
// \cpu|comb_932|Mux6~4_combout  = (\cpu|comb_932|Mux2~28_combout  & ((\cpu|select_A|Q [10]) # ((\cpu|select_B|Q [10]) # (!\cpu|ALU_S[1]~2_combout )))) # (!\cpu|comb_932|Mux2~28_combout  & (\cpu|select_A|Q [10] & (\cpu|select_B|Q [10] & 
// \cpu|ALU_S[1]~2_combout )))

	.dataa(\cpu|comb_932|Mux2~28_combout ),
	.datab(\cpu|select_A|Q [10]),
	.datac(\cpu|select_B|Q [10]),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux6~4 .lut_mask = 16'hE8AA;
defparam \cpu|comb_932|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \cpu|comb_932|Mux6~5 (
// Equation(s):
// \cpu|comb_932|Mux6~5_combout  = (\cpu|ALU_S[1]~2_combout  & (((\cpu|comb_932|Mux6~4_combout )))) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|Mux6~4_combout  & (\cpu|select_B|Q [11])) # (!\cpu|comb_932|Mux6~4_combout  & ((\cpu|select_B|Q [9])))))

	.dataa(\cpu|select_B|Q [11]),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|select_B|Q [9]),
	.datad(\cpu|comb_932|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux6~5 .lut_mask = 16'hEE30;
defparam \cpu|comb_932|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \cpu|comb_932|Mux6~6 (
// Equation(s):
// \cpu|comb_932|Mux6~6_combout  = (\cpu|comb_932|Mux2~9_combout  & (((\cpu|comb_932|Mux2~8_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & ((\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux6~5_combout ))) # (!\cpu|comb_932|Mux2~8_combout  & 
// (\cpu|comb_932|comb_22|union[10].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[10].row|union[0].unit|add|S~0_combout ),
	.datab(\cpu|comb_932|Mux6~5_combout ),
	.datac(\cpu|comb_932|Mux2~9_combout ),
	.datad(\cpu|comb_932|Mux2~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux6~6 .lut_mask = 16'hFC0A;
defparam \cpu|comb_932|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \cpu|comb_932|Mux6~7 (
// Equation(s):
// \cpu|comb_932|Mux6~7_combout  = (\cpu|comb_932|Mux2~9_combout  & ((\cpu|comb_932|Mux6~6_combout  & ((\cpu|select_A|Q[11]~18_combout ))) # (!\cpu|comb_932|Mux6~6_combout  & (\cpu|select_A|Q [9])))) # (!\cpu|comb_932|Mux2~9_combout  & 
// (((\cpu|comb_932|Mux6~6_combout ))))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|select_A|Q[11]~18_combout ),
	.datac(\cpu|comb_932|Mux2~9_combout ),
	.datad(\cpu|comb_932|Mux6~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux6~7 .lut_mask = 16'hCFA0;
defparam \cpu|comb_932|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \cpu|comb_932|Mux6~0 (
// Equation(s):
// \cpu|comb_932|Mux6~0_combout  = (\cpu|select_A|Q [10]) # (\cpu|ALU_S[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux6~0 .lut_mask = 16'hFFF0;
defparam \cpu|comb_932|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \cpu|comb_932|Mux6~1 (
// Equation(s):
// \cpu|comb_932|Mux6~1_combout  = (\cpu|comb_932|Mux2~29_combout  & (((\cpu|select_A|Q[2]~57_combout  & \cpu|comb_932|Mux2~10_combout )))) # (!\cpu|comb_932|Mux2~29_combout  & (((!\cpu|comb_932|Mux2~10_combout )) # (!\cpu|comb_932|Mux6~0_combout )))

	.dataa(\cpu|comb_932|Mux2~29_combout ),
	.datab(\cpu|comb_932|Mux6~0_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|Mux2~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux6~1 .lut_mask = 16'hB155;
defparam \cpu|comb_932|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \cpu|comb_932|Mux6~2 (
// Equation(s):
// \cpu|comb_932|Mux6~2_combout  = (\cpu|comb_932|Mux2~27_combout  & (((\cpu|comb_932|Mux6~1_combout )))) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q [10] $ (((\cpu|select_A|Q [10]) # (!\cpu|comb_932|Mux6~1_combout )))))

	.dataa(\cpu|comb_932|Mux2~27_combout ),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|comb_932|Mux6~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux6~2 .lut_mask = 16'hBE11;
defparam \cpu|comb_932|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \cpu|comb_932|Mux6~3 (
// Equation(s):
// \cpu|comb_932|Mux6~3_combout  = (\cpu|comb_932|Mux2~14_combout  & (\cpu|comb_932|Mux2~15_combout )) # (!\cpu|comb_932|Mux2~14_combout  & ((\cpu|comb_932|Mux2~15_combout  & ((\cpu|select_B|Q [10]))) # (!\cpu|comb_932|Mux2~15_combout  & 
// (\cpu|comb_932|Add0~71_combout ))))

	.dataa(\cpu|comb_932|Mux2~14_combout ),
	.datab(\cpu|comb_932|Mux2~15_combout ),
	.datac(\cpu|comb_932|Add0~71_combout ),
	.datad(\cpu|select_B|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux6~3 .lut_mask = 16'hDC98;
defparam \cpu|comb_932|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \cpu|comb_932|Mux6~8 (
// Equation(s):
// \cpu|comb_932|Mux6~8_combout  = (\cpu|comb_932|Mux2~14_combout  & ((\cpu|comb_932|Mux6~3_combout  & (\cpu|comb_932|Mux6~7_combout )) # (!\cpu|comb_932|Mux6~3_combout  & ((\cpu|comb_932|Mux6~2_combout ))))) # (!\cpu|comb_932|Mux2~14_combout  & 
// (((\cpu|comb_932|Mux6~3_combout ))))

	.dataa(\cpu|comb_932|Mux2~14_combout ),
	.datab(\cpu|comb_932|Mux6~7_combout ),
	.datac(\cpu|comb_932|Mux6~2_combout ),
	.datad(\cpu|comb_932|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux6~8 .lut_mask = 16'hDDA0;
defparam \cpu|comb_932|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \cpu|comb_932|Mux6~9 (
// Equation(s):
// \cpu|comb_932|Mux6~9_combout  = (\cpu|comb_932|Mux2~11_combout  & ((\cpu|comb_932|Mux2~6_combout  & (\cpu|comb_932|Add6~20_combout )) # (!\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Mux6~8_combout )))))

	.dataa(\cpu|comb_932|Add6~20_combout ),
	.datab(\cpu|comb_932|Mux2~11_combout ),
	.datac(\cpu|comb_932|Mux2~6_combout ),
	.datad(\cpu|comb_932|Mux6~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux6~9 .lut_mask = 16'h8C80;
defparam \cpu|comb_932|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \cpu|comb_932|Mux6~10 (
// Equation(s):
// \cpu|comb_932|Mux6~10_combout  = (\cpu|comb_932|Mux6~9_combout ) # ((!\cpu|comb_932|Mux2~11_combout  & \cpu|select_A|Q [10]))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux2~11_combout ),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|comb_932|Mux6~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux6~10 .lut_mask = 16'hFF30;
defparam \cpu|comb_932|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \cpu|comb_932|F[10] (
// Equation(s):
// \cpu|comb_932|F [10] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [10]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux6~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux6~10_combout ),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [10]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [10]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[10] .lut_mask = 16'hFC0C;
defparam \cpu|comb_932|F[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \cpu|IR|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \cpu|select_control_RB[4]~12 (
// Equation(s):
// \cpu|select_control_RB[4]~12_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~12 .lut_mask = 16'h1100;
defparam \cpu|select_control_RB[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \cpu|CPR[4]~2 (
// Equation(s):
// \cpu|CPR[4]~2_combout  = (\cpu|cpr_tow_four1|B[0]~0_combout  & (((\cpu|select_control_RB[4]~11_combout  & \cpu|CPR[4]~1_combout )))) # (!\cpu|cpr_tow_four1|B[0]~0_combout  & ((\cpu|select_control_RB[4]~12_combout ) # ((\cpu|select_control_RB[4]~11_combout 
//  & \cpu|CPR[4]~1_combout ))))

	.dataa(\cpu|cpr_tow_four1|B[0]~0_combout ),
	.datab(\cpu|select_control_RB[4]~12_combout ),
	.datac(\cpu|select_control_RB[4]~11_combout ),
	.datad(\cpu|CPR[4]~1_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[4]~2 .lut_mask = 16'hF444;
defparam \cpu|CPR[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \cpu|CPR[4]~3 (
// Equation(s):
// \cpu|CPR[4]~3_combout  = (!\cpu|control_singal~166_combout  & (\cpu|control_singal~178_combout  & (\cpu|select_control_A[1]~5_combout  & \cpu|select_control_RA~12_combout )))

	.dataa(\cpu|control_singal~166_combout ),
	.datab(\cpu|control_singal~178_combout ),
	.datac(\cpu|select_control_A[1]~5_combout ),
	.datad(\cpu|select_control_RA~12_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[4]~3 .lut_mask = 16'h4000;
defparam \cpu|CPR[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \cpu|CPR[4] (
// Equation(s):
// \cpu|CPR [4] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|CPR[4]~2_combout ) # ((!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|CPR[4]~3_combout )))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|CPR[4]~2_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|CPR[4]~3_combout ),
	.cin(gnd),
	.combout(\cpu|CPR [4]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[4] .lut_mask = 16'h8A88;
defparam \cpu|CPR[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \cpu|CPR[4]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPR [4]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPR[4]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPR[4]~clkctrl .clock_type = "global clock";
defparam \cpu|CPR[4]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \cpu|select_RA|Q[7]~40 (
// Equation(s):
// \cpu|select_RA|Q[7]~40_combout  = (\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[4]~25_combout ) # ((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[5]~22_combout )))) # 
// (!\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q  & (((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[5]~22_combout ))))

	.dataa(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RA[4]~25_combout ),
	.datac(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7]~40 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \cpu|select_RA|Q~41 (
// Equation(s):
// \cpu|select_RA|Q~41_combout  = (\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[2]~30_combout ) # ((\cpu|select_control_RA[2]~32_combout  & \cpu|control_select_control_RA2 [0]))))

	.dataa(\cpu|select_control_RA[2]~30_combout ),
	.datab(\cpu|select_control_RA[2]~32_combout ),
	.datac(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|control_select_control_RA2 [0]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~41 .lut_mask = 16'hE0A0;
defparam \cpu|select_RA|Q~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \cpu|select_RA|Q[7]~42 (
// Equation(s):
// \cpu|select_RA|Q[7]~42_combout  = (\cpu|select_RA|Q[7]~40_combout ) # ((\cpu|select_RA|Q~41_combout ) # ((\cpu|select_control_RA[1]~28_combout  & \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RA[1]~28_combout ),
	.datab(\cpu|select_RA|Q[7]~40_combout ),
	.datac(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_RA|Q~41_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7]~42 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \cpu|select_RA|Q[7]~43 (
// Equation(s):
// \cpu|select_RA|Q[7]~43_combout  = (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[6]~41_combout ) # ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[7]~39_combout )))) # 
// (!\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q  & (((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[7]~39_combout ))))

	.dataa(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RA[6]~41_combout ),
	.datac(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[7]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7]~43 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \cpu|select_RA|Q[7]~44 (
// Equation(s):
// \cpu|select_RA|Q[7]~44_combout  = (\cpu|select_RA|Q[7]~42_combout ) # ((\cpu|select_RA|Q[7]~43_combout ) # ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[3]~42_combout )))

	.dataa(\cpu|select_RA|Q[7]~42_combout ),
	.datab(\cpu|select_RA|Q[7]~43_combout ),
	.datac(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[3]~42_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7]~44 .lut_mask = 16'hFEEE;
defparam \cpu|select_RA|Q[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \cpu|select_B|Q[7]~8 (
// Equation(s):
// \cpu|select_B|Q[7]~8_combout  = (\cpu|select_B|Q[7]~7_combout ) # ((\cpu|select_RA|Q[7]~44_combout  & \cpu|select_B|three_two_translator|15~7_combout ))

	.dataa(gnd),
	.datab(\cpu|select_RA|Q[7]~44_combout ),
	.datac(\cpu|select_B|three_two_translator|15~7_combout ),
	.datad(\cpu|select_B|Q[7]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[7]~8 .lut_mask = 16'hFFC0;
defparam \cpu|select_B|Q[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \cpu|comb_932|Mux9~13 (
// Equation(s):
// \cpu|comb_932|Mux9~13_combout  = (\cpu|select_A|Q[7]~32_combout ) # (\cpu|ALU_S[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[7]~32_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~13 .lut_mask = 16'hFFF0;
defparam \cpu|comb_932|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \cpu|comb_932|Mux9~14 (
// Equation(s):
// \cpu|comb_932|Mux9~14_combout  = (\cpu|comb_932|Mux2~29_combout  & (\cpu|comb_932|Mux2~10_combout  & (!\cpu|select_B|Q[15]~2_combout ))) # (!\cpu|comb_932|Mux2~29_combout  & (((!\cpu|comb_932|Mux9~13_combout )) # (!\cpu|comb_932|Mux2~10_combout )))

	.dataa(\cpu|comb_932|Mux2~29_combout ),
	.datab(\cpu|comb_932|Mux2~10_combout ),
	.datac(\cpu|select_B|Q[15]~2_combout ),
	.datad(\cpu|comb_932|Mux9~13_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~14 .lut_mask = 16'h195D;
defparam \cpu|comb_932|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \cpu|comb_932|Mux9~15 (
// Equation(s):
// \cpu|comb_932|Mux9~15_combout  = (\cpu|comb_932|Mux2~27_combout  & (((\cpu|comb_932|Mux9~14_combout )))) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q[7]~8_combout  $ (((\cpu|select_A|Q[7]~32_combout ) # (!\cpu|comb_932|Mux9~14_combout )))))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|comb_932|Mux9~14_combout ),
	.datac(\cpu|comb_932|Mux2~27_combout ),
	.datad(\cpu|select_B|Q[7]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~15 .lut_mask = 16'hC4CB;
defparam \cpu|comb_932|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \cpu|comb_932|Mux9~16 (
// Equation(s):
// \cpu|comb_932|Mux9~16_combout  = (\cpu|comb_932|Mux9~7_combout  & ((\cpu|select_B|Q[7]~8_combout ) # ((\cpu|comb_932|Mux9~5_combout )))) # (!\cpu|comb_932|Mux9~7_combout  & (((!\cpu|comb_932|Mux9~5_combout  & \cpu|comb_932|Mux9~15_combout ))))

	.dataa(\cpu|select_B|Q[7]~8_combout ),
	.datab(\cpu|comb_932|Mux9~7_combout ),
	.datac(\cpu|comb_932|Mux9~5_combout ),
	.datad(\cpu|comb_932|Mux9~15_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~16 .lut_mask = 16'hCBC8;
defparam \cpu|comb_932|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \cpu|comb_932|Mux9~9 (
// Equation(s):
// \cpu|comb_932|Mux9~9_combout  = (\cpu|select_A|Q[7]~32_combout  & ((\cpu|comb_932|Mux2~28_combout ) # ((\cpu|select_B|Q[7]~8_combout  & \cpu|ALU_S[1]~2_combout )))) # (!\cpu|select_A|Q[7]~32_combout  & (\cpu|comb_932|Mux2~28_combout  & 
// ((\cpu|select_B|Q[7]~8_combout ) # (!\cpu|ALU_S[1]~2_combout ))))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|comb_932|Mux2~28_combout ),
	.datac(\cpu|select_B|Q[7]~8_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~9 .lut_mask = 16'hE8CC;
defparam \cpu|comb_932|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \cpu|comb_932|Mux9~10 (
// Equation(s):
// \cpu|comb_932|Mux9~10_combout  = (\cpu|comb_932|Mux9~9_combout  & (((\cpu|select_B|Q [8]) # (\cpu|ALU_S[1]~2_combout )))) # (!\cpu|comb_932|Mux9~9_combout  & (\cpu|select_B|Q[6]~10_combout  & ((!\cpu|ALU_S[1]~2_combout ))))

	.dataa(\cpu|select_B|Q[6]~10_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|comb_932|Mux9~9_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~10 .lut_mask = 16'hF0CA;
defparam \cpu|comb_932|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[0].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1_combout  $ (\cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2_combout )

	.dataa(gnd),
	.datab(\cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S~1_combout ),
	.datac(gnd),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[0].unit|add|S~0 .lut_mask = 16'h33CC;
defparam \cpu|comb_932|comb_22|union[7].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \cpu|comb_932|Mux9~11 (
// Equation(s):
// \cpu|comb_932|Mux9~11_combout  = (\cpu|comb_932|Mux2~9_combout  & ((\cpu|select_A|Q[6]~36_combout ) # ((\cpu|comb_932|Mux2~8_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & (((!\cpu|comb_932|Mux2~8_combout  & 
// \cpu|comb_932|comb_22|union[7].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|select_A|Q[6]~36_combout ),
	.datab(\cpu|comb_932|Mux2~9_combout ),
	.datac(\cpu|comb_932|Mux2~8_combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~11 .lut_mask = 16'hCBC8;
defparam \cpu|comb_932|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \cpu|comb_932|Mux9~12 (
// Equation(s):
// \cpu|comb_932|Mux9~12_combout  = (\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux9~11_combout  & (\cpu|select_A|Q [8])) # (!\cpu|comb_932|Mux9~11_combout  & ((\cpu|comb_932|Mux9~10_combout ))))) # (!\cpu|comb_932|Mux2~8_combout  & 
// (((\cpu|comb_932|Mux9~11_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_932|Mux2~8_combout ),
	.datac(\cpu|comb_932|Mux9~10_combout ),
	.datad(\cpu|comb_932|Mux9~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~12 .lut_mask = 16'hBBC0;
defparam \cpu|comb_932|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \cpu|comb_932|Mux9~17 (
// Equation(s):
// \cpu|comb_932|Mux9~17_combout  = (\cpu|comb_932|Mux9~16_combout  & ((\cpu|comb_932|Add0~56_combout ) # ((!\cpu|comb_932|Mux9~5_combout )))) # (!\cpu|comb_932|Mux9~16_combout  & (((\cpu|comb_932|Mux9~5_combout  & \cpu|comb_932|Mux9~12_combout ))))

	.dataa(\cpu|comb_932|Mux9~16_combout ),
	.datab(\cpu|comb_932|Add0~56_combout ),
	.datac(\cpu|comb_932|Mux9~5_combout ),
	.datad(\cpu|comb_932|Mux9~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~17 .lut_mask = 16'hDA8A;
defparam \cpu|comb_932|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \cpu|comb_932|Mux9~8 (
// Equation(s):
// \cpu|comb_932|Mux9~8_combout  = (\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Mux2~7_combout  & ((\cpu|comb_932|Add6~14_combout ))) # (!\cpu|comb_932|Mux2~7_combout  & (\cpu|select_A|Q[7]~32_combout ))))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|comb_932|Add6~14_combout ),
	.datac(\cpu|comb_932|Mux2~7_combout ),
	.datad(\cpu|comb_932|Mux2~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~8 .lut_mask = 16'hCA00;
defparam \cpu|comb_932|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \cpu|comb_932|Mux9~18 (
// Equation(s):
// \cpu|comb_932|Mux9~18_combout  = (\cpu|comb_932|Mux9~8_combout ) # ((!\cpu|comb_932|Mux2~6_combout  & \cpu|comb_932|Mux9~17_combout ))

	.dataa(\cpu|comb_932|Mux2~6_combout ),
	.datab(\cpu|comb_932|Mux9~17_combout ),
	.datac(gnd),
	.datad(\cpu|comb_932|Mux9~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux9~18 .lut_mask = 16'hFF44;
defparam \cpu|comb_932|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \cpu|comb_932|F[7] (
// Equation(s):
// \cpu|comb_932|F [7] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [7]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux9~18_combout ))

	.dataa(\cpu|comb_932|Mux9~18_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [7]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [7]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[7] .lut_mask = 16'hFA0A;
defparam \cpu|comb_932|F[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \cpu|IR|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \cpu|select_control_RA~13 (
// Equation(s):
// \cpu|select_control_RA~13_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~13 .lut_mask = 16'hF000;
defparam \cpu|select_control_RA~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \cpu|select_control_RB[6]~15 (
// Equation(s):
// \cpu|select_control_RB[6]~15_combout  = (\cpu|control_select_control_RB2 [0] & (\cpu|select_control_RA~13_combout )) # (!\cpu|control_select_control_RB2 [0] & (((\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA~14_combout ))))

	.dataa(\cpu|select_control_RA~13_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RA~14_combout ),
	.datad(\cpu|control_select_control_RB2 [0]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~15 .lut_mask = 16'hAAC0;
defparam \cpu|select_control_RB[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \cpu|select_control_RB[6]~16 (
// Equation(s):
// \cpu|select_control_RB[6]~16_combout  = (\cpu|select_control_RB[6]~15_combout  & (!\cpu|control_select_control_RB2 [1] & ((!\cpu|control_select_control_RB2 [0]) # (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RB[6]~15_combout ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|control_select_control_RB2 [1]),
	.datad(\cpu|control_select_control_RB2 [0]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~16 .lut_mask = 16'h020A;
defparam \cpu|select_control_RB[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneive_lcell_comb \cpu|select_RB|Q~38 (
// Equation(s):
// \cpu|select_RB|Q~38_combout  = (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~38 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \cpu|select_RB|Q[6]~39 (
// Equation(s):
// \cpu|select_RB|Q[6]~39_combout  = (\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[7]~23_combout ) # ((\cpu|select_control_RB[1]~19_combout  & \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RB[1]~19_combout  & ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[1]~19_combout ),
	.datac(\cpu|select_control_RB[7]~23_combout ),
	.datad(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6]~39 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \cpu|select_RB|Q[6]~37 (
// Equation(s):
// \cpu|select_RB|Q[6]~37_combout  = (\cpu|select_control_RB[4]~14_combout  & ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RB[5]~10_combout  & \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RB[4]~14_combout  & (\cpu|select_control_RB[5]~10_combout  & ((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RB[4]~14_combout ),
	.datab(\cpu|select_control_RB[5]~10_combout ),
	.datac(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6]~37 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \cpu|select_RB|Q[6]~36 (
// Equation(s):
// \cpu|select_RB|Q[6]~36_combout  = (\cpu|select_control_RB[3]~3_combout  & ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[2]~5_combout )))) # 
// (!\cpu|select_control_RB[3]~3_combout  & (((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[2]~5_combout ))))

	.dataa(\cpu|select_control_RB[3]~3_combout ),
	.datab(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6]~36 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \cpu|select_RB|Q[6] (
// Equation(s):
// \cpu|select_RB|Q [6] = (\cpu|select_RB|Q~38_combout ) # ((\cpu|select_RB|Q[6]~39_combout ) # ((\cpu|select_RB|Q[6]~37_combout ) # (\cpu|select_RB|Q[6]~36_combout )))

	.dataa(\cpu|select_RB|Q~38_combout ),
	.datab(\cpu|select_RB|Q[6]~39_combout ),
	.datac(\cpu|select_RB|Q[6]~37_combout ),
	.datad(\cpu|select_RB|Q[6]~36_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [6]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \cpu|select_A|Q[6]~33 (
// Equation(s):
// \cpu|select_A|Q[6]~33_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_control_A [2] & ((\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ))) # (!\cpu|select_control_A [2] & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\cpu|select_A|three_two_translator|15~1_combout ),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~33 .lut_mask = 16'hA820;
defparam \cpu|select_A|Q[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \cpu|select_A|Q[6]~34 (
// Equation(s):
// \cpu|select_A|Q[6]~34_combout  = (\cpu|select_A|Q[6]~33_combout ) # ((\cpu|select_control_A [2] & (!\cpu|select_control_A [1] & \cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_A [2]),
	.datab(\cpu|select_control_A [1]),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_A|Q[6]~33_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~34 .lut_mask = 16'hFF20;
defparam \cpu|select_A|Q[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \cpu|PC|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \cpu|select_A|Q[6]~35 (
// Equation(s):
// \cpu|select_A|Q[6]~35_combout  = (\cpu|select_A|three_two_translator|15~3_combout  & ((\cpu|select_RA|Q[6]~49_combout ) # ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_A|three_two_translator|15~2_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~3_combout  & (((\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_A|three_two_translator|15~2_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~3_combout ),
	.datab(\cpu|select_RA|Q[6]~49_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_A|three_two_translator|15~2_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~35 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \cpu|select_A|Q[6]~36 (
// Equation(s):
// \cpu|select_A|Q[6]~36_combout  = (\cpu|select_A|Q[6]~34_combout ) # ((\cpu|select_A|Q[6]~35_combout ) # ((\cpu|select_RB|Q [6] & \cpu|select_A|three_two_translator|15~0_combout )))

	.dataa(\cpu|select_RB|Q [6]),
	.datab(\cpu|select_A|three_two_translator|15~0_combout ),
	.datac(\cpu|select_A|Q[6]~34_combout ),
	.datad(\cpu|select_A|Q[6]~35_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~36 .lut_mask = 16'hFFF8;
defparam \cpu|select_A|Q[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \cpu|comb_932|Mux10~0 (
// Equation(s):
// \cpu|comb_932|Mux10~0_combout  = (\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Mux2~7_combout  & ((\cpu|comb_932|Add6~12_combout ))) # (!\cpu|comb_932|Mux2~7_combout  & (\cpu|select_A|Q[6]~36_combout ))))

	.dataa(\cpu|select_A|Q[6]~36_combout ),
	.datab(\cpu|comb_932|Mux2~6_combout ),
	.datac(\cpu|comb_932|Add6~12_combout ),
	.datad(\cpu|comb_932|Mux2~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux10~0 .lut_mask = 16'hC088;
defparam \cpu|comb_932|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[0].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2_combout )

	.dataa(\cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[0].unit|add|S~0 .lut_mask = 16'h55AA;
defparam \cpu|comb_932|comb_22|union[6].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \cpu|comb_932|Mux10~1 (
// Equation(s):
// \cpu|comb_932|Mux10~1_combout  = (\cpu|comb_932|Mux2~28_combout  & (((\cpu|select_A|Q[6]~36_combout ) # (\cpu|select_B|Q[6]~10_combout )) # (!\cpu|ALU_S[1]~2_combout ))) # (!\cpu|comb_932|Mux2~28_combout  & (\cpu|ALU_S[1]~2_combout  & 
// (\cpu|select_A|Q[6]~36_combout  & \cpu|select_B|Q[6]~10_combout )))

	.dataa(\cpu|comb_932|Mux2~28_combout ),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|select_A|Q[6]~36_combout ),
	.datad(\cpu|select_B|Q[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux10~1 .lut_mask = 16'hEAA2;
defparam \cpu|comb_932|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \cpu|comb_932|Mux10~2 (
// Equation(s):
// \cpu|comb_932|Mux10~2_combout  = (\cpu|comb_932|Mux10~1_combout  & (((\cpu|select_B|Q[7]~8_combout ) # (\cpu|ALU_S[1]~2_combout )))) # (!\cpu|comb_932|Mux10~1_combout  & (\cpu|select_B|Q[5]~12_combout  & ((!\cpu|ALU_S[1]~2_combout ))))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(\cpu|comb_932|Mux10~1_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux10~2 .lut_mask = 16'hF0CA;
defparam \cpu|comb_932|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \cpu|comb_932|Mux10~3 (
// Equation(s):
// \cpu|comb_932|Mux10~3_combout  = (\cpu|comb_932|Mux2~8_combout  & (((\cpu|comb_932|Mux10~2_combout ) # (\cpu|comb_932|Mux2~9_combout )))) # (!\cpu|comb_932|Mux2~8_combout  & (\cpu|comb_932|comb_22|union[6].row|union[0].unit|add|S~0_combout  & 
// ((!\cpu|comb_932|Mux2~9_combout ))))

	.dataa(\cpu|comb_932|Mux2~8_combout ),
	.datab(\cpu|comb_932|comb_22|union[6].row|union[0].unit|add|S~0_combout ),
	.datac(\cpu|comb_932|Mux10~2_combout ),
	.datad(\cpu|comb_932|Mux2~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux10~3 .lut_mask = 16'hAAE4;
defparam \cpu|comb_932|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \cpu|comb_932|Mux10~4 (
// Equation(s):
// \cpu|comb_932|Mux10~4_combout  = (\cpu|comb_932|Mux2~9_combout  & ((\cpu|comb_932|Mux10~3_combout  & ((\cpu|select_A|Q[7]~32_combout ))) # (!\cpu|comb_932|Mux10~3_combout  & (\cpu|select_A|Q[5]~40_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & 
// (((\cpu|comb_932|Mux10~3_combout ))))

	.dataa(\cpu|comb_932|Mux2~9_combout ),
	.datab(\cpu|select_A|Q[5]~40_combout ),
	.datac(\cpu|select_A|Q[7]~32_combout ),
	.datad(\cpu|comb_932|Mux10~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux10~4 .lut_mask = 16'hF588;
defparam \cpu|comb_932|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \cpu|comb_932|Mux10~5 (
// Equation(s):
// \cpu|comb_932|Mux10~5_combout  = (\cpu|select_A|Q[6]~36_combout ) # (\cpu|ALU_S[1]~2_combout )

	.dataa(\cpu|select_A|Q[6]~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux10~5 .lut_mask = 16'hFFAA;
defparam \cpu|comb_932|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \cpu|comb_932|Mux10~6 (
// Equation(s):
// \cpu|comb_932|Mux10~6_combout  = (\cpu|comb_932|Mux2~29_combout  & (((\cpu|select_B|Q [14] & \cpu|comb_932|Mux2~10_combout )))) # (!\cpu|comb_932|Mux2~29_combout  & (((!\cpu|comb_932|Mux2~10_combout )) # (!\cpu|comb_932|Mux10~5_combout )))

	.dataa(\cpu|comb_932|Mux10~5_combout ),
	.datab(\cpu|select_B|Q [14]),
	.datac(\cpu|comb_932|Mux2~29_combout ),
	.datad(\cpu|comb_932|Mux2~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux10~6 .lut_mask = 16'hC50F;
defparam \cpu|comb_932|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \cpu|comb_932|Mux10~7 (
// Equation(s):
// \cpu|comb_932|Mux10~7_combout  = (\cpu|comb_932|Mux2~27_combout  & (((\cpu|comb_932|Mux10~6_combout )))) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q[6]~10_combout  $ (((\cpu|select_A|Q[6]~36_combout ) # (!\cpu|comb_932|Mux10~6_combout )))))

	.dataa(\cpu|select_A|Q[6]~36_combout ),
	.datab(\cpu|comb_932|Mux2~27_combout ),
	.datac(\cpu|comb_932|Mux10~6_combout ),
	.datad(\cpu|select_B|Q[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux10~7 .lut_mask = 16'hD0E3;
defparam \cpu|comb_932|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \cpu|comb_932|Mux10~8 (
// Equation(s):
// \cpu|comb_932|Mux10~8_combout  = (\cpu|comb_932|Mux9~5_combout  & ((\cpu|comb_932|Mux10~4_combout ) # ((\cpu|comb_932|Mux9~7_combout )))) # (!\cpu|comb_932|Mux9~5_combout  & (((!\cpu|comb_932|Mux9~7_combout  & \cpu|comb_932|Mux10~7_combout ))))

	.dataa(\cpu|comb_932|Mux9~5_combout ),
	.datab(\cpu|comb_932|Mux10~4_combout ),
	.datac(\cpu|comb_932|Mux9~7_combout ),
	.datad(\cpu|comb_932|Mux10~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux10~8 .lut_mask = 16'hADA8;
defparam \cpu|comb_932|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \cpu|comb_932|Mux10~9 (
// Equation(s):
// \cpu|comb_932|Mux10~9_combout  = (\cpu|comb_932|Mux9~7_combout  & ((\cpu|comb_932|Mux10~8_combout  & (\cpu|comb_932|Add0~51_combout )) # (!\cpu|comb_932|Mux10~8_combout  & ((\cpu|select_B|Q[6]~10_combout ))))) # (!\cpu|comb_932|Mux9~7_combout  & 
// (\cpu|comb_932|Mux10~8_combout ))

	.dataa(\cpu|comb_932|Mux9~7_combout ),
	.datab(\cpu|comb_932|Mux10~8_combout ),
	.datac(\cpu|comb_932|Add0~51_combout ),
	.datad(\cpu|select_B|Q[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux10~9 .lut_mask = 16'hE6C4;
defparam \cpu|comb_932|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \cpu|comb_932|Mux10~10 (
// Equation(s):
// \cpu|comb_932|Mux10~10_combout  = (\cpu|comb_932|Mux10~0_combout ) # ((!\cpu|comb_932|Mux2~6_combout  & \cpu|comb_932|Mux10~9_combout ))

	.dataa(\cpu|comb_932|Mux10~0_combout ),
	.datab(\cpu|comb_932|Mux2~6_combout ),
	.datac(gnd),
	.datad(\cpu|comb_932|Mux10~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux10~10 .lut_mask = 16'hBBAA;
defparam \cpu|comb_932|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \cpu|comb_932|F[6] (
// Equation(s):
// \cpu|comb_932|F [6] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [6]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux10~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux10~10_combout ),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [6]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [6]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[6] .lut_mask = 16'hFC0C;
defparam \cpu|comb_932|F[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \cpu|IR|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \cpu|select_control_RA[2]~10 (
// Equation(s):
// \cpu|select_control_RA[2]~10_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~10 .lut_mask = 16'h000C;
defparam \cpu|select_control_RA[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \cpu|select_control_RA[2]~32 (
// Equation(s):
// \cpu|select_control_RA[2]~32_combout  = (\cpu|control_select_control_RA2 [1] & (\cpu|select_control_RA[2]~31_combout  & (!\cpu|select_control_RA_from_microInstruction3[0]~2_combout ))) # (!\cpu|control_select_control_RA2 [1] & 
// ((\cpu|select_control_RA[2]~10_combout ) # ((\cpu|select_control_RA[2]~31_combout  & !\cpu|select_control_RA_from_microInstruction3[0]~2_combout ))))

	.dataa(\cpu|control_select_control_RA2 [1]),
	.datab(\cpu|select_control_RA[2]~31_combout ),
	.datac(\cpu|select_control_RA_from_microInstruction3[0]~2_combout ),
	.datad(\cpu|select_control_RA[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~32 .lut_mask = 16'h5D0C;
defparam \cpu|select_control_RA[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \cpu|select_control_RA[2]~33 (
// Equation(s):
// \cpu|select_control_RA[2]~33_combout  = (\cpu|select_control_RA[2]~30_combout ) # ((\cpu|select_control_RA[2]~32_combout  & \cpu|control_select_control_RA2 [0]))

	.dataa(gnd),
	.datab(\cpu|select_control_RA[2]~32_combout ),
	.datac(\cpu|select_control_RA[2]~30_combout ),
	.datad(\cpu|control_select_control_RA2 [0]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~33 .lut_mask = 16'hFCF0;
defparam \cpu|select_control_RA[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \cpu|select_RA|Q[1]~71 (
// Equation(s):
// \cpu|select_RA|Q[1]~71_combout  = (\cpu|select_control_RA[1]~28_combout  & ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[2]~33_combout  & \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[1]~28_combout  & (\cpu|select_control_RA[2]~33_combout  & (\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[1]~28_combout ),
	.datab(\cpu|select_control_RA[2]~33_combout ),
	.datac(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[1]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[1]~71 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[1]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneive_lcell_comb \cpu|select_RA|Q~72 (
// Equation(s):
// \cpu|select_RA|Q~72_combout  = (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA~35_combout ) # ((\cpu|select_control_RA~45_combout ) # (\cpu|select_control_RA~34_combout ))))

	.dataa(\cpu|select_control_RA~35_combout ),
	.datab(\cpu|select_control_RA~45_combout ),
	.datac(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~72 .lut_mask = 16'hF0E0;
defparam \cpu|select_RA|Q~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \cpu|select_RA|Q[1]~70 (
// Equation(s):
// \cpu|select_RA|Q[1]~70_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[5]~22_combout ) # ((\cpu|select_control_RA[4]~25_combout  & \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RA[4]~25_combout  & (\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RA[4]~25_combout ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[1]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[1]~70 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[1]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneive_lcell_comb \cpu|select_RA|Q[1]~73 (
// Equation(s):
// \cpu|select_RA|Q[1]~73_combout  = (\cpu|select_control_RA[6]~41_combout  & ((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[7]~39_combout  & \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[6]~41_combout  & (\cpu|select_control_RA[7]~39_combout  & (\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[6]~41_combout ),
	.datab(\cpu|select_control_RA[7]~39_combout ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[1]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[1]~73 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[1]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneive_lcell_comb \cpu|select_RA|Q[1]~74 (
// Equation(s):
// \cpu|select_RA|Q[1]~74_combout  = (\cpu|select_RA|Q[1]~71_combout ) # ((\cpu|select_RA|Q~72_combout ) # ((\cpu|select_RA|Q[1]~70_combout ) # (\cpu|select_RA|Q[1]~73_combout )))

	.dataa(\cpu|select_RA|Q[1]~71_combout ),
	.datab(\cpu|select_RA|Q~72_combout ),
	.datac(\cpu|select_RA|Q[1]~70_combout ),
	.datad(\cpu|select_RA|Q[1]~73_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[1]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[1]~74 .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[1]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \cpu|select_B|Q[1]~26 (
// Equation(s):
// \cpu|select_B|Q[1]~26_combout  = (\cpu|make_clock|Wx [1] & ((\cpu|select_control_B[0]~23_combout  & ((\cpu|select_RB|Q [1]))) # (!\cpu|select_control_B[0]~23_combout  & (\cpu|select_RA|Q[1]~74_combout )))) # (!\cpu|make_clock|Wx [1] & 
// (\cpu|select_RA|Q[1]~74_combout ))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|select_RA|Q[1]~74_combout ),
	.datac(\cpu|select_control_B[0]~23_combout ),
	.datad(\cpu|select_RB|Q [1]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~26 .lut_mask = 16'hEC4C;
defparam \cpu|select_B|Q[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \cpu|comb_932|Add0~16 (
// Equation(s):
// \cpu|comb_932|Add0~16_combout  = (\cpu|ALU_S [2] & ((\cpu|ALU_S[1]~2_combout  & (\cpu|select_B|Q[1]~26_combout )) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|select_A|Q[1]~61_combout ))))) # (!\cpu|ALU_S [2] & (((\cpu|select_A|Q[1]~61_combout ))))

	.dataa(\cpu|select_B|Q[1]~26_combout ),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|select_A|Q[1]~61_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~16 .lut_mask = 16'hBF80;
defparam \cpu|comb_932|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \cpu|comb_932|Add0~17 (
// Equation(s):
// \cpu|comb_932|Add0~17_combout  = (\cpu|comb_932|Add0~5_combout  & ((\cpu|comb_932|Add0~7_combout  & (\cpu|comb_932|Add0~16_combout )) # (!\cpu|comb_932|Add0~7_combout  & ((\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q )))))

	.dataa(\cpu|comb_932|Add0~16_combout ),
	.datab(\cpu|comb_932|Add0~5_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|comb_932|Add0~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~17 .lut_mask = 16'h88C0;
defparam \cpu|comb_932|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \cpu|comb_932|Add0~18 (
// Equation(s):
// \cpu|comb_932|Add0~18_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add0~17_combout ) # ((!\cpu|comb_932|Add0~5_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|comb_932|Add0~5_combout ),
	.datab(\cpu|comb_932|Add0~17_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ALU_S[3]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~18 .lut_mask = 16'h00DC;
defparam \cpu|comb_932|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \cpu|comb_932|Add0~19 (
// Equation(s):
// \cpu|comb_932|Add0~19_combout  = (\cpu|comb_932|Add0~18_combout ) # ((\cpu|comb_932|Add6~2_combout  & \cpu|ALU_S[3]~11_combout ))

	.dataa(\cpu|comb_932|Add0~18_combout ),
	.datab(\cpu|comb_932|Add6~2_combout ),
	.datac(gnd),
	.datad(\cpu|ALU_S[3]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~19 .lut_mask = 16'hEEAA;
defparam \cpu|comb_932|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \cpu|comb_932|Mux15~5 (
// Equation(s):
// \cpu|comb_932|Mux15~5_combout  = (\cpu|ALU_S[1]~2_combout ) # (\cpu|select_A|Q[1]~62_combout )

	.dataa(\cpu|ALU_S[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_A|Q[1]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux15~5 .lut_mask = 16'hFFAA;
defparam \cpu|comb_932|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \cpu|comb_932|Mux15~6 (
// Equation(s):
// \cpu|comb_932|Mux15~6_combout  = (\cpu|comb_932|Mux2~29_combout  & (\cpu|comb_932|Mux2~10_combout  & (\cpu|select_B|Q [9]))) # (!\cpu|comb_932|Mux2~29_combout  & (((!\cpu|comb_932|Mux15~5_combout )) # (!\cpu|comb_932|Mux2~10_combout )))

	.dataa(\cpu|comb_932|Mux2~29_combout ),
	.datab(\cpu|comb_932|Mux2~10_combout ),
	.datac(\cpu|select_B|Q [9]),
	.datad(\cpu|comb_932|Mux15~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux15~6 .lut_mask = 16'h91D5;
defparam \cpu|comb_932|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \cpu|comb_932|Mux15~7 (
// Equation(s):
// \cpu|comb_932|Mux15~7_combout  = (\cpu|comb_932|Mux2~27_combout  & (((\cpu|comb_932|Mux15~6_combout )))) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q[1]~27_combout  $ (((\cpu|select_A|Q[1]~62_combout ) # (!\cpu|comb_932|Mux15~6_combout )))))

	.dataa(\cpu|select_B|Q[1]~27_combout ),
	.datab(\cpu|select_A|Q[1]~62_combout ),
	.datac(\cpu|comb_932|Mux15~6_combout ),
	.datad(\cpu|comb_932|Mux2~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux15~7 .lut_mask = 16'hF065;
defparam \cpu|comb_932|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \cpu|comb_932|Mux15~8 (
// Equation(s):
// \cpu|comb_932|Mux15~8_combout  = (\cpu|comb_932|Mux9~5_combout  & (((\cpu|comb_932|Mux9~7_combout )))) # (!\cpu|comb_932|Mux9~5_combout  & ((\cpu|comb_932|Mux9~7_combout  & ((\cpu|select_B|Q[1]~27_combout ))) # (!\cpu|comb_932|Mux9~7_combout  & 
// (\cpu|comb_932|Mux15~7_combout ))))

	.dataa(\cpu|comb_932|Mux15~7_combout ),
	.datab(\cpu|comb_932|Mux9~5_combout ),
	.datac(\cpu|comb_932|Mux9~7_combout ),
	.datad(\cpu|select_B|Q[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux15~8 .lut_mask = 16'hF2C2;
defparam \cpu|comb_932|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[0].unit|add|S~0_combout  = (\cpu|select_B|Q[0]~31_combout  & (\cpu|select_A|Q[1]~62_combout  $ (((\cpu|select_A|Q[0]~68_combout  & \cpu|select_B|Q[1]~27_combout ))))) # (!\cpu|select_B|Q[0]~31_combout  & 
// (\cpu|select_A|Q[0]~68_combout  & (\cpu|select_B|Q[1]~27_combout )))

	.dataa(\cpu|select_B|Q[0]~31_combout ),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(\cpu|select_B|Q[1]~27_combout ),
	.datad(\cpu|select_A|Q[1]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[0].unit|add|S~0 .lut_mask = 16'h6AC0;
defparam \cpu|comb_932|comb_22|union[1].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \cpu|comb_932|Mux15~3 (
// Equation(s):
// \cpu|comb_932|Mux15~3_combout  = (\cpu|comb_932|Mux2~8_combout  & (((\cpu|comb_932|Mux2~9_combout )))) # (!\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux2~9_combout  & (\cpu|select_A|Q[0]~68_combout )) # (!\cpu|comb_932|Mux2~9_combout  & 
// ((\cpu|comb_932|comb_22|union[1].row|union[0].unit|add|S~0_combout )))))

	.dataa(\cpu|comb_932|Mux2~8_combout ),
	.datab(\cpu|select_A|Q[0]~68_combout ),
	.datac(\cpu|comb_932|comb_22|union[1].row|union[0].unit|add|S~0_combout ),
	.datad(\cpu|comb_932|Mux2~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux15~3 .lut_mask = 16'hEE50;
defparam \cpu|comb_932|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \cpu|comb_932|F~1 (
// Equation(s):
// \cpu|comb_932|F~1_combout  = (\cpu|select_A|Q[1]~62_combout ) # (\cpu|select_B|Q[1]~27_combout )

	.dataa(gnd),
	.datab(\cpu|select_A|Q[1]~62_combout ),
	.datac(\cpu|select_B|Q[1]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F~1 .lut_mask = 16'hFCFC;
defparam \cpu|comb_932|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \cpu|comb_932|Mux15~1 (
// Equation(s):
// \cpu|comb_932|Mux15~1_combout  = (\cpu|comb_932|Mux2~28_combout  & (((\cpu|ALU_S[1]~2_combout )))) # (!\cpu|comb_932|Mux2~28_combout  & ((\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|F~0_combout ))) # (!\cpu|ALU_S[1]~2_combout  & 
// (\cpu|select_B|Q[0]~31_combout ))))

	.dataa(\cpu|select_B|Q[0]~31_combout ),
	.datab(\cpu|comb_932|Mux2~28_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|comb_932|F~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux15~1 .lut_mask = 16'hF2C2;
defparam \cpu|comb_932|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \cpu|comb_932|Mux15~2 (
// Equation(s):
// \cpu|comb_932|Mux15~2_combout  = (\cpu|comb_932|Mux2~28_combout  & ((\cpu|comb_932|Mux15~1_combout  & (\cpu|comb_932|F~1_combout )) # (!\cpu|comb_932|Mux15~1_combout  & ((\cpu|select_B|Q[2]~23_combout ))))) # (!\cpu|comb_932|Mux2~28_combout  & 
// (((\cpu|comb_932|Mux15~1_combout ))))

	.dataa(\cpu|comb_932|F~1_combout ),
	.datab(\cpu|select_B|Q[2]~23_combout ),
	.datac(\cpu|comb_932|Mux2~28_combout ),
	.datad(\cpu|comb_932|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux15~2 .lut_mask = 16'hAFC0;
defparam \cpu|comb_932|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \cpu|comb_932|Mux15~4 (
// Equation(s):
// \cpu|comb_932|Mux15~4_combout  = (\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux15~3_combout  & (\cpu|select_A|Q[2]~57_combout )) # (!\cpu|comb_932|Mux15~3_combout  & ((\cpu|comb_932|Mux15~2_combout ))))) # (!\cpu|comb_932|Mux2~8_combout  & 
// (\cpu|comb_932|Mux15~3_combout ))

	.dataa(\cpu|comb_932|Mux2~8_combout ),
	.datab(\cpu|comb_932|Mux15~3_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|Mux15~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux15~4 .lut_mask = 16'hE6C4;
defparam \cpu|comb_932|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \cpu|comb_932|Mux15~9 (
// Equation(s):
// \cpu|comb_932|Mux15~9_combout  = (\cpu|comb_932|Mux9~5_combout  & ((\cpu|comb_932|Mux15~8_combout  & (\cpu|comb_932|Add0~20_combout )) # (!\cpu|comb_932|Mux15~8_combout  & ((\cpu|comb_932|Mux15~4_combout ))))) # (!\cpu|comb_932|Mux9~5_combout  & 
// (((\cpu|comb_932|Mux15~8_combout ))))

	.dataa(\cpu|comb_932|Add0~20_combout ),
	.datab(\cpu|comb_932|Mux9~5_combout ),
	.datac(\cpu|comb_932|Mux15~8_combout ),
	.datad(\cpu|comb_932|Mux15~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux15~9 .lut_mask = 16'hBCB0;
defparam \cpu|comb_932|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \cpu|comb_932|Mux15~0 (
// Equation(s):
// \cpu|comb_932|Mux15~0_combout  = (\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Mux2~7_combout  & (\cpu|comb_932|Add6~2_combout )) # (!\cpu|comb_932|Mux2~7_combout  & ((\cpu|select_A|Q[1]~62_combout )))))

	.dataa(\cpu|comb_932|Add6~2_combout ),
	.datab(\cpu|select_A|Q[1]~62_combout ),
	.datac(\cpu|comb_932|Mux2~7_combout ),
	.datad(\cpu|comb_932|Mux2~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux15~0 .lut_mask = 16'hAC00;
defparam \cpu|comb_932|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \cpu|comb_932|Mux15~10 (
// Equation(s):
// \cpu|comb_932|Mux15~10_combout  = (\cpu|comb_932|Mux15~0_combout ) # ((!\cpu|comb_932|Mux2~6_combout  & \cpu|comb_932|Mux15~9_combout ))

	.dataa(\cpu|comb_932|Mux2~6_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|Mux15~9_combout ),
	.datad(\cpu|comb_932|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux15~10 .lut_mask = 16'hFF50;
defparam \cpu|comb_932|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \cpu|comb_932|F[1] (
// Equation(s):
// \cpu|comb_932|F [1] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [1]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux15~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux15~10_combout ),
	.datac(\cpu|comb_932|F [1]),
	.datad(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu|comb_932|F [1]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[1] .lut_mask = 16'hF0CC;
defparam \cpu|comb_932|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hB8B8;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hEE22;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hEE22;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFC30;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFC30;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFC30;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hF0E2;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hCFC0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hFC10;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hFFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hFC22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'h0033;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h0505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 .lut_mask = 16'hDCCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h0944;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'hCC22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'hC0EA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0A00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'hA222;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'h141F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .lut_mask = 16'h1213;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'hFF40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .lut_mask = 16'h0371;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'h3265;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hE0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h2767;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hCC88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \cpu|select_A|Q[4]~44 (
// Equation(s):
// \cpu|select_A|Q[4]~44_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [4]) # ((\cpu|select_A|Q[4]~43_combout )))) # (!\cpu|select_A|three_two_translator|15~1_combout  & 
// (((\cpu|select_RA|Q[4]~59_combout  & !\cpu|select_A|Q[4]~43_combout ))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\cpu|select_A|three_two_translator|15~1_combout ),
	.datac(\cpu|select_RA|Q[4]~59_combout ),
	.datad(\cpu|select_A|Q[4]~43_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~44 .lut_mask = 16'hCCB8;
defparam \cpu|select_A|Q[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \cpu|select_A|Q[4]~45 (
// Equation(s):
// \cpu|select_A|Q[4]~45_combout  = (\cpu|select_A|Q[4]~43_combout  & ((\cpu|select_A|Q[4]~44_combout  & (\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q )) # (!\cpu|select_A|Q[4]~44_combout  & ((\cpu|select_RB|Q [4]))))) # (!\cpu|select_A|Q[4]~43_combout  & 
// (\cpu|select_A|Q[4]~44_combout ))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|select_A|Q[4]~44_combout ),
	.datac(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_RB|Q [4]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~45 .lut_mask = 16'hE6C4;
defparam \cpu|select_A|Q[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \cpu|select_A|Q[4]~47 (
// Equation(s):
// \cpu|select_A|Q[4]~47_combout  = (\cpu|select_A|Q[4]~42_combout ) # ((\cpu|select_A|Q[4]~41_combout ) # ((\cpu|select_A|Q[0]~46_combout  & \cpu|select_A|Q[4]~45_combout )))

	.dataa(\cpu|select_A|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q[0]~46_combout ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|select_A|Q[4]~45_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~47 .lut_mask = 16'hFEFA;
defparam \cpu|select_A|Q[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \cpu|comb_932|Mux12~0 (
// Equation(s):
// \cpu|comb_932|Mux12~0_combout  = (\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Mux2~7_combout  & ((\cpu|comb_932|Add6~8_combout ))) # (!\cpu|comb_932|Mux2~7_combout  & (\cpu|select_A|Q[4]~47_combout ))))

	.dataa(\cpu|select_A|Q[4]~47_combout ),
	.datab(\cpu|comb_932|Mux2~6_combout ),
	.datac(\cpu|comb_932|Add6~8_combout ),
	.datad(\cpu|comb_932|Mux2~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux12~0 .lut_mask = 16'hC088;
defparam \cpu|comb_932|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \cpu|comb_932|Mux12~5 (
// Equation(s):
// \cpu|comb_932|Mux12~5_combout  = (\cpu|select_A|Q[4]~47_combout ) # (\cpu|ALU_S[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[4]~47_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux12~5 .lut_mask = 16'hFFF0;
defparam \cpu|comb_932|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \cpu|comb_932|Mux12~6 (
// Equation(s):
// \cpu|comb_932|Mux12~6_combout  = (\cpu|comb_932|Mux2~10_combout  & ((\cpu|comb_932|Mux2~29_combout  & ((\cpu|select_B|Q [12]))) # (!\cpu|comb_932|Mux2~29_combout  & (!\cpu|comb_932|Mux12~5_combout )))) # (!\cpu|comb_932|Mux2~10_combout  & 
// (((!\cpu|comb_932|Mux2~29_combout ))))

	.dataa(\cpu|comb_932|Mux2~10_combout ),
	.datab(\cpu|comb_932|Mux12~5_combout ),
	.datac(\cpu|comb_932|Mux2~29_combout ),
	.datad(\cpu|select_B|Q [12]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux12~6 .lut_mask = 16'hA707;
defparam \cpu|comb_932|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \cpu|comb_932|Mux12~7 (
// Equation(s):
// \cpu|comb_932|Mux12~7_combout  = (\cpu|comb_932|Mux2~27_combout  & (((\cpu|comb_932|Mux12~6_combout )))) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q[4]~16_combout  $ (((\cpu|select_A|Q[4]~47_combout ) # (!\cpu|comb_932|Mux12~6_combout )))))

	.dataa(\cpu|select_A|Q[4]~47_combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|comb_932|Mux2~27_combout ),
	.datad(\cpu|comb_932|Mux12~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux12~7 .lut_mask = 16'hF603;
defparam \cpu|comb_932|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[0].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[0].unit|add|S~0 .lut_mask = 16'h0FF0;
defparam \cpu|comb_932|comb_22|union[4].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \cpu|comb_932|Mux12~1 (
// Equation(s):
// \cpu|comb_932|Mux12~1_combout  = (\cpu|comb_932|Mux2~28_combout  & ((\cpu|select_B|Q[4]~16_combout ) # ((\cpu|select_A|Q[4]~47_combout ) # (!\cpu|ALU_S[1]~2_combout )))) # (!\cpu|comb_932|Mux2~28_combout  & (\cpu|select_B|Q[4]~16_combout  & 
// (\cpu|select_A|Q[4]~47_combout  & \cpu|ALU_S[1]~2_combout )))

	.dataa(\cpu|comb_932|Mux2~28_combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|select_A|Q[4]~47_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux12~1 .lut_mask = 16'hE8AA;
defparam \cpu|comb_932|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \cpu|comb_932|Mux12~2 (
// Equation(s):
// \cpu|comb_932|Mux12~2_combout  = (\cpu|ALU_S[1]~2_combout  & (((\cpu|comb_932|Mux12~1_combout )))) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|Mux12~1_combout  & (\cpu|select_B|Q[5]~12_combout )) # (!\cpu|comb_932|Mux12~1_combout  & 
// ((\cpu|select_B|Q[3]~19_combout )))))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|Mux12~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux12~2 .lut_mask = 16'hEE30;
defparam \cpu|comb_932|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \cpu|comb_932|Mux12~3 (
// Equation(s):
// \cpu|comb_932|Mux12~3_combout  = (\cpu|comb_932|Mux2~9_combout  & (((\cpu|comb_932|Mux2~8_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & ((\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux12~2_combout ))) # (!\cpu|comb_932|Mux2~8_combout  & 
// (\cpu|comb_932|comb_22|union[4].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_932|Mux2~9_combout ),
	.datab(\cpu|comb_932|comb_22|union[4].row|union[0].unit|add|S~0_combout ),
	.datac(\cpu|comb_932|Mux2~8_combout ),
	.datad(\cpu|comb_932|Mux12~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux12~3 .lut_mask = 16'hF4A4;
defparam \cpu|comb_932|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \cpu|comb_932|Mux12~4 (
// Equation(s):
// \cpu|comb_932|Mux12~4_combout  = (\cpu|comb_932|Mux2~9_combout  & ((\cpu|comb_932|Mux12~3_combout  & (\cpu|select_A|Q[5]~40_combout )) # (!\cpu|comb_932|Mux12~3_combout  & ((\cpu|select_A|Q[3]~52_combout ))))) # (!\cpu|comb_932|Mux2~9_combout  & 
// (((\cpu|comb_932|Mux12~3_combout ))))

	.dataa(\cpu|comb_932|Mux2~9_combout ),
	.datab(\cpu|select_A|Q[5]~40_combout ),
	.datac(\cpu|select_A|Q[3]~52_combout ),
	.datad(\cpu|comb_932|Mux12~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux12~4 .lut_mask = 16'hDDA0;
defparam \cpu|comb_932|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \cpu|comb_932|Mux12~8 (
// Equation(s):
// \cpu|comb_932|Mux12~8_combout  = (\cpu|comb_932|Mux9~7_combout  & (((\cpu|comb_932|Mux9~5_combout )))) # (!\cpu|comb_932|Mux9~7_combout  & ((\cpu|comb_932|Mux9~5_combout  & ((\cpu|comb_932|Mux12~4_combout ))) # (!\cpu|comb_932|Mux9~5_combout  & 
// (\cpu|comb_932|Mux12~7_combout ))))

	.dataa(\cpu|comb_932|Mux12~7_combout ),
	.datab(\cpu|comb_932|Mux9~7_combout ),
	.datac(\cpu|comb_932|Mux12~4_combout ),
	.datad(\cpu|comb_932|Mux9~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux12~8 .lut_mask = 16'hFC22;
defparam \cpu|comb_932|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \cpu|comb_932|Mux12~9 (
// Equation(s):
// \cpu|comb_932|Mux12~9_combout  = (\cpu|comb_932|Mux9~7_combout  & ((\cpu|comb_932|Mux12~8_combout  & ((\cpu|comb_932|Add0~41_combout ))) # (!\cpu|comb_932|Mux12~8_combout  & (\cpu|select_B|Q[4]~16_combout )))) # (!\cpu|comb_932|Mux9~7_combout  & 
// (((\cpu|comb_932|Mux12~8_combout ))))

	.dataa(\cpu|select_B|Q[4]~16_combout ),
	.datab(\cpu|comb_932|Mux9~7_combout ),
	.datac(\cpu|comb_932|Mux12~8_combout ),
	.datad(\cpu|comb_932|Add0~41_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux12~9 .lut_mask = 16'hF838;
defparam \cpu|comb_932|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \cpu|comb_932|Mux12~10 (
// Equation(s):
// \cpu|comb_932|Mux12~10_combout  = (\cpu|comb_932|Mux12~0_combout ) # ((!\cpu|comb_932|Mux2~6_combout  & \cpu|comb_932|Mux12~9_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux12~0_combout ),
	.datac(\cpu|comb_932|Mux2~6_combout ),
	.datad(\cpu|comb_932|Mux12~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux12~10 .lut_mask = 16'hCFCC;
defparam \cpu|comb_932|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \cpu|comb_932|F[4] (
// Equation(s):
// \cpu|comb_932|F [4] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [4]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux12~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux12~10_combout ),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [4]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [4]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[4] .lut_mask = 16'hFC0C;
defparam \cpu|comb_932|F[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \cpu|IR|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \cpu|select_control_RA~26 (
// Equation(s):
// \cpu|select_control_RA~26_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RA~17_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_control_RA~17_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~26 .lut_mask = 16'h1000;
defparam \cpu|select_control_RA~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \cpu|select_control_RA~44 (
// Equation(s):
// \cpu|select_control_RA~44_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|select_control_two_Four1|B[0]~0_combout  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & !\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_two_Four1|B[0]~0_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~44 .lut_mask = 16'h0002;
defparam \cpu|select_control_RA~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \cpu|select_control_RA[1]~28 (
// Equation(s):
// \cpu|select_control_RA[1]~28_combout  = (\cpu|select_control_RA~26_combout ) # ((\cpu|select_control_RA~44_combout ) # ((\cpu|select_control_RA~27_combout  & \cpu|select_control_RA~15_combout )))

	.dataa(\cpu|select_control_RA~27_combout ),
	.datab(\cpu|select_control_RA~26_combout ),
	.datac(\cpu|select_control_RA~15_combout ),
	.datad(\cpu|select_control_RA~44_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[1]~28 .lut_mask = 16'hFFEC;
defparam \cpu|select_control_RA[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \cpu|select_RA|Q[9]~30 (
// Equation(s):
// \cpu|select_RA|Q[9]~30_combout  = (\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[4]~25_combout ) # ((\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[5]~22_combout )))) # 
// (!\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q  & (((\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[5]~22_combout ))))

	.dataa(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RA[4]~25_combout ),
	.datac(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9]~30 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \cpu|select_RA|Q~31 (
// Equation(s):
// \cpu|select_RA|Q~31_combout  = (\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[2]~30_combout ) # ((\cpu|select_control_RA[2]~32_combout  & \cpu|control_select_control_RA2 [0]))))

	.dataa(\cpu|select_control_RA[2]~30_combout ),
	.datab(\cpu|select_control_RA[2]~32_combout ),
	.datac(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|control_select_control_RA2 [0]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~31 .lut_mask = 16'hE0A0;
defparam \cpu|select_RA|Q~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \cpu|select_RA|Q[9]~32 (
// Equation(s):
// \cpu|select_RA|Q[9]~32_combout  = (\cpu|select_RA|Q[9]~30_combout ) # ((\cpu|select_RA|Q~31_combout ) # ((\cpu|select_control_RA[1]~28_combout  & \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[1]~28_combout ),
	.datab(\cpu|select_RA|Q[9]~30_combout ),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_RA|Q~31_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9]~32 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \cpu|select_RA|Q[9]~33 (
// Equation(s):
// \cpu|select_RA|Q[9]~33_combout  = (\cpu|select_control_RA[7]~39_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[6]~41_combout  & \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[7]~39_combout  & (\cpu|select_control_RA[6]~41_combout  & ((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RA[7]~39_combout ),
	.datab(\cpu|select_control_RA[6]~41_combout ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9]~33 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \cpu|select_RA|Q[9]~34 (
// Equation(s):
// \cpu|select_RA|Q[9]~34_combout  = (\cpu|select_RA|Q[9]~32_combout ) # ((\cpu|select_RA|Q[9]~33_combout ) # ((\cpu|select_control_RA[3]~42_combout  & \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_RA|Q[9]~32_combout ),
	.datab(\cpu|select_control_RA[3]~42_combout ),
	.datac(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_RA|Q[9]~33_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9]~34 .lut_mask = 16'hFFEA;
defparam \cpu|select_RA|Q[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \cpu|select_A|Q~71 (
// Equation(s):
// \cpu|select_A|Q~71_combout  = (!\cpu|select_control_A [1] & (!\cpu|select_control_A [2] & (\cpu|select_RA|Q[9]~34_combout  & !\cpu|select_control_A[0]~10_combout )))

	.dataa(\cpu|select_control_A [1]),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_RA|Q[9]~34_combout ),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q~71 .lut_mask = 16'h0010;
defparam \cpu|select_A|Q~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \cpu|select_A|Q~22 (
// Equation(s):
// \cpu|select_A|Q~22_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_A [2] & (!\cpu|select_control_A [1] & \cpu|select_control_A[0]~10_combout )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_control_A [1]),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q~22 .lut_mask = 16'h0800;
defparam \cpu|select_A|Q~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \cpu|PC|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \cpu|select_A|Q[9]~23 (
// Equation(s):
// \cpu|select_A|Q[9]~23_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_control_A [2] & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ))) # (!\cpu|select_control_A [2] & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [9]))))

	.dataa(\cpu|select_A|three_two_translator|15~1_combout ),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[9]~23 .lut_mask = 16'hA820;
defparam \cpu|select_A|Q[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \cpu|select_A|Q[9]~24 (
// Equation(s):
// \cpu|select_A|Q[9]~24_combout  = (\cpu|select_A|Q~22_combout ) # ((\cpu|select_A|Q[9]~23_combout ) # ((\cpu|select_A|three_two_translator|15~2_combout  & \cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_A|three_two_translator|15~2_combout ),
	.datab(\cpu|select_A|Q~22_combout ),
	.datac(\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_A|Q[9]~23_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[9]~24 .lut_mask = 16'hFFEC;
defparam \cpu|select_A|Q[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \cpu|select_A|Q[9] (
// Equation(s):
// \cpu|select_A|Q [9] = (\cpu|select_A|Q~71_combout ) # ((\cpu|select_A|Q[9]~24_combout ) # ((\cpu|select_RB|Q [9] & \cpu|select_A|three_two_translator|15~0_combout )))

	.dataa(\cpu|select_A|Q~71_combout ),
	.datab(\cpu|select_RB|Q [9]),
	.datac(\cpu|select_A|Q[9]~24_combout ),
	.datad(\cpu|select_A|three_two_translator|15~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q [9]),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[9] .lut_mask = 16'hFEFA;
defparam \cpu|select_A|Q[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \cpu|comb_932|Mux7~4 (
// Equation(s):
// \cpu|comb_932|Mux7~4_combout  = (\cpu|select_A|Q [9] & ((\cpu|comb_932|Mux2~28_combout ) # ((\cpu|select_B|Q [9] & \cpu|ALU_S[1]~2_combout )))) # (!\cpu|select_A|Q [9] & (\cpu|comb_932|Mux2~28_combout  & ((\cpu|select_B|Q [9]) # (!\cpu|ALU_S[1]~2_combout 
// ))))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|comb_932|Mux2~28_combout ),
	.datac(\cpu|select_B|Q [9]),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux7~4 .lut_mask = 16'hE8CC;
defparam \cpu|comb_932|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \cpu|comb_932|Mux7~5 (
// Equation(s):
// \cpu|comb_932|Mux7~5_combout  = (\cpu|comb_932|Mux7~4_combout  & ((\cpu|select_B|Q [10]) # ((\cpu|ALU_S[1]~2_combout )))) # (!\cpu|comb_932|Mux7~4_combout  & (((\cpu|select_B|Q [8] & !\cpu|ALU_S[1]~2_combout ))))

	.dataa(\cpu|comb_932|Mux7~4_combout ),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|select_B|Q [8]),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux7~5 .lut_mask = 16'hAAD8;
defparam \cpu|comb_932|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[0].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2_combout  $ (\cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[0].unit|add|S~0 .lut_mask = 16'h0FF0;
defparam \cpu|comb_932|comb_22|union[9].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \cpu|comb_932|Mux7~6 (
// Equation(s):
// \cpu|comb_932|Mux7~6_combout  = (\cpu|comb_932|Mux2~9_combout  & (((\cpu|select_A|Q [8]) # (\cpu|comb_932|Mux2~8_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & (\cpu|comb_932|comb_22|union[9].row|union[0].unit|add|S~0_combout  & 
// ((!\cpu|comb_932|Mux2~8_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[9].row|union[0].unit|add|S~0_combout ),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|comb_932|Mux2~9_combout ),
	.datad(\cpu|comb_932|Mux2~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux7~6 .lut_mask = 16'hF0CA;
defparam \cpu|comb_932|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \cpu|comb_932|Mux7~7 (
// Equation(s):
// \cpu|comb_932|Mux7~7_combout  = (\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux7~6_combout  & ((\cpu|select_A|Q [10]))) # (!\cpu|comb_932|Mux7~6_combout  & (\cpu|comb_932|Mux7~5_combout )))) # (!\cpu|comb_932|Mux2~8_combout  & 
// (((\cpu|comb_932|Mux7~6_combout ))))

	.dataa(\cpu|comb_932|Mux7~5_combout ),
	.datab(\cpu|comb_932|Mux2~8_combout ),
	.datac(\cpu|comb_932|Mux7~6_combout ),
	.datad(\cpu|select_A|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux7~7 .lut_mask = 16'hF838;
defparam \cpu|comb_932|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \cpu|comb_932|Mux7~0 (
// Equation(s):
// \cpu|comb_932|Mux7~0_combout  = (\cpu|select_A|Q [9]) # (\cpu|ALU_S[1]~2_combout )

	.dataa(gnd),
	.datab(\cpu|select_A|Q [9]),
	.datac(gnd),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux7~0 .lut_mask = 16'hFFCC;
defparam \cpu|comb_932|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \cpu|comb_932|Mux7~1 (
// Equation(s):
// \cpu|comb_932|Mux7~1_combout  = (\cpu|comb_932|Mux2~29_combout  & (((\cpu|select_A|Q[1]~62_combout  & \cpu|comb_932|Mux2~10_combout )))) # (!\cpu|comb_932|Mux2~29_combout  & (((!\cpu|comb_932|Mux2~10_combout )) # (!\cpu|comb_932|Mux7~0_combout )))

	.dataa(\cpu|comb_932|Mux7~0_combout ),
	.datab(\cpu|select_A|Q[1]~62_combout ),
	.datac(\cpu|comb_932|Mux2~29_combout ),
	.datad(\cpu|comb_932|Mux2~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux7~1 .lut_mask = 16'hC50F;
defparam \cpu|comb_932|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \cpu|comb_932|Mux7~2 (
// Equation(s):
// \cpu|comb_932|Mux7~2_combout  = (\cpu|comb_932|Mux2~27_combout  & (((\cpu|comb_932|Mux7~1_combout )))) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q [9] $ (((\cpu|select_A|Q [9]) # (!\cpu|comb_932|Mux7~1_combout )))))

	.dataa(\cpu|comb_932|Mux2~27_combout ),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|comb_932|Mux7~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux7~2 .lut_mask = 16'hBE11;
defparam \cpu|comb_932|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \cpu|comb_932|Mux7~3 (
// Equation(s):
// \cpu|comb_932|Mux7~3_combout  = (\cpu|comb_932|Mux2~14_combout  & ((\cpu|comb_932|Mux2~15_combout ) # ((\cpu|comb_932|Mux7~2_combout )))) # (!\cpu|comb_932|Mux2~14_combout  & (!\cpu|comb_932|Mux2~15_combout  & (\cpu|comb_932|Add0~66_combout )))

	.dataa(\cpu|comb_932|Mux2~14_combout ),
	.datab(\cpu|comb_932|Mux2~15_combout ),
	.datac(\cpu|comb_932|Add0~66_combout ),
	.datad(\cpu|comb_932|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux7~3 .lut_mask = 16'hBA98;
defparam \cpu|comb_932|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \cpu|comb_932|Mux7~8 (
// Equation(s):
// \cpu|comb_932|Mux7~8_combout  = (\cpu|comb_932|Mux2~15_combout  & ((\cpu|comb_932|Mux7~3_combout  & (\cpu|comb_932|Mux7~7_combout )) # (!\cpu|comb_932|Mux7~3_combout  & ((\cpu|select_B|Q [9]))))) # (!\cpu|comb_932|Mux2~15_combout  & 
// (((\cpu|comb_932|Mux7~3_combout ))))

	.dataa(\cpu|comb_932|Mux7~7_combout ),
	.datab(\cpu|comb_932|Mux2~15_combout ),
	.datac(\cpu|select_B|Q [9]),
	.datad(\cpu|comb_932|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux7~8 .lut_mask = 16'hBBC0;
defparam \cpu|comb_932|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \cpu|comb_932|Mux7~9 (
// Equation(s):
// \cpu|comb_932|Mux7~9_combout  = (\cpu|comb_932|Mux2~11_combout  & ((\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Add6~18_combout ))) # (!\cpu|comb_932|Mux2~6_combout  & (\cpu|comb_932|Mux7~8_combout ))))

	.dataa(\cpu|comb_932|Mux7~8_combout ),
	.datab(\cpu|comb_932|Mux2~11_combout ),
	.datac(\cpu|comb_932|Mux2~6_combout ),
	.datad(\cpu|comb_932|Add6~18_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux7~9 .lut_mask = 16'hC808;
defparam \cpu|comb_932|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \cpu|comb_932|Mux7~10 (
// Equation(s):
// \cpu|comb_932|Mux7~10_combout  = (\cpu|comb_932|Mux7~9_combout ) # ((!\cpu|comb_932|Mux2~11_combout  & \cpu|select_A|Q [9]))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux7~9_combout ),
	.datac(\cpu|comb_932|Mux2~11_combout ),
	.datad(\cpu|select_A|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux7~10 .lut_mask = 16'hCFCC;
defparam \cpu|comb_932|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \cpu|comb_932|F[9] (
// Equation(s):
// \cpu|comb_932|F [9] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [9]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux7~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux7~10_combout ),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [9]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [9]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[9] .lut_mask = 16'hFC0C;
defparam \cpu|comb_932|F[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \cpu|IR|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \cpu|CPR[5]~5 (
// Equation(s):
// \cpu|CPR[5]~5_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|cpr_tow_four1|B[0]~0_combout  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|cpr_tow_four1|B[0]~0_combout ),
	.datac(gnd),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|CPR[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5]~5 .lut_mask = 16'h2200;
defparam \cpu|CPR[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
cycloneive_lcell_comb \cpu|CPR[5]~6 (
// Equation(s):
// \cpu|CPR[5]~6_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (\cpu|CPR[4]~1_combout  & ((\cpu|select_control_RB[5]~7_combout )))) # (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|CPR[5]~5_combout ) # ((\cpu|CPR[4]~1_combout  & 
// \cpu|select_control_RB[5]~7_combout ))))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|CPR[4]~1_combout ),
	.datac(\cpu|CPR[5]~5_combout ),
	.datad(\cpu|select_control_RB[5]~7_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5]~6 .lut_mask = 16'hDC50;
defparam \cpu|CPR[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \cpu|CPR[5] (
// Equation(s):
// \cpu|CPR [5] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|CPR[5]~6_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|CPR[4]~3_combout )))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|CPR[5]~6_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|CPR[4]~3_combout ),
	.cin(gnd),
	.combout(\cpu|CPR [5]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5] .lut_mask = 16'hA888;
defparam \cpu|CPR[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \cpu|select_RA|Q[3]~60 (
// Equation(s):
// \cpu|select_RA|Q[3]~60_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[5]~22_combout ) # ((\cpu|select_control_RA[4]~25_combout  & \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RA[4]~25_combout  & (\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RA[4]~25_combout ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[3]~60 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \cpu|select_RA|Q[3]~63 (
// Equation(s):
// \cpu|select_RA|Q[3]~63_combout  = (\cpu|select_control_RA[7]~39_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RA[6]~41_combout  & \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RA[7]~39_combout  & (\cpu|select_control_RA[6]~41_combout  & ((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RA[7]~39_combout ),
	.datab(\cpu|select_control_RA[6]~41_combout ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[3]~63 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneive_lcell_comb \cpu|select_RA|Q~62 (
// Equation(s):
// \cpu|select_RA|Q~62_combout  = (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA~35_combout ) # ((\cpu|select_control_RA~34_combout ) # (\cpu|select_control_RA~45_combout ))))

	.dataa(\cpu|select_control_RA~35_combout ),
	.datab(\cpu|select_control_RA~34_combout ),
	.datac(\cpu|select_control_RA~45_combout ),
	.datad(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~62 .lut_mask = 16'hFE00;
defparam \cpu|select_RA|Q~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \cpu|select_RA|Q[3]~61 (
// Equation(s):
// \cpu|select_RA|Q[3]~61_combout  = (\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[1]~28_combout ) # ((\cpu|select_control_RA[2]~33_combout  & \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RA[2]~33_combout  & (\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RA[2]~33_combout ),
	.datac(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[1]~28_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[3]~61 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \cpu|select_RA|Q[3]~64 (
// Equation(s):
// \cpu|select_RA|Q[3]~64_combout  = (\cpu|select_RA|Q[3]~60_combout ) # ((\cpu|select_RA|Q[3]~63_combout ) # ((\cpu|select_RA|Q~62_combout ) # (\cpu|select_RA|Q[3]~61_combout )))

	.dataa(\cpu|select_RA|Q[3]~60_combout ),
	.datab(\cpu|select_RA|Q[3]~63_combout ),
	.datac(\cpu|select_RA|Q~62_combout ),
	.datad(\cpu|select_RA|Q[3]~61_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[3]~64 .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \cpu|select_B|Q[3]~17 (
// Equation(s):
// \cpu|select_B|Q[3]~17_combout  = (\cpu|make_clock|Wx [1] & ((\cpu|select_control_B[0]~23_combout  & ((\cpu|select_RB|Q [3]))) # (!\cpu|select_control_B[0]~23_combout  & (\cpu|select_RA|Q[3]~64_combout )))) # (!\cpu|make_clock|Wx [1] & 
// (\cpu|select_RA|Q[3]~64_combout ))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|select_RA|Q[3]~64_combout ),
	.datac(\cpu|select_control_B[0]~23_combout ),
	.datad(\cpu|select_RB|Q [3]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~17 .lut_mask = 16'hEC4C;
defparam \cpu|select_B|Q[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \cpu|select_B|Q[3]~18 (
// Equation(s):
// \cpu|select_B|Q[3]~18_combout  = (\cpu|select_B|three_two_translator|15~4_combout  & ((\cpu|select_B|Q[4]~14_combout  & ((\cpu|select_B|Q[3]~17_combout ))) # (!\cpu|select_B|Q[4]~14_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_B|three_two_translator|15~4_combout ),
	.datac(\cpu|select_B|Q[4]~14_combout ),
	.datad(\cpu|select_B|Q[3]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~18 .lut_mask = 16'hC808;
defparam \cpu|select_B|Q[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \cpu|select_B|Q[3]~19 (
// Equation(s):
// \cpu|select_B|Q[3]~19_combout  = (\cpu|select_B|Q[3]~18_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & !\cpu|select_B|three_two_translator|15~4_combout ))

	.dataa(gnd),
	.datab(\cpu|select_B|Q[3]~18_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_B|three_two_translator|15~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~19 .lut_mask = 16'hCCFC;
defparam \cpu|select_B|Q[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \cpu|comb_932|Mux13~0 (
// Equation(s):
// \cpu|comb_932|Mux13~0_combout  = (\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Mux2~7_combout  & (\cpu|comb_932|Add6~6_combout )) # (!\cpu|comb_932|Mux2~7_combout  & ((\cpu|select_A|Q[3]~52_combout )))))

	.dataa(\cpu|comb_932|Add6~6_combout ),
	.datab(\cpu|comb_932|Mux2~6_combout ),
	.datac(\cpu|select_A|Q[3]~52_combout ),
	.datad(\cpu|comb_932|Mux2~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux13~0 .lut_mask = 16'h88C0;
defparam \cpu|comb_932|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \cpu|comb_932|Mux13~5 (
// Equation(s):
// \cpu|comb_932|Mux13~5_combout  = (\cpu|select_A|Q[3]~52_combout ) # (\cpu|ALU_S[1]~2_combout )

	.dataa(\cpu|select_A|Q[3]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux13~5 .lut_mask = 16'hFFAA;
defparam \cpu|comb_932|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \cpu|comb_932|Mux13~6 (
// Equation(s):
// \cpu|comb_932|Mux13~6_combout  = (\cpu|comb_932|Mux2~10_combout  & ((\cpu|comb_932|Mux2~29_combout  & (\cpu|select_B|Q [11])) # (!\cpu|comb_932|Mux2~29_combout  & ((!\cpu|comb_932|Mux13~5_combout ))))) # (!\cpu|comb_932|Mux2~10_combout  & 
// (((!\cpu|comb_932|Mux2~29_combout ))))

	.dataa(\cpu|comb_932|Mux2~10_combout ),
	.datab(\cpu|select_B|Q [11]),
	.datac(\cpu|comb_932|Mux2~29_combout ),
	.datad(\cpu|comb_932|Mux13~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux13~6 .lut_mask = 16'h858F;
defparam \cpu|comb_932|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \cpu|comb_932|Mux13~7 (
// Equation(s):
// \cpu|comb_932|Mux13~7_combout  = (\cpu|comb_932|Mux2~27_combout  & (((\cpu|comb_932|Mux13~6_combout )))) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q[3]~19_combout  $ (((\cpu|select_A|Q[3]~52_combout ) # (!\cpu|comb_932|Mux13~6_combout )))))

	.dataa(\cpu|comb_932|Mux2~27_combout ),
	.datab(\cpu|select_B|Q[3]~19_combout ),
	.datac(\cpu|select_A|Q[3]~52_combout ),
	.datad(\cpu|comb_932|Mux13~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux13~7 .lut_mask = 16'hBE11;
defparam \cpu|comb_932|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \cpu|comb_932|Mux13~8 (
// Equation(s):
// \cpu|comb_932|Mux13~8_combout  = (\cpu|comb_932|Mux9~7_combout  & (((\cpu|select_B|Q[3]~19_combout ) # (\cpu|comb_932|Mux9~5_combout )))) # (!\cpu|comb_932|Mux9~7_combout  & (\cpu|comb_932|Mux13~7_combout  & ((!\cpu|comb_932|Mux9~5_combout ))))

	.dataa(\cpu|comb_932|Mux13~7_combout ),
	.datab(\cpu|comb_932|Mux9~7_combout ),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|Mux9~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux13~8 .lut_mask = 16'hCCE2;
defparam \cpu|comb_932|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[0].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~0_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~0_combout  $ 
// (\cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[0].unit|add|S~0 .lut_mask = 16'h6996;
defparam \cpu|comb_932|comb_22|union[3].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \cpu|comb_932|Mux13~3 (
// Equation(s):
// \cpu|comb_932|Mux13~3_combout  = (\cpu|comb_932|Mux2~8_combout  & (((\cpu|comb_932|Mux2~9_combout )))) # (!\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux2~9_combout  & ((\cpu|select_A|Q[2]~57_combout ))) # (!\cpu|comb_932|Mux2~9_combout  & 
// (\cpu|comb_932|comb_22|union[3].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_932|Mux2~8_combout ),
	.datab(\cpu|comb_932|comb_22|union[3].row|union[0].unit|add|S~0_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|comb_932|Mux2~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux13~3 .lut_mask = 16'hFA44;
defparam \cpu|comb_932|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \cpu|comb_932|Mux13~1 (
// Equation(s):
// \cpu|comb_932|Mux13~1_combout  = (\cpu|comb_932|Mux2~28_combout  & ((\cpu|select_B|Q[3]~19_combout ) # ((\cpu|select_A|Q[3]~52_combout ) # (!\cpu|ALU_S[1]~2_combout )))) # (!\cpu|comb_932|Mux2~28_combout  & (\cpu|select_B|Q[3]~19_combout  & 
// (\cpu|select_A|Q[3]~52_combout  & \cpu|ALU_S[1]~2_combout )))

	.dataa(\cpu|comb_932|Mux2~28_combout ),
	.datab(\cpu|select_B|Q[3]~19_combout ),
	.datac(\cpu|select_A|Q[3]~52_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux13~1 .lut_mask = 16'hE8AA;
defparam \cpu|comb_932|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \cpu|comb_932|Mux13~2 (
// Equation(s):
// \cpu|comb_932|Mux13~2_combout  = (\cpu|ALU_S[1]~2_combout  & (((\cpu|comb_932|Mux13~1_combout )))) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|Mux13~1_combout  & ((\cpu|select_B|Q[4]~16_combout ))) # (!\cpu|comb_932|Mux13~1_combout  & 
// (\cpu|select_B|Q[2]~23_combout ))))

	.dataa(\cpu|select_B|Q[2]~23_combout ),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|select_B|Q[4]~16_combout ),
	.datad(\cpu|comb_932|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux13~2 .lut_mask = 16'hFC22;
defparam \cpu|comb_932|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \cpu|comb_932|Mux13~4 (
// Equation(s):
// \cpu|comb_932|Mux13~4_combout  = (\cpu|comb_932|Mux13~3_combout  & ((\cpu|select_A|Q[4]~47_combout ) # ((!\cpu|comb_932|Mux2~8_combout )))) # (!\cpu|comb_932|Mux13~3_combout  & (((\cpu|comb_932|Mux2~8_combout  & \cpu|comb_932|Mux13~2_combout ))))

	.dataa(\cpu|comb_932|Mux13~3_combout ),
	.datab(\cpu|select_A|Q[4]~47_combout ),
	.datac(\cpu|comb_932|Mux2~8_combout ),
	.datad(\cpu|comb_932|Mux13~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux13~4 .lut_mask = 16'hDA8A;
defparam \cpu|comb_932|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \cpu|comb_932|Mux13~9 (
// Equation(s):
// \cpu|comb_932|Mux13~9_combout  = (\cpu|comb_932|Mux13~8_combout  & ((\cpu|comb_932|Add0~34_combout ) # ((!\cpu|comb_932|Mux9~5_combout )))) # (!\cpu|comb_932|Mux13~8_combout  & (((\cpu|comb_932|Mux13~4_combout  & \cpu|comb_932|Mux9~5_combout ))))

	.dataa(\cpu|comb_932|Mux13~8_combout ),
	.datab(\cpu|comb_932|Add0~34_combout ),
	.datac(\cpu|comb_932|Mux13~4_combout ),
	.datad(\cpu|comb_932|Mux9~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux13~9 .lut_mask = 16'hD8AA;
defparam \cpu|comb_932|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \cpu|comb_932|Mux13~10 (
// Equation(s):
// \cpu|comb_932|Mux13~10_combout  = (\cpu|comb_932|Mux13~0_combout ) # ((!\cpu|comb_932|Mux2~6_combout  & \cpu|comb_932|Mux13~9_combout ))

	.dataa(\cpu|comb_932|Mux13~0_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|Mux2~6_combout ),
	.datad(\cpu|comb_932|Mux13~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux13~10 .lut_mask = 16'hAFAA;
defparam \cpu|comb_932|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \cpu|comb_932|F[3] (
// Equation(s):
// \cpu|comb_932|F [3] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [3]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux13~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux13~10_combout ),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [3]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [3]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[3] .lut_mask = 16'hFC0C;
defparam \cpu|comb_932|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \cpu|IR|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \cpu|select_control_RB[7]~20 (
// Equation(s):
// \cpu|select_control_RB[7]~20_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~20 .lut_mask = 16'hCC00;
defparam \cpu|select_control_RB[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \cpu|CPR[7]~12 (
// Equation(s):
// \cpu|CPR[7]~12_combout  = (\cpu|select_control_RB[7]~20_combout  & ((\cpu|CPR[4]~1_combout ) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|CPR[5]~5_combout )))) # (!\cpu|select_control_RB[7]~20_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q 
//  & (\cpu|CPR[5]~5_combout )))

	.dataa(\cpu|select_control_RB[7]~20_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|CPR[5]~5_combout ),
	.datad(\cpu|CPR[4]~1_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7]~12 .lut_mask = 16'hEAC0;
defparam \cpu|CPR[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \cpu|CPR[7]~13 (
// Equation(s):
// \cpu|CPR[7]~13_combout  = (!\cpu|cpr_tow_four1|B [1] & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|cpr_tow_four1|B [1]),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|CPR[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7]~13 .lut_mask = 16'h4000;
defparam \cpu|CPR[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \cpu|CPR[7] (
// Equation(s):
// \cpu|CPR [7] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|CPR[7]~17_combout ) # ((\cpu|CPR[7]~12_combout ) # (\cpu|CPR[7]~13_combout )))))

	.dataa(\cpu|CPR[7]~17_combout ),
	.datab(\cpu|CPR[7]~12_combout ),
	.datac(\cpu|CPR_PO~combout ),
	.datad(\cpu|CPR[7]~13_combout ),
	.cin(gnd),
	.combout(\cpu|CPR [7]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7] .lut_mask = 16'hF0E0;
defparam \cpu|CPR[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_932|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \cpu|select_RB|Q[8]~31 (
// Equation(s):
// \cpu|select_RB|Q[8]~31_combout  = (\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[7]~23_combout ) # ((\cpu|select_control_RB[1]~19_combout  & \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RB[1]~19_combout  & (\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[1]~19_combout ),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[7]~23_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[8]~31 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \cpu|select_RB|Q[8]~29 (
// Equation(s):
// \cpu|select_RB|Q[8]~29_combout  = (\cpu|select_control_RB[4]~14_combout  & ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RB[5]~10_combout  & \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RB[4]~14_combout  & (\cpu|select_control_RB[5]~10_combout  & ((\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_control_RB[4]~14_combout ),
	.datab(\cpu|select_control_RB[5]~10_combout ),
	.datac(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[8]~29 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \cpu|select_RB|Q[8]~28 (
// Equation(s):
// \cpu|select_RB|Q[8]~28_combout  = (\cpu|select_control_RB[3]~3_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[2]~5_combout )))) # 
// (!\cpu|select_control_RB[3]~3_combout  & (((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[2]~5_combout ))))

	.dataa(\cpu|select_control_RB[3]~3_combout ),
	.datab(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[8]~28 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneive_lcell_comb \cpu|select_RB|Q~30 (
// Equation(s):
// \cpu|select_RB|Q~30_combout  = (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~30 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \cpu|select_RB|Q[8] (
// Equation(s):
// \cpu|select_RB|Q [8] = (\cpu|select_RB|Q[8]~31_combout ) # ((\cpu|select_RB|Q[8]~29_combout ) # ((\cpu|select_RB|Q[8]~28_combout ) # (\cpu|select_RB|Q~30_combout )))

	.dataa(\cpu|select_RB|Q[8]~31_combout ),
	.datab(\cpu|select_RB|Q[8]~29_combout ),
	.datac(\cpu|select_RB|Q[8]~28_combout ),
	.datad(\cpu|select_RB|Q~30_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [8]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[8] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \cpu|select_A|Q~25 (
// Equation(s):
// \cpu|select_A|Q~25_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_A [2] & (!\cpu|select_control_A [1] & \cpu|select_control_A[0]~10_combout )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|select_control_A [1]),
	.datad(\cpu|select_control_A[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q~25 .lut_mask = 16'h0800;
defparam \cpu|select_A|Q~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \cpu|select_A|Q[8]~26 (
// Equation(s):
// \cpu|select_A|Q[8]~26_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_control_A [2] & (\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q )) # (!\cpu|select_control_A [2] & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [8])))))

	.dataa(\cpu|select_A|three_two_translator|15~1_combout ),
	.datab(\cpu|select_control_A [2]),
	.datac(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[8]~26 .lut_mask = 16'hA280;
defparam \cpu|select_A|Q[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \cpu|PC|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \cpu|select_A|Q[8]~27 (
// Equation(s):
// \cpu|select_A|Q[8]~27_combout  = (\cpu|select_A|Q~25_combout ) # ((\cpu|select_A|Q[8]~26_combout ) # ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|three_two_translator|15~2_combout )))

	.dataa(\cpu|select_A|Q~25_combout ),
	.datab(\cpu|select_A|Q[8]~26_combout ),
	.datac(\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_A|three_two_translator|15~2_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[8]~27 .lut_mask = 16'hFEEE;
defparam \cpu|select_A|Q[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \cpu|select_A|Q[8]~28 (
// Equation(s):
// \cpu|select_A|Q[8]~28_combout  = (\cpu|select_A|Q[8]~27_combout ) # ((\cpu|select_RB|Q [8] & \cpu|select_A|three_two_translator|15~0_combout ))

	.dataa(\cpu|select_RB|Q [8]),
	.datab(gnd),
	.datac(\cpu|select_A|Q[8]~27_combout ),
	.datad(\cpu|select_A|three_two_translator|15~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[8]~28 .lut_mask = 16'hFAF0;
defparam \cpu|select_A|Q[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \cpu|select_A|Q[8] (
// Equation(s):
// \cpu|select_A|Q [8] = (\cpu|select_A|Q[8]~28_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RA|Q[8]~39_combout ))

	.dataa(gnd),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|select_A|Q[8]~28_combout ),
	.datad(\cpu|select_RA|Q[8]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q [8]),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[8] .lut_mask = 16'hFCF0;
defparam \cpu|select_A|Q[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \cpu|comb_932|Mux8~0 (
// Equation(s):
// \cpu|comb_932|Mux8~0_combout  = (\cpu|ALU_S[1]~2_combout ) # ((\cpu|select_A|Q[8]~28_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RA|Q[8]~39_combout )))

	.dataa(\cpu|ALU_S[1]~2_combout ),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|select_A|Q[8]~28_combout ),
	.datad(\cpu|select_RA|Q[8]~39_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux8~0 .lut_mask = 16'hFEFA;
defparam \cpu|comb_932|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \cpu|comb_932|Mux8~1 (
// Equation(s):
// \cpu|comb_932|Mux8~1_combout  = (\cpu|comb_932|Mux2~10_combout  & ((\cpu|comb_932|Mux2~29_combout  & (\cpu|select_A|Q[0]~68_combout )) # (!\cpu|comb_932|Mux2~29_combout  & ((!\cpu|comb_932|Mux8~0_combout ))))) # (!\cpu|comb_932|Mux2~10_combout  & 
// (((!\cpu|comb_932|Mux2~29_combout ))))

	.dataa(\cpu|select_A|Q[0]~68_combout ),
	.datab(\cpu|comb_932|Mux2~10_combout ),
	.datac(\cpu|comb_932|Mux2~29_combout ),
	.datad(\cpu|comb_932|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux8~1 .lut_mask = 16'h838F;
defparam \cpu|comb_932|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \cpu|comb_932|Mux8~2 (
// Equation(s):
// \cpu|comb_932|Mux8~2_combout  = (\cpu|comb_932|Mux2~27_combout  & (((\cpu|comb_932|Mux8~1_combout )))) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q [8] $ (((\cpu|select_A|Q [8]) # (!\cpu|comb_932|Mux8~1_combout )))))

	.dataa(\cpu|comb_932|Mux2~27_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|comb_932|Mux8~1_combout ),
	.datad(\cpu|select_A|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux8~2 .lut_mask = 16'hB1E1;
defparam \cpu|comb_932|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[0].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2_combout  $ (\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S~combout )

	.dataa(\cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[0].unit|add|S~0 .lut_mask = 16'h5A5A;
defparam \cpu|comb_932|comb_22|union[8].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \cpu|comb_932|Mux8~4 (
// Equation(s):
// \cpu|comb_932|Mux8~4_combout  = (\cpu|select_A|Q [8] & ((\cpu|comb_932|Mux2~28_combout ) # ((\cpu|select_B|Q [8] & \cpu|ALU_S[1]~2_combout )))) # (!\cpu|select_A|Q [8] & (\cpu|comb_932|Mux2~28_combout  & ((\cpu|select_B|Q [8]) # (!\cpu|ALU_S[1]~2_combout 
// ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_932|Mux2~28_combout ),
	.datac(\cpu|select_B|Q [8]),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux8~4 .lut_mask = 16'hE8CC;
defparam \cpu|comb_932|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \cpu|comb_932|Mux8~5 (
// Equation(s):
// \cpu|comb_932|Mux8~5_combout  = (\cpu|ALU_S[1]~2_combout  & (((\cpu|comb_932|Mux8~4_combout )))) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|Mux8~4_combout  & ((\cpu|select_B|Q [9]))) # (!\cpu|comb_932|Mux8~4_combout  & (\cpu|select_B|Q[7]~8_combout 
// ))))

	.dataa(\cpu|select_B|Q[7]~8_combout ),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|select_B|Q [9]),
	.datad(\cpu|comb_932|Mux8~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux8~5 .lut_mask = 16'hFC22;
defparam \cpu|comb_932|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \cpu|comb_932|Mux8~6 (
// Equation(s):
// \cpu|comb_932|Mux8~6_combout  = (\cpu|comb_932|Mux2~9_combout  & (((\cpu|comb_932|Mux2~8_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & ((\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux8~5_combout ))) # (!\cpu|comb_932|Mux2~8_combout  & 
// (\cpu|comb_932|comb_22|union[8].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[8].row|union[0].unit|add|S~0_combout ),
	.datab(\cpu|comb_932|Mux2~9_combout ),
	.datac(\cpu|comb_932|Mux2~8_combout ),
	.datad(\cpu|comb_932|Mux8~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux8~6 .lut_mask = 16'hF2C2;
defparam \cpu|comb_932|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \cpu|comb_932|Mux8~7 (
// Equation(s):
// \cpu|comb_932|Mux8~7_combout  = (\cpu|comb_932|Mux2~9_combout  & ((\cpu|comb_932|Mux8~6_combout  & ((\cpu|select_A|Q [9]))) # (!\cpu|comb_932|Mux8~6_combout  & (\cpu|select_A|Q[7]~32_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & 
// (((\cpu|comb_932|Mux8~6_combout ))))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|comb_932|Mux2~9_combout ),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|comb_932|Mux8~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux8~7 .lut_mask = 16'hF388;
defparam \cpu|comb_932|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \cpu|comb_932|Mux8~3 (
// Equation(s):
// \cpu|comb_932|Mux8~3_combout  = (\cpu|comb_932|Mux2~14_combout  & (\cpu|comb_932|Mux2~15_combout )) # (!\cpu|comb_932|Mux2~14_combout  & ((\cpu|comb_932|Mux2~15_combout  & (\cpu|select_B|Q [8])) # (!\cpu|comb_932|Mux2~15_combout  & 
// ((\cpu|comb_932|Add0~61_combout )))))

	.dataa(\cpu|comb_932|Mux2~14_combout ),
	.datab(\cpu|comb_932|Mux2~15_combout ),
	.datac(\cpu|select_B|Q [8]),
	.datad(\cpu|comb_932|Add0~61_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux8~3 .lut_mask = 16'hD9C8;
defparam \cpu|comb_932|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \cpu|comb_932|Mux8~8 (
// Equation(s):
// \cpu|comb_932|Mux8~8_combout  = (\cpu|comb_932|Mux2~14_combout  & ((\cpu|comb_932|Mux8~3_combout  & ((\cpu|comb_932|Mux8~7_combout ))) # (!\cpu|comb_932|Mux8~3_combout  & (\cpu|comb_932|Mux8~2_combout )))) # (!\cpu|comb_932|Mux2~14_combout  & 
// (((\cpu|comb_932|Mux8~3_combout ))))

	.dataa(\cpu|comb_932|Mux2~14_combout ),
	.datab(\cpu|comb_932|Mux8~2_combout ),
	.datac(\cpu|comb_932|Mux8~7_combout ),
	.datad(\cpu|comb_932|Mux8~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux8~8 .lut_mask = 16'hF588;
defparam \cpu|comb_932|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \cpu|comb_932|Mux8~9 (
// Equation(s):
// \cpu|comb_932|Mux8~9_combout  = (\cpu|comb_932|Mux2~11_combout  & ((\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Add6~16_combout ))) # (!\cpu|comb_932|Mux2~6_combout  & (\cpu|comb_932|Mux8~8_combout ))))

	.dataa(\cpu|comb_932|Mux2~6_combout ),
	.datab(\cpu|comb_932|Mux2~11_combout ),
	.datac(\cpu|comb_932|Mux8~8_combout ),
	.datad(\cpu|comb_932|Add6~16_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux8~9 .lut_mask = 16'hC840;
defparam \cpu|comb_932|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \cpu|comb_932|Mux8~10 (
// Equation(s):
// \cpu|comb_932|Mux8~10_combout  = (\cpu|comb_932|Mux8~9_combout ) # ((!\cpu|comb_932|Mux2~11_combout  & \cpu|select_A|Q [8]))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux2~11_combout ),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|comb_932|Mux8~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux8~10 .lut_mask = 16'hFF30;
defparam \cpu|comb_932|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \cpu|comb_932|F[8] (
// Equation(s):
// \cpu|comb_932|F [8] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [8]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux8~10_combout ))

	.dataa(\cpu|comb_932|Mux8~10_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [8]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [8]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[8] .lut_mask = 16'hFA0A;
defparam \cpu|comb_932|F[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \cpu|IR|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \cpu|select_control_RA~9 (
// Equation(s):
// \cpu|select_control_RA~9_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & !\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q )

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA~9 .lut_mask = 16'h00AA;
defparam \cpu|select_control_RA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \cpu|CPR[3]~21 (
// Equation(s):
// \cpu|CPR[3]~21_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(gnd),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|CPR[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3]~21 .lut_mask = 16'h5000;
defparam \cpu|CPR[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \cpu|CPR[3]~22 (
// Equation(s):
// \cpu|CPR[3]~22_combout  = (\cpu|CPR[3]~21_combout  & (((\cpu|select_control_RA~8_combout  & !\cpu|cpr_tow_four1|B [1])) # (!\cpu|cpr_tow_four1|B [2]))) # (!\cpu|CPR[3]~21_combout  & (\cpu|select_control_RA~8_combout  & (!\cpu|cpr_tow_four1|B [1])))

	.dataa(\cpu|CPR[3]~21_combout ),
	.datab(\cpu|select_control_RA~8_combout ),
	.datac(\cpu|cpr_tow_four1|B [1]),
	.datad(\cpu|cpr_tow_four1|B [2]),
	.cin(gnd),
	.combout(\cpu|CPR[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3]~22 .lut_mask = 16'h0CAE;
defparam \cpu|CPR[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \cpu|CPR[3] (
// Equation(s):
// \cpu|CPR [3] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|CPR[3]~22_combout ) # ((\cpu|select_control_RA~9_combout  & \cpu|CPR[6]~9_combout )))))

	.dataa(\cpu|select_control_RA~9_combout ),
	.datab(\cpu|CPR_PO~combout ),
	.datac(\cpu|CPR[6]~9_combout ),
	.datad(\cpu|CPR[3]~22_combout ),
	.cin(gnd),
	.combout(\cpu|CPR [3]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3] .lut_mask = 16'hCC80;
defparam \cpu|CPR[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \cpu|CPR[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPR [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPR[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPR[3]~clkctrl .clock_type = "global clock";
defparam \cpu|CPR[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneive_lcell_comb \cpu|select_RA|Q[11]~20 (
// Equation(s):
// \cpu|select_RA|Q[11]~20_combout  = (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[5]~22_combout ) # ((\cpu|select_control_RA[4]~25_combout  & \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RA[4]~25_combout  & (\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RA[4]~25_combout ),
	.datac(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11]~20 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \cpu|select_RA|Q[11]~21 (
// Equation(s):
// \cpu|select_RA|Q[11]~21_combout  = (\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[1]~28_combout ) # ((\cpu|select_control_RA[2]~33_combout  & \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RA[2]~33_combout  & (\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RA[2]~33_combout ),
	.datac(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[1]~28_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11]~21 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \cpu|select_RA|Q[11]~22 (
// Equation(s):
// \cpu|select_RA|Q[11]~22_combout  = (\cpu|select_RA|Q[11]~20_combout ) # (\cpu|select_RA|Q[11]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_RA|Q[11]~20_combout ),
	.datad(\cpu|select_RA|Q[11]~21_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11]~22 .lut_mask = 16'hFFF0;
defparam \cpu|select_RA|Q[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \cpu|select_RA|Q[11]~23 (
// Equation(s):
// \cpu|select_RA|Q[11]~23_combout  = (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[6]~41_combout ) # ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[7]~39_combout )))) # 
// (!\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q  & (((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[7]~39_combout ))))

	.dataa(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RA[6]~41_combout ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[7]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11]~23 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \cpu|select_RA|Q[11]~24 (
// Equation(s):
// \cpu|select_RA|Q[11]~24_combout  = (\cpu|select_RA|Q[11]~22_combout ) # ((\cpu|select_RA|Q[11]~23_combout ) # ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[3]~42_combout )))

	.dataa(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_RA|Q[11]~22_combout ),
	.datac(\cpu|select_RA|Q[11]~23_combout ),
	.datad(\cpu|select_control_RA[3]~42_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11]~24 .lut_mask = 16'hFEFC;
defparam \cpu|select_RA|Q[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \cpu|select_A|Q[11]~17 (
// Equation(s):
// \cpu|select_A|Q[11]~17_combout  = (\cpu|select_A|three_two_translator|15~2_combout  & ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RA|Q[11]~24_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~2_combout  & (\cpu|select_A|three_two_translator|15~3_combout  & ((\cpu|select_RA|Q[11]~24_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~2_combout ),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_RA|Q[11]~24_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[11]~17 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_932|F [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \cpu|select_A|Q[11]~16 (
// Equation(s):
// \cpu|select_A|Q[11]~16_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|select_control_A [2] & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ))) # (!\cpu|select_control_A [2] & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [11]))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_A|three_two_translator|15~1_combout ),
	.datad(\cpu|select_control_A [2]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[11]~16 .lut_mask = 16'hC0A0;
defparam \cpu|select_A|Q[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \cpu|select_A|Q[11]~18 (
// Equation(s):
// \cpu|select_A|Q[11]~18_combout  = (\cpu|select_A|Q[11]~17_combout ) # ((\cpu|select_A|Q[11]~16_combout ) # ((\cpu|select_A|three_two_translator|15~0_combout  & \cpu|select_RB|Q [11])))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|select_A|Q[11]~17_combout ),
	.datac(\cpu|select_RB|Q [11]),
	.datad(\cpu|select_A|Q[11]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[11]~18 .lut_mask = 16'hFFEC;
defparam \cpu|select_A|Q[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \cpu|comb_932|Mux5~0 (
// Equation(s):
// \cpu|comb_932|Mux5~0_combout  = (\cpu|select_A|Q[11]~18_combout ) # (\cpu|ALU_S[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[11]~18_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux5~0 .lut_mask = 16'hFFF0;
defparam \cpu|comb_932|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \cpu|comb_932|Mux5~1 (
// Equation(s):
// \cpu|comb_932|Mux5~1_combout  = (\cpu|comb_932|Mux2~29_combout  & (\cpu|select_A|Q[3]~52_combout  & ((\cpu|comb_932|Mux2~10_combout )))) # (!\cpu|comb_932|Mux2~29_combout  & (((!\cpu|comb_932|Mux2~10_combout ) # (!\cpu|comb_932|Mux5~0_combout ))))

	.dataa(\cpu|select_A|Q[3]~52_combout ),
	.datab(\cpu|comb_932|Mux5~0_combout ),
	.datac(\cpu|comb_932|Mux2~29_combout ),
	.datad(\cpu|comb_932|Mux2~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux5~1 .lut_mask = 16'hA30F;
defparam \cpu|comb_932|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \cpu|comb_932|Mux5~2 (
// Equation(s):
// \cpu|comb_932|Mux5~2_combout  = (\cpu|comb_932|Mux2~27_combout  & (\cpu|comb_932|Mux5~1_combout )) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q [11] $ (((\cpu|select_A|Q[11]~18_combout ) # (!\cpu|comb_932|Mux5~1_combout )))))

	.dataa(\cpu|comb_932|Mux5~1_combout ),
	.datab(\cpu|select_A|Q[11]~18_combout ),
	.datac(\cpu|select_B|Q [11]),
	.datad(\cpu|comb_932|Mux2~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux5~2 .lut_mask = 16'hAA2D;
defparam \cpu|comb_932|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \cpu|comb_932|Mux5~3 (
// Equation(s):
// \cpu|comb_932|Mux5~3_combout  = (\cpu|comb_932|Mux2~14_combout  & ((\cpu|comb_932|Mux5~2_combout ) # ((\cpu|comb_932|Mux2~15_combout )))) # (!\cpu|comb_932|Mux2~14_combout  & (((!\cpu|comb_932|Mux2~15_combout  & \cpu|comb_932|Add0~76_combout ))))

	.dataa(\cpu|comb_932|Mux2~14_combout ),
	.datab(\cpu|comb_932|Mux5~2_combout ),
	.datac(\cpu|comb_932|Mux2~15_combout ),
	.datad(\cpu|comb_932|Add0~76_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux5~3 .lut_mask = 16'hADA8;
defparam \cpu|comb_932|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[11].row|union[0].unit|add|S~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[11].row|union[0].unit|add|S~2_combout  = \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S~combout  $ (((\cpu|select_B|Q [11] & \cpu|select_A|Q[0]~68_combout )))

	.dataa(\cpu|select_B|Q [11]),
	.datab(gnd),
	.datac(\cpu|select_A|Q[0]~68_combout ),
	.datad(\cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[11].row|union[0].unit|add|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[11].row|union[0].unit|add|S~2 .lut_mask = 16'h5FA0;
defparam \cpu|comb_932|comb_22|union[11].row|union[0].unit|add|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \cpu|comb_932|Mux5~6 (
// Equation(s):
// \cpu|comb_932|Mux5~6_combout  = (\cpu|comb_932|Mux2~8_combout  & (((\cpu|comb_932|Mux2~9_combout )))) # (!\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux2~9_combout  & ((\cpu|select_A|Q [10]))) # (!\cpu|comb_932|Mux2~9_combout  & 
// (\cpu|comb_932|comb_22|union[11].row|union[0].unit|add|S~2_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[0].unit|add|S~2_combout ),
	.datab(\cpu|comb_932|Mux2~8_combout ),
	.datac(\cpu|comb_932|Mux2~9_combout ),
	.datad(\cpu|select_A|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux5~6 .lut_mask = 16'hF2C2;
defparam \cpu|comb_932|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \cpu|comb_932|Mux5~4 (
// Equation(s):
// \cpu|comb_932|Mux5~4_combout  = (\cpu|select_B|Q [11] & ((\cpu|comb_932|Mux2~28_combout ) # ((\cpu|select_A|Q[11]~18_combout  & \cpu|ALU_S[1]~2_combout )))) # (!\cpu|select_B|Q [11] & (\cpu|comb_932|Mux2~28_combout  & ((\cpu|select_A|Q[11]~18_combout ) # 
// (!\cpu|ALU_S[1]~2_combout ))))

	.dataa(\cpu|select_B|Q [11]),
	.datab(\cpu|comb_932|Mux2~28_combout ),
	.datac(\cpu|select_A|Q[11]~18_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux5~4 .lut_mask = 16'hE8CC;
defparam \cpu|comb_932|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \cpu|comb_932|Mux5~5 (
// Equation(s):
// \cpu|comb_932|Mux5~5_combout  = (\cpu|ALU_S[1]~2_combout  & (((\cpu|comb_932|Mux5~4_combout )))) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|Mux5~4_combout  & (\cpu|select_B|Q [12])) # (!\cpu|comb_932|Mux5~4_combout  & ((\cpu|select_B|Q [10])))))

	.dataa(\cpu|select_B|Q [12]),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|comb_932|Mux5~4_combout ),
	.datad(\cpu|select_B|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux5~5 .lut_mask = 16'hE3E0;
defparam \cpu|comb_932|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \cpu|comb_932|Mux5~7 (
// Equation(s):
// \cpu|comb_932|Mux5~7_combout  = (\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux5~6_combout  & (\cpu|select_A|Q[12]~15_combout )) # (!\cpu|comb_932|Mux5~6_combout  & ((\cpu|comb_932|Mux5~5_combout ))))) # (!\cpu|comb_932|Mux2~8_combout  & 
// (((\cpu|comb_932|Mux5~6_combout ))))

	.dataa(\cpu|select_A|Q[12]~15_combout ),
	.datab(\cpu|comb_932|Mux2~8_combout ),
	.datac(\cpu|comb_932|Mux5~6_combout ),
	.datad(\cpu|comb_932|Mux5~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux5~7 .lut_mask = 16'hBCB0;
defparam \cpu|comb_932|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \cpu|comb_932|Mux5~8 (
// Equation(s):
// \cpu|comb_932|Mux5~8_combout  = (\cpu|comb_932|Mux5~3_combout  & (((\cpu|comb_932|Mux5~7_combout ) # (!\cpu|comb_932|Mux2~15_combout )))) # (!\cpu|comb_932|Mux5~3_combout  & (\cpu|select_B|Q [11] & (\cpu|comb_932|Mux2~15_combout )))

	.dataa(\cpu|select_B|Q [11]),
	.datab(\cpu|comb_932|Mux5~3_combout ),
	.datac(\cpu|comb_932|Mux2~15_combout ),
	.datad(\cpu|comb_932|Mux5~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux5~8 .lut_mask = 16'hEC2C;
defparam \cpu|comb_932|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \cpu|comb_932|Mux5~9 (
// Equation(s):
// \cpu|comb_932|Mux5~9_combout  = (\cpu|comb_932|Mux2~11_combout  & ((\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Add6~22_combout ))) # (!\cpu|comb_932|Mux2~6_combout  & (\cpu|comb_932|Mux5~8_combout ))))

	.dataa(\cpu|comb_932|Mux5~8_combout ),
	.datab(\cpu|comb_932|Add6~22_combout ),
	.datac(\cpu|comb_932|Mux2~6_combout ),
	.datad(\cpu|comb_932|Mux2~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux5~9 .lut_mask = 16'hCA00;
defparam \cpu|comb_932|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \cpu|comb_932|Mux5~10 (
// Equation(s):
// \cpu|comb_932|Mux5~10_combout  = (\cpu|comb_932|Mux5~9_combout ) # ((\cpu|select_A|Q[11]~18_combout  & !\cpu|comb_932|Mux2~11_combout ))

	.dataa(\cpu|select_A|Q[11]~18_combout ),
	.datab(\cpu|comb_932|Mux2~11_combout ),
	.datac(\cpu|comb_932|Mux5~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux5~10 .lut_mask = 16'hF2F2;
defparam \cpu|comb_932|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \cpu|comb_932|F[11] (
// Equation(s):
// \cpu|comb_932|F [11] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [11]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux5~10_combout ))

	.dataa(\cpu|comb_932|Mux5~10_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [11]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [11]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[11] .lut_mask = 16'hFA0A;
defparam \cpu|comb_932|F[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \cpu|IR|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \cpu|control_singal~201 (
// Equation(s):
// \cpu|control_singal~201_combout  = ((\cpu|control_singal~53_combout ) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q )

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|control_singal~53_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|control_singal~201_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~201 .lut_mask = 16'hFDFF;
defparam \cpu|control_singal~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \cpu|control_singal~109 (
// Equation(s):
// \cpu|control_singal~109_combout  = (\cpu|control_singal~201_combout  & (\cpu|select_control_B[0]~26_combout  & (\cpu|select_control_B[0]~21_combout  & !\cpu|control_singal~107_combout )))

	.dataa(\cpu|control_singal~201_combout ),
	.datab(\cpu|select_control_B[0]~26_combout ),
	.datac(\cpu|select_control_B[0]~21_combout ),
	.datad(\cpu|control_singal~107_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~109 .lut_mask = 16'h0080;
defparam \cpu|control_singal~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \cpu|control_singal~111 (
// Equation(s):
// \cpu|control_singal~111_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_B[0]~17_combout ) # ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_B[0]~17_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~111 .lut_mask = 16'h0F02;
defparam \cpu|control_singal~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \cpu|control_singal~112 (
// Equation(s):
// \cpu|control_singal~112_combout  = (\cpu|make_clock|Tx [0] & ((\cpu|control_singal~111_combout ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & !\cpu|control_singal~87_combout ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|control_singal~111_combout ),
	.datac(\cpu|control_singal~87_combout ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~112 .lut_mask = 16'hCD00;
defparam \cpu|control_singal~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \cpu|control_singal~113 (
// Equation(s):
// \cpu|control_singal~113_combout  = ((\cpu|control_singal~112_combout ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|control_singal~92_combout ))) # (!\cpu|control_singal~102_combout )

	.dataa(\cpu|control_singal~102_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|control_singal~92_combout ),
	.datad(\cpu|control_singal~112_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~113 .lut_mask = 16'hFF75;
defparam \cpu|control_singal~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \cpu|control_select_control_RB2[0] (
// Equation(s):
// \cpu|control_select_control_RB2 [0] = ((\cpu|make_clock|Wx [1] & ((\cpu|control_singal~113_combout ) # (!\cpu|control_singal~109_combout )))) # (!\cpu|select_control_A[1]~5_combout )

	.dataa(\cpu|select_control_A[1]~5_combout ),
	.datab(\cpu|control_singal~109_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|control_singal~113_combout ),
	.cin(gnd),
	.combout(\cpu|control_select_control_RB2 [0]),
	.cout());
// synopsys translate_off
defparam \cpu|control_select_control_RB2[0] .lut_mask = 16'hF575;
defparam \cpu|control_select_control_RB2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \cpu|select_control_RB[4]~6 (
// Equation(s):
// \cpu|select_control_RB[4]~6_combout  = (!\cpu|control_select_control_RB2 [0] & (\cpu|control_select_control_RB2 [1] & \cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ))

	.dataa(gnd),
	.datab(\cpu|control_select_control_RB2 [0]),
	.datac(\cpu|control_select_control_RB2 [1]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~6 .lut_mask = 16'h3000;
defparam \cpu|select_control_RB[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \cpu|select_RB|Q~10 (
// Equation(s):
// \cpu|select_RB|Q~10_combout  = (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[6]~16_combout ) # ((\cpu|select_control_RB[4]~6_combout  & \cpu|select_control_RB[6]~17_combout ))))

	.dataa(\cpu|select_control_RB[4]~6_combout ),
	.datab(\cpu|select_control_RB[6]~16_combout ),
	.datac(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~10 .lut_mask = 16'hE0C0;
defparam \cpu|select_RB|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \cpu|select_RB|Q[13]~11 (
// Equation(s):
// \cpu|select_RB|Q[13]~11_combout  = (\cpu|select_control_RB[7]~23_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[1]~19_combout )))) # 
// (!\cpu|select_control_RB[7]~23_combout  & (((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[1]~19_combout ))))

	.dataa(\cpu|select_control_RB[7]~23_combout ),
	.datab(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[1]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13]~11 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \cpu|select_RB|Q[13]~8 (
// Equation(s):
// \cpu|select_RB|Q[13]~8_combout  = (\cpu|select_control_RB[2]~5_combout  & ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[3]~3_combout )))) # 
// (!\cpu|select_control_RB[2]~5_combout  & (((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[3]~3_combout ))))

	.dataa(\cpu|select_control_RB[2]~5_combout ),
	.datab(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[3]~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13]~8 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \cpu|select_RB|Q[13]~9 (
// Equation(s):
// \cpu|select_RB|Q[13]~9_combout  = (\cpu|select_control_RB[5]~10_combout  & ((\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[4]~14_combout )))) # 
// (!\cpu|select_control_RB[5]~10_combout  & (\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[4]~14_combout ))))

	.dataa(\cpu|select_control_RB[5]~10_combout ),
	.datab(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13]~9 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \cpu|select_RB|Q[13] (
// Equation(s):
// \cpu|select_RB|Q [13] = (\cpu|select_RB|Q~10_combout ) # ((\cpu|select_RB|Q[13]~11_combout ) # ((\cpu|select_RB|Q[13]~8_combout ) # (\cpu|select_RB|Q[13]~9_combout )))

	.dataa(\cpu|select_RB|Q~10_combout ),
	.datab(\cpu|select_RB|Q[13]~11_combout ),
	.datac(\cpu|select_RB|Q[13]~8_combout ),
	.datad(\cpu|select_RB|Q[13]~9_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [13]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \cpu|select_B|Q[13] (
// Equation(s):
// \cpu|select_B|Q [13] = (\cpu|select_RB|Q [13] & ((\cpu|select_B|three_two_translator|15~6_combout ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[13]~14_combout )))) # (!\cpu|select_RB|Q [13] & 
// (((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|select_RA|Q[13]~14_combout ))))

	.dataa(\cpu|select_RB|Q [13]),
	.datab(\cpu|select_B|three_two_translator|15~6_combout ),
	.datac(\cpu|select_B|three_two_translator|15~7_combout ),
	.datad(\cpu|select_RA|Q[13]~14_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q [13]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[13] .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \cpu|comb_932|Add6~26 (
// Equation(s):
// \cpu|comb_932|Add6~26_combout  = (\cpu|select_B|Q [13] & ((\cpu|select_A|Q[13]~12_combout  & (\cpu|comb_932|Add6~25  & VCC)) # (!\cpu|select_A|Q[13]~12_combout  & (!\cpu|comb_932|Add6~25 )))) # (!\cpu|select_B|Q [13] & ((\cpu|select_A|Q[13]~12_combout  & 
// (!\cpu|comb_932|Add6~25 )) # (!\cpu|select_A|Q[13]~12_combout  & ((\cpu|comb_932|Add6~25 ) # (GND)))))
// \cpu|comb_932|Add6~27  = CARRY((\cpu|select_B|Q [13] & (!\cpu|select_A|Q[13]~12_combout  & !\cpu|comb_932|Add6~25 )) # (!\cpu|select_B|Q [13] & ((!\cpu|comb_932|Add6~25 ) # (!\cpu|select_A|Q[13]~12_combout ))))

	.dataa(\cpu|select_B|Q [13]),
	.datab(\cpu|select_A|Q[13]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~25 ),
	.combout(\cpu|comb_932|Add6~26_combout ),
	.cout(\cpu|comb_932|Add6~27 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~26 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \cpu|comb_932|Mux3~4 (
// Equation(s):
// \cpu|comb_932|Mux3~4_combout  = (\cpu|comb_932|Mux2~28_combout  & ((\cpu|select_A|Q[13]~12_combout ) # ((\cpu|select_B|Q [13]) # (!\cpu|ALU_S[1]~2_combout )))) # (!\cpu|comb_932|Mux2~28_combout  & (\cpu|select_A|Q[13]~12_combout  & (\cpu|select_B|Q [13] & 
// \cpu|ALU_S[1]~2_combout )))

	.dataa(\cpu|comb_932|Mux2~28_combout ),
	.datab(\cpu|select_A|Q[13]~12_combout ),
	.datac(\cpu|select_B|Q [13]),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux3~4 .lut_mask = 16'hE8AA;
defparam \cpu|comb_932|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \cpu|comb_932|Mux3~5 (
// Equation(s):
// \cpu|comb_932|Mux3~5_combout  = (\cpu|comb_932|Mux3~4_combout  & ((\cpu|select_B|Q [14]) # ((\cpu|ALU_S[1]~2_combout )))) # (!\cpu|comb_932|Mux3~4_combout  & (((\cpu|select_B|Q [12] & !\cpu|ALU_S[1]~2_combout ))))

	.dataa(\cpu|select_B|Q [14]),
	.datab(\cpu|select_B|Q [12]),
	.datac(\cpu|comb_932|Mux3~4_combout ),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux3~5 .lut_mask = 16'hF0AC;
defparam \cpu|comb_932|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0_combout  = (\cpu|select_A|Q[1]~62_combout  & \cpu|select_B|Q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[1]~62_combout ),
	.datad(\cpu|select_B|Q [12]),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0 .lut_mask = 16'hF000;
defparam \cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0_combout  & ((\cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0_combout  & \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0_combout  & (\cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S~combout  & \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S~combout ) # ((\cpu|select_A|Q[3]~52_combout  & 
// \cpu|select_B|Q [9])))) # (!\cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0_combout  & (\cpu|select_A|Q[3]~52_combout  & (\cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S~combout  & \cpu|select_B|Q [9])))

	.dataa(\cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S~combout ),
	.datad(\cpu|select_B|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[4]~47_combout )))) # (!\cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S~combout  & (\cpu|select_B|Q [8] & (\cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0_combout  & \cpu|select_A|Q[4]~47_combout )))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S~combout ),
	.datac(\cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q[4]~47_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[4]~16_combout  & 
// \cpu|select_A|Q [8])))) # (!\cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S~combout  & (\cpu|select_B|Q[4]~16_combout  & (\cpu|select_A|Q [8] & \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[4]~16_combout ),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S~combout ) # ((\cpu|select_B|Q[3]~19_combout  & 
// \cpu|select_A|Q [9])))) # (!\cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0_combout  & (\cpu|select_B|Q[3]~19_combout  & (\cpu|select_A|Q [9] & \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[3]~19_combout ),
	.datab(\cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~0_combout  = (\cpu|select_B|Q[0]~31_combout  & \cpu|select_A|Q[13]~12_combout )

	.dataa(\cpu|select_B|Q[0]~31_combout ),
	.datab(gnd),
	.datac(\cpu|select_A|Q[13]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~0 .lut_mask = 16'hA0A0;
defparam \cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~0_combout ) # ((\cpu|select_B|Q[1]~27_combout  & 
// \cpu|select_A|Q[11]~18_combout )))) # (!\cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0_combout  & (\cpu|select_B|Q[1]~27_combout  & (\cpu|select_A|Q[11]~18_combout  & \cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~0_combout )))

	.dataa(\cpu|select_B|Q[1]~27_combout ),
	.datab(\cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[11]~18_combout ),
	.datad(\cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[12]~15_combout  & 
// \cpu|select_B|Q[1]~27_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[12]~15_combout ),
	.datad(\cpu|select_B|Q[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S~0 .lut_mask = 16'h9666;
defparam \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S~0_combout  & ((\cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[2]~23_combout )))) # (!\cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S~0_combout  & (\cpu|select_A|Q [10] & (\cpu|select_B|Q[2]~23_combout  & \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S~0_combout ),
	.datac(\cpu|select_B|Q[2]~23_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S~combout  = \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S~0_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[2]~23_combout  & 
// \cpu|select_A|Q[11]~18_combout ))))

	.dataa(\cpu|select_B|Q[2]~23_combout ),
	.datab(\cpu|select_A|Q[11]~18_combout ),
	.datac(\cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S~combout  = \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S~combout  $ (((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[3]~19_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q [10]),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S~combout  = \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S~combout  $ (((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[4]~16_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S~combout ),
	.datad(\cpu|select_B|Q[4]~16_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[7]~32_combout  & 
// \cpu|select_B|Q[5]~12_combout )))) # (!\cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S~combout  & (\cpu|select_A|Q[7]~32_combout  & (\cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0_combout  & \cpu|select_B|Q[5]~12_combout )))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S~combout ),
	.datac(\cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[5]~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S~combout  = \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[5]~12_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q[5]~12_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S~combout ) # ((\cpu|select_B|Q[6]~10_combout  & 
// \cpu|select_A|Q[6]~36_combout )))) # (!\cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0_combout  & (\cpu|select_B|Q[6]~10_combout  & (\cpu|select_A|Q[6]~36_combout  & \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[6]~10_combout ),
	.datac(\cpu|select_A|Q[6]~36_combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S~combout  = \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[7]~32_combout  & 
// \cpu|select_B|Q[6]~10_combout ))))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|select_B|Q[6]~10_combout ),
	.datac(\cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[5]~40_combout  & 
// \cpu|select_B|Q[7]~8_combout )))) # (!\cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S~combout  & (\cpu|select_A|Q[5]~40_combout  & (\cpu|select_B|Q[7]~8_combout  & \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[5]~40_combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(\cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S~combout  = \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[7]~8_combout  & 
// \cpu|select_A|Q[6]~36_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(\cpu|select_A|Q[6]~36_combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S~combout  = \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S~combout  $ (((\cpu|select_A|Q[5]~40_combout  & \cpu|select_B|Q 
// [8]))))

	.dataa(\cpu|select_A|Q[5]~40_combout ),
	.datab(\cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q [8]),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S~combout  = \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S~combout  $ (((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[4]~47_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|select_A|Q[4]~47_combout ),
	.datad(\cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S~combout ) # ((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q [10])))) # (!\cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0_combout  & (\cpu|select_A|Q[2]~57_combout  & (\cpu|select_B|Q [10] & \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(\cpu|select_B|Q [10]),
	.datad(\cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S~combout  = \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[3]~52_combout  & \cpu|select_B|Q 
// [10]))))

	.dataa(\cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|select_B|Q [10]),
	.datad(\cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S~combout  = \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S~combout  $ (((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q [11]))))

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(\cpu|select_B|Q [11]),
	.datad(\cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0_combout  = (\cpu|select_A|Q[0]~68_combout  & \cpu|select_B|Q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[0]~68_combout ),
	.datad(\cpu|select_B|Q [12]),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0 .lut_mask = 16'hF000;
defparam \cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S~combout  = \cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0_combout  $ (\cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[13].row|union[0].unit|add|S~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[13].row|union[0].unit|add|S~2_combout  = \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S~combout  $ (((\cpu|select_A|Q[0]~68_combout  & \cpu|select_B|Q [13])))

	.dataa(\cpu|select_A|Q[0]~68_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q [13]),
	.datad(\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[13].row|union[0].unit|add|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[13].row|union[0].unit|add|S~2 .lut_mask = 16'h5FA0;
defparam \cpu|comb_932|comb_22|union[13].row|union[0].unit|add|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \cpu|comb_932|Mux3~6 (
// Equation(s):
// \cpu|comb_932|Mux3~6_combout  = (\cpu|comb_932|Mux2~9_combout  & ((\cpu|select_A|Q[12]~15_combout ) # ((\cpu|comb_932|Mux2~8_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & (((!\cpu|comb_932|Mux2~8_combout  & 
// \cpu|comb_932|comb_22|union[13].row|union[0].unit|add|S~2_combout ))))

	.dataa(\cpu|comb_932|Mux2~9_combout ),
	.datab(\cpu|select_A|Q[12]~15_combout ),
	.datac(\cpu|comb_932|Mux2~8_combout ),
	.datad(\cpu|comb_932|comb_22|union[13].row|union[0].unit|add|S~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux3~6 .lut_mask = 16'hADA8;
defparam \cpu|comb_932|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \cpu|comb_932|Mux3~7 (
// Equation(s):
// \cpu|comb_932|Mux3~7_combout  = (\cpu|comb_932|Mux3~6_combout  & (((\cpu|select_A|Q[14]~9_combout ) # (!\cpu|comb_932|Mux2~8_combout )))) # (!\cpu|comb_932|Mux3~6_combout  & (\cpu|comb_932|Mux3~5_combout  & ((\cpu|comb_932|Mux2~8_combout ))))

	.dataa(\cpu|comb_932|Mux3~5_combout ),
	.datab(\cpu|select_A|Q[14]~9_combout ),
	.datac(\cpu|comb_932|Mux3~6_combout ),
	.datad(\cpu|comb_932|Mux2~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux3~7 .lut_mask = 16'hCAF0;
defparam \cpu|comb_932|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \cpu|comb_932|Add0~84 (
// Equation(s):
// \cpu|comb_932|Add0~84_combout  = (\cpu|ALU_S [2] & ((\cpu|ALU_S[1]~2_combout  & ((\cpu|select_B|Q [13]))) # (!\cpu|ALU_S[1]~2_combout  & (\cpu|select_A|Q[13]~12_combout )))) # (!\cpu|ALU_S [2] & (\cpu|select_A|Q[13]~12_combout ))

	.dataa(\cpu|select_A|Q[13]~12_combout ),
	.datab(\cpu|select_B|Q [13]),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~84 .lut_mask = 16'hCAAA;
defparam \cpu|comb_932|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \cpu|comb_932|Add0~85 (
// Equation(s):
// \cpu|comb_932|Add0~85_combout  = (\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add6~26_combout ))) # (!\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Add0~84_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Add0~84_combout ),
	.datac(\cpu|comb_932|Add6~26_combout ),
	.datad(\cpu|ALU_S[3]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~85 .lut_mask = 16'hF0CC;
defparam \cpu|comb_932|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \cpu|comb_932|Add0~83 (
// Equation(s):
// \cpu|comb_932|Add0~83_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & (\cpu|ALU_S[0]~5_combout )) # (!\cpu|ALU_S [2] & ((!\cpu|select_B|Q [13])))))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|ALU_S[0]~5_combout ),
	.datac(\cpu|ALU_S[3]~11_combout ),
	.datad(\cpu|select_B|Q [13]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~83 .lut_mask = 16'h080D;
defparam \cpu|comb_932|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \cpu|comb_932|Add0~86 (
// Equation(s):
// \cpu|comb_932|Add0~86_combout  = ((\cpu|comb_932|Add0~85_combout  $ (\cpu|comb_932|Add0~83_combout  $ (!\cpu|comb_932|Add0~82 )))) # (GND)
// \cpu|comb_932|Add0~87  = CARRY((\cpu|comb_932|Add0~85_combout  & ((\cpu|comb_932|Add0~83_combout ) # (!\cpu|comb_932|Add0~82 ))) # (!\cpu|comb_932|Add0~85_combout  & (\cpu|comb_932|Add0~83_combout  & !\cpu|comb_932|Add0~82 )))

	.dataa(\cpu|comb_932|Add0~85_combout ),
	.datab(\cpu|comb_932|Add0~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~82 ),
	.combout(\cpu|comb_932|Add0~86_combout ),
	.cout(\cpu|comb_932|Add0~87 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~86 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add0~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \cpu|comb_932|Mux3~0 (
// Equation(s):
// \cpu|comb_932|Mux3~0_combout  = (\cpu|select_A|Q[13]~12_combout ) # (\cpu|ALU_S[1]~2_combout )

	.dataa(\cpu|select_A|Q[13]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux3~0 .lut_mask = 16'hFFAA;
defparam \cpu|comb_932|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \cpu|comb_932|Mux3~1 (
// Equation(s):
// \cpu|comb_932|Mux3~1_combout  = (\cpu|comb_932|Mux2~29_combout  & (((\cpu|select_A|Q[5]~40_combout  & \cpu|comb_932|Mux2~10_combout )))) # (!\cpu|comb_932|Mux2~29_combout  & (((!\cpu|comb_932|Mux2~10_combout )) # (!\cpu|comb_932|Mux3~0_combout )))

	.dataa(\cpu|comb_932|Mux3~0_combout ),
	.datab(\cpu|select_A|Q[5]~40_combout ),
	.datac(\cpu|comb_932|Mux2~29_combout ),
	.datad(\cpu|comb_932|Mux2~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux3~1 .lut_mask = 16'hC50F;
defparam \cpu|comb_932|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \cpu|comb_932|Mux3~2 (
// Equation(s):
// \cpu|comb_932|Mux3~2_combout  = (\cpu|comb_932|Mux2~27_combout  & (((\cpu|comb_932|Mux3~1_combout )))) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q [13] $ (((\cpu|select_A|Q[13]~12_combout ) # (!\cpu|comb_932|Mux3~1_combout )))))

	.dataa(\cpu|select_A|Q[13]~12_combout ),
	.datab(\cpu|select_B|Q [13]),
	.datac(\cpu|comb_932|Mux2~27_combout ),
	.datad(\cpu|comb_932|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux3~2 .lut_mask = 16'hF603;
defparam \cpu|comb_932|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \cpu|comb_932|Mux3~3 (
// Equation(s):
// \cpu|comb_932|Mux3~3_combout  = (\cpu|comb_932|Mux2~14_combout  & (((\cpu|comb_932|Mux2~15_combout ) # (\cpu|comb_932|Mux3~2_combout )))) # (!\cpu|comb_932|Mux2~14_combout  & (\cpu|comb_932|Add0~86_combout  & (!\cpu|comb_932|Mux2~15_combout )))

	.dataa(\cpu|comb_932|Add0~86_combout ),
	.datab(\cpu|comb_932|Mux2~14_combout ),
	.datac(\cpu|comb_932|Mux2~15_combout ),
	.datad(\cpu|comb_932|Mux3~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux3~3 .lut_mask = 16'hCEC2;
defparam \cpu|comb_932|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \cpu|comb_932|Mux3~8 (
// Equation(s):
// \cpu|comb_932|Mux3~8_combout  = (\cpu|comb_932|Mux2~15_combout  & ((\cpu|comb_932|Mux3~3_combout  & (\cpu|comb_932|Mux3~7_combout )) # (!\cpu|comb_932|Mux3~3_combout  & ((\cpu|select_B|Q [13]))))) # (!\cpu|comb_932|Mux2~15_combout  & 
// (((\cpu|comb_932|Mux3~3_combout ))))

	.dataa(\cpu|comb_932|Mux3~7_combout ),
	.datab(\cpu|select_B|Q [13]),
	.datac(\cpu|comb_932|Mux2~15_combout ),
	.datad(\cpu|comb_932|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux3~8 .lut_mask = 16'hAFC0;
defparam \cpu|comb_932|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \cpu|comb_932|Mux3~9 (
// Equation(s):
// \cpu|comb_932|Mux3~9_combout  = (\cpu|comb_932|Mux2~11_combout  & ((\cpu|comb_932|Mux2~6_combout  & (\cpu|comb_932|Add6~26_combout )) # (!\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Mux3~8_combout )))))

	.dataa(\cpu|comb_932|Mux2~11_combout ),
	.datab(\cpu|comb_932|Add6~26_combout ),
	.datac(\cpu|comb_932|Mux2~6_combout ),
	.datad(\cpu|comb_932|Mux3~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux3~9 .lut_mask = 16'h8A80;
defparam \cpu|comb_932|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \cpu|comb_932|Mux3~10 (
// Equation(s):
// \cpu|comb_932|Mux3~10_combout  = (\cpu|comb_932|Mux3~9_combout ) # ((!\cpu|comb_932|Mux2~11_combout  & \cpu|select_A|Q[13]~12_combout ))

	.dataa(\cpu|comb_932|Mux2~11_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|Mux3~9_combout ),
	.datad(\cpu|select_A|Q[13]~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux3~10 .lut_mask = 16'hF5F0;
defparam \cpu|comb_932|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \cpu|comb_932|F[13] (
// Equation(s):
// \cpu|comb_932|F [13] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [13]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux3~10_combout ))

	.dataa(\cpu|comb_932|Mux3~10_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [13]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [13]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[13] .lut_mask = 16'hFA0A;
defparam \cpu|comb_932|F[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N1
dffeas \cpu|IR|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneive_lcell_comb \cpu|control_singal~139 (
// Equation(s):
// \cpu|control_singal~139_combout  = (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|control_singal~138_combout ) # ((\cpu|control_singal~79_combout  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|control_singal~79_combout ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|control_singal~138_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~139 .lut_mask = 16'h3320;
defparam \cpu|control_singal~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneive_lcell_comb \cpu|control_singal~140 (
// Equation(s):
// \cpu|control_singal~140_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (((\cpu|control_singal~74_combout  & \cpu|control_singal~93_combout )))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|control_singal~139_combout ))

	.dataa(\cpu|control_singal~139_combout ),
	.datab(\cpu|control_singal~74_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|control_singal~93_combout ),
	.cin(gnd),
	.combout(\cpu|control_singal~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~140 .lut_mask = 16'hCA0A;
defparam \cpu|control_singal~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \cpu|control_singal~144 (
// Equation(s):
// \cpu|control_singal~144_combout  = (\cpu|control_singal~140_combout ) # ((!\cpu|control_singal[35]~143_combout ) # (!\cpu|control_singal~125_combout ))

	.dataa(\cpu|control_singal~140_combout ),
	.datab(\cpu|control_singal~125_combout ),
	.datac(\cpu|control_singal[35]~143_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|control_singal~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~144 .lut_mask = 16'hBFBF;
defparam \cpu|control_singal~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \cpu|ALU_S[2] (
// Equation(s):
// \cpu|ALU_S [2] = (\cpu|make_clock|Wx [1] & ((\cpu|control_singal~144_combout ) # ((!\cpu|make_clock|Wx [0] & \cpu|make_clock|Tx [2])))) # (!\cpu|make_clock|Wx [1] & (((!\cpu|make_clock|Wx [0] & \cpu|make_clock|Tx [2]))))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|control_singal~144_combout ),
	.datac(\cpu|make_clock|Wx [0]),
	.datad(\cpu|make_clock|Tx [2]),
	.cin(gnd),
	.combout(\cpu|ALU_S [2]),
	.cout());
// synopsys translate_off
defparam \cpu|ALU_S[2] .lut_mask = 16'h8F88;
defparam \cpu|ALU_S[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \cpu|comb_932|Mux1~14 (
// Equation(s):
// \cpu|comb_932|Mux1~14_combout  = (\cpu|make_clock|Wx [1] & (\cpu|ALU_S [2] & (\cpu|ALU_S [1] & \cpu|ALU_S [0])))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|ALU_S [1]),
	.datad(\cpu|ALU_S [0]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux1~14 .lut_mask = 16'h8000;
defparam \cpu|comb_932|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \cpu|comb_932|Mux1~4 (
// Equation(s):
// \cpu|comb_932|Mux1~4_combout  = (\cpu|select_B|Q[15]~2_combout  & (\cpu|ALU_S[0]~5_combout  $ (((\cpu|select_A|Q[15]~6_combout ) # (\cpu|ALU_S[1]~2_combout ))))) # (!\cpu|select_B|Q[15]~2_combout  & (!\cpu|select_A|Q[15]~6_combout  & 
// (!\cpu|ALU_S[1]~2_combout )))

	.dataa(\cpu|select_B|Q[15]~2_combout ),
	.datab(\cpu|select_A|Q[15]~6_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|ALU_S[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux1~4 .lut_mask = 16'h03A9;
defparam \cpu|comb_932|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \cpu|comb_932|Mux1~5 (
// Equation(s):
// \cpu|comb_932|Mux1~5_combout  = (\cpu|comb_932|Mux1~14_combout  & ((\cpu|select_A|Q[7]~32_combout ) # ((!\cpu|ALU_S [2] & \cpu|comb_932|Mux1~4_combout )))) # (!\cpu|comb_932|Mux1~14_combout  & (((!\cpu|ALU_S [2] & \cpu|comb_932|Mux1~4_combout ))))

	.dataa(\cpu|comb_932|Mux1~14_combout ),
	.datab(\cpu|select_A|Q[7]~32_combout ),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|comb_932|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux1~5 .lut_mask = 16'h8F88;
defparam \cpu|comb_932|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \cpu|comb_932|Add6~28 (
// Equation(s):
// \cpu|comb_932|Add6~28_combout  = ((\cpu|select_B|Q [14] $ (\cpu|select_A|Q[14]~9_combout  $ (!\cpu|comb_932|Add6~27 )))) # (GND)
// \cpu|comb_932|Add6~29  = CARRY((\cpu|select_B|Q [14] & ((\cpu|select_A|Q[14]~9_combout ) # (!\cpu|comb_932|Add6~27 ))) # (!\cpu|select_B|Q [14] & (\cpu|select_A|Q[14]~9_combout  & !\cpu|comb_932|Add6~27 )))

	.dataa(\cpu|select_B|Q [14]),
	.datab(\cpu|select_A|Q[14]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add6~27 ),
	.combout(\cpu|comb_932|Add6~28_combout ),
	.cout(\cpu|comb_932|Add6~29 ));
// synopsys translate_off
defparam \cpu|comb_932|Add6~28 .lut_mask = 16'h698E;
defparam \cpu|comb_932|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \cpu|comb_932|Add6~30 (
// Equation(s):
// \cpu|comb_932|Add6~30_combout  = \cpu|select_B|Q[15]~2_combout  $ (\cpu|comb_932|Add6~29  $ (!\cpu|select_A|Q[15]~6_combout ))

	.dataa(\cpu|select_B|Q[15]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_A|Q[15]~6_combout ),
	.cin(\cpu|comb_932|Add6~29 ),
	.combout(\cpu|comb_932|Add6~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add6~30 .lut_mask = 16'h5AA5;
defparam \cpu|comb_932|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \cpu|comb_932|Mux1~12 (
// Equation(s):
// \cpu|comb_932|Mux1~12_combout  = (\cpu|ALU_S [2] & ((\cpu|comb_932|jumpTag~q  & (\cpu|comb_932|Add6~30_combout )) # (!\cpu|comb_932|jumpTag~q  & ((\cpu|select_A|Q[15]~6_combout ))))) # (!\cpu|ALU_S [2] & (((\cpu|select_A|Q[15]~6_combout ))))

	.dataa(\cpu|comb_932|Add6~30_combout ),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|select_A|Q[15]~6_combout ),
	.datad(\cpu|comb_932|jumpTag~q ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux1~12 .lut_mask = 16'hB8F0;
defparam \cpu|comb_932|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \cpu|comb_932|Mux1~15 (
// Equation(s):
// \cpu|comb_932|Mux1~15_combout  = (\cpu|comb_932|Mux1~12_combout  & (!\cpu|ALU_S[1]~2_combout  & ((!\cpu|ALU_S [0]) # (!\cpu|make_clock|Wx [1]))))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|comb_932|Mux1~12_combout ),
	.datac(\cpu|ALU_S [0]),
	.datad(\cpu|ALU_S[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux1~15 .lut_mask = 16'h004C;
defparam \cpu|comb_932|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \cpu|comb_932|Add0~94 (
// Equation(s):
// \cpu|comb_932|Add0~94_combout  = (!\cpu|ALU_S[1]~2_combout  & (\cpu|select_B|Q [14] & !\cpu|comb_932|shift_direction~combout ))

	.dataa(\cpu|ALU_S[1]~2_combout ),
	.datab(\cpu|select_B|Q [14]),
	.datac(\cpu|comb_932|shift_direction~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~94 .lut_mask = 16'h0404;
defparam \cpu|comb_932|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \cpu|comb_932|Add0~102 (
// Equation(s):
// \cpu|comb_932|Add0~102_combout  = (\cpu|comb_932|Add0~94_combout ) # ((\cpu|ALU_S[1]~2_combout  & ((\cpu|select_A|Q[15]~6_combout ) # (!\cpu|select_B|Q[15]~2_combout ))))

	.dataa(\cpu|select_B|Q[15]~2_combout ),
	.datab(\cpu|select_A|Q[15]~6_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|comb_932|Add0~94_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~102 .lut_mask = 16'hFFD0;
defparam \cpu|comb_932|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~8 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~8_combout  = (\cpu|select_B|Q [13] & (\cpu|select_A|Q[2]~57_combout  $ (((\cpu|select_A|Q[3]~52_combout  & \cpu|select_B|Q [12]))))) # (!\cpu|select_B|Q [13] & (\cpu|select_A|Q[3]~52_combout  & 
// ((\cpu|select_B|Q [12]))))

	.dataa(\cpu|select_B|Q [13]),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|select_B|Q [12]),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~8 .lut_mask = 16'h6CA0;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~7 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~7_combout  = (\cpu|select_B|Q[4]~16_combout  & (\cpu|select_A|Q[11]~18_combout  $ (((\cpu|select_A|Q[4]~47_combout  & \cpu|select_B|Q [11]))))) # (!\cpu|select_B|Q[4]~16_combout  & 
// (((\cpu|select_A|Q[4]~47_combout  & \cpu|select_B|Q [11]))))

	.dataa(\cpu|select_B|Q[4]~16_combout ),
	.datab(\cpu|select_A|Q[11]~18_combout ),
	.datac(\cpu|select_A|Q[4]~47_combout ),
	.datad(\cpu|select_B|Q [11]),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~7 .lut_mask = 16'h7888;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~9 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~9_combout  = \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~8_combout  $ (\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~7_combout )

	.dataa(gnd),
	.datab(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~8_combout ),
	.datac(gnd),
	.datad(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~9 .lut_mask = 16'h33CC;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~5 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~5_combout  = (\cpu|select_A|Q[13]~12_combout  & (\cpu|select_B|Q[2]~23_combout  $ (((\cpu|select_A|Q[12]~15_combout  & \cpu|select_B|Q[3]~19_combout ))))) # (!\cpu|select_A|Q[13]~12_combout  & 
// (((\cpu|select_A|Q[12]~15_combout  & \cpu|select_B|Q[3]~19_combout ))))

	.dataa(\cpu|select_A|Q[13]~12_combout ),
	.datab(\cpu|select_B|Q[2]~23_combout ),
	.datac(\cpu|select_A|Q[12]~15_combout ),
	.datad(\cpu|select_B|Q[3]~19_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~5 .lut_mask = 16'h7888;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~4 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~4_combout  = (\cpu|select_B|Q[0]~31_combout  & (\cpu|select_A|Q[15]~6_combout  $ (((\cpu|select_A|Q[14]~9_combout  & \cpu|select_B|Q[1]~27_combout ))))) # (!\cpu|select_B|Q[0]~31_combout  & 
// (\cpu|select_A|Q[14]~9_combout  & ((\cpu|select_B|Q[1]~27_combout ))))

	.dataa(\cpu|select_B|Q[0]~31_combout ),
	.datab(\cpu|select_A|Q[14]~9_combout ),
	.datac(\cpu|select_A|Q[15]~6_combout ),
	.datad(\cpu|select_B|Q[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~4 .lut_mask = 16'h6CA0;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~3 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~3_combout  = (\cpu|select_B|Q [9] & (\cpu|select_A|Q[6]~36_combout  $ (((\cpu|select_B|Q [10] & \cpu|select_A|Q[5]~40_combout ))))) # (!\cpu|select_B|Q [9] & (\cpu|select_B|Q [10] & 
// ((\cpu|select_A|Q[5]~40_combout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|select_A|Q[6]~36_combout ),
	.datad(\cpu|select_A|Q[5]~40_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~3 .lut_mask = 16'h6CA0;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~1 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~1_combout  = (\cpu|select_B|Q[7]~8_combout  & (\cpu|select_A|Q [8] $ (((\cpu|select_A|Q[7]~32_combout  & \cpu|select_B|Q [8]))))) # (!\cpu|select_B|Q[7]~8_combout  & (\cpu|select_A|Q[7]~32_combout  & 
// ((\cpu|select_B|Q [8]))))

	.dataa(\cpu|select_B|Q[7]~8_combout ),
	.datab(\cpu|select_A|Q[7]~32_combout ),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|select_B|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~1 .lut_mask = 16'h6CA0;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~0_combout  = (\cpu|select_B|Q[5]~12_combout  & (\cpu|select_A|Q [10] $ (((\cpu|select_A|Q [9] & \cpu|select_B|Q[6]~10_combout ))))) # (!\cpu|select_B|Q[5]~12_combout  & (\cpu|select_A|Q [9] & 
// ((\cpu|select_B|Q[6]~10_combout ))))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|select_B|Q[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~0 .lut_mask = 16'h6CA0;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~2 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~2_combout  = \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~1_combout  $ (\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~0_combout )

	.dataa(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~2 .lut_mask = 16'h55AA;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~6 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~6_combout  = \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~5_combout  $ (\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~4_combout  $ 
// (\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~3_combout  $ (\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~2_combout )))

	.dataa(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~5_combout ),
	.datab(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~4_combout ),
	.datac(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~3_combout ),
	.datad(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~6 .lut_mask = 16'h6996;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[5]~12_combout )))) # (!\cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S~combout  & (\cpu|select_A|Q [8] & (\cpu|select_B|Q[5]~12_combout  & \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q[5]~12_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S~combout ) # ((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[4]~16_combout )))) # (!\cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0_combout  & (\cpu|select_A|Q [9] & (\cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S~combout  & \cpu|select_B|Q[4]~16_combout )))

	.dataa(\cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S~combout ),
	.datad(\cpu|select_B|Q[4]~16_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0_combout  = (\cpu|select_B|Q[0]~31_combout  & \cpu|select_A|Q[14]~9_combout )

	.dataa(\cpu|select_B|Q[0]~31_combout ),
	.datab(gnd),
	.datac(\cpu|select_A|Q[14]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0 .lut_mask = 16'hA0A0;
defparam \cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[12]~15_combout  & 
// \cpu|select_B|Q[1]~27_combout )))) # (!\cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~0_combout  & (\cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0_combout  & (\cpu|select_A|Q[12]~15_combout  & \cpu|select_B|Q[1]~27_combout )))

	.dataa(\cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[12]~15_combout ),
	.datad(\cpu|select_B|Q[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[1]~27_combout  & 
// \cpu|select_A|Q[13]~12_combout ))))

	.dataa(\cpu|select_B|Q[1]~27_combout ),
	.datab(\cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0_combout ),
	.datac(\cpu|select_A|Q[13]~12_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S~0 .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S~0_combout  & ((\cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[2]~23_combout  & 
// \cpu|select_A|Q[11]~18_combout )))) # (!\cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S~0_combout  & (\cpu|select_B|Q[2]~23_combout  & (\cpu|select_A|Q[11]~18_combout  & \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[2]~23_combout ),
	.datab(\cpu|select_A|Q[11]~18_combout ),
	.datac(\cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S~combout  = \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S~0_combout  $ (\cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[12]~15_combout  & 
// \cpu|select_B|Q[2]~23_combout ))))

	.dataa(\cpu|select_A|Q[12]~15_combout ),
	.datab(\cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[2]~23_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S~combout ) # ((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[3]~19_combout )))) # (!\cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0_combout  & (\cpu|select_A|Q [10] & (\cpu|select_B|Q[3]~19_combout  & \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q [10]),
	.datac(\cpu|select_B|Q[3]~19_combout ),
	.datad(\cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S~combout  = \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[3]~19_combout  & 
// \cpu|select_A|Q[11]~18_combout ))))

	.dataa(\cpu|select_B|Q[3]~19_combout ),
	.datab(\cpu|select_A|Q[11]~18_combout ),
	.datac(\cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S~combout  = \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S~combout  $ (((\cpu|select_B|Q[4]~16_combout  & \cpu|select_A|Q 
// [10]))))

	.dataa(\cpu|select_B|Q[4]~16_combout ),
	.datab(\cpu|select_A|Q [10]),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S~combout ) # ((\cpu|select_B|Q[5]~12_combout  & 
// \cpu|select_A|Q [9])))) # (!\cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0_combout  & (\cpu|select_B|Q[5]~12_combout  & (\cpu|select_A|Q [9] & \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S~0_combout  & ((\cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[12]~15_combout  & 
// \cpu|select_B|Q[2]~23_combout )))) # (!\cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S~0_combout  & (\cpu|select_A|Q[12]~15_combout  & (\cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0_combout  & \cpu|select_B|Q[2]~23_combout )))

	.dataa(\cpu|select_A|Q[12]~15_combout ),
	.datab(\cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[2]~23_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[2].row|union[12].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[3]~19_combout  & 
// \cpu|select_A|Q[11]~18_combout )))) # (!\cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S~combout  & (\cpu|select_B|Q[3]~19_combout  & (\cpu|select_A|Q[11]~18_combout  & \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[3]~19_combout ),
	.datab(\cpu|select_A|Q[11]~18_combout ),
	.datac(\cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[3].row|union[11].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~13 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~13_combout  = \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[3].row|union[11].unit|add|C4~0_combout )

	.dataa(\cpu|comb_932|comb_22|union[2].row|union[12].unit|add|C4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[11].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~13 .lut_mask = 16'h55AA;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S~combout ) # ((\cpu|select_B|Q[4]~16_combout  & 
// \cpu|select_A|Q [10])))) # (!\cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0_combout  & (\cpu|select_B|Q[4]~16_combout  & (\cpu|select_A|Q [10] & \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[4]~16_combout ),
	.datab(\cpu|select_A|Q [10]),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[4].row|union[10].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0_combout  & ((\cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[1]~27_combout  & 
// \cpu|select_A|Q[13]~12_combout )))) # (!\cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0_combout  & (\cpu|select_B|Q[1]~27_combout  & (\cpu|select_A|Q[13]~12_combout  & \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[1]~27_combout ),
	.datab(\cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0_combout ),
	.datac(\cpu|select_A|Q[13]~12_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[1].row|union[13].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~14 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~14_combout  = \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~13_combout  $ 
// (\cpu|comb_932|comb_22|union[4].row|union[10].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[1].row|union[13].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[5].row|union[9].unit|add|C4~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~13_combout ),
	.datac(\cpu|comb_932|comb_22|union[4].row|union[10].unit|add|C4~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[1].row|union[13].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~14 .lut_mask = 16'h6996;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S~combout ) # ((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[4]~47_combout )))) # (!\cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0_combout  & (\cpu|select_B|Q [9] & (\cpu|select_A|Q[4]~47_combout  & \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|select_A|Q[4]~47_combout ),
	.datad(\cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S~combout ) # ((\cpu|select_A|Q[5]~40_combout  & 
// \cpu|select_B|Q [8])))) # (!\cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0_combout  & (\cpu|select_A|Q[5]~40_combout  & (\cpu|select_B|Q [8] & \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[5]~40_combout ),
	.datab(\cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q [8]),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[7]~8_combout  & 
// \cpu|select_A|Q[6]~36_combout )))) # (!\cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S~combout  & (\cpu|select_B|Q[7]~8_combout  & (\cpu|select_A|Q[6]~36_combout  & \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(\cpu|select_A|Q[6]~36_combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[7]~32_combout  & 
// \cpu|select_B|Q[6]~10_combout )))) # (!\cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S~combout  & (\cpu|select_A|Q[7]~32_combout  & (\cpu|select_B|Q[6]~10_combout  & \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[7]~32_combout ),
	.datab(\cpu|select_B|Q[6]~10_combout ),
	.datac(\cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S~combout  = \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S~combout  $ (((\cpu|select_B|Q[5]~12_combout  & \cpu|select_A|Q 
// [9]))))

	.dataa(\cpu|select_B|Q[5]~12_combout ),
	.datab(\cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S~combout  = \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S~combout  $ (((\cpu|select_B|Q[6]~10_combout  & \cpu|select_A|Q 
// [8]))))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S~combout ),
	.datac(\cpu|select_B|Q[6]~10_combout ),
	.datad(\cpu|select_A|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S~combout  = \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S~combout  $ (((\cpu|select_B|Q[7]~8_combout  & 
// \cpu|select_A|Q[7]~32_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(\cpu|select_A|Q[7]~32_combout ),
	.datad(\cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S~combout  = \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S~combout  $ (((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[6]~36_combout ))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[6]~36_combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S~combout ) # ((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[5]~40_combout )))) # (!\cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0_combout  & (\cpu|select_B|Q [9] & (\cpu|select_A|Q[5]~40_combout  & \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|select_A|Q[5]~40_combout ),
	.datad(\cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S~combout ) # ((\cpu|select_B|Q[7]~8_combout  & 
// \cpu|select_A|Q[7]~32_combout )))) # (!\cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0_combout  & (\cpu|select_B|Q[7]~8_combout  & (\cpu|select_A|Q[7]~32_combout  & \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[7]~8_combout ),
	.datac(\cpu|select_A|Q[7]~32_combout ),
	.datad(\cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[7].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S~combout ) # ((\cpu|select_B|Q[6]~10_combout  & 
// \cpu|select_A|Q [8])))) # (!\cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0_combout  & (\cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S~combout  & (\cpu|select_B|Q[6]~10_combout  & \cpu|select_A|Q [8])))

	.dataa(\cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S~combout ),
	.datac(\cpu|select_B|Q[6]~10_combout ),
	.datad(\cpu|select_A|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[6].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S~combout ) # ((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[6]~36_combout )))) # (!\cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0_combout  & (\cpu|select_B|Q [8] & (\cpu|select_A|Q[6]~36_combout  & \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[6]~36_combout ),
	.datad(\cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[8].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~11 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~11_combout  = \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[7].row|union[7].unit|add|C4~0_combout  $ 
// (\cpu|comb_932|comb_22|union[6].row|union[8].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[8].row|union[6].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[9].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|comb_932|comb_22|union[7].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[6].row|union[8].unit|add|C4~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[8].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~11 .lut_mask = 16'h6996;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S~combout ) # ((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q [11])))) # (!\cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0_combout  & (\cpu|select_A|Q[2]~57_combout  & (\cpu|select_B|Q [11] & \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[2]~57_combout ),
	.datac(\cpu|select_B|Q [11]),
	.datad(\cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[3]~52_combout  & 
// \cpu|select_B|Q [10])))) # (!\cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S~combout  & (\cpu|select_A|Q[3]~52_combout  & (\cpu|select_B|Q [10] & \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|select_B|Q [10]),
	.datad(\cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S~combout  = \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S~combout  $ (((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[5]~40_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|select_A|Q[5]~40_combout ),
	.datad(\cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S~combout  = \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S~combout  $ (((\cpu|select_B|Q [10] & 
// \cpu|select_A|Q[4]~47_combout ))))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[4]~47_combout ),
	.datad(\cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S~combout ) # ((\cpu|select_A|Q[3]~52_combout  & 
// \cpu|select_B|Q [11])))) # (!\cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0_combout  & (\cpu|select_A|Q[3]~52_combout  & (\cpu|select_B|Q [11] & \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S~combout )))

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|select_B|Q [11]),
	.datad(\cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[11].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S~combout ) # ((\cpu|select_B|Q [10] & 
// \cpu|select_A|Q[4]~47_combout )))) # (!\cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0_combout  & (\cpu|select_B|Q [10] & (\cpu|select_A|Q[4]~47_combout  & \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[4]~47_combout ),
	.datad(\cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[10].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~10 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~10_combout  = \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[10].row|union[4].unit|add|C4~0_combout )

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[3].unit|add|C4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_932|comb_22|union[10].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~10 .lut_mask = 16'h55AA;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S~combout  = \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S~combout  $ (((\cpu|select_A|Q[3]~52_combout  & 
// \cpu|select_B|Q [11]))))

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[3]~52_combout ),
	.datac(\cpu|select_B|Q [11]),
	.datad(\cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0_combout  & ((\cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0_combout )))) # (!\cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S~combout  & (\cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S~combout  & \cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0_combout ),
	.datac(\cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q [12])))) # (!\cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S~combout  & (\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0_combout  & (\cpu|select_A|Q[2]~57_combout  & \cpu|select_B|Q [12])))

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|select_B|Q [12]),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[12].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S~combout  = \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[2]~57_combout  & 
// \cpu|select_B|Q [12]))))

	.dataa(\cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[2]~57_combout ),
	.datad(\cpu|select_B|Q [12]),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0_combout  = (\cpu|select_B|Q [13] & \cpu|select_A|Q[1]~62_combout )

	.dataa(\cpu|select_B|Q [13]),
	.datab(gnd),
	.datac(\cpu|select_A|Q[1]~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0 .lut_mask = 16'hA0A0;
defparam \cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0_combout  = (\cpu|select_A|Q[0]~68_combout  & \cpu|select_B|Q [13])

	.dataa(\cpu|select_A|Q[0]~68_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0 .lut_mask = 16'hA0A0;
defparam \cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S~combout  & ((\cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0_combout ) # 
// ((\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0_combout )))) # (!\cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S~combout  & (\cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0_combout  & \cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S~combout ),
	.datac(\cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[13].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~12 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~12_combout  = \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~11_combout  $ (\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~10_combout  $ 
// (\cpu|comb_932|comb_22|union[12].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_932|comb_22|union[13].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~11_combout ),
	.datab(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~10_combout ),
	.datac(\cpu|comb_932|comb_22|union[12].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[13].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~12 .lut_mask = 16'h6996;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~16 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~16_combout  = \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~12_combout  $ (((\cpu|select_B|Q [14] & \cpu|select_A|Q[1]~62_combout )))

	.dataa(\cpu|select_B|Q [14]),
	.datab(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~12_combout ),
	.datac(\cpu|select_A|Q[1]~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~16 .lut_mask = 16'h6C6C;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~17 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~17_combout  = \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~14_combout  $ (\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~16_combout  $ (((!\cpu|select_B|Q[15]~2_combout  & 
// \cpu|select_A|Q[0]~68_combout ))))

	.dataa(\cpu|select_B|Q[15]~2_combout ),
	.datab(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~14_combout ),
	.datac(\cpu|select_A|Q[0]~68_combout ),
	.datad(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~16_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~17 .lut_mask = 16'h639C;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|S~combout  = \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S~combout  $ (\cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0_combout  $ 
// (((\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S~combout  & \cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S~combout ),
	.datab(\cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S~combout ),
	.datac(\cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0_combout ),
	.datad(\cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[13].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[14].row|union[0].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[14].row|union[0].unit|add|C4~0_combout  = (\cpu|select_B|Q [14] & (\cpu|select_A|Q[0]~68_combout  & \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|S~combout ))

	.dataa(\cpu|select_B|Q [14]),
	.datab(gnd),
	.datac(\cpu|select_A|Q[0]~68_combout ),
	.datad(\cpu|comb_932|comb_22|union[13].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[14].row|union[0].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[14].row|union[0].unit|add|C4~0 .lut_mask = 16'hA000;
defparam \cpu|comb_932|comb_22|union[14].row|union[0].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~15 (
// Equation(s):
// \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~15_combout  = \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~9_combout  $ (\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~6_combout  $ 
// (\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~17_combout  $ (\cpu|comb_932|comb_22|union[14].row|union[0].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~9_combout ),
	.datab(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~6_combout ),
	.datac(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~17_combout ),
	.datad(\cpu|comb_932|comb_22|union[14].row|union[0].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~15 .lut_mask = 16'h6996;
defparam \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \cpu|comb_932|Add0~93 (
// Equation(s):
// \cpu|comb_932|Add0~93_combout  = (\cpu|ALU_S[1]~2_combout  & (!\cpu|comb_932|shift_direction~combout  & ((\cpu|select_A|Q[14]~9_combout )))) # (!\cpu|ALU_S[1]~2_combout  & (((\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~15_combout ))))

	.dataa(\cpu|comb_932|shift_direction~combout ),
	.datab(\cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~15_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|select_A|Q[14]~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~93 .lut_mask = 16'h5C0C;
defparam \cpu|comb_932|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \cpu|comb_932|Add0~97 (
// Equation(s):
// \cpu|comb_932|Add0~97_combout  = (\cpu|ALU_S [2] & ((\cpu|ALU_S[1]~2_combout  & ((!\cpu|select_B|Q[15]~2_combout ))) # (!\cpu|ALU_S[1]~2_combout  & (\cpu|select_A|Q[15]~6_combout )))) # (!\cpu|ALU_S [2] & (((\cpu|select_A|Q[15]~6_combout ))))

	.dataa(\cpu|ALU_S [2]),
	.datab(\cpu|ALU_S[1]~2_combout ),
	.datac(\cpu|select_A|Q[15]~6_combout ),
	.datad(\cpu|select_B|Q[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~97 .lut_mask = 16'h70F8;
defparam \cpu|comb_932|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \cpu|comb_932|Add0~98 (
// Equation(s):
// \cpu|comb_932|Add0~98_combout  = (\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Add6~30_combout )) # (!\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add0~97_combout )))

	.dataa(\cpu|comb_932|Add6~30_combout ),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|comb_932|Add0~97_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~98 .lut_mask = 16'hB8B8;
defparam \cpu|comb_932|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \cpu|comb_932|Add0~96 (
// Equation(s):
// \cpu|comb_932|Add0~96_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & ((\cpu|ALU_S[0]~5_combout ))) # (!\cpu|ALU_S [2] & (\cpu|select_B|Q[15]~2_combout ))))

	.dataa(\cpu|select_B|Q[15]~2_combout ),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|ALU_S[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~96 .lut_mask = 16'h3202;
defparam \cpu|comb_932|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \cpu|comb_932|Add0~89 (
// Equation(s):
// \cpu|comb_932|Add0~89_combout  = (\cpu|ALU_S [2] & ((\cpu|ALU_S[1]~2_combout  & (\cpu|select_B|Q [14])) # (!\cpu|ALU_S[1]~2_combout  & ((\cpu|select_A|Q[14]~9_combout ))))) # (!\cpu|ALU_S [2] & (((\cpu|select_A|Q[14]~9_combout ))))

	.dataa(\cpu|select_B|Q [14]),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|select_A|Q[14]~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~89 .lut_mask = 16'hBF80;
defparam \cpu|comb_932|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \cpu|comb_932|Add0~90 (
// Equation(s):
// \cpu|comb_932|Add0~90_combout  = (\cpu|ALU_S[3]~11_combout  & (\cpu|comb_932|Add6~28_combout )) # (!\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Add0~89_combout )))

	.dataa(\cpu|comb_932|Add6~28_combout ),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|comb_932|Add0~89_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~90 .lut_mask = 16'hB8B8;
defparam \cpu|comb_932|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \cpu|comb_932|Add0~88 (
// Equation(s):
// \cpu|comb_932|Add0~88_combout  = (!\cpu|ALU_S[3]~11_combout  & ((\cpu|ALU_S [2] & (\cpu|ALU_S[0]~5_combout )) # (!\cpu|ALU_S [2] & ((!\cpu|select_B|Q [14])))))

	.dataa(\cpu|ALU_S[0]~5_combout ),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|select_B|Q [14]),
	.datad(\cpu|ALU_S [2]),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~88 .lut_mask = 16'h2203;
defparam \cpu|comb_932|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \cpu|comb_932|Add0~91 (
// Equation(s):
// \cpu|comb_932|Add0~91_combout  = (\cpu|comb_932|Add0~90_combout  & ((\cpu|comb_932|Add0~88_combout  & (\cpu|comb_932|Add0~87  & VCC)) # (!\cpu|comb_932|Add0~88_combout  & (!\cpu|comb_932|Add0~87 )))) # (!\cpu|comb_932|Add0~90_combout  & 
// ((\cpu|comb_932|Add0~88_combout  & (!\cpu|comb_932|Add0~87 )) # (!\cpu|comb_932|Add0~88_combout  & ((\cpu|comb_932|Add0~87 ) # (GND)))))
// \cpu|comb_932|Add0~92  = CARRY((\cpu|comb_932|Add0~90_combout  & (!\cpu|comb_932|Add0~88_combout  & !\cpu|comb_932|Add0~87 )) # (!\cpu|comb_932|Add0~90_combout  & ((!\cpu|comb_932|Add0~87 ) # (!\cpu|comb_932|Add0~88_combout ))))

	.dataa(\cpu|comb_932|Add0~90_combout ),
	.datab(\cpu|comb_932|Add0~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_932|Add0~87 ),
	.combout(\cpu|comb_932|Add0~91_combout ),
	.cout(\cpu|comb_932|Add0~92 ));
// synopsys translate_off
defparam \cpu|comb_932|Add0~91 .lut_mask = 16'h9617;
defparam \cpu|comb_932|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \cpu|comb_932|Add0~99 (
// Equation(s):
// \cpu|comb_932|Add0~99_combout  = \cpu|comb_932|Add0~98_combout  $ (\cpu|comb_932|Add0~92  $ (!\cpu|comb_932|Add0~96_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Add0~98_combout ),
	.datac(gnd),
	.datad(\cpu|comb_932|Add0~96_combout ),
	.cin(\cpu|comb_932|Add0~92 ),
	.combout(\cpu|comb_932|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~99 .lut_mask = 16'h3CC3;
defparam \cpu|comb_932|Add0~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \cpu|comb_932|Add0~101 (
// Equation(s):
// \cpu|comb_932|Add0~101_combout  = (\cpu|ALU_S[1]~2_combout  & (!\cpu|comb_932|shift_direction~combout  & ((\cpu|select_A|Q[14]~9_combout )))) # (!\cpu|ALU_S[1]~2_combout  & (((\cpu|comb_932|Add0~99_combout ))))

	.dataa(\cpu|comb_932|shift_direction~combout ),
	.datab(\cpu|comb_932|Add0~99_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|select_A|Q[14]~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~101 .lut_mask = 16'h5C0C;
defparam \cpu|comb_932|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \cpu|comb_932|Add0~95 (
// Equation(s):
// \cpu|comb_932|Add0~95_combout  = (\cpu|comb_932|Add0~94_combout ) # ((!\cpu|select_B|Q[15]~2_combout  & (\cpu|select_A|Q[15]~6_combout  & \cpu|ALU_S[1]~2_combout )))

	.dataa(\cpu|select_B|Q[15]~2_combout ),
	.datab(\cpu|select_A|Q[15]~6_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|comb_932|Add0~94_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Add0~95 .lut_mask = 16'hFF40;
defparam \cpu|comb_932|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \cpu|comb_932|Mux1~6 (
// Equation(s):
// \cpu|comb_932|Mux1~6_combout  = (\cpu|ALU_S[0]~5_combout  & (((\cpu|ALU_S [2])))) # (!\cpu|ALU_S[0]~5_combout  & ((\cpu|ALU_S [2] & ((\cpu|comb_932|Add0~95_combout ))) # (!\cpu|ALU_S [2] & (\cpu|comb_932|Add0~101_combout ))))

	.dataa(\cpu|ALU_S[0]~5_combout ),
	.datab(\cpu|comb_932|Add0~101_combout ),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|comb_932|Add0~95_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux1~6 .lut_mask = 16'hF4A4;
defparam \cpu|comb_932|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \cpu|comb_932|Mux1~7 (
// Equation(s):
// \cpu|comb_932|Mux1~7_combout  = (\cpu|comb_932|Mux1~6_combout  & ((\cpu|comb_932|Add0~102_combout ) # ((!\cpu|ALU_S[0]~5_combout )))) # (!\cpu|comb_932|Mux1~6_combout  & (((\cpu|comb_932|Add0~93_combout  & \cpu|ALU_S[0]~5_combout ))))

	.dataa(\cpu|comb_932|Add0~102_combout ),
	.datab(\cpu|comb_932|Add0~93_combout ),
	.datac(\cpu|comb_932|Mux1~6_combout ),
	.datad(\cpu|ALU_S[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux1~7 .lut_mask = 16'hACF0;
defparam \cpu|comb_932|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \cpu|comb_932|Mux1~8 (
// Equation(s):
// \cpu|comb_932|Mux1~8_combout  = (\cpu|ALU_S[1]~2_combout  & ((\cpu|comb_932|Add6~30_combout ) # ((\cpu|ALU_S[0]~5_combout )))) # (!\cpu|ALU_S[1]~2_combout  & (((\cpu|select_A|Q[15]~6_combout  & !\cpu|ALU_S[0]~5_combout ))))

	.dataa(\cpu|comb_932|Add6~30_combout ),
	.datab(\cpu|select_A|Q[15]~6_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|ALU_S[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux1~8 .lut_mask = 16'hF0AC;
defparam \cpu|comb_932|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \cpu|comb_932|Mux1~9 (
// Equation(s):
// \cpu|comb_932|Mux1~9_combout  = (\cpu|comb_932|Mux1~8_combout  & (((\cpu|comb_932|Add0~99_combout ) # (!\cpu|ALU_S[0]~5_combout )))) # (!\cpu|comb_932|Mux1~8_combout  & (!\cpu|select_B|Q[15]~2_combout  & ((\cpu|ALU_S[0]~5_combout ))))

	.dataa(\cpu|select_B|Q[15]~2_combout ),
	.datab(\cpu|comb_932|Add0~99_combout ),
	.datac(\cpu|comb_932|Mux1~8_combout ),
	.datad(\cpu|ALU_S[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux1~9 .lut_mask = 16'hC5F0;
defparam \cpu|comb_932|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \cpu|comb_932|Mux1~10 (
// Equation(s):
// \cpu|comb_932|Mux1~10_combout  = (\cpu|ALU_S [2] & (\cpu|comb_932|Add0~99_combout )) # (!\cpu|ALU_S [2] & ((\cpu|comb_932|Mux1~9_combout )))

	.dataa(gnd),
	.datab(\cpu|comb_932|Add0~99_combout ),
	.datac(\cpu|ALU_S [2]),
	.datad(\cpu|comb_932|Mux1~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux1~10 .lut_mask = 16'hCFC0;
defparam \cpu|comb_932|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \cpu|comb_932|Mux1~11 (
// Equation(s):
// \cpu|comb_932|Mux1~11_combout  = (\cpu|ALU_S[3]~11_combout  & ((\cpu|comb_932|Mux1~7_combout ) # ((\cpu|ALU_S[4]~10_combout )))) # (!\cpu|ALU_S[3]~11_combout  & (((!\cpu|ALU_S[4]~10_combout  & \cpu|comb_932|Mux1~10_combout ))))

	.dataa(\cpu|comb_932|Mux1~7_combout ),
	.datab(\cpu|ALU_S[3]~11_combout ),
	.datac(\cpu|ALU_S[4]~10_combout ),
	.datad(\cpu|comb_932|Mux1~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux1~11 .lut_mask = 16'hCBC8;
defparam \cpu|comb_932|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \cpu|comb_932|Mux1~13 (
// Equation(s):
// \cpu|comb_932|Mux1~13_combout  = (\cpu|ALU_S[4]~10_combout  & ((\cpu|comb_932|Mux1~11_combout  & ((\cpu|comb_932|Mux1~15_combout ))) # (!\cpu|comb_932|Mux1~11_combout  & (\cpu|comb_932|Mux1~5_combout )))) # (!\cpu|ALU_S[4]~10_combout  & 
// (((\cpu|comb_932|Mux1~11_combout ))))

	.dataa(\cpu|comb_932|Mux1~5_combout ),
	.datab(\cpu|comb_932|Mux1~15_combout ),
	.datac(\cpu|ALU_S[4]~10_combout ),
	.datad(\cpu|comb_932|Mux1~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux1~13 .lut_mask = 16'hCFA0;
defparam \cpu|comb_932|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \cpu|comb_932|F[15] (
// Equation(s):
// \cpu|comb_932|F [15] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [15]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux1~13_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_932|Mux1~13_combout ),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [15]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [15]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[15] .lut_mask = 16'hFC0C;
defparam \cpu|comb_932|F[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \cpu|IR|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \cpu|make_clock|always1~9 (
// Equation(s):
// \cpu|make_clock|always1~9_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))) # 
// (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  $ (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & 
// (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~9 .lut_mask = 16'h1442;
defparam \cpu|make_clock|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \cpu|make_clock|always1~16 (
// Equation(s):
// \cpu|make_clock|always1~16_combout  = (\cpu|make_clock|always1~9_combout  & !\cpu|make_clock|num_P [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|make_clock|always1~9_combout ),
	.datad(\cpu|make_clock|num_P [2]),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~16 .lut_mask = 16'h00F0;
defparam \cpu|make_clock|always1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \cpu|make_clock|always1~11 (
// Equation(s):
// \cpu|make_clock|always1~11_combout  = (\cpu|make_clock|Wx [0] & (\cpu|make_clock|Wx [1] & (!\cpu|make_clock|num_P [0] & !\cpu|make_clock|num_P [1])))

	.dataa(\cpu|make_clock|Wx [0]),
	.datab(\cpu|make_clock|Wx [1]),
	.datac(\cpu|make_clock|num_P [0]),
	.datad(\cpu|make_clock|num_P [1]),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~11 .lut_mask = 16'h0008;
defparam \cpu|make_clock|always1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \cpu|make_clock|always1~13 (
// Equation(s):
// \cpu|make_clock|always1~13_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q  & !\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q )) # 
// (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q )))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~13 .lut_mask = 16'h0C40;
defparam \cpu|make_clock|always1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \cpu|make_clock|always1~14 (
// Equation(s):
// \cpu|make_clock|always1~14_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|make_clock|always1~12_combout  & (\cpu|make_clock|always1~11_combout  & \cpu|make_clock|always1~13_combout )))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|make_clock|always1~12_combout ),
	.datac(\cpu|make_clock|always1~11_combout ),
	.datad(\cpu|make_clock|always1~13_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~14 .lut_mask = 16'h8000;
defparam \cpu|make_clock|always1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \cpu|make_clock|Wx~0 (
// Equation(s):
// \cpu|make_clock|Wx~0_combout  = (!\cpu|make_clock|always1~14_combout  & (((!\cpu|make_clock|always1~16_combout  & !\cpu|make_clock|always1~7_combout )) # (!\cpu|make_clock|always1~4_combout )))

	.dataa(\cpu|make_clock|always1~4_combout ),
	.datab(\cpu|make_clock|always1~16_combout ),
	.datac(\cpu|make_clock|always1~7_combout ),
	.datad(\cpu|make_clock|always1~14_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|Wx~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|Wx~0 .lut_mask = 16'h0057;
defparam \cpu|make_clock|Wx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \cpu|make_clock|Wx~2 (
// Equation(s):
// \cpu|make_clock|Wx~2_combout  = (\cpu|make_clock|Wx~0_combout  & ((\cpu|make_clock|always1~17_combout ) # ((!\cpu|make_clock|always1~15_combout  & \cpu|make_clock|Wx [1]))))

	.dataa(\cpu|make_clock|always1~15_combout ),
	.datab(\cpu|make_clock|Wx~0_combout ),
	.datac(\cpu|make_clock|Wx [1]),
	.datad(\cpu|make_clock|always1~17_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|Wx~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|Wx~2 .lut_mask = 16'hCC40;
defparam \cpu|make_clock|Wx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \cpu|make_clock|Wx[1] (
	.clk(\CLK~combout ),
	.d(\cpu|make_clock|Wx~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock|Wx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock|Wx[1] .is_wysiwyg = "true";
defparam \cpu|make_clock|Wx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \cpu|comb_932|Mux2~7 (
// Equation(s):
// \cpu|comb_932|Mux2~7_combout  = (\cpu|ALU_S [2] & (((\cpu|comb_932|jumpTag~q )))) # (!\cpu|ALU_S [2] & (\cpu|make_clock|Wx [1] & (\cpu|ALU_S [1])))

	.dataa(\cpu|make_clock|Wx [1]),
	.datab(\cpu|ALU_S [2]),
	.datac(\cpu|ALU_S [1]),
	.datad(\cpu|comb_932|jumpTag~q ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~7 .lut_mask = 16'hEC20;
defparam \cpu|comb_932|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \cpu|comb_932|Mux2~11 (
// Equation(s):
// \cpu|comb_932|Mux2~11_combout  = (\cpu|comb_932|Mux2~6_combout  & (\cpu|comb_932|Mux2~7_combout )) # (!\cpu|comb_932|Mux2~6_combout  & (((\cpu|ALU_S[4]~9_combout ) # (!\cpu|ALU_S[3]~11_combout ))))

	.dataa(\cpu|comb_932|Mux2~7_combout ),
	.datab(\cpu|comb_932|Mux2~6_combout ),
	.datac(\cpu|ALU_S[4]~9_combout ),
	.datad(\cpu|ALU_S[3]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~11 .lut_mask = 16'hB8BB;
defparam \cpu|comb_932|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \cpu|comb_932|Mux2~19 (
// Equation(s):
// \cpu|comb_932|Mux2~19_combout  = (\cpu|comb_932|Mux2~14_combout  & (((\cpu|comb_932|Mux2~15_combout )))) # (!\cpu|comb_932|Mux2~14_combout  & ((\cpu|comb_932|Mux2~15_combout  & ((\cpu|select_B|Q [14]))) # (!\cpu|comb_932|Mux2~15_combout  & 
// (\cpu|comb_932|Add0~91_combout ))))

	.dataa(\cpu|comb_932|Add0~91_combout ),
	.datab(\cpu|comb_932|Mux2~14_combout ),
	.datac(\cpu|comb_932|Mux2~15_combout ),
	.datad(\cpu|select_B|Q [14]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~19 .lut_mask = 16'hF2C2;
defparam \cpu|comb_932|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \cpu|comb_932|comb_22|union[14].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_932|comb_22|union[14].row|union[0].unit|add|S~0_combout  = \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|S~combout  $ (((\cpu|select_B|Q [14] & \cpu|select_A|Q[0]~68_combout )))

	.dataa(\cpu|select_B|Q [14]),
	.datab(gnd),
	.datac(\cpu|select_A|Q[0]~68_combout ),
	.datad(\cpu|comb_932|comb_22|union[13].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|comb_22|union[14].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|comb_22|union[14].row|union[0].unit|add|S~0 .lut_mask = 16'h5FA0;
defparam \cpu|comb_932|comb_22|union[14].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \cpu|comb_932|Mux2~20 (
// Equation(s):
// \cpu|comb_932|Mux2~20_combout  = (\cpu|select_B|Q [14] & ((\cpu|comb_932|Mux2~28_combout ) # ((\cpu|ALU_S[1]~2_combout  & \cpu|select_A|Q[14]~9_combout )))) # (!\cpu|select_B|Q [14] & (\cpu|comb_932|Mux2~28_combout  & ((\cpu|select_A|Q[14]~9_combout ) # 
// (!\cpu|ALU_S[1]~2_combout ))))

	.dataa(\cpu|select_B|Q [14]),
	.datab(\cpu|comb_932|Mux2~28_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|select_A|Q[14]~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~20 .lut_mask = 16'hEC8C;
defparam \cpu|comb_932|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \cpu|comb_932|Mux2~21 (
// Equation(s):
// \cpu|comb_932|Mux2~21_combout  = (\cpu|comb_932|Mux2~20_combout  & (((\cpu|ALU_S[1]~2_combout )) # (!\cpu|select_B|Q[15]~2_combout ))) # (!\cpu|comb_932|Mux2~20_combout  & (((!\cpu|ALU_S[1]~2_combout  & \cpu|select_B|Q [13]))))

	.dataa(\cpu|select_B|Q[15]~2_combout ),
	.datab(\cpu|comb_932|Mux2~20_combout ),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|select_B|Q [13]),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~21 .lut_mask = 16'hC7C4;
defparam \cpu|comb_932|Mux2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \cpu|comb_932|Mux2~22 (
// Equation(s):
// \cpu|comb_932|Mux2~22_combout  = (\cpu|comb_932|Mux2~9_combout  & (((\cpu|comb_932|Mux2~8_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & ((\cpu|comb_932|Mux2~8_combout  & ((\cpu|comb_932|Mux2~21_combout ))) # (!\cpu|comb_932|Mux2~8_combout  & 
// (\cpu|comb_932|comb_22|union[14].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_932|comb_22|union[14].row|union[0].unit|add|S~0_combout ),
	.datab(\cpu|comb_932|Mux2~21_combout ),
	.datac(\cpu|comb_932|Mux2~9_combout ),
	.datad(\cpu|comb_932|Mux2~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~22 .lut_mask = 16'hFC0A;
defparam \cpu|comb_932|Mux2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \cpu|comb_932|Mux2~23 (
// Equation(s):
// \cpu|comb_932|Mux2~23_combout  = (\cpu|comb_932|Mux2~9_combout  & ((\cpu|comb_932|Mux2~22_combout  & ((\cpu|select_A|Q[15]~6_combout ))) # (!\cpu|comb_932|Mux2~22_combout  & (\cpu|select_A|Q[13]~12_combout )))) # (!\cpu|comb_932|Mux2~9_combout  & 
// (((\cpu|comb_932|Mux2~22_combout ))))

	.dataa(\cpu|select_A|Q[13]~12_combout ),
	.datab(\cpu|comb_932|Mux2~9_combout ),
	.datac(\cpu|select_A|Q[15]~6_combout ),
	.datad(\cpu|comb_932|Mux2~22_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~23 .lut_mask = 16'hF388;
defparam \cpu|comb_932|Mux2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \cpu|comb_932|Mux2~16 (
// Equation(s):
// \cpu|comb_932|Mux2~16_combout  = (\cpu|ALU_S[1]~2_combout ) # (\cpu|select_A|Q[14]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ALU_S[1]~2_combout ),
	.datad(\cpu|select_A|Q[14]~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~16 .lut_mask = 16'hFFF0;
defparam \cpu|comb_932|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \cpu|comb_932|Mux2~17 (
// Equation(s):
// \cpu|comb_932|Mux2~17_combout  = (\cpu|comb_932|Mux2~29_combout  & (\cpu|select_A|Q[6]~36_combout  & ((\cpu|comb_932|Mux2~10_combout )))) # (!\cpu|comb_932|Mux2~29_combout  & (((!\cpu|comb_932|Mux2~10_combout ) # (!\cpu|comb_932|Mux2~16_combout ))))

	.dataa(\cpu|select_A|Q[6]~36_combout ),
	.datab(\cpu|comb_932|Mux2~29_combout ),
	.datac(\cpu|comb_932|Mux2~16_combout ),
	.datad(\cpu|comb_932|Mux2~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~17 .lut_mask = 16'h8B33;
defparam \cpu|comb_932|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \cpu|comb_932|Mux2~18 (
// Equation(s):
// \cpu|comb_932|Mux2~18_combout  = (\cpu|comb_932|Mux2~27_combout  & (((\cpu|comb_932|Mux2~17_combout )))) # (!\cpu|comb_932|Mux2~27_combout  & (\cpu|select_B|Q [14] $ (((\cpu|select_A|Q[14]~9_combout ) # (!\cpu|comb_932|Mux2~17_combout )))))

	.dataa(\cpu|comb_932|Mux2~27_combout ),
	.datab(\cpu|select_A|Q[14]~9_combout ),
	.datac(\cpu|select_B|Q [14]),
	.datad(\cpu|comb_932|Mux2~17_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~18 .lut_mask = 16'hBE05;
defparam \cpu|comb_932|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \cpu|comb_932|Mux2~24 (
// Equation(s):
// \cpu|comb_932|Mux2~24_combout  = (\cpu|comb_932|Mux2~19_combout  & ((\cpu|comb_932|Mux2~23_combout ) # ((!\cpu|comb_932|Mux2~14_combout )))) # (!\cpu|comb_932|Mux2~19_combout  & (((\cpu|comb_932|Mux2~14_combout  & \cpu|comb_932|Mux2~18_combout ))))

	.dataa(\cpu|comb_932|Mux2~19_combout ),
	.datab(\cpu|comb_932|Mux2~23_combout ),
	.datac(\cpu|comb_932|Mux2~14_combout ),
	.datad(\cpu|comb_932|Mux2~18_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~24 .lut_mask = 16'hDA8A;
defparam \cpu|comb_932|Mux2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \cpu|comb_932|Mux2~25 (
// Equation(s):
// \cpu|comb_932|Mux2~25_combout  = (\cpu|comb_932|Mux2~11_combout  & ((\cpu|comb_932|Mux2~6_combout  & ((\cpu|comb_932|Add6~28_combout ))) # (!\cpu|comb_932|Mux2~6_combout  & (\cpu|comb_932|Mux2~24_combout ))))

	.dataa(\cpu|comb_932|Mux2~11_combout ),
	.datab(\cpu|comb_932|Mux2~6_combout ),
	.datac(\cpu|comb_932|Mux2~24_combout ),
	.datad(\cpu|comb_932|Add6~28_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~25 .lut_mask = 16'hA820;
defparam \cpu|comb_932|Mux2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \cpu|comb_932|Mux2~26 (
// Equation(s):
// \cpu|comb_932|Mux2~26_combout  = (\cpu|comb_932|Mux2~25_combout ) # ((!\cpu|comb_932|Mux2~11_combout  & \cpu|select_A|Q[14]~9_combout ))

	.dataa(\cpu|comb_932|Mux2~11_combout ),
	.datab(\cpu|comb_932|Mux2~25_combout ),
	.datac(gnd),
	.datad(\cpu|select_A|Q[14]~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_932|Mux2~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|Mux2~26 .lut_mask = 16'hDDCC;
defparam \cpu|comb_932|Mux2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \cpu|comb_932|F[14] (
// Equation(s):
// \cpu|comb_932|F [14] = (GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & ((\cpu|comb_932|F [14]))) # (!GLOBAL(\cpu|comb_932|Mux0~0clkctrl_outclk ) & (\cpu|comb_932|Mux2~26_combout ))

	.dataa(\cpu|comb_932|Mux2~26_combout ),
	.datab(gnd),
	.datac(\cpu|comb_932|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_932|F [14]),
	.cin(gnd),
	.combout(\cpu|comb_932|F [14]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_932|F[14] .lut_mask = 16'hFA0A;
defparam \cpu|comb_932|F[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \cpu|IR|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \cpu|make_clock|always1~5 (
// Equation(s):
// \cpu|make_clock|always1~5_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & 
// ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ) # ((!\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~5 .lut_mask = 16'hBBDC;
defparam \cpu|make_clock|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \cpu|make_clock|always1~6 (
// Equation(s):
// \cpu|make_clock|always1~6_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  $ (((\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ) # (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))))) # 
// (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & (((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ) # (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~6 .lut_mask = 16'h3F6C;
defparam \cpu|make_clock|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \cpu|make_clock|always1~7 (
// Equation(s):
// \cpu|make_clock|always1~7_combout  = (\cpu|make_clock|num_P [2] & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & ((!\cpu|make_clock|always1~6_combout ))) # (!\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|make_clock|always1~5_combout ))))

	.dataa(\cpu|make_clock|always1~5_combout ),
	.datab(\cpu|make_clock|always1~6_combout ),
	.datac(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|num_P [2]),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~7 .lut_mask = 16'h3A00;
defparam \cpu|make_clock|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \cpu|make_clock|always1~8 (
// Equation(s):
// \cpu|make_clock|always1~8_combout  = (\cpu|make_clock|always1~7_combout  & \cpu|make_clock|always1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|make_clock|always1~7_combout ),
	.datad(\cpu|make_clock|always1~4_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~8 .lut_mask = 16'hF000;
defparam \cpu|make_clock|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \cpu|make_clock|Add1~3 (
// Equation(s):
// \cpu|make_clock|Add1~3_combout  = (\cpu|make_clock|num_P~3_combout  & (\cpu|make_clock|always1~10_combout  $ (((!\cpu|make_clock|always1~8_combout  & !\cpu|make_clock|num_P~2_combout ))))) # (!\cpu|make_clock|num_P~3_combout  & 
// (!\cpu|make_clock|always1~8_combout  & (!\cpu|make_clock|num_P~2_combout )))

	.dataa(\cpu|make_clock|num_P~3_combout ),
	.datab(\cpu|make_clock|always1~8_combout ),
	.datac(\cpu|make_clock|num_P~2_combout ),
	.datad(\cpu|make_clock|always1~10_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|Add1~3 .lut_mask = 16'hA903;
defparam \cpu|make_clock|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \cpu|make_clock|num_P[3] (
	.clk(\CLK~combout ),
	.d(\cpu|make_clock|Add1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock|num_P [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock|num_P[3] .is_wysiwyg = "true";
defparam \cpu|make_clock|num_P[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \cpu|make_clock|always1~4 (
// Equation(s):
// \cpu|make_clock|always1~4_combout  = (\cpu|make_clock|num_P [3] & (\cpu|make_clock|Wx [1] & (!\cpu|make_clock|num_P [0] & !\cpu|make_clock|num_P [1])))

	.dataa(\cpu|make_clock|num_P [3]),
	.datab(\cpu|make_clock|Wx [1]),
	.datac(\cpu|make_clock|num_P [0]),
	.datad(\cpu|make_clock|num_P [1]),
	.cin(gnd),
	.combout(\cpu|make_clock|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|always1~4 .lut_mask = 16'h0008;
defparam \cpu|make_clock|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \cpu|make_clock|num_P~4 (
// Equation(s):
// \cpu|make_clock|num_P~4_combout  = ((\cpu|make_clock|always1~10_combout  & (!\cpu|make_clock|Wx [0] & !\cpu|make_clock|num_P [3]))) # (!\cpu|make_clock|num_P [2])

	.dataa(\cpu|make_clock|always1~10_combout ),
	.datab(\cpu|make_clock|num_P [2]),
	.datac(\cpu|make_clock|Wx [0]),
	.datad(\cpu|make_clock|num_P [3]),
	.cin(gnd),
	.combout(\cpu|make_clock|num_P~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|num_P~4 .lut_mask = 16'h333B;
defparam \cpu|make_clock|num_P~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \cpu|make_clock|num_P~3 (
// Equation(s):
// \cpu|make_clock|num_P~3_combout  = (\cpu|make_clock|num_P~4_combout ) # ((\cpu|make_clock|always1~14_combout ) # ((\cpu|make_clock|always1~4_combout  & \cpu|make_clock|always1~7_combout )))

	.dataa(\cpu|make_clock|always1~4_combout ),
	.datab(\cpu|make_clock|num_P~4_combout ),
	.datac(\cpu|make_clock|always1~7_combout ),
	.datad(\cpu|make_clock|always1~14_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|num_P~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|num_P~3 .lut_mask = 16'hFFEC;
defparam \cpu|make_clock|num_P~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \cpu|make_clock|Tx~1 (
// Equation(s):
// \cpu|make_clock|Tx~1_combout  = (!\cpu|make_clock|always1~8_combout  & (!\cpu|make_clock|num_P~2_combout  & (\cpu|make_clock|num_P~3_combout  $ (\cpu|make_clock|always1~10_combout ))))

	.dataa(\cpu|make_clock|num_P~3_combout ),
	.datab(\cpu|make_clock|always1~8_combout ),
	.datac(\cpu|make_clock|num_P~2_combout ),
	.datad(\cpu|make_clock|always1~10_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|Tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|Tx~1 .lut_mask = 16'h0102;
defparam \cpu|make_clock|Tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \cpu|make_clock|Tx[1] (
	.clk(\CLK~combout ),
	.d(\cpu|make_clock|Tx~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|make_clock|Add1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock|Tx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock|Tx[1] .is_wysiwyg = "true";
defparam \cpu|make_clock|Tx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \cpu|CPIR (
// Equation(s):
// \cpu|CPIR~combout  = LCELL((\cpu|make_clock|Tx [1] & (!\cpu|make_clock|Wx [0] & !\cpu|make_clock|num_P [1])))

	.dataa(gnd),
	.datab(\cpu|make_clock|Tx [1]),
	.datac(\cpu|make_clock|Wx [0]),
	.datad(\cpu|make_clock|num_P [1]),
	.cin(gnd),
	.combout(\cpu|CPIR~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPIR .lut_mask = 16'h000C;
defparam \cpu|CPIR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \cpu|CPIR~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPIR~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPIR~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPIR~clkctrl .clock_type = "global clock";
defparam \cpu|CPIR~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \cpu|IR|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_932|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \cpu|control_singal~79 (
// Equation(s):
// \cpu|control_singal~79_combout  = (\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|make_clock|Tx [0]))

	.dataa(gnd),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|make_clock|Tx [0]),
	.cin(gnd),
	.combout(\cpu|control_singal~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|control_singal~79 .lut_mask = 16'hC000;
defparam \cpu|control_singal~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y24_N8
cycloneive_io_ibuf \G~input (
	.i(G),
	.ibar(gnd),
	.o(\G~input_o ));
// synopsys translate_off
defparam \G~input .bus_hold = "false";
defparam \G~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \CLK_SINGLESTEP~input (
	.i(CLK_SINGLESTEP),
	.ibar(gnd),
	.o(\CLK_SINGLESTEP~input_o ));
// synopsys translate_off
defparam \CLK_SINGLESTEP~input .bus_hold = "false";
defparam \CLK_SINGLESTEP~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y20_N8
cycloneive_io_ibuf \CLK_CONTINUOUS~input (
	.i(CLK_CONTINUOUS),
	.ibar(gnd),
	.o(\CLK_CONTINUOUS~input_o ));
// synopsys translate_off
defparam \CLK_CONTINUOUS~input .bus_hold = "false";
defparam \CLK_CONTINUOUS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \CLK~0 (
// Equation(s):
// \CLK~0_combout  = (\G~input_o  & ((\CLK_CONTINUOUS~input_o ))) # (!\G~input_o  & (\CLK_SINGLESTEP~input_o ))

	.dataa(\G~input_o ),
	.datab(gnd),
	.datac(\CLK_SINGLESTEP~input_o ),
	.datad(\CLK_CONTINUOUS~input_o ),
	.cin(gnd),
	.combout(\CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK~0 .lut_mask = 16'hFA50;
defparam \CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb CLK(
// Equation(s):
// \CLK~combout  = LCELL((\CLK~0_combout  & (((!\cpu|control_singal~78_combout ) # (!\cpu|make_clock|Wx [1])) # (!\cpu|control_singal~79_combout ))))

	.dataa(\cpu|control_singal~79_combout ),
	.datab(\cpu|make_clock|Wx [1]),
	.datac(\cpu|control_singal~78_combout ),
	.datad(\CLK~0_combout ),
	.cin(gnd),
	.combout(\CLK~combout ),
	.cout());
// synopsys translate_off
defparam CLK.lut_mask = 16'h7F00;
defparam CLK.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \cpu|make_clock|num_P[1]~5 (
// Equation(s):
// \cpu|make_clock|num_P[1]~5_combout  = !\cpu|make_clock|Add1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|make_clock|Add1~2_combout ),
	.cin(gnd),
	.combout(\cpu|make_clock|num_P[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock|num_P[1]~5 .lut_mask = 16'h00FF;
defparam \cpu|make_clock|num_P[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \cpu|make_clock|num_P[1] (
	.clk(\CLK~combout ),
	.d(\cpu|make_clock|num_P[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock|num_P [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock|num_P[1] .is_wysiwyg = "true";
defparam \cpu|make_clock|num_P[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
