<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p404" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_404{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_404{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_404{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4_404{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_404{left:155px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_404{left:69px;bottom:1062px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_404{left:69px;bottom:1045px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_404{left:69px;bottom:1028px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t9_404{left:69px;bottom:1005px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ta_404{left:69px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tb_404{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_404{left:69px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_404{left:69px;bottom:932px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#te_404{left:69px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tf_404{left:69px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_404{left:69px;bottom:875px;letter-spacing:-0.29px;word-spacing:-0.33px;}
#th_404{left:69px;bottom:859px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_404{left:69px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tj_404{left:69px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_404{left:69px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#tl_404{left:69px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_404{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_404{left:69px;bottom:758px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#to_404{left:69px;bottom:735px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_404{left:69px;bottom:718px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_404{left:69px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_404{left:69px;bottom:684px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ts_404{left:69px;bottom:668px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tt_404{left:69px;bottom:645px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tu_404{left:69px;bottom:628px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_404{left:69px;bottom:611px;letter-spacing:-0.18px;}
#tw_404{left:69px;bottom:588px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#tx_404{left:69px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ty_404{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tz_404{left:69px;bottom:538px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_404{left:69px;bottom:521px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#t11_404{left:69px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_404{left:69px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_404{left:69px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t14_404{left:69px;bottom:454px;letter-spacing:-0.16px;}
#t15_404{left:69px;bottom:431px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#t16_404{left:69px;bottom:414px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#t17_404{left:69px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t18_404{left:69px;bottom:374px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_404{left:69px;bottom:357px;letter-spacing:-0.15px;word-spacing:-1px;}
#t1a_404{left:69px;bottom:341px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#t1b_404{left:69px;bottom:324px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t1c_404{left:69px;bottom:307px;letter-spacing:-0.14px;}
#t1d_404{left:69px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_404{left:69px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t1f_404{left:69px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t1g_404{left:69px;bottom:234px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1h_404{left:69px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_404{left:69px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1j_404{left:69px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1k_404{left:69px;bottom:166px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1l_404{left:69px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_404{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_404{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_404{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_404{font-size:14px;font-family:Verdana_13-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts404" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg404Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg404" style="-webkit-user-select: none;"><object width="935" height="1210" data="404/404.svg" type="image/svg+xml" id="pdf404" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_404" class="t s1_404">16-8 </span><span id="t2_404" class="t s1_404">Vol. 1 </span>
<span id="t3_404" class="t s2_404">PROGRAMMING WITH INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS </span>
<span id="t4_404" class="t s3_404">16.3.9.2 </span><span id="t5_404" class="t s3_404">Runtime Considerations </span>
<span id="t6_404" class="t s4_404">In addition to the instruction-based considerations, runtime events may cause transactional execution to abort. </span>
<span id="t7_404" class="t s4_404">These may be due to data access patterns or micro-architectural implementation causes. Keep in mind that the </span>
<span id="t8_404" class="t s4_404">following list is not a comprehensive discussion of all abort causes. </span>
<span id="t9_404" class="t s4_404">Any fault or trap in a transactional region that must be exposed to software will be suppressed. Transactional </span>
<span id="ta_404" class="t s4_404">execution will abort and execution will transition to a non-transactional execution, as if the fault or trap had never </span>
<span id="tb_404" class="t s4_404">occurred. If any exception is not masked, that will result in a transactional abort and it will be as if the exception </span>
<span id="tc_404" class="t s4_404">had never occurred. </span>
<span id="td_404" class="t s4_404">When executed in VMX non-root operation, certain instructions may result in a VM exit. When such instructions are </span>
<span id="te_404" class="t s4_404">executed inside a transactional region, then instead of causing a VM exit, they will cause a transactional abort and </span>
<span id="tf_404" class="t s4_404">the execution will appear as if instruction that would have caused a VM exit never executed. </span>
<span id="tg_404" class="t s4_404">Synchronous exception events (#DE, #OF, #NP, #SS, #GP, #BR, #UD, #AC, #XM, #PF, #NM, #TS, #MF, #DB, </span>
<span id="th_404" class="t s4_404">#BP/INT3) that occur during transactional execution may cause an execution not to commit transactionally, and </span>
<span id="ti_404" class="t s4_404">require a non-transactional execution. These events are suppressed as if they had never occurred. With HLE, since </span>
<span id="tj_404" class="t s4_404">the non-transactional code path is identical to the transactional code path, these events will typically re-appear </span>
<span id="tk_404" class="t s4_404">when the instruction that caused the exception is re-executed non-transactionally, causing the associated synchro- </span>
<span id="tl_404" class="t s4_404">nous events to be delivered appropriately in the non-transactional execution. The same behavior also applies to </span>
<span id="tm_404" class="t s4_404">synchronous events (EPT violations, EPT misconfigurations, and accesses to the APIC-access page) that occur in </span>
<span id="tn_404" class="t s4_404">VMX non-root operation. </span>
<span id="to_404" class="t s4_404">Asynchronous events (NMI, SMI, INTR, IPI, PMI, etc.) occurring during transactional execution may cause the </span>
<span id="tp_404" class="t s4_404">transactional execution to abort and transition to a non-transactional execution. The asynchronous events will be </span>
<span id="tq_404" class="t s4_404">pended and handled after the transactional abort is processed. The same behavior also applies to asynchronous </span>
<span id="tr_404" class="t s4_404">events (VMX-preemption timer expiry, virtual-interrupt delivery, and interrupt-window exiting) that occur in VMX </span>
<span id="ts_404" class="t s4_404">non-root operation. </span>
<span id="tt_404" class="t s4_404">Transactional execution only supports write-back cacheable memory type operations. A transactional region may </span>
<span id="tu_404" class="t s4_404">always abort if it includes operations on any other memory type. This includes instruction fetches to UC memory </span>
<span id="tv_404" class="t s4_404">type. </span>
<span id="tw_404" class="t s4_404">Memory accesses within a transactional region may require the processor to set the Accessed and Dirty flags of the </span>
<span id="tx_404" class="t s4_404">referenced page table entry. The behavior of how the processor handles this is implementation specific. Some </span>
<span id="ty_404" class="t s4_404">implementations may allow the updates to these flags to become externally visible even if the transactional region </span>
<span id="tz_404" class="t s4_404">subsequently aborts. Some Intel TSX implementations may choose to abort the transactional execution if these </span>
<span id="t10_404" class="t s4_404">flags need to be updated. Further, a processor's page-table walk may generate accesses to its own transactionally </span>
<span id="t11_404" class="t s4_404">written but uncommitted state. Some Intel TSX implementations may choose to abort the execution of a transac- </span>
<span id="t12_404" class="t s4_404">tional region in such situations. Regardless, the architecture ensures that, if the transactional region aborts, then </span>
<span id="t13_404" class="t s4_404">the transactionally written state will not be made architecturally visible through the behavior of structures such as </span>
<span id="t14_404" class="t s4_404">TLBs. </span>
<span id="t15_404" class="t s4_404">Executing self-modifying code transactionally may also cause transactional aborts. Programmers must continue to </span>
<span id="t16_404" class="t s4_404">follow the Intel recommended guidelines for writing self-modifying and cross-modifying code even when employing </span>
<span id="t17_404" class="t s4_404">Intel TSX. </span>
<span id="t18_404" class="t s4_404">While an Intel TSX implementation will typically provide sufficient resources for executing common transactional </span>
<span id="t19_404" class="t s4_404">regions, implementation constraints and excessive sizes for transactional regions may cause a transactional execu- </span>
<span id="t1a_404" class="t s4_404">tion to abort and transition to a non-transactional execution. The architecture provides no guarantee of the amount </span>
<span id="t1b_404" class="t s4_404">of resources available to do transactional execution and does not guarantee that a transactional execution will ever </span>
<span id="t1c_404" class="t s4_404">succeed. </span>
<span id="t1d_404" class="t s4_404">Conflicting requests to a cache line accessed within a transactional region may prevent the transactional region </span>
<span id="t1e_404" class="t s4_404">from executing successfully. For example, if logical processor P0 reads line A in a transactional region and another </span>
<span id="t1f_404" class="t s4_404">logical processor P1 writes A (either inside or outside a transactional region) then logical processor P0 may abort if </span>
<span id="t1g_404" class="t s4_404">logical processor P1’s write interferes with processor P0's ability to execute transactionally. Similarly, if P0 writes </span>
<span id="t1h_404" class="t s4_404">line A in a transactional region and P1reads or writes A (either inside or outside a transactional region), then P0 </span>
<span id="t1i_404" class="t s4_404">may abort if P1's access to A interferes with P0's ability to execute transactionally. In addition, other coherence </span>
<span id="t1j_404" class="t s4_404">traffic may at times appear as conflicting requests and may cause aborts. While these false conflicts may happen, </span>
<span id="t1k_404" class="t s4_404">they are expected to be uncommon. The conflict resolution policy to determine whether P0 or P1 aborts in the </span>
<span id="t1l_404" class="t s4_404">above scenarios is implementation specific. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
