{"Source Block": ["oh/elink/hdl/emaxi.v@245:294@HdlStmProcess", "\t    wstrb_aligned[7:0] = 8'hff;\n\tendcase // case (emwr_datamode[1:0])\n     end // always @ *\n   \n   // generate the write-data signals\n   always @ (posedge m_axi_aclk )\n     if(~m_axi_aresetn) \n       begin\t  \n\t  m_axi_wvalid      <= 1'b0;\n          m_axi_wdata[63:0] <= 8'b0;\n          m_axi_wstrb[7:0]  <= 8'b0;\n          m_axi_wlast       <= 1'b1; // todo: no bursts for now?\t  \n          wvalid_b          <= 1'b0;\n          wdata_b[63:0]     <= 64'b0;\n          wstrb_b[7:0]      <= 8'b0;         \n       end \n     else \n       begin\n          if( ~m_axi_wvalid | w_go ) \n\t    begin\n            if( wvalid_b ) \n\t      begin\n\t\t m_axi_wvalid       <= 1'b1;\n\t\t m_axi_wdata[63:0]  <= wdata_b[63:0];\n\t\t m_axi_wstrb[7:0]   <= wstrb_b[7:0];\n              end \n\t    else \n\t      begin\n\t\t m_axi_wvalid       <= emwr_rd_en;\n\t\t m_axi_wdata[63:0]  <= wdata_aligned[63:0];\n\t\t m_axi_wstrb[7:0]   <= wstrb_aligned[7:0];\n              end\n            end // if ( ~axi_wvalid | w_go )\n\n         if( emwr_rd_en & m_axi_wvalid & ~w_go )\n           wvalid_b <= 1'b1;\n         else if( w_go )\n           wvalid_b <= 1'b0;\n\t  \n          if( emwr_rd_en ) \n\t    begin\n               wdata_b[63:0] <= wdata_aligned[63:0];\n               wstrb_b[7:0]  <= wstrb_aligned[7:0];\n            end\n       end // else: !if(~m_axi_aresetn)\n   \n   //----------------------------\n   // read handler\n   //   elink read requests generate a transaction on the ar channel,\n   //   buffer the src info to generate an elink write when the\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[254, "          m_axi_wdata[63:0] <= 8'b0;\n"]], "Add": [[254, "          m_axi_wdata[63:0] <= 64'b0;\n"]]}}