|CPU
DATA_MEM_write_enable <= UNIT_CONTROL:inst1.write_enable
CLOCK => UNIT_CONTROL:inst1.CLOCK
CLOCK => DATA_PATH:inst.CLOCK
LOADN => DATA_PATH:inst.LOAD
PROG_MEM_IN[0] => DATA_PATH:inst.IN_MBR[0]
PROG_MEM_IN[1] => DATA_PATH:inst.IN_MBR[1]
PROG_MEM_IN[2] => DATA_PATH:inst.IN_MBR[2]
PROG_MEM_IN[3] => DATA_PATH:inst.IN_MBR[3]
PROG_MEM_IN[4] => DATA_PATH:inst.IN_MBR[4]
PROG_MEM_IN[5] => DATA_PATH:inst.IN_MBR[5]
PROG_MEM_IN[6] => DATA_PATH:inst.IN_MBR[6]
PROG_MEM_IN[7] => DATA_PATH:inst.IN_MBR[7]
DATA_MEM_IN[0] => DATA_PATH:inst.IN_MEM[0]
DATA_MEM_IN[1] => DATA_PATH:inst.IN_MEM[1]
DATA_MEM_IN[2] => DATA_PATH:inst.IN_MEM[2]
DATA_MEM_IN[3] => DATA_PATH:inst.IN_MEM[3]
DATA_MEM_IN[4] => DATA_PATH:inst.IN_MEM[4]
DATA_MEM_IN[5] => DATA_PATH:inst.IN_MEM[5]
DATA_MEM_IN[6] => DATA_PATH:inst.IN_MEM[6]
DATA_MEM_IN[7] => DATA_PATH:inst.IN_MEM[7]
DATA_MEM_IN[8] => DATA_PATH:inst.IN_MEM[8]
DATA_MEM_IN[9] => DATA_PATH:inst.IN_MEM[9]
DATA_MEM_IN[10] => DATA_PATH:inst.IN_MEM[10]
DATA_MEM_IN[11] => DATA_PATH:inst.IN_MEM[11]
DATA_MEM_IN[12] => DATA_PATH:inst.IN_MEM[12]
DATA_MEM_IN[13] => DATA_PATH:inst.IN_MEM[13]
DATA_MEM_IN[14] => DATA_PATH:inst.IN_MEM[14]
DATA_MEM_IN[15] => DATA_PATH:inst.IN_MEM[15]
DATA_MEM_IN[16] => DATA_PATH:inst.IN_MEM[16]
DATA_MEM_IN[17] => DATA_PATH:inst.IN_MEM[17]
DATA_MEM_IN[18] => DATA_PATH:inst.IN_MEM[18]
DATA_MEM_IN[19] => DATA_PATH:inst.IN_MEM[19]
DATA_MEM_IN[20] => DATA_PATH:inst.IN_MEM[20]
DATA_MEM_IN[21] => DATA_PATH:inst.IN_MEM[21]
DATA_MEM_IN[22] => DATA_PATH:inst.IN_MEM[22]
DATA_MEM_IN[23] => DATA_PATH:inst.IN_MEM[23]
DATA_MEM_IN[24] => DATA_PATH:inst.IN_MEM[24]
DATA_MEM_IN[25] => DATA_PATH:inst.IN_MEM[25]
DATA_MEM_IN[26] => DATA_PATH:inst.IN_MEM[26]
DATA_MEM_IN[27] => DATA_PATH:inst.IN_MEM[27]
DATA_MEM_IN[28] => DATA_PATH:inst.IN_MEM[28]
DATA_MEM_IN[29] => DATA_PATH:inst.IN_MEM[29]
DATA_MEM_IN[30] => DATA_PATH:inst.IN_MEM[30]
DATA_MEM_IN[31] => DATA_PATH:inst.IN_MEM[31]
MIR[0] <= UNIT_CONTROL:inst1.MIR[0]
MIR[1] <= UNIT_CONTROL:inst1.MIR[1]
MIR[2] <= UNIT_CONTROL:inst1.MIR[2]
MIR[3] <= UNIT_CONTROL:inst1.MIR[3]
MIR[4] <= UNIT_CONTROL:inst1.MIR[4]
MIR[5] <= UNIT_CONTROL:inst1.MIR[5]
MIR[6] <= UNIT_CONTROL:inst1.MIR[6]
MIR[7] <= UNIT_CONTROL:inst1.MIR[7]
MIR[8] <= UNIT_CONTROL:inst1.MIR[8]
MIR[9] <= UNIT_CONTROL:inst1.MIR[9]
MIR[10] <= UNIT_CONTROL:inst1.MIR[10]
MIR[11] <= UNIT_CONTROL:inst1.MIR[11]
MIR[12] <= UNIT_CONTROL:inst1.MIR[12]
MIR[13] <= UNIT_CONTROL:inst1.MIR[13]
MIR[14] <= UNIT_CONTROL:inst1.MIR[14]
MIR[15] <= UNIT_CONTROL:inst1.MIR[15]
MIR[16] <= UNIT_CONTROL:inst1.MIR[16]
MIR[17] <= UNIT_CONTROL:inst1.MIR[17]
MIR[18] <= UNIT_CONTROL:inst1.MIR[18]
MIR[19] <= UNIT_CONTROL:inst1.MIR[19]
MIR[20] <= UNIT_CONTROL:inst1.MIR[20]
MIR[21] <= UNIT_CONTROL:inst1.MIR[21]
MIR[22] <= UNIT_CONTROL:inst1.MIR[22]
MIR[23] <= UNIT_CONTROL:inst1.MIR[23]
MIR[24] <= UNIT_CONTROL:inst1.MIR[24]
MIR[25] <= UNIT_CONTROL:inst1.MIR[25]
MIR[26] <= UNIT_CONTROL:inst1.MIR[26]
MIR[27] <= UNIT_CONTROL:inst1.MIR[27]
MIR[28] <= UNIT_CONTROL:inst1.MIR[28]
MIR[29] <= UNIT_CONTROL:inst1.MIR[29]
MIR[30] <= UNIT_CONTROL:inst1.MIR[30]
MIR[31] <= UNIT_CONTROL:inst1.MIR[31]
MIR[32] <= UNIT_CONTROL:inst1.MIR[32]
MIR[33] <= UNIT_CONTROL:inst1.MIR[33]
MIR[34] <= UNIT_CONTROL:inst1.MIR[34]
MIR[35] <= UNIT_CONTROL:inst1.MIR[35]
C_BUS[0] <= DATA_PATH:inst.C_BUS[0]
C_BUS[1] <= DATA_PATH:inst.C_BUS[1]
C_BUS[2] <= DATA_PATH:inst.C_BUS[2]
C_BUS[3] <= DATA_PATH:inst.C_BUS[3]
C_BUS[4] <= DATA_PATH:inst.C_BUS[4]
C_BUS[5] <= DATA_PATH:inst.C_BUS[5]
C_BUS[6] <= DATA_PATH:inst.C_BUS[6]
C_BUS[7] <= DATA_PATH:inst.C_BUS[7]
C_BUS[8] <= DATA_PATH:inst.C_BUS[8]
C_BUS[9] <= DATA_PATH:inst.C_BUS[9]
C_BUS[10] <= DATA_PATH:inst.C_BUS[10]
C_BUS[11] <= DATA_PATH:inst.C_BUS[11]
C_BUS[12] <= DATA_PATH:inst.C_BUS[12]
C_BUS[13] <= DATA_PATH:inst.C_BUS[13]
C_BUS[14] <= DATA_PATH:inst.C_BUS[14]
C_BUS[15] <= DATA_PATH:inst.C_BUS[15]
C_BUS[16] <= DATA_PATH:inst.C_BUS[16]
C_BUS[17] <= DATA_PATH:inst.C_BUS[17]
C_BUS[18] <= DATA_PATH:inst.C_BUS[18]
C_BUS[19] <= DATA_PATH:inst.C_BUS[19]
C_BUS[20] <= DATA_PATH:inst.C_BUS[20]
C_BUS[21] <= DATA_PATH:inst.C_BUS[21]
C_BUS[22] <= DATA_PATH:inst.C_BUS[22]
C_BUS[23] <= DATA_PATH:inst.C_BUS[23]
C_BUS[24] <= DATA_PATH:inst.C_BUS[24]
C_BUS[25] <= DATA_PATH:inst.C_BUS[25]
C_BUS[26] <= DATA_PATH:inst.C_BUS[26]
C_BUS[27] <= DATA_PATH:inst.C_BUS[27]
C_BUS[28] <= DATA_PATH:inst.C_BUS[28]
C_BUS[29] <= DATA_PATH:inst.C_BUS[29]
C_BUS[30] <= DATA_PATH:inst.C_BUS[30]
C_BUS[31] <= DATA_PATH:inst.C_BUS[31]
DATA_MEM_ADDR[0] <= DATA_PATH:inst.ADDRESS[0]
DATA_MEM_ADDR[1] <= DATA_PATH:inst.ADDRESS[1]
DATA_MEM_ADDR[2] <= DATA_PATH:inst.ADDRESS[2]
DATA_MEM_ADDR[3] <= DATA_PATH:inst.ADDRESS[3]
DATA_MEM_ADDR[4] <= DATA_PATH:inst.ADDRESS[4]
DATA_MEM_ADDR[5] <= DATA_PATH:inst.ADDRESS[5]
DATA_MEM_ADDR[6] <= DATA_PATH:inst.ADDRESS[6]
DATA_MEM_ADDR[7] <= DATA_PATH:inst.ADDRESS[7]
DATA_MEM_ADDR[8] <= DATA_PATH:inst.ADDRESS[8]
DATA_MEM_ADDR[9] <= DATA_PATH:inst.ADDRESS[9]
DATA_MEM_ADDR[10] <= DATA_PATH:inst.ADDRESS[10]
DATA_MEM_ADDR[11] <= DATA_PATH:inst.ADDRESS[11]
DATA_MEM_ADDR[12] <= DATA_PATH:inst.ADDRESS[12]
DATA_MEM_ADDR[13] <= DATA_PATH:inst.ADDRESS[13]
DATA_MEM_ADDR[14] <= DATA_PATH:inst.ADDRESS[14]
DATA_MEM_ADDR[15] <= DATA_PATH:inst.ADDRESS[15]
DATA_MEM_ADDR[16] <= DATA_PATH:inst.ADDRESS[16]
DATA_MEM_ADDR[17] <= DATA_PATH:inst.ADDRESS[17]
DATA_MEM_ADDR[18] <= DATA_PATH:inst.ADDRESS[18]
DATA_MEM_ADDR[19] <= DATA_PATH:inst.ADDRESS[19]
DATA_MEM_ADDR[20] <= DATA_PATH:inst.ADDRESS[20]
DATA_MEM_ADDR[21] <= DATA_PATH:inst.ADDRESS[21]
DATA_MEM_ADDR[22] <= DATA_PATH:inst.ADDRESS[22]
DATA_MEM_ADDR[23] <= DATA_PATH:inst.ADDRESS[23]
DATA_MEM_ADDR[24] <= DATA_PATH:inst.ADDRESS[24]
DATA_MEM_ADDR[25] <= DATA_PATH:inst.ADDRESS[25]
DATA_MEM_ADDR[26] <= DATA_PATH:inst.ADDRESS[26]
DATA_MEM_ADDR[27] <= DATA_PATH:inst.ADDRESS[27]
DATA_MEM_ADDR[28] <= DATA_PATH:inst.ADDRESS[28]
DATA_MEM_ADDR[29] <= DATA_PATH:inst.ADDRESS[29]
DATA_MEM_ADDR[30] <= DATA_PATH:inst.ADDRESS[30]
DATA_MEM_ADDR[31] <= DATA_PATH:inst.ADDRESS[31]
DATA_MEM_OUT[0] <= DATA_PATH:inst.OUT_MEM[0]
DATA_MEM_OUT[1] <= DATA_PATH:inst.OUT_MEM[1]
DATA_MEM_OUT[2] <= DATA_PATH:inst.OUT_MEM[2]
DATA_MEM_OUT[3] <= DATA_PATH:inst.OUT_MEM[3]
DATA_MEM_OUT[4] <= DATA_PATH:inst.OUT_MEM[4]
DATA_MEM_OUT[5] <= DATA_PATH:inst.OUT_MEM[5]
DATA_MEM_OUT[6] <= DATA_PATH:inst.OUT_MEM[6]
DATA_MEM_OUT[7] <= DATA_PATH:inst.OUT_MEM[7]
DATA_MEM_OUT[8] <= DATA_PATH:inst.OUT_MEM[8]
DATA_MEM_OUT[9] <= DATA_PATH:inst.OUT_MEM[9]
DATA_MEM_OUT[10] <= DATA_PATH:inst.OUT_MEM[10]
DATA_MEM_OUT[11] <= DATA_PATH:inst.OUT_MEM[11]
DATA_MEM_OUT[12] <= DATA_PATH:inst.OUT_MEM[12]
DATA_MEM_OUT[13] <= DATA_PATH:inst.OUT_MEM[13]
DATA_MEM_OUT[14] <= DATA_PATH:inst.OUT_MEM[14]
DATA_MEM_OUT[15] <= DATA_PATH:inst.OUT_MEM[15]
DATA_MEM_OUT[16] <= DATA_PATH:inst.OUT_MEM[16]
DATA_MEM_OUT[17] <= DATA_PATH:inst.OUT_MEM[17]
DATA_MEM_OUT[18] <= DATA_PATH:inst.OUT_MEM[18]
DATA_MEM_OUT[19] <= DATA_PATH:inst.OUT_MEM[19]
DATA_MEM_OUT[20] <= DATA_PATH:inst.OUT_MEM[20]
DATA_MEM_OUT[21] <= DATA_PATH:inst.OUT_MEM[21]
DATA_MEM_OUT[22] <= DATA_PATH:inst.OUT_MEM[22]
DATA_MEM_OUT[23] <= DATA_PATH:inst.OUT_MEM[23]
DATA_MEM_OUT[24] <= DATA_PATH:inst.OUT_MEM[24]
DATA_MEM_OUT[25] <= DATA_PATH:inst.OUT_MEM[25]
DATA_MEM_OUT[26] <= DATA_PATH:inst.OUT_MEM[26]
DATA_MEM_OUT[27] <= DATA_PATH:inst.OUT_MEM[27]
DATA_MEM_OUT[28] <= DATA_PATH:inst.OUT_MEM[28]
DATA_MEM_OUT[29] <= DATA_PATH:inst.OUT_MEM[29]
DATA_MEM_OUT[30] <= DATA_PATH:inst.OUT_MEM[30]
DATA_MEM_OUT[31] <= DATA_PATH:inst.OUT_MEM[31]
MBR_OUT[0] <= DATA_PATH:inst.OUT_MBR[0]
MBR_OUT[1] <= DATA_PATH:inst.OUT_MBR[1]
MBR_OUT[2] <= DATA_PATH:inst.OUT_MBR[2]
MBR_OUT[3] <= DATA_PATH:inst.OUT_MBR[3]
MBR_OUT[4] <= DATA_PATH:inst.OUT_MBR[4]
MBR_OUT[5] <= DATA_PATH:inst.OUT_MBR[5]
MBR_OUT[6] <= DATA_PATH:inst.OUT_MBR[6]
MBR_OUT[7] <= DATA_PATH:inst.OUT_MBR[7]
MPC[0] <= UNIT_CONTROL:inst1.MPC[0]
MPC[1] <= UNIT_CONTROL:inst1.MPC[1]
MPC[2] <= UNIT_CONTROL:inst1.MPC[2]
MPC[3] <= UNIT_CONTROL:inst1.MPC[3]
MPC[4] <= UNIT_CONTROL:inst1.MPC[4]
MPC[5] <= UNIT_CONTROL:inst1.MPC[5]
MPC[6] <= UNIT_CONTROL:inst1.MPC[6]
MPC[7] <= UNIT_CONTROL:inst1.MPC[7]
MPC[8] <= UNIT_CONTROL:inst1.MPC[8]
PC[0] <= DATA_PATH:inst.PC[0]
PC[1] <= DATA_PATH:inst.PC[1]
PC[2] <= DATA_PATH:inst.PC[2]
PC[3] <= DATA_PATH:inst.PC[3]
PC[4] <= DATA_PATH:inst.PC[4]
PC[5] <= DATA_PATH:inst.PC[5]
PC[6] <= DATA_PATH:inst.PC[6]
PC[7] <= DATA_PATH:inst.PC[7]
PC[8] <= DATA_PATH:inst.PC[8]
PC[9] <= DATA_PATH:inst.PC[9]
PC[10] <= DATA_PATH:inst.PC[10]
PC[11] <= DATA_PATH:inst.PC[11]
PC[12] <= DATA_PATH:inst.PC[12]
PC[13] <= DATA_PATH:inst.PC[13]
PC[14] <= DATA_PATH:inst.PC[14]
PC[15] <= DATA_PATH:inst.PC[15]
PC[16] <= DATA_PATH:inst.PC[16]
PC[17] <= DATA_PATH:inst.PC[17]
PC[18] <= DATA_PATH:inst.PC[18]
PC[19] <= DATA_PATH:inst.PC[19]
PC[20] <= DATA_PATH:inst.PC[20]
PC[21] <= DATA_PATH:inst.PC[21]
PC[22] <= DATA_PATH:inst.PC[22]
PC[23] <= DATA_PATH:inst.PC[23]
PC[24] <= DATA_PATH:inst.PC[24]
PC[25] <= DATA_PATH:inst.PC[25]
PC[26] <= DATA_PATH:inst.PC[26]
PC[27] <= DATA_PATH:inst.PC[27]
PC[28] <= DATA_PATH:inst.PC[28]
PC[29] <= DATA_PATH:inst.PC[29]
PC[30] <= DATA_PATH:inst.PC[30]
PC[31] <= DATA_PATH:inst.PC[31]


|CPU|UNIT_CONTROL:inst1
write_enable <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst3.CLK
CLOCK => inst2.IN0
CLOCK => MPC_generator:inst1.CLOCK
MIR[0] <= Microprogam_Memory:inst.q[0]
MIR[1] <= Microprogam_Memory:inst.q[1]
MIR[2] <= Microprogam_Memory:inst.q[2]
MIR[3] <= Microprogam_Memory:inst.q[3]
MIR[4] <= Microprogam_Memory:inst.q[4]
MIR[5] <= Microprogam_Memory:inst.q[5]
MIR[6] <= Microprogam_Memory:inst.q[6]
MIR[7] <= Microprogam_Memory:inst.q[7]
MIR[8] <= Microprogam_Memory:inst.q[8]
MIR[9] <= Microprogam_Memory:inst.q[9]
MIR[10] <= Microprogam_Memory:inst.q[10]
MIR[11] <= Microprogam_Memory:inst.q[11]
MIR[12] <= Microprogam_Memory:inst.q[12]
MIR[13] <= Microprogam_Memory:inst.q[13]
MIR[14] <= Microprogam_Memory:inst.q[14]
MIR[15] <= Microprogam_Memory:inst.q[15]
MIR[16] <= Microprogam_Memory:inst.q[16]
MIR[17] <= Microprogam_Memory:inst.q[17]
MIR[18] <= Microprogam_Memory:inst.q[18]
MIR[19] <= Microprogam_Memory:inst.q[19]
MIR[20] <= Microprogam_Memory:inst.q[20]
MIR[21] <= Microprogam_Memory:inst.q[21]
MIR[22] <= Microprogam_Memory:inst.q[22]
MIR[23] <= Microprogam_Memory:inst.q[23]
MIR[24] <= Microprogam_Memory:inst.q[24]
MIR[25] <= Microprogam_Memory:inst.q[25]
MIR[26] <= Microprogam_Memory:inst.q[26]
MIR[27] <= Microprogam_Memory:inst.q[27]
MIR[28] <= Microprogam_Memory:inst.q[28]
MIR[29] <= Microprogam_Memory:inst.q[29]
MIR[30] <= Microprogam_Memory:inst.q[30]
MIR[31] <= Microprogam_Memory:inst.q[31]
MIR[32] <= Microprogam_Memory:inst.q[32]
MIR[33] <= Microprogam_Memory:inst.q[33]
MIR[34] <= Microprogam_Memory:inst.q[34]
MIR[35] <= Microprogam_Memory:inst.q[35]
N => MPC_generator:inst1.N
Z => MPC_generator:inst1.Z
MBR_IN[0] => MPC_generator:inst1.MBR_IN[0]
MBR_IN[1] => MPC_generator:inst1.MBR_IN[1]
MBR_IN[2] => MPC_generator:inst1.MBR_IN[2]
MBR_IN[3] => MPC_generator:inst1.MBR_IN[3]
MBR_IN[4] => MPC_generator:inst1.MBR_IN[4]
MBR_IN[5] => MPC_generator:inst1.MBR_IN[5]
MBR_IN[6] => MPC_generator:inst1.MBR_IN[6]
MBR_IN[7] => MPC_generator:inst1.MBR_IN[7]
MPC[0] <= MPC_generator:inst1.MPC[0]
MPC[1] <= MPC_generator:inst1.MPC[1]
MPC[2] <= MPC_generator:inst1.MPC[2]
MPC[3] <= MPC_generator:inst1.MPC[3]
MPC[4] <= MPC_generator:inst1.MPC[4]
MPC[5] <= MPC_generator:inst1.MPC[5]
MPC[6] <= MPC_generator:inst1.MPC[6]
MPC[7] <= MPC_generator:inst1.MPC[7]
MPC[8] <= MPC_generator:inst1.MPC[8]


|CPU|UNIT_CONTROL:inst1|Microprogam_Memory:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]
q[32] <= altsyncram:altsyncram_component.q_a[32]
q[33] <= altsyncram:altsyncram_component.q_a[33]
q[34] <= altsyncram:altsyncram_component.q_a[34]
q[35] <= altsyncram:altsyncram_component.q_a[35]


|CPU|UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ph91:auto_generated.address_a[0]
address_a[1] => altsyncram_ph91:auto_generated.address_a[1]
address_a[2] => altsyncram_ph91:auto_generated.address_a[2]
address_a[3] => altsyncram_ph91:auto_generated.address_a[3]
address_a[4] => altsyncram_ph91:auto_generated.address_a[4]
address_a[5] => altsyncram_ph91:auto_generated.address_a[5]
address_a[6] => altsyncram_ph91:auto_generated.address_a[6]
address_a[7] => altsyncram_ph91:auto_generated.address_a[7]
address_a[8] => altsyncram_ph91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ph91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ph91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ph91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ph91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ph91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ph91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ph91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ph91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ph91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ph91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ph91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ph91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ph91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ph91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ph91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ph91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ph91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ph91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ph91:auto_generated.q_a[17]
q_a[18] <= altsyncram_ph91:auto_generated.q_a[18]
q_a[19] <= altsyncram_ph91:auto_generated.q_a[19]
q_a[20] <= altsyncram_ph91:auto_generated.q_a[20]
q_a[21] <= altsyncram_ph91:auto_generated.q_a[21]
q_a[22] <= altsyncram_ph91:auto_generated.q_a[22]
q_a[23] <= altsyncram_ph91:auto_generated.q_a[23]
q_a[24] <= altsyncram_ph91:auto_generated.q_a[24]
q_a[25] <= altsyncram_ph91:auto_generated.q_a[25]
q_a[26] <= altsyncram_ph91:auto_generated.q_a[26]
q_a[27] <= altsyncram_ph91:auto_generated.q_a[27]
q_a[28] <= altsyncram_ph91:auto_generated.q_a[28]
q_a[29] <= altsyncram_ph91:auto_generated.q_a[29]
q_a[30] <= altsyncram_ph91:auto_generated.q_a[30]
q_a[31] <= altsyncram_ph91:auto_generated.q_a[31]
q_a[32] <= altsyncram_ph91:auto_generated.q_a[32]
q_a[33] <= altsyncram_ph91:auto_generated.q_a[33]
q_a[34] <= altsyncram_ph91:auto_generated.q_a[34]
q_a[35] <= altsyncram_ph91:auto_generated.q_a[35]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT


|CPU|UNIT_CONTROL:inst1|MPC_generator:inst1
MPC[0] <= inst1[0].DB_MAX_OUTPUT_PORT_TYPE
MPC[1] <= inst1[1].DB_MAX_OUTPUT_PORT_TYPE
MPC[2] <= inst1[2].DB_MAX_OUTPUT_PORT_TYPE
MPC[3] <= inst1[3].DB_MAX_OUTPUT_PORT_TYPE
MPC[4] <= inst1[4].DB_MAX_OUTPUT_PORT_TYPE
MPC[5] <= inst1[5].DB_MAX_OUTPUT_PORT_TYPE
MPC[6] <= inst1[6].DB_MAX_OUTPUT_PORT_TYPE
MPC[7] <= inst1[7].DB_MAX_OUTPUT_PORT_TYPE
MPC[8] <= inst1[8].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst1[8].CLK
CLOCK => inst1[7].CLK
CLOCK => inst1[6].CLK
CLOCK => inst1[5].CLK
CLOCK => inst1[4].CLK
CLOCK => inst1[3].CLK
CLOCK => inst1[2].CLK
CLOCK => inst1[1].CLK
CLOCK => inst1[0].CLK
JAM[0] => inst2.IN0
JAM[1] => inst.IN1
JAM[2] => lpm_mux0:inst9.sel
NEXT_ADDRESS[0] => lpm_mux0:inst9.data0x[0]
NEXT_ADDRESS[1] => lpm_mux0:inst9.data0x[1]
NEXT_ADDRESS[2] => lpm_mux0:inst9.data0x[2]
NEXT_ADDRESS[3] => lpm_mux0:inst9.data0x[3]
NEXT_ADDRESS[4] => lpm_mux0:inst9.data0x[4]
NEXT_ADDRESS[5] => lpm_mux0:inst9.data0x[5]
NEXT_ADDRESS[6] => lpm_mux0:inst9.data0x[6]
NEXT_ADDRESS[7] => lpm_mux0:inst9.data0x[7]
NEXT_ADDRESS[8] => inst5.IN1
MBR_IN[0] => lpm_mux0:inst9.data1x[0]
MBR_IN[1] => lpm_mux0:inst9.data1x[1]
MBR_IN[2] => lpm_mux0:inst9.data1x[2]
MBR_IN[3] => lpm_mux0:inst9.data1x[3]
MBR_IN[4] => lpm_mux0:inst9.data1x[4]
MBR_IN[5] => lpm_mux0:inst9.data1x[5]
MBR_IN[6] => lpm_mux0:inst9.data1x[6]
MBR_IN[7] => lpm_mux0:inst9.data1x[7]
Z => inst2.IN1
N => inst.IN0


|CPU|UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|CPU|UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9|LPM_MUX:LPM_MUX_component
data[0][0] => mux_g6e:auto_generated.data[0]
data[0][1] => mux_g6e:auto_generated.data[1]
data[0][2] => mux_g6e:auto_generated.data[2]
data[0][3] => mux_g6e:auto_generated.data[3]
data[0][4] => mux_g6e:auto_generated.data[4]
data[0][5] => mux_g6e:auto_generated.data[5]
data[0][6] => mux_g6e:auto_generated.data[6]
data[0][7] => mux_g6e:auto_generated.data[7]
data[1][0] => mux_g6e:auto_generated.data[8]
data[1][1] => mux_g6e:auto_generated.data[9]
data[1][2] => mux_g6e:auto_generated.data[10]
data[1][3] => mux_g6e:auto_generated.data[11]
data[1][4] => mux_g6e:auto_generated.data[12]
data[1][5] => mux_g6e:auto_generated.data[13]
data[1][6] => mux_g6e:auto_generated.data[14]
data[1][7] => mux_g6e:auto_generated.data[15]
sel[0] => mux_g6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g6e:auto_generated.result[0]
result[1] <= mux_g6e:auto_generated.result[1]
result[2] <= mux_g6e:auto_generated.result[2]
result[3] <= mux_g6e:auto_generated.result[3]
result[4] <= mux_g6e:auto_generated.result[4]
result[5] <= mux_g6e:auto_generated.result[5]
result[6] <= mux_g6e:auto_generated.result[6]
result[7] <= mux_g6e:auto_generated.result[7]


|CPU|UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9|LPM_MUX:LPM_MUX_component|mux_g6e:auto_generated
data[0] => result_node[0]~15.IN1
data[1] => result_node[1]~13.IN1
data[2] => result_node[2]~11.IN1
data[3] => result_node[3]~9.IN1
data[4] => result_node[4]~7.IN1
data[5] => result_node[5]~5.IN1
data[6] => result_node[6]~3.IN1
data[7] => result_node[7]~1.IN1
data[8] => result_node[0]~14.IN1
data[9] => result_node[1]~12.IN1
data[10] => result_node[2]~10.IN1
data[11] => result_node[3]~8.IN1
data[12] => result_node[4]~6.IN1
data[13] => result_node[5]~4.IN1
data[14] => result_node[6]~2.IN1
data[15] => result_node[7]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[6]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[5]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[4]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[3]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[2]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[1]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[0]~14.IN0
sel[0] => _~7.IN0


|CPU|DATA_PATH:inst
N <= shifter:inst20.N
CLOCK => BANK_REGS:inst17.CLOCK
LOAD => BANK_REGS:inst17.LOAD
IN_MBR[0] => BANK_REGS:inst17.IN_MBR[0]
IN_MBR[1] => BANK_REGS:inst17.IN_MBR[1]
IN_MBR[2] => BANK_REGS:inst17.IN_MBR[2]
IN_MBR[3] => BANK_REGS:inst17.IN_MBR[3]
IN_MBR[4] => BANK_REGS:inst17.IN_MBR[4]
IN_MBR[5] => BANK_REGS:inst17.IN_MBR[5]
IN_MBR[6] => BANK_REGS:inst17.IN_MBR[6]
IN_MBR[7] => BANK_REGS:inst17.IN_MBR[7]
IN_MEM[0] => BANK_REGS:inst17.IN_MEM[0]
IN_MEM[1] => BANK_REGS:inst17.IN_MEM[1]
IN_MEM[2] => BANK_REGS:inst17.IN_MEM[2]
IN_MEM[3] => BANK_REGS:inst17.IN_MEM[3]
IN_MEM[4] => BANK_REGS:inst17.IN_MEM[4]
IN_MEM[5] => BANK_REGS:inst17.IN_MEM[5]
IN_MEM[6] => BANK_REGS:inst17.IN_MEM[6]
IN_MEM[7] => BANK_REGS:inst17.IN_MEM[7]
IN_MEM[8] => BANK_REGS:inst17.IN_MEM[8]
IN_MEM[9] => BANK_REGS:inst17.IN_MEM[9]
IN_MEM[10] => BANK_REGS:inst17.IN_MEM[10]
IN_MEM[11] => BANK_REGS:inst17.IN_MEM[11]
IN_MEM[12] => BANK_REGS:inst17.IN_MEM[12]
IN_MEM[13] => BANK_REGS:inst17.IN_MEM[13]
IN_MEM[14] => BANK_REGS:inst17.IN_MEM[14]
IN_MEM[15] => BANK_REGS:inst17.IN_MEM[15]
IN_MEM[16] => BANK_REGS:inst17.IN_MEM[16]
IN_MEM[17] => BANK_REGS:inst17.IN_MEM[17]
IN_MEM[18] => BANK_REGS:inst17.IN_MEM[18]
IN_MEM[19] => BANK_REGS:inst17.IN_MEM[19]
IN_MEM[20] => BANK_REGS:inst17.IN_MEM[20]
IN_MEM[21] => BANK_REGS:inst17.IN_MEM[21]
IN_MEM[22] => BANK_REGS:inst17.IN_MEM[22]
IN_MEM[23] => BANK_REGS:inst17.IN_MEM[23]
IN_MEM[24] => BANK_REGS:inst17.IN_MEM[24]
IN_MEM[25] => BANK_REGS:inst17.IN_MEM[25]
IN_MEM[26] => BANK_REGS:inst17.IN_MEM[26]
IN_MEM[27] => BANK_REGS:inst17.IN_MEM[27]
IN_MEM[28] => BANK_REGS:inst17.IN_MEM[28]
IN_MEM[29] => BANK_REGS:inst17.IN_MEM[29]
IN_MEM[30] => BANK_REGS:inst17.IN_MEM[30]
IN_MEM[31] => BANK_REGS:inst17.IN_MEM[31]
MIR[0] => BANK_REGS:inst17.MIR[0]
MIR[0] => ULA_32bit:inst.MIR[0]
MIR[0] => shifter:inst20.MIR[0]
MIR[1] => BANK_REGS:inst17.MIR[1]
MIR[1] => ULA_32bit:inst.MIR[1]
MIR[1] => shifter:inst20.MIR[1]
MIR[2] => BANK_REGS:inst17.MIR[2]
MIR[2] => ULA_32bit:inst.MIR[2]
MIR[2] => shifter:inst20.MIR[2]
MIR[3] => BANK_REGS:inst17.MIR[3]
MIR[3] => ULA_32bit:inst.MIR[3]
MIR[3] => shifter:inst20.MIR[3]
MIR[4] => BANK_REGS:inst17.MIR[4]
MIR[4] => ULA_32bit:inst.MIR[4]
MIR[4] => shifter:inst20.MIR[4]
MIR[5] => BANK_REGS:inst17.MIR[5]
MIR[5] => ULA_32bit:inst.MIR[5]
MIR[5] => shifter:inst20.MIR[5]
MIR[6] => BANK_REGS:inst17.MIR[6]
MIR[6] => ULA_32bit:inst.MIR[6]
MIR[6] => shifter:inst20.MIR[6]
MIR[7] => BANK_REGS:inst17.MIR[7]
MIR[7] => ULA_32bit:inst.MIR[7]
MIR[7] => shifter:inst20.MIR[7]
MIR[8] => BANK_REGS:inst17.MIR[8]
MIR[8] => ULA_32bit:inst.MIR[8]
MIR[8] => shifter:inst20.MIR[8]
MIR[9] => BANK_REGS:inst17.MIR[9]
MIR[9] => ULA_32bit:inst.MIR[9]
MIR[9] => shifter:inst20.MIR[9]
MIR[10] => BANK_REGS:inst17.MIR[10]
MIR[10] => ULA_32bit:inst.MIR[10]
MIR[10] => shifter:inst20.MIR[10]
MIR[11] => BANK_REGS:inst17.MIR[11]
MIR[11] => ULA_32bit:inst.MIR[11]
MIR[11] => shifter:inst20.MIR[11]
MIR[12] => BANK_REGS:inst17.MIR[12]
MIR[12] => ULA_32bit:inst.MIR[12]
MIR[12] => shifter:inst20.MIR[12]
MIR[13] => BANK_REGS:inst17.MIR[13]
MIR[13] => ULA_32bit:inst.MIR[13]
MIR[13] => shifter:inst20.MIR[13]
MIR[14] => BANK_REGS:inst17.MIR[14]
MIR[14] => ULA_32bit:inst.MIR[14]
MIR[14] => shifter:inst20.MIR[14]
MIR[15] => BANK_REGS:inst17.MIR[15]
MIR[15] => ULA_32bit:inst.MIR[15]
MIR[15] => shifter:inst20.MIR[15]
MIR[16] => BANK_REGS:inst17.MIR[16]
MIR[16] => ULA_32bit:inst.MIR[16]
MIR[16] => shifter:inst20.MIR[16]
MIR[17] => BANK_REGS:inst17.MIR[17]
MIR[17] => ULA_32bit:inst.MIR[17]
MIR[17] => shifter:inst20.MIR[17]
MIR[18] => BANK_REGS:inst17.MIR[18]
MIR[18] => ULA_32bit:inst.MIR[18]
MIR[18] => shifter:inst20.MIR[18]
MIR[19] => BANK_REGS:inst17.MIR[19]
MIR[19] => ULA_32bit:inst.MIR[19]
MIR[19] => shifter:inst20.MIR[19]
MIR[20] => BANK_REGS:inst17.MIR[20]
MIR[20] => ULA_32bit:inst.MIR[20]
MIR[20] => shifter:inst20.MIR[20]
MIR[21] => BANK_REGS:inst17.MIR[21]
MIR[21] => ULA_32bit:inst.MIR[21]
MIR[21] => shifter:inst20.MIR[21]
MIR[22] => BANK_REGS:inst17.MIR[22]
MIR[22] => ULA_32bit:inst.MIR[22]
MIR[22] => shifter:inst20.MIR[22]
MIR[23] => BANK_REGS:inst17.MIR[23]
MIR[23] => ULA_32bit:inst.MIR[23]
MIR[23] => shifter:inst20.MIR[23]
MIR[24] => BANK_REGS:inst17.MIR[24]
MIR[24] => ULA_32bit:inst.MIR[24]
MIR[24] => shifter:inst20.MIR[24]
MIR[25] => BANK_REGS:inst17.MIR[25]
MIR[25] => ULA_32bit:inst.MIR[25]
MIR[25] => shifter:inst20.MIR[25]
MIR[26] => BANK_REGS:inst17.MIR[26]
MIR[26] => ULA_32bit:inst.MIR[26]
MIR[26] => shifter:inst20.MIR[26]
MIR[27] => BANK_REGS:inst17.MIR[27]
MIR[27] => ULA_32bit:inst.MIR[27]
MIR[27] => shifter:inst20.MIR[27]
MIR[28] => BANK_REGS:inst17.MIR[28]
MIR[28] => ULA_32bit:inst.MIR[28]
MIR[28] => shifter:inst20.MIR[28]
MIR[29] => BANK_REGS:inst17.MIR[29]
MIR[29] => ULA_32bit:inst.MIR[29]
MIR[29] => shifter:inst20.MIR[29]
MIR[30] => BANK_REGS:inst17.MIR[30]
MIR[30] => ULA_32bit:inst.MIR[30]
MIR[30] => shifter:inst20.MIR[30]
MIR[31] => BANK_REGS:inst17.MIR[31]
MIR[31] => ULA_32bit:inst.MIR[31]
MIR[31] => shifter:inst20.MIR[31]
MIR[32] => BANK_REGS:inst17.MIR[32]
MIR[32] => ULA_32bit:inst.MIR[32]
MIR[32] => shifter:inst20.MIR[32]
MIR[33] => BANK_REGS:inst17.MIR[33]
MIR[33] => ULA_32bit:inst.MIR[33]
MIR[33] => shifter:inst20.MIR[33]
MIR[34] => BANK_REGS:inst17.MIR[34]
MIR[34] => ULA_32bit:inst.MIR[34]
MIR[34] => shifter:inst20.MIR[34]
MIR[35] => BANK_REGS:inst17.MIR[35]
MIR[35] => ULA_32bit:inst.MIR[35]
MIR[35] => shifter:inst20.MIR[35]
Z <= shifter:inst20.Z
A_BUS[0] <= BANK_REGS:inst17.OUT_A[0]
A_BUS[1] <= BANK_REGS:inst17.OUT_A[1]
A_BUS[2] <= BANK_REGS:inst17.OUT_A[2]
A_BUS[3] <= BANK_REGS:inst17.OUT_A[3]
A_BUS[4] <= BANK_REGS:inst17.OUT_A[4]
A_BUS[5] <= BANK_REGS:inst17.OUT_A[5]
A_BUS[6] <= BANK_REGS:inst17.OUT_A[6]
A_BUS[7] <= BANK_REGS:inst17.OUT_A[7]
A_BUS[8] <= BANK_REGS:inst17.OUT_A[8]
A_BUS[9] <= BANK_REGS:inst17.OUT_A[9]
A_BUS[10] <= BANK_REGS:inst17.OUT_A[10]
A_BUS[11] <= BANK_REGS:inst17.OUT_A[11]
A_BUS[12] <= BANK_REGS:inst17.OUT_A[12]
A_BUS[13] <= BANK_REGS:inst17.OUT_A[13]
A_BUS[14] <= BANK_REGS:inst17.OUT_A[14]
A_BUS[15] <= BANK_REGS:inst17.OUT_A[15]
A_BUS[16] <= BANK_REGS:inst17.OUT_A[16]
A_BUS[17] <= BANK_REGS:inst17.OUT_A[17]
A_BUS[18] <= BANK_REGS:inst17.OUT_A[18]
A_BUS[19] <= BANK_REGS:inst17.OUT_A[19]
A_BUS[20] <= BANK_REGS:inst17.OUT_A[20]
A_BUS[21] <= BANK_REGS:inst17.OUT_A[21]
A_BUS[22] <= BANK_REGS:inst17.OUT_A[22]
A_BUS[23] <= BANK_REGS:inst17.OUT_A[23]
A_BUS[24] <= BANK_REGS:inst17.OUT_A[24]
A_BUS[25] <= BANK_REGS:inst17.OUT_A[25]
A_BUS[26] <= BANK_REGS:inst17.OUT_A[26]
A_BUS[27] <= BANK_REGS:inst17.OUT_A[27]
A_BUS[28] <= BANK_REGS:inst17.OUT_A[28]
A_BUS[29] <= BANK_REGS:inst17.OUT_A[29]
A_BUS[30] <= BANK_REGS:inst17.OUT_A[30]
A_BUS[31] <= BANK_REGS:inst17.OUT_A[31]
ADDRESS[0] <= BANK_REGS:inst17.ADDRESS[0]
ADDRESS[1] <= BANK_REGS:inst17.ADDRESS[1]
ADDRESS[2] <= BANK_REGS:inst17.ADDRESS[2]
ADDRESS[3] <= BANK_REGS:inst17.ADDRESS[3]
ADDRESS[4] <= BANK_REGS:inst17.ADDRESS[4]
ADDRESS[5] <= BANK_REGS:inst17.ADDRESS[5]
ADDRESS[6] <= BANK_REGS:inst17.ADDRESS[6]
ADDRESS[7] <= BANK_REGS:inst17.ADDRESS[7]
ADDRESS[8] <= BANK_REGS:inst17.ADDRESS[8]
ADDRESS[9] <= BANK_REGS:inst17.ADDRESS[9]
ADDRESS[10] <= BANK_REGS:inst17.ADDRESS[10]
ADDRESS[11] <= BANK_REGS:inst17.ADDRESS[11]
ADDRESS[12] <= BANK_REGS:inst17.ADDRESS[12]
ADDRESS[13] <= BANK_REGS:inst17.ADDRESS[13]
ADDRESS[14] <= BANK_REGS:inst17.ADDRESS[14]
ADDRESS[15] <= BANK_REGS:inst17.ADDRESS[15]
ADDRESS[16] <= BANK_REGS:inst17.ADDRESS[16]
ADDRESS[17] <= BANK_REGS:inst17.ADDRESS[17]
ADDRESS[18] <= BANK_REGS:inst17.ADDRESS[18]
ADDRESS[19] <= BANK_REGS:inst17.ADDRESS[19]
ADDRESS[20] <= BANK_REGS:inst17.ADDRESS[20]
ADDRESS[21] <= BANK_REGS:inst17.ADDRESS[21]
ADDRESS[22] <= BANK_REGS:inst17.ADDRESS[22]
ADDRESS[23] <= BANK_REGS:inst17.ADDRESS[23]
ADDRESS[24] <= BANK_REGS:inst17.ADDRESS[24]
ADDRESS[25] <= BANK_REGS:inst17.ADDRESS[25]
ADDRESS[26] <= BANK_REGS:inst17.ADDRESS[26]
ADDRESS[27] <= BANK_REGS:inst17.ADDRESS[27]
ADDRESS[28] <= BANK_REGS:inst17.ADDRESS[28]
ADDRESS[29] <= BANK_REGS:inst17.ADDRESS[29]
ADDRESS[30] <= BANK_REGS:inst17.ADDRESS[30]
ADDRESS[31] <= BANK_REGS:inst17.ADDRESS[31]
B_BUS[0] <= BANK_REGS:inst17.OUT_B[0]
B_BUS[1] <= BANK_REGS:inst17.OUT_B[1]
B_BUS[2] <= BANK_REGS:inst17.OUT_B[2]
B_BUS[3] <= BANK_REGS:inst17.OUT_B[3]
B_BUS[4] <= BANK_REGS:inst17.OUT_B[4]
B_BUS[5] <= BANK_REGS:inst17.OUT_B[5]
B_BUS[6] <= BANK_REGS:inst17.OUT_B[6]
B_BUS[7] <= BANK_REGS:inst17.OUT_B[7]
B_BUS[8] <= BANK_REGS:inst17.OUT_B[8]
B_BUS[9] <= BANK_REGS:inst17.OUT_B[9]
B_BUS[10] <= BANK_REGS:inst17.OUT_B[10]
B_BUS[11] <= BANK_REGS:inst17.OUT_B[11]
B_BUS[12] <= BANK_REGS:inst17.OUT_B[12]
B_BUS[13] <= BANK_REGS:inst17.OUT_B[13]
B_BUS[14] <= BANK_REGS:inst17.OUT_B[14]
B_BUS[15] <= BANK_REGS:inst17.OUT_B[15]
B_BUS[16] <= BANK_REGS:inst17.OUT_B[16]
B_BUS[17] <= BANK_REGS:inst17.OUT_B[17]
B_BUS[18] <= BANK_REGS:inst17.OUT_B[18]
B_BUS[19] <= BANK_REGS:inst17.OUT_B[19]
B_BUS[20] <= BANK_REGS:inst17.OUT_B[20]
B_BUS[21] <= BANK_REGS:inst17.OUT_B[21]
B_BUS[22] <= BANK_REGS:inst17.OUT_B[22]
B_BUS[23] <= BANK_REGS:inst17.OUT_B[23]
B_BUS[24] <= BANK_REGS:inst17.OUT_B[24]
B_BUS[25] <= BANK_REGS:inst17.OUT_B[25]
B_BUS[26] <= BANK_REGS:inst17.OUT_B[26]
B_BUS[27] <= BANK_REGS:inst17.OUT_B[27]
B_BUS[28] <= BANK_REGS:inst17.OUT_B[28]
B_BUS[29] <= BANK_REGS:inst17.OUT_B[29]
B_BUS[30] <= BANK_REGS:inst17.OUT_B[30]
B_BUS[31] <= BANK_REGS:inst17.OUT_B[31]
C_BUS[0] <= shifter:inst20.OUTPUT[0]
C_BUS[1] <= shifter:inst20.OUTPUT[1]
C_BUS[2] <= shifter:inst20.OUTPUT[2]
C_BUS[3] <= shifter:inst20.OUTPUT[3]
C_BUS[4] <= shifter:inst20.OUTPUT[4]
C_BUS[5] <= shifter:inst20.OUTPUT[5]
C_BUS[6] <= shifter:inst20.OUTPUT[6]
C_BUS[7] <= shifter:inst20.OUTPUT[7]
C_BUS[8] <= shifter:inst20.OUTPUT[8]
C_BUS[9] <= shifter:inst20.OUTPUT[9]
C_BUS[10] <= shifter:inst20.OUTPUT[10]
C_BUS[11] <= shifter:inst20.OUTPUT[11]
C_BUS[12] <= shifter:inst20.OUTPUT[12]
C_BUS[13] <= shifter:inst20.OUTPUT[13]
C_BUS[14] <= shifter:inst20.OUTPUT[14]
C_BUS[15] <= shifter:inst20.OUTPUT[15]
C_BUS[16] <= shifter:inst20.OUTPUT[16]
C_BUS[17] <= shifter:inst20.OUTPUT[17]
C_BUS[18] <= shifter:inst20.OUTPUT[18]
C_BUS[19] <= shifter:inst20.OUTPUT[19]
C_BUS[20] <= shifter:inst20.OUTPUT[20]
C_BUS[21] <= shifter:inst20.OUTPUT[21]
C_BUS[22] <= shifter:inst20.OUTPUT[22]
C_BUS[23] <= shifter:inst20.OUTPUT[23]
C_BUS[24] <= shifter:inst20.OUTPUT[24]
C_BUS[25] <= shifter:inst20.OUTPUT[25]
C_BUS[26] <= shifter:inst20.OUTPUT[26]
C_BUS[27] <= shifter:inst20.OUTPUT[27]
C_BUS[28] <= shifter:inst20.OUTPUT[28]
C_BUS[29] <= shifter:inst20.OUTPUT[29]
C_BUS[30] <= shifter:inst20.OUTPUT[30]
C_BUS[31] <= shifter:inst20.OUTPUT[31]
OUT_MBR[0] <= BANK_REGS:inst17.OUT_MBR[0]
OUT_MBR[1] <= BANK_REGS:inst17.OUT_MBR[1]
OUT_MBR[2] <= BANK_REGS:inst17.OUT_MBR[2]
OUT_MBR[3] <= BANK_REGS:inst17.OUT_MBR[3]
OUT_MBR[4] <= BANK_REGS:inst17.OUT_MBR[4]
OUT_MBR[5] <= BANK_REGS:inst17.OUT_MBR[5]
OUT_MBR[6] <= BANK_REGS:inst17.OUT_MBR[6]
OUT_MBR[7] <= BANK_REGS:inst17.OUT_MBR[7]
OUT_MEM[0] <= BANK_REGS:inst17.OUT_MEM[0]
OUT_MEM[1] <= BANK_REGS:inst17.OUT_MEM[1]
OUT_MEM[2] <= BANK_REGS:inst17.OUT_MEM[2]
OUT_MEM[3] <= BANK_REGS:inst17.OUT_MEM[3]
OUT_MEM[4] <= BANK_REGS:inst17.OUT_MEM[4]
OUT_MEM[5] <= BANK_REGS:inst17.OUT_MEM[5]
OUT_MEM[6] <= BANK_REGS:inst17.OUT_MEM[6]
OUT_MEM[7] <= BANK_REGS:inst17.OUT_MEM[7]
OUT_MEM[8] <= BANK_REGS:inst17.OUT_MEM[8]
OUT_MEM[9] <= BANK_REGS:inst17.OUT_MEM[9]
OUT_MEM[10] <= BANK_REGS:inst17.OUT_MEM[10]
OUT_MEM[11] <= BANK_REGS:inst17.OUT_MEM[11]
OUT_MEM[12] <= BANK_REGS:inst17.OUT_MEM[12]
OUT_MEM[13] <= BANK_REGS:inst17.OUT_MEM[13]
OUT_MEM[14] <= BANK_REGS:inst17.OUT_MEM[14]
OUT_MEM[15] <= BANK_REGS:inst17.OUT_MEM[15]
OUT_MEM[16] <= BANK_REGS:inst17.OUT_MEM[16]
OUT_MEM[17] <= BANK_REGS:inst17.OUT_MEM[17]
OUT_MEM[18] <= BANK_REGS:inst17.OUT_MEM[18]
OUT_MEM[19] <= BANK_REGS:inst17.OUT_MEM[19]
OUT_MEM[20] <= BANK_REGS:inst17.OUT_MEM[20]
OUT_MEM[21] <= BANK_REGS:inst17.OUT_MEM[21]
OUT_MEM[22] <= BANK_REGS:inst17.OUT_MEM[22]
OUT_MEM[23] <= BANK_REGS:inst17.OUT_MEM[23]
OUT_MEM[24] <= BANK_REGS:inst17.OUT_MEM[24]
OUT_MEM[25] <= BANK_REGS:inst17.OUT_MEM[25]
OUT_MEM[26] <= BANK_REGS:inst17.OUT_MEM[26]
OUT_MEM[27] <= BANK_REGS:inst17.OUT_MEM[27]
OUT_MEM[28] <= BANK_REGS:inst17.OUT_MEM[28]
OUT_MEM[29] <= BANK_REGS:inst17.OUT_MEM[29]
OUT_MEM[30] <= BANK_REGS:inst17.OUT_MEM[30]
OUT_MEM[31] <= BANK_REGS:inst17.OUT_MEM[31]
PC[0] <= BANK_REGS:inst17.PC[0]
PC[1] <= BANK_REGS:inst17.PC[1]
PC[2] <= BANK_REGS:inst17.PC[2]
PC[3] <= BANK_REGS:inst17.PC[3]
PC[4] <= BANK_REGS:inst17.PC[4]
PC[5] <= BANK_REGS:inst17.PC[5]
PC[6] <= BANK_REGS:inst17.PC[6]
PC[7] <= BANK_REGS:inst17.PC[7]
PC[8] <= BANK_REGS:inst17.PC[8]
PC[9] <= BANK_REGS:inst17.PC[9]
PC[10] <= BANK_REGS:inst17.PC[10]
PC[11] <= BANK_REGS:inst17.PC[11]
PC[12] <= BANK_REGS:inst17.PC[12]
PC[13] <= BANK_REGS:inst17.PC[13]
PC[14] <= BANK_REGS:inst17.PC[14]
PC[15] <= BANK_REGS:inst17.PC[15]
PC[16] <= BANK_REGS:inst17.PC[16]
PC[17] <= BANK_REGS:inst17.PC[17]
PC[18] <= BANK_REGS:inst17.PC[18]
PC[19] <= BANK_REGS:inst17.PC[19]
PC[20] <= BANK_REGS:inst17.PC[20]
PC[21] <= BANK_REGS:inst17.PC[21]
PC[22] <= BANK_REGS:inst17.PC[22]
PC[23] <= BANK_REGS:inst17.PC[23]
PC[24] <= BANK_REGS:inst17.PC[24]
PC[25] <= BANK_REGS:inst17.PC[25]
PC[26] <= BANK_REGS:inst17.PC[26]
PC[27] <= BANK_REGS:inst17.PC[27]
PC[28] <= BANK_REGS:inst17.PC[28]
PC[29] <= BANK_REGS:inst17.PC[29]
PC[30] <= BANK_REGS:inst17.PC[30]
PC[31] <= BANK_REGS:inst17.PC[31]


|CPU|DATA_PATH:inst|shifter:inst20
N <= inst1[31].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[0] <= inst1[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst1[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst1[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst1[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst1[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst1[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst1[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst1[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst1[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst1[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst1[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst1[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst1[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst1[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst1[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst1[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst1[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst1[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst1[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst1[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst1[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst1[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst1[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst1[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst1[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst1[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst1[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst1[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst1[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst1[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst1[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst1[31].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => inst4[0].IN0
INPUT[0] => inst2[8].IN0
INPUT[1] => inst4[1].IN0
INPUT[1] => inst3[0].IN0
INPUT[1] => inst2[9].IN0
INPUT[2] => inst4[2].IN0
INPUT[2] => inst3[1].IN0
INPUT[2] => inst2[10].IN0
INPUT[3] => inst4[3].IN0
INPUT[3] => inst3[2].IN0
INPUT[3] => inst2[11].IN0
INPUT[4] => inst4[4].IN0
INPUT[4] => inst3[3].IN0
INPUT[4] => inst2[12].IN0
INPUT[5] => inst4[5].IN0
INPUT[5] => inst3[4].IN0
INPUT[5] => inst2[13].IN0
INPUT[6] => inst4[6].IN0
INPUT[6] => inst3[5].IN0
INPUT[6] => inst2[14].IN0
INPUT[7] => inst4[7].IN0
INPUT[7] => inst3[6].IN0
INPUT[7] => inst2[15].IN0
INPUT[8] => inst4[8].IN0
INPUT[8] => inst3[7].IN0
INPUT[8] => inst2[16].IN0
INPUT[9] => inst4[9].IN0
INPUT[9] => inst3[8].IN0
INPUT[9] => inst2[17].IN0
INPUT[10] => inst4[10].IN0
INPUT[10] => inst3[9].IN0
INPUT[10] => inst2[18].IN0
INPUT[11] => inst4[11].IN0
INPUT[11] => inst3[10].IN0
INPUT[11] => inst2[19].IN0
INPUT[12] => inst4[12].IN0
INPUT[12] => inst3[11].IN0
INPUT[12] => inst2[20].IN0
INPUT[13] => inst4[13].IN0
INPUT[13] => inst3[12].IN0
INPUT[13] => inst2[21].IN0
INPUT[14] => inst4[14].IN0
INPUT[14] => inst3[13].IN0
INPUT[14] => inst2[22].IN0
INPUT[15] => inst4[15].IN0
INPUT[15] => inst3[14].IN0
INPUT[15] => inst2[23].IN0
INPUT[16] => inst4[16].IN0
INPUT[16] => inst3[15].IN0
INPUT[16] => inst2[24].IN0
INPUT[17] => inst4[17].IN0
INPUT[17] => inst3[16].IN0
INPUT[17] => inst2[25].IN0
INPUT[18] => inst4[18].IN0
INPUT[18] => inst3[17].IN0
INPUT[18] => inst2[26].IN0
INPUT[19] => inst4[19].IN0
INPUT[19] => inst3[18].IN0
INPUT[19] => inst2[27].IN0
INPUT[20] => inst4[20].IN0
INPUT[20] => inst3[19].IN0
INPUT[20] => inst2[28].IN0
INPUT[21] => inst4[21].IN0
INPUT[21] => inst3[20].IN0
INPUT[21] => inst2[29].IN0
INPUT[22] => inst4[22].IN0
INPUT[22] => inst3[21].IN0
INPUT[22] => inst2[30].IN0
INPUT[23] => inst4[23].IN0
INPUT[23] => inst3[22].IN0
INPUT[23] => inst2[31].IN0
INPUT[24] => inst4[24].IN0
INPUT[24] => inst3[23].IN0
INPUT[25] => inst4[25].IN0
INPUT[25] => inst3[24].IN0
INPUT[26] => inst4[26].IN0
INPUT[26] => inst3[25].IN0
INPUT[27] => inst4[27].IN0
INPUT[27] => inst3[26].IN0
INPUT[28] => inst4[28].IN0
INPUT[28] => inst3[27].IN0
INPUT[29] => inst4[29].IN0
INPUT[29] => inst3[28].IN0
INPUT[30] => inst4[30].IN0
INPUT[30] => inst3[29].IN0
INPUT[31] => inst4[31].IN0
INPUT[31] => inst3[30].IN0
INPUT[31] => inst3[31].IN0
MIR[0] => ~NO_FANOUT~
MIR[1] => ~NO_FANOUT~
MIR[2] => ~NO_FANOUT~
MIR[3] => ~NO_FANOUT~
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => decoder_2x4:inst.I0
MIR[23] => decoder_2x4:inst.I1
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
Z <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|shifter:inst20|decoder_2x4:inst
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst
COUT <= ULA_8bit:inst6.COUT
MIR[0] => ~NO_FANOUT~
MIR[1] => ~NO_FANOUT~
MIR[2] => ~NO_FANOUT~
MIR[3] => ~NO_FANOUT~
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ULA_8bit:inst.CIN
MIR[17] => ULA_8bit:inst.INVA
MIR[17] => ULA_8bit:inst5.INVA
MIR[17] => ULA_8bit:inst4.INVA
MIR[17] => ULA_8bit:inst6.INVA
MIR[18] => ULA_8bit:inst.ENB
MIR[18] => ULA_8bit:inst5.ENB
MIR[18] => ULA_8bit:inst4.ENB
MIR[18] => ULA_8bit:inst6.ENB
MIR[19] => ULA_8bit:inst.ENA
MIR[19] => ULA_8bit:inst5.ENA
MIR[19] => ULA_8bit:inst4.ENA
MIR[19] => ULA_8bit:inst6.ENA
MIR[20] => ULA_8bit:inst.F1
MIR[20] => ULA_8bit:inst5.F1
MIR[20] => ULA_8bit:inst4.F1
MIR[20] => ULA_8bit:inst6.F1
MIR[21] => ULA_8bit:inst.F0
MIR[21] => ULA_8bit:inst5.F0
MIR[21] => ULA_8bit:inst4.F0
MIR[21] => ULA_8bit:inst6.F0
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
A[0] => ULA_8bit:inst.A[0]
A[1] => ULA_8bit:inst.A[1]
A[2] => ULA_8bit:inst.A[2]
A[3] => ULA_8bit:inst.A[3]
A[4] => ULA_8bit:inst.A[4]
A[5] => ULA_8bit:inst.A[5]
A[6] => ULA_8bit:inst.A[6]
A[7] => ULA_8bit:inst.A[7]
A[8] => ULA_8bit:inst5.A[0]
A[9] => ULA_8bit:inst5.A[1]
A[10] => ULA_8bit:inst5.A[2]
A[11] => ULA_8bit:inst5.A[3]
A[12] => ULA_8bit:inst5.A[4]
A[13] => ULA_8bit:inst5.A[5]
A[14] => ULA_8bit:inst5.A[6]
A[15] => ULA_8bit:inst5.A[7]
A[16] => ULA_8bit:inst4.A[0]
A[17] => ULA_8bit:inst4.A[1]
A[18] => ULA_8bit:inst4.A[2]
A[19] => ULA_8bit:inst4.A[3]
A[20] => ULA_8bit:inst4.A[4]
A[21] => ULA_8bit:inst4.A[5]
A[22] => ULA_8bit:inst4.A[6]
A[23] => ULA_8bit:inst4.A[7]
A[24] => ULA_8bit:inst6.A[0]
A[25] => ULA_8bit:inst6.A[1]
A[26] => ULA_8bit:inst6.A[2]
A[27] => ULA_8bit:inst6.A[3]
A[28] => ULA_8bit:inst6.A[4]
A[29] => ULA_8bit:inst6.A[5]
A[30] => ULA_8bit:inst6.A[6]
A[31] => ULA_8bit:inst6.A[7]
B[0] => ULA_8bit:inst.B[0]
B[1] => ULA_8bit:inst.B[1]
B[2] => ULA_8bit:inst.B[2]
B[3] => ULA_8bit:inst.B[3]
B[4] => ULA_8bit:inst.B[4]
B[5] => ULA_8bit:inst.B[5]
B[6] => ULA_8bit:inst.B[6]
B[7] => ULA_8bit:inst.B[7]
B[8] => ULA_8bit:inst5.B[0]
B[9] => ULA_8bit:inst5.B[1]
B[10] => ULA_8bit:inst5.B[2]
B[11] => ULA_8bit:inst5.B[3]
B[12] => ULA_8bit:inst5.B[4]
B[13] => ULA_8bit:inst5.B[5]
B[14] => ULA_8bit:inst5.B[6]
B[15] => ULA_8bit:inst5.B[7]
B[16] => ULA_8bit:inst4.B[0]
B[17] => ULA_8bit:inst4.B[1]
B[18] => ULA_8bit:inst4.B[2]
B[19] => ULA_8bit:inst4.B[3]
B[20] => ULA_8bit:inst4.B[4]
B[21] => ULA_8bit:inst4.B[5]
B[22] => ULA_8bit:inst4.B[6]
B[23] => ULA_8bit:inst4.B[7]
B[24] => ULA_8bit:inst6.B[0]
B[25] => ULA_8bit:inst6.B[1]
B[26] => ULA_8bit:inst6.B[2]
B[27] => ULA_8bit:inst6.B[3]
B[28] => ULA_8bit:inst6.B[4]
B[29] => ULA_8bit:inst6.B[5]
B[30] => ULA_8bit:inst6.B[6]
B[31] => ULA_8bit:inst6.B[7]
OUTPUT[0] <= ULA_8bit:inst.OUTPUT[0]
OUTPUT[1] <= ULA_8bit:inst.OUTPUT[1]
OUTPUT[2] <= ULA_8bit:inst.OUTPUT[2]
OUTPUT[3] <= ULA_8bit:inst.OUTPUT[3]
OUTPUT[4] <= ULA_8bit:inst.OUTPUT[4]
OUTPUT[5] <= ULA_8bit:inst.OUTPUT[5]
OUTPUT[6] <= ULA_8bit:inst.OUTPUT[6]
OUTPUT[7] <= ULA_8bit:inst.OUTPUT[7]
OUTPUT[8] <= ULA_8bit:inst5.OUTPUT[0]
OUTPUT[9] <= ULA_8bit:inst5.OUTPUT[1]
OUTPUT[10] <= ULA_8bit:inst5.OUTPUT[2]
OUTPUT[11] <= ULA_8bit:inst5.OUTPUT[3]
OUTPUT[12] <= ULA_8bit:inst5.OUTPUT[4]
OUTPUT[13] <= ULA_8bit:inst5.OUTPUT[5]
OUTPUT[14] <= ULA_8bit:inst5.OUTPUT[6]
OUTPUT[15] <= ULA_8bit:inst5.OUTPUT[7]
OUTPUT[16] <= ULA_8bit:inst4.OUTPUT[0]
OUTPUT[17] <= ULA_8bit:inst4.OUTPUT[1]
OUTPUT[18] <= ULA_8bit:inst4.OUTPUT[2]
OUTPUT[19] <= ULA_8bit:inst4.OUTPUT[3]
OUTPUT[20] <= ULA_8bit:inst4.OUTPUT[4]
OUTPUT[21] <= ULA_8bit:inst4.OUTPUT[5]
OUTPUT[22] <= ULA_8bit:inst4.OUTPUT[6]
OUTPUT[23] <= ULA_8bit:inst4.OUTPUT[7]
OUTPUT[24] <= ULA_8bit:inst6.OUTPUT[0]
OUTPUT[25] <= ULA_8bit:inst6.OUTPUT[1]
OUTPUT[26] <= ULA_8bit:inst6.OUTPUT[2]
OUTPUT[27] <= ULA_8bit:inst6.OUTPUT[3]
OUTPUT[28] <= ULA_8bit:inst6.OUTPUT[4]
OUTPUT[29] <= ULA_8bit:inst6.OUTPUT[5]
OUTPUT[30] <= ULA_8bit:inst6.OUTPUT[6]
OUTPUT[31] <= ULA_8bit:inst6.OUTPUT[7]


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6
COUT <= ULA_1bit:inst31.COUT
CIN => ULA_1bit:inst.CIN
INVA => ULA_1bit:inst.INVA
INVA => ULA_1bit:inst26.INVA
INVA => ULA_1bit:inst27.INVA
INVA => ULA_1bit:inst28.INVA
INVA => ULA_1bit:inst25.INVA
INVA => ULA_1bit:inst29.INVA
INVA => ULA_1bit:inst30.INVA
INVA => ULA_1bit:inst31.INVA
A[0] => ULA_1bit:inst.A
A[1] => ULA_1bit:inst26.A
A[2] => ULA_1bit:inst27.A
A[3] => ULA_1bit:inst28.A
A[4] => ULA_1bit:inst25.A
A[5] => ULA_1bit:inst29.A
A[6] => ULA_1bit:inst30.A
A[7] => ULA_1bit:inst31.A
ENA => ULA_1bit:inst.ENA
ENA => ULA_1bit:inst26.ENA
ENA => ULA_1bit:inst27.ENA
ENA => ULA_1bit:inst28.ENA
ENA => ULA_1bit:inst25.ENA
ENA => ULA_1bit:inst29.ENA
ENA => ULA_1bit:inst30.ENA
ENA => ULA_1bit:inst31.ENA
B[0] => ULA_1bit:inst.B
B[1] => ULA_1bit:inst26.B
B[2] => ULA_1bit:inst27.B
B[3] => ULA_1bit:inst28.B
B[4] => ULA_1bit:inst25.B
B[5] => ULA_1bit:inst29.B
B[6] => ULA_1bit:inst30.B
B[7] => ULA_1bit:inst31.B
ENB => ULA_1bit:inst.ENB
ENB => ULA_1bit:inst26.ENB
ENB => ULA_1bit:inst27.ENB
ENB => ULA_1bit:inst28.ENB
ENB => ULA_1bit:inst25.ENB
ENB => ULA_1bit:inst29.ENB
ENB => ULA_1bit:inst30.ENB
ENB => ULA_1bit:inst31.ENB
F0 => ULA_1bit:inst.F0
F0 => ULA_1bit:inst26.F0
F0 => ULA_1bit:inst27.F0
F0 => ULA_1bit:inst28.F0
F0 => ULA_1bit:inst25.F0
F0 => ULA_1bit:inst29.F0
F0 => ULA_1bit:inst30.F0
F0 => ULA_1bit:inst31.F0
F1 => ULA_1bit:inst.F1
F1 => ULA_1bit:inst26.F1
F1 => ULA_1bit:inst27.F1
F1 => ULA_1bit:inst28.F1
F1 => ULA_1bit:inst25.F1
F1 => ULA_1bit:inst29.F1
F1 => ULA_1bit:inst30.F1
F1 => ULA_1bit:inst31.F1
OUTPUT[0] <= ULA_1bit:inst.OUTPUT
OUTPUT[1] <= ULA_1bit:inst26.OUTPUT
OUTPUT[2] <= ULA_1bit:inst27.OUTPUT
OUTPUT[3] <= ULA_1bit:inst28.OUTPUT
OUTPUT[4] <= ULA_1bit:inst25.OUTPUT
OUTPUT[5] <= ULA_1bit:inst29.OUTPUT
OUTPUT[6] <= ULA_1bit:inst30.OUTPUT
OUTPUT[7] <= ULA_1bit:inst31.OUTPUT


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst31
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst31|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst31|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst30
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst30|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst30|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst29
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst29|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst29|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst25
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst25|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst25|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst28
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst28|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst28|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst27
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst27|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst27|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst26
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst26|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst26|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4
COUT <= ULA_1bit:inst31.COUT
CIN => ULA_1bit:inst.CIN
INVA => ULA_1bit:inst.INVA
INVA => ULA_1bit:inst26.INVA
INVA => ULA_1bit:inst27.INVA
INVA => ULA_1bit:inst28.INVA
INVA => ULA_1bit:inst25.INVA
INVA => ULA_1bit:inst29.INVA
INVA => ULA_1bit:inst30.INVA
INVA => ULA_1bit:inst31.INVA
A[0] => ULA_1bit:inst.A
A[1] => ULA_1bit:inst26.A
A[2] => ULA_1bit:inst27.A
A[3] => ULA_1bit:inst28.A
A[4] => ULA_1bit:inst25.A
A[5] => ULA_1bit:inst29.A
A[6] => ULA_1bit:inst30.A
A[7] => ULA_1bit:inst31.A
ENA => ULA_1bit:inst.ENA
ENA => ULA_1bit:inst26.ENA
ENA => ULA_1bit:inst27.ENA
ENA => ULA_1bit:inst28.ENA
ENA => ULA_1bit:inst25.ENA
ENA => ULA_1bit:inst29.ENA
ENA => ULA_1bit:inst30.ENA
ENA => ULA_1bit:inst31.ENA
B[0] => ULA_1bit:inst.B
B[1] => ULA_1bit:inst26.B
B[2] => ULA_1bit:inst27.B
B[3] => ULA_1bit:inst28.B
B[4] => ULA_1bit:inst25.B
B[5] => ULA_1bit:inst29.B
B[6] => ULA_1bit:inst30.B
B[7] => ULA_1bit:inst31.B
ENB => ULA_1bit:inst.ENB
ENB => ULA_1bit:inst26.ENB
ENB => ULA_1bit:inst27.ENB
ENB => ULA_1bit:inst28.ENB
ENB => ULA_1bit:inst25.ENB
ENB => ULA_1bit:inst29.ENB
ENB => ULA_1bit:inst30.ENB
ENB => ULA_1bit:inst31.ENB
F0 => ULA_1bit:inst.F0
F0 => ULA_1bit:inst26.F0
F0 => ULA_1bit:inst27.F0
F0 => ULA_1bit:inst28.F0
F0 => ULA_1bit:inst25.F0
F0 => ULA_1bit:inst29.F0
F0 => ULA_1bit:inst30.F0
F0 => ULA_1bit:inst31.F0
F1 => ULA_1bit:inst.F1
F1 => ULA_1bit:inst26.F1
F1 => ULA_1bit:inst27.F1
F1 => ULA_1bit:inst28.F1
F1 => ULA_1bit:inst25.F1
F1 => ULA_1bit:inst29.F1
F1 => ULA_1bit:inst30.F1
F1 => ULA_1bit:inst31.F1
OUTPUT[0] <= ULA_1bit:inst.OUTPUT
OUTPUT[1] <= ULA_1bit:inst26.OUTPUT
OUTPUT[2] <= ULA_1bit:inst27.OUTPUT
OUTPUT[3] <= ULA_1bit:inst28.OUTPUT
OUTPUT[4] <= ULA_1bit:inst25.OUTPUT
OUTPUT[5] <= ULA_1bit:inst29.OUTPUT
OUTPUT[6] <= ULA_1bit:inst30.OUTPUT
OUTPUT[7] <= ULA_1bit:inst31.OUTPUT


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst31
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst31|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst31|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst30
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst30|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst30|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst29
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst29|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst29|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst25
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst25|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst25|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst28
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst28|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst28|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst27
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst27|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst27|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst26
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst26|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst26|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5
COUT <= ULA_1bit:inst31.COUT
CIN => ULA_1bit:inst.CIN
INVA => ULA_1bit:inst.INVA
INVA => ULA_1bit:inst26.INVA
INVA => ULA_1bit:inst27.INVA
INVA => ULA_1bit:inst28.INVA
INVA => ULA_1bit:inst25.INVA
INVA => ULA_1bit:inst29.INVA
INVA => ULA_1bit:inst30.INVA
INVA => ULA_1bit:inst31.INVA
A[0] => ULA_1bit:inst.A
A[1] => ULA_1bit:inst26.A
A[2] => ULA_1bit:inst27.A
A[3] => ULA_1bit:inst28.A
A[4] => ULA_1bit:inst25.A
A[5] => ULA_1bit:inst29.A
A[6] => ULA_1bit:inst30.A
A[7] => ULA_1bit:inst31.A
ENA => ULA_1bit:inst.ENA
ENA => ULA_1bit:inst26.ENA
ENA => ULA_1bit:inst27.ENA
ENA => ULA_1bit:inst28.ENA
ENA => ULA_1bit:inst25.ENA
ENA => ULA_1bit:inst29.ENA
ENA => ULA_1bit:inst30.ENA
ENA => ULA_1bit:inst31.ENA
B[0] => ULA_1bit:inst.B
B[1] => ULA_1bit:inst26.B
B[2] => ULA_1bit:inst27.B
B[3] => ULA_1bit:inst28.B
B[4] => ULA_1bit:inst25.B
B[5] => ULA_1bit:inst29.B
B[6] => ULA_1bit:inst30.B
B[7] => ULA_1bit:inst31.B
ENB => ULA_1bit:inst.ENB
ENB => ULA_1bit:inst26.ENB
ENB => ULA_1bit:inst27.ENB
ENB => ULA_1bit:inst28.ENB
ENB => ULA_1bit:inst25.ENB
ENB => ULA_1bit:inst29.ENB
ENB => ULA_1bit:inst30.ENB
ENB => ULA_1bit:inst31.ENB
F0 => ULA_1bit:inst.F0
F0 => ULA_1bit:inst26.F0
F0 => ULA_1bit:inst27.F0
F0 => ULA_1bit:inst28.F0
F0 => ULA_1bit:inst25.F0
F0 => ULA_1bit:inst29.F0
F0 => ULA_1bit:inst30.F0
F0 => ULA_1bit:inst31.F0
F1 => ULA_1bit:inst.F1
F1 => ULA_1bit:inst26.F1
F1 => ULA_1bit:inst27.F1
F1 => ULA_1bit:inst28.F1
F1 => ULA_1bit:inst25.F1
F1 => ULA_1bit:inst29.F1
F1 => ULA_1bit:inst30.F1
F1 => ULA_1bit:inst31.F1
OUTPUT[0] <= ULA_1bit:inst.OUTPUT
OUTPUT[1] <= ULA_1bit:inst26.OUTPUT
OUTPUT[2] <= ULA_1bit:inst27.OUTPUT
OUTPUT[3] <= ULA_1bit:inst28.OUTPUT
OUTPUT[4] <= ULA_1bit:inst25.OUTPUT
OUTPUT[5] <= ULA_1bit:inst29.OUTPUT
OUTPUT[6] <= ULA_1bit:inst30.OUTPUT
OUTPUT[7] <= ULA_1bit:inst31.OUTPUT


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst31
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst31|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst31|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst30
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst30|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst30|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst29
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst29|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst29|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst25
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst25|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst25|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst27
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst27|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst27|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst26
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst26|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst26|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst
COUT <= ULA_1bit:inst31.COUT
CIN => ULA_1bit:inst.CIN
INVA => ULA_1bit:inst.INVA
INVA => ULA_1bit:inst26.INVA
INVA => ULA_1bit:inst27.INVA
INVA => ULA_1bit:inst28.INVA
INVA => ULA_1bit:inst25.INVA
INVA => ULA_1bit:inst29.INVA
INVA => ULA_1bit:inst30.INVA
INVA => ULA_1bit:inst31.INVA
A[0] => ULA_1bit:inst.A
A[1] => ULA_1bit:inst26.A
A[2] => ULA_1bit:inst27.A
A[3] => ULA_1bit:inst28.A
A[4] => ULA_1bit:inst25.A
A[5] => ULA_1bit:inst29.A
A[6] => ULA_1bit:inst30.A
A[7] => ULA_1bit:inst31.A
ENA => ULA_1bit:inst.ENA
ENA => ULA_1bit:inst26.ENA
ENA => ULA_1bit:inst27.ENA
ENA => ULA_1bit:inst28.ENA
ENA => ULA_1bit:inst25.ENA
ENA => ULA_1bit:inst29.ENA
ENA => ULA_1bit:inst30.ENA
ENA => ULA_1bit:inst31.ENA
B[0] => ULA_1bit:inst.B
B[1] => ULA_1bit:inst26.B
B[2] => ULA_1bit:inst27.B
B[3] => ULA_1bit:inst28.B
B[4] => ULA_1bit:inst25.B
B[5] => ULA_1bit:inst29.B
B[6] => ULA_1bit:inst30.B
B[7] => ULA_1bit:inst31.B
ENB => ULA_1bit:inst.ENB
ENB => ULA_1bit:inst26.ENB
ENB => ULA_1bit:inst27.ENB
ENB => ULA_1bit:inst28.ENB
ENB => ULA_1bit:inst25.ENB
ENB => ULA_1bit:inst29.ENB
ENB => ULA_1bit:inst30.ENB
ENB => ULA_1bit:inst31.ENB
F0 => ULA_1bit:inst.F0
F0 => ULA_1bit:inst26.F0
F0 => ULA_1bit:inst27.F0
F0 => ULA_1bit:inst28.F0
F0 => ULA_1bit:inst25.F0
F0 => ULA_1bit:inst29.F0
F0 => ULA_1bit:inst30.F0
F0 => ULA_1bit:inst31.F0
F1 => ULA_1bit:inst.F1
F1 => ULA_1bit:inst26.F1
F1 => ULA_1bit:inst27.F1
F1 => ULA_1bit:inst28.F1
F1 => ULA_1bit:inst25.F1
F1 => ULA_1bit:inst29.F1
F1 => ULA_1bit:inst30.F1
F1 => ULA_1bit:inst31.F1
OUTPUT[0] <= ULA_1bit:inst.OUTPUT
OUTPUT[1] <= ULA_1bit:inst26.OUTPUT
OUTPUT[2] <= ULA_1bit:inst27.OUTPUT
OUTPUT[3] <= ULA_1bit:inst28.OUTPUT
OUTPUT[4] <= ULA_1bit:inst25.OUTPUT
OUTPUT[5] <= ULA_1bit:inst29.OUTPUT
OUTPUT[6] <= ULA_1bit:inst30.OUTPUT
OUTPUT[7] <= ULA_1bit:inst31.OUTPUT


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst29
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst29|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst29|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst25
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst25|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst25|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst27
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst27|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst27|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst26
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst26|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst26|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst
COUT <= full_adder_1bit:inst2.Cout
CIN => full_adder_1bit:inst2.Cin
INVA => inst13.IN0
A => inst11.IN0
ENA => inst11.IN1
B => inst12.IN0
ENB => inst12.IN1
F1 => decoder_2x4:inst1.I0
F0 => decoder_2x4:inst1.I1
OUTPUT <= inst29.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|full_adder_1bit:inst2
Cout <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst.IN0
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst8.IN1
B => inst9.IN2
B => inst.IN1
Cin => inst10.IN0
Cin => inst7.IN0
O <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|decoder_2x4:inst1
O0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst4.IN0
I0 => inst6.IN1
I1 => inst1.IN0
I1 => inst5.IN1
I1 => inst6.IN0
O1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|BANK_REGS:inst17
ADDRESS[0] <= MAR:inst.DATA_ADDR[0]
ADDRESS[1] <= MAR:inst.DATA_ADDR[1]
ADDRESS[2] <= MAR:inst.DATA_ADDR[2]
ADDRESS[3] <= MAR:inst.DATA_ADDR[3]
ADDRESS[4] <= MAR:inst.DATA_ADDR[4]
ADDRESS[5] <= MAR:inst.DATA_ADDR[5]
ADDRESS[6] <= MAR:inst.DATA_ADDR[6]
ADDRESS[7] <= MAR:inst.DATA_ADDR[7]
ADDRESS[8] <= MAR:inst.DATA_ADDR[8]
ADDRESS[9] <= MAR:inst.DATA_ADDR[9]
ADDRESS[10] <= MAR:inst.DATA_ADDR[10]
ADDRESS[11] <= MAR:inst.DATA_ADDR[11]
ADDRESS[12] <= MAR:inst.DATA_ADDR[12]
ADDRESS[13] <= MAR:inst.DATA_ADDR[13]
ADDRESS[14] <= MAR:inst.DATA_ADDR[14]
ADDRESS[15] <= MAR:inst.DATA_ADDR[15]
ADDRESS[16] <= MAR:inst.DATA_ADDR[16]
ADDRESS[17] <= MAR:inst.DATA_ADDR[17]
ADDRESS[18] <= MAR:inst.DATA_ADDR[18]
ADDRESS[19] <= MAR:inst.DATA_ADDR[19]
ADDRESS[20] <= MAR:inst.DATA_ADDR[20]
ADDRESS[21] <= MAR:inst.DATA_ADDR[21]
ADDRESS[22] <= MAR:inst.DATA_ADDR[22]
ADDRESS[23] <= MAR:inst.DATA_ADDR[23]
ADDRESS[24] <= MAR:inst.DATA_ADDR[24]
ADDRESS[25] <= MAR:inst.DATA_ADDR[25]
ADDRESS[26] <= MAR:inst.DATA_ADDR[26]
ADDRESS[27] <= MAR:inst.DATA_ADDR[27]
ADDRESS[28] <= MAR:inst.DATA_ADDR[28]
ADDRESS[29] <= MAR:inst.DATA_ADDR[29]
ADDRESS[30] <= MAR:inst.DATA_ADDR[30]
ADDRESS[31] <= MAR:inst.DATA_ADDR[31]
LOAD => MAR:inst.LOAD
LOAD => H:inst11.LOAD
LOAD => MDR:inst1.LOAD
LOAD => PC:inst2.LOAD
LOAD => MBR:inst3.LOAD
LOAD => SP:inst6.LOAD
LOAD => LV:inst7.LOAD
LOAD => CPP:inst8.LOAD
LOAD => TOS:inst9.LOAD
LOAD => OPC:inst10.LOAD
CLOCK => MAR:inst.CLOCK
CLOCK => H:inst11.CLOCK
CLOCK => MDR:inst1.CLOCK
CLOCK => PC:inst2.CLOCK
CLOCK => MBR:inst3.CLOCK
CLOCK => SP:inst6.CLOCK
CLOCK => LV:inst7.CLOCK
CLOCK => CPP:inst8.CLOCK
CLOCK => TOS:inst9.CLOCK
CLOCK => OPC:inst10.CLOCK
IN_C[0] => MAR:inst.IN_C[0]
IN_C[0] => H:inst11.IN_C[0]
IN_C[0] => MDR:inst1.IN_C[0]
IN_C[0] => PC:inst2.IN_C[0]
IN_C[0] => SP:inst6.IN_C[0]
IN_C[0] => LV:inst7.IN_C[0]
IN_C[0] => CPP:inst8.IN_C[0]
IN_C[0] => TOS:inst9.IN_C[0]
IN_C[0] => OPC:inst10.INPUT_A[0]
IN_C[1] => MAR:inst.IN_C[1]
IN_C[1] => H:inst11.IN_C[1]
IN_C[1] => MDR:inst1.IN_C[1]
IN_C[1] => PC:inst2.IN_C[1]
IN_C[1] => SP:inst6.IN_C[1]
IN_C[1] => LV:inst7.IN_C[1]
IN_C[1] => CPP:inst8.IN_C[1]
IN_C[1] => TOS:inst9.IN_C[1]
IN_C[1] => OPC:inst10.INPUT_A[1]
IN_C[2] => MAR:inst.IN_C[2]
IN_C[2] => H:inst11.IN_C[2]
IN_C[2] => MDR:inst1.IN_C[2]
IN_C[2] => PC:inst2.IN_C[2]
IN_C[2] => SP:inst6.IN_C[2]
IN_C[2] => LV:inst7.IN_C[2]
IN_C[2] => CPP:inst8.IN_C[2]
IN_C[2] => TOS:inst9.IN_C[2]
IN_C[2] => OPC:inst10.INPUT_A[2]
IN_C[3] => MAR:inst.IN_C[3]
IN_C[3] => H:inst11.IN_C[3]
IN_C[3] => MDR:inst1.IN_C[3]
IN_C[3] => PC:inst2.IN_C[3]
IN_C[3] => SP:inst6.IN_C[3]
IN_C[3] => LV:inst7.IN_C[3]
IN_C[3] => CPP:inst8.IN_C[3]
IN_C[3] => TOS:inst9.IN_C[3]
IN_C[3] => OPC:inst10.INPUT_A[3]
IN_C[4] => MAR:inst.IN_C[4]
IN_C[4] => H:inst11.IN_C[4]
IN_C[4] => MDR:inst1.IN_C[4]
IN_C[4] => PC:inst2.IN_C[4]
IN_C[4] => SP:inst6.IN_C[4]
IN_C[4] => LV:inst7.IN_C[4]
IN_C[4] => CPP:inst8.IN_C[4]
IN_C[4] => TOS:inst9.IN_C[4]
IN_C[4] => OPC:inst10.INPUT_A[4]
IN_C[5] => MAR:inst.IN_C[5]
IN_C[5] => H:inst11.IN_C[5]
IN_C[5] => MDR:inst1.IN_C[5]
IN_C[5] => PC:inst2.IN_C[5]
IN_C[5] => SP:inst6.IN_C[5]
IN_C[5] => LV:inst7.IN_C[5]
IN_C[5] => CPP:inst8.IN_C[5]
IN_C[5] => TOS:inst9.IN_C[5]
IN_C[5] => OPC:inst10.INPUT_A[5]
IN_C[6] => MAR:inst.IN_C[6]
IN_C[6] => H:inst11.IN_C[6]
IN_C[6] => MDR:inst1.IN_C[6]
IN_C[6] => PC:inst2.IN_C[6]
IN_C[6] => SP:inst6.IN_C[6]
IN_C[6] => LV:inst7.IN_C[6]
IN_C[6] => CPP:inst8.IN_C[6]
IN_C[6] => TOS:inst9.IN_C[6]
IN_C[6] => OPC:inst10.INPUT_A[6]
IN_C[7] => MAR:inst.IN_C[7]
IN_C[7] => H:inst11.IN_C[7]
IN_C[7] => MDR:inst1.IN_C[7]
IN_C[7] => PC:inst2.IN_C[7]
IN_C[7] => SP:inst6.IN_C[7]
IN_C[7] => LV:inst7.IN_C[7]
IN_C[7] => CPP:inst8.IN_C[7]
IN_C[7] => TOS:inst9.IN_C[7]
IN_C[7] => OPC:inst10.INPUT_A[7]
IN_C[8] => MAR:inst.IN_C[8]
IN_C[8] => H:inst11.IN_C[8]
IN_C[8] => MDR:inst1.IN_C[8]
IN_C[8] => PC:inst2.IN_C[8]
IN_C[8] => SP:inst6.IN_C[8]
IN_C[8] => LV:inst7.IN_C[8]
IN_C[8] => CPP:inst8.IN_C[8]
IN_C[8] => TOS:inst9.IN_C[8]
IN_C[8] => OPC:inst10.INPUT_A[8]
IN_C[9] => MAR:inst.IN_C[9]
IN_C[9] => H:inst11.IN_C[9]
IN_C[9] => MDR:inst1.IN_C[9]
IN_C[9] => PC:inst2.IN_C[9]
IN_C[9] => SP:inst6.IN_C[9]
IN_C[9] => LV:inst7.IN_C[9]
IN_C[9] => CPP:inst8.IN_C[9]
IN_C[9] => TOS:inst9.IN_C[9]
IN_C[9] => OPC:inst10.INPUT_A[9]
IN_C[10] => MAR:inst.IN_C[10]
IN_C[10] => H:inst11.IN_C[10]
IN_C[10] => MDR:inst1.IN_C[10]
IN_C[10] => PC:inst2.IN_C[10]
IN_C[10] => SP:inst6.IN_C[10]
IN_C[10] => LV:inst7.IN_C[10]
IN_C[10] => CPP:inst8.IN_C[10]
IN_C[10] => TOS:inst9.IN_C[10]
IN_C[10] => OPC:inst10.INPUT_A[10]
IN_C[11] => MAR:inst.IN_C[11]
IN_C[11] => H:inst11.IN_C[11]
IN_C[11] => MDR:inst1.IN_C[11]
IN_C[11] => PC:inst2.IN_C[11]
IN_C[11] => SP:inst6.IN_C[11]
IN_C[11] => LV:inst7.IN_C[11]
IN_C[11] => CPP:inst8.IN_C[11]
IN_C[11] => TOS:inst9.IN_C[11]
IN_C[11] => OPC:inst10.INPUT_A[11]
IN_C[12] => MAR:inst.IN_C[12]
IN_C[12] => H:inst11.IN_C[12]
IN_C[12] => MDR:inst1.IN_C[12]
IN_C[12] => PC:inst2.IN_C[12]
IN_C[12] => SP:inst6.IN_C[12]
IN_C[12] => LV:inst7.IN_C[12]
IN_C[12] => CPP:inst8.IN_C[12]
IN_C[12] => TOS:inst9.IN_C[12]
IN_C[12] => OPC:inst10.INPUT_A[12]
IN_C[13] => MAR:inst.IN_C[13]
IN_C[13] => H:inst11.IN_C[13]
IN_C[13] => MDR:inst1.IN_C[13]
IN_C[13] => PC:inst2.IN_C[13]
IN_C[13] => SP:inst6.IN_C[13]
IN_C[13] => LV:inst7.IN_C[13]
IN_C[13] => CPP:inst8.IN_C[13]
IN_C[13] => TOS:inst9.IN_C[13]
IN_C[13] => OPC:inst10.INPUT_A[13]
IN_C[14] => MAR:inst.IN_C[14]
IN_C[14] => H:inst11.IN_C[14]
IN_C[14] => MDR:inst1.IN_C[14]
IN_C[14] => PC:inst2.IN_C[14]
IN_C[14] => SP:inst6.IN_C[14]
IN_C[14] => LV:inst7.IN_C[14]
IN_C[14] => CPP:inst8.IN_C[14]
IN_C[14] => TOS:inst9.IN_C[14]
IN_C[14] => OPC:inst10.INPUT_A[14]
IN_C[15] => MAR:inst.IN_C[15]
IN_C[15] => H:inst11.IN_C[15]
IN_C[15] => MDR:inst1.IN_C[15]
IN_C[15] => PC:inst2.IN_C[15]
IN_C[15] => SP:inst6.IN_C[15]
IN_C[15] => LV:inst7.IN_C[15]
IN_C[15] => CPP:inst8.IN_C[15]
IN_C[15] => TOS:inst9.IN_C[15]
IN_C[15] => OPC:inst10.INPUT_A[15]
IN_C[16] => MAR:inst.IN_C[16]
IN_C[16] => H:inst11.IN_C[16]
IN_C[16] => MDR:inst1.IN_C[16]
IN_C[16] => PC:inst2.IN_C[16]
IN_C[16] => SP:inst6.IN_C[16]
IN_C[16] => LV:inst7.IN_C[16]
IN_C[16] => CPP:inst8.IN_C[16]
IN_C[16] => TOS:inst9.IN_C[16]
IN_C[16] => OPC:inst10.INPUT_A[16]
IN_C[17] => MAR:inst.IN_C[17]
IN_C[17] => H:inst11.IN_C[17]
IN_C[17] => MDR:inst1.IN_C[17]
IN_C[17] => PC:inst2.IN_C[17]
IN_C[17] => SP:inst6.IN_C[17]
IN_C[17] => LV:inst7.IN_C[17]
IN_C[17] => CPP:inst8.IN_C[17]
IN_C[17] => TOS:inst9.IN_C[17]
IN_C[17] => OPC:inst10.INPUT_A[17]
IN_C[18] => MAR:inst.IN_C[18]
IN_C[18] => H:inst11.IN_C[18]
IN_C[18] => MDR:inst1.IN_C[18]
IN_C[18] => PC:inst2.IN_C[18]
IN_C[18] => SP:inst6.IN_C[18]
IN_C[18] => LV:inst7.IN_C[18]
IN_C[18] => CPP:inst8.IN_C[18]
IN_C[18] => TOS:inst9.IN_C[18]
IN_C[18] => OPC:inst10.INPUT_A[18]
IN_C[19] => MAR:inst.IN_C[19]
IN_C[19] => H:inst11.IN_C[19]
IN_C[19] => MDR:inst1.IN_C[19]
IN_C[19] => PC:inst2.IN_C[19]
IN_C[19] => SP:inst6.IN_C[19]
IN_C[19] => LV:inst7.IN_C[19]
IN_C[19] => CPP:inst8.IN_C[19]
IN_C[19] => TOS:inst9.IN_C[19]
IN_C[19] => OPC:inst10.INPUT_A[19]
IN_C[20] => MAR:inst.IN_C[20]
IN_C[20] => H:inst11.IN_C[20]
IN_C[20] => MDR:inst1.IN_C[20]
IN_C[20] => PC:inst2.IN_C[20]
IN_C[20] => SP:inst6.IN_C[20]
IN_C[20] => LV:inst7.IN_C[20]
IN_C[20] => CPP:inst8.IN_C[20]
IN_C[20] => TOS:inst9.IN_C[20]
IN_C[20] => OPC:inst10.INPUT_A[20]
IN_C[21] => MAR:inst.IN_C[21]
IN_C[21] => H:inst11.IN_C[21]
IN_C[21] => MDR:inst1.IN_C[21]
IN_C[21] => PC:inst2.IN_C[21]
IN_C[21] => SP:inst6.IN_C[21]
IN_C[21] => LV:inst7.IN_C[21]
IN_C[21] => CPP:inst8.IN_C[21]
IN_C[21] => TOS:inst9.IN_C[21]
IN_C[21] => OPC:inst10.INPUT_A[21]
IN_C[22] => MAR:inst.IN_C[22]
IN_C[22] => H:inst11.IN_C[22]
IN_C[22] => MDR:inst1.IN_C[22]
IN_C[22] => PC:inst2.IN_C[22]
IN_C[22] => SP:inst6.IN_C[22]
IN_C[22] => LV:inst7.IN_C[22]
IN_C[22] => CPP:inst8.IN_C[22]
IN_C[22] => TOS:inst9.IN_C[22]
IN_C[22] => OPC:inst10.INPUT_A[22]
IN_C[23] => MAR:inst.IN_C[23]
IN_C[23] => H:inst11.IN_C[23]
IN_C[23] => MDR:inst1.IN_C[23]
IN_C[23] => PC:inst2.IN_C[23]
IN_C[23] => SP:inst6.IN_C[23]
IN_C[23] => LV:inst7.IN_C[23]
IN_C[23] => CPP:inst8.IN_C[23]
IN_C[23] => TOS:inst9.IN_C[23]
IN_C[23] => OPC:inst10.INPUT_A[23]
IN_C[24] => MAR:inst.IN_C[24]
IN_C[24] => H:inst11.IN_C[24]
IN_C[24] => MDR:inst1.IN_C[24]
IN_C[24] => PC:inst2.IN_C[24]
IN_C[24] => SP:inst6.IN_C[24]
IN_C[24] => LV:inst7.IN_C[24]
IN_C[24] => CPP:inst8.IN_C[24]
IN_C[24] => TOS:inst9.IN_C[24]
IN_C[24] => OPC:inst10.INPUT_A[24]
IN_C[25] => MAR:inst.IN_C[25]
IN_C[25] => H:inst11.IN_C[25]
IN_C[25] => MDR:inst1.IN_C[25]
IN_C[25] => PC:inst2.IN_C[25]
IN_C[25] => SP:inst6.IN_C[25]
IN_C[25] => LV:inst7.IN_C[25]
IN_C[25] => CPP:inst8.IN_C[25]
IN_C[25] => TOS:inst9.IN_C[25]
IN_C[25] => OPC:inst10.INPUT_A[25]
IN_C[26] => MAR:inst.IN_C[26]
IN_C[26] => H:inst11.IN_C[26]
IN_C[26] => MDR:inst1.IN_C[26]
IN_C[26] => PC:inst2.IN_C[26]
IN_C[26] => SP:inst6.IN_C[26]
IN_C[26] => LV:inst7.IN_C[26]
IN_C[26] => CPP:inst8.IN_C[26]
IN_C[26] => TOS:inst9.IN_C[26]
IN_C[26] => OPC:inst10.INPUT_A[26]
IN_C[27] => MAR:inst.IN_C[27]
IN_C[27] => H:inst11.IN_C[27]
IN_C[27] => MDR:inst1.IN_C[27]
IN_C[27] => PC:inst2.IN_C[27]
IN_C[27] => SP:inst6.IN_C[27]
IN_C[27] => LV:inst7.IN_C[27]
IN_C[27] => CPP:inst8.IN_C[27]
IN_C[27] => TOS:inst9.IN_C[27]
IN_C[27] => OPC:inst10.INPUT_A[27]
IN_C[28] => MAR:inst.IN_C[28]
IN_C[28] => H:inst11.IN_C[28]
IN_C[28] => MDR:inst1.IN_C[28]
IN_C[28] => PC:inst2.IN_C[28]
IN_C[28] => SP:inst6.IN_C[28]
IN_C[28] => LV:inst7.IN_C[28]
IN_C[28] => CPP:inst8.IN_C[28]
IN_C[28] => TOS:inst9.IN_C[28]
IN_C[28] => OPC:inst10.INPUT_A[28]
IN_C[29] => MAR:inst.IN_C[29]
IN_C[29] => H:inst11.IN_C[29]
IN_C[29] => MDR:inst1.IN_C[29]
IN_C[29] => PC:inst2.IN_C[29]
IN_C[29] => SP:inst6.IN_C[29]
IN_C[29] => LV:inst7.IN_C[29]
IN_C[29] => CPP:inst8.IN_C[29]
IN_C[29] => TOS:inst9.IN_C[29]
IN_C[29] => OPC:inst10.INPUT_A[29]
IN_C[30] => MAR:inst.IN_C[30]
IN_C[30] => H:inst11.IN_C[30]
IN_C[30] => MDR:inst1.IN_C[30]
IN_C[30] => PC:inst2.IN_C[30]
IN_C[30] => SP:inst6.IN_C[30]
IN_C[30] => LV:inst7.IN_C[30]
IN_C[30] => CPP:inst8.IN_C[30]
IN_C[30] => TOS:inst9.IN_C[30]
IN_C[30] => OPC:inst10.INPUT_A[30]
IN_C[31] => MAR:inst.IN_C[31]
IN_C[31] => H:inst11.IN_C[31]
IN_C[31] => MDR:inst1.IN_C[31]
IN_C[31] => PC:inst2.IN_C[31]
IN_C[31] => SP:inst6.IN_C[31]
IN_C[31] => LV:inst7.IN_C[31]
IN_C[31] => CPP:inst8.IN_C[31]
IN_C[31] => TOS:inst9.IN_C[31]
IN_C[31] => OPC:inst10.INPUT_A[31]
MIR[0] => MAR:inst.MR[0]
MIR[0] => H:inst11.MIR[0]
MIR[0] => MDR:inst1.MIR[0]
MIR[0] => PC:inst2.MIR[0]
MIR[0] => MBR:inst3.MIR[0]
MIR[0] => SP:inst6.MIR[0]
MIR[0] => LV:inst7.MIR[0]
MIR[0] => CPP:inst8.MIR[0]
MIR[0] => TOS:inst9.MIR[0]
MIR[0] => OPC:inst10.MIR[0]
MIR[1] => MAR:inst.MR[1]
MIR[1] => H:inst11.MIR[1]
MIR[1] => MDR:inst1.MIR[1]
MIR[1] => PC:inst2.MIR[1]
MIR[1] => MBR:inst3.MIR[1]
MIR[1] => SP:inst6.MIR[1]
MIR[1] => LV:inst7.MIR[1]
MIR[1] => CPP:inst8.MIR[1]
MIR[1] => TOS:inst9.MIR[1]
MIR[1] => OPC:inst10.MIR[1]
MIR[2] => MAR:inst.MR[2]
MIR[2] => H:inst11.MIR[2]
MIR[2] => MDR:inst1.MIR[2]
MIR[2] => PC:inst2.MIR[2]
MIR[2] => MBR:inst3.MIR[2]
MIR[2] => SP:inst6.MIR[2]
MIR[2] => LV:inst7.MIR[2]
MIR[2] => CPP:inst8.MIR[2]
MIR[2] => TOS:inst9.MIR[2]
MIR[2] => OPC:inst10.MIR[2]
MIR[3] => MAR:inst.MR[3]
MIR[3] => H:inst11.MIR[3]
MIR[3] => MDR:inst1.MIR[3]
MIR[3] => PC:inst2.MIR[3]
MIR[3] => MBR:inst3.MIR[3]
MIR[3] => SP:inst6.MIR[3]
MIR[3] => LV:inst7.MIR[3]
MIR[3] => CPP:inst8.MIR[3]
MIR[3] => TOS:inst9.MIR[3]
MIR[3] => OPC:inst10.MIR[3]
MIR[4] => MAR:inst.MR[4]
MIR[4] => H:inst11.MIR[4]
MIR[4] => MDR:inst1.MIR[4]
MIR[4] => PC:inst2.MIR[4]
MIR[4] => MBR:inst3.MIR[4]
MIR[4] => SP:inst6.MIR[4]
MIR[4] => LV:inst7.MIR[4]
MIR[4] => CPP:inst8.MIR[4]
MIR[4] => TOS:inst9.MIR[4]
MIR[4] => OPC:inst10.MIR[4]
MIR[5] => MAR:inst.MR[5]
MIR[5] => H:inst11.MIR[5]
MIR[5] => MDR:inst1.MIR[5]
MIR[5] => PC:inst2.MIR[5]
MIR[5] => MBR:inst3.MIR[5]
MIR[5] => SP:inst6.MIR[5]
MIR[5] => LV:inst7.MIR[5]
MIR[5] => CPP:inst8.MIR[5]
MIR[5] => TOS:inst9.MIR[5]
MIR[5] => OPC:inst10.MIR[5]
MIR[6] => MAR:inst.MR[6]
MIR[6] => H:inst11.MIR[6]
MIR[6] => MDR:inst1.MIR[6]
MIR[6] => PC:inst2.MIR[6]
MIR[6] => MBR:inst3.MIR[6]
MIR[6] => SP:inst6.MIR[6]
MIR[6] => LV:inst7.MIR[6]
MIR[6] => CPP:inst8.MIR[6]
MIR[6] => TOS:inst9.MIR[6]
MIR[6] => OPC:inst10.MIR[6]
MIR[7] => MAR:inst.MR[7]
MIR[7] => H:inst11.MIR[7]
MIR[7] => MDR:inst1.MIR[7]
MIR[7] => PC:inst2.MIR[7]
MIR[7] => MBR:inst3.MIR[7]
MIR[7] => SP:inst6.MIR[7]
MIR[7] => LV:inst7.MIR[7]
MIR[7] => CPP:inst8.MIR[7]
MIR[7] => TOS:inst9.MIR[7]
MIR[7] => OPC:inst10.MIR[7]
MIR[8] => MAR:inst.MR[8]
MIR[8] => H:inst11.MIR[8]
MIR[8] => MDR:inst1.MIR[8]
MIR[8] => PC:inst2.MIR[8]
MIR[8] => MBR:inst3.MIR[8]
MIR[8] => SP:inst6.MIR[8]
MIR[8] => LV:inst7.MIR[8]
MIR[8] => CPP:inst8.MIR[8]
MIR[8] => TOS:inst9.MIR[8]
MIR[8] => OPC:inst10.MIR[8]
MIR[9] => MAR:inst.MR[9]
MIR[9] => H:inst11.MIR[9]
MIR[9] => MDR:inst1.MIR[9]
MIR[9] => PC:inst2.MIR[9]
MIR[9] => MBR:inst3.MIR[9]
MIR[9] => SP:inst6.MIR[9]
MIR[9] => LV:inst7.MIR[9]
MIR[9] => CPP:inst8.MIR[9]
MIR[9] => TOS:inst9.MIR[9]
MIR[9] => OPC:inst10.MIR[9]
MIR[10] => MAR:inst.MR[10]
MIR[10] => H:inst11.MIR[10]
MIR[10] => MDR:inst1.MIR[10]
MIR[10] => PC:inst2.MIR[10]
MIR[10] => MBR:inst3.MIR[10]
MIR[10] => SP:inst6.MIR[10]
MIR[10] => LV:inst7.MIR[10]
MIR[10] => CPP:inst8.MIR[10]
MIR[10] => TOS:inst9.MIR[10]
MIR[10] => OPC:inst10.MIR[10]
MIR[11] => MAR:inst.MR[11]
MIR[11] => H:inst11.MIR[11]
MIR[11] => MDR:inst1.MIR[11]
MIR[11] => PC:inst2.MIR[11]
MIR[11] => MBR:inst3.MIR[11]
MIR[11] => SP:inst6.MIR[11]
MIR[11] => LV:inst7.MIR[11]
MIR[11] => CPP:inst8.MIR[11]
MIR[11] => TOS:inst9.MIR[11]
MIR[11] => OPC:inst10.MIR[11]
MIR[12] => MAR:inst.MR[12]
MIR[12] => H:inst11.MIR[12]
MIR[12] => MDR:inst1.MIR[12]
MIR[12] => PC:inst2.MIR[12]
MIR[12] => MBR:inst3.MIR[12]
MIR[12] => SP:inst6.MIR[12]
MIR[12] => LV:inst7.MIR[12]
MIR[12] => CPP:inst8.MIR[12]
MIR[12] => TOS:inst9.MIR[12]
MIR[12] => OPC:inst10.MIR[12]
MIR[13] => MAR:inst.MR[13]
MIR[13] => H:inst11.MIR[13]
MIR[13] => MDR:inst1.MIR[13]
MIR[13] => PC:inst2.MIR[13]
MIR[13] => MBR:inst3.MIR[13]
MIR[13] => SP:inst6.MIR[13]
MIR[13] => LV:inst7.MIR[13]
MIR[13] => CPP:inst8.MIR[13]
MIR[13] => TOS:inst9.MIR[13]
MIR[13] => OPC:inst10.MIR[13]
MIR[14] => MAR:inst.MR[14]
MIR[14] => H:inst11.MIR[14]
MIR[14] => MDR:inst1.MIR[14]
MIR[14] => PC:inst2.MIR[14]
MIR[14] => MBR:inst3.MIR[14]
MIR[14] => SP:inst6.MIR[14]
MIR[14] => LV:inst7.MIR[14]
MIR[14] => CPP:inst8.MIR[14]
MIR[14] => TOS:inst9.MIR[14]
MIR[14] => OPC:inst10.MIR[14]
MIR[15] => MAR:inst.MR[15]
MIR[15] => H:inst11.MIR[15]
MIR[15] => MDR:inst1.MIR[15]
MIR[15] => PC:inst2.MIR[15]
MIR[15] => MBR:inst3.MIR[15]
MIR[15] => SP:inst6.MIR[15]
MIR[15] => LV:inst7.MIR[15]
MIR[15] => CPP:inst8.MIR[15]
MIR[15] => TOS:inst9.MIR[15]
MIR[15] => OPC:inst10.MIR[15]
MIR[16] => MAR:inst.MR[16]
MIR[16] => H:inst11.MIR[16]
MIR[16] => MDR:inst1.MIR[16]
MIR[16] => PC:inst2.MIR[16]
MIR[16] => MBR:inst3.MIR[16]
MIR[16] => SP:inst6.MIR[16]
MIR[16] => LV:inst7.MIR[16]
MIR[16] => CPP:inst8.MIR[16]
MIR[16] => TOS:inst9.MIR[16]
MIR[16] => OPC:inst10.MIR[16]
MIR[17] => MAR:inst.MR[17]
MIR[17] => H:inst11.MIR[17]
MIR[17] => MDR:inst1.MIR[17]
MIR[17] => PC:inst2.MIR[17]
MIR[17] => MBR:inst3.MIR[17]
MIR[17] => SP:inst6.MIR[17]
MIR[17] => LV:inst7.MIR[17]
MIR[17] => CPP:inst8.MIR[17]
MIR[17] => TOS:inst9.MIR[17]
MIR[17] => OPC:inst10.MIR[17]
MIR[18] => MAR:inst.MR[18]
MIR[18] => H:inst11.MIR[18]
MIR[18] => MDR:inst1.MIR[18]
MIR[18] => PC:inst2.MIR[18]
MIR[18] => MBR:inst3.MIR[18]
MIR[18] => SP:inst6.MIR[18]
MIR[18] => LV:inst7.MIR[18]
MIR[18] => CPP:inst8.MIR[18]
MIR[18] => TOS:inst9.MIR[18]
MIR[18] => OPC:inst10.MIR[18]
MIR[19] => MAR:inst.MR[19]
MIR[19] => H:inst11.MIR[19]
MIR[19] => MDR:inst1.MIR[19]
MIR[19] => PC:inst2.MIR[19]
MIR[19] => MBR:inst3.MIR[19]
MIR[19] => SP:inst6.MIR[19]
MIR[19] => LV:inst7.MIR[19]
MIR[19] => CPP:inst8.MIR[19]
MIR[19] => TOS:inst9.MIR[19]
MIR[19] => OPC:inst10.MIR[19]
MIR[20] => MAR:inst.MR[20]
MIR[20] => H:inst11.MIR[20]
MIR[20] => MDR:inst1.MIR[20]
MIR[20] => PC:inst2.MIR[20]
MIR[20] => MBR:inst3.MIR[20]
MIR[20] => SP:inst6.MIR[20]
MIR[20] => LV:inst7.MIR[20]
MIR[20] => CPP:inst8.MIR[20]
MIR[20] => TOS:inst9.MIR[20]
MIR[20] => OPC:inst10.MIR[20]
MIR[21] => MAR:inst.MR[21]
MIR[21] => H:inst11.MIR[21]
MIR[21] => MDR:inst1.MIR[21]
MIR[21] => PC:inst2.MIR[21]
MIR[21] => MBR:inst3.MIR[21]
MIR[21] => SP:inst6.MIR[21]
MIR[21] => LV:inst7.MIR[21]
MIR[21] => CPP:inst8.MIR[21]
MIR[21] => TOS:inst9.MIR[21]
MIR[21] => OPC:inst10.MIR[21]
MIR[22] => MAR:inst.MR[22]
MIR[22] => H:inst11.MIR[22]
MIR[22] => MDR:inst1.MIR[22]
MIR[22] => PC:inst2.MIR[22]
MIR[22] => MBR:inst3.MIR[22]
MIR[22] => SP:inst6.MIR[22]
MIR[22] => LV:inst7.MIR[22]
MIR[22] => CPP:inst8.MIR[22]
MIR[22] => TOS:inst9.MIR[22]
MIR[22] => OPC:inst10.MIR[22]
MIR[23] => MAR:inst.MR[23]
MIR[23] => H:inst11.MIR[23]
MIR[23] => MDR:inst1.MIR[23]
MIR[23] => PC:inst2.MIR[23]
MIR[23] => MBR:inst3.MIR[23]
MIR[23] => SP:inst6.MIR[23]
MIR[23] => LV:inst7.MIR[23]
MIR[23] => CPP:inst8.MIR[23]
MIR[23] => TOS:inst9.MIR[23]
MIR[23] => OPC:inst10.MIR[23]
MIR[24] => MAR:inst.MR[24]
MIR[24] => H:inst11.MIR[24]
MIR[24] => MDR:inst1.MIR[24]
MIR[24] => PC:inst2.MIR[24]
MIR[24] => MBR:inst3.MIR[24]
MIR[24] => SP:inst6.MIR[24]
MIR[24] => LV:inst7.MIR[24]
MIR[24] => CPP:inst8.MIR[24]
MIR[24] => TOS:inst9.MIR[24]
MIR[24] => OPC:inst10.MIR[24]
MIR[25] => MAR:inst.MR[25]
MIR[25] => H:inst11.MIR[25]
MIR[25] => MDR:inst1.MIR[25]
MIR[25] => PC:inst2.MIR[25]
MIR[25] => MBR:inst3.MIR[25]
MIR[25] => SP:inst6.MIR[25]
MIR[25] => LV:inst7.MIR[25]
MIR[25] => CPP:inst8.MIR[25]
MIR[25] => TOS:inst9.MIR[25]
MIR[25] => OPC:inst10.MIR[25]
MIR[26] => MAR:inst.MR[26]
MIR[26] => H:inst11.MIR[26]
MIR[26] => MDR:inst1.MIR[26]
MIR[26] => PC:inst2.MIR[26]
MIR[26] => MBR:inst3.MIR[26]
MIR[26] => SP:inst6.MIR[26]
MIR[26] => LV:inst7.MIR[26]
MIR[26] => CPP:inst8.MIR[26]
MIR[26] => TOS:inst9.MIR[26]
MIR[26] => OPC:inst10.MIR[26]
MIR[27] => MAR:inst.MR[27]
MIR[27] => H:inst11.MIR[27]
MIR[27] => MDR:inst1.MIR[27]
MIR[27] => PC:inst2.MIR[27]
MIR[27] => MBR:inst3.MIR[27]
MIR[27] => SP:inst6.MIR[27]
MIR[27] => LV:inst7.MIR[27]
MIR[27] => CPP:inst8.MIR[27]
MIR[27] => TOS:inst9.MIR[27]
MIR[27] => OPC:inst10.MIR[27]
MIR[28] => MAR:inst.MR[28]
MIR[28] => H:inst11.MIR[28]
MIR[28] => MDR:inst1.MIR[28]
MIR[28] => PC:inst2.MIR[28]
MIR[28] => MBR:inst3.MIR[28]
MIR[28] => SP:inst6.MIR[28]
MIR[28] => LV:inst7.MIR[28]
MIR[28] => CPP:inst8.MIR[28]
MIR[28] => TOS:inst9.MIR[28]
MIR[28] => OPC:inst10.MIR[28]
MIR[29] => MAR:inst.MR[29]
MIR[29] => H:inst11.MIR[29]
MIR[29] => MDR:inst1.MIR[29]
MIR[29] => PC:inst2.MIR[29]
MIR[29] => MBR:inst3.MIR[29]
MIR[29] => SP:inst6.MIR[29]
MIR[29] => LV:inst7.MIR[29]
MIR[29] => CPP:inst8.MIR[29]
MIR[29] => TOS:inst9.MIR[29]
MIR[29] => OPC:inst10.MIR[29]
MIR[30] => MAR:inst.MR[30]
MIR[30] => H:inst11.MIR[30]
MIR[30] => MDR:inst1.MIR[30]
MIR[30] => PC:inst2.MIR[30]
MIR[30] => MBR:inst3.MIR[30]
MIR[30] => SP:inst6.MIR[30]
MIR[30] => LV:inst7.MIR[30]
MIR[30] => CPP:inst8.MIR[30]
MIR[30] => TOS:inst9.MIR[30]
MIR[30] => OPC:inst10.MIR[30]
MIR[31] => MAR:inst.MR[31]
MIR[31] => H:inst11.MIR[31]
MIR[31] => MDR:inst1.MIR[31]
MIR[31] => PC:inst2.MIR[31]
MIR[31] => MBR:inst3.MIR[31]
MIR[31] => SP:inst6.MIR[31]
MIR[31] => LV:inst7.MIR[31]
MIR[31] => CPP:inst8.MIR[31]
MIR[31] => TOS:inst9.MIR[31]
MIR[31] => OPC:inst10.MIR[31]
MIR[32] => MAR:inst.MR[32]
MIR[32] => H:inst11.MIR[32]
MIR[32] => MDR:inst1.MIR[32]
MIR[32] => PC:inst2.MIR[32]
MIR[32] => MBR:inst3.MIR[32]
MIR[32] => SP:inst6.MIR[32]
MIR[32] => LV:inst7.MIR[32]
MIR[32] => CPP:inst8.MIR[32]
MIR[32] => TOS:inst9.MIR[32]
MIR[32] => OPC:inst10.MIR[32]
MIR[33] => MAR:inst.MR[33]
MIR[33] => H:inst11.MIR[33]
MIR[33] => MDR:inst1.MIR[33]
MIR[33] => PC:inst2.MIR[33]
MIR[33] => MBR:inst3.MIR[33]
MIR[33] => SP:inst6.MIR[33]
MIR[33] => LV:inst7.MIR[33]
MIR[33] => CPP:inst8.MIR[33]
MIR[33] => TOS:inst9.MIR[33]
MIR[33] => OPC:inst10.MIR[33]
MIR[34] => MAR:inst.MR[34]
MIR[34] => H:inst11.MIR[34]
MIR[34] => MDR:inst1.MIR[34]
MIR[34] => PC:inst2.MIR[34]
MIR[34] => MBR:inst3.MIR[34]
MIR[34] => SP:inst6.MIR[34]
MIR[34] => LV:inst7.MIR[34]
MIR[34] => CPP:inst8.MIR[34]
MIR[34] => TOS:inst9.MIR[34]
MIR[34] => OPC:inst10.MIR[34]
MIR[35] => MAR:inst.MR[35]
MIR[35] => H:inst11.MIR[35]
MIR[35] => MDR:inst1.MIR[35]
MIR[35] => PC:inst2.MIR[35]
MIR[35] => MBR:inst3.MIR[35]
MIR[35] => SP:inst6.MIR[35]
MIR[35] => LV:inst7.MIR[35]
MIR[35] => CPP:inst8.MIR[35]
MIR[35] => TOS:inst9.MIR[35]
MIR[35] => OPC:inst10.MIR[35]
OUT_A[0] <= H:inst11.OUT_B[0]
OUT_A[1] <= H:inst11.OUT_B[1]
OUT_A[2] <= H:inst11.OUT_B[2]
OUT_A[3] <= H:inst11.OUT_B[3]
OUT_A[4] <= H:inst11.OUT_B[4]
OUT_A[5] <= H:inst11.OUT_B[5]
OUT_A[6] <= H:inst11.OUT_B[6]
OUT_A[7] <= H:inst11.OUT_B[7]
OUT_A[8] <= H:inst11.OUT_B[8]
OUT_A[9] <= H:inst11.OUT_B[9]
OUT_A[10] <= H:inst11.OUT_B[10]
OUT_A[11] <= H:inst11.OUT_B[11]
OUT_A[12] <= H:inst11.OUT_B[12]
OUT_A[13] <= H:inst11.OUT_B[13]
OUT_A[14] <= H:inst11.OUT_B[14]
OUT_A[15] <= H:inst11.OUT_B[15]
OUT_A[16] <= H:inst11.OUT_B[16]
OUT_A[17] <= H:inst11.OUT_B[17]
OUT_A[18] <= H:inst11.OUT_B[18]
OUT_A[19] <= H:inst11.OUT_B[19]
OUT_A[20] <= H:inst11.OUT_B[20]
OUT_A[21] <= H:inst11.OUT_B[21]
OUT_A[22] <= H:inst11.OUT_B[22]
OUT_A[23] <= H:inst11.OUT_B[23]
OUT_A[24] <= H:inst11.OUT_B[24]
OUT_A[25] <= H:inst11.OUT_B[25]
OUT_A[26] <= H:inst11.OUT_B[26]
OUT_A[27] <= H:inst11.OUT_B[27]
OUT_A[28] <= H:inst11.OUT_B[28]
OUT_A[29] <= H:inst11.OUT_B[29]
OUT_A[30] <= H:inst11.OUT_B[30]
OUT_A[31] <= H:inst11.OUT_B[31]
OUT_B[0] <= OUT_B~31.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= OUT_B~30.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= OUT_B~29.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= OUT_B~28.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= OUT_B~27.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= OUT_B~26.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= OUT_B~25.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= OUT_B~24.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= OUT_B~23.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= OUT_B~22.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= OUT_B~21.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= OUT_B~20.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= OUT_B~19.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= OUT_B~18.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= OUT_B~17.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= OUT_B~16.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= OUT_B~15.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= OUT_B~14.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= OUT_B~13.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= OUT_B~12.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= OUT_B~11.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= OUT_B~10.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= OUT_B~9.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= OUT_B~8.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= OUT_B~7.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= OUT_B~6.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= OUT_B~5.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= OUT_B~4.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= OUT_B~3.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= OUT_B~2.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= OUT_B~1.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= OUT_B~0.DB_MAX_OUTPUT_PORT_TYPE
IN_MEM[0] => MDR:inst1.DATA_IN[0]
IN_MEM[1] => MDR:inst1.DATA_IN[1]
IN_MEM[2] => MDR:inst1.DATA_IN[2]
IN_MEM[3] => MDR:inst1.DATA_IN[3]
IN_MEM[4] => MDR:inst1.DATA_IN[4]
IN_MEM[5] => MDR:inst1.DATA_IN[5]
IN_MEM[6] => MDR:inst1.DATA_IN[6]
IN_MEM[7] => MDR:inst1.DATA_IN[7]
IN_MEM[8] => MDR:inst1.DATA_IN[8]
IN_MEM[9] => MDR:inst1.DATA_IN[9]
IN_MEM[10] => MDR:inst1.DATA_IN[10]
IN_MEM[11] => MDR:inst1.DATA_IN[11]
IN_MEM[12] => MDR:inst1.DATA_IN[12]
IN_MEM[13] => MDR:inst1.DATA_IN[13]
IN_MEM[14] => MDR:inst1.DATA_IN[14]
IN_MEM[15] => MDR:inst1.DATA_IN[15]
IN_MEM[16] => MDR:inst1.DATA_IN[16]
IN_MEM[17] => MDR:inst1.DATA_IN[17]
IN_MEM[18] => MDR:inst1.DATA_IN[18]
IN_MEM[19] => MDR:inst1.DATA_IN[19]
IN_MEM[20] => MDR:inst1.DATA_IN[20]
IN_MEM[21] => MDR:inst1.DATA_IN[21]
IN_MEM[22] => MDR:inst1.DATA_IN[22]
IN_MEM[23] => MDR:inst1.DATA_IN[23]
IN_MEM[24] => MDR:inst1.DATA_IN[24]
IN_MEM[25] => MDR:inst1.DATA_IN[25]
IN_MEM[26] => MDR:inst1.DATA_IN[26]
IN_MEM[27] => MDR:inst1.DATA_IN[27]
IN_MEM[28] => MDR:inst1.DATA_IN[28]
IN_MEM[29] => MDR:inst1.DATA_IN[29]
IN_MEM[30] => MDR:inst1.DATA_IN[30]
IN_MEM[31] => MDR:inst1.DATA_IN[31]
IN_MBR[0] => MBR:inst3.PROGRAM_BYTE[0]
IN_MBR[1] => MBR:inst3.PROGRAM_BYTE[1]
IN_MBR[2] => MBR:inst3.PROGRAM_BYTE[2]
IN_MBR[3] => MBR:inst3.PROGRAM_BYTE[3]
IN_MBR[4] => MBR:inst3.PROGRAM_BYTE[4]
IN_MBR[5] => MBR:inst3.PROGRAM_BYTE[5]
IN_MBR[6] => MBR:inst3.PROGRAM_BYTE[6]
IN_MBR[7] => MBR:inst3.PROGRAM_BYTE[7]
OUT_MBR[0] <= MBR:inst3.OUT_MBR[0]
OUT_MBR[1] <= MBR:inst3.OUT_MBR[1]
OUT_MBR[2] <= MBR:inst3.OUT_MBR[2]
OUT_MBR[3] <= MBR:inst3.OUT_MBR[3]
OUT_MBR[4] <= MBR:inst3.OUT_MBR[4]
OUT_MBR[5] <= MBR:inst3.OUT_MBR[5]
OUT_MBR[6] <= MBR:inst3.OUT_MBR[6]
OUT_MBR[7] <= MBR:inst3.OUT_MBR[7]
OUT_MEM[0] <= MDR:inst1.DATA_OUT[0]
OUT_MEM[1] <= MDR:inst1.DATA_OUT[1]
OUT_MEM[2] <= MDR:inst1.DATA_OUT[2]
OUT_MEM[3] <= MDR:inst1.DATA_OUT[3]
OUT_MEM[4] <= MDR:inst1.DATA_OUT[4]
OUT_MEM[5] <= MDR:inst1.DATA_OUT[5]
OUT_MEM[6] <= MDR:inst1.DATA_OUT[6]
OUT_MEM[7] <= MDR:inst1.DATA_OUT[7]
OUT_MEM[8] <= MDR:inst1.DATA_OUT[8]
OUT_MEM[9] <= MDR:inst1.DATA_OUT[9]
OUT_MEM[10] <= MDR:inst1.DATA_OUT[10]
OUT_MEM[11] <= MDR:inst1.DATA_OUT[11]
OUT_MEM[12] <= MDR:inst1.DATA_OUT[12]
OUT_MEM[13] <= MDR:inst1.DATA_OUT[13]
OUT_MEM[14] <= MDR:inst1.DATA_OUT[14]
OUT_MEM[15] <= MDR:inst1.DATA_OUT[15]
OUT_MEM[16] <= MDR:inst1.DATA_OUT[16]
OUT_MEM[17] <= MDR:inst1.DATA_OUT[17]
OUT_MEM[18] <= MDR:inst1.DATA_OUT[18]
OUT_MEM[19] <= MDR:inst1.DATA_OUT[19]
OUT_MEM[20] <= MDR:inst1.DATA_OUT[20]
OUT_MEM[21] <= MDR:inst1.DATA_OUT[21]
OUT_MEM[22] <= MDR:inst1.DATA_OUT[22]
OUT_MEM[23] <= MDR:inst1.DATA_OUT[23]
OUT_MEM[24] <= MDR:inst1.DATA_OUT[24]
OUT_MEM[25] <= MDR:inst1.DATA_OUT[25]
OUT_MEM[26] <= MDR:inst1.DATA_OUT[26]
OUT_MEM[27] <= MDR:inst1.DATA_OUT[27]
OUT_MEM[28] <= MDR:inst1.DATA_OUT[28]
OUT_MEM[29] <= MDR:inst1.DATA_OUT[29]
OUT_MEM[30] <= MDR:inst1.DATA_OUT[30]
OUT_MEM[31] <= MDR:inst1.DATA_OUT[31]
PC[0] <= PC:inst2.PROGRAM_COUNTER[0]
PC[1] <= PC:inst2.PROGRAM_COUNTER[1]
PC[2] <= PC:inst2.PROGRAM_COUNTER[2]
PC[3] <= PC:inst2.PROGRAM_COUNTER[3]
PC[4] <= PC:inst2.PROGRAM_COUNTER[4]
PC[5] <= PC:inst2.PROGRAM_COUNTER[5]
PC[6] <= PC:inst2.PROGRAM_COUNTER[6]
PC[7] <= PC:inst2.PROGRAM_COUNTER[7]
PC[8] <= PC:inst2.PROGRAM_COUNTER[8]
PC[9] <= PC:inst2.PROGRAM_COUNTER[9]
PC[10] <= PC:inst2.PROGRAM_COUNTER[10]
PC[11] <= PC:inst2.PROGRAM_COUNTER[11]
PC[12] <= PC:inst2.PROGRAM_COUNTER[12]
PC[13] <= PC:inst2.PROGRAM_COUNTER[13]
PC[14] <= PC:inst2.PROGRAM_COUNTER[14]
PC[15] <= PC:inst2.PROGRAM_COUNTER[15]
PC[16] <= PC:inst2.PROGRAM_COUNTER[16]
PC[17] <= PC:inst2.PROGRAM_COUNTER[17]
PC[18] <= PC:inst2.PROGRAM_COUNTER[18]
PC[19] <= PC:inst2.PROGRAM_COUNTER[19]
PC[20] <= PC:inst2.PROGRAM_COUNTER[20]
PC[21] <= PC:inst2.PROGRAM_COUNTER[21]
PC[22] <= PC:inst2.PROGRAM_COUNTER[22]
PC[23] <= PC:inst2.PROGRAM_COUNTER[23]
PC[24] <= PC:inst2.PROGRAM_COUNTER[24]
PC[25] <= PC:inst2.PROGRAM_COUNTER[25]
PC[26] <= PC:inst2.PROGRAM_COUNTER[26]
PC[27] <= PC:inst2.PROGRAM_COUNTER[27]
PC[28] <= PC:inst2.PROGRAM_COUNTER[28]
PC[29] <= PC:inst2.PROGRAM_COUNTER[29]
PC[30] <= PC:inst2.PROGRAM_COUNTER[30]
PC[31] <= PC:inst2.PROGRAM_COUNTER[31]


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MAR:inst
DATA_ADDR[0] <= register_32bit:inst.OUT_B[0]
DATA_ADDR[1] <= register_32bit:inst.OUT_B[1]
DATA_ADDR[2] <= register_32bit:inst.OUT_B[2]
DATA_ADDR[3] <= register_32bit:inst.OUT_B[3]
DATA_ADDR[4] <= register_32bit:inst.OUT_B[4]
DATA_ADDR[5] <= register_32bit:inst.OUT_B[5]
DATA_ADDR[6] <= register_32bit:inst.OUT_B[6]
DATA_ADDR[7] <= register_32bit:inst.OUT_B[7]
DATA_ADDR[8] <= register_32bit:inst.OUT_B[8]
DATA_ADDR[9] <= register_32bit:inst.OUT_B[9]
DATA_ADDR[10] <= register_32bit:inst.OUT_B[10]
DATA_ADDR[11] <= register_32bit:inst.OUT_B[11]
DATA_ADDR[12] <= register_32bit:inst.OUT_B[12]
DATA_ADDR[13] <= register_32bit:inst.OUT_B[13]
DATA_ADDR[14] <= register_32bit:inst.OUT_B[14]
DATA_ADDR[15] <= register_32bit:inst.OUT_B[15]
DATA_ADDR[16] <= register_32bit:inst.OUT_B[16]
DATA_ADDR[17] <= register_32bit:inst.OUT_B[17]
DATA_ADDR[18] <= register_32bit:inst.OUT_B[18]
DATA_ADDR[19] <= register_32bit:inst.OUT_B[19]
DATA_ADDR[20] <= register_32bit:inst.OUT_B[20]
DATA_ADDR[21] <= register_32bit:inst.OUT_B[21]
DATA_ADDR[22] <= register_32bit:inst.OUT_B[22]
DATA_ADDR[23] <= register_32bit:inst.OUT_B[23]
DATA_ADDR[24] <= register_32bit:inst.OUT_B[24]
DATA_ADDR[25] <= register_32bit:inst.OUT_B[25]
DATA_ADDR[26] <= register_32bit:inst.OUT_B[26]
DATA_ADDR[27] <= register_32bit:inst.OUT_B[27]
DATA_ADDR[28] <= register_32bit:inst.OUT_B[28]
DATA_ADDR[29] <= register_32bit:inst.OUT_B[29]
DATA_ADDR[30] <= register_32bit:inst.OUT_B[30]
DATA_ADDR[31] <= register_32bit:inst.OUT_B[31]
LOAD => register_32bit:inst.LOAD
CLOCK => register_32bit:inst.CLOCK
MR[0] => ~NO_FANOUT~
MR[1] => ~NO_FANOUT~
MR[2] => ~NO_FANOUT~
MR[3] => ~NO_FANOUT~
MR[4] => ~NO_FANOUT~
MR[5] => ~NO_FANOUT~
MR[6] => ~NO_FANOUT~
MR[7] => register_32bit:inst.WRITE_ENABLE
MR[8] => ~NO_FANOUT~
MR[9] => ~NO_FANOUT~
MR[10] => ~NO_FANOUT~
MR[11] => ~NO_FANOUT~
MR[12] => ~NO_FANOUT~
MR[13] => ~NO_FANOUT~
MR[14] => ~NO_FANOUT~
MR[15] => ~NO_FANOUT~
MR[16] => ~NO_FANOUT~
MR[17] => ~NO_FANOUT~
MR[18] => ~NO_FANOUT~
MR[19] => ~NO_FANOUT~
MR[20] => ~NO_FANOUT~
MR[21] => ~NO_FANOUT~
MR[22] => ~NO_FANOUT~
MR[23] => ~NO_FANOUT~
MR[24] => ~NO_FANOUT~
MR[25] => ~NO_FANOUT~
MR[26] => ~NO_FANOUT~
MR[27] => ~NO_FANOUT~
MR[28] => ~NO_FANOUT~
MR[29] => ~NO_FANOUT~
MR[30] => ~NO_FANOUT~
MR[31] => ~NO_FANOUT~
MR[32] => ~NO_FANOUT~
MR[33] => ~NO_FANOUT~
MR[34] => ~NO_FANOUT~
MR[35] => ~NO_FANOUT~
IN_C[0] => register_32bit:inst.INPUT_A[0]
IN_C[1] => register_32bit:inst.INPUT_A[1]
IN_C[2] => register_32bit:inst.INPUT_A[2]
IN_C[3] => register_32bit:inst.INPUT_A[3]
IN_C[4] => register_32bit:inst.INPUT_A[4]
IN_C[5] => register_32bit:inst.INPUT_A[5]
IN_C[6] => register_32bit:inst.INPUT_A[6]
IN_C[7] => register_32bit:inst.INPUT_A[7]
IN_C[8] => register_32bit:inst.INPUT_A[8]
IN_C[9] => register_32bit:inst.INPUT_A[9]
IN_C[10] => register_32bit:inst.INPUT_A[10]
IN_C[11] => register_32bit:inst.INPUT_A[11]
IN_C[12] => register_32bit:inst.INPUT_A[12]
IN_C[13] => register_32bit:inst.INPUT_A[13]
IN_C[14] => register_32bit:inst.INPUT_A[14]
IN_C[15] => register_32bit:inst.INPUT_A[15]
IN_C[16] => register_32bit:inst.INPUT_A[16]
IN_C[17] => register_32bit:inst.INPUT_A[17]
IN_C[18] => register_32bit:inst.INPUT_A[18]
IN_C[19] => register_32bit:inst.INPUT_A[19]
IN_C[20] => register_32bit:inst.INPUT_A[20]
IN_C[21] => register_32bit:inst.INPUT_A[21]
IN_C[22] => register_32bit:inst.INPUT_A[22]
IN_C[23] => register_32bit:inst.INPUT_A[23]
IN_C[24] => register_32bit:inst.INPUT_A[24]
IN_C[25] => register_32bit:inst.INPUT_A[25]
IN_C[26] => register_32bit:inst.INPUT_A[26]
IN_C[27] => register_32bit:inst.INPUT_A[27]
IN_C[28] => register_32bit:inst.INPUT_A[28]
IN_C[29] => register_32bit:inst.INPUT_A[29]
IN_C[30] => register_32bit:inst.INPUT_A[30]
IN_C[31] => register_32bit:inst.INPUT_A[31]


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MAR:inst|register_32bit:inst
OUT_A[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[8] <= inst9[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[9] <= inst9[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[10] <= inst9[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[11] <= inst9[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[12] <= inst9[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[13] <= inst9[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[14] <= inst9[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[15] <= inst9[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[16] <= inst9[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[17] <= inst9[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[18] <= inst9[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[19] <= inst9[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[20] <= inst9[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[21] <= inst9[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[22] <= inst9[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[23] <= inst9[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[24] <= inst9[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[25] <= inst9[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[26] <= inst9[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[27] <= inst9[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[28] <= inst9[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[29] <= inst9[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[30] <= inst9[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[31] <= inst9[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => register_8bit:inst.LOAD
LOAD => register_8bit:inst1.LOAD
LOAD => register_8bit:inst2.LOAD
LOAD => register_8bit:inst3.LOAD
CLOCK => inst8.IN0
WRITE_ENABLE => inst8.IN1
INPUT_B[0] => inst5[0].IN0
INPUT_B[1] => inst5[1].IN0
INPUT_B[2] => inst5[2].IN0
INPUT_B[3] => inst5[3].IN0
INPUT_B[4] => inst5[4].IN0
INPUT_B[5] => inst5[5].IN0
INPUT_B[6] => inst5[6].IN0
INPUT_B[7] => inst5[7].IN0
INPUT_B[8] => inst5[8].IN0
INPUT_B[9] => inst5[9].IN0
INPUT_B[10] => inst5[10].IN0
INPUT_B[11] => inst5[11].IN0
INPUT_B[12] => inst5[12].IN0
INPUT_B[13] => inst5[13].IN0
INPUT_B[14] => inst5[14].IN0
INPUT_B[15] => inst5[15].IN0
INPUT_B[16] => inst5[16].IN0
INPUT_B[17] => inst5[17].IN0
INPUT_B[18] => inst5[18].IN0
INPUT_B[19] => inst5[19].IN0
INPUT_B[20] => inst5[20].IN0
INPUT_B[21] => inst5[21].IN0
INPUT_B[22] => inst5[22].IN0
INPUT_B[23] => inst5[23].IN0
INPUT_B[24] => inst5[24].IN0
INPUT_B[25] => inst5[25].IN0
INPUT_B[26] => inst5[26].IN0
INPUT_B[27] => inst5[27].IN0
INPUT_B[28] => inst5[28].IN0
INPUT_B[29] => inst5[29].IN0
INPUT_B[30] => inst5[30].IN0
INPUT_B[31] => inst5[31].IN0
INPUT_SELECT => inst6.IN0
INPUT_SELECT => inst4[31].IN1
INPUT_SELECT => inst4[30].IN1
INPUT_SELECT => inst4[29].IN1
INPUT_SELECT => inst4[28].IN1
INPUT_SELECT => inst4[27].IN1
INPUT_SELECT => inst4[26].IN1
INPUT_SELECT => inst4[25].IN1
INPUT_SELECT => inst4[24].IN1
INPUT_SELECT => inst4[23].IN1
INPUT_SELECT => inst4[22].IN1
INPUT_SELECT => inst4[21].IN1
INPUT_SELECT => inst4[20].IN1
INPUT_SELECT => inst4[19].IN1
INPUT_SELECT => inst4[18].IN1
INPUT_SELECT => inst4[17].IN1
INPUT_SELECT => inst4[16].IN1
INPUT_SELECT => inst4[15].IN1
INPUT_SELECT => inst4[14].IN1
INPUT_SELECT => inst4[13].IN1
INPUT_SELECT => inst4[12].IN1
INPUT_SELECT => inst4[11].IN1
INPUT_SELECT => inst4[10].IN1
INPUT_SELECT => inst4[9].IN1
INPUT_SELECT => inst4[8].IN1
INPUT_SELECT => inst4[7].IN1
INPUT_SELECT => inst4[6].IN1
INPUT_SELECT => inst4[5].IN1
INPUT_SELECT => inst4[4].IN1
INPUT_SELECT => inst4[3].IN1
INPUT_SELECT => inst4[2].IN1
INPUT_SELECT => inst4[1].IN1
INPUT_SELECT => inst4[0].IN1
INPUT_A[0] => inst4[0].IN0
INPUT_A[1] => inst4[1].IN0
INPUT_A[2] => inst4[2].IN0
INPUT_A[3] => inst4[3].IN0
INPUT_A[4] => inst4[4].IN0
INPUT_A[5] => inst4[5].IN0
INPUT_A[6] => inst4[6].IN0
INPUT_A[7] => inst4[7].IN0
INPUT_A[8] => inst4[8].IN0
INPUT_A[9] => inst4[9].IN0
INPUT_A[10] => inst4[10].IN0
INPUT_A[11] => inst4[11].IN0
INPUT_A[12] => inst4[12].IN0
INPUT_A[13] => inst4[13].IN0
INPUT_A[14] => inst4[14].IN0
INPUT_A[15] => inst4[15].IN0
INPUT_A[16] => inst4[16].IN0
INPUT_A[17] => inst4[17].IN0
INPUT_A[18] => inst4[18].IN0
INPUT_A[19] => inst4[19].IN0
INPUT_A[20] => inst4[20].IN0
INPUT_A[21] => inst4[21].IN0
INPUT_A[22] => inst4[22].IN0
INPUT_A[23] => inst4[23].IN0
INPUT_A[24] => inst4[24].IN0
INPUT_A[25] => inst4[25].IN0
INPUT_A[26] => inst4[26].IN0
INPUT_A[27] => inst4[27].IN0
INPUT_A[28] => inst4[28].IN0
INPUT_A[29] => inst4[29].IN0
INPUT_A[30] => inst4[30].IN0
INPUT_A[31] => inst4[31].IN0
IN_LOAD[0] => register_8bit:inst.IN_LOAD[0]
IN_LOAD[1] => register_8bit:inst.IN_LOAD[1]
IN_LOAD[2] => register_8bit:inst.IN_LOAD[2]
IN_LOAD[3] => register_8bit:inst.IN_LOAD[3]
IN_LOAD[4] => register_8bit:inst.IN_LOAD[4]
IN_LOAD[5] => register_8bit:inst.IN_LOAD[5]
IN_LOAD[6] => register_8bit:inst.IN_LOAD[6]
IN_LOAD[7] => register_8bit:inst.IN_LOAD[7]
IN_LOAD[8] => register_8bit:inst1.IN_LOAD[0]
IN_LOAD[9] => register_8bit:inst1.IN_LOAD[1]
IN_LOAD[10] => register_8bit:inst1.IN_LOAD[2]
IN_LOAD[11] => register_8bit:inst1.IN_LOAD[3]
IN_LOAD[12] => register_8bit:inst1.IN_LOAD[4]
IN_LOAD[13] => register_8bit:inst1.IN_LOAD[5]
IN_LOAD[14] => register_8bit:inst1.IN_LOAD[6]
IN_LOAD[15] => register_8bit:inst1.IN_LOAD[7]
IN_LOAD[16] => register_8bit:inst2.IN_LOAD[0]
IN_LOAD[17] => register_8bit:inst2.IN_LOAD[1]
IN_LOAD[18] => register_8bit:inst2.IN_LOAD[2]
IN_LOAD[19] => register_8bit:inst2.IN_LOAD[3]
IN_LOAD[20] => register_8bit:inst2.IN_LOAD[4]
IN_LOAD[21] => register_8bit:inst2.IN_LOAD[5]
IN_LOAD[22] => register_8bit:inst2.IN_LOAD[6]
IN_LOAD[23] => register_8bit:inst2.IN_LOAD[7]
IN_LOAD[24] => register_8bit:inst3.IN_LOAD[0]
IN_LOAD[25] => register_8bit:inst3.IN_LOAD[1]
IN_LOAD[26] => register_8bit:inst3.IN_LOAD[2]
IN_LOAD[27] => register_8bit:inst3.IN_LOAD[3]
IN_LOAD[28] => register_8bit:inst3.IN_LOAD[4]
IN_LOAD[29] => register_8bit:inst3.IN_LOAD[5]
IN_LOAD[30] => register_8bit:inst3.IN_LOAD[6]
IN_LOAD[31] => register_8bit:inst3.IN_LOAD[7]
OUT_A_ENABLE => inst9[31].OE
OUT_A_ENABLE => inst9[30].OE
OUT_A_ENABLE => inst9[29].OE
OUT_A_ENABLE => inst9[28].OE
OUT_A_ENABLE => inst9[27].OE
OUT_A_ENABLE => inst9[26].OE
OUT_A_ENABLE => inst9[25].OE
OUT_A_ENABLE => inst9[24].OE
OUT_A_ENABLE => inst9[23].OE
OUT_A_ENABLE => inst9[22].OE
OUT_A_ENABLE => inst9[21].OE
OUT_A_ENABLE => inst9[20].OE
OUT_A_ENABLE => inst9[19].OE
OUT_A_ENABLE => inst9[18].OE
OUT_A_ENABLE => inst9[17].OE
OUT_A_ENABLE => inst9[16].OE
OUT_A_ENABLE => inst9[15].OE
OUT_A_ENABLE => inst9[14].OE
OUT_A_ENABLE => inst9[13].OE
OUT_A_ENABLE => inst9[12].OE
OUT_A_ENABLE => inst9[11].OE
OUT_A_ENABLE => inst9[10].OE
OUT_A_ENABLE => inst9[9].OE
OUT_A_ENABLE => inst9[8].OE
OUT_A_ENABLE => inst9[7].OE
OUT_A_ENABLE => inst9[6].OE
OUT_A_ENABLE => inst9[5].OE
OUT_A_ENABLE => inst9[4].OE
OUT_A_ENABLE => inst9[3].OE
OUT_A_ENABLE => inst9[2].OE
OUT_A_ENABLE => inst9[1].OE
OUT_A_ENABLE => inst9[0].OE
OUT_B[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_B_ENABLE => inst10[31].OE
OUT_B_ENABLE => inst10[30].OE
OUT_B_ENABLE => inst10[29].OE
OUT_B_ENABLE => inst10[28].OE
OUT_B_ENABLE => inst10[27].OE
OUT_B_ENABLE => inst10[26].OE
OUT_B_ENABLE => inst10[25].OE
OUT_B_ENABLE => inst10[24].OE
OUT_B_ENABLE => inst10[23].OE
OUT_B_ENABLE => inst10[22].OE
OUT_B_ENABLE => inst10[21].OE
OUT_B_ENABLE => inst10[20].OE
OUT_B_ENABLE => inst10[19].OE
OUT_B_ENABLE => inst10[18].OE
OUT_B_ENABLE => inst10[17].OE
OUT_B_ENABLE => inst10[16].OE
OUT_B_ENABLE => inst10[15].OE
OUT_B_ENABLE => inst10[14].OE
OUT_B_ENABLE => inst10[13].OE
OUT_B_ENABLE => inst10[12].OE
OUT_B_ENABLE => inst10[11].OE
OUT_B_ENABLE => inst10[10].OE
OUT_B_ENABLE => inst10[9].OE
OUT_B_ENABLE => inst10[8].OE
OUT_B_ENABLE => inst10[7].OE
OUT_B_ENABLE => inst10[6].OE
OUT_B_ENABLE => inst10[5].OE
OUT_B_ENABLE => inst10[4].OE
OUT_B_ENABLE => inst10[3].OE
OUT_B_ENABLE => inst10[2].OE
OUT_B_ENABLE => inst10[1].OE
OUT_B_ENABLE => inst10[0].OE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MAR:inst|register_32bit:inst|register_8bit:inst
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MAR:inst|register_32bit:inst|register_8bit:inst1
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MAR:inst|register_32bit:inst|register_8bit:inst2
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MAR:inst|register_32bit:inst|register_8bit:inst3
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|H:inst11
OUT_B[0] <= register_32bit:inst.OUT_A[0]
OUT_B[1] <= register_32bit:inst.OUT_A[1]
OUT_B[2] <= register_32bit:inst.OUT_A[2]
OUT_B[3] <= register_32bit:inst.OUT_A[3]
OUT_B[4] <= register_32bit:inst.OUT_A[4]
OUT_B[5] <= register_32bit:inst.OUT_A[5]
OUT_B[6] <= register_32bit:inst.OUT_A[6]
OUT_B[7] <= register_32bit:inst.OUT_A[7]
OUT_B[8] <= register_32bit:inst.OUT_A[8]
OUT_B[9] <= register_32bit:inst.OUT_A[9]
OUT_B[10] <= register_32bit:inst.OUT_A[10]
OUT_B[11] <= register_32bit:inst.OUT_A[11]
OUT_B[12] <= register_32bit:inst.OUT_A[12]
OUT_B[13] <= register_32bit:inst.OUT_A[13]
OUT_B[14] <= register_32bit:inst.OUT_A[14]
OUT_B[15] <= register_32bit:inst.OUT_A[15]
OUT_B[16] <= register_32bit:inst.OUT_A[16]
OUT_B[17] <= register_32bit:inst.OUT_A[17]
OUT_B[18] <= register_32bit:inst.OUT_A[18]
OUT_B[19] <= register_32bit:inst.OUT_A[19]
OUT_B[20] <= register_32bit:inst.OUT_A[20]
OUT_B[21] <= register_32bit:inst.OUT_A[21]
OUT_B[22] <= register_32bit:inst.OUT_A[22]
OUT_B[23] <= register_32bit:inst.OUT_A[23]
OUT_B[24] <= register_32bit:inst.OUT_A[24]
OUT_B[25] <= register_32bit:inst.OUT_A[25]
OUT_B[26] <= register_32bit:inst.OUT_A[26]
OUT_B[27] <= register_32bit:inst.OUT_A[27]
OUT_B[28] <= register_32bit:inst.OUT_A[28]
OUT_B[29] <= register_32bit:inst.OUT_A[29]
OUT_B[30] <= register_32bit:inst.OUT_A[30]
OUT_B[31] <= register_32bit:inst.OUT_A[31]
LOAD => register_32bit:inst.LOAD
CLOCK => register_32bit:inst.CLOCK
MIR[0] => ~NO_FANOUT~
MIR[1] => ~NO_FANOUT~
MIR[2] => ~NO_FANOUT~
MIR[3] => ~NO_FANOUT~
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => register_32bit:inst.WRITE_ENABLE
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
IN_C[0] => register_32bit:inst.INPUT_A[0]
IN_C[1] => register_32bit:inst.INPUT_A[1]
IN_C[2] => register_32bit:inst.INPUT_A[2]
IN_C[3] => register_32bit:inst.INPUT_A[3]
IN_C[4] => register_32bit:inst.INPUT_A[4]
IN_C[5] => register_32bit:inst.INPUT_A[5]
IN_C[6] => register_32bit:inst.INPUT_A[6]
IN_C[7] => register_32bit:inst.INPUT_A[7]
IN_C[8] => register_32bit:inst.INPUT_A[8]
IN_C[9] => register_32bit:inst.INPUT_A[9]
IN_C[10] => register_32bit:inst.INPUT_A[10]
IN_C[11] => register_32bit:inst.INPUT_A[11]
IN_C[12] => register_32bit:inst.INPUT_A[12]
IN_C[13] => register_32bit:inst.INPUT_A[13]
IN_C[14] => register_32bit:inst.INPUT_A[14]
IN_C[15] => register_32bit:inst.INPUT_A[15]
IN_C[16] => register_32bit:inst.INPUT_A[16]
IN_C[17] => register_32bit:inst.INPUT_A[17]
IN_C[18] => register_32bit:inst.INPUT_A[18]
IN_C[19] => register_32bit:inst.INPUT_A[19]
IN_C[20] => register_32bit:inst.INPUT_A[20]
IN_C[21] => register_32bit:inst.INPUT_A[21]
IN_C[22] => register_32bit:inst.INPUT_A[22]
IN_C[23] => register_32bit:inst.INPUT_A[23]
IN_C[24] => register_32bit:inst.INPUT_A[24]
IN_C[25] => register_32bit:inst.INPUT_A[25]
IN_C[26] => register_32bit:inst.INPUT_A[26]
IN_C[27] => register_32bit:inst.INPUT_A[27]
IN_C[28] => register_32bit:inst.INPUT_A[28]
IN_C[29] => register_32bit:inst.INPUT_A[29]
IN_C[30] => register_32bit:inst.INPUT_A[30]
IN_C[31] => register_32bit:inst.INPUT_A[31]


|CPU|DATA_PATH:inst|BANK_REGS:inst17|H:inst11|register_32bit:inst
OUT_A[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[8] <= inst9[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[9] <= inst9[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[10] <= inst9[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[11] <= inst9[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[12] <= inst9[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[13] <= inst9[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[14] <= inst9[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[15] <= inst9[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[16] <= inst9[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[17] <= inst9[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[18] <= inst9[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[19] <= inst9[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[20] <= inst9[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[21] <= inst9[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[22] <= inst9[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[23] <= inst9[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[24] <= inst9[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[25] <= inst9[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[26] <= inst9[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[27] <= inst9[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[28] <= inst9[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[29] <= inst9[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[30] <= inst9[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[31] <= inst9[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => register_8bit:inst.LOAD
LOAD => register_8bit:inst1.LOAD
LOAD => register_8bit:inst2.LOAD
LOAD => register_8bit:inst3.LOAD
CLOCK => inst8.IN0
WRITE_ENABLE => inst8.IN1
INPUT_B[0] => inst5[0].IN0
INPUT_B[1] => inst5[1].IN0
INPUT_B[2] => inst5[2].IN0
INPUT_B[3] => inst5[3].IN0
INPUT_B[4] => inst5[4].IN0
INPUT_B[5] => inst5[5].IN0
INPUT_B[6] => inst5[6].IN0
INPUT_B[7] => inst5[7].IN0
INPUT_B[8] => inst5[8].IN0
INPUT_B[9] => inst5[9].IN0
INPUT_B[10] => inst5[10].IN0
INPUT_B[11] => inst5[11].IN0
INPUT_B[12] => inst5[12].IN0
INPUT_B[13] => inst5[13].IN0
INPUT_B[14] => inst5[14].IN0
INPUT_B[15] => inst5[15].IN0
INPUT_B[16] => inst5[16].IN0
INPUT_B[17] => inst5[17].IN0
INPUT_B[18] => inst5[18].IN0
INPUT_B[19] => inst5[19].IN0
INPUT_B[20] => inst5[20].IN0
INPUT_B[21] => inst5[21].IN0
INPUT_B[22] => inst5[22].IN0
INPUT_B[23] => inst5[23].IN0
INPUT_B[24] => inst5[24].IN0
INPUT_B[25] => inst5[25].IN0
INPUT_B[26] => inst5[26].IN0
INPUT_B[27] => inst5[27].IN0
INPUT_B[28] => inst5[28].IN0
INPUT_B[29] => inst5[29].IN0
INPUT_B[30] => inst5[30].IN0
INPUT_B[31] => inst5[31].IN0
INPUT_SELECT => inst6.IN0
INPUT_SELECT => inst4[31].IN1
INPUT_SELECT => inst4[30].IN1
INPUT_SELECT => inst4[29].IN1
INPUT_SELECT => inst4[28].IN1
INPUT_SELECT => inst4[27].IN1
INPUT_SELECT => inst4[26].IN1
INPUT_SELECT => inst4[25].IN1
INPUT_SELECT => inst4[24].IN1
INPUT_SELECT => inst4[23].IN1
INPUT_SELECT => inst4[22].IN1
INPUT_SELECT => inst4[21].IN1
INPUT_SELECT => inst4[20].IN1
INPUT_SELECT => inst4[19].IN1
INPUT_SELECT => inst4[18].IN1
INPUT_SELECT => inst4[17].IN1
INPUT_SELECT => inst4[16].IN1
INPUT_SELECT => inst4[15].IN1
INPUT_SELECT => inst4[14].IN1
INPUT_SELECT => inst4[13].IN1
INPUT_SELECT => inst4[12].IN1
INPUT_SELECT => inst4[11].IN1
INPUT_SELECT => inst4[10].IN1
INPUT_SELECT => inst4[9].IN1
INPUT_SELECT => inst4[8].IN1
INPUT_SELECT => inst4[7].IN1
INPUT_SELECT => inst4[6].IN1
INPUT_SELECT => inst4[5].IN1
INPUT_SELECT => inst4[4].IN1
INPUT_SELECT => inst4[3].IN1
INPUT_SELECT => inst4[2].IN1
INPUT_SELECT => inst4[1].IN1
INPUT_SELECT => inst4[0].IN1
INPUT_A[0] => inst4[0].IN0
INPUT_A[1] => inst4[1].IN0
INPUT_A[2] => inst4[2].IN0
INPUT_A[3] => inst4[3].IN0
INPUT_A[4] => inst4[4].IN0
INPUT_A[5] => inst4[5].IN0
INPUT_A[6] => inst4[6].IN0
INPUT_A[7] => inst4[7].IN0
INPUT_A[8] => inst4[8].IN0
INPUT_A[9] => inst4[9].IN0
INPUT_A[10] => inst4[10].IN0
INPUT_A[11] => inst4[11].IN0
INPUT_A[12] => inst4[12].IN0
INPUT_A[13] => inst4[13].IN0
INPUT_A[14] => inst4[14].IN0
INPUT_A[15] => inst4[15].IN0
INPUT_A[16] => inst4[16].IN0
INPUT_A[17] => inst4[17].IN0
INPUT_A[18] => inst4[18].IN0
INPUT_A[19] => inst4[19].IN0
INPUT_A[20] => inst4[20].IN0
INPUT_A[21] => inst4[21].IN0
INPUT_A[22] => inst4[22].IN0
INPUT_A[23] => inst4[23].IN0
INPUT_A[24] => inst4[24].IN0
INPUT_A[25] => inst4[25].IN0
INPUT_A[26] => inst4[26].IN0
INPUT_A[27] => inst4[27].IN0
INPUT_A[28] => inst4[28].IN0
INPUT_A[29] => inst4[29].IN0
INPUT_A[30] => inst4[30].IN0
INPUT_A[31] => inst4[31].IN0
IN_LOAD[0] => register_8bit:inst.IN_LOAD[0]
IN_LOAD[1] => register_8bit:inst.IN_LOAD[1]
IN_LOAD[2] => register_8bit:inst.IN_LOAD[2]
IN_LOAD[3] => register_8bit:inst.IN_LOAD[3]
IN_LOAD[4] => register_8bit:inst.IN_LOAD[4]
IN_LOAD[5] => register_8bit:inst.IN_LOAD[5]
IN_LOAD[6] => register_8bit:inst.IN_LOAD[6]
IN_LOAD[7] => register_8bit:inst.IN_LOAD[7]
IN_LOAD[8] => register_8bit:inst1.IN_LOAD[0]
IN_LOAD[9] => register_8bit:inst1.IN_LOAD[1]
IN_LOAD[10] => register_8bit:inst1.IN_LOAD[2]
IN_LOAD[11] => register_8bit:inst1.IN_LOAD[3]
IN_LOAD[12] => register_8bit:inst1.IN_LOAD[4]
IN_LOAD[13] => register_8bit:inst1.IN_LOAD[5]
IN_LOAD[14] => register_8bit:inst1.IN_LOAD[6]
IN_LOAD[15] => register_8bit:inst1.IN_LOAD[7]
IN_LOAD[16] => register_8bit:inst2.IN_LOAD[0]
IN_LOAD[17] => register_8bit:inst2.IN_LOAD[1]
IN_LOAD[18] => register_8bit:inst2.IN_LOAD[2]
IN_LOAD[19] => register_8bit:inst2.IN_LOAD[3]
IN_LOAD[20] => register_8bit:inst2.IN_LOAD[4]
IN_LOAD[21] => register_8bit:inst2.IN_LOAD[5]
IN_LOAD[22] => register_8bit:inst2.IN_LOAD[6]
IN_LOAD[23] => register_8bit:inst2.IN_LOAD[7]
IN_LOAD[24] => register_8bit:inst3.IN_LOAD[0]
IN_LOAD[25] => register_8bit:inst3.IN_LOAD[1]
IN_LOAD[26] => register_8bit:inst3.IN_LOAD[2]
IN_LOAD[27] => register_8bit:inst3.IN_LOAD[3]
IN_LOAD[28] => register_8bit:inst3.IN_LOAD[4]
IN_LOAD[29] => register_8bit:inst3.IN_LOAD[5]
IN_LOAD[30] => register_8bit:inst3.IN_LOAD[6]
IN_LOAD[31] => register_8bit:inst3.IN_LOAD[7]
OUT_A_ENABLE => inst9[31].OE
OUT_A_ENABLE => inst9[30].OE
OUT_A_ENABLE => inst9[29].OE
OUT_A_ENABLE => inst9[28].OE
OUT_A_ENABLE => inst9[27].OE
OUT_A_ENABLE => inst9[26].OE
OUT_A_ENABLE => inst9[25].OE
OUT_A_ENABLE => inst9[24].OE
OUT_A_ENABLE => inst9[23].OE
OUT_A_ENABLE => inst9[22].OE
OUT_A_ENABLE => inst9[21].OE
OUT_A_ENABLE => inst9[20].OE
OUT_A_ENABLE => inst9[19].OE
OUT_A_ENABLE => inst9[18].OE
OUT_A_ENABLE => inst9[17].OE
OUT_A_ENABLE => inst9[16].OE
OUT_A_ENABLE => inst9[15].OE
OUT_A_ENABLE => inst9[14].OE
OUT_A_ENABLE => inst9[13].OE
OUT_A_ENABLE => inst9[12].OE
OUT_A_ENABLE => inst9[11].OE
OUT_A_ENABLE => inst9[10].OE
OUT_A_ENABLE => inst9[9].OE
OUT_A_ENABLE => inst9[8].OE
OUT_A_ENABLE => inst9[7].OE
OUT_A_ENABLE => inst9[6].OE
OUT_A_ENABLE => inst9[5].OE
OUT_A_ENABLE => inst9[4].OE
OUT_A_ENABLE => inst9[3].OE
OUT_A_ENABLE => inst9[2].OE
OUT_A_ENABLE => inst9[1].OE
OUT_A_ENABLE => inst9[0].OE
OUT_B[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_B_ENABLE => inst10[31].OE
OUT_B_ENABLE => inst10[30].OE
OUT_B_ENABLE => inst10[29].OE
OUT_B_ENABLE => inst10[28].OE
OUT_B_ENABLE => inst10[27].OE
OUT_B_ENABLE => inst10[26].OE
OUT_B_ENABLE => inst10[25].OE
OUT_B_ENABLE => inst10[24].OE
OUT_B_ENABLE => inst10[23].OE
OUT_B_ENABLE => inst10[22].OE
OUT_B_ENABLE => inst10[21].OE
OUT_B_ENABLE => inst10[20].OE
OUT_B_ENABLE => inst10[19].OE
OUT_B_ENABLE => inst10[18].OE
OUT_B_ENABLE => inst10[17].OE
OUT_B_ENABLE => inst10[16].OE
OUT_B_ENABLE => inst10[15].OE
OUT_B_ENABLE => inst10[14].OE
OUT_B_ENABLE => inst10[13].OE
OUT_B_ENABLE => inst10[12].OE
OUT_B_ENABLE => inst10[11].OE
OUT_B_ENABLE => inst10[10].OE
OUT_B_ENABLE => inst10[9].OE
OUT_B_ENABLE => inst10[8].OE
OUT_B_ENABLE => inst10[7].OE
OUT_B_ENABLE => inst10[6].OE
OUT_B_ENABLE => inst10[5].OE
OUT_B_ENABLE => inst10[4].OE
OUT_B_ENABLE => inst10[3].OE
OUT_B_ENABLE => inst10[2].OE
OUT_B_ENABLE => inst10[1].OE
OUT_B_ENABLE => inst10[0].OE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|H:inst11|register_32bit:inst|register_8bit:inst
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|H:inst11|register_32bit:inst|register_8bit:inst1
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|H:inst11|register_32bit:inst|register_8bit:inst2
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|H:inst11|register_32bit:inst|register_8bit:inst3
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1
DATA_OUT[0] <= register_32bit:inst.OUT_B[0]
DATA_OUT[1] <= register_32bit:inst.OUT_B[1]
DATA_OUT[2] <= register_32bit:inst.OUT_B[2]
DATA_OUT[3] <= register_32bit:inst.OUT_B[3]
DATA_OUT[4] <= register_32bit:inst.OUT_B[4]
DATA_OUT[5] <= register_32bit:inst.OUT_B[5]
DATA_OUT[6] <= register_32bit:inst.OUT_B[6]
DATA_OUT[7] <= register_32bit:inst.OUT_B[7]
DATA_OUT[8] <= register_32bit:inst.OUT_B[8]
DATA_OUT[9] <= register_32bit:inst.OUT_B[9]
DATA_OUT[10] <= register_32bit:inst.OUT_B[10]
DATA_OUT[11] <= register_32bit:inst.OUT_B[11]
DATA_OUT[12] <= register_32bit:inst.OUT_B[12]
DATA_OUT[13] <= register_32bit:inst.OUT_B[13]
DATA_OUT[14] <= register_32bit:inst.OUT_B[14]
DATA_OUT[15] <= register_32bit:inst.OUT_B[15]
DATA_OUT[16] <= register_32bit:inst.OUT_B[16]
DATA_OUT[17] <= register_32bit:inst.OUT_B[17]
DATA_OUT[18] <= register_32bit:inst.OUT_B[18]
DATA_OUT[19] <= register_32bit:inst.OUT_B[19]
DATA_OUT[20] <= register_32bit:inst.OUT_B[20]
DATA_OUT[21] <= register_32bit:inst.OUT_B[21]
DATA_OUT[22] <= register_32bit:inst.OUT_B[22]
DATA_OUT[23] <= register_32bit:inst.OUT_B[23]
DATA_OUT[24] <= register_32bit:inst.OUT_B[24]
DATA_OUT[25] <= register_32bit:inst.OUT_B[25]
DATA_OUT[26] <= register_32bit:inst.OUT_B[26]
DATA_OUT[27] <= register_32bit:inst.OUT_B[27]
DATA_OUT[28] <= register_32bit:inst.OUT_B[28]
DATA_OUT[29] <= register_32bit:inst.OUT_B[29]
DATA_OUT[30] <= register_32bit:inst.OUT_B[30]
DATA_OUT[31] <= register_32bit:inst.OUT_B[31]
CLOCK => inst1.IN0
CLOCK => register_32bit:inst.CLOCK
MIR[0] => inst3.IN2
MIR[1] => inst3.IN0
MIR[2] => inst3.IN1
MIR[3] => inst3.IN3
MIR[4] => ~NO_FANOUT~
MIR[5] => inst5.DATAIN
MIR[6] => register_32bit:inst.OUT_B_ENABLE
MIR[7] => ~NO_FANOUT~
MIR[8] => inst2.IN0
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
LOAD => register_32bit:inst.LOAD
IN_C[0] => register_32bit:inst.INPUT_A[0]
IN_C[1] => register_32bit:inst.INPUT_A[1]
IN_C[2] => register_32bit:inst.INPUT_A[2]
IN_C[3] => register_32bit:inst.INPUT_A[3]
IN_C[4] => register_32bit:inst.INPUT_A[4]
IN_C[5] => register_32bit:inst.INPUT_A[5]
IN_C[6] => register_32bit:inst.INPUT_A[6]
IN_C[7] => register_32bit:inst.INPUT_A[7]
IN_C[8] => register_32bit:inst.INPUT_A[8]
IN_C[9] => register_32bit:inst.INPUT_A[9]
IN_C[10] => register_32bit:inst.INPUT_A[10]
IN_C[11] => register_32bit:inst.INPUT_A[11]
IN_C[12] => register_32bit:inst.INPUT_A[12]
IN_C[13] => register_32bit:inst.INPUT_A[13]
IN_C[14] => register_32bit:inst.INPUT_A[14]
IN_C[15] => register_32bit:inst.INPUT_A[15]
IN_C[16] => register_32bit:inst.INPUT_A[16]
IN_C[17] => register_32bit:inst.INPUT_A[17]
IN_C[18] => register_32bit:inst.INPUT_A[18]
IN_C[19] => register_32bit:inst.INPUT_A[19]
IN_C[20] => register_32bit:inst.INPUT_A[20]
IN_C[21] => register_32bit:inst.INPUT_A[21]
IN_C[22] => register_32bit:inst.INPUT_A[22]
IN_C[23] => register_32bit:inst.INPUT_A[23]
IN_C[24] => register_32bit:inst.INPUT_A[24]
IN_C[25] => register_32bit:inst.INPUT_A[25]
IN_C[26] => register_32bit:inst.INPUT_A[26]
IN_C[27] => register_32bit:inst.INPUT_A[27]
IN_C[28] => register_32bit:inst.INPUT_A[28]
IN_C[29] => register_32bit:inst.INPUT_A[29]
IN_C[30] => register_32bit:inst.INPUT_A[30]
IN_C[31] => register_32bit:inst.INPUT_A[31]
DATA_IN[0] => register_32bit:inst.INPUT_B[0]
DATA_IN[1] => register_32bit:inst.INPUT_B[1]
DATA_IN[2] => register_32bit:inst.INPUT_B[2]
DATA_IN[3] => register_32bit:inst.INPUT_B[3]
DATA_IN[4] => register_32bit:inst.INPUT_B[4]
DATA_IN[5] => register_32bit:inst.INPUT_B[5]
DATA_IN[6] => register_32bit:inst.INPUT_B[6]
DATA_IN[7] => register_32bit:inst.INPUT_B[7]
DATA_IN[8] => register_32bit:inst.INPUT_B[8]
DATA_IN[9] => register_32bit:inst.INPUT_B[9]
DATA_IN[10] => register_32bit:inst.INPUT_B[10]
DATA_IN[11] => register_32bit:inst.INPUT_B[11]
DATA_IN[12] => register_32bit:inst.INPUT_B[12]
DATA_IN[13] => register_32bit:inst.INPUT_B[13]
DATA_IN[14] => register_32bit:inst.INPUT_B[14]
DATA_IN[15] => register_32bit:inst.INPUT_B[15]
DATA_IN[16] => register_32bit:inst.INPUT_B[16]
DATA_IN[17] => register_32bit:inst.INPUT_B[17]
DATA_IN[18] => register_32bit:inst.INPUT_B[18]
DATA_IN[19] => register_32bit:inst.INPUT_B[19]
DATA_IN[20] => register_32bit:inst.INPUT_B[20]
DATA_IN[21] => register_32bit:inst.INPUT_B[21]
DATA_IN[22] => register_32bit:inst.INPUT_B[22]
DATA_IN[23] => register_32bit:inst.INPUT_B[23]
DATA_IN[24] => register_32bit:inst.INPUT_B[24]
DATA_IN[25] => register_32bit:inst.INPUT_B[25]
DATA_IN[26] => register_32bit:inst.INPUT_B[26]
DATA_IN[27] => register_32bit:inst.INPUT_B[27]
DATA_IN[28] => register_32bit:inst.INPUT_B[28]
DATA_IN[29] => register_32bit:inst.INPUT_B[29]
DATA_IN[30] => register_32bit:inst.INPUT_B[30]
DATA_IN[31] => register_32bit:inst.INPUT_B[31]
OUT_B[0] <= register_32bit:inst.OUT_A[0]
OUT_B[1] <= register_32bit:inst.OUT_A[1]
OUT_B[2] <= register_32bit:inst.OUT_A[2]
OUT_B[3] <= register_32bit:inst.OUT_A[3]
OUT_B[4] <= register_32bit:inst.OUT_A[4]
OUT_B[5] <= register_32bit:inst.OUT_A[5]
OUT_B[6] <= register_32bit:inst.OUT_A[6]
OUT_B[7] <= register_32bit:inst.OUT_A[7]
OUT_B[8] <= register_32bit:inst.OUT_A[8]
OUT_B[9] <= register_32bit:inst.OUT_A[9]
OUT_B[10] <= register_32bit:inst.OUT_A[10]
OUT_B[11] <= register_32bit:inst.OUT_A[11]
OUT_B[12] <= register_32bit:inst.OUT_A[12]
OUT_B[13] <= register_32bit:inst.OUT_A[13]
OUT_B[14] <= register_32bit:inst.OUT_A[14]
OUT_B[15] <= register_32bit:inst.OUT_A[15]
OUT_B[16] <= register_32bit:inst.OUT_A[16]
OUT_B[17] <= register_32bit:inst.OUT_A[17]
OUT_B[18] <= register_32bit:inst.OUT_A[18]
OUT_B[19] <= register_32bit:inst.OUT_A[19]
OUT_B[20] <= register_32bit:inst.OUT_A[20]
OUT_B[21] <= register_32bit:inst.OUT_A[21]
OUT_B[22] <= register_32bit:inst.OUT_A[22]
OUT_B[23] <= register_32bit:inst.OUT_A[23]
OUT_B[24] <= register_32bit:inst.OUT_A[24]
OUT_B[25] <= register_32bit:inst.OUT_A[25]
OUT_B[26] <= register_32bit:inst.OUT_A[26]
OUT_B[27] <= register_32bit:inst.OUT_A[27]
OUT_B[28] <= register_32bit:inst.OUT_A[28]
OUT_B[29] <= register_32bit:inst.OUT_A[29]
OUT_B[30] <= register_32bit:inst.OUT_A[30]
OUT_B[31] <= register_32bit:inst.OUT_A[31]


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst
OUT_A[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[8] <= inst9[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[9] <= inst9[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[10] <= inst9[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[11] <= inst9[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[12] <= inst9[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[13] <= inst9[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[14] <= inst9[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[15] <= inst9[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[16] <= inst9[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[17] <= inst9[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[18] <= inst9[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[19] <= inst9[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[20] <= inst9[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[21] <= inst9[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[22] <= inst9[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[23] <= inst9[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[24] <= inst9[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[25] <= inst9[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[26] <= inst9[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[27] <= inst9[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[28] <= inst9[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[29] <= inst9[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[30] <= inst9[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[31] <= inst9[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => register_8bit:inst.LOAD
LOAD => register_8bit:inst1.LOAD
LOAD => register_8bit:inst2.LOAD
LOAD => register_8bit:inst3.LOAD
CLOCK => inst8.IN0
WRITE_ENABLE => inst8.IN1
INPUT_B[0] => inst5[0].IN0
INPUT_B[1] => inst5[1].IN0
INPUT_B[2] => inst5[2].IN0
INPUT_B[3] => inst5[3].IN0
INPUT_B[4] => inst5[4].IN0
INPUT_B[5] => inst5[5].IN0
INPUT_B[6] => inst5[6].IN0
INPUT_B[7] => inst5[7].IN0
INPUT_B[8] => inst5[8].IN0
INPUT_B[9] => inst5[9].IN0
INPUT_B[10] => inst5[10].IN0
INPUT_B[11] => inst5[11].IN0
INPUT_B[12] => inst5[12].IN0
INPUT_B[13] => inst5[13].IN0
INPUT_B[14] => inst5[14].IN0
INPUT_B[15] => inst5[15].IN0
INPUT_B[16] => inst5[16].IN0
INPUT_B[17] => inst5[17].IN0
INPUT_B[18] => inst5[18].IN0
INPUT_B[19] => inst5[19].IN0
INPUT_B[20] => inst5[20].IN0
INPUT_B[21] => inst5[21].IN0
INPUT_B[22] => inst5[22].IN0
INPUT_B[23] => inst5[23].IN0
INPUT_B[24] => inst5[24].IN0
INPUT_B[25] => inst5[25].IN0
INPUT_B[26] => inst5[26].IN0
INPUT_B[27] => inst5[27].IN0
INPUT_B[28] => inst5[28].IN0
INPUT_B[29] => inst5[29].IN0
INPUT_B[30] => inst5[30].IN0
INPUT_B[31] => inst5[31].IN0
INPUT_SELECT => inst6.IN0
INPUT_SELECT => inst4[31].IN1
INPUT_SELECT => inst4[30].IN1
INPUT_SELECT => inst4[29].IN1
INPUT_SELECT => inst4[28].IN1
INPUT_SELECT => inst4[27].IN1
INPUT_SELECT => inst4[26].IN1
INPUT_SELECT => inst4[25].IN1
INPUT_SELECT => inst4[24].IN1
INPUT_SELECT => inst4[23].IN1
INPUT_SELECT => inst4[22].IN1
INPUT_SELECT => inst4[21].IN1
INPUT_SELECT => inst4[20].IN1
INPUT_SELECT => inst4[19].IN1
INPUT_SELECT => inst4[18].IN1
INPUT_SELECT => inst4[17].IN1
INPUT_SELECT => inst4[16].IN1
INPUT_SELECT => inst4[15].IN1
INPUT_SELECT => inst4[14].IN1
INPUT_SELECT => inst4[13].IN1
INPUT_SELECT => inst4[12].IN1
INPUT_SELECT => inst4[11].IN1
INPUT_SELECT => inst4[10].IN1
INPUT_SELECT => inst4[9].IN1
INPUT_SELECT => inst4[8].IN1
INPUT_SELECT => inst4[7].IN1
INPUT_SELECT => inst4[6].IN1
INPUT_SELECT => inst4[5].IN1
INPUT_SELECT => inst4[4].IN1
INPUT_SELECT => inst4[3].IN1
INPUT_SELECT => inst4[2].IN1
INPUT_SELECT => inst4[1].IN1
INPUT_SELECT => inst4[0].IN1
INPUT_A[0] => inst4[0].IN0
INPUT_A[1] => inst4[1].IN0
INPUT_A[2] => inst4[2].IN0
INPUT_A[3] => inst4[3].IN0
INPUT_A[4] => inst4[4].IN0
INPUT_A[5] => inst4[5].IN0
INPUT_A[6] => inst4[6].IN0
INPUT_A[7] => inst4[7].IN0
INPUT_A[8] => inst4[8].IN0
INPUT_A[9] => inst4[9].IN0
INPUT_A[10] => inst4[10].IN0
INPUT_A[11] => inst4[11].IN0
INPUT_A[12] => inst4[12].IN0
INPUT_A[13] => inst4[13].IN0
INPUT_A[14] => inst4[14].IN0
INPUT_A[15] => inst4[15].IN0
INPUT_A[16] => inst4[16].IN0
INPUT_A[17] => inst4[17].IN0
INPUT_A[18] => inst4[18].IN0
INPUT_A[19] => inst4[19].IN0
INPUT_A[20] => inst4[20].IN0
INPUT_A[21] => inst4[21].IN0
INPUT_A[22] => inst4[22].IN0
INPUT_A[23] => inst4[23].IN0
INPUT_A[24] => inst4[24].IN0
INPUT_A[25] => inst4[25].IN0
INPUT_A[26] => inst4[26].IN0
INPUT_A[27] => inst4[27].IN0
INPUT_A[28] => inst4[28].IN0
INPUT_A[29] => inst4[29].IN0
INPUT_A[30] => inst4[30].IN0
INPUT_A[31] => inst4[31].IN0
IN_LOAD[0] => register_8bit:inst.IN_LOAD[0]
IN_LOAD[1] => register_8bit:inst.IN_LOAD[1]
IN_LOAD[2] => register_8bit:inst.IN_LOAD[2]
IN_LOAD[3] => register_8bit:inst.IN_LOAD[3]
IN_LOAD[4] => register_8bit:inst.IN_LOAD[4]
IN_LOAD[5] => register_8bit:inst.IN_LOAD[5]
IN_LOAD[6] => register_8bit:inst.IN_LOAD[6]
IN_LOAD[7] => register_8bit:inst.IN_LOAD[7]
IN_LOAD[8] => register_8bit:inst1.IN_LOAD[0]
IN_LOAD[9] => register_8bit:inst1.IN_LOAD[1]
IN_LOAD[10] => register_8bit:inst1.IN_LOAD[2]
IN_LOAD[11] => register_8bit:inst1.IN_LOAD[3]
IN_LOAD[12] => register_8bit:inst1.IN_LOAD[4]
IN_LOAD[13] => register_8bit:inst1.IN_LOAD[5]
IN_LOAD[14] => register_8bit:inst1.IN_LOAD[6]
IN_LOAD[15] => register_8bit:inst1.IN_LOAD[7]
IN_LOAD[16] => register_8bit:inst2.IN_LOAD[0]
IN_LOAD[17] => register_8bit:inst2.IN_LOAD[1]
IN_LOAD[18] => register_8bit:inst2.IN_LOAD[2]
IN_LOAD[19] => register_8bit:inst2.IN_LOAD[3]
IN_LOAD[20] => register_8bit:inst2.IN_LOAD[4]
IN_LOAD[21] => register_8bit:inst2.IN_LOAD[5]
IN_LOAD[22] => register_8bit:inst2.IN_LOAD[6]
IN_LOAD[23] => register_8bit:inst2.IN_LOAD[7]
IN_LOAD[24] => register_8bit:inst3.IN_LOAD[0]
IN_LOAD[25] => register_8bit:inst3.IN_LOAD[1]
IN_LOAD[26] => register_8bit:inst3.IN_LOAD[2]
IN_LOAD[27] => register_8bit:inst3.IN_LOAD[3]
IN_LOAD[28] => register_8bit:inst3.IN_LOAD[4]
IN_LOAD[29] => register_8bit:inst3.IN_LOAD[5]
IN_LOAD[30] => register_8bit:inst3.IN_LOAD[6]
IN_LOAD[31] => register_8bit:inst3.IN_LOAD[7]
OUT_A_ENABLE => inst9[31].OE
OUT_A_ENABLE => inst9[30].OE
OUT_A_ENABLE => inst9[29].OE
OUT_A_ENABLE => inst9[28].OE
OUT_A_ENABLE => inst9[27].OE
OUT_A_ENABLE => inst9[26].OE
OUT_A_ENABLE => inst9[25].OE
OUT_A_ENABLE => inst9[24].OE
OUT_A_ENABLE => inst9[23].OE
OUT_A_ENABLE => inst9[22].OE
OUT_A_ENABLE => inst9[21].OE
OUT_A_ENABLE => inst9[20].OE
OUT_A_ENABLE => inst9[19].OE
OUT_A_ENABLE => inst9[18].OE
OUT_A_ENABLE => inst9[17].OE
OUT_A_ENABLE => inst9[16].OE
OUT_A_ENABLE => inst9[15].OE
OUT_A_ENABLE => inst9[14].OE
OUT_A_ENABLE => inst9[13].OE
OUT_A_ENABLE => inst9[12].OE
OUT_A_ENABLE => inst9[11].OE
OUT_A_ENABLE => inst9[10].OE
OUT_A_ENABLE => inst9[9].OE
OUT_A_ENABLE => inst9[8].OE
OUT_A_ENABLE => inst9[7].OE
OUT_A_ENABLE => inst9[6].OE
OUT_A_ENABLE => inst9[5].OE
OUT_A_ENABLE => inst9[4].OE
OUT_A_ENABLE => inst9[3].OE
OUT_A_ENABLE => inst9[2].OE
OUT_A_ENABLE => inst9[1].OE
OUT_A_ENABLE => inst9[0].OE
OUT_B[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_B_ENABLE => inst10[31].OE
OUT_B_ENABLE => inst10[30].OE
OUT_B_ENABLE => inst10[29].OE
OUT_B_ENABLE => inst10[28].OE
OUT_B_ENABLE => inst10[27].OE
OUT_B_ENABLE => inst10[26].OE
OUT_B_ENABLE => inst10[25].OE
OUT_B_ENABLE => inst10[24].OE
OUT_B_ENABLE => inst10[23].OE
OUT_B_ENABLE => inst10[22].OE
OUT_B_ENABLE => inst10[21].OE
OUT_B_ENABLE => inst10[20].OE
OUT_B_ENABLE => inst10[19].OE
OUT_B_ENABLE => inst10[18].OE
OUT_B_ENABLE => inst10[17].OE
OUT_B_ENABLE => inst10[16].OE
OUT_B_ENABLE => inst10[15].OE
OUT_B_ENABLE => inst10[14].OE
OUT_B_ENABLE => inst10[13].OE
OUT_B_ENABLE => inst10[12].OE
OUT_B_ENABLE => inst10[11].OE
OUT_B_ENABLE => inst10[10].OE
OUT_B_ENABLE => inst10[9].OE
OUT_B_ENABLE => inst10[8].OE
OUT_B_ENABLE => inst10[7].OE
OUT_B_ENABLE => inst10[6].OE
OUT_B_ENABLE => inst10[5].OE
OUT_B_ENABLE => inst10[4].OE
OUT_B_ENABLE => inst10[3].OE
OUT_B_ENABLE => inst10[2].OE
OUT_B_ENABLE => inst10[1].OE
OUT_B_ENABLE => inst10[0].OE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|PC:inst2
OUT_B[0] <= register_32bit:inst1.OUT_A[0]
OUT_B[1] <= register_32bit:inst1.OUT_A[1]
OUT_B[2] <= register_32bit:inst1.OUT_A[2]
OUT_B[3] <= register_32bit:inst1.OUT_A[3]
OUT_B[4] <= register_32bit:inst1.OUT_A[4]
OUT_B[5] <= register_32bit:inst1.OUT_A[5]
OUT_B[6] <= register_32bit:inst1.OUT_A[6]
OUT_B[7] <= register_32bit:inst1.OUT_A[7]
OUT_B[8] <= register_32bit:inst1.OUT_A[8]
OUT_B[9] <= register_32bit:inst1.OUT_A[9]
OUT_B[10] <= register_32bit:inst1.OUT_A[10]
OUT_B[11] <= register_32bit:inst1.OUT_A[11]
OUT_B[12] <= register_32bit:inst1.OUT_A[12]
OUT_B[13] <= register_32bit:inst1.OUT_A[13]
OUT_B[14] <= register_32bit:inst1.OUT_A[14]
OUT_B[15] <= register_32bit:inst1.OUT_A[15]
OUT_B[16] <= register_32bit:inst1.OUT_A[16]
OUT_B[17] <= register_32bit:inst1.OUT_A[17]
OUT_B[18] <= register_32bit:inst1.OUT_A[18]
OUT_B[19] <= register_32bit:inst1.OUT_A[19]
OUT_B[20] <= register_32bit:inst1.OUT_A[20]
OUT_B[21] <= register_32bit:inst1.OUT_A[21]
OUT_B[22] <= register_32bit:inst1.OUT_A[22]
OUT_B[23] <= register_32bit:inst1.OUT_A[23]
OUT_B[24] <= register_32bit:inst1.OUT_A[24]
OUT_B[25] <= register_32bit:inst1.OUT_A[25]
OUT_B[26] <= register_32bit:inst1.OUT_A[26]
OUT_B[27] <= register_32bit:inst1.OUT_A[27]
OUT_B[28] <= register_32bit:inst1.OUT_A[28]
OUT_B[29] <= register_32bit:inst1.OUT_A[29]
OUT_B[30] <= register_32bit:inst1.OUT_A[30]
OUT_B[31] <= register_32bit:inst1.OUT_A[31]
LOAD => register_32bit:inst1.LOAD
CLOCK => register_32bit:inst1.CLOCK
MIR[0] => inst10.IN0
MIR[1] => inst11.IN0
MIR[2] => inst11.IN1
MIR[3] => inst11.IN2
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => register_32bit:inst1.WRITE_ENABLE
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
IN_C[0] => register_32bit:inst1.INPUT_A[0]
IN_C[1] => register_32bit:inst1.INPUT_A[1]
IN_C[2] => register_32bit:inst1.INPUT_A[2]
IN_C[3] => register_32bit:inst1.INPUT_A[3]
IN_C[4] => register_32bit:inst1.INPUT_A[4]
IN_C[5] => register_32bit:inst1.INPUT_A[5]
IN_C[6] => register_32bit:inst1.INPUT_A[6]
IN_C[7] => register_32bit:inst1.INPUT_A[7]
IN_C[8] => register_32bit:inst1.INPUT_A[8]
IN_C[9] => register_32bit:inst1.INPUT_A[9]
IN_C[10] => register_32bit:inst1.INPUT_A[10]
IN_C[11] => register_32bit:inst1.INPUT_A[11]
IN_C[12] => register_32bit:inst1.INPUT_A[12]
IN_C[13] => register_32bit:inst1.INPUT_A[13]
IN_C[14] => register_32bit:inst1.INPUT_A[14]
IN_C[15] => register_32bit:inst1.INPUT_A[15]
IN_C[16] => register_32bit:inst1.INPUT_A[16]
IN_C[17] => register_32bit:inst1.INPUT_A[17]
IN_C[18] => register_32bit:inst1.INPUT_A[18]
IN_C[19] => register_32bit:inst1.INPUT_A[19]
IN_C[20] => register_32bit:inst1.INPUT_A[20]
IN_C[21] => register_32bit:inst1.INPUT_A[21]
IN_C[22] => register_32bit:inst1.INPUT_A[22]
IN_C[23] => register_32bit:inst1.INPUT_A[23]
IN_C[24] => register_32bit:inst1.INPUT_A[24]
IN_C[25] => register_32bit:inst1.INPUT_A[25]
IN_C[26] => register_32bit:inst1.INPUT_A[26]
IN_C[27] => register_32bit:inst1.INPUT_A[27]
IN_C[28] => register_32bit:inst1.INPUT_A[28]
IN_C[29] => register_32bit:inst1.INPUT_A[29]
IN_C[30] => register_32bit:inst1.INPUT_A[30]
IN_C[31] => register_32bit:inst1.INPUT_A[31]
PROGRAM_COUNTER[0] <= register_32bit:inst1.OUT_B[0]
PROGRAM_COUNTER[1] <= register_32bit:inst1.OUT_B[1]
PROGRAM_COUNTER[2] <= register_32bit:inst1.OUT_B[2]
PROGRAM_COUNTER[3] <= register_32bit:inst1.OUT_B[3]
PROGRAM_COUNTER[4] <= register_32bit:inst1.OUT_B[4]
PROGRAM_COUNTER[5] <= register_32bit:inst1.OUT_B[5]
PROGRAM_COUNTER[6] <= register_32bit:inst1.OUT_B[6]
PROGRAM_COUNTER[7] <= register_32bit:inst1.OUT_B[7]
PROGRAM_COUNTER[8] <= register_32bit:inst1.OUT_B[8]
PROGRAM_COUNTER[9] <= register_32bit:inst1.OUT_B[9]
PROGRAM_COUNTER[10] <= register_32bit:inst1.OUT_B[10]
PROGRAM_COUNTER[11] <= register_32bit:inst1.OUT_B[11]
PROGRAM_COUNTER[12] <= register_32bit:inst1.OUT_B[12]
PROGRAM_COUNTER[13] <= register_32bit:inst1.OUT_B[13]
PROGRAM_COUNTER[14] <= register_32bit:inst1.OUT_B[14]
PROGRAM_COUNTER[15] <= register_32bit:inst1.OUT_B[15]
PROGRAM_COUNTER[16] <= register_32bit:inst1.OUT_B[16]
PROGRAM_COUNTER[17] <= register_32bit:inst1.OUT_B[17]
PROGRAM_COUNTER[18] <= register_32bit:inst1.OUT_B[18]
PROGRAM_COUNTER[19] <= register_32bit:inst1.OUT_B[19]
PROGRAM_COUNTER[20] <= register_32bit:inst1.OUT_B[20]
PROGRAM_COUNTER[21] <= register_32bit:inst1.OUT_B[21]
PROGRAM_COUNTER[22] <= register_32bit:inst1.OUT_B[22]
PROGRAM_COUNTER[23] <= register_32bit:inst1.OUT_B[23]
PROGRAM_COUNTER[24] <= register_32bit:inst1.OUT_B[24]
PROGRAM_COUNTER[25] <= register_32bit:inst1.OUT_B[25]
PROGRAM_COUNTER[26] <= register_32bit:inst1.OUT_B[26]
PROGRAM_COUNTER[27] <= register_32bit:inst1.OUT_B[27]
PROGRAM_COUNTER[28] <= register_32bit:inst1.OUT_B[28]
PROGRAM_COUNTER[29] <= register_32bit:inst1.OUT_B[29]
PROGRAM_COUNTER[30] <= register_32bit:inst1.OUT_B[30]
PROGRAM_COUNTER[31] <= register_32bit:inst1.OUT_B[31]


|CPU|DATA_PATH:inst|BANK_REGS:inst17|PC:inst2|register_32bit:inst1
OUT_A[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[8] <= inst9[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[9] <= inst9[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[10] <= inst9[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[11] <= inst9[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[12] <= inst9[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[13] <= inst9[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[14] <= inst9[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[15] <= inst9[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[16] <= inst9[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[17] <= inst9[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[18] <= inst9[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[19] <= inst9[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[20] <= inst9[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[21] <= inst9[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[22] <= inst9[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[23] <= inst9[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[24] <= inst9[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[25] <= inst9[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[26] <= inst9[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[27] <= inst9[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[28] <= inst9[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[29] <= inst9[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[30] <= inst9[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[31] <= inst9[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => register_8bit:inst.LOAD
LOAD => register_8bit:inst1.LOAD
LOAD => register_8bit:inst2.LOAD
LOAD => register_8bit:inst3.LOAD
CLOCK => inst8.IN0
WRITE_ENABLE => inst8.IN1
INPUT_B[0] => inst5[0].IN0
INPUT_B[1] => inst5[1].IN0
INPUT_B[2] => inst5[2].IN0
INPUT_B[3] => inst5[3].IN0
INPUT_B[4] => inst5[4].IN0
INPUT_B[5] => inst5[5].IN0
INPUT_B[6] => inst5[6].IN0
INPUT_B[7] => inst5[7].IN0
INPUT_B[8] => inst5[8].IN0
INPUT_B[9] => inst5[9].IN0
INPUT_B[10] => inst5[10].IN0
INPUT_B[11] => inst5[11].IN0
INPUT_B[12] => inst5[12].IN0
INPUT_B[13] => inst5[13].IN0
INPUT_B[14] => inst5[14].IN0
INPUT_B[15] => inst5[15].IN0
INPUT_B[16] => inst5[16].IN0
INPUT_B[17] => inst5[17].IN0
INPUT_B[18] => inst5[18].IN0
INPUT_B[19] => inst5[19].IN0
INPUT_B[20] => inst5[20].IN0
INPUT_B[21] => inst5[21].IN0
INPUT_B[22] => inst5[22].IN0
INPUT_B[23] => inst5[23].IN0
INPUT_B[24] => inst5[24].IN0
INPUT_B[25] => inst5[25].IN0
INPUT_B[26] => inst5[26].IN0
INPUT_B[27] => inst5[27].IN0
INPUT_B[28] => inst5[28].IN0
INPUT_B[29] => inst5[29].IN0
INPUT_B[30] => inst5[30].IN0
INPUT_B[31] => inst5[31].IN0
INPUT_SELECT => inst6.IN0
INPUT_SELECT => inst4[31].IN1
INPUT_SELECT => inst4[30].IN1
INPUT_SELECT => inst4[29].IN1
INPUT_SELECT => inst4[28].IN1
INPUT_SELECT => inst4[27].IN1
INPUT_SELECT => inst4[26].IN1
INPUT_SELECT => inst4[25].IN1
INPUT_SELECT => inst4[24].IN1
INPUT_SELECT => inst4[23].IN1
INPUT_SELECT => inst4[22].IN1
INPUT_SELECT => inst4[21].IN1
INPUT_SELECT => inst4[20].IN1
INPUT_SELECT => inst4[19].IN1
INPUT_SELECT => inst4[18].IN1
INPUT_SELECT => inst4[17].IN1
INPUT_SELECT => inst4[16].IN1
INPUT_SELECT => inst4[15].IN1
INPUT_SELECT => inst4[14].IN1
INPUT_SELECT => inst4[13].IN1
INPUT_SELECT => inst4[12].IN1
INPUT_SELECT => inst4[11].IN1
INPUT_SELECT => inst4[10].IN1
INPUT_SELECT => inst4[9].IN1
INPUT_SELECT => inst4[8].IN1
INPUT_SELECT => inst4[7].IN1
INPUT_SELECT => inst4[6].IN1
INPUT_SELECT => inst4[5].IN1
INPUT_SELECT => inst4[4].IN1
INPUT_SELECT => inst4[3].IN1
INPUT_SELECT => inst4[2].IN1
INPUT_SELECT => inst4[1].IN1
INPUT_SELECT => inst4[0].IN1
INPUT_A[0] => inst4[0].IN0
INPUT_A[1] => inst4[1].IN0
INPUT_A[2] => inst4[2].IN0
INPUT_A[3] => inst4[3].IN0
INPUT_A[4] => inst4[4].IN0
INPUT_A[5] => inst4[5].IN0
INPUT_A[6] => inst4[6].IN0
INPUT_A[7] => inst4[7].IN0
INPUT_A[8] => inst4[8].IN0
INPUT_A[9] => inst4[9].IN0
INPUT_A[10] => inst4[10].IN0
INPUT_A[11] => inst4[11].IN0
INPUT_A[12] => inst4[12].IN0
INPUT_A[13] => inst4[13].IN0
INPUT_A[14] => inst4[14].IN0
INPUT_A[15] => inst4[15].IN0
INPUT_A[16] => inst4[16].IN0
INPUT_A[17] => inst4[17].IN0
INPUT_A[18] => inst4[18].IN0
INPUT_A[19] => inst4[19].IN0
INPUT_A[20] => inst4[20].IN0
INPUT_A[21] => inst4[21].IN0
INPUT_A[22] => inst4[22].IN0
INPUT_A[23] => inst4[23].IN0
INPUT_A[24] => inst4[24].IN0
INPUT_A[25] => inst4[25].IN0
INPUT_A[26] => inst4[26].IN0
INPUT_A[27] => inst4[27].IN0
INPUT_A[28] => inst4[28].IN0
INPUT_A[29] => inst4[29].IN0
INPUT_A[30] => inst4[30].IN0
INPUT_A[31] => inst4[31].IN0
IN_LOAD[0] => register_8bit:inst.IN_LOAD[0]
IN_LOAD[1] => register_8bit:inst.IN_LOAD[1]
IN_LOAD[2] => register_8bit:inst.IN_LOAD[2]
IN_LOAD[3] => register_8bit:inst.IN_LOAD[3]
IN_LOAD[4] => register_8bit:inst.IN_LOAD[4]
IN_LOAD[5] => register_8bit:inst.IN_LOAD[5]
IN_LOAD[6] => register_8bit:inst.IN_LOAD[6]
IN_LOAD[7] => register_8bit:inst.IN_LOAD[7]
IN_LOAD[8] => register_8bit:inst1.IN_LOAD[0]
IN_LOAD[9] => register_8bit:inst1.IN_LOAD[1]
IN_LOAD[10] => register_8bit:inst1.IN_LOAD[2]
IN_LOAD[11] => register_8bit:inst1.IN_LOAD[3]
IN_LOAD[12] => register_8bit:inst1.IN_LOAD[4]
IN_LOAD[13] => register_8bit:inst1.IN_LOAD[5]
IN_LOAD[14] => register_8bit:inst1.IN_LOAD[6]
IN_LOAD[15] => register_8bit:inst1.IN_LOAD[7]
IN_LOAD[16] => register_8bit:inst2.IN_LOAD[0]
IN_LOAD[17] => register_8bit:inst2.IN_LOAD[1]
IN_LOAD[18] => register_8bit:inst2.IN_LOAD[2]
IN_LOAD[19] => register_8bit:inst2.IN_LOAD[3]
IN_LOAD[20] => register_8bit:inst2.IN_LOAD[4]
IN_LOAD[21] => register_8bit:inst2.IN_LOAD[5]
IN_LOAD[22] => register_8bit:inst2.IN_LOAD[6]
IN_LOAD[23] => register_8bit:inst2.IN_LOAD[7]
IN_LOAD[24] => register_8bit:inst3.IN_LOAD[0]
IN_LOAD[25] => register_8bit:inst3.IN_LOAD[1]
IN_LOAD[26] => register_8bit:inst3.IN_LOAD[2]
IN_LOAD[27] => register_8bit:inst3.IN_LOAD[3]
IN_LOAD[28] => register_8bit:inst3.IN_LOAD[4]
IN_LOAD[29] => register_8bit:inst3.IN_LOAD[5]
IN_LOAD[30] => register_8bit:inst3.IN_LOAD[6]
IN_LOAD[31] => register_8bit:inst3.IN_LOAD[7]
OUT_A_ENABLE => inst9[31].OE
OUT_A_ENABLE => inst9[30].OE
OUT_A_ENABLE => inst9[29].OE
OUT_A_ENABLE => inst9[28].OE
OUT_A_ENABLE => inst9[27].OE
OUT_A_ENABLE => inst9[26].OE
OUT_A_ENABLE => inst9[25].OE
OUT_A_ENABLE => inst9[24].OE
OUT_A_ENABLE => inst9[23].OE
OUT_A_ENABLE => inst9[22].OE
OUT_A_ENABLE => inst9[21].OE
OUT_A_ENABLE => inst9[20].OE
OUT_A_ENABLE => inst9[19].OE
OUT_A_ENABLE => inst9[18].OE
OUT_A_ENABLE => inst9[17].OE
OUT_A_ENABLE => inst9[16].OE
OUT_A_ENABLE => inst9[15].OE
OUT_A_ENABLE => inst9[14].OE
OUT_A_ENABLE => inst9[13].OE
OUT_A_ENABLE => inst9[12].OE
OUT_A_ENABLE => inst9[11].OE
OUT_A_ENABLE => inst9[10].OE
OUT_A_ENABLE => inst9[9].OE
OUT_A_ENABLE => inst9[8].OE
OUT_A_ENABLE => inst9[7].OE
OUT_A_ENABLE => inst9[6].OE
OUT_A_ENABLE => inst9[5].OE
OUT_A_ENABLE => inst9[4].OE
OUT_A_ENABLE => inst9[3].OE
OUT_A_ENABLE => inst9[2].OE
OUT_A_ENABLE => inst9[1].OE
OUT_A_ENABLE => inst9[0].OE
OUT_B[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_B_ENABLE => inst10[31].OE
OUT_B_ENABLE => inst10[30].OE
OUT_B_ENABLE => inst10[29].OE
OUT_B_ENABLE => inst10[28].OE
OUT_B_ENABLE => inst10[27].OE
OUT_B_ENABLE => inst10[26].OE
OUT_B_ENABLE => inst10[25].OE
OUT_B_ENABLE => inst10[24].OE
OUT_B_ENABLE => inst10[23].OE
OUT_B_ENABLE => inst10[22].OE
OUT_B_ENABLE => inst10[21].OE
OUT_B_ENABLE => inst10[20].OE
OUT_B_ENABLE => inst10[19].OE
OUT_B_ENABLE => inst10[18].OE
OUT_B_ENABLE => inst10[17].OE
OUT_B_ENABLE => inst10[16].OE
OUT_B_ENABLE => inst10[15].OE
OUT_B_ENABLE => inst10[14].OE
OUT_B_ENABLE => inst10[13].OE
OUT_B_ENABLE => inst10[12].OE
OUT_B_ENABLE => inst10[11].OE
OUT_B_ENABLE => inst10[10].OE
OUT_B_ENABLE => inst10[9].OE
OUT_B_ENABLE => inst10[8].OE
OUT_B_ENABLE => inst10[7].OE
OUT_B_ENABLE => inst10[6].OE
OUT_B_ENABLE => inst10[5].OE
OUT_B_ENABLE => inst10[4].OE
OUT_B_ENABLE => inst10[3].OE
OUT_B_ENABLE => inst10[2].OE
OUT_B_ENABLE => inst10[1].OE
OUT_B_ENABLE => inst10[0].OE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|PC:inst2|register_32bit:inst1|register_8bit:inst
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|PC:inst2|register_32bit:inst1|register_8bit:inst1
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|PC:inst2|register_32bit:inst1|register_8bit:inst2
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|PC:inst2|register_32bit:inst1|register_8bit:inst3
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3
OUT_B[0] <= OUT_B~31.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= OUT_B~30.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= OUT_B~29.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= OUT_B~28.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= OUT_B~27.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= OUT_B~26.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= OUT_B~25.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= OUT_B~24.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= OUT_B~23.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= OUT_B~22.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= OUT_B~21.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= OUT_B~20.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= OUT_B~19.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= OUT_B~18.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= OUT_B~17.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= OUT_B~16.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= OUT_B~15.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= OUT_B~14.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= OUT_B~13.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= OUT_B~12.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= OUT_B~11.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= OUT_B~10.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= OUT_B~9.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= OUT_B~8.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= OUT_B~7.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= OUT_B~6.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= OUT_B~5.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= OUT_B~4.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= OUT_B~3.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= OUT_B~2.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= OUT_B~1.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= OUT_B~0.DB_MAX_OUTPUT_PORT_TYPE
LOAD => register_32bit:inst.LOAD
LOAD => register_32bit:inst1.LOAD
CLOCK => register_32bit:inst.CLOCK
CLOCK => inst14.IN0
CLOCK => register_32bit:inst1.CLOCK
MIR[0] => inst9.IN0
MIR[0] => inst11.IN0
MIR[1] => inst9.IN1
MIR[1] => inst10.IN0
MIR[2] => inst12.IN1
MIR[2] => inst11.IN1
MIR[3] => inst12.IN0
MIR[3] => inst11.IN2
MIR[4] => inst13.DATAIN
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
PROGRAM_BYTE[0] => mbr_extensor:inst2.MBR_MEM[0]
PROGRAM_BYTE[1] => mbr_extensor:inst2.MBR_MEM[1]
PROGRAM_BYTE[2] => mbr_extensor:inst2.MBR_MEM[2]
PROGRAM_BYTE[3] => mbr_extensor:inst2.MBR_MEM[3]
PROGRAM_BYTE[4] => mbr_extensor:inst2.MBR_MEM[4]
PROGRAM_BYTE[5] => mbr_extensor:inst2.MBR_MEM[5]
PROGRAM_BYTE[6] => mbr_extensor:inst2.MBR_MEM[6]
PROGRAM_BYTE[7] => mbr_extensor:inst2.MBR_MEM[7]
OUT_MBR[0] <= OUT_MBR_BYTE[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[1] <= OUT_MBR_BYTE[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[2] <= OUT_MBR_BYTE[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[3] <= OUT_MBR_BYTE[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[4] <= OUT_MBR_BYTE[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[5] <= OUT_MBR_BYTE[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[6] <= OUT_MBR_BYTE[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[7] <= OUT_MBR_BYTE[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst
OUT_A[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[8] <= inst9[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[9] <= inst9[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[10] <= inst9[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[11] <= inst9[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[12] <= inst9[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[13] <= inst9[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[14] <= inst9[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[15] <= inst9[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[16] <= inst9[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[17] <= inst9[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[18] <= inst9[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[19] <= inst9[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[20] <= inst9[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[21] <= inst9[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[22] <= inst9[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[23] <= inst9[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[24] <= inst9[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[25] <= inst9[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[26] <= inst9[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[27] <= inst9[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[28] <= inst9[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[29] <= inst9[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[30] <= inst9[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[31] <= inst9[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => register_8bit:inst.LOAD
LOAD => register_8bit:inst1.LOAD
LOAD => register_8bit:inst2.LOAD
LOAD => register_8bit:inst3.LOAD
CLOCK => inst8.IN0
WRITE_ENABLE => inst8.IN1
INPUT_B[0] => inst5[0].IN0
INPUT_B[1] => inst5[1].IN0
INPUT_B[2] => inst5[2].IN0
INPUT_B[3] => inst5[3].IN0
INPUT_B[4] => inst5[4].IN0
INPUT_B[5] => inst5[5].IN0
INPUT_B[6] => inst5[6].IN0
INPUT_B[7] => inst5[7].IN0
INPUT_B[8] => inst5[8].IN0
INPUT_B[9] => inst5[9].IN0
INPUT_B[10] => inst5[10].IN0
INPUT_B[11] => inst5[11].IN0
INPUT_B[12] => inst5[12].IN0
INPUT_B[13] => inst5[13].IN0
INPUT_B[14] => inst5[14].IN0
INPUT_B[15] => inst5[15].IN0
INPUT_B[16] => inst5[16].IN0
INPUT_B[17] => inst5[17].IN0
INPUT_B[18] => inst5[18].IN0
INPUT_B[19] => inst5[19].IN0
INPUT_B[20] => inst5[20].IN0
INPUT_B[21] => inst5[21].IN0
INPUT_B[22] => inst5[22].IN0
INPUT_B[23] => inst5[23].IN0
INPUT_B[24] => inst5[24].IN0
INPUT_B[25] => inst5[25].IN0
INPUT_B[26] => inst5[26].IN0
INPUT_B[27] => inst5[27].IN0
INPUT_B[28] => inst5[28].IN0
INPUT_B[29] => inst5[29].IN0
INPUT_B[30] => inst5[30].IN0
INPUT_B[31] => inst5[31].IN0
INPUT_SELECT => inst6.IN0
INPUT_SELECT => inst4[31].IN1
INPUT_SELECT => inst4[30].IN1
INPUT_SELECT => inst4[29].IN1
INPUT_SELECT => inst4[28].IN1
INPUT_SELECT => inst4[27].IN1
INPUT_SELECT => inst4[26].IN1
INPUT_SELECT => inst4[25].IN1
INPUT_SELECT => inst4[24].IN1
INPUT_SELECT => inst4[23].IN1
INPUT_SELECT => inst4[22].IN1
INPUT_SELECT => inst4[21].IN1
INPUT_SELECT => inst4[20].IN1
INPUT_SELECT => inst4[19].IN1
INPUT_SELECT => inst4[18].IN1
INPUT_SELECT => inst4[17].IN1
INPUT_SELECT => inst4[16].IN1
INPUT_SELECT => inst4[15].IN1
INPUT_SELECT => inst4[14].IN1
INPUT_SELECT => inst4[13].IN1
INPUT_SELECT => inst4[12].IN1
INPUT_SELECT => inst4[11].IN1
INPUT_SELECT => inst4[10].IN1
INPUT_SELECT => inst4[9].IN1
INPUT_SELECT => inst4[8].IN1
INPUT_SELECT => inst4[7].IN1
INPUT_SELECT => inst4[6].IN1
INPUT_SELECT => inst4[5].IN1
INPUT_SELECT => inst4[4].IN1
INPUT_SELECT => inst4[3].IN1
INPUT_SELECT => inst4[2].IN1
INPUT_SELECT => inst4[1].IN1
INPUT_SELECT => inst4[0].IN1
INPUT_A[0] => inst4[0].IN0
INPUT_A[1] => inst4[1].IN0
INPUT_A[2] => inst4[2].IN0
INPUT_A[3] => inst4[3].IN0
INPUT_A[4] => inst4[4].IN0
INPUT_A[5] => inst4[5].IN0
INPUT_A[6] => inst4[6].IN0
INPUT_A[7] => inst4[7].IN0
INPUT_A[8] => inst4[8].IN0
INPUT_A[9] => inst4[9].IN0
INPUT_A[10] => inst4[10].IN0
INPUT_A[11] => inst4[11].IN0
INPUT_A[12] => inst4[12].IN0
INPUT_A[13] => inst4[13].IN0
INPUT_A[14] => inst4[14].IN0
INPUT_A[15] => inst4[15].IN0
INPUT_A[16] => inst4[16].IN0
INPUT_A[17] => inst4[17].IN0
INPUT_A[18] => inst4[18].IN0
INPUT_A[19] => inst4[19].IN0
INPUT_A[20] => inst4[20].IN0
INPUT_A[21] => inst4[21].IN0
INPUT_A[22] => inst4[22].IN0
INPUT_A[23] => inst4[23].IN0
INPUT_A[24] => inst4[24].IN0
INPUT_A[25] => inst4[25].IN0
INPUT_A[26] => inst4[26].IN0
INPUT_A[27] => inst4[27].IN0
INPUT_A[28] => inst4[28].IN0
INPUT_A[29] => inst4[29].IN0
INPUT_A[30] => inst4[30].IN0
INPUT_A[31] => inst4[31].IN0
IN_LOAD[0] => register_8bit:inst.IN_LOAD[0]
IN_LOAD[1] => register_8bit:inst.IN_LOAD[1]
IN_LOAD[2] => register_8bit:inst.IN_LOAD[2]
IN_LOAD[3] => register_8bit:inst.IN_LOAD[3]
IN_LOAD[4] => register_8bit:inst.IN_LOAD[4]
IN_LOAD[5] => register_8bit:inst.IN_LOAD[5]
IN_LOAD[6] => register_8bit:inst.IN_LOAD[6]
IN_LOAD[7] => register_8bit:inst.IN_LOAD[7]
IN_LOAD[8] => register_8bit:inst1.IN_LOAD[0]
IN_LOAD[9] => register_8bit:inst1.IN_LOAD[1]
IN_LOAD[10] => register_8bit:inst1.IN_LOAD[2]
IN_LOAD[11] => register_8bit:inst1.IN_LOAD[3]
IN_LOAD[12] => register_8bit:inst1.IN_LOAD[4]
IN_LOAD[13] => register_8bit:inst1.IN_LOAD[5]
IN_LOAD[14] => register_8bit:inst1.IN_LOAD[6]
IN_LOAD[15] => register_8bit:inst1.IN_LOAD[7]
IN_LOAD[16] => register_8bit:inst2.IN_LOAD[0]
IN_LOAD[17] => register_8bit:inst2.IN_LOAD[1]
IN_LOAD[18] => register_8bit:inst2.IN_LOAD[2]
IN_LOAD[19] => register_8bit:inst2.IN_LOAD[3]
IN_LOAD[20] => register_8bit:inst2.IN_LOAD[4]
IN_LOAD[21] => register_8bit:inst2.IN_LOAD[5]
IN_LOAD[22] => register_8bit:inst2.IN_LOAD[6]
IN_LOAD[23] => register_8bit:inst2.IN_LOAD[7]
IN_LOAD[24] => register_8bit:inst3.IN_LOAD[0]
IN_LOAD[25] => register_8bit:inst3.IN_LOAD[1]
IN_LOAD[26] => register_8bit:inst3.IN_LOAD[2]
IN_LOAD[27] => register_8bit:inst3.IN_LOAD[3]
IN_LOAD[28] => register_8bit:inst3.IN_LOAD[4]
IN_LOAD[29] => register_8bit:inst3.IN_LOAD[5]
IN_LOAD[30] => register_8bit:inst3.IN_LOAD[6]
IN_LOAD[31] => register_8bit:inst3.IN_LOAD[7]
OUT_A_ENABLE => inst9[31].OE
OUT_A_ENABLE => inst9[30].OE
OUT_A_ENABLE => inst9[29].OE
OUT_A_ENABLE => inst9[28].OE
OUT_A_ENABLE => inst9[27].OE
OUT_A_ENABLE => inst9[26].OE
OUT_A_ENABLE => inst9[25].OE
OUT_A_ENABLE => inst9[24].OE
OUT_A_ENABLE => inst9[23].OE
OUT_A_ENABLE => inst9[22].OE
OUT_A_ENABLE => inst9[21].OE
OUT_A_ENABLE => inst9[20].OE
OUT_A_ENABLE => inst9[19].OE
OUT_A_ENABLE => inst9[18].OE
OUT_A_ENABLE => inst9[17].OE
OUT_A_ENABLE => inst9[16].OE
OUT_A_ENABLE => inst9[15].OE
OUT_A_ENABLE => inst9[14].OE
OUT_A_ENABLE => inst9[13].OE
OUT_A_ENABLE => inst9[12].OE
OUT_A_ENABLE => inst9[11].OE
OUT_A_ENABLE => inst9[10].OE
OUT_A_ENABLE => inst9[9].OE
OUT_A_ENABLE => inst9[8].OE
OUT_A_ENABLE => inst9[7].OE
OUT_A_ENABLE => inst9[6].OE
OUT_A_ENABLE => inst9[5].OE
OUT_A_ENABLE => inst9[4].OE
OUT_A_ENABLE => inst9[3].OE
OUT_A_ENABLE => inst9[2].OE
OUT_A_ENABLE => inst9[1].OE
OUT_A_ENABLE => inst9[0].OE
OUT_B[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_B_ENABLE => inst10[31].OE
OUT_B_ENABLE => inst10[30].OE
OUT_B_ENABLE => inst10[29].OE
OUT_B_ENABLE => inst10[28].OE
OUT_B_ENABLE => inst10[27].OE
OUT_B_ENABLE => inst10[26].OE
OUT_B_ENABLE => inst10[25].OE
OUT_B_ENABLE => inst10[24].OE
OUT_B_ENABLE => inst10[23].OE
OUT_B_ENABLE => inst10[22].OE
OUT_B_ENABLE => inst10[21].OE
OUT_B_ENABLE => inst10[20].OE
OUT_B_ENABLE => inst10[19].OE
OUT_B_ENABLE => inst10[18].OE
OUT_B_ENABLE => inst10[17].OE
OUT_B_ENABLE => inst10[16].OE
OUT_B_ENABLE => inst10[15].OE
OUT_B_ENABLE => inst10[14].OE
OUT_B_ENABLE => inst10[13].OE
OUT_B_ENABLE => inst10[12].OE
OUT_B_ENABLE => inst10[11].OE
OUT_B_ENABLE => inst10[10].OE
OUT_B_ENABLE => inst10[9].OE
OUT_B_ENABLE => inst10[8].OE
OUT_B_ENABLE => inst10[7].OE
OUT_B_ENABLE => inst10[6].OE
OUT_B_ENABLE => inst10[5].OE
OUT_B_ENABLE => inst10[4].OE
OUT_B_ENABLE => inst10[3].OE
OUT_B_ENABLE => inst10[2].OE
OUT_B_ENABLE => inst10[1].OE
OUT_B_ENABLE => inst10[0].OE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst|register_8bit:inst
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst|register_8bit:inst1
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst|register_8bit:inst2
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst|register_8bit:inst3
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|mbr_extensor:inst2
MBR_OUT[0] <= MBR_MEM[0].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[1] <= MBR_MEM[1].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[2] <= MBR_MEM[2].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[3] <= MBR_MEM[3].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[4] <= MBR_MEM[4].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[5] <= MBR_MEM[5].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[6] <= MBR_MEM[6].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[7] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[8] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[9] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[10] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[11] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[12] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[13] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[14] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[15] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[16] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[17] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[18] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[19] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[20] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[21] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[22] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[23] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[24] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[25] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[26] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[27] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[28] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[29] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[30] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[31] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_MEM[0] => MBR_OUT[0].DATAIN
MBR_MEM[0] => MBRU_OUT[0].DATAIN
MBR_MEM[1] => MBR_OUT[1].DATAIN
MBR_MEM[1] => MBRU_OUT[1].DATAIN
MBR_MEM[2] => MBR_OUT[2].DATAIN
MBR_MEM[2] => MBRU_OUT[2].DATAIN
MBR_MEM[3] => MBR_OUT[3].DATAIN
MBR_MEM[3] => MBRU_OUT[3].DATAIN
MBR_MEM[4] => MBR_OUT[4].DATAIN
MBR_MEM[4] => MBRU_OUT[4].DATAIN
MBR_MEM[5] => MBR_OUT[5].DATAIN
MBR_MEM[5] => MBRU_OUT[5].DATAIN
MBR_MEM[6] => MBR_OUT[6].DATAIN
MBR_MEM[6] => MBRU_OUT[6].DATAIN
MBR_MEM[7] => MBR_OUT[7].DATAIN
MBR_MEM[7] => MBR_OUT[31].DATAIN
MBR_MEM[7] => MBR_OUT[30].DATAIN
MBR_MEM[7] => MBR_OUT[29].DATAIN
MBR_MEM[7] => MBR_OUT[28].DATAIN
MBR_MEM[7] => MBR_OUT[27].DATAIN
MBR_MEM[7] => MBR_OUT[26].DATAIN
MBR_MEM[7] => MBR_OUT[25].DATAIN
MBR_MEM[7] => MBR_OUT[24].DATAIN
MBR_MEM[7] => MBR_OUT[23].DATAIN
MBR_MEM[7] => MBR_OUT[22].DATAIN
MBR_MEM[7] => MBR_OUT[21].DATAIN
MBR_MEM[7] => MBR_OUT[20].DATAIN
MBR_MEM[7] => MBR_OUT[19].DATAIN
MBR_MEM[7] => MBR_OUT[18].DATAIN
MBR_MEM[7] => MBR_OUT[17].DATAIN
MBR_MEM[7] => MBR_OUT[16].DATAIN
MBR_MEM[7] => MBR_OUT[15].DATAIN
MBR_MEM[7] => MBR_OUT[14].DATAIN
MBR_MEM[7] => MBR_OUT[13].DATAIN
MBR_MEM[7] => MBR_OUT[12].DATAIN
MBR_MEM[7] => MBR_OUT[11].DATAIN
MBR_MEM[7] => MBR_OUT[10].DATAIN
MBR_MEM[7] => MBR_OUT[9].DATAIN
MBR_MEM[7] => MBR_OUT[8].DATAIN
MBR_MEM[7] => MBRU_OUT[7].DATAIN
MBRU_OUT[0] <= MBR_MEM[0].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[1] <= MBR_MEM[1].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[2] <= MBR_MEM[2].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[3] <= MBR_MEM[3].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[4] <= MBR_MEM[4].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[5] <= MBR_MEM[5].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[6] <= MBR_MEM[6].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[7] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[8] <= <GND>
MBRU_OUT[9] <= <GND>
MBRU_OUT[10] <= <GND>
MBRU_OUT[11] <= <GND>
MBRU_OUT[12] <= <GND>
MBRU_OUT[13] <= <GND>
MBRU_OUT[14] <= <GND>
MBRU_OUT[15] <= <GND>
MBRU_OUT[16] <= <GND>
MBRU_OUT[17] <= <GND>
MBRU_OUT[18] <= <GND>
MBRU_OUT[19] <= <GND>
MBRU_OUT[20] <= <GND>
MBRU_OUT[21] <= <GND>
MBRU_OUT[22] <= <GND>
MBRU_OUT[23] <= <GND>
MBRU_OUT[24] <= <GND>
MBRU_OUT[25] <= <GND>
MBRU_OUT[26] <= <GND>
MBRU_OUT[27] <= <GND>
MBRU_OUT[28] <= <GND>
MBRU_OUT[29] <= <GND>
MBRU_OUT[30] <= <GND>
MBRU_OUT[31] <= <GND>


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1
OUT_A[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[8] <= inst9[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[9] <= inst9[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[10] <= inst9[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[11] <= inst9[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[12] <= inst9[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[13] <= inst9[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[14] <= inst9[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[15] <= inst9[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[16] <= inst9[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[17] <= inst9[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[18] <= inst9[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[19] <= inst9[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[20] <= inst9[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[21] <= inst9[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[22] <= inst9[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[23] <= inst9[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[24] <= inst9[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[25] <= inst9[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[26] <= inst9[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[27] <= inst9[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[28] <= inst9[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[29] <= inst9[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[30] <= inst9[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[31] <= inst9[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => register_8bit:inst.LOAD
LOAD => register_8bit:inst1.LOAD
LOAD => register_8bit:inst2.LOAD
LOAD => register_8bit:inst3.LOAD
CLOCK => inst8.IN0
WRITE_ENABLE => inst8.IN1
INPUT_B[0] => inst5[0].IN0
INPUT_B[1] => inst5[1].IN0
INPUT_B[2] => inst5[2].IN0
INPUT_B[3] => inst5[3].IN0
INPUT_B[4] => inst5[4].IN0
INPUT_B[5] => inst5[5].IN0
INPUT_B[6] => inst5[6].IN0
INPUT_B[7] => inst5[7].IN0
INPUT_B[8] => inst5[8].IN0
INPUT_B[9] => inst5[9].IN0
INPUT_B[10] => inst5[10].IN0
INPUT_B[11] => inst5[11].IN0
INPUT_B[12] => inst5[12].IN0
INPUT_B[13] => inst5[13].IN0
INPUT_B[14] => inst5[14].IN0
INPUT_B[15] => inst5[15].IN0
INPUT_B[16] => inst5[16].IN0
INPUT_B[17] => inst5[17].IN0
INPUT_B[18] => inst5[18].IN0
INPUT_B[19] => inst5[19].IN0
INPUT_B[20] => inst5[20].IN0
INPUT_B[21] => inst5[21].IN0
INPUT_B[22] => inst5[22].IN0
INPUT_B[23] => inst5[23].IN0
INPUT_B[24] => inst5[24].IN0
INPUT_B[25] => inst5[25].IN0
INPUT_B[26] => inst5[26].IN0
INPUT_B[27] => inst5[27].IN0
INPUT_B[28] => inst5[28].IN0
INPUT_B[29] => inst5[29].IN0
INPUT_B[30] => inst5[30].IN0
INPUT_B[31] => inst5[31].IN0
INPUT_SELECT => inst6.IN0
INPUT_SELECT => inst4[31].IN1
INPUT_SELECT => inst4[30].IN1
INPUT_SELECT => inst4[29].IN1
INPUT_SELECT => inst4[28].IN1
INPUT_SELECT => inst4[27].IN1
INPUT_SELECT => inst4[26].IN1
INPUT_SELECT => inst4[25].IN1
INPUT_SELECT => inst4[24].IN1
INPUT_SELECT => inst4[23].IN1
INPUT_SELECT => inst4[22].IN1
INPUT_SELECT => inst4[21].IN1
INPUT_SELECT => inst4[20].IN1
INPUT_SELECT => inst4[19].IN1
INPUT_SELECT => inst4[18].IN1
INPUT_SELECT => inst4[17].IN1
INPUT_SELECT => inst4[16].IN1
INPUT_SELECT => inst4[15].IN1
INPUT_SELECT => inst4[14].IN1
INPUT_SELECT => inst4[13].IN1
INPUT_SELECT => inst4[12].IN1
INPUT_SELECT => inst4[11].IN1
INPUT_SELECT => inst4[10].IN1
INPUT_SELECT => inst4[9].IN1
INPUT_SELECT => inst4[8].IN1
INPUT_SELECT => inst4[7].IN1
INPUT_SELECT => inst4[6].IN1
INPUT_SELECT => inst4[5].IN1
INPUT_SELECT => inst4[4].IN1
INPUT_SELECT => inst4[3].IN1
INPUT_SELECT => inst4[2].IN1
INPUT_SELECT => inst4[1].IN1
INPUT_SELECT => inst4[0].IN1
INPUT_A[0] => inst4[0].IN0
INPUT_A[1] => inst4[1].IN0
INPUT_A[2] => inst4[2].IN0
INPUT_A[3] => inst4[3].IN0
INPUT_A[4] => inst4[4].IN0
INPUT_A[5] => inst4[5].IN0
INPUT_A[6] => inst4[6].IN0
INPUT_A[7] => inst4[7].IN0
INPUT_A[8] => inst4[8].IN0
INPUT_A[9] => inst4[9].IN0
INPUT_A[10] => inst4[10].IN0
INPUT_A[11] => inst4[11].IN0
INPUT_A[12] => inst4[12].IN0
INPUT_A[13] => inst4[13].IN0
INPUT_A[14] => inst4[14].IN0
INPUT_A[15] => inst4[15].IN0
INPUT_A[16] => inst4[16].IN0
INPUT_A[17] => inst4[17].IN0
INPUT_A[18] => inst4[18].IN0
INPUT_A[19] => inst4[19].IN0
INPUT_A[20] => inst4[20].IN0
INPUT_A[21] => inst4[21].IN0
INPUT_A[22] => inst4[22].IN0
INPUT_A[23] => inst4[23].IN0
INPUT_A[24] => inst4[24].IN0
INPUT_A[25] => inst4[25].IN0
INPUT_A[26] => inst4[26].IN0
INPUT_A[27] => inst4[27].IN0
INPUT_A[28] => inst4[28].IN0
INPUT_A[29] => inst4[29].IN0
INPUT_A[30] => inst4[30].IN0
INPUT_A[31] => inst4[31].IN0
IN_LOAD[0] => register_8bit:inst.IN_LOAD[0]
IN_LOAD[1] => register_8bit:inst.IN_LOAD[1]
IN_LOAD[2] => register_8bit:inst.IN_LOAD[2]
IN_LOAD[3] => register_8bit:inst.IN_LOAD[3]
IN_LOAD[4] => register_8bit:inst.IN_LOAD[4]
IN_LOAD[5] => register_8bit:inst.IN_LOAD[5]
IN_LOAD[6] => register_8bit:inst.IN_LOAD[6]
IN_LOAD[7] => register_8bit:inst.IN_LOAD[7]
IN_LOAD[8] => register_8bit:inst1.IN_LOAD[0]
IN_LOAD[9] => register_8bit:inst1.IN_LOAD[1]
IN_LOAD[10] => register_8bit:inst1.IN_LOAD[2]
IN_LOAD[11] => register_8bit:inst1.IN_LOAD[3]
IN_LOAD[12] => register_8bit:inst1.IN_LOAD[4]
IN_LOAD[13] => register_8bit:inst1.IN_LOAD[5]
IN_LOAD[14] => register_8bit:inst1.IN_LOAD[6]
IN_LOAD[15] => register_8bit:inst1.IN_LOAD[7]
IN_LOAD[16] => register_8bit:inst2.IN_LOAD[0]
IN_LOAD[17] => register_8bit:inst2.IN_LOAD[1]
IN_LOAD[18] => register_8bit:inst2.IN_LOAD[2]
IN_LOAD[19] => register_8bit:inst2.IN_LOAD[3]
IN_LOAD[20] => register_8bit:inst2.IN_LOAD[4]
IN_LOAD[21] => register_8bit:inst2.IN_LOAD[5]
IN_LOAD[22] => register_8bit:inst2.IN_LOAD[6]
IN_LOAD[23] => register_8bit:inst2.IN_LOAD[7]
IN_LOAD[24] => register_8bit:inst3.IN_LOAD[0]
IN_LOAD[25] => register_8bit:inst3.IN_LOAD[1]
IN_LOAD[26] => register_8bit:inst3.IN_LOAD[2]
IN_LOAD[27] => register_8bit:inst3.IN_LOAD[3]
IN_LOAD[28] => register_8bit:inst3.IN_LOAD[4]
IN_LOAD[29] => register_8bit:inst3.IN_LOAD[5]
IN_LOAD[30] => register_8bit:inst3.IN_LOAD[6]
IN_LOAD[31] => register_8bit:inst3.IN_LOAD[7]
OUT_A_ENABLE => inst9[31].OE
OUT_A_ENABLE => inst9[30].OE
OUT_A_ENABLE => inst9[29].OE
OUT_A_ENABLE => inst9[28].OE
OUT_A_ENABLE => inst9[27].OE
OUT_A_ENABLE => inst9[26].OE
OUT_A_ENABLE => inst9[25].OE
OUT_A_ENABLE => inst9[24].OE
OUT_A_ENABLE => inst9[23].OE
OUT_A_ENABLE => inst9[22].OE
OUT_A_ENABLE => inst9[21].OE
OUT_A_ENABLE => inst9[20].OE
OUT_A_ENABLE => inst9[19].OE
OUT_A_ENABLE => inst9[18].OE
OUT_A_ENABLE => inst9[17].OE
OUT_A_ENABLE => inst9[16].OE
OUT_A_ENABLE => inst9[15].OE
OUT_A_ENABLE => inst9[14].OE
OUT_A_ENABLE => inst9[13].OE
OUT_A_ENABLE => inst9[12].OE
OUT_A_ENABLE => inst9[11].OE
OUT_A_ENABLE => inst9[10].OE
OUT_A_ENABLE => inst9[9].OE
OUT_A_ENABLE => inst9[8].OE
OUT_A_ENABLE => inst9[7].OE
OUT_A_ENABLE => inst9[6].OE
OUT_A_ENABLE => inst9[5].OE
OUT_A_ENABLE => inst9[4].OE
OUT_A_ENABLE => inst9[3].OE
OUT_A_ENABLE => inst9[2].OE
OUT_A_ENABLE => inst9[1].OE
OUT_A_ENABLE => inst9[0].OE
OUT_B[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_B_ENABLE => inst10[31].OE
OUT_B_ENABLE => inst10[30].OE
OUT_B_ENABLE => inst10[29].OE
OUT_B_ENABLE => inst10[28].OE
OUT_B_ENABLE => inst10[27].OE
OUT_B_ENABLE => inst10[26].OE
OUT_B_ENABLE => inst10[25].OE
OUT_B_ENABLE => inst10[24].OE
OUT_B_ENABLE => inst10[23].OE
OUT_B_ENABLE => inst10[22].OE
OUT_B_ENABLE => inst10[21].OE
OUT_B_ENABLE => inst10[20].OE
OUT_B_ENABLE => inst10[19].OE
OUT_B_ENABLE => inst10[18].OE
OUT_B_ENABLE => inst10[17].OE
OUT_B_ENABLE => inst10[16].OE
OUT_B_ENABLE => inst10[15].OE
OUT_B_ENABLE => inst10[14].OE
OUT_B_ENABLE => inst10[13].OE
OUT_B_ENABLE => inst10[12].OE
OUT_B_ENABLE => inst10[11].OE
OUT_B_ENABLE => inst10[10].OE
OUT_B_ENABLE => inst10[9].OE
OUT_B_ENABLE => inst10[8].OE
OUT_B_ENABLE => inst10[7].OE
OUT_B_ENABLE => inst10[6].OE
OUT_B_ENABLE => inst10[5].OE
OUT_B_ENABLE => inst10[4].OE
OUT_B_ENABLE => inst10[3].OE
OUT_B_ENABLE => inst10[2].OE
OUT_B_ENABLE => inst10[1].OE
OUT_B_ENABLE => inst10[0].OE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1|register_8bit:inst
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1|register_8bit:inst1
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1|register_8bit:inst2
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1|register_8bit:inst3
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|SP:inst6
OUT_B[0] <= register_32bit:inst1.OUT_A[0]
OUT_B[1] <= register_32bit:inst1.OUT_A[1]
OUT_B[2] <= register_32bit:inst1.OUT_A[2]
OUT_B[3] <= register_32bit:inst1.OUT_A[3]
OUT_B[4] <= register_32bit:inst1.OUT_A[4]
OUT_B[5] <= register_32bit:inst1.OUT_A[5]
OUT_B[6] <= register_32bit:inst1.OUT_A[6]
OUT_B[7] <= register_32bit:inst1.OUT_A[7]
OUT_B[8] <= register_32bit:inst1.OUT_A[8]
OUT_B[9] <= register_32bit:inst1.OUT_A[9]
OUT_B[10] <= register_32bit:inst1.OUT_A[10]
OUT_B[11] <= register_32bit:inst1.OUT_A[11]
OUT_B[12] <= register_32bit:inst1.OUT_A[12]
OUT_B[13] <= register_32bit:inst1.OUT_A[13]
OUT_B[14] <= register_32bit:inst1.OUT_A[14]
OUT_B[15] <= register_32bit:inst1.OUT_A[15]
OUT_B[16] <= register_32bit:inst1.OUT_A[16]
OUT_B[17] <= register_32bit:inst1.OUT_A[17]
OUT_B[18] <= register_32bit:inst1.OUT_A[18]
OUT_B[19] <= register_32bit:inst1.OUT_A[19]
OUT_B[20] <= register_32bit:inst1.OUT_A[20]
OUT_B[21] <= register_32bit:inst1.OUT_A[21]
OUT_B[22] <= register_32bit:inst1.OUT_A[22]
OUT_B[23] <= register_32bit:inst1.OUT_A[23]
OUT_B[24] <= register_32bit:inst1.OUT_A[24]
OUT_B[25] <= register_32bit:inst1.OUT_A[25]
OUT_B[26] <= register_32bit:inst1.OUT_A[26]
OUT_B[27] <= register_32bit:inst1.OUT_A[27]
OUT_B[28] <= register_32bit:inst1.OUT_A[28]
OUT_B[29] <= register_32bit:inst1.OUT_A[29]
OUT_B[30] <= register_32bit:inst1.OUT_A[30]
OUT_B[31] <= register_32bit:inst1.OUT_A[31]
LOAD => register_32bit:inst1.LOAD
CLOCK => register_32bit:inst1.CLOCK
MIR[0] => inst11.IN0
MIR[1] => inst11.IN1
MIR[2] => inst10.IN0
MIR[3] => inst11.IN2
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => register_32bit:inst1.WRITE_ENABLE
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
IN_C[0] => register_32bit:inst1.INPUT_A[0]
IN_C[1] => register_32bit:inst1.INPUT_A[1]
IN_C[2] => register_32bit:inst1.INPUT_A[2]
IN_C[3] => register_32bit:inst1.INPUT_A[3]
IN_C[4] => register_32bit:inst1.INPUT_A[4]
IN_C[5] => register_32bit:inst1.INPUT_A[5]
IN_C[6] => register_32bit:inst1.INPUT_A[6]
IN_C[7] => register_32bit:inst1.INPUT_A[7]
IN_C[8] => register_32bit:inst1.INPUT_A[8]
IN_C[9] => register_32bit:inst1.INPUT_A[9]
IN_C[10] => register_32bit:inst1.INPUT_A[10]
IN_C[11] => register_32bit:inst1.INPUT_A[11]
IN_C[12] => register_32bit:inst1.INPUT_A[12]
IN_C[13] => register_32bit:inst1.INPUT_A[13]
IN_C[14] => register_32bit:inst1.INPUT_A[14]
IN_C[15] => register_32bit:inst1.INPUT_A[15]
IN_C[16] => register_32bit:inst1.INPUT_A[16]
IN_C[17] => register_32bit:inst1.INPUT_A[17]
IN_C[18] => register_32bit:inst1.INPUT_A[18]
IN_C[19] => register_32bit:inst1.INPUT_A[19]
IN_C[20] => register_32bit:inst1.INPUT_A[20]
IN_C[21] => register_32bit:inst1.INPUT_A[21]
IN_C[22] => register_32bit:inst1.INPUT_A[22]
IN_C[23] => register_32bit:inst1.INPUT_A[23]
IN_C[24] => register_32bit:inst1.INPUT_A[24]
IN_C[25] => register_32bit:inst1.INPUT_A[25]
IN_C[26] => register_32bit:inst1.INPUT_A[26]
IN_C[27] => register_32bit:inst1.INPUT_A[27]
IN_C[28] => register_32bit:inst1.INPUT_A[28]
IN_C[29] => register_32bit:inst1.INPUT_A[29]
IN_C[30] => register_32bit:inst1.INPUT_A[30]
IN_C[31] => register_32bit:inst1.INPUT_A[31]


|CPU|DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1
OUT_A[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[8] <= inst9[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[9] <= inst9[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[10] <= inst9[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[11] <= inst9[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[12] <= inst9[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[13] <= inst9[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[14] <= inst9[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[15] <= inst9[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[16] <= inst9[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[17] <= inst9[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[18] <= inst9[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[19] <= inst9[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[20] <= inst9[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[21] <= inst9[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[22] <= inst9[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[23] <= inst9[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[24] <= inst9[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[25] <= inst9[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[26] <= inst9[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[27] <= inst9[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[28] <= inst9[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[29] <= inst9[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[30] <= inst9[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[31] <= inst9[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => register_8bit:inst.LOAD
LOAD => register_8bit:inst1.LOAD
LOAD => register_8bit:inst2.LOAD
LOAD => register_8bit:inst3.LOAD
CLOCK => inst8.IN0
WRITE_ENABLE => inst8.IN1
INPUT_B[0] => inst5[0].IN0
INPUT_B[1] => inst5[1].IN0
INPUT_B[2] => inst5[2].IN0
INPUT_B[3] => inst5[3].IN0
INPUT_B[4] => inst5[4].IN0
INPUT_B[5] => inst5[5].IN0
INPUT_B[6] => inst5[6].IN0
INPUT_B[7] => inst5[7].IN0
INPUT_B[8] => inst5[8].IN0
INPUT_B[9] => inst5[9].IN0
INPUT_B[10] => inst5[10].IN0
INPUT_B[11] => inst5[11].IN0
INPUT_B[12] => inst5[12].IN0
INPUT_B[13] => inst5[13].IN0
INPUT_B[14] => inst5[14].IN0
INPUT_B[15] => inst5[15].IN0
INPUT_B[16] => inst5[16].IN0
INPUT_B[17] => inst5[17].IN0
INPUT_B[18] => inst5[18].IN0
INPUT_B[19] => inst5[19].IN0
INPUT_B[20] => inst5[20].IN0
INPUT_B[21] => inst5[21].IN0
INPUT_B[22] => inst5[22].IN0
INPUT_B[23] => inst5[23].IN0
INPUT_B[24] => inst5[24].IN0
INPUT_B[25] => inst5[25].IN0
INPUT_B[26] => inst5[26].IN0
INPUT_B[27] => inst5[27].IN0
INPUT_B[28] => inst5[28].IN0
INPUT_B[29] => inst5[29].IN0
INPUT_B[30] => inst5[30].IN0
INPUT_B[31] => inst5[31].IN0
INPUT_SELECT => inst6.IN0
INPUT_SELECT => inst4[31].IN1
INPUT_SELECT => inst4[30].IN1
INPUT_SELECT => inst4[29].IN1
INPUT_SELECT => inst4[28].IN1
INPUT_SELECT => inst4[27].IN1
INPUT_SELECT => inst4[26].IN1
INPUT_SELECT => inst4[25].IN1
INPUT_SELECT => inst4[24].IN1
INPUT_SELECT => inst4[23].IN1
INPUT_SELECT => inst4[22].IN1
INPUT_SELECT => inst4[21].IN1
INPUT_SELECT => inst4[20].IN1
INPUT_SELECT => inst4[19].IN1
INPUT_SELECT => inst4[18].IN1
INPUT_SELECT => inst4[17].IN1
INPUT_SELECT => inst4[16].IN1
INPUT_SELECT => inst4[15].IN1
INPUT_SELECT => inst4[14].IN1
INPUT_SELECT => inst4[13].IN1
INPUT_SELECT => inst4[12].IN1
INPUT_SELECT => inst4[11].IN1
INPUT_SELECT => inst4[10].IN1
INPUT_SELECT => inst4[9].IN1
INPUT_SELECT => inst4[8].IN1
INPUT_SELECT => inst4[7].IN1
INPUT_SELECT => inst4[6].IN1
INPUT_SELECT => inst4[5].IN1
INPUT_SELECT => inst4[4].IN1
INPUT_SELECT => inst4[3].IN1
INPUT_SELECT => inst4[2].IN1
INPUT_SELECT => inst4[1].IN1
INPUT_SELECT => inst4[0].IN1
INPUT_A[0] => inst4[0].IN0
INPUT_A[1] => inst4[1].IN0
INPUT_A[2] => inst4[2].IN0
INPUT_A[3] => inst4[3].IN0
INPUT_A[4] => inst4[4].IN0
INPUT_A[5] => inst4[5].IN0
INPUT_A[6] => inst4[6].IN0
INPUT_A[7] => inst4[7].IN0
INPUT_A[8] => inst4[8].IN0
INPUT_A[9] => inst4[9].IN0
INPUT_A[10] => inst4[10].IN0
INPUT_A[11] => inst4[11].IN0
INPUT_A[12] => inst4[12].IN0
INPUT_A[13] => inst4[13].IN0
INPUT_A[14] => inst4[14].IN0
INPUT_A[15] => inst4[15].IN0
INPUT_A[16] => inst4[16].IN0
INPUT_A[17] => inst4[17].IN0
INPUT_A[18] => inst4[18].IN0
INPUT_A[19] => inst4[19].IN0
INPUT_A[20] => inst4[20].IN0
INPUT_A[21] => inst4[21].IN0
INPUT_A[22] => inst4[22].IN0
INPUT_A[23] => inst4[23].IN0
INPUT_A[24] => inst4[24].IN0
INPUT_A[25] => inst4[25].IN0
INPUT_A[26] => inst4[26].IN0
INPUT_A[27] => inst4[27].IN0
INPUT_A[28] => inst4[28].IN0
INPUT_A[29] => inst4[29].IN0
INPUT_A[30] => inst4[30].IN0
INPUT_A[31] => inst4[31].IN0
IN_LOAD[0] => register_8bit:inst.IN_LOAD[0]
IN_LOAD[1] => register_8bit:inst.IN_LOAD[1]
IN_LOAD[2] => register_8bit:inst.IN_LOAD[2]
IN_LOAD[3] => register_8bit:inst.IN_LOAD[3]
IN_LOAD[4] => register_8bit:inst.IN_LOAD[4]
IN_LOAD[5] => register_8bit:inst.IN_LOAD[5]
IN_LOAD[6] => register_8bit:inst.IN_LOAD[6]
IN_LOAD[7] => register_8bit:inst.IN_LOAD[7]
IN_LOAD[8] => register_8bit:inst1.IN_LOAD[0]
IN_LOAD[9] => register_8bit:inst1.IN_LOAD[1]
IN_LOAD[10] => register_8bit:inst1.IN_LOAD[2]
IN_LOAD[11] => register_8bit:inst1.IN_LOAD[3]
IN_LOAD[12] => register_8bit:inst1.IN_LOAD[4]
IN_LOAD[13] => register_8bit:inst1.IN_LOAD[5]
IN_LOAD[14] => register_8bit:inst1.IN_LOAD[6]
IN_LOAD[15] => register_8bit:inst1.IN_LOAD[7]
IN_LOAD[16] => register_8bit:inst2.IN_LOAD[0]
IN_LOAD[17] => register_8bit:inst2.IN_LOAD[1]
IN_LOAD[18] => register_8bit:inst2.IN_LOAD[2]
IN_LOAD[19] => register_8bit:inst2.IN_LOAD[3]
IN_LOAD[20] => register_8bit:inst2.IN_LOAD[4]
IN_LOAD[21] => register_8bit:inst2.IN_LOAD[5]
IN_LOAD[22] => register_8bit:inst2.IN_LOAD[6]
IN_LOAD[23] => register_8bit:inst2.IN_LOAD[7]
IN_LOAD[24] => register_8bit:inst3.IN_LOAD[0]
IN_LOAD[25] => register_8bit:inst3.IN_LOAD[1]
IN_LOAD[26] => register_8bit:inst3.IN_LOAD[2]
IN_LOAD[27] => register_8bit:inst3.IN_LOAD[3]
IN_LOAD[28] => register_8bit:inst3.IN_LOAD[4]
IN_LOAD[29] => register_8bit:inst3.IN_LOAD[5]
IN_LOAD[30] => register_8bit:inst3.IN_LOAD[6]
IN_LOAD[31] => register_8bit:inst3.IN_LOAD[7]
OUT_A_ENABLE => inst9[31].OE
OUT_A_ENABLE => inst9[30].OE
OUT_A_ENABLE => inst9[29].OE
OUT_A_ENABLE => inst9[28].OE
OUT_A_ENABLE => inst9[27].OE
OUT_A_ENABLE => inst9[26].OE
OUT_A_ENABLE => inst9[25].OE
OUT_A_ENABLE => inst9[24].OE
OUT_A_ENABLE => inst9[23].OE
OUT_A_ENABLE => inst9[22].OE
OUT_A_ENABLE => inst9[21].OE
OUT_A_ENABLE => inst9[20].OE
OUT_A_ENABLE => inst9[19].OE
OUT_A_ENABLE => inst9[18].OE
OUT_A_ENABLE => inst9[17].OE
OUT_A_ENABLE => inst9[16].OE
OUT_A_ENABLE => inst9[15].OE
OUT_A_ENABLE => inst9[14].OE
OUT_A_ENABLE => inst9[13].OE
OUT_A_ENABLE => inst9[12].OE
OUT_A_ENABLE => inst9[11].OE
OUT_A_ENABLE => inst9[10].OE
OUT_A_ENABLE => inst9[9].OE
OUT_A_ENABLE => inst9[8].OE
OUT_A_ENABLE => inst9[7].OE
OUT_A_ENABLE => inst9[6].OE
OUT_A_ENABLE => inst9[5].OE
OUT_A_ENABLE => inst9[4].OE
OUT_A_ENABLE => inst9[3].OE
OUT_A_ENABLE => inst9[2].OE
OUT_A_ENABLE => inst9[1].OE
OUT_A_ENABLE => inst9[0].OE
OUT_B[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_B_ENABLE => inst10[31].OE
OUT_B_ENABLE => inst10[30].OE
OUT_B_ENABLE => inst10[29].OE
OUT_B_ENABLE => inst10[28].OE
OUT_B_ENABLE => inst10[27].OE
OUT_B_ENABLE => inst10[26].OE
OUT_B_ENABLE => inst10[25].OE
OUT_B_ENABLE => inst10[24].OE
OUT_B_ENABLE => inst10[23].OE
OUT_B_ENABLE => inst10[22].OE
OUT_B_ENABLE => inst10[21].OE
OUT_B_ENABLE => inst10[20].OE
OUT_B_ENABLE => inst10[19].OE
OUT_B_ENABLE => inst10[18].OE
OUT_B_ENABLE => inst10[17].OE
OUT_B_ENABLE => inst10[16].OE
OUT_B_ENABLE => inst10[15].OE
OUT_B_ENABLE => inst10[14].OE
OUT_B_ENABLE => inst10[13].OE
OUT_B_ENABLE => inst10[12].OE
OUT_B_ENABLE => inst10[11].OE
OUT_B_ENABLE => inst10[10].OE
OUT_B_ENABLE => inst10[9].OE
OUT_B_ENABLE => inst10[8].OE
OUT_B_ENABLE => inst10[7].OE
OUT_B_ENABLE => inst10[6].OE
OUT_B_ENABLE => inst10[5].OE
OUT_B_ENABLE => inst10[4].OE
OUT_B_ENABLE => inst10[3].OE
OUT_B_ENABLE => inst10[2].OE
OUT_B_ENABLE => inst10[1].OE
OUT_B_ENABLE => inst10[0].OE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|register_8bit:inst
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|register_8bit:inst1
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|register_8bit:inst2
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|register_8bit:inst3
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|LV_initial_address:inst2
LV_INIT[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[6] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[7] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[8] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[9] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[10] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[11] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[12] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[13] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[14] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[15] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[16] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[17] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[18] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[19] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[20] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[21] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[22] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[23] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[24] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[25] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[26] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[27] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[28] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[29] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[30] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[31] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|LV:inst7
OUT_B[0] <= register_32bit:inst1.OUT_A[0]
OUT_B[1] <= register_32bit:inst1.OUT_A[1]
OUT_B[2] <= register_32bit:inst1.OUT_A[2]
OUT_B[3] <= register_32bit:inst1.OUT_A[3]
OUT_B[4] <= register_32bit:inst1.OUT_A[4]
OUT_B[5] <= register_32bit:inst1.OUT_A[5]
OUT_B[6] <= register_32bit:inst1.OUT_A[6]
OUT_B[7] <= register_32bit:inst1.OUT_A[7]
OUT_B[8] <= register_32bit:inst1.OUT_A[8]
OUT_B[9] <= register_32bit:inst1.OUT_A[9]
OUT_B[10] <= register_32bit:inst1.OUT_A[10]
OUT_B[11] <= register_32bit:inst1.OUT_A[11]
OUT_B[12] <= register_32bit:inst1.OUT_A[12]
OUT_B[13] <= register_32bit:inst1.OUT_A[13]
OUT_B[14] <= register_32bit:inst1.OUT_A[14]
OUT_B[15] <= register_32bit:inst1.OUT_A[15]
OUT_B[16] <= register_32bit:inst1.OUT_A[16]
OUT_B[17] <= register_32bit:inst1.OUT_A[17]
OUT_B[18] <= register_32bit:inst1.OUT_A[18]
OUT_B[19] <= register_32bit:inst1.OUT_A[19]
OUT_B[20] <= register_32bit:inst1.OUT_A[20]
OUT_B[21] <= register_32bit:inst1.OUT_A[21]
OUT_B[22] <= register_32bit:inst1.OUT_A[22]
OUT_B[23] <= register_32bit:inst1.OUT_A[23]
OUT_B[24] <= register_32bit:inst1.OUT_A[24]
OUT_B[25] <= register_32bit:inst1.OUT_A[25]
OUT_B[26] <= register_32bit:inst1.OUT_A[26]
OUT_B[27] <= register_32bit:inst1.OUT_A[27]
OUT_B[28] <= register_32bit:inst1.OUT_A[28]
OUT_B[29] <= register_32bit:inst1.OUT_A[29]
OUT_B[30] <= register_32bit:inst1.OUT_A[30]
OUT_B[31] <= register_32bit:inst1.OUT_A[31]
LOAD => register_32bit:inst1.LOAD
CLOCK => register_32bit:inst1.CLOCK
MIR[0] => inst5.IN0
MIR[1] => inst4.IN1
MIR[2] => inst5.IN1
MIR[3] => inst4.IN0
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => register_32bit:inst1.WRITE_ENABLE
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
IN_C[0] => register_32bit:inst1.INPUT_A[0]
IN_C[1] => register_32bit:inst1.INPUT_A[1]
IN_C[2] => register_32bit:inst1.INPUT_A[2]
IN_C[3] => register_32bit:inst1.INPUT_A[3]
IN_C[4] => register_32bit:inst1.INPUT_A[4]
IN_C[5] => register_32bit:inst1.INPUT_A[5]
IN_C[6] => register_32bit:inst1.INPUT_A[6]
IN_C[7] => register_32bit:inst1.INPUT_A[7]
IN_C[8] => register_32bit:inst1.INPUT_A[8]
IN_C[9] => register_32bit:inst1.INPUT_A[9]
IN_C[10] => register_32bit:inst1.INPUT_A[10]
IN_C[11] => register_32bit:inst1.INPUT_A[11]
IN_C[12] => register_32bit:inst1.INPUT_A[12]
IN_C[13] => register_32bit:inst1.INPUT_A[13]
IN_C[14] => register_32bit:inst1.INPUT_A[14]
IN_C[15] => register_32bit:inst1.INPUT_A[15]
IN_C[16] => register_32bit:inst1.INPUT_A[16]
IN_C[17] => register_32bit:inst1.INPUT_A[17]
IN_C[18] => register_32bit:inst1.INPUT_A[18]
IN_C[19] => register_32bit:inst1.INPUT_A[19]
IN_C[20] => register_32bit:inst1.INPUT_A[20]
IN_C[21] => register_32bit:inst1.INPUT_A[21]
IN_C[22] => register_32bit:inst1.INPUT_A[22]
IN_C[23] => register_32bit:inst1.INPUT_A[23]
IN_C[24] => register_32bit:inst1.INPUT_A[24]
IN_C[25] => register_32bit:inst1.INPUT_A[25]
IN_C[26] => register_32bit:inst1.INPUT_A[26]
IN_C[27] => register_32bit:inst1.INPUT_A[27]
IN_C[28] => register_32bit:inst1.INPUT_A[28]
IN_C[29] => register_32bit:inst1.INPUT_A[29]
IN_C[30] => register_32bit:inst1.INPUT_A[30]
IN_C[31] => register_32bit:inst1.INPUT_A[31]


|CPU|DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1
OUT_A[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[8] <= inst9[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[9] <= inst9[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[10] <= inst9[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[11] <= inst9[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[12] <= inst9[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[13] <= inst9[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[14] <= inst9[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[15] <= inst9[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[16] <= inst9[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[17] <= inst9[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[18] <= inst9[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[19] <= inst9[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[20] <= inst9[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[21] <= inst9[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[22] <= inst9[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[23] <= inst9[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[24] <= inst9[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[25] <= inst9[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[26] <= inst9[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[27] <= inst9[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[28] <= inst9[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[29] <= inst9[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[30] <= inst9[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[31] <= inst9[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => register_8bit:inst.LOAD
LOAD => register_8bit:inst1.LOAD
LOAD => register_8bit:inst2.LOAD
LOAD => register_8bit:inst3.LOAD
CLOCK => inst8.IN0
WRITE_ENABLE => inst8.IN1
INPUT_B[0] => inst5[0].IN0
INPUT_B[1] => inst5[1].IN0
INPUT_B[2] => inst5[2].IN0
INPUT_B[3] => inst5[3].IN0
INPUT_B[4] => inst5[4].IN0
INPUT_B[5] => inst5[5].IN0
INPUT_B[6] => inst5[6].IN0
INPUT_B[7] => inst5[7].IN0
INPUT_B[8] => inst5[8].IN0
INPUT_B[9] => inst5[9].IN0
INPUT_B[10] => inst5[10].IN0
INPUT_B[11] => inst5[11].IN0
INPUT_B[12] => inst5[12].IN0
INPUT_B[13] => inst5[13].IN0
INPUT_B[14] => inst5[14].IN0
INPUT_B[15] => inst5[15].IN0
INPUT_B[16] => inst5[16].IN0
INPUT_B[17] => inst5[17].IN0
INPUT_B[18] => inst5[18].IN0
INPUT_B[19] => inst5[19].IN0
INPUT_B[20] => inst5[20].IN0
INPUT_B[21] => inst5[21].IN0
INPUT_B[22] => inst5[22].IN0
INPUT_B[23] => inst5[23].IN0
INPUT_B[24] => inst5[24].IN0
INPUT_B[25] => inst5[25].IN0
INPUT_B[26] => inst5[26].IN0
INPUT_B[27] => inst5[27].IN0
INPUT_B[28] => inst5[28].IN0
INPUT_B[29] => inst5[29].IN0
INPUT_B[30] => inst5[30].IN0
INPUT_B[31] => inst5[31].IN0
INPUT_SELECT => inst6.IN0
INPUT_SELECT => inst4[31].IN1
INPUT_SELECT => inst4[30].IN1
INPUT_SELECT => inst4[29].IN1
INPUT_SELECT => inst4[28].IN1
INPUT_SELECT => inst4[27].IN1
INPUT_SELECT => inst4[26].IN1
INPUT_SELECT => inst4[25].IN1
INPUT_SELECT => inst4[24].IN1
INPUT_SELECT => inst4[23].IN1
INPUT_SELECT => inst4[22].IN1
INPUT_SELECT => inst4[21].IN1
INPUT_SELECT => inst4[20].IN1
INPUT_SELECT => inst4[19].IN1
INPUT_SELECT => inst4[18].IN1
INPUT_SELECT => inst4[17].IN1
INPUT_SELECT => inst4[16].IN1
INPUT_SELECT => inst4[15].IN1
INPUT_SELECT => inst4[14].IN1
INPUT_SELECT => inst4[13].IN1
INPUT_SELECT => inst4[12].IN1
INPUT_SELECT => inst4[11].IN1
INPUT_SELECT => inst4[10].IN1
INPUT_SELECT => inst4[9].IN1
INPUT_SELECT => inst4[8].IN1
INPUT_SELECT => inst4[7].IN1
INPUT_SELECT => inst4[6].IN1
INPUT_SELECT => inst4[5].IN1
INPUT_SELECT => inst4[4].IN1
INPUT_SELECT => inst4[3].IN1
INPUT_SELECT => inst4[2].IN1
INPUT_SELECT => inst4[1].IN1
INPUT_SELECT => inst4[0].IN1
INPUT_A[0] => inst4[0].IN0
INPUT_A[1] => inst4[1].IN0
INPUT_A[2] => inst4[2].IN0
INPUT_A[3] => inst4[3].IN0
INPUT_A[4] => inst4[4].IN0
INPUT_A[5] => inst4[5].IN0
INPUT_A[6] => inst4[6].IN0
INPUT_A[7] => inst4[7].IN0
INPUT_A[8] => inst4[8].IN0
INPUT_A[9] => inst4[9].IN0
INPUT_A[10] => inst4[10].IN0
INPUT_A[11] => inst4[11].IN0
INPUT_A[12] => inst4[12].IN0
INPUT_A[13] => inst4[13].IN0
INPUT_A[14] => inst4[14].IN0
INPUT_A[15] => inst4[15].IN0
INPUT_A[16] => inst4[16].IN0
INPUT_A[17] => inst4[17].IN0
INPUT_A[18] => inst4[18].IN0
INPUT_A[19] => inst4[19].IN0
INPUT_A[20] => inst4[20].IN0
INPUT_A[21] => inst4[21].IN0
INPUT_A[22] => inst4[22].IN0
INPUT_A[23] => inst4[23].IN0
INPUT_A[24] => inst4[24].IN0
INPUT_A[25] => inst4[25].IN0
INPUT_A[26] => inst4[26].IN0
INPUT_A[27] => inst4[27].IN0
INPUT_A[28] => inst4[28].IN0
INPUT_A[29] => inst4[29].IN0
INPUT_A[30] => inst4[30].IN0
INPUT_A[31] => inst4[31].IN0
IN_LOAD[0] => register_8bit:inst.IN_LOAD[0]
IN_LOAD[1] => register_8bit:inst.IN_LOAD[1]
IN_LOAD[2] => register_8bit:inst.IN_LOAD[2]
IN_LOAD[3] => register_8bit:inst.IN_LOAD[3]
IN_LOAD[4] => register_8bit:inst.IN_LOAD[4]
IN_LOAD[5] => register_8bit:inst.IN_LOAD[5]
IN_LOAD[6] => register_8bit:inst.IN_LOAD[6]
IN_LOAD[7] => register_8bit:inst.IN_LOAD[7]
IN_LOAD[8] => register_8bit:inst1.IN_LOAD[0]
IN_LOAD[9] => register_8bit:inst1.IN_LOAD[1]
IN_LOAD[10] => register_8bit:inst1.IN_LOAD[2]
IN_LOAD[11] => register_8bit:inst1.IN_LOAD[3]
IN_LOAD[12] => register_8bit:inst1.IN_LOAD[4]
IN_LOAD[13] => register_8bit:inst1.IN_LOAD[5]
IN_LOAD[14] => register_8bit:inst1.IN_LOAD[6]
IN_LOAD[15] => register_8bit:inst1.IN_LOAD[7]
IN_LOAD[16] => register_8bit:inst2.IN_LOAD[0]
IN_LOAD[17] => register_8bit:inst2.IN_LOAD[1]
IN_LOAD[18] => register_8bit:inst2.IN_LOAD[2]
IN_LOAD[19] => register_8bit:inst2.IN_LOAD[3]
IN_LOAD[20] => register_8bit:inst2.IN_LOAD[4]
IN_LOAD[21] => register_8bit:inst2.IN_LOAD[5]
IN_LOAD[22] => register_8bit:inst2.IN_LOAD[6]
IN_LOAD[23] => register_8bit:inst2.IN_LOAD[7]
IN_LOAD[24] => register_8bit:inst3.IN_LOAD[0]
IN_LOAD[25] => register_8bit:inst3.IN_LOAD[1]
IN_LOAD[26] => register_8bit:inst3.IN_LOAD[2]
IN_LOAD[27] => register_8bit:inst3.IN_LOAD[3]
IN_LOAD[28] => register_8bit:inst3.IN_LOAD[4]
IN_LOAD[29] => register_8bit:inst3.IN_LOAD[5]
IN_LOAD[30] => register_8bit:inst3.IN_LOAD[6]
IN_LOAD[31] => register_8bit:inst3.IN_LOAD[7]
OUT_A_ENABLE => inst9[31].OE
OUT_A_ENABLE => inst9[30].OE
OUT_A_ENABLE => inst9[29].OE
OUT_A_ENABLE => inst9[28].OE
OUT_A_ENABLE => inst9[27].OE
OUT_A_ENABLE => inst9[26].OE
OUT_A_ENABLE => inst9[25].OE
OUT_A_ENABLE => inst9[24].OE
OUT_A_ENABLE => inst9[23].OE
OUT_A_ENABLE => inst9[22].OE
OUT_A_ENABLE => inst9[21].OE
OUT_A_ENABLE => inst9[20].OE
OUT_A_ENABLE => inst9[19].OE
OUT_A_ENABLE => inst9[18].OE
OUT_A_ENABLE => inst9[17].OE
OUT_A_ENABLE => inst9[16].OE
OUT_A_ENABLE => inst9[15].OE
OUT_A_ENABLE => inst9[14].OE
OUT_A_ENABLE => inst9[13].OE
OUT_A_ENABLE => inst9[12].OE
OUT_A_ENABLE => inst9[11].OE
OUT_A_ENABLE => inst9[10].OE
OUT_A_ENABLE => inst9[9].OE
OUT_A_ENABLE => inst9[8].OE
OUT_A_ENABLE => inst9[7].OE
OUT_A_ENABLE => inst9[6].OE
OUT_A_ENABLE => inst9[5].OE
OUT_A_ENABLE => inst9[4].OE
OUT_A_ENABLE => inst9[3].OE
OUT_A_ENABLE => inst9[2].OE
OUT_A_ENABLE => inst9[1].OE
OUT_A_ENABLE => inst9[0].OE
OUT_B[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_B_ENABLE => inst10[31].OE
OUT_B_ENABLE => inst10[30].OE
OUT_B_ENABLE => inst10[29].OE
OUT_B_ENABLE => inst10[28].OE
OUT_B_ENABLE => inst10[27].OE
OUT_B_ENABLE => inst10[26].OE
OUT_B_ENABLE => inst10[25].OE
OUT_B_ENABLE => inst10[24].OE
OUT_B_ENABLE => inst10[23].OE
OUT_B_ENABLE => inst10[22].OE
OUT_B_ENABLE => inst10[21].OE
OUT_B_ENABLE => inst10[20].OE
OUT_B_ENABLE => inst10[19].OE
OUT_B_ENABLE => inst10[18].OE
OUT_B_ENABLE => inst10[17].OE
OUT_B_ENABLE => inst10[16].OE
OUT_B_ENABLE => inst10[15].OE
OUT_B_ENABLE => inst10[14].OE
OUT_B_ENABLE => inst10[13].OE
OUT_B_ENABLE => inst10[12].OE
OUT_B_ENABLE => inst10[11].OE
OUT_B_ENABLE => inst10[10].OE
OUT_B_ENABLE => inst10[9].OE
OUT_B_ENABLE => inst10[8].OE
OUT_B_ENABLE => inst10[7].OE
OUT_B_ENABLE => inst10[6].OE
OUT_B_ENABLE => inst10[5].OE
OUT_B_ENABLE => inst10[4].OE
OUT_B_ENABLE => inst10[3].OE
OUT_B_ENABLE => inst10[2].OE
OUT_B_ENABLE => inst10[1].OE
OUT_B_ENABLE => inst10[0].OE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1|register_8bit:inst
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1|register_8bit:inst1
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1|register_8bit:inst2
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1|register_8bit:inst3
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|LV_initial_address:inst2
LV_INIT[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[6] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[7] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[8] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[9] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[10] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[11] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[12] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[13] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[14] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[15] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[16] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[17] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[18] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[19] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[20] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[21] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[22] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[23] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[24] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[25] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[26] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[27] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[28] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[29] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[30] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[31] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8
OUT_B[0] <= register_32bit:inst3.OUT_A[0]
OUT_B[1] <= register_32bit:inst3.OUT_A[1]
OUT_B[2] <= register_32bit:inst3.OUT_A[2]
OUT_B[3] <= register_32bit:inst3.OUT_A[3]
OUT_B[4] <= register_32bit:inst3.OUT_A[4]
OUT_B[5] <= register_32bit:inst3.OUT_A[5]
OUT_B[6] <= register_32bit:inst3.OUT_A[6]
OUT_B[7] <= register_32bit:inst3.OUT_A[7]
OUT_B[8] <= register_32bit:inst3.OUT_A[8]
OUT_B[9] <= register_32bit:inst3.OUT_A[9]
OUT_B[10] <= register_32bit:inst3.OUT_A[10]
OUT_B[11] <= register_32bit:inst3.OUT_A[11]
OUT_B[12] <= register_32bit:inst3.OUT_A[12]
OUT_B[13] <= register_32bit:inst3.OUT_A[13]
OUT_B[14] <= register_32bit:inst3.OUT_A[14]
OUT_B[15] <= register_32bit:inst3.OUT_A[15]
OUT_B[16] <= register_32bit:inst3.OUT_A[16]
OUT_B[17] <= register_32bit:inst3.OUT_A[17]
OUT_B[18] <= register_32bit:inst3.OUT_A[18]
OUT_B[19] <= register_32bit:inst3.OUT_A[19]
OUT_B[20] <= register_32bit:inst3.OUT_A[20]
OUT_B[21] <= register_32bit:inst3.OUT_A[21]
OUT_B[22] <= register_32bit:inst3.OUT_A[22]
OUT_B[23] <= register_32bit:inst3.OUT_A[23]
OUT_B[24] <= register_32bit:inst3.OUT_A[24]
OUT_B[25] <= register_32bit:inst3.OUT_A[25]
OUT_B[26] <= register_32bit:inst3.OUT_A[26]
OUT_B[27] <= register_32bit:inst3.OUT_A[27]
OUT_B[28] <= register_32bit:inst3.OUT_A[28]
OUT_B[29] <= register_32bit:inst3.OUT_A[29]
OUT_B[30] <= register_32bit:inst3.OUT_A[30]
OUT_B[31] <= register_32bit:inst3.OUT_A[31]
LOAD => register_32bit:inst3.LOAD
CLOCK => register_32bit:inst3.CLOCK
MIR[0] => inst2.IN1
MIR[1] => inst1.IN0
MIR[2] => inst1.IN1
MIR[3] => inst2.IN0
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => register_32bit:inst3.WRITE_ENABLE
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
IN_C[0] => register_32bit:inst3.INPUT_A[0]
IN_C[1] => register_32bit:inst3.INPUT_A[1]
IN_C[2] => register_32bit:inst3.INPUT_A[2]
IN_C[3] => register_32bit:inst3.INPUT_A[3]
IN_C[4] => register_32bit:inst3.INPUT_A[4]
IN_C[5] => register_32bit:inst3.INPUT_A[5]
IN_C[6] => register_32bit:inst3.INPUT_A[6]
IN_C[7] => register_32bit:inst3.INPUT_A[7]
IN_C[8] => register_32bit:inst3.INPUT_A[8]
IN_C[9] => register_32bit:inst3.INPUT_A[9]
IN_C[10] => register_32bit:inst3.INPUT_A[10]
IN_C[11] => register_32bit:inst3.INPUT_A[11]
IN_C[12] => register_32bit:inst3.INPUT_A[12]
IN_C[13] => register_32bit:inst3.INPUT_A[13]
IN_C[14] => register_32bit:inst3.INPUT_A[14]
IN_C[15] => register_32bit:inst3.INPUT_A[15]
IN_C[16] => register_32bit:inst3.INPUT_A[16]
IN_C[17] => register_32bit:inst3.INPUT_A[17]
IN_C[18] => register_32bit:inst3.INPUT_A[18]
IN_C[19] => register_32bit:inst3.INPUT_A[19]
IN_C[20] => register_32bit:inst3.INPUT_A[20]
IN_C[21] => register_32bit:inst3.INPUT_A[21]
IN_C[22] => register_32bit:inst3.INPUT_A[22]
IN_C[23] => register_32bit:inst3.INPUT_A[23]
IN_C[24] => register_32bit:inst3.INPUT_A[24]
IN_C[25] => register_32bit:inst3.INPUT_A[25]
IN_C[26] => register_32bit:inst3.INPUT_A[26]
IN_C[27] => register_32bit:inst3.INPUT_A[27]
IN_C[28] => register_32bit:inst3.INPUT_A[28]
IN_C[29] => register_32bit:inst3.INPUT_A[29]
IN_C[30] => register_32bit:inst3.INPUT_A[30]
IN_C[31] => register_32bit:inst3.INPUT_A[31]


|CPU|DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3
OUT_A[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[8] <= inst9[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[9] <= inst9[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[10] <= inst9[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[11] <= inst9[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[12] <= inst9[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[13] <= inst9[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[14] <= inst9[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[15] <= inst9[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[16] <= inst9[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[17] <= inst9[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[18] <= inst9[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[19] <= inst9[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[20] <= inst9[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[21] <= inst9[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[22] <= inst9[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[23] <= inst9[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[24] <= inst9[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[25] <= inst9[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[26] <= inst9[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[27] <= inst9[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[28] <= inst9[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[29] <= inst9[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[30] <= inst9[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[31] <= inst9[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => register_8bit:inst.LOAD
LOAD => register_8bit:inst1.LOAD
LOAD => register_8bit:inst2.LOAD
LOAD => register_8bit:inst3.LOAD
CLOCK => inst8.IN0
WRITE_ENABLE => inst8.IN1
INPUT_B[0] => inst5[0].IN0
INPUT_B[1] => inst5[1].IN0
INPUT_B[2] => inst5[2].IN0
INPUT_B[3] => inst5[3].IN0
INPUT_B[4] => inst5[4].IN0
INPUT_B[5] => inst5[5].IN0
INPUT_B[6] => inst5[6].IN0
INPUT_B[7] => inst5[7].IN0
INPUT_B[8] => inst5[8].IN0
INPUT_B[9] => inst5[9].IN0
INPUT_B[10] => inst5[10].IN0
INPUT_B[11] => inst5[11].IN0
INPUT_B[12] => inst5[12].IN0
INPUT_B[13] => inst5[13].IN0
INPUT_B[14] => inst5[14].IN0
INPUT_B[15] => inst5[15].IN0
INPUT_B[16] => inst5[16].IN0
INPUT_B[17] => inst5[17].IN0
INPUT_B[18] => inst5[18].IN0
INPUT_B[19] => inst5[19].IN0
INPUT_B[20] => inst5[20].IN0
INPUT_B[21] => inst5[21].IN0
INPUT_B[22] => inst5[22].IN0
INPUT_B[23] => inst5[23].IN0
INPUT_B[24] => inst5[24].IN0
INPUT_B[25] => inst5[25].IN0
INPUT_B[26] => inst5[26].IN0
INPUT_B[27] => inst5[27].IN0
INPUT_B[28] => inst5[28].IN0
INPUT_B[29] => inst5[29].IN0
INPUT_B[30] => inst5[30].IN0
INPUT_B[31] => inst5[31].IN0
INPUT_SELECT => inst6.IN0
INPUT_SELECT => inst4[31].IN1
INPUT_SELECT => inst4[30].IN1
INPUT_SELECT => inst4[29].IN1
INPUT_SELECT => inst4[28].IN1
INPUT_SELECT => inst4[27].IN1
INPUT_SELECT => inst4[26].IN1
INPUT_SELECT => inst4[25].IN1
INPUT_SELECT => inst4[24].IN1
INPUT_SELECT => inst4[23].IN1
INPUT_SELECT => inst4[22].IN1
INPUT_SELECT => inst4[21].IN1
INPUT_SELECT => inst4[20].IN1
INPUT_SELECT => inst4[19].IN1
INPUT_SELECT => inst4[18].IN1
INPUT_SELECT => inst4[17].IN1
INPUT_SELECT => inst4[16].IN1
INPUT_SELECT => inst4[15].IN1
INPUT_SELECT => inst4[14].IN1
INPUT_SELECT => inst4[13].IN1
INPUT_SELECT => inst4[12].IN1
INPUT_SELECT => inst4[11].IN1
INPUT_SELECT => inst4[10].IN1
INPUT_SELECT => inst4[9].IN1
INPUT_SELECT => inst4[8].IN1
INPUT_SELECT => inst4[7].IN1
INPUT_SELECT => inst4[6].IN1
INPUT_SELECT => inst4[5].IN1
INPUT_SELECT => inst4[4].IN1
INPUT_SELECT => inst4[3].IN1
INPUT_SELECT => inst4[2].IN1
INPUT_SELECT => inst4[1].IN1
INPUT_SELECT => inst4[0].IN1
INPUT_A[0] => inst4[0].IN0
INPUT_A[1] => inst4[1].IN0
INPUT_A[2] => inst4[2].IN0
INPUT_A[3] => inst4[3].IN0
INPUT_A[4] => inst4[4].IN0
INPUT_A[5] => inst4[5].IN0
INPUT_A[6] => inst4[6].IN0
INPUT_A[7] => inst4[7].IN0
INPUT_A[8] => inst4[8].IN0
INPUT_A[9] => inst4[9].IN0
INPUT_A[10] => inst4[10].IN0
INPUT_A[11] => inst4[11].IN0
INPUT_A[12] => inst4[12].IN0
INPUT_A[13] => inst4[13].IN0
INPUT_A[14] => inst4[14].IN0
INPUT_A[15] => inst4[15].IN0
INPUT_A[16] => inst4[16].IN0
INPUT_A[17] => inst4[17].IN0
INPUT_A[18] => inst4[18].IN0
INPUT_A[19] => inst4[19].IN0
INPUT_A[20] => inst4[20].IN0
INPUT_A[21] => inst4[21].IN0
INPUT_A[22] => inst4[22].IN0
INPUT_A[23] => inst4[23].IN0
INPUT_A[24] => inst4[24].IN0
INPUT_A[25] => inst4[25].IN0
INPUT_A[26] => inst4[26].IN0
INPUT_A[27] => inst4[27].IN0
INPUT_A[28] => inst4[28].IN0
INPUT_A[29] => inst4[29].IN0
INPUT_A[30] => inst4[30].IN0
INPUT_A[31] => inst4[31].IN0
IN_LOAD[0] => register_8bit:inst.IN_LOAD[0]
IN_LOAD[1] => register_8bit:inst.IN_LOAD[1]
IN_LOAD[2] => register_8bit:inst.IN_LOAD[2]
IN_LOAD[3] => register_8bit:inst.IN_LOAD[3]
IN_LOAD[4] => register_8bit:inst.IN_LOAD[4]
IN_LOAD[5] => register_8bit:inst.IN_LOAD[5]
IN_LOAD[6] => register_8bit:inst.IN_LOAD[6]
IN_LOAD[7] => register_8bit:inst.IN_LOAD[7]
IN_LOAD[8] => register_8bit:inst1.IN_LOAD[0]
IN_LOAD[9] => register_8bit:inst1.IN_LOAD[1]
IN_LOAD[10] => register_8bit:inst1.IN_LOAD[2]
IN_LOAD[11] => register_8bit:inst1.IN_LOAD[3]
IN_LOAD[12] => register_8bit:inst1.IN_LOAD[4]
IN_LOAD[13] => register_8bit:inst1.IN_LOAD[5]
IN_LOAD[14] => register_8bit:inst1.IN_LOAD[6]
IN_LOAD[15] => register_8bit:inst1.IN_LOAD[7]
IN_LOAD[16] => register_8bit:inst2.IN_LOAD[0]
IN_LOAD[17] => register_8bit:inst2.IN_LOAD[1]
IN_LOAD[18] => register_8bit:inst2.IN_LOAD[2]
IN_LOAD[19] => register_8bit:inst2.IN_LOAD[3]
IN_LOAD[20] => register_8bit:inst2.IN_LOAD[4]
IN_LOAD[21] => register_8bit:inst2.IN_LOAD[5]
IN_LOAD[22] => register_8bit:inst2.IN_LOAD[6]
IN_LOAD[23] => register_8bit:inst2.IN_LOAD[7]
IN_LOAD[24] => register_8bit:inst3.IN_LOAD[0]
IN_LOAD[25] => register_8bit:inst3.IN_LOAD[1]
IN_LOAD[26] => register_8bit:inst3.IN_LOAD[2]
IN_LOAD[27] => register_8bit:inst3.IN_LOAD[3]
IN_LOAD[28] => register_8bit:inst3.IN_LOAD[4]
IN_LOAD[29] => register_8bit:inst3.IN_LOAD[5]
IN_LOAD[30] => register_8bit:inst3.IN_LOAD[6]
IN_LOAD[31] => register_8bit:inst3.IN_LOAD[7]
OUT_A_ENABLE => inst9[31].OE
OUT_A_ENABLE => inst9[30].OE
OUT_A_ENABLE => inst9[29].OE
OUT_A_ENABLE => inst9[28].OE
OUT_A_ENABLE => inst9[27].OE
OUT_A_ENABLE => inst9[26].OE
OUT_A_ENABLE => inst9[25].OE
OUT_A_ENABLE => inst9[24].OE
OUT_A_ENABLE => inst9[23].OE
OUT_A_ENABLE => inst9[22].OE
OUT_A_ENABLE => inst9[21].OE
OUT_A_ENABLE => inst9[20].OE
OUT_A_ENABLE => inst9[19].OE
OUT_A_ENABLE => inst9[18].OE
OUT_A_ENABLE => inst9[17].OE
OUT_A_ENABLE => inst9[16].OE
OUT_A_ENABLE => inst9[15].OE
OUT_A_ENABLE => inst9[14].OE
OUT_A_ENABLE => inst9[13].OE
OUT_A_ENABLE => inst9[12].OE
OUT_A_ENABLE => inst9[11].OE
OUT_A_ENABLE => inst9[10].OE
OUT_A_ENABLE => inst9[9].OE
OUT_A_ENABLE => inst9[8].OE
OUT_A_ENABLE => inst9[7].OE
OUT_A_ENABLE => inst9[6].OE
OUT_A_ENABLE => inst9[5].OE
OUT_A_ENABLE => inst9[4].OE
OUT_A_ENABLE => inst9[3].OE
OUT_A_ENABLE => inst9[2].OE
OUT_A_ENABLE => inst9[1].OE
OUT_A_ENABLE => inst9[0].OE
OUT_B[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_B_ENABLE => inst10[31].OE
OUT_B_ENABLE => inst10[30].OE
OUT_B_ENABLE => inst10[29].OE
OUT_B_ENABLE => inst10[28].OE
OUT_B_ENABLE => inst10[27].OE
OUT_B_ENABLE => inst10[26].OE
OUT_B_ENABLE => inst10[25].OE
OUT_B_ENABLE => inst10[24].OE
OUT_B_ENABLE => inst10[23].OE
OUT_B_ENABLE => inst10[22].OE
OUT_B_ENABLE => inst10[21].OE
OUT_B_ENABLE => inst10[20].OE
OUT_B_ENABLE => inst10[19].OE
OUT_B_ENABLE => inst10[18].OE
OUT_B_ENABLE => inst10[17].OE
OUT_B_ENABLE => inst10[16].OE
OUT_B_ENABLE => inst10[15].OE
OUT_B_ENABLE => inst10[14].OE
OUT_B_ENABLE => inst10[13].OE
OUT_B_ENABLE => inst10[12].OE
OUT_B_ENABLE => inst10[11].OE
OUT_B_ENABLE => inst10[10].OE
OUT_B_ENABLE => inst10[9].OE
OUT_B_ENABLE => inst10[8].OE
OUT_B_ENABLE => inst10[7].OE
OUT_B_ENABLE => inst10[6].OE
OUT_B_ENABLE => inst10[5].OE
OUT_B_ENABLE => inst10[4].OE
OUT_B_ENABLE => inst10[3].OE
OUT_B_ENABLE => inst10[2].OE
OUT_B_ENABLE => inst10[1].OE
OUT_B_ENABLE => inst10[0].OE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3|register_8bit:inst
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3|register_8bit:inst1
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3|register_8bit:inst2
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3|register_8bit:inst3
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|CPP_initial_adress:inst
CPP_INIT[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[4] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[5] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[6] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[7] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[8] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[9] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[10] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[11] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[12] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[13] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[14] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[15] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[16] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[17] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[18] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[19] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[20] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[21] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[22] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[23] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[24] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[25] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[26] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[27] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[28] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[29] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[30] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[31] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|TOS:inst9
OUT_B[0] <= register_32bit:inst1.OUT_A[0]
OUT_B[1] <= register_32bit:inst1.OUT_A[1]
OUT_B[2] <= register_32bit:inst1.OUT_A[2]
OUT_B[3] <= register_32bit:inst1.OUT_A[3]
OUT_B[4] <= register_32bit:inst1.OUT_A[4]
OUT_B[5] <= register_32bit:inst1.OUT_A[5]
OUT_B[6] <= register_32bit:inst1.OUT_A[6]
OUT_B[7] <= register_32bit:inst1.OUT_A[7]
OUT_B[8] <= register_32bit:inst1.OUT_A[8]
OUT_B[9] <= register_32bit:inst1.OUT_A[9]
OUT_B[10] <= register_32bit:inst1.OUT_A[10]
OUT_B[11] <= register_32bit:inst1.OUT_A[11]
OUT_B[12] <= register_32bit:inst1.OUT_A[12]
OUT_B[13] <= register_32bit:inst1.OUT_A[13]
OUT_B[14] <= register_32bit:inst1.OUT_A[14]
OUT_B[15] <= register_32bit:inst1.OUT_A[15]
OUT_B[16] <= register_32bit:inst1.OUT_A[16]
OUT_B[17] <= register_32bit:inst1.OUT_A[17]
OUT_B[18] <= register_32bit:inst1.OUT_A[18]
OUT_B[19] <= register_32bit:inst1.OUT_A[19]
OUT_B[20] <= register_32bit:inst1.OUT_A[20]
OUT_B[21] <= register_32bit:inst1.OUT_A[21]
OUT_B[22] <= register_32bit:inst1.OUT_A[22]
OUT_B[23] <= register_32bit:inst1.OUT_A[23]
OUT_B[24] <= register_32bit:inst1.OUT_A[24]
OUT_B[25] <= register_32bit:inst1.OUT_A[25]
OUT_B[26] <= register_32bit:inst1.OUT_A[26]
OUT_B[27] <= register_32bit:inst1.OUT_A[27]
OUT_B[28] <= register_32bit:inst1.OUT_A[28]
OUT_B[29] <= register_32bit:inst1.OUT_A[29]
OUT_B[30] <= register_32bit:inst1.OUT_A[30]
OUT_B[31] <= register_32bit:inst1.OUT_A[31]
LOAD => register_32bit:inst1.LOAD
CLOCK => register_32bit:inst1.CLOCK
MIR[0] => inst6.IN0
MIR[1] => inst6.IN1
MIR[2] => inst6.IN2
MIR[3] => inst7.IN0
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => register_32bit:inst1.WRITE_ENABLE
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
IN_C[0] => register_32bit:inst1.INPUT_A[0]
IN_C[1] => register_32bit:inst1.INPUT_A[1]
IN_C[2] => register_32bit:inst1.INPUT_A[2]
IN_C[3] => register_32bit:inst1.INPUT_A[3]
IN_C[4] => register_32bit:inst1.INPUT_A[4]
IN_C[5] => register_32bit:inst1.INPUT_A[5]
IN_C[6] => register_32bit:inst1.INPUT_A[6]
IN_C[7] => register_32bit:inst1.INPUT_A[7]
IN_C[8] => register_32bit:inst1.INPUT_A[8]
IN_C[9] => register_32bit:inst1.INPUT_A[9]
IN_C[10] => register_32bit:inst1.INPUT_A[10]
IN_C[11] => register_32bit:inst1.INPUT_A[11]
IN_C[12] => register_32bit:inst1.INPUT_A[12]
IN_C[13] => register_32bit:inst1.INPUT_A[13]
IN_C[14] => register_32bit:inst1.INPUT_A[14]
IN_C[15] => register_32bit:inst1.INPUT_A[15]
IN_C[16] => register_32bit:inst1.INPUT_A[16]
IN_C[17] => register_32bit:inst1.INPUT_A[17]
IN_C[18] => register_32bit:inst1.INPUT_A[18]
IN_C[19] => register_32bit:inst1.INPUT_A[19]
IN_C[20] => register_32bit:inst1.INPUT_A[20]
IN_C[21] => register_32bit:inst1.INPUT_A[21]
IN_C[22] => register_32bit:inst1.INPUT_A[22]
IN_C[23] => register_32bit:inst1.INPUT_A[23]
IN_C[24] => register_32bit:inst1.INPUT_A[24]
IN_C[25] => register_32bit:inst1.INPUT_A[25]
IN_C[26] => register_32bit:inst1.INPUT_A[26]
IN_C[27] => register_32bit:inst1.INPUT_A[27]
IN_C[28] => register_32bit:inst1.INPUT_A[28]
IN_C[29] => register_32bit:inst1.INPUT_A[29]
IN_C[30] => register_32bit:inst1.INPUT_A[30]
IN_C[31] => register_32bit:inst1.INPUT_A[31]


|CPU|DATA_PATH:inst|BANK_REGS:inst17|TOS:inst9|register_32bit:inst1
OUT_A[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[8] <= inst9[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[9] <= inst9[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[10] <= inst9[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[11] <= inst9[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[12] <= inst9[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[13] <= inst9[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[14] <= inst9[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[15] <= inst9[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[16] <= inst9[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[17] <= inst9[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[18] <= inst9[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[19] <= inst9[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[20] <= inst9[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[21] <= inst9[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[22] <= inst9[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[23] <= inst9[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[24] <= inst9[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[25] <= inst9[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[26] <= inst9[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[27] <= inst9[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[28] <= inst9[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[29] <= inst9[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[30] <= inst9[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[31] <= inst9[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => register_8bit:inst.LOAD
LOAD => register_8bit:inst1.LOAD
LOAD => register_8bit:inst2.LOAD
LOAD => register_8bit:inst3.LOAD
CLOCK => inst8.IN0
WRITE_ENABLE => inst8.IN1
INPUT_B[0] => inst5[0].IN0
INPUT_B[1] => inst5[1].IN0
INPUT_B[2] => inst5[2].IN0
INPUT_B[3] => inst5[3].IN0
INPUT_B[4] => inst5[4].IN0
INPUT_B[5] => inst5[5].IN0
INPUT_B[6] => inst5[6].IN0
INPUT_B[7] => inst5[7].IN0
INPUT_B[8] => inst5[8].IN0
INPUT_B[9] => inst5[9].IN0
INPUT_B[10] => inst5[10].IN0
INPUT_B[11] => inst5[11].IN0
INPUT_B[12] => inst5[12].IN0
INPUT_B[13] => inst5[13].IN0
INPUT_B[14] => inst5[14].IN0
INPUT_B[15] => inst5[15].IN0
INPUT_B[16] => inst5[16].IN0
INPUT_B[17] => inst5[17].IN0
INPUT_B[18] => inst5[18].IN0
INPUT_B[19] => inst5[19].IN0
INPUT_B[20] => inst5[20].IN0
INPUT_B[21] => inst5[21].IN0
INPUT_B[22] => inst5[22].IN0
INPUT_B[23] => inst5[23].IN0
INPUT_B[24] => inst5[24].IN0
INPUT_B[25] => inst5[25].IN0
INPUT_B[26] => inst5[26].IN0
INPUT_B[27] => inst5[27].IN0
INPUT_B[28] => inst5[28].IN0
INPUT_B[29] => inst5[29].IN0
INPUT_B[30] => inst5[30].IN0
INPUT_B[31] => inst5[31].IN0
INPUT_SELECT => inst6.IN0
INPUT_SELECT => inst4[31].IN1
INPUT_SELECT => inst4[30].IN1
INPUT_SELECT => inst4[29].IN1
INPUT_SELECT => inst4[28].IN1
INPUT_SELECT => inst4[27].IN1
INPUT_SELECT => inst4[26].IN1
INPUT_SELECT => inst4[25].IN1
INPUT_SELECT => inst4[24].IN1
INPUT_SELECT => inst4[23].IN1
INPUT_SELECT => inst4[22].IN1
INPUT_SELECT => inst4[21].IN1
INPUT_SELECT => inst4[20].IN1
INPUT_SELECT => inst4[19].IN1
INPUT_SELECT => inst4[18].IN1
INPUT_SELECT => inst4[17].IN1
INPUT_SELECT => inst4[16].IN1
INPUT_SELECT => inst4[15].IN1
INPUT_SELECT => inst4[14].IN1
INPUT_SELECT => inst4[13].IN1
INPUT_SELECT => inst4[12].IN1
INPUT_SELECT => inst4[11].IN1
INPUT_SELECT => inst4[10].IN1
INPUT_SELECT => inst4[9].IN1
INPUT_SELECT => inst4[8].IN1
INPUT_SELECT => inst4[7].IN1
INPUT_SELECT => inst4[6].IN1
INPUT_SELECT => inst4[5].IN1
INPUT_SELECT => inst4[4].IN1
INPUT_SELECT => inst4[3].IN1
INPUT_SELECT => inst4[2].IN1
INPUT_SELECT => inst4[1].IN1
INPUT_SELECT => inst4[0].IN1
INPUT_A[0] => inst4[0].IN0
INPUT_A[1] => inst4[1].IN0
INPUT_A[2] => inst4[2].IN0
INPUT_A[3] => inst4[3].IN0
INPUT_A[4] => inst4[4].IN0
INPUT_A[5] => inst4[5].IN0
INPUT_A[6] => inst4[6].IN0
INPUT_A[7] => inst4[7].IN0
INPUT_A[8] => inst4[8].IN0
INPUT_A[9] => inst4[9].IN0
INPUT_A[10] => inst4[10].IN0
INPUT_A[11] => inst4[11].IN0
INPUT_A[12] => inst4[12].IN0
INPUT_A[13] => inst4[13].IN0
INPUT_A[14] => inst4[14].IN0
INPUT_A[15] => inst4[15].IN0
INPUT_A[16] => inst4[16].IN0
INPUT_A[17] => inst4[17].IN0
INPUT_A[18] => inst4[18].IN0
INPUT_A[19] => inst4[19].IN0
INPUT_A[20] => inst4[20].IN0
INPUT_A[21] => inst4[21].IN0
INPUT_A[22] => inst4[22].IN0
INPUT_A[23] => inst4[23].IN0
INPUT_A[24] => inst4[24].IN0
INPUT_A[25] => inst4[25].IN0
INPUT_A[26] => inst4[26].IN0
INPUT_A[27] => inst4[27].IN0
INPUT_A[28] => inst4[28].IN0
INPUT_A[29] => inst4[29].IN0
INPUT_A[30] => inst4[30].IN0
INPUT_A[31] => inst4[31].IN0
IN_LOAD[0] => register_8bit:inst.IN_LOAD[0]
IN_LOAD[1] => register_8bit:inst.IN_LOAD[1]
IN_LOAD[2] => register_8bit:inst.IN_LOAD[2]
IN_LOAD[3] => register_8bit:inst.IN_LOAD[3]
IN_LOAD[4] => register_8bit:inst.IN_LOAD[4]
IN_LOAD[5] => register_8bit:inst.IN_LOAD[5]
IN_LOAD[6] => register_8bit:inst.IN_LOAD[6]
IN_LOAD[7] => register_8bit:inst.IN_LOAD[7]
IN_LOAD[8] => register_8bit:inst1.IN_LOAD[0]
IN_LOAD[9] => register_8bit:inst1.IN_LOAD[1]
IN_LOAD[10] => register_8bit:inst1.IN_LOAD[2]
IN_LOAD[11] => register_8bit:inst1.IN_LOAD[3]
IN_LOAD[12] => register_8bit:inst1.IN_LOAD[4]
IN_LOAD[13] => register_8bit:inst1.IN_LOAD[5]
IN_LOAD[14] => register_8bit:inst1.IN_LOAD[6]
IN_LOAD[15] => register_8bit:inst1.IN_LOAD[7]
IN_LOAD[16] => register_8bit:inst2.IN_LOAD[0]
IN_LOAD[17] => register_8bit:inst2.IN_LOAD[1]
IN_LOAD[18] => register_8bit:inst2.IN_LOAD[2]
IN_LOAD[19] => register_8bit:inst2.IN_LOAD[3]
IN_LOAD[20] => register_8bit:inst2.IN_LOAD[4]
IN_LOAD[21] => register_8bit:inst2.IN_LOAD[5]
IN_LOAD[22] => register_8bit:inst2.IN_LOAD[6]
IN_LOAD[23] => register_8bit:inst2.IN_LOAD[7]
IN_LOAD[24] => register_8bit:inst3.IN_LOAD[0]
IN_LOAD[25] => register_8bit:inst3.IN_LOAD[1]
IN_LOAD[26] => register_8bit:inst3.IN_LOAD[2]
IN_LOAD[27] => register_8bit:inst3.IN_LOAD[3]
IN_LOAD[28] => register_8bit:inst3.IN_LOAD[4]
IN_LOAD[29] => register_8bit:inst3.IN_LOAD[5]
IN_LOAD[30] => register_8bit:inst3.IN_LOAD[6]
IN_LOAD[31] => register_8bit:inst3.IN_LOAD[7]
OUT_A_ENABLE => inst9[31].OE
OUT_A_ENABLE => inst9[30].OE
OUT_A_ENABLE => inst9[29].OE
OUT_A_ENABLE => inst9[28].OE
OUT_A_ENABLE => inst9[27].OE
OUT_A_ENABLE => inst9[26].OE
OUT_A_ENABLE => inst9[25].OE
OUT_A_ENABLE => inst9[24].OE
OUT_A_ENABLE => inst9[23].OE
OUT_A_ENABLE => inst9[22].OE
OUT_A_ENABLE => inst9[21].OE
OUT_A_ENABLE => inst9[20].OE
OUT_A_ENABLE => inst9[19].OE
OUT_A_ENABLE => inst9[18].OE
OUT_A_ENABLE => inst9[17].OE
OUT_A_ENABLE => inst9[16].OE
OUT_A_ENABLE => inst9[15].OE
OUT_A_ENABLE => inst9[14].OE
OUT_A_ENABLE => inst9[13].OE
OUT_A_ENABLE => inst9[12].OE
OUT_A_ENABLE => inst9[11].OE
OUT_A_ENABLE => inst9[10].OE
OUT_A_ENABLE => inst9[9].OE
OUT_A_ENABLE => inst9[8].OE
OUT_A_ENABLE => inst9[7].OE
OUT_A_ENABLE => inst9[6].OE
OUT_A_ENABLE => inst9[5].OE
OUT_A_ENABLE => inst9[4].OE
OUT_A_ENABLE => inst9[3].OE
OUT_A_ENABLE => inst9[2].OE
OUT_A_ENABLE => inst9[1].OE
OUT_A_ENABLE => inst9[0].OE
OUT_B[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_B_ENABLE => inst10[31].OE
OUT_B_ENABLE => inst10[30].OE
OUT_B_ENABLE => inst10[29].OE
OUT_B_ENABLE => inst10[28].OE
OUT_B_ENABLE => inst10[27].OE
OUT_B_ENABLE => inst10[26].OE
OUT_B_ENABLE => inst10[25].OE
OUT_B_ENABLE => inst10[24].OE
OUT_B_ENABLE => inst10[23].OE
OUT_B_ENABLE => inst10[22].OE
OUT_B_ENABLE => inst10[21].OE
OUT_B_ENABLE => inst10[20].OE
OUT_B_ENABLE => inst10[19].OE
OUT_B_ENABLE => inst10[18].OE
OUT_B_ENABLE => inst10[17].OE
OUT_B_ENABLE => inst10[16].OE
OUT_B_ENABLE => inst10[15].OE
OUT_B_ENABLE => inst10[14].OE
OUT_B_ENABLE => inst10[13].OE
OUT_B_ENABLE => inst10[12].OE
OUT_B_ENABLE => inst10[11].OE
OUT_B_ENABLE => inst10[10].OE
OUT_B_ENABLE => inst10[9].OE
OUT_B_ENABLE => inst10[8].OE
OUT_B_ENABLE => inst10[7].OE
OUT_B_ENABLE => inst10[6].OE
OUT_B_ENABLE => inst10[5].OE
OUT_B_ENABLE => inst10[4].OE
OUT_B_ENABLE => inst10[3].OE
OUT_B_ENABLE => inst10[2].OE
OUT_B_ENABLE => inst10[1].OE
OUT_B_ENABLE => inst10[0].OE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|TOS:inst9|register_32bit:inst1|register_8bit:inst
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|TOS:inst9|register_32bit:inst1|register_8bit:inst1
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|TOS:inst9|register_32bit:inst1|register_8bit:inst2
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|TOS:inst9|register_32bit:inst1|register_8bit:inst3
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|OPC:inst10
OUT_A[0] <= register_32bit:inst.OUT_A[0]
OUT_A[1] <= register_32bit:inst.OUT_A[1]
OUT_A[2] <= register_32bit:inst.OUT_A[2]
OUT_A[3] <= register_32bit:inst.OUT_A[3]
OUT_A[4] <= register_32bit:inst.OUT_A[4]
OUT_A[5] <= register_32bit:inst.OUT_A[5]
OUT_A[6] <= register_32bit:inst.OUT_A[6]
OUT_A[7] <= register_32bit:inst.OUT_A[7]
OUT_A[8] <= register_32bit:inst.OUT_A[8]
OUT_A[9] <= register_32bit:inst.OUT_A[9]
OUT_A[10] <= register_32bit:inst.OUT_A[10]
OUT_A[11] <= register_32bit:inst.OUT_A[11]
OUT_A[12] <= register_32bit:inst.OUT_A[12]
OUT_A[13] <= register_32bit:inst.OUT_A[13]
OUT_A[14] <= register_32bit:inst.OUT_A[14]
OUT_A[15] <= register_32bit:inst.OUT_A[15]
OUT_A[16] <= register_32bit:inst.OUT_A[16]
OUT_A[17] <= register_32bit:inst.OUT_A[17]
OUT_A[18] <= register_32bit:inst.OUT_A[18]
OUT_A[19] <= register_32bit:inst.OUT_A[19]
OUT_A[20] <= register_32bit:inst.OUT_A[20]
OUT_A[21] <= register_32bit:inst.OUT_A[21]
OUT_A[22] <= register_32bit:inst.OUT_A[22]
OUT_A[23] <= register_32bit:inst.OUT_A[23]
OUT_A[24] <= register_32bit:inst.OUT_A[24]
OUT_A[25] <= register_32bit:inst.OUT_A[25]
OUT_A[26] <= register_32bit:inst.OUT_A[26]
OUT_A[27] <= register_32bit:inst.OUT_A[27]
OUT_A[28] <= register_32bit:inst.OUT_A[28]
OUT_A[29] <= register_32bit:inst.OUT_A[29]
OUT_A[30] <= register_32bit:inst.OUT_A[30]
OUT_A[31] <= register_32bit:inst.OUT_A[31]
LOAD => register_32bit:inst.LOAD
CLOCK => register_32bit:inst.CLOCK
MIR[0] => inst3.IN0
MIR[1] => inst3.IN2
MIR[2] => inst3.IN1
MIR[3] => inst4.IN0
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => register_32bit:inst.WRITE_ENABLE
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
INPUT_A[0] => register_32bit:inst.INPUT_A[0]
INPUT_A[1] => register_32bit:inst.INPUT_A[1]
INPUT_A[2] => register_32bit:inst.INPUT_A[2]
INPUT_A[3] => register_32bit:inst.INPUT_A[3]
INPUT_A[4] => register_32bit:inst.INPUT_A[4]
INPUT_A[5] => register_32bit:inst.INPUT_A[5]
INPUT_A[6] => register_32bit:inst.INPUT_A[6]
INPUT_A[7] => register_32bit:inst.INPUT_A[7]
INPUT_A[8] => register_32bit:inst.INPUT_A[8]
INPUT_A[9] => register_32bit:inst.INPUT_A[9]
INPUT_A[10] => register_32bit:inst.INPUT_A[10]
INPUT_A[11] => register_32bit:inst.INPUT_A[11]
INPUT_A[12] => register_32bit:inst.INPUT_A[12]
INPUT_A[13] => register_32bit:inst.INPUT_A[13]
INPUT_A[14] => register_32bit:inst.INPUT_A[14]
INPUT_A[15] => register_32bit:inst.INPUT_A[15]
INPUT_A[16] => register_32bit:inst.INPUT_A[16]
INPUT_A[17] => register_32bit:inst.INPUT_A[17]
INPUT_A[18] => register_32bit:inst.INPUT_A[18]
INPUT_A[19] => register_32bit:inst.INPUT_A[19]
INPUT_A[20] => register_32bit:inst.INPUT_A[20]
INPUT_A[21] => register_32bit:inst.INPUT_A[21]
INPUT_A[22] => register_32bit:inst.INPUT_A[22]
INPUT_A[23] => register_32bit:inst.INPUT_A[23]
INPUT_A[24] => register_32bit:inst.INPUT_A[24]
INPUT_A[25] => register_32bit:inst.INPUT_A[25]
INPUT_A[26] => register_32bit:inst.INPUT_A[26]
INPUT_A[27] => register_32bit:inst.INPUT_A[27]
INPUT_A[28] => register_32bit:inst.INPUT_A[28]
INPUT_A[29] => register_32bit:inst.INPUT_A[29]
INPUT_A[30] => register_32bit:inst.INPUT_A[30]
INPUT_A[31] => register_32bit:inst.INPUT_A[31]


|CPU|DATA_PATH:inst|BANK_REGS:inst17|OPC:inst10|register_32bit:inst
OUT_A[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[8] <= inst9[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[9] <= inst9[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[10] <= inst9[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[11] <= inst9[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[12] <= inst9[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[13] <= inst9[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[14] <= inst9[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[15] <= inst9[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[16] <= inst9[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[17] <= inst9[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[18] <= inst9[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[19] <= inst9[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[20] <= inst9[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[21] <= inst9[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[22] <= inst9[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[23] <= inst9[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[24] <= inst9[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[25] <= inst9[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[26] <= inst9[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[27] <= inst9[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[28] <= inst9[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[29] <= inst9[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[30] <= inst9[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_A[31] <= inst9[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => register_8bit:inst.LOAD
LOAD => register_8bit:inst1.LOAD
LOAD => register_8bit:inst2.LOAD
LOAD => register_8bit:inst3.LOAD
CLOCK => inst8.IN0
WRITE_ENABLE => inst8.IN1
INPUT_B[0] => inst5[0].IN0
INPUT_B[1] => inst5[1].IN0
INPUT_B[2] => inst5[2].IN0
INPUT_B[3] => inst5[3].IN0
INPUT_B[4] => inst5[4].IN0
INPUT_B[5] => inst5[5].IN0
INPUT_B[6] => inst5[6].IN0
INPUT_B[7] => inst5[7].IN0
INPUT_B[8] => inst5[8].IN0
INPUT_B[9] => inst5[9].IN0
INPUT_B[10] => inst5[10].IN0
INPUT_B[11] => inst5[11].IN0
INPUT_B[12] => inst5[12].IN0
INPUT_B[13] => inst5[13].IN0
INPUT_B[14] => inst5[14].IN0
INPUT_B[15] => inst5[15].IN0
INPUT_B[16] => inst5[16].IN0
INPUT_B[17] => inst5[17].IN0
INPUT_B[18] => inst5[18].IN0
INPUT_B[19] => inst5[19].IN0
INPUT_B[20] => inst5[20].IN0
INPUT_B[21] => inst5[21].IN0
INPUT_B[22] => inst5[22].IN0
INPUT_B[23] => inst5[23].IN0
INPUT_B[24] => inst5[24].IN0
INPUT_B[25] => inst5[25].IN0
INPUT_B[26] => inst5[26].IN0
INPUT_B[27] => inst5[27].IN0
INPUT_B[28] => inst5[28].IN0
INPUT_B[29] => inst5[29].IN0
INPUT_B[30] => inst5[30].IN0
INPUT_B[31] => inst5[31].IN0
INPUT_SELECT => inst6.IN0
INPUT_SELECT => inst4[31].IN1
INPUT_SELECT => inst4[30].IN1
INPUT_SELECT => inst4[29].IN1
INPUT_SELECT => inst4[28].IN1
INPUT_SELECT => inst4[27].IN1
INPUT_SELECT => inst4[26].IN1
INPUT_SELECT => inst4[25].IN1
INPUT_SELECT => inst4[24].IN1
INPUT_SELECT => inst4[23].IN1
INPUT_SELECT => inst4[22].IN1
INPUT_SELECT => inst4[21].IN1
INPUT_SELECT => inst4[20].IN1
INPUT_SELECT => inst4[19].IN1
INPUT_SELECT => inst4[18].IN1
INPUT_SELECT => inst4[17].IN1
INPUT_SELECT => inst4[16].IN1
INPUT_SELECT => inst4[15].IN1
INPUT_SELECT => inst4[14].IN1
INPUT_SELECT => inst4[13].IN1
INPUT_SELECT => inst4[12].IN1
INPUT_SELECT => inst4[11].IN1
INPUT_SELECT => inst4[10].IN1
INPUT_SELECT => inst4[9].IN1
INPUT_SELECT => inst4[8].IN1
INPUT_SELECT => inst4[7].IN1
INPUT_SELECT => inst4[6].IN1
INPUT_SELECT => inst4[5].IN1
INPUT_SELECT => inst4[4].IN1
INPUT_SELECT => inst4[3].IN1
INPUT_SELECT => inst4[2].IN1
INPUT_SELECT => inst4[1].IN1
INPUT_SELECT => inst4[0].IN1
INPUT_A[0] => inst4[0].IN0
INPUT_A[1] => inst4[1].IN0
INPUT_A[2] => inst4[2].IN0
INPUT_A[3] => inst4[3].IN0
INPUT_A[4] => inst4[4].IN0
INPUT_A[5] => inst4[5].IN0
INPUT_A[6] => inst4[6].IN0
INPUT_A[7] => inst4[7].IN0
INPUT_A[8] => inst4[8].IN0
INPUT_A[9] => inst4[9].IN0
INPUT_A[10] => inst4[10].IN0
INPUT_A[11] => inst4[11].IN0
INPUT_A[12] => inst4[12].IN0
INPUT_A[13] => inst4[13].IN0
INPUT_A[14] => inst4[14].IN0
INPUT_A[15] => inst4[15].IN0
INPUT_A[16] => inst4[16].IN0
INPUT_A[17] => inst4[17].IN0
INPUT_A[18] => inst4[18].IN0
INPUT_A[19] => inst4[19].IN0
INPUT_A[20] => inst4[20].IN0
INPUT_A[21] => inst4[21].IN0
INPUT_A[22] => inst4[22].IN0
INPUT_A[23] => inst4[23].IN0
INPUT_A[24] => inst4[24].IN0
INPUT_A[25] => inst4[25].IN0
INPUT_A[26] => inst4[26].IN0
INPUT_A[27] => inst4[27].IN0
INPUT_A[28] => inst4[28].IN0
INPUT_A[29] => inst4[29].IN0
INPUT_A[30] => inst4[30].IN0
INPUT_A[31] => inst4[31].IN0
IN_LOAD[0] => register_8bit:inst.IN_LOAD[0]
IN_LOAD[1] => register_8bit:inst.IN_LOAD[1]
IN_LOAD[2] => register_8bit:inst.IN_LOAD[2]
IN_LOAD[3] => register_8bit:inst.IN_LOAD[3]
IN_LOAD[4] => register_8bit:inst.IN_LOAD[4]
IN_LOAD[5] => register_8bit:inst.IN_LOAD[5]
IN_LOAD[6] => register_8bit:inst.IN_LOAD[6]
IN_LOAD[7] => register_8bit:inst.IN_LOAD[7]
IN_LOAD[8] => register_8bit:inst1.IN_LOAD[0]
IN_LOAD[9] => register_8bit:inst1.IN_LOAD[1]
IN_LOAD[10] => register_8bit:inst1.IN_LOAD[2]
IN_LOAD[11] => register_8bit:inst1.IN_LOAD[3]
IN_LOAD[12] => register_8bit:inst1.IN_LOAD[4]
IN_LOAD[13] => register_8bit:inst1.IN_LOAD[5]
IN_LOAD[14] => register_8bit:inst1.IN_LOAD[6]
IN_LOAD[15] => register_8bit:inst1.IN_LOAD[7]
IN_LOAD[16] => register_8bit:inst2.IN_LOAD[0]
IN_LOAD[17] => register_8bit:inst2.IN_LOAD[1]
IN_LOAD[18] => register_8bit:inst2.IN_LOAD[2]
IN_LOAD[19] => register_8bit:inst2.IN_LOAD[3]
IN_LOAD[20] => register_8bit:inst2.IN_LOAD[4]
IN_LOAD[21] => register_8bit:inst2.IN_LOAD[5]
IN_LOAD[22] => register_8bit:inst2.IN_LOAD[6]
IN_LOAD[23] => register_8bit:inst2.IN_LOAD[7]
IN_LOAD[24] => register_8bit:inst3.IN_LOAD[0]
IN_LOAD[25] => register_8bit:inst3.IN_LOAD[1]
IN_LOAD[26] => register_8bit:inst3.IN_LOAD[2]
IN_LOAD[27] => register_8bit:inst3.IN_LOAD[3]
IN_LOAD[28] => register_8bit:inst3.IN_LOAD[4]
IN_LOAD[29] => register_8bit:inst3.IN_LOAD[5]
IN_LOAD[30] => register_8bit:inst3.IN_LOAD[6]
IN_LOAD[31] => register_8bit:inst3.IN_LOAD[7]
OUT_A_ENABLE => inst9[31].OE
OUT_A_ENABLE => inst9[30].OE
OUT_A_ENABLE => inst9[29].OE
OUT_A_ENABLE => inst9[28].OE
OUT_A_ENABLE => inst9[27].OE
OUT_A_ENABLE => inst9[26].OE
OUT_A_ENABLE => inst9[25].OE
OUT_A_ENABLE => inst9[24].OE
OUT_A_ENABLE => inst9[23].OE
OUT_A_ENABLE => inst9[22].OE
OUT_A_ENABLE => inst9[21].OE
OUT_A_ENABLE => inst9[20].OE
OUT_A_ENABLE => inst9[19].OE
OUT_A_ENABLE => inst9[18].OE
OUT_A_ENABLE => inst9[17].OE
OUT_A_ENABLE => inst9[16].OE
OUT_A_ENABLE => inst9[15].OE
OUT_A_ENABLE => inst9[14].OE
OUT_A_ENABLE => inst9[13].OE
OUT_A_ENABLE => inst9[12].OE
OUT_A_ENABLE => inst9[11].OE
OUT_A_ENABLE => inst9[10].OE
OUT_A_ENABLE => inst9[9].OE
OUT_A_ENABLE => inst9[8].OE
OUT_A_ENABLE => inst9[7].OE
OUT_A_ENABLE => inst9[6].OE
OUT_A_ENABLE => inst9[5].OE
OUT_A_ENABLE => inst9[4].OE
OUT_A_ENABLE => inst9[3].OE
OUT_A_ENABLE => inst9[2].OE
OUT_A_ENABLE => inst9[1].OE
OUT_A_ENABLE => inst9[0].OE
OUT_B[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_B_ENABLE => inst10[31].OE
OUT_B_ENABLE => inst10[30].OE
OUT_B_ENABLE => inst10[29].OE
OUT_B_ENABLE => inst10[28].OE
OUT_B_ENABLE => inst10[27].OE
OUT_B_ENABLE => inst10[26].OE
OUT_B_ENABLE => inst10[25].OE
OUT_B_ENABLE => inst10[24].OE
OUT_B_ENABLE => inst10[23].OE
OUT_B_ENABLE => inst10[22].OE
OUT_B_ENABLE => inst10[21].OE
OUT_B_ENABLE => inst10[20].OE
OUT_B_ENABLE => inst10[19].OE
OUT_B_ENABLE => inst10[18].OE
OUT_B_ENABLE => inst10[17].OE
OUT_B_ENABLE => inst10[16].OE
OUT_B_ENABLE => inst10[15].OE
OUT_B_ENABLE => inst10[14].OE
OUT_B_ENABLE => inst10[13].OE
OUT_B_ENABLE => inst10[12].OE
OUT_B_ENABLE => inst10[11].OE
OUT_B_ENABLE => inst10[10].OE
OUT_B_ENABLE => inst10[9].OE
OUT_B_ENABLE => inst10[8].OE
OUT_B_ENABLE => inst10[7].OE
OUT_B_ENABLE => inst10[6].OE
OUT_B_ENABLE => inst10[5].OE
OUT_B_ENABLE => inst10[4].OE
OUT_B_ENABLE => inst10[3].OE
OUT_B_ENABLE => inst10[2].OE
OUT_B_ENABLE => inst10[1].OE
OUT_B_ENABLE => inst10[0].OE


|CPU|DATA_PATH:inst|BANK_REGS:inst17|OPC:inst10|register_32bit:inst|register_8bit:inst
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|OPC:inst10|register_32bit:inst|register_8bit:inst1
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|OPC:inst10|register_32bit:inst|register_8bit:inst2
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


|CPU|DATA_PATH:inst|BANK_REGS:inst17|OPC:inst10|register_32bit:inst|register_8bit:inst3
OUT[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst4.IN0
LOAD => inst3.IN0
LOAD => inst7.IN0
LOAD => inst6.IN0
LOAD => inst10.IN0
LOAD => inst9.IN0
LOAD => inst14.IN0
LOAD => inst13.IN0
LOAD => inst18.IN0
LOAD => inst17.IN0
LOAD => inst22.IN0
LOAD => inst21.IN0
LOAD => inst26.IN0
LOAD => inst25.IN0
LOAD => inst30.IN0
LOAD => inst29.IN0
IN_LOAD[0] => inst31.IN0
IN_LOAD[0] => inst29.IN1
IN_LOAD[1] => inst27.IN0
IN_LOAD[1] => inst25.IN1
IN_LOAD[2] => inst23.IN0
IN_LOAD[2] => inst21.IN1
IN_LOAD[3] => inst19.IN0
IN_LOAD[3] => inst17.IN1
IN_LOAD[4] => inst15.IN0
IN_LOAD[4] => inst13.IN1
IN_LOAD[5] => inst11.IN0
IN_LOAD[5] => inst9.IN1
IN_LOAD[6] => inst8.IN0
IN_LOAD[6] => inst6.IN1
IN_LOAD[7] => inst5.IN0
IN_LOAD[7] => inst3.IN1
CLOCK => inst.CLK
CLOCK => inst1.CLK
CLOCK => inst2.CLK
CLOCK => inst12.CLK
CLOCK => inst16.CLK
CLOCK => inst20.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
IN[0] => inst28.DATAIN
IN[1] => inst24.DATAIN
IN[2] => inst20.DATAIN
IN[3] => inst16.DATAIN
IN[4] => inst12.DATAIN
IN[5] => inst2.DATAIN
IN[6] => inst1.DATAIN
IN[7] => inst.DATAIN


