
// Copyright 2024-present the vsag project
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#if defined(ENABLE_AVX)
#include <immintrin.h>
#endif

#include <cmath>
#include <cstdint>

#include "simd.h"

#define PORTABLE_ALIGN32 __attribute__((aligned(32)))
#define PORTABLE_ALIGN64 __attribute__((aligned(64)))

namespace vsag::avx {

float
L2Sqr(const void* pVect1v, const void* pVect2v, const void* qty_ptr) {
    auto* pVect1 = (float*)pVect1v;
    auto* pVect2 = (float*)pVect2v;
    auto qty = *((uint64_t*)qty_ptr);
    return avx::FP32ComputeL2Sqr(pVect1, pVect2, qty);
}

float
InnerProduct(const void* pVect1v, const void* pVect2v, const void* qty_ptr) {
    auto* pVect1 = (float*)pVect1v;
    auto* pVect2 = (float*)pVect2v;
    auto qty = *((uint64_t*)qty_ptr);
    return avx::FP32ComputeIP(pVect1, pVect2, qty);
}

float
InnerProductDistance(const void* pVect1, const void* pVect2, const void* qty_ptr) {
    return 1.0f - avx::InnerProduct(pVect1, pVect2, qty_ptr);
}

float
INT8L2Sqr(const void* pVect1v, const void* pVect2v, const void* qty_ptr) {
    auto* pVect1 = (int8_t*)pVect1v;
    auto* pVect2 = (int8_t*)pVect2v;
    auto qty = *((uint64_t*)qty_ptr);
    return avx::INT8ComputeL2Sqr(pVect1, pVect2, qty);
}

float
INT8InnerProduct(const void* pVect1v, const void* pVect2v, const void* qty_ptr) {
    auto* pVect1 = (int8_t*)pVect1v;
    auto* pVect2 = (int8_t*)pVect2v;
    auto qty = *((size_t*)qty_ptr);
    return avx::INT8ComputeIP(pVect1, pVect2, qty);
}

float
INT8InnerProductDistance(const void* pVect1v, const void* pVect2v, const void* qty_ptr) {
    return -avx::INT8InnerProduct(pVect1v, pVect2v, qty_ptr);
}

void
PQDistanceFloat256(const void* single_dim_centers, float single_dim_val, void* result) {
#if defined(ENABLE_AVX)
    auto* float_centers = (const float*)single_dim_centers;
    auto* float_result = (float*)result;
    for (uint64_t idx = 0; idx < 256; idx += 8) {
        __m256 v_centers_dim = _mm256_loadu_ps(float_centers + idx);
        __m256 v_query_vec = _mm256_set1_ps(single_dim_val);
        __m256 v_diff = _mm256_sub_ps(v_centers_dim, v_query_vec);
        __m256 v_diff_sq = _mm256_mul_ps(v_diff, v_diff);
        __m256 v_chunk_dists = _mm256_loadu_ps(&float_result[idx]);
        v_chunk_dists = _mm256_add_ps(v_chunk_dists, v_diff_sq);
        _mm256_storeu_ps(&float_result[idx], v_chunk_dists);
    }
#else
    return sse::PQDistanceFloat256(single_dim_centers, single_dim_val, result);
#endif
}

void
Prefetch(const void* data) {
    sse::Prefetch(data);
}

#if defined(ENABLE_AVX)
__inline __m256i __attribute__((__always_inline__)) load_8_char_and_convert(const uint8_t* data) {
    __m128i first_8 =
        _mm_set_epi8(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, data[3], data[2], data[1], data[0]);
    __m128i second_8 =
        _mm_set_epi8(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, data[7], data[6], data[5], data[4]);
    __m128i first_32 = _mm_cvtepu8_epi32(first_8);
    __m128i second_32 = _mm_cvtepu8_epi32(second_8);
    return _mm256_set_m128i(second_32, first_32);
}
#endif

float
FP32ComputeIP(const float* RESTRICT query, const float* RESTRICT codes, uint64_t dim) {
#if defined(ENABLE_AVX)
    const uint32_t n = dim / 8;
    if (n == 0) {
        return sse::FP32ComputeIP(query, codes, dim);
    }
    // process 8 floats at a time
    __m256 sum = _mm256_setzero_ps();  // initialize to 0
    for (int i = 0; i < n; ++i) {
        __m256 a = _mm256_loadu_ps(query + i * 8);      // load 8 floats from memory
        __m256 b = _mm256_loadu_ps(codes + i * 8);      // load 8 floats from memory
        sum = _mm256_add_ps(sum, _mm256_mul_ps(a, b));  // accumulate the product
    }
    alignas(32) float result[8];
    _mm256_store_ps(result, sum);  // store the accumulated result into an array
    float ip = result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];  // calculate the sum of the accumulated results
    ip += sse::FP32ComputeIP(query + n * 8, codes + n * 8, dim - n * 8);
    return ip;
#else
    return sse::FP32ComputeIP(query, codes, dim);
#endif
}

float
FP32ComputeL2Sqr(const float* RESTRICT query, const float* RESTRICT codes, uint64_t dim) {
#if defined(ENABLE_AVX)
    const int n = dim / 8;
    if (n == 0) {
        return sse::FP32ComputeL2Sqr(query, codes, dim);
    }
    // process 8 floats at a time
    __m256 sum = _mm256_setzero_ps();  // initialize to 0
    for (int i = 0; i < n; ++i) {
        __m256 a = _mm256_loadu_ps(query + i * 8);            // load 8 floats from memory
        __m256 b = _mm256_loadu_ps(codes + i * 8);            // load 8 floats from memory
        __m256 diff = _mm256_sub_ps(a, b);                    // calculate the difference
        sum = _mm256_add_ps(sum, _mm256_mul_ps(diff, diff));  // accumulate the squared difference
    }
    alignas(32) float result[8];
    _mm256_store_ps(result, sum);  // store the accumulated result into an array
    float l2 = result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];  // calculate the sum of the accumulated results
    l2 += sse::FP32ComputeL2Sqr(query + n * 8, codes + n * 8, dim - n * 8);
    return l2;
#else
    return sse::FP32ComputeL2Sqr(query, codes, dim);
#endif
}

void
FP32ComputeIPBatch4(const float* RESTRICT query,
                    uint64_t dim,
                    const float* RESTRICT codes1,
                    const float* RESTRICT codes2,
                    const float* RESTRICT codes3,
                    const float* RESTRICT codes4,
                    float& result1,
                    float& result2,
                    float& result3,
                    float& result4) {
#if defined(ENABLE_AVX)
    if (dim < 8) {
        return sse::FP32ComputeIPBatch4(
            query, dim, codes1, codes2, codes3, codes4, result1, result2, result3, result4);
    }
    __m256 sum1 = _mm256_setzero_ps();
    __m256 sum2 = _mm256_setzero_ps();
    __m256 sum3 = _mm256_setzero_ps();
    __m256 sum4 = _mm256_setzero_ps();
    int i = 0;
    for (; i + 7 < dim; i += 8) {
        __m256 q = _mm256_loadu_ps(query + i);
        __m256 c1 = _mm256_loadu_ps(codes1 + i);
        __m256 c2 = _mm256_loadu_ps(codes2 + i);
        __m256 c3 = _mm256_loadu_ps(codes3 + i);
        __m256 c4 = _mm256_loadu_ps(codes4 + i);
        sum1 = _mm256_add_ps(sum1, _mm256_mul_ps(q, c1));
        sum2 = _mm256_add_ps(sum2, _mm256_mul_ps(q, c2));
        sum3 = _mm256_add_ps(sum3, _mm256_mul_ps(q, c3));
        sum4 = _mm256_add_ps(sum4, _mm256_mul_ps(q, c4));
    }
    alignas(32) float result[8];
    _mm256_store_ps(result, sum1);
    result1 += result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];
    _mm256_store_ps(result, sum2);
    result2 += result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];
    _mm256_store_ps(result, sum3);
    result3 += result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];
    _mm256_store_ps(result, sum4);
    result4 += result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];

    if (i < dim) {
        sse::FP32ComputeIPBatch4(query + i,
                                 dim - i,
                                 codes1 + i,
                                 codes2 + i,
                                 codes3 + i,
                                 codes4 + i,
                                 result1,
                                 result2,
                                 result3,
                                 result4);
    }
#else
    return sse::FP32ComputeIPBatch4(
        query, dim, codes1, codes2, codes3, codes4, result1, result2, result3, result4);
#endif
}

void
FP32ComputeL2SqrBatch4(const float* RESTRICT query,
                       uint64_t dim,
                       const float* RESTRICT codes1,
                       const float* RESTRICT codes2,
                       const float* RESTRICT codes3,
                       const float* RESTRICT codes4,
                       float& result1,
                       float& result2,
                       float& result3,
                       float& result4) {
#if defined(ENABLE_AVX)
    if (dim < 8) {
        return sse::FP32ComputeL2SqrBatch4(
            query, dim, codes1, codes2, codes3, codes4, result1, result2, result3, result4);
    }
    __m256 sum1 = _mm256_setzero_ps();
    __m256 sum2 = _mm256_setzero_ps();
    __m256 sum3 = _mm256_setzero_ps();
    __m256 sum4 = _mm256_setzero_ps();
    int i = 0;
    for (; i + 7 < dim; i += 8) {
        __m256 q = _mm256_loadu_ps(query + i);
        __m256 c1 = _mm256_loadu_ps(codes1 + i);
        __m256 c2 = _mm256_loadu_ps(codes2 + i);
        __m256 c3 = _mm256_loadu_ps(codes3 + i);
        __m256 c4 = _mm256_loadu_ps(codes4 + i);
        __m256 diff1 = _mm256_sub_ps(q, c1);
        __m256 diff2 = _mm256_sub_ps(q, c2);
        __m256 diff3 = _mm256_sub_ps(q, c3);
        __m256 diff4 = _mm256_sub_ps(q, c4);
        sum1 = _mm256_add_ps(sum1, _mm256_mul_ps(diff1, diff1));
        sum2 = _mm256_add_ps(sum2, _mm256_mul_ps(diff2, diff2));
        sum3 = _mm256_add_ps(sum3, _mm256_mul_ps(diff3, diff3));
        sum4 = _mm256_add_ps(sum4, _mm256_mul_ps(diff4, diff4));
    }
    alignas(32) float result[8];
    _mm256_store_ps(result, sum1);
    result1 += result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];
    _mm256_store_ps(result, sum2);
    result2 += result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];
    _mm256_store_ps(result, sum3);
    result3 += result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];
    _mm256_store_ps(result, sum4);
    result4 += result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];
    if (i < dim) {
        sse::FP32ComputeL2SqrBatch4(query + i,
                                    dim - i,
                                    codes1 + i,
                                    codes2 + i,
                                    codes3 + i,
                                    codes4 + i,
                                    result1,
                                    result2,
                                    result3,
                                    result4);
    }
#else
    return sse::FP32ComputeL2SqrBatch4(
        query, dim, codes1, codes2, codes3, codes4, result1, result2, result3, result4);
#endif
}

void
FP32Sub(const float* x, const float* y, float* z, uint64_t dim) {
#if defined(ENABLE_AVX)
    if (dim < 8) {
        return sse::FP32Sub(x, y, z, dim);
    }
    int i = 0;
    for (; i + 7 < dim; i += 8) {
        __m256 a = _mm256_loadu_ps(x + i);
        __m256 b = _mm256_loadu_ps(y + i);
        __m256 c = _mm256_sub_ps(a, b);
        _mm256_storeu_ps(z + i, c);
    }
    if (i < dim) {
        sse::FP32Sub(x + i, y + i, z + i, dim - i);
    }
#else
    sse::FP32Sub(x, y, z, dim);
#endif
}

void
FP32Add(const float* x, const float* y, float* z, uint64_t dim) {
#if defined(ENABLE_AVX)
    if (dim < 8) {
        return sse::FP32Add(x, y, z, dim);
    }
    int i = 0;
    for (; i + 7 < dim; i += 8) {
        __m256 a = _mm256_loadu_ps(x + i);
        __m256 b = _mm256_loadu_ps(y + i);
        __m256 c = _mm256_add_ps(a, b);
        _mm256_storeu_ps(z + i, c);
    }
    if (i < dim) {
        sse::FP32Add(x + i, y + i, z + i, dim - i);
    }
#else
    sse::FP32Add(x, y, z, dim);
#endif
}

void
FP32Mul(const float* x, const float* y, float* z, uint64_t dim) {
#if defined(ENABLE_AVX)
    if (dim < 8) {
        return sse::FP32Mul(x, y, z, dim);
    }
    int i = 0;
    for (; i + 7 < dim; i += 8) {
        __m256 a = _mm256_loadu_ps(x + i);
        __m256 b = _mm256_loadu_ps(y + i);
        __m256 c = _mm256_mul_ps(a, b);
        _mm256_storeu_ps(z + i, c);
    }
    if (i < dim) {
        sse::FP32Mul(x + i, y + i, z + i, dim - i);
    }
#else
    sse::FP32Mul(x, y, z, dim);
#endif
}

void
FP32Div(const float* x, const float* y, float* z, uint64_t dim) {
#if defined(ENABLE_AVX)
    if (dim < 8) {
        return sse::FP32Div(x, y, z, dim);
    }
    int i = 0;
    for (; i + 7 < dim; i += 8) {
        __m256 a = _mm256_loadu_ps(x + i);
        __m256 b = _mm256_loadu_ps(y + i);
        __m256 c = _mm256_div_ps(a, b);
        _mm256_storeu_ps(z + i, c);
    }
    if (i < dim) {
        sse::FP32Div(x + i, y + i, z + i, dim - i);
    }
#else
    sse::FP32Div(x, y, z, dim);
#endif
}

float
FP32ReduceAdd(const float* x, uint64_t dim) {
    return sse::FP32ReduceAdd(x, dim);
}

#if defined(ENABLE_AVX)
__inline __m256i __attribute__((__always_inline__)) load_8_short(const uint16_t* data) {
    return _mm256_set_epi16(data[7],
                            0,
                            data[6],
                            0,
                            data[5],
                            0,
                            data[4],
                            0,
                            data[3],
                            0,
                            data[2],
                            0,
                            data[1],
                            0,
                            data[0],
                            0);
}
#endif

float
BF16ComputeIP(const uint8_t* RESTRICT query, const uint8_t* RESTRICT codes, uint64_t dim) {
#if defined(ENABLE_AVX)
    // Initialize the sum to 0
    __m256 sum = _mm256_setzero_ps();
    const auto* query_bf16 = (const uint16_t*)(query);
    const auto* codes_bf16 = (const uint16_t*)(codes);

    // Process the data in 128-bit chunks
    uint64_t i = 0;
    for (; i + 7 < dim; i += 8) {
        // Load data into registers
        __m256i query_shift = load_8_short(query_bf16 + i);
        __m256 query_float = _mm256_castsi256_ps(query_shift);

        // Load data into registers
        __m256i code_shift = load_8_short(codes_bf16 + i);
        __m256 code_float = _mm256_castsi256_ps(code_shift);

        __m256 val = _mm256_mul_ps(code_float, query_float);
        sum = _mm256_add_ps(sum, val);
    }

    alignas(32) float result[8];
    _mm256_store_ps(result, sum);  // store the accumulated result into an array
    float ip = result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];  // calculate the sum of the accumulated results

    return ip + sse::BF16ComputeIP(query + i * 2, codes + i * 2, dim - i);
#else
    return sse::BF16ComputeIP(query, codes, dim);
#endif
}

float
BF16ComputeL2Sqr(const uint8_t* RESTRICT query, const uint8_t* RESTRICT codes, uint64_t dim) {
#if defined(ENABLE_AVX)
    // Initialize the sum to 0
    __m256 sum = _mm256_setzero_ps();
    const auto* query_bf16 = (const uint16_t*)(query);
    const auto* codes_bf16 = (const uint16_t*)(codes);

    // Process the data in 128-bit chunks
    uint64_t i = 0;
    for (; i + 7 < dim; i += 8) {
        // Load data into registers
        __m256i query_shift = load_8_short(query_bf16 + i);
        __m256 query_float = _mm256_castsi256_ps(query_shift);

        // Load data into registers
        __m256i code_shift = load_8_short(codes_bf16 + i);
        __m256 code_float = _mm256_castsi256_ps(code_shift);

        __m256 diff = _mm256_sub_ps(code_float, query_float);
        __m256 val = _mm256_mul_ps(diff, diff);
        sum = _mm256_add_ps(sum, val);
    }

    alignas(32) float result[8];
    _mm256_store_ps(result, sum);  // store the accumulated result into an array
    float l2 = result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];  // calculate the sum of the accumulated results

    return l2 + sse::BF16ComputeL2Sqr(query + i * 2, codes + i * 2, dim - i);
#else
    return sse::BF16ComputeL2Sqr(query, codes, dim);
#endif
}

float
FP16ComputeIP(const uint8_t* RESTRICT query, const uint8_t* RESTRICT codes, uint64_t dim) {
#if defined(ENABLE_AVX)
    // Initialize the sum to 0
    __m256 sum = _mm256_setzero_ps();
    const auto* query_fp16 = (const uint16_t*)(query);
    const auto* codes_fp16 = (const uint16_t*)(codes);

    // Process the data in 128-bit chunks
    uint64_t i = 0;
    for (; i + 7 < dim; i += 8) {
        // Load data into registers
        __m128i query_load = _mm_loadu_si128(reinterpret_cast<const __m128i*>(query_fp16 + i));
        __m256 query_float = _mm256_cvtph_ps(query_load);

        // Load data into registers
        __m128i code_load = _mm_loadu_si128(reinterpret_cast<const __m128i*>(codes_fp16 + i));
        __m256 code_float = _mm256_cvtph_ps(code_load);

        __m256 val = _mm256_mul_ps(code_float, query_float);
        sum = _mm256_add_ps(sum, val);
    }

    alignas(32) float result[8];
    _mm256_store_ps(result, sum);  // store the accumulated result into an array
    float ip = result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];  // calculate the sum of the accumulated results

    return ip + sse::FP16ComputeIP(query + i * 2, codes + i * 2, dim - i);
#else
    return sse::FP16ComputeIP(query, codes, dim);
#endif
}

float
FP16ComputeL2Sqr(const uint8_t* RESTRICT query, const uint8_t* RESTRICT codes, uint64_t dim) {
#if defined(ENABLE_AVX)
    // Initialize the sum to 0
    __m256 sum = _mm256_setzero_ps();
    const auto* query_fp16 = (const uint16_t*)(query);
    const auto* codes_fp16 = (const uint16_t*)(codes);

    // Process the data in 128-bit chunks
    uint64_t i = 0;
    for (; i + 7 < dim; i += 8) {
        // Load data into registers
        __m128i query_load = _mm_loadu_si128(reinterpret_cast<const __m128i*>(query_fp16 + i));
        __m256 query_float = _mm256_cvtph_ps(query_load);

        // Load data into registers
        __m128i code_load = _mm_loadu_si128(reinterpret_cast<const __m128i*>(codes_fp16 + i));
        __m256 code_float = _mm256_cvtph_ps(code_load);

        __m256 diff = _mm256_sub_ps(code_float, query_float);
        __m256 val = _mm256_mul_ps(diff, diff);
        sum = _mm256_add_ps(sum, val);
    }

    alignas(32) float result[8];
    _mm256_store_ps(result, sum);  // store the accumulated result into an array
    float l2 = result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] +
               result[7];  // calculate the sum of the accumulated results

    return l2 + sse::FP16ComputeL2Sqr(query + i * 2, codes + i * 2, dim - i);
#else
    return sse::FP16ComputeL2Sqr(query, codes, dim);
#endif
}

float
INT8ComputeL2Sqr(const int8_t* RESTRICT query, const int8_t* RESTRICT codes, uint64_t dim) {
#if defined(ENABLE_AVX)
    // TODO: impl based on AVX
    return sse::INT8ComputeL2Sqr(query, codes, dim);
#else
    return sse::INT8ComputeL2Sqr(query, codes, dim);
#endif
}

float
INT8ComputeIP(const int8_t* RESTRICT query, const int8_t* RESTRICT codes, uint64_t dim) {
#if defined(ENABLE_AVX)
    return sse::INT8ComputeIP(query, codes, dim);
#else
    return sse::INT8ComputeIP(query, codes, dim);
#endif
}

float
SQ8ComputeIP(const float* RESTRICT query,
             const uint8_t* RESTRICT codes,
             const float* RESTRICT lower_bound,
             const float* RESTRICT diff,
             uint64_t dim) {
#if defined(ENABLE_AVX)
    __m256 sum = _mm256_setzero_ps();
    uint64_t i = 0;

    for (; i + 7 < dim; i += 8) {
        __m256i code_values = load_8_char_and_convert(codes + i);
        __m256 code_floats = _mm256_cvtepi32_ps(code_values);
        __m256 query_values = _mm256_loadu_ps(query + i);
        __m256 diff_values = _mm256_loadu_ps(diff + i);
        __m256 lower_bound_values = _mm256_loadu_ps(lower_bound + i);

        __m256 scaled_codes =
            _mm256_mul_ps(_mm256_div_ps(code_floats, _mm256_set1_ps(255.0f)), diff_values);
        __m256 adjusted_codes = _mm256_add_ps(scaled_codes, lower_bound_values);
        __m256 val = _mm256_mul_ps(query_values, adjusted_codes);
        sum = _mm256_add_ps(sum, val);
    }

    __m128 sum_high = _mm256_extractf128_ps(sum, 1);
    __m128 sum_low = _mm256_castps256_ps128(sum);
    __m128 sum_final = _mm_add_ps(sum_low, sum_high);

    alignas(16) float result[4];
    _mm_store_ps(result, sum_final);
    float finalResult = result[0] + result[1] + result[2] + result[3];

    // Process the remaining elements recursively
    finalResult += sse::SQ8ComputeIP(query + i, codes + i, lower_bound + i, diff + i, dim - i);
    return finalResult;
#else
    return sse::SQ8ComputeIP(query, codes, lower_bound, diff, dim);
#endif
}

float
SQ8ComputeL2Sqr(const float* RESTRICT query,
                const uint8_t* RESTRICT codes,
                const float* RESTRICT lower_bound,
                const float* RESTRICT diff,
                uint64_t dim) {
#if defined(ENABLE_AVX)
    __m256 sum = _mm256_setzero_ps();
    uint64_t i = 0;

    for (; i + 7 < dim; i += 8) {
        // Load data into registers
        __m256i code_values = load_8_char_and_convert(codes + i);
        __m256 code_floats = _mm256_div_ps(_mm256_cvtepi32_ps(code_values), _mm256_set1_ps(255.0f));
        __m256 diff_values = _mm256_loadu_ps(diff + i);
        __m256 lower_bound_values = _mm256_loadu_ps(lower_bound + i);
        __m256 query_values = _mm256_loadu_ps(query + i);

        // Perform calculations
        __m256 scaled_codes = _mm256_mul_ps(code_floats, diff_values);
        scaled_codes = _mm256_add_ps(scaled_codes, lower_bound_values);
        __m256 val = _mm256_sub_ps(query_values, scaled_codes);
        val = _mm256_mul_ps(val, val);
        sum = _mm256_add_ps(sum, val);
    }

    // Horizontal addition
    __m128 sum_high = _mm256_extractf128_ps(sum, 1);
    __m128 sum_low = _mm256_castps256_ps128(sum);
    __m128 sum_final = _mm_add_ps(sum_low, sum_high);
    sum_final = _mm_hadd_ps(sum_final, sum_final);
    sum_final = _mm_hadd_ps(sum_final, sum_final);

    // Extract the result from the register
    float result;
    _mm_store_ss(&result, sum_final);

    // Process the remaining elements
    result += sse::SQ8ComputeL2Sqr(query + i, codes + i, lower_bound + i, diff + i, dim - i);
    return result;
#else
    return vsag::sse::SQ8ComputeL2Sqr(query, codes, lower_bound, diff, dim);  // TODO
#endif
}

float
SQ8ComputeCodesIP(const uint8_t* RESTRICT codes1,
                  const uint8_t* RESTRICT codes2,
                  const float* RESTRICT lower_bound,
                  const float* RESTRICT diff,
                  uint64_t dim) {
#if defined(ENABLE_AVX)
    __m256 sum = _mm256_setzero_ps();
    uint64_t i = 0;
    for (; i + 7 < dim; i += 8) {
        // Load data into registers
        __m256i codes1_256 = load_8_char_and_convert(codes1 + i);
        __m256i codes2_256 = load_8_char_and_convert(codes2 + i);
        __m256 code1_floats = _mm256_div_ps(_mm256_cvtepi32_ps(codes1_256), _mm256_set1_ps(255.0f));
        __m256 code2_floats = _mm256_div_ps(_mm256_cvtepi32_ps(codes2_256), _mm256_set1_ps(255.0f));
        __m256 diff_values = _mm256_loadu_ps(diff + i);
        __m256 lower_bound_values = _mm256_loadu_ps(lower_bound + i);
        // Perform calculations
        __m256 scaled_codes1 =
            _mm256_add_ps(_mm256_mul_ps(code1_floats, diff_values), lower_bound_values);
        __m256 scaled_codes2 =
            _mm256_add_ps(_mm256_mul_ps(code2_floats, diff_values), lower_bound_values);
        __m256 val = _mm256_mul_ps(scaled_codes1, scaled_codes2);
        sum = _mm256_add_ps(sum, val);
    }

    // Horizontal addition
    __m128 sum_high = _mm256_extractf128_ps(sum, 1);
    __m128 sum_low = _mm256_castps256_ps128(sum);
    __m128 sum_final = _mm_add_ps(sum_low, sum_high);
    sum_final = _mm_hadd_ps(sum_final, sum_final);
    sum_final = _mm_hadd_ps(sum_final, sum_final);

    // Extract the result from the register
    float result;
    _mm_store_ss(&result, sum_final);

    result += sse::SQ8ComputeCodesIP(codes1 + i, codes2 + i, lower_bound + i, diff + i, dim - i);
    return result;
#else
    return sse::SQ8ComputeCodesIP(codes1, codes2, lower_bound, diff, dim);
#endif
}

float
SQ8ComputeCodesL2Sqr(const uint8_t* RESTRICT codes1,
                     const uint8_t* RESTRICT codes2,
                     const float* RESTRICT lower_bound,
                     const float* RESTRICT diff,
                     uint64_t dim) {
#if defined(ENABLE_AVX)
    __m256 sum = _mm256_setzero_ps();
    uint64_t i = 0;
    for (; i + 7 < dim; i += 8) {
        // Load data into registers
        __m256i code1_values = load_8_char_and_convert(codes1 + i);
        __m256i code2_values = load_8_char_and_convert(codes2 + i);
        __m256 codes1_floats =
            _mm256_div_ps(_mm256_cvtepi32_ps(code1_values), _mm256_set1_ps(255.0f));
        __m256 codes2_floats =
            _mm256_div_ps(_mm256_cvtepi32_ps(code2_values), _mm256_set1_ps(255.0f));
        __m256 diff_values = _mm256_loadu_ps(diff + i);
        __m256 lower_bound_values = _mm256_loadu_ps(lower_bound + i);
        // Perform calculations
        __m256 scaled_codes1 =
            _mm256_add_ps(_mm256_mul_ps(codes1_floats, diff_values), lower_bound_values);
        __m256 scaled_codes2 =
            _mm256_add_ps(_mm256_mul_ps(codes2_floats, diff_values), lower_bound_values);
        __m256 val = _mm256_sub_ps(scaled_codes1, scaled_codes2);
        val = _mm256_mul_ps(val, val);
        sum = _mm256_add_ps(sum, val);
    }
    // Horizontal addition
    __m128 sum_high = _mm256_extractf128_ps(sum, 1);
    __m128 sum_low = _mm256_castps256_ps128(sum);
    __m128 sum_final = _mm_add_ps(sum_low, sum_high);
    sum_final = _mm_hadd_ps(sum_final, sum_final);
    sum_final = _mm_hadd_ps(sum_final, sum_final);
    // Extract the result from the register
    float result;
    _mm_store_ss(&result, sum_final);

    result += sse::SQ8ComputeCodesL2Sqr(codes1 + i, codes2 + i, lower_bound + i, diff + i, dim - i);
    return result;
#else
    return sse::SQ8ComputeCodesL2Sqr(codes1, codes2, lower_bound, diff, dim);
#endif
}

float
SQ4ComputeIP(const float* RESTRICT query,
             const uint8_t* RESTRICT codes,
             const float* RESTRICT lower_bound,
             const float* RESTRICT diff,
             uint64_t dim) {
    return sse::SQ4ComputeIP(query, codes, lower_bound, diff, dim);
}

float
SQ4ComputeL2Sqr(const float* RESTRICT query,
                const uint8_t* RESTRICT codes,
                const float* RESTRICT lower_bound,
                const float* RESTRICT diff,
                uint64_t dim) {
    return sse::SQ4ComputeL2Sqr(query, codes, lower_bound, diff, dim);
}

float
SQ4ComputeCodesIP(const uint8_t* RESTRICT codes1,
                  const uint8_t* RESTRICT codes2,
                  const float* RESTRICT lower_bound,
                  const float* RESTRICT diff,
                  uint64_t dim) {
    return sse::SQ4ComputeCodesIP(codes1, codes2, lower_bound, diff, dim);
}

float
SQ4ComputeCodesL2Sqr(const uint8_t* RESTRICT codes1,
                     const uint8_t* RESTRICT codes2,
                     const float* RESTRICT lower_bound,
                     const float* RESTRICT diff,
                     uint64_t dim) {
    return sse::SQ4ComputeCodesL2Sqr(codes1, codes2, lower_bound, diff, dim);
}

float
SQ4UniformComputeCodesIP(const uint8_t* RESTRICT codes1,
                         const uint8_t* RESTRICT codes2,
                         uint64_t dim) {
#if defined(ENABLE_AVX)
    return sse::SQ4UniformComputeCodesIP(codes1, codes2, dim);  // TODO(LHT): implement
#else
    return sse::SQ4UniformComputeCodesIP(codes1, codes2, dim);
#endif
}

float
SQ8UniformComputeCodesIP(const uint8_t* RESTRICT codes1,
                         const uint8_t* RESTRICT codes2,
                         uint64_t dim) {
#if defined(ENABLE_AVX)
    return sse::SQ8UniformComputeCodesIP(codes1, codes2, dim);  // TODO(LHT): implement
#else
    return sse::SQ8UniformComputeCodesIP(codes1, codes2, dim);
#endif
}

float
RaBitQFloatBinaryIP(const float* vector, const uint8_t* bits, uint64_t dim, float inv_sqrt_d) {
#if defined(ENABLE_AVX)
    if (dim == 0) {
        return 0.0f;
    }

    if (dim < 8) {
        return sse::RaBitQFloatBinaryIP(vector, bits, dim, inv_sqrt_d);
    }

    uint64_t d = 0;
    float result = 0.0f;
    alignas(32) float temp[8];
    __m256 sum = _mm256_setzero_ps();
    const __m256 inv_sqrt_d_vec = _mm256_set1_ps(inv_sqrt_d);

    for (; d + 8 <= dim; d += 8) {
        __m256 vec = _mm256_loadu_ps(vector + d);

        uint8_t byte = bits[d / 8];
        __m256 b_vec = _mm256_set_ps(((byte >> 7) & 1) ? 1.0f : -1.0f,
                                     ((byte >> 6) & 1) ? 1.0f : -1.0f,
                                     ((byte >> 5) & 1) ? 1.0f : -1.0f,
                                     ((byte >> 4) & 1) ? 1.0f : -1.0f,
                                     ((byte >> 3) & 1) ? 1.0f : -1.0f,
                                     ((byte >> 2) & 1) ? 1.0f : -1.0f,
                                     ((byte >> 1) & 1) ? 1.0f : -1.0f,
                                     ((byte >> 0) & 1) ? 1.0f : -1.0f);

        b_vec = _mm256_mul_ps(b_vec, inv_sqrt_d_vec);

        sum = _mm256_add_ps(_mm256_mul_ps(b_vec, vec), sum);
    }

    _mm256_store_ps(temp, sum);
    for (float val : temp) {
        result += val;
    }

    result += sse::RaBitQFloatBinaryIP(vector + d, bits + d / 8, dim - d, inv_sqrt_d);

    return result;
#else
    return sse::RaBitQFloatBinaryIP(vector, bits, dim, inv_sqrt_d);
#endif
}

void
DivScalar(const float* from, float* to, uint64_t dim, float scalar) {
#if defined(ENABLE_AVX)
    if (dim == 0) {
        return;
    }
    if (scalar == 0) {
        scalar = 1.0f;  // TODO(LHT): logger?
    }
    int i = 0;
    __m256 scalarVec = _mm256_set1_ps(scalar);
    for (; i + 7 < dim; i += 8) {
        __m256 vec = _mm256_loadu_ps(from + i);
        vec = _mm256_div_ps(vec, scalarVec);
        _mm256_storeu_ps(to + i, vec);
    }
    sse::DivScalar(from + i, to + i, dim - i, scalar);
#else
    sse::DivScalar(from, to, dim, scalar);
#endif
}

float
Normalize(const float* from, float* to, uint64_t dim) {
    float norm = std::sqrt(FP32ComputeIP(from, from, dim));
    avx::DivScalar(from, to, dim, norm);
    return norm;
}

void
PQFastScanLookUp32(const uint8_t* RESTRICT lookup_table,
                   const uint8_t* RESTRICT codes,
                   uint64_t pq_dim,
                   int32_t* RESTRICT result) {
#if defined(ENABLE_AVX)
    sse::PQFastScanLookUp32(lookup_table, codes, pq_dim, result);
#else
    sse::PQFastScanLookUp32(lookup_table, codes, pq_dim, result);
#endif
}

void
BitAnd(const uint8_t* x, const uint8_t* y, const uint64_t num_byte, uint8_t* result) {
#if defined(ENABLE_AVX)
    if (num_byte == 0) {
        return;
    }
    if (num_byte < 32) {
        return sse::BitAnd(x, y, num_byte, result);
    }
    int64_t i = 0;
    for (; i + 31 < num_byte; i += 32) {
        __m256 x_vec = _mm256_loadu_ps(reinterpret_cast<const float*>(x + i));
        __m256 y_vec = _mm256_loadu_ps(reinterpret_cast<const float*>(y + i));
        __m256 z_vec = _mm256_and_ps(x_vec, y_vec);
        _mm256_storeu_ps(reinterpret_cast<float*>(result + i), z_vec);
    }
    if (i < num_byte) {
        sse::BitAnd(x + i, y + i, num_byte - i, result + i);
    }
#else
    return sse::BitAnd(x, y, num_byte, result);
#endif
}

void
BitOr(const uint8_t* x, const uint8_t* y, const uint64_t num_byte, uint8_t* result) {
#if defined(ENABLE_AVX)
    if (num_byte == 0) {
        return;
    }
    if (num_byte < 32) {
        return sse::BitOr(x, y, num_byte, result);
    }
    int64_t i = 0;
    for (; i + 31 < num_byte; i += 32) {
        __m256 x_vec = _mm256_loadu_ps(reinterpret_cast<const float*>(x + i));
        __m256 y_vec = _mm256_loadu_ps(reinterpret_cast<const float*>(y + i));
        __m256 z_vec = _mm256_or_ps(x_vec, y_vec);
        _mm256_storeu_ps(reinterpret_cast<float*>(result + i), z_vec);
    }
    if (i < num_byte) {
        sse::BitOr(x + i, y + i, num_byte - i, result + i);
    }
#else
    return sse::BitOr(x, y, num_byte, result);
#endif
}

void
BitXor(const uint8_t* x, const uint8_t* y, const uint64_t num_byte, uint8_t* result) {
#if defined(ENABLE_AVX)
    if (num_byte == 0) {
        return;
    }
    if (num_byte < 32) {
        return sse::BitXor(x, y, num_byte, result);
    }
    int64_t i = 0;
    for (; i + 31 < num_byte; i += 32) {
        __m256 x_vec = _mm256_loadu_ps(reinterpret_cast<const float*>(x + i));
        __m256 y_vec = _mm256_loadu_ps(reinterpret_cast<const float*>(y + i));
        __m256 z_vec = _mm256_xor_ps(x_vec, y_vec);
        _mm256_storeu_ps(reinterpret_cast<float*>(result + i), z_vec);
    }
    if (i < num_byte) {
        sse::BitXor(x + i, y + i, num_byte - i, result + i);
    }
#else
    return sse::BitXor(x, y, num_byte, result);
#endif
}

void
BitNot(const uint8_t* x, const uint64_t num_byte, uint8_t* result) {
#if defined(ENABLE_AVX)
    if (num_byte == 0) {
        return;
    }
    if (num_byte < 32) {
        return sse::BitNot(x, num_byte, result);
    }
    int64_t i = 0;
    __m256 all_one = _mm256_castsi256_ps(_mm256_set1_epi32(-1));
    for (; i + 31 < num_byte; i += 32) {
        __m256 x_vec = _mm256_loadu_ps(reinterpret_cast<const float*>(x + i));
        __m256 z_vec = _mm256_xor_ps(x_vec, all_one);
        _mm256_storeu_ps(reinterpret_cast<float*>(result + i), z_vec);
    }
    if (i < num_byte) {
        sse::BitNot(x + i, num_byte - i, result + i);
    }
#else
    return sse::BitNot(x, num_byte, result);
#endif
}
void
VecRescale(float* data, uint64_t dim, float val) {
#if defined(ENABLE_AVX)
    int i = 0;
    __m256 val_vec = _mm256_set1_ps(val);

    for (; i + 8 <= dim; i += 8) {
        __m256 data_vec = _mm256_loadu_ps(&data[i]);
        __m256 result_vec = _mm256_mul_ps(data_vec, val_vec);
        _mm256_storeu_ps(&data[i], result_vec);
    }

    sse::VecRescale(data + i, dim - i, val);
#else
    return sse::VecRescale(data, dim, val);
#endif
}

void
RotateOp(float* data, int idx, int dim_, int step) {
#if defined(ENABLE_AVX)
    for (int i = idx; i < dim_; i += step * 2) {
        for (int j = 0; j < step; j += 8) {
            __m256 g1 = _mm256_loadu_ps(&data[i + j]);
            __m256 g2 = _mm256_loadu_ps(&data[i + j + step]);
            __m256 result_add = _mm256_add_ps(g1, g2);
            __m256 result_sub = _mm256_sub_ps(g1, g2);
            _mm256_storeu_ps(&data[i + j], result_add);
            _mm256_storeu_ps(&data[i + j + step], result_sub);
        }
    }
#else
    return sse::RotateOp(data, idx, dim_, step);
#endif
}

void
FHTRotate(float* data, uint64_t dim_) {
#if defined(ENABLE_AVX)
    uint64_t n = dim_;
    uint64_t step = 1;
    while (step < n) {
        if (step >= 8) {
            avx::RotateOp(data, 0, dim_, step);
        } else if (step == 4) {
            sse::RotateOp(data, 0, dim_, step);
        } else {
            generic::RotateOp(data, 0, dim_, step);
        }
        step *= 2;
    }
#else
    return sse::FHTRotate(data, dim_);
#endif
}

void
KacsWalk(float* data, uint64_t len) {
#if defined(ENABLE_AVX)
    uint64_t base = len % 2;
    uint64_t offset = base + (len / 2);
    uint64_t i = 0;

    for (; i + 8 <= len / 2; i += 8) {
        __m256 x = _mm256_loadu_ps(&data[i]);
        __m256 y = _mm256_loadu_ps(&data[i + offset]);
        __m256 add_result = _mm256_add_ps(x, y);
        __m256 sub_result = _mm256_sub_ps(x, y);
        _mm256_storeu_ps(&data[i], add_result);
        _mm256_storeu_ps(&data[i + offset], sub_result);
    }

    for (; i < len / 2; i++) {
        float add = data[i] + data[i + offset];
        float sub = data[i] - data[i + offset];
        data[i] = add;
        data[i + offset] = sub;
    }

    if (base != 0) {
        data[len / 2] *= std::sqrt(2.0F);
    }
#else
    return sse::FHTRotate(data, len);
#endif
}
}  // namespace vsag::avx
