
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 24
FID:  path (timestamp)
0        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv (2024-05-13 13:20:01)
1        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv (2024-05-20 10:40:51)
2        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/avg_pool.sv (2024-05-02 13:23:41)
3        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/div_synth.sv (2024-05-15 10:19:50)
4        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv (2024-05-15 08:31:29)
5        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv (2024-05-20 10:28:44)
6        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv (2024-05-16 11:50:00)
7        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/network_components.sv (2024-05-20 10:18:15)
8        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/processing_state_controller.sv (2024-05-20 10:51:30)
9        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v (2018-11-27 23:10:11)
10       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v (2018-11-27 23:10:11)
11       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v (2018-11-27 23:10:39)
12       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v (2018-11-27 23:10:39)
13       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v (2018-11-27 23:10:39)
14       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v (2018-11-27 23:10:40)
15       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_atoms.v (2018-11-27 23:10:40)
16       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hps_atoms.sv (2018-11-27 23:10:40)
17       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hssi_atoms.v (2018-11-27 23:10:40)
18       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_pcie_hip_atoms.v (2018-11-27 23:10:40)
19       /vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v (2018-11-27 23:12:11)
20       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v (2018-11-27 23:17:48)
21       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v (2018-11-27 23:17:48)
22       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh (2018-11-27 23:17:48)
23       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v (2018-08-08 02:43:25)

*******************************************************************
Unchanged modules: 9
MID:  lib.cell.view
0        work.avg_pool.verilog
1        work.conv.verilog
2        work.convolutional_layer.verilog
3        work.div.verilog
4        work.fc.verilog
5        work.network_components.verilog
6        work.processing_state_controller.verilog
7        work.resizer.verilog
8        work.window.verilog
