#! /Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd05)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7ff111704c10 .scope module, "tb_fullyDualPortSSRAM" "tb_fullyDualPortSSRAM" 2 3;
 .timescale -9 -12;
v0x600000770630_0 .var "addressA", 8 0;
v0x6000007706c0_0 .var "addressB", 8 0;
v0x600000770750_0 .var "clockA", 0 0;
v0x6000007707e0_0 .var "clockB", 0 0;
v0x600000770870_0 .var "dataInA", 31 0;
v0x600000770900_0 .var "dataInB", 31 0;
v0x600000770990_0 .net "dataOutA", 31 0, v0x600000770360_0;  1 drivers
v0x600000770a20_0 .net "dataOutB", 31 0, v0x6000007703f0_0;  1 drivers
v0x600000770ab0_0 .var "writeEnableA", 0 0;
v0x600000770b40_0 .var "writeEnableB", 0 0;
S_0x7ff111704d80 .scope module, "uut" "fullyDualPortSSRAM" 2 12, 3 1 0, S_0x7ff111704c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addressA";
    .port_info 1 /INPUT 9 "addressB";
    .port_info 2 /INPUT 1 "clockA";
    .port_info 3 /INPUT 1 "clockB";
    .port_info 4 /INPUT 1 "writeEnableA";
    .port_info 5 /INPUT 1 "writeEnableB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
v0x600000770000_0 .net "addressA", 8 0, v0x600000770630_0;  1 drivers
v0x600000770090_0 .net "addressB", 8 0, v0x6000007706c0_0;  1 drivers
v0x600000770120_0 .net "clockA", 0 0, v0x600000770750_0;  1 drivers
v0x6000007701b0_0 .net "clockB", 0 0, v0x6000007707e0_0;  1 drivers
v0x600000770240_0 .net "dataInA", 31 0, v0x600000770870_0;  1 drivers
v0x6000007702d0_0 .net "dataInB", 31 0, v0x600000770900_0;  1 drivers
v0x600000770360_0 .var "dataOutA", 31 0;
v0x6000007703f0_0 .var "dataOutB", 31 0;
v0x600000770480 .array "memoryContent", 0 511, 31 0;
v0x600000770510_0 .net "writeEnableA", 0 0, v0x600000770ab0_0;  1 drivers
v0x6000007705a0_0 .net "writeEnableB", 0 0, v0x600000770b40_0;  1 drivers
E_0x600002071f40 .event posedge, v0x6000007701b0_0;
E_0x600002071f80 .event posedge, v0x600000770120_0;
    .scope S_0x7ff111704d80;
T_0 ;
    %wait E_0x600002071f80;
    %load/vec4 v0x600000770000_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x600000770480, 4;
    %assign/vec4 v0x600000770360_0, 0;
    %load/vec4 v0x600000770510_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x600000770240_0;
    %load/vec4 v0x600000770000_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000770480, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff111704d80;
T_1 ;
    %wait E_0x600002071f40;
    %load/vec4 v0x600000770090_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x600000770480, 4;
    %assign/vec4 v0x6000007703f0_0, 0;
    %load/vec4 v0x6000007705a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x6000007702d0_0;
    %load/vec4 v0x600000770090_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000770480, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff111704c10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000770750_0, 0, 1;
T_2.0 ;
    %delay 2000, 0;
    %load/vec4 v0x600000770750_0;
    %inv;
    %store/vec4 v0x600000770750_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7ff111704c10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007707e0_0, 0, 1;
T_3.0 ;
    %delay 2000, 0;
    %load/vec4 v0x6000007707e0_0;
    %inv;
    %store/vec4 v0x6000007707e0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x7ff111704c10;
T_4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600000770630_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000007706c0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000770ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000770b40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000770870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000770900_0, 0, 32;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x600000770630_0, 0, 9;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x600000770870_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000770ab0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600000770630_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000770ab0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000770870_0, 0, 32;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x6000007706c0_0, 0, 9;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000007706c0_0, 0, 9;
    %delay 4000, 0;
    %pushi/vec4 2, 0, 9;
    %store/vec4 v0x6000007706c0_0, 0, 9;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x600000770900_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000770b40_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000007706c0_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000770900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000770b40_0, 0, 1;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x6000007706c0_0, 0, 9;
    %pushi/vec4 2, 0, 9;
    %store/vec4 v0x600000770630_0, 0, 9;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600000770630_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000007706c0_0, 0, 9;
    %delay 4000, 0;
    %pushi/vec4 511, 0, 9;
    %store/vec4 v0x600000770630_0, 0, 9;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x600000770870_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000770ab0_0, 0, 1;
    %pushi/vec4 510, 0, 9;
    %store/vec4 v0x6000007706c0_0, 0, 9;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0x600000770900_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000770b40_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000770ab0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600000770630_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000770870_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000770b40_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000007706c0_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000770900_0, 0, 32;
    %delay 12000, 0;
    %pushi/vec4 511, 0, 9;
    %store/vec4 v0x600000770630_0, 0, 9;
    %pushi/vec4 510, 0, 9;
    %store/vec4 v0x6000007706c0_0, 0, 9;
    %delay 10000, 0;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7ff111704c10;
T_5 ;
    %vpi_call 2 113 "$dumpfile", "test_fullyDualPortSSRAM.vcd" {0 0 0};
    %vpi_call 2 114 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff111704c10 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_fullyDualPortSSRAM.v";
    "../fullyDualPortSSRAM.v";
