
LAB10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003aa8  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00003aa8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001f0  20000434  00003edc  00020434  2**2
                  ALLOC
  3 .stack        00002004  20000624  000040cc  00020434  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001dd34  00000000  00000000  000204b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001e1d  00000000  00000000  0003e1e9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00009449  00000000  00000000  00040006  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000438  00000000  00000000  0004944f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000007c0  00000000  00000000  00049887  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014af2  00000000  00000000  0004a047  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00006b12  00000000  00000000  0005eb39  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0007918d  00000000  00000000  0006564b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000d3c  00000000  00000000  000de7d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	28 26 00 20 29 0d 00 00 25 0d 00 00 25 0d 00 00     (&. )...%...%...
	...
      2c:	25 0d 00 00 00 00 00 00 00 00 00 00 25 0d 00 00     %...........%...
      3c:	c1 20 00 00 25 0d 00 00 25 0d 00 00 25 0d 00 00     . ..%...%...%...
      4c:	25 0d 00 00 25 0d 00 00 25 0d 00 00 25 0d 00 00     %...%...%...%...
      5c:	25 0d 00 00 61 0e 00 00 25 0d 00 00 25 0d 00 00     %...a...%...%...
      6c:	25 0d 00 00 e1 0f 00 00 4d 22 00 00 25 0d 00 00     %.......M"..%...
      7c:	25 0d 00 00 25 0d 00 00 25 0d 00 00 dd 0c 00 00     %...%...%.......
      8c:	25 0d 00 00 25 0d 00 00 00 00 00 00 00 00 00 00     %...%...........
      9c:	01 04 00 00 25 0d 00 00 25 0d 00 00 25 0d 00 00     ....%...%...%...
      ac:	25 0d 00 00 00 00 00 00                             %.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000434 	.word	0x20000434
      d4:	00000000 	.word	0x00000000
      d8:	00003aa8 	.word	0x00003aa8

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000438 	.word	0x20000438
     108:	00003aa8 	.word	0x00003aa8
     10c:	00003aa8 	.word	0x00003aa8
     110:	00000000 	.word	0x00000000

00000114 <user_delay_ms>:
//     |__) |__) | \  /  /\   |  |__
//     |    |  \ |  \/  /~~\  |  |___
//
//------------------------------------------------------------------------------
void user_delay_ms(uint32_t ms)
{
     114:	b082      	sub	sp, #8
	DelayMs(ms);
     116:	4b05      	ldr	r3, [pc, #20]	; (12c <user_delay_ms+0x18>)
     118:	4358      	muls	r0, r3
     11a:	08c0      	lsrs	r0, r0, #3
     11c:	9001      	str	r0, [sp, #4]
     11e:	9b01      	ldr	r3, [sp, #4]
     120:	1e5a      	subs	r2, r3, #1
     122:	9201      	str	r2, [sp, #4]
     124:	2b00      	cmp	r3, #0
     126:	d1fa      	bne.n	11e <user_delay_ms+0xa>
}
     128:	b002      	add	sp, #8
     12a:	4770      	bx	lr
     12c:	0000bb80 	.word	0x0000bb80

00000130 <user_i2c_read>:

//=============================================================================
int8_t user_i2c_read(uint8_t dev_addr, uint8_t reg_addr,
uint8_t *data, uint16_t length)
{
     130:	b510      	push	{r4, lr}
	// Call i2c_read with the register value (not its address).
	// i2c_read signature: i2c_read(uint8_t addr, uint8_t reg_addr, uint8_t *data, int size)
	i2c_read(dev_addr << 1, reg_addr, data, length);
     132:	0040      	lsls	r0, r0, #1
     134:	b2c0      	uxtb	r0, r0
     136:	4c02      	ldr	r4, [pc, #8]	; (140 <user_i2c_read+0x10>)
     138:	47a0      	blx	r4
	return BMI160_OK;
}
     13a:	2000      	movs	r0, #0
     13c:	bd10      	pop	{r4, pc}
     13e:	46c0      	nop			; (mov r8, r8)
     140:	00000fb5 	.word	0x00000fb5

00000144 <user_i2c_write>:

//=============================================================================
int8_t user_i2c_write(uint8_t dev_addr, uint8_t reg_addr,
uint8_t *data, uint16_t length)
{
     144:	b530      	push	{r4, r5, lr}
     146:	b089      	sub	sp, #36	; 0x24
     148:	0005      	movs	r5, r0
     14a:	0010      	movs	r0, r2
     14c:	1c1c      	adds	r4, r3, #0
     14e:	2b1f      	cmp	r3, #31
     150:	d900      	bls.n	154 <user_i2c_write+0x10>
     152:	241f      	movs	r4, #31
     154:	b2a4      	uxth	r4, r4
	uint8_t mydata[32];
	// Limit the payload length to fit in our buffer (reserve 1 byte for reg addr)
	if (length > 31) length = 31;
	// Prepare buffer: first byte = register, following bytes = data
	mydata[0] = reg_addr;
     156:	466b      	mov	r3, sp
     158:	7019      	strb	r1, [r3, #0]
	memcpy(mydata + 1, data, length);
     15a:	0022      	movs	r2, r4
     15c:	0001      	movs	r1, r0
     15e:	1c58      	adds	r0, r3, #1
     160:	4b05      	ldr	r3, [pc, #20]	; (178 <user_i2c_write+0x34>)
     162:	4798      	blx	r3
	// Send register + data (length + 1)
	i2c_write(dev_addr << 1, mydata, length + 1);
     164:	1c62      	adds	r2, r4, #1
     166:	006d      	lsls	r5, r5, #1
     168:	b2e8      	uxtb	r0, r5
     16a:	4669      	mov	r1, sp
     16c:	4b03      	ldr	r3, [pc, #12]	; (17c <user_i2c_write+0x38>)
     16e:	4798      	blx	r3
	return BMI160_OK;
}
     170:	2000      	movs	r0, #0
     172:	b009      	add	sp, #36	; 0x24
     174:	bd30      	pop	{r4, r5, pc}
     176:	46c0      	nop			; (mov r8, r8)
     178:	00002ae1 	.word	0x00002ae1
     17c:	00000f81 	.word	0x00000f81

00000180 <accelerometer_init>:
{
     180:	b500      	push	{lr}
     182:	b083      	sub	sp, #12
    sensor.id = BMI160_I2C_ADDR;
     184:	4816      	ldr	r0, [pc, #88]	; (1e0 <accelerometer_init+0x60>)
     186:	2368      	movs	r3, #104	; 0x68
     188:	7043      	strb	r3, [r0, #1]
    sensor.interface = BMI160_I2C_INTF;
     18a:	2300      	movs	r3, #0
     18c:	7083      	strb	r3, [r0, #2]
    sensor.read = user_i2c_read;
     18e:	4b15      	ldr	r3, [pc, #84]	; (1e4 <accelerometer_init+0x64>)
     190:	61c3      	str	r3, [r0, #28]
    sensor.write = user_i2c_write;
     192:	4b15      	ldr	r3, [pc, #84]	; (1e8 <accelerometer_init+0x68>)
     194:	6203      	str	r3, [r0, #32]
    sensor.delay_ms = user_delay_ms;
     196:	4b15      	ldr	r3, [pc, #84]	; (1ec <accelerometer_init+0x6c>)
     198:	6243      	str	r3, [r0, #36]	; 0x24
    retval = bmi160_init(&sensor);
     19a:	4b15      	ldr	r3, [pc, #84]	; (1f0 <accelerometer_init+0x70>)
     19c:	4798      	blx	r3
     19e:	b2c0      	uxtb	r0, r0
     1a0:	466b      	mov	r3, sp
     1a2:	71d8      	strb	r0, [r3, #7]
     1a4:	3307      	adds	r3, #7
    if (retval != BMI160_OK) {
     1a6:	781b      	ldrb	r3, [r3, #0]
     1a8:	2b00      	cmp	r3, #0
     1aa:	d113      	bne.n	1d4 <accelerometer_init+0x54>
    sensor.accel_cfg.odr = BMI160_ACCEL_ODR_1600HZ;
     1ac:	480c      	ldr	r0, [pc, #48]	; (1e0 <accelerometer_init+0x60>)
     1ae:	230c      	movs	r3, #12
     1b0:	7143      	strb	r3, [r0, #5]
    sensor.accel_cfg.range = BMI160_ACCEL_RANGE_2G;
     1b2:	3b09      	subs	r3, #9
     1b4:	7183      	strb	r3, [r0, #6]
    sensor.accel_cfg.bw = BMI160_ACCEL_BW_NORMAL_AVG4;
     1b6:	3b01      	subs	r3, #1
     1b8:	71c3      	strb	r3, [r0, #7]
    sensor.accel_cfg.power = BMI160_ACCEL_NORMAL_MODE;
     1ba:	330f      	adds	r3, #15
     1bc:	7103      	strb	r3, [r0, #4]
    rslt = bmi160_set_sens_conf(&sensor);
     1be:	4b0d      	ldr	r3, [pc, #52]	; (1f4 <accelerometer_init+0x74>)
     1c0:	4798      	blx	r3
     1c2:	4b0d      	ldr	r3, [pc, #52]	; (1f8 <accelerometer_init+0x78>)
     1c4:	7018      	strb	r0, [r3, #0]
    if (rslt != BMI160_OK) {
     1c6:	2800      	cmp	r0, #0
     1c8:	d107      	bne.n	1da <accelerometer_init+0x5a>
    user_delay_ms(100);
     1ca:	2064      	movs	r0, #100	; 0x64
     1cc:	4b07      	ldr	r3, [pc, #28]	; (1ec <accelerometer_init+0x6c>)
     1ce:	4798      	blx	r3
}
     1d0:	b003      	add	sp, #12
     1d2:	bd00      	pop	{pc}
		accelerometer_init();
     1d4:	f7ff ffd4 	bl	180 <accelerometer_init>
     1d8:	e7e8      	b.n	1ac <accelerometer_init+0x2c>
        accelerometer_init(); // Stop here in debug
     1da:	f7ff ffd1 	bl	180 <accelerometer_init>
     1de:	e7f4      	b.n	1ca <accelerometer_init+0x4a>
     1e0:	200005cc 	.word	0x200005cc
     1e4:	00000131 	.word	0x00000131
     1e8:	00000145 	.word	0x00000145
     1ec:	00000115 	.word	0x00000115
     1f0:	00000601 	.word	0x00000601
     1f4:	000007a5 	.word	0x000007a5
     1f8:	20000450 	.word	0x20000450

000001fc <accelerometer_get>:
{
     1fc:	b510      	push	{r4, lr}
    rslt = bmi160_get_sensor_data(BMI160_ACCEL_SEL, &temp_accel, NULL, &sensor);
     1fe:	4b0f      	ldr	r3, [pc, #60]	; (23c <accelerometer_get+0x40>)
     200:	2200      	movs	r2, #0
     202:	490f      	ldr	r1, [pc, #60]	; (240 <accelerometer_get+0x44>)
     204:	2001      	movs	r0, #1
     206:	4c0f      	ldr	r4, [pc, #60]	; (244 <accelerometer_get+0x48>)
     208:	47a0      	blx	r4
     20a:	4b0f      	ldr	r3, [pc, #60]	; (248 <accelerometer_get+0x4c>)
     20c:	7018      	strb	r0, [r3, #0]
        return 0; // Error reading sensor
     20e:	2300      	movs	r3, #0
    if (rslt != BMI160_OK) {
     210:	2800      	cmp	r0, #0
     212:	d111      	bne.n	238 <accelerometer_get+0x3c>
	lsb_x = datas[0];
     214:	4b0d      	ldr	r3, [pc, #52]	; (24c <accelerometer_get+0x50>)
     216:	7819      	ldrb	r1, [r3, #0]
	msb_x = datas[1];
     218:	7858      	ldrb	r0, [r3, #1]
	msblsb_x = (int16_t)((msb_x << 8) | lsb_x);
     21a:	4a0b      	ldr	r2, [pc, #44]	; (248 <accelerometer_get+0x4c>)
     21c:	0200      	lsls	r0, r0, #8
     21e:	4301      	orrs	r1, r0
     220:	8051      	strh	r1, [r2, #2]
	lsb_y = datas[2];
     222:	7899      	ldrb	r1, [r3, #2]
	msb_y = datas[3];
     224:	78d8      	ldrb	r0, [r3, #3]
	msblsb_y = (int16_t)((msb_y << 8) | lsb_y);
     226:	0200      	lsls	r0, r0, #8
     228:	4301      	orrs	r1, r0
     22a:	8091      	strh	r1, [r2, #4]
	lsb_z = datas[4];
     22c:	7919      	ldrb	r1, [r3, #4]
	msb_z = datas[5];
     22e:	795b      	ldrb	r3, [r3, #5]
	msblsb_z = (int16_t)((msb_z << 8) | lsb_z);
     230:	021b      	lsls	r3, r3, #8
     232:	430b      	orrs	r3, r1
     234:	80d3      	strh	r3, [r2, #6]
    return 1;
     236:	2301      	movs	r3, #1
}
     238:	0018      	movs	r0, r3
     23a:	bd10      	pop	{r4, pc}
     23c:	200005cc 	.word	0x200005cc
     240:	200005f4 	.word	0x200005f4
     244:	00000965 	.word	0x00000965
     248:	20000450 	.word	0x20000450
     24c:	200005c4 	.word	0x200005c4

00000250 <accelerometer_get_x>:
	return msblsb_x;
     250:	4b01      	ldr	r3, [pc, #4]	; (258 <accelerometer_get_x+0x8>)
     252:	2002      	movs	r0, #2
     254:	5e18      	ldrsh	r0, [r3, r0]
}
     256:	4770      	bx	lr
     258:	20000450 	.word	0x20000450

0000025c <accelerometer_get_y>:
	return msblsb_y;
     25c:	4b01      	ldr	r3, [pc, #4]	; (264 <accelerometer_get_y+0x8>)
     25e:	2004      	movs	r0, #4
     260:	5e18      	ldrsh	r0, [r3, r0]
}
     262:	4770      	bx	lr
     264:	20000450 	.word	0x20000450

00000268 <adc_init>:

//==============================================================================
void adc_init()
{
	// enable ADC
	PM->APBCMASK.bit.ADC_ = 1;
     268:	4a38      	ldr	r2, [pc, #224]	; (34c <adc_init+0xe4>)
     26a:	6a11      	ldr	r1, [r2, #32]
     26c:	2380      	movs	r3, #128	; 0x80
     26e:	025b      	lsls	r3, r3, #9
     270:	430b      	orrs	r3, r1
     272:	6213      	str	r3, [r2, #32]
	
	// Enable gen clk
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID_ADC |
     274:	4a36      	ldr	r2, [pc, #216]	; (350 <adc_init+0xe8>)
     276:	4b37      	ldr	r3, [pc, #220]	; (354 <adc_init+0xec>)
     278:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_GEN_GCLK0 |
	GCLK_CLKCTRL_CLKEN;
	while (GCLK->STATUS.bit.SYNCBUSY);
     27a:	001a      	movs	r2, r3
     27c:	7853      	ldrb	r3, [r2, #1]
     27e:	09db      	lsrs	r3, r3, #7
     280:	d1fc      	bne.n	27c <adc_init+0x14>
	
	// Reset ADC
	ADC->CTRLA.bit.SWRST = 1;
     282:	4a35      	ldr	r2, [pc, #212]	; (358 <adc_init+0xf0>)
     284:	7813      	ldrb	r3, [r2, #0]
     286:	2101      	movs	r1, #1
     288:	430b      	orrs	r3, r1
     28a:	7013      	strb	r3, [r2, #0]
	while (ADC->CTRLA.bit.SWRST || ADC->STATUS.bit.SYNCBUSY);
     28c:	7813      	ldrb	r3, [r2, #0]
     28e:	07db      	lsls	r3, r3, #31
     290:	d4fc      	bmi.n	28c <adc_init+0x24>
     292:	7e53      	ldrb	r3, [r2, #25]
     294:	09db      	lsrs	r3, r3, #7
     296:	d1f9      	bne.n	28c <adc_init+0x24>
	
	// Disable run standby and ADC enable
	ADC->CTRLA.bit.RUNSTDBY = 0;
     298:	4b2f      	ldr	r3, [pc, #188]	; (358 <adc_init+0xf0>)
     29a:	781a      	ldrb	r2, [r3, #0]
     29c:	2104      	movs	r1, #4
     29e:	438a      	bics	r2, r1
     2a0:	701a      	strb	r2, [r3, #0]
	ADC->CTRLA.bit.ENABLE = 0;
     2a2:	781a      	ldrb	r2, [r3, #0]
     2a4:	3902      	subs	r1, #2
     2a6:	438a      	bics	r2, r1
     2a8:	701a      	strb	r2, [r3, #0]
	
	// Select reference voltage
	ADC->REFCTRL.bit.REFSEL = 0x02; // 0.5*VDDANA
     2aa:	785a      	ldrb	r2, [r3, #1]
     2ac:	310d      	adds	r1, #13
     2ae:	438a      	bics	r2, r1
     2b0:	2002      	movs	r0, #2
     2b2:	4302      	orrs	r2, r0
     2b4:	705a      	strb	r2, [r3, #1]
	
	// Select average ctrl
	ADC->AVGCTRL.bit.ADJRES = 0;
     2b6:	789a      	ldrb	r2, [r3, #2]
     2b8:	2070      	movs	r0, #112	; 0x70
     2ba:	4382      	bics	r2, r0
     2bc:	709a      	strb	r2, [r3, #2]
	ADC->AVGCTRL.bit.SAMPLENUM = 0;
     2be:	789a      	ldrb	r2, [r3, #2]
     2c0:	438a      	bics	r2, r1
     2c2:	709a      	strb	r2, [r3, #2]
	
	// Select sample ctrl
	ADC->SAMPCTRL.bit.SAMPLEN = 0;
     2c4:	78da      	ldrb	r2, [r3, #3]
     2c6:	3130      	adds	r1, #48	; 0x30
     2c8:	438a      	bics	r2, r1
     2ca:	70da      	strb	r2, [r3, #3]
	
	// Set prescaler, resolution, freerun mode, and gain correction
	ADC->CTRLB.bit.PRESCALER = 0x6; // prescaler of 256
     2cc:	889a      	ldrh	r2, [r3, #4]
     2ce:	4923      	ldr	r1, [pc, #140]	; (35c <adc_init+0xf4>)
     2d0:	4011      	ands	r1, r2
     2d2:	22c0      	movs	r2, #192	; 0xc0
     2d4:	00d2      	lsls	r2, r2, #3
     2d6:	430a      	orrs	r2, r1
     2d8:	809a      	strh	r2, [r3, #4]
	ADC->CTRLB.bit.RESSEL = 0x00; // 12-bit resolution
     2da:	889a      	ldrh	r2, [r3, #4]
     2dc:	2130      	movs	r1, #48	; 0x30
     2de:	438a      	bics	r2, r1
     2e0:	809a      	strh	r2, [r3, #4]
	ADC->CTRLB.bit.FREERUN = 1;
     2e2:	889a      	ldrh	r2, [r3, #4]
     2e4:	2104      	movs	r1, #4
     2e6:	430a      	orrs	r2, r1
     2e8:	809a      	strh	r2, [r3, #4]
	ADC->CTRLB.bit.CORREN = 0;
     2ea:	889a      	ldrh	r2, [r3, #4]
     2ec:	2108      	movs	r1, #8
     2ee:	438a      	bics	r2, r1
     2f0:	809a      	strh	r2, [r3, #4]
	while (ADC->STATUS.bit.SYNCBUSY);
     2f2:	001a      	movs	r2, r3
     2f4:	7e53      	ldrb	r3, [r2, #25]
     2f6:	09db      	lsrs	r3, r3, #7
     2f8:	d1fc      	bne.n	2f4 <adc_init+0x8c>
	
	// Set gain and mux selection
	ADC->INPUTCTRL.bit.GAIN = 0xF; // 0.5 * gain
     2fa:	4b17      	ldr	r3, [pc, #92]	; (358 <adc_init+0xf0>)
     2fc:	6919      	ldr	r1, [r3, #16]
     2fe:	22f0      	movs	r2, #240	; 0xf0
     300:	0512      	lsls	r2, r2, #20
     302:	430a      	orrs	r2, r1
     304:	611a      	str	r2, [r3, #16]
	ADC->INPUTCTRL.bit.MUXNEG = 0x18; // GND
     306:	691a      	ldr	r2, [r3, #16]
     308:	4915      	ldr	r1, [pc, #84]	; (360 <adc_init+0xf8>)
     30a:	4011      	ands	r1, r2
     30c:	22c0      	movs	r2, #192	; 0xc0
     30e:	0152      	lsls	r2, r2, #5
     310:	430a      	orrs	r2, r1
     312:	611a      	str	r2, [r3, #16]
	ADC->INPUTCTRL.bit.MUXPOS = 0x02; // Joystick (y-direction)
     314:	691a      	ldr	r2, [r3, #16]
     316:	211f      	movs	r1, #31
     318:	438a      	bics	r2, r1
     31a:	391d      	subs	r1, #29
     31c:	430a      	orrs	r2, r1
     31e:	611a      	str	r2, [r3, #16]
	while (ADC->STATUS.bit.SYNCBUSY);
     320:	001a      	movs	r2, r3
     322:	7e53      	ldrb	r3, [r2, #25]
     324:	09db      	lsrs	r3, r3, #7
     326:	d1fc      	bne.n	322 <adc_init+0xba>
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     328:	2280      	movs	r2, #128	; 0x80
     32a:	0412      	lsls	r2, r2, #16
     32c:	4b0d      	ldr	r3, [pc, #52]	; (364 <adc_init+0xfc>)
     32e:	601a      	str	r2, [r3, #0]
	
	// Enable interrupts
	NVIC_EnableIRQ(ADC_IRQn);
	
	// Enable ADC
	ADC->CTRLA.bit.ENABLE = 1;
     330:	4b09      	ldr	r3, [pc, #36]	; (358 <adc_init+0xf0>)
     332:	7819      	ldrb	r1, [r3, #0]
     334:	2002      	movs	r0, #2
     336:	4301      	orrs	r1, r0
     338:	7019      	strb	r1, [r3, #0]
	
	// Start first conversion
	ADC->SWTRIG.bit.START = 1;
     33a:	7b1a      	ldrb	r2, [r3, #12]
     33c:	4302      	orrs	r2, r0
     33e:	731a      	strb	r2, [r3, #12]
	while (ADC->STATUS.bit.SYNCBUSY);
     340:	001a      	movs	r2, r3
     342:	7e53      	ldrb	r3, [r2, #25]
     344:	09db      	lsrs	r3, r3, #7
     346:	d1fc      	bne.n	342 <adc_init+0xda>
	
}
     348:	4770      	bx	lr
     34a:	46c0      	nop			; (mov r8, r8)
     34c:	40000400 	.word	0x40000400
     350:	0000401e 	.word	0x0000401e
     354:	40000c00 	.word	0x40000c00
     358:	42004000 	.word	0x42004000
     35c:	fffff8ff 	.word	0xfffff8ff
     360:	ffffe0ff 	.word	0xffffe0ff
     364:	e000e100 	.word	0xe000e100

00000368 <adc_get>:

//==============================================================================
uint16_t adc_get()
{
	while (ADC->STATUS.bit.SYNCBUSY);
     368:	4a03      	ldr	r2, [pc, #12]	; (378 <adc_get+0x10>)
     36a:	7e53      	ldrb	r3, [r2, #25]
     36c:	09db      	lsrs	r3, r3, #7
     36e:	d1fc      	bne.n	36a <adc_get+0x2>
	return ADC->RESULT.bit.RESULT;
     370:	4b01      	ldr	r3, [pc, #4]	; (378 <adc_get+0x10>)
     372:	8b58      	ldrh	r0, [r3, #26]
     374:	b280      	uxth	r0, r0
}
     376:	4770      	bx	lr
     378:	42004000 	.word	0x42004000

0000037c <adc_get_Y>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     37c:	b672      	cpsid	i
int16_t adc_get_Y()
{
	int16_t result;
	// Atomic block
	__disable_irq();
	result = 2048 - y_val;
     37e:	4b04      	ldr	r3, [pc, #16]	; (390 <adc_get_Y+0x14>)
     380:	881b      	ldrh	r3, [r3, #0]
     382:	b29b      	uxth	r3, r3
  __ASM volatile ("cpsie i" : : : "memory");
     384:	b662      	cpsie	i
     386:	2080      	movs	r0, #128	; 0x80
     388:	0100      	lsls	r0, r0, #4
     38a:	1ac0      	subs	r0, r0, r3
	__enable_irq();
	return result;
     38c:	b200      	sxth	r0, r0
}
     38e:	4770      	bx	lr
     390:	20000458 	.word	0x20000458

00000394 <adc_get_X>:
  __ASM volatile ("cpsid i" : : : "memory");
     394:	b672      	cpsid	i
int16_t adc_get_X()
{
	int16_t result;
	// Atomic block
	__disable_irq();
	result = 2048 - x_val;
     396:	4b04      	ldr	r3, [pc, #16]	; (3a8 <adc_get_X+0x14>)
     398:	885b      	ldrh	r3, [r3, #2]
     39a:	b29b      	uxth	r3, r3
  __ASM volatile ("cpsie i" : : : "memory");
     39c:	b662      	cpsie	i
     39e:	2080      	movs	r0, #128	; 0x80
     3a0:	0100      	lsls	r0, r0, #4
     3a2:	1ac0      	subs	r0, r0, r3
	__enable_irq();
	return result;
     3a4:	b200      	sxth	r0, r0
}
     3a6:	4770      	bx	lr
     3a8:	20000458 	.word	0x20000458

000003ac <adc_reset>:

//==============================================================================

void adc_reset()
{
	ADC->CTRLB.bit.FREERUN = 1; // enable freerun mode
     3ac:	4b07      	ldr	r3, [pc, #28]	; (3cc <adc_reset+0x20>)
     3ae:	889a      	ldrh	r2, [r3, #4]
     3b0:	2104      	movs	r1, #4
     3b2:	430a      	orrs	r2, r1
     3b4:	809a      	strh	r2, [r3, #4]
	ADC->INTENCLR.bit.RESRDY = 1; // disable interrupt
     3b6:	7d9a      	ldrb	r2, [r3, #22]
     3b8:	2101      	movs	r1, #1
     3ba:	430a      	orrs	r2, r1
     3bc:	759a      	strb	r2, [r3, #22]
	ADC->INPUTCTRL.bit.MUXPOS = 0x02; // select joystick y dir
     3be:	691a      	ldr	r2, [r3, #16]
     3c0:	211f      	movs	r1, #31
     3c2:	438a      	bics	r2, r1
     3c4:	391d      	subs	r1, #29
     3c6:	430a      	orrs	r2, r1
     3c8:	611a      	str	r2, [r3, #16]
}
     3ca:	4770      	bx	lr
     3cc:	42004000 	.word	0x42004000

000003d0 <adc_interruptSet>:

//==============================================================================

void adc_interruptSet()
{
	ADC->CTRLB.bit.FREERUN = 0; // disable freerun mode
     3d0:	4b09      	ldr	r3, [pc, #36]	; (3f8 <adc_interruptSet+0x28>)
     3d2:	889a      	ldrh	r2, [r3, #4]
     3d4:	2104      	movs	r1, #4
     3d6:	438a      	bics	r2, r1
     3d8:	809a      	strh	r2, [r3, #4]
	ADC->INTENSET.bit.RESRDY = 1; // enable interrupts
     3da:	7dda      	ldrb	r2, [r3, #23]
     3dc:	2101      	movs	r1, #1
     3de:	430a      	orrs	r2, r1
     3e0:	75da      	strb	r2, [r3, #23]
	dir = Y;
     3e2:	2100      	movs	r1, #0
     3e4:	4a05      	ldr	r2, [pc, #20]	; (3fc <adc_interruptSet+0x2c>)
     3e6:	7111      	strb	r1, [r2, #4]
	ADC->INPUTCTRL.bit.MUXPOS = 0x02; // select joystick y dir
     3e8:	691a      	ldr	r2, [r3, #16]
     3ea:	311f      	adds	r1, #31
     3ec:	438a      	bics	r2, r1
     3ee:	391d      	subs	r1, #29
     3f0:	430a      	orrs	r2, r1
     3f2:	611a      	str	r2, [r3, #16]
}
     3f4:	4770      	bx	lr
     3f6:	46c0      	nop			; (mov r8, r8)
     3f8:	42004000 	.word	0x42004000
     3fc:	20000458 	.word	0x20000458

00000400 <ADC_Handler>:
//     | .__/ |  \  .__/
//
//------------------------------------------------------------------------------
void ADC_Handler(void)
{
	if (ADC->INTFLAG.bit.RESRDY)
     400:	4b16      	ldr	r3, [pc, #88]	; (45c <ADC_Handler+0x5c>)
     402:	7e1b      	ldrb	r3, [r3, #24]
     404:	07db      	lsls	r3, r3, #31
     406:	d516      	bpl.n	436 <ADC_Handler+0x36>
	{
		ADC->INTFLAG.reg = ADC_INTFLAG_RESRDY; // clear flag
     408:	2201      	movs	r2, #1
     40a:	4b14      	ldr	r3, [pc, #80]	; (45c <ADC_Handler+0x5c>)
     40c:	761a      	strb	r2, [r3, #24]
		if (dir == Y)
     40e:	4b14      	ldr	r3, [pc, #80]	; (460 <ADC_Handler+0x60>)
     410:	791b      	ldrb	r3, [r3, #4]
     412:	2b00      	cmp	r3, #0
     414:	d110      	bne.n	438 <ADC_Handler+0x38>
		{
			y_val = ADC->RESULT.reg; // store result
     416:	4b11      	ldr	r3, [pc, #68]	; (45c <ADC_Handler+0x5c>)
     418:	8b5a      	ldrh	r2, [r3, #26]
     41a:	b292      	uxth	r2, r2
     41c:	4910      	ldr	r1, [pc, #64]	; (460 <ADC_Handler+0x60>)
     41e:	800a      	strh	r2, [r1, #0]
			ADC->INPUTCTRL.bit.MUXPOS = 0x00; // Set ADC to read x dir
     420:	691a      	ldr	r2, [r3, #16]
     422:	201f      	movs	r0, #31
     424:	4382      	bics	r2, r0
     426:	611a      	str	r2, [r3, #16]
			dir = X; // switch state
     428:	2301      	movs	r3, #1
     42a:	710b      	strb	r3, [r1, #4]
		{
			x_val = ADC->RESULT.reg; // store result
			ADC->INPUTCTRL.bit.MUXPOS = 0x02; // Set ADC to read y dir
			dir = Y; // switch state
		}
		ADC->SWTRIG.bit.START = 1; // Start next conversion
     42c:	4a0b      	ldr	r2, [pc, #44]	; (45c <ADC_Handler+0x5c>)
     42e:	7b13      	ldrb	r3, [r2, #12]
     430:	2102      	movs	r1, #2
     432:	430b      	orrs	r3, r1
     434:	7313      	strb	r3, [r2, #12]
	}
     436:	4770      	bx	lr
		else if (dir == X)
     438:	4b09      	ldr	r3, [pc, #36]	; (460 <ADC_Handler+0x60>)
     43a:	791b      	ldrb	r3, [r3, #4]
     43c:	2b01      	cmp	r3, #1
     43e:	d1f5      	bne.n	42c <ADC_Handler+0x2c>
			x_val = ADC->RESULT.reg; // store result
     440:	4a06      	ldr	r2, [pc, #24]	; (45c <ADC_Handler+0x5c>)
     442:	8b53      	ldrh	r3, [r2, #26]
     444:	b29b      	uxth	r3, r3
     446:	4906      	ldr	r1, [pc, #24]	; (460 <ADC_Handler+0x60>)
     448:	804b      	strh	r3, [r1, #2]
			ADC->INPUTCTRL.bit.MUXPOS = 0x02; // Set ADC to read y dir
     44a:	6913      	ldr	r3, [r2, #16]
     44c:	201f      	movs	r0, #31
     44e:	4383      	bics	r3, r0
     450:	381d      	subs	r0, #29
     452:	4303      	orrs	r3, r0
     454:	6113      	str	r3, [r2, #16]
			dir = Y; // switch state
     456:	2300      	movs	r3, #0
     458:	710b      	strb	r3, [r1, #4]
     45a:	e7e7      	b.n	42c <ADC_Handler+0x2c>
     45c:	42004000 	.word	0x42004000
     460:	20000458 	.word	0x20000458

00000464 <null_ptr_check>:
{
	int8_t rslt;

	/* Configure Interrupt pins */
	rslt = set_intr_pin_config(int_config, dev);
	if (rslt == BMI160_OK) {
     464:	2800      	cmp	r0, #0
     466:	d00a      	beq.n	47e <null_ptr_check+0x1a>
     468:	69c3      	ldr	r3, [r0, #28]
		rslt = map_feature_interrupt(int_config, dev);
     46a:	2b00      	cmp	r3, #0
     46c:	d00a      	beq.n	484 <null_ptr_check+0x20>
     46e:	6a03      	ldr	r3, [r0, #32]
     470:	2b00      	cmp	r3, #0
		if (rslt == BMI160_OK) {
     472:	d00a      	beq.n	48a <null_ptr_check+0x26>
     474:	6a43      	ldr	r3, [r0, #36]	; 0x24
     476:	4258      	negs	r0, r3
 * for tap interrupt.
 */
static int8_t config_tap_data_src(const struct bmi160_acc_tap_int_cfg *tap_int_cfg, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     478:	4158      	adcs	r0, r3
     47a:	4240      	negs	r0, r0
     47c:	4770      	bx	lr
	uint8_t temp = 0;

	/* Configure Int data 0 register to add source of interrupt */
	rslt = bmi160_get_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
     47e:	2001      	movs	r0, #1
     480:	4240      	negs	r0, r0
     482:	e7fb      	b.n	47c <null_ptr_check+0x18>
     484:	2001      	movs	r0, #1
     486:	4240      	negs	r0, r0
	if (rslt == BMI160_OK) {
     488:	e7f8      	b.n	47c <null_ptr_check+0x18>
     48a:	2001      	movs	r0, #1
     48c:	4240      	negs	r0, r0
		temp = data & ~BMI160_TAP_SRC_INT_MASK;
		data = temp | ((tap_int_cfg->tap_data_src << 3) & BMI160_TAP_SRC_INT_MASK);
     48e:	e7f5      	b.n	47c <null_ptr_check+0x18>

00000490 <bmi160_get_regs>:
     490:	b570      	push	{r4, r5, r6, lr}
     492:	0006      	movs	r6, r0
     494:	1e1c      	subs	r4, r3, #0
     496:	d018      	beq.n	4ca <bmi160_get_regs+0x3a>
		temp = data & ~BMI160_TAP_SRC_INT_MASK;
     498:	69dd      	ldr	r5, [r3, #28]
     49a:	2d00      	cmp	r5, #0
		data = temp | ((tap_int_cfg->tap_data_src << 3) & BMI160_TAP_SRC_INT_MASK);
     49c:	d018      	beq.n	4d0 <bmi160_get_regs+0x40>
     49e:	789b      	ldrb	r3, [r3, #2]
		/* Write data to Data 0 address */
		rslt = bmi160_set_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
     4a0:	2b01      	cmp	r3, #1
     4a2:	d00c      	beq.n	4be <bmi160_get_regs+0x2e>
     4a4:	7860      	ldrb	r0, [r4, #1]
     4a6:	0013      	movs	r3, r2
     4a8:	000a      	movs	r2, r1
			if (rslt == BMI160_OK)
     4aa:	0031      	movs	r1, r6
     4ac:	47a8      	blx	r5
     4ae:	0005      	movs	r5, r0
				const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t temp = 0;
	uint8_t data = 0;
	uint8_t data_array[2] = {0};
     4b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
     4b2:	2001      	movs	r0, #1
     4b4:	4798      	blx	r3
	uint8_t count = 0;
	uint8_t dur, shock, quiet, thres;

	/* Configure tap 0 register for tap shock,tap quiet duration
	 * in case of single tap interrupt */
	rslt = bmi160_get_regs(BMI160_INT_TAP_0_ADDR, data_array, 2, dev);
     4b6:	2d00      	cmp	r5, #0
     4b8:	d104      	bne.n	4c4 <bmi160_get_regs+0x34>
     4ba:	0028      	movs	r0, r5
     4bc:	bd70      	pop	{r4, r5, r6, pc}
     4be:	337f      	adds	r3, #127	; 0x7f
	if (rslt == BMI160_OK) {
     4c0:	431e      	orrs	r6, r3
     4c2:	e7ef      	b.n	4a4 <bmi160_get_regs+0x14>
     4c4:	2502      	movs	r5, #2
		data = data_array[count];
     4c6:	426d      	negs	r5, r5
     4c8:	e7f7      	b.n	4ba <bmi160_get_regs+0x2a>

		if (int_config->int_type == BMI160_ACC_DOUBLE_TAP_INT) {
     4ca:	2501      	movs	r5, #1
     4cc:	426d      	negs	r5, r5
     4ce:	e7f4      	b.n	4ba <bmi160_get_regs+0x2a>
			/* Add tap duration data in case of
			 * double tap interrupt */
			data = temp | (dur & BMI160_TAP_DUR_MASK);
		}

		shock = (uint8_t)tap_int_cfg->tap_shock;
     4d0:	2501      	movs	r5, #1
		temp = data & ~BMI160_TAP_SHOCK_DUR_MASK;
		data = temp | ((shock << 6) & BMI160_TAP_SHOCK_DUR_MASK);
     4d2:	426d      	negs	r5, r5
     4d4:	e7f1      	b.n	4ba <bmi160_get_regs+0x2a>

000004d6 <bmi160_set_regs>:
     4d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		temp = data & ~BMI160_TAP_SHOCK_DUR_MASK;
     4d8:	46ce      	mov	lr, r9
		data = temp | ((shock << 6) & BMI160_TAP_SHOCK_DUR_MASK);
     4da:	4647      	mov	r7, r8

		quiet = (uint8_t)tap_int_cfg->tap_quiet;
     4dc:	b580      	push	{r7, lr}
		temp = data & ~BMI160_TAP_QUIET_DUR_MASK;
		data = temp | ((quiet << 7) & BMI160_TAP_QUIET_DUR_MASK);
     4de:	4680      	mov	r8, r0
     4e0:	4689      	mov	r9, r1
		temp = data & ~BMI160_TAP_QUIET_DUR_MASK;
     4e2:	0017      	movs	r7, r2
     4e4:	1e1d      	subs	r5, r3, #0
		data = temp | ((quiet << 7) & BMI160_TAP_QUIET_DUR_MASK);
     4e6:	d03c      	beq.n	562 <bmi160_set_regs+0x8c>

		data_array[count++] = data;
     4e8:	6a1c      	ldr	r4, [r3, #32]
     4ea:	2c00      	cmp	r4, #0

		data = data_array[count];
		thres = (uint8_t)tap_int_cfg->tap_thr;
		temp = data & ~BMI160_TAP_THRES_MASK;
     4ec:	d03d      	beq.n	56a <bmi160_set_regs+0x94>
     4ee:	789b      	ldrb	r3, [r3, #2]
     4f0:	2b01      	cmp	r3, #1
		thres = (uint8_t)tap_int_cfg->tap_thr;
     4f2:	d023      	beq.n	53c <bmi160_set_regs+0x66>
     4f4:	7a2b      	ldrb	r3, [r5, #8]
		data = temp | (thres & BMI160_TAP_THRES_MASK);
     4f6:	2b11      	cmp	r3, #17

		data_array[count++] = data;
     4f8:	d025      	beq.n	546 <bmi160_set_regs+0x70>
		/* TAP 0 and TAP 1 address lie consecutively,
		hence writing data to respective registers at one go */
		/* Writing to Tap 0 and Tap 1 Address simultaneously */
		rslt = bmi160_set_regs(BMI160_INT_TAP_0_ADDR, data_array, count, dev);
     4fa:	7c2b      	ldrb	r3, [r5, #16]
     4fc:	2b15      	cmp	r3, #21
     4fe:	d022      	beq.n	546 <bmi160_set_regs+0x70>
     500:	2400      	movs	r4, #0
     502:	2300      	movs	r3, #0
     504:	001e      	movs	r6, r3
			data = temp | ((tap_int_cfg->tap_en << 5) & BMI160_SINGLE_TAP_INT_EN_MASK);
     506:	2f00      	cmp	r7, #0
     508:	d013      	beq.n	532 <bmi160_set_regs+0x5c>
     50a:	464b      	mov	r3, r9
     50c:	191a      	adds	r2, r3, r4
     50e:	4643      	mov	r3, r8
			temp = data & ~BMI160_SINGLE_TAP_INT_EN_MASK;
     510:	1919      	adds	r1, r3, r4
     512:	b2c9      	uxtb	r1, r1
     514:	7868      	ldrb	r0, [r5, #1]
			data = temp | ((tap_int_cfg->tap_en << 5) & BMI160_SINGLE_TAP_INT_EN_MASK);
     516:	2301      	movs	r3, #1
     518:	6a2e      	ldr	r6, [r5, #32]
     51a:	47b0      	blx	r6
			dur  = (uint8_t)tap_int_cfg->tap_dur;
     51c:	0006      	movs	r6, r0
     51e:	2001      	movs	r0, #1
			temp = (data & ~BMI160_TAP_DUR_MASK);
     520:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     522:	4798      	blx	r3
			data = temp | (dur & BMI160_TAP_DUR_MASK);
     524:	3401      	adds	r4, #1
     526:	b2e4      	uxtb	r4, r4
     528:	b2a3      	uxth	r3, r4
	rslt = null_ptr_check(dev);
     52a:	42bb      	cmp	r3, r7
     52c:	d3ed      	bcc.n	50a <bmi160_set_regs+0x34>
     52e:	2e00      	cmp	r6, #0
	if ((rslt != BMI160_OK) || (int_config == NULL)) {
     530:	d113      	bne.n	55a <bmi160_set_regs+0x84>
     532:	0030      	movs	r0, r6
     534:	bc0c      	pop	{r2, r3}
     536:	4690      	mov	r8, r2
     538:	4699      	mov	r9, r3
     53a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint8_t data = 0;
     53c:	337e      	adds	r3, #126	; 0x7e
     53e:	0002      	movs	r2, r0
     540:	401a      	ands	r2, r3
	rslt = bmi160_get_regs(BMI160_INT_ENABLE_2_ADDR, &data, 1, dev);
     542:	4690      	mov	r8, r2
     544:	e7d6      	b.n	4f4 <bmi160_set_regs+0x1e>
     546:	7868      	ldrb	r0, [r5, #1]
     548:	003b      	movs	r3, r7
     54a:	464a      	mov	r2, r9
	if (rslt == BMI160_OK) {
     54c:	4641      	mov	r1, r8
     54e:	47a0      	blx	r4
     550:	0006      	movs	r6, r0
		data = temp | ((step_detect_int_cfg->step_detector_en << 3) & BMI160_STEP_DETECT_INT_EN_MASK);
     552:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     554:	2001      	movs	r0, #1
     556:	4798      	blx	r3
     558:	e7e9      	b.n	52e <bmi160_set_regs+0x58>
     55a:	2302      	movs	r3, #2
		temp = data & ~BMI160_STEP_DETECT_INT_EN_MASK;
     55c:	425b      	negs	r3, r3
     55e:	001e      	movs	r6, r3
     560:	e7e7      	b.n	532 <bmi160_set_regs+0x5c>
		data = temp | ((step_detect_int_cfg->step_detector_en << 3) & BMI160_STEP_DETECT_INT_EN_MASK);
     562:	2301      	movs	r3, #1
     564:	425b      	negs	r3, r3
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_2_ADDR, &data, 1, dev);
     566:	001e      	movs	r6, r3
     568:	e7e3      	b.n	532 <bmi160_set_regs+0x5c>
     56a:	2301      	movs	r3, #1
     56c:	425b      	negs	r3, r3
     56e:	001e      	movs	r6, r3
		if (rslt == BMI160_OK) {
     570:	e7df      	b.n	532 <bmi160_set_regs+0x5c>
	...

00000574 <bmi160_soft_reset>:
     574:	b570      	push	{r4, r5, r6, lr}
			rslt = set_intr_pin_config(int_config, dev);
     576:	b082      	sub	sp, #8
     578:	0004      	movs	r4, r0
     57a:	22b6      	movs	r2, #182	; 0xb6
     57c:	466b      	mov	r3, sp
			if (rslt == BMI160_OK) {
     57e:	71da      	strb	r2, [r3, #7]
     580:	2800      	cmp	r0, #0
     582:	d032      	beq.n	5ea <bmi160_soft_reset+0x76>
				rslt = map_feature_interrupt(int_config, dev);
     584:	6a43      	ldr	r3, [r0, #36]	; 0x24
     586:	2b00      	cmp	r3, #0
     588:	d032      	beq.n	5f0 <bmi160_soft_reset+0x7c>
     58a:	0003      	movs	r3, r0
				if (rslt == BMI160_OK)
     58c:	3ab5      	subs	r2, #181	; 0xb5
     58e:	4669      	mov	r1, sp
     590:	3107      	adds	r1, #7
	uint8_t data_array[2] = {0};
     592:	207e      	movs	r0, #126	; 0x7e
     594:	4d18      	ldr	r5, [pc, #96]	; (5f8 <bmi160_soft_reset+0x84>)
     596:	47a8      	blx	r5
	if (step_detect_int_cfg->step_detector_mode == BMI160_STEP_DETECT_NORMAL) {
     598:	0005      	movs	r5, r0
     59a:	200f      	movs	r0, #15
     59c:	6a63      	ldr	r3, [r4, #36]	; 0x24
     59e:	4798      	blx	r3
	} else if (step_detect_int_cfg->step_detector_mode == BMI160_STEP_DETECT_SENSITIVE) {
     5a0:	2d00      	cmp	r5, #0
     5a2:	d114      	bne.n	5ce <bmi160_soft_reset+0x5a>
	} else if (step_detect_int_cfg->step_detector_mode == BMI160_STEP_DETECT_ROBUST) {
     5a4:	78a3      	ldrb	r3, [r4, #2]
     5a6:	2b01      	cmp	r3, #1
	} else if (step_detect_int_cfg->step_detector_mode == BMI160_STEP_DETECT_USER_DEFINE) {
     5a8:	d014      	beq.n	5d4 <bmi160_soft_reset+0x60>
     5aa:	2202      	movs	r2, #2
		rslt = bmi160_get_regs(BMI160_INT_STEP_CONFIG_0_ADDR, &data_array[0], 2, dev);
     5ac:	71e2      	strb	r2, [r4, #7]
     5ae:	2308      	movs	r3, #8
     5b0:	7163      	strb	r3, [r4, #5]
     5b2:	2110      	movs	r1, #16
     5b4:	7121      	strb	r1, [r4, #4]
     5b6:	390d      	subs	r1, #13
		if (rslt == BMI160_OK) {
     5b8:	71a1      	strb	r1, [r4, #6]
     5ba:	73e2      	strb	r2, [r4, #15]
			data_array[0] = temp | ((step_detect_int_cfg->min_threshold << 3)
     5bc:	7363      	strb	r3, [r4, #13]
     5be:	330c      	adds	r3, #12
					& BMI160_STEP_DETECT_MIN_THRES_MASK);
     5c0:	7323      	strb	r3, [r4, #12]
     5c2:	2300      	movs	r3, #0
			temp = data_array[0] & ~BMI160_STEP_DETECT_MIN_THRES_MASK;
     5c4:	73a3      	strb	r3, [r4, #14]
     5c6:	6863      	ldr	r3, [r4, #4]
     5c8:	60a3      	str	r3, [r4, #8]
			data_array[0] = temp | ((step_detect_int_cfg->min_threshold << 3)
     5ca:	68e3      	ldr	r3, [r4, #12]
			data_array[0] = temp | ((step_detect_int_cfg->steptime_min)
     5cc:	6123      	str	r3, [r4, #16]
     5ce:	0028      	movs	r0, r5
			temp = data_array[0] & ~BMI160_STEP_DETECT_STEPTIME_MIN_MASK;
     5d0:	b002      	add	sp, #8
     5d2:	bd70      	pop	{r4, r5, r6, pc}
			data_array[0] = temp | ((step_detect_int_cfg->steptime_min)
     5d4:	0023      	movs	r3, r4
     5d6:	2201      	movs	r2, #1
			temp = data_array[1] & ~BMI160_STEP_MIN_BUF_MASK;
     5d8:	4669      	mov	r1, sp
     5da:	3107      	adds	r1, #7
			data_array[1] = temp | ((step_detect_int_cfg->step_min_buf) & BMI160_STEP_MIN_BUF_MASK);
     5dc:	207f      	movs	r0, #127	; 0x7f
     5de:	4e07      	ldr	r6, [pc, #28]	; (5fc <bmi160_soft_reset+0x88>)
     5e0:	47b0      	blx	r6
     5e2:	2800      	cmp	r0, #0
     5e4:	d0e1      	beq.n	5aa <bmi160_soft_reset+0x36>
     5e6:	0005      	movs	r5, r0
		data_array[0] = 0x15;
     5e8:	e7f1      	b.n	5ce <bmi160_soft_reset+0x5a>
     5ea:	2501      	movs	r5, #1
     5ec:	426d      	negs	r5, r5
		data_array[1] = 0x03;
     5ee:	e7ee      	b.n	5ce <bmi160_soft_reset+0x5a>
     5f0:	2501      	movs	r5, #1
	rslt = bmi160_set_regs(BMI160_INT_STEP_CONFIG_0_ADDR, data_array, 2, dev);
     5f2:	426d      	negs	r5, r5
     5f4:	e7eb      	b.n	5ce <bmi160_soft_reset+0x5a>
     5f6:	46c0      	nop			; (mov r8, r8)
     5f8:	000004d7 	.word	0x000004d7
     5fc:	00000491 	.word	0x00000491

00000600 <bmi160_init>:
		data_array[0] = 0x2D;
     600:	b530      	push	{r4, r5, lr}
     602:	b083      	sub	sp, #12
     604:	0004      	movs	r4, r0
     606:	4b16      	ldr	r3, [pc, #88]	; (660 <bmi160_init+0x60>)
		data_array[0] = 0x1D;
     608:	4798      	blx	r3
     60a:	2800      	cmp	r0, #0
     60c:	d116      	bne.n	63c <bmi160_init+0x3c>
		data_array[1] = 0x07;
     60e:	78a3      	ldrb	r3, [r4, #2]
     610:	2b01      	cmp	r3, #1
     612:	d015      	beq.n	640 <bmi160_init+0x40>
     614:	0023      	movs	r3, r4
     616:	2201      	movs	r2, #1
     618:	4669      	mov	r1, sp
     61a:	3106      	adds	r1, #6
     61c:	2000      	movs	r0, #0
     61e:	4d11      	ldr	r5, [pc, #68]	; (664 <bmi160_init+0x64>)
     620:	47a8      	blx	r5
     622:	2800      	cmp	r0, #0
     624:	d116      	bne.n	654 <bmi160_init+0x54>
     626:	466b      	mov	r3, sp
	rslt = null_ptr_check(dev);
     628:	3306      	adds	r3, #6
     62a:	781b      	ldrb	r3, [r3, #0]
     62c:	2bd1      	cmp	r3, #209	; 0xd1
	if ((rslt != BMI160_OK) || (int_config == NULL)) {
     62e:	d114      	bne.n	65a <bmi160_init+0x5a>
     630:	7023      	strb	r3, [r4, #0]
     632:	332e      	adds	r3, #46	; 0x2e
     634:	70e3      	strb	r3, [r4, #3]
     636:	0020      	movs	r0, r4
     638:	4b0b      	ldr	r3, [pc, #44]	; (668 <bmi160_init+0x68>)
 * @brief This API enables the orient interrupt.
 */
static int8_t enable_orient_int(const struct bmi160_acc_orient_int_cfg *orient_int_cfg, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     63a:	4798      	blx	r3
     63c:	b003      	add	sp, #12
     63e:	bd30      	pop	{r4, r5, pc}
	uint8_t temp = 0;

	/* Enable data ready interrupt in Int Enable 0 register */
	rslt = bmi160_get_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
     640:	0023      	movs	r3, r4
     642:	2201      	movs	r2, #1
     644:	4669      	mov	r1, sp
     646:	3107      	adds	r1, #7
     648:	307f      	adds	r0, #127	; 0x7f
	if (rslt == BMI160_OK) {
     64a:	4d06      	ldr	r5, [pc, #24]	; (664 <bmi160_init+0x64>)
     64c:	47a8      	blx	r5
     64e:	2800      	cmp	r0, #0
		temp = data & ~BMI160_ORIENT_INT_EN_MASK;
		data = temp | ((orient_int_cfg->orient_en << 6) & BMI160_ORIENT_INT_EN_MASK);
     650:	d1f4      	bne.n	63c <bmi160_init+0x3c>
     652:	e7df      	b.n	614 <bmi160_init+0x14>
     654:	2003      	movs	r0, #3
     656:	4240      	negs	r0, r0
     658:	e7f0      	b.n	63c <bmi160_init+0x3c>
		temp = data & ~BMI160_ORIENT_INT_EN_MASK;
     65a:	2003      	movs	r0, #3
     65c:	4240      	negs	r0, r0
     65e:	e7ed      	b.n	63c <bmi160_init+0x3c>
		data = temp | ((orient_int_cfg->orient_en << 6) & BMI160_ORIENT_INT_EN_MASK);
     660:	00000465 	.word	0x00000465
		/* write data to Int Enable 0 register */
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
     664:	00000491 	.word	0x00000491
     668:	00000575 	.word	0x00000575

0000066c <bmi160_set_power_mode>:
     66c:	b530      	push	{r4, r5, lr}
		if (rslt == BMI160_OK) {
     66e:	b083      	sub	sp, #12
     670:	1e04      	subs	r4, r0, #0
     672:	d100      	bne.n	676 <bmi160_set_power_mode+0xa>
			rslt = set_intr_pin_config(int_config, dev);
     674:	e085      	b.n	782 <bmi160_set_power_mode+0x116>
     676:	6a43      	ldr	r3, [r0, #36]	; 0x24
     678:	2b00      	cmp	r3, #0
     67a:	d100      	bne.n	67e <bmi160_set_power_mode+0x12>
			if (rslt == BMI160_OK) {
     67c:	e084      	b.n	788 <bmi160_set_power_mode+0x11c>
     67e:	2200      	movs	r2, #0
     680:	466b      	mov	r3, sp
				rslt = map_feature_interrupt(int_config, dev);
     682:	719a      	strb	r2, [r3, #6]
     684:	7903      	ldrb	r3, [r0, #4]
     686:	001a      	movs	r2, r3
     688:	3a10      	subs	r2, #16
				if (rslt == BMI160_OK)
     68a:	2a02      	cmp	r2, #2
     68c:	d900      	bls.n	690 <bmi160_set_power_mode+0x24>
     68e:	e081      	b.n	794 <bmi160_set_power_mode+0x128>
					const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
	uint8_t temp = 0;
	uint8_t data_array[2] = {0, 0};
     690:	7a02      	ldrb	r2, [r0, #8]
     692:	429a      	cmp	r2, r3
     694:	d04f      	beq.n	736 <bmi160_set_power_mode+0xca>
     696:	2200      	movs	r2, #0

	/* Configuring INT_ORIENT registers */
	rslt = bmi160_get_regs(BMI160_INT_ORIENT_0_ADDR, data_array, 2, dev);
     698:	466b      	mov	r3, sp
     69a:	71da      	strb	r2, [r3, #7]
     69c:	0003      	movs	r3, r0
     69e:	3201      	adds	r2, #1
     6a0:	4669      	mov	r1, sp
	if (rslt == BMI160_OK) {
     6a2:	3106      	adds	r1, #6
     6a4:	2040      	movs	r0, #64	; 0x40
     6a6:	4d3d      	ldr	r5, [pc, #244]	; (79c <bmi160_set_power_mode+0x130>)
		data = data_array[0];
     6a8:	47a8      	blx	r5
		temp = data & ~BMI160_ORIENT_MODE_MASK;
     6aa:	1e05      	subs	r5, r0, #0
     6ac:	d114      	bne.n	6d8 <bmi160_set_power_mode+0x6c>
     6ae:	7923      	ldrb	r3, [r4, #4]
		/* Adding Orientation mode */
		data = temp | ((orient_int_cfg->orient_mode) & BMI160_ORIENT_MODE_MASK);
     6b0:	2b12      	cmp	r3, #18
     6b2:	d016      	beq.n	6e2 <bmi160_set_power_mode+0x76>
     6b4:	466b      	mov	r3, sp
     6b6:	3306      	adds	r3, #6
     6b8:	781b      	ldrb	r3, [r3, #0]
		temp = data & ~BMI160_ORIENT_BLOCK_MASK;
		/* Adding Orientation blocking */
		data = temp | ((orient_int_cfg->orient_blocking << 2) & BMI160_ORIENT_BLOCK_MASK);
     6ba:	b25a      	sxtb	r2, r3
     6bc:	2a00      	cmp	r2, #0
		temp = data & ~BMI160_ORIENT_BLOCK_MASK;
     6be:	db28      	blt.n	712 <bmi160_set_power_mode+0xa6>
     6c0:	1d21      	adds	r1, r4, #4
		data = temp | ((orient_int_cfg->orient_blocking << 2) & BMI160_ORIENT_BLOCK_MASK);
     6c2:	0023      	movs	r3, r4
		temp = data & ~BMI160_ORIENT_HYST_MASK;
		 /* Adding Orientation hysteresis */
		data = temp | ((orient_int_cfg->orient_hyst << 4) & BMI160_ORIENT_HYST_MASK);
     6c4:	2201      	movs	r2, #1
     6c6:	207e      	movs	r0, #126	; 0x7e
		temp = data & ~BMI160_ORIENT_HYST_MASK;
     6c8:	4d35      	ldr	r5, [pc, #212]	; (7a0 <bmi160_set_power_mode+0x134>)
     6ca:	47a8      	blx	r5
		data = temp | ((orient_int_cfg->orient_hyst << 4) & BMI160_ORIENT_HYST_MASK);
     6cc:	0005      	movs	r5, r0
		data_array[0] = data;
     6ce:	7a23      	ldrb	r3, [r4, #8]

		data = data_array[1];
		temp = data & ~BMI160_ORIENT_THETA_MASK;
     6d0:	2b10      	cmp	r3, #16
     6d2:	d02c      	beq.n	72e <bmi160_set_power_mode+0xc2>
     6d4:	7923      	ldrb	r3, [r4, #4]
		/* Adding Orientation threshold */
		data = temp | ((orient_int_cfg->orient_theta) & BMI160_ORIENT_THETA_MASK);
     6d6:	7223      	strb	r3, [r4, #8]
     6d8:	2d00      	cmp	r5, #0
     6da:	d02c      	beq.n	736 <bmi160_set_power_mode+0xca>
     6dc:	0028      	movs	r0, r5
     6de:	b003      	add	sp, #12
		temp = data & ~BMI160_ORIENT_UD_ENABLE;
		/* Adding Orient_ud_en */
		data = temp | ((orient_int_cfg->orient_ud_en << 6) & BMI160_ORIENT_UD_ENABLE);
     6e0:	bd30      	pop	{r4, r5, pc}
     6e2:	466b      	mov	r3, sp
		temp = data & ~BMI160_ORIENT_UD_ENABLE;
     6e4:	1d99      	adds	r1, r3, #6
     6e6:	780a      	ldrb	r2, [r1, #0]
		data = temp | ((orient_int_cfg->orient_ud_en << 6) & BMI160_ORIENT_UD_ENABLE);
     6e8:	237f      	movs	r3, #127	; 0x7f
		temp = data & ~BMI160_AXES_EN_MASK;
		/* Adding axes_en */
		data = temp | ((orient_int_cfg->axes_ex << 7) & BMI160_AXES_EN_MASK);
     6ea:	401a      	ands	r2, r3
     6ec:	3bff      	subs	r3, #255	; 0xff
		temp = data & ~BMI160_AXES_EN_MASK;
     6ee:	4313      	orrs	r3, r2
     6f0:	700b      	strb	r3, [r1, #0]
		data = temp | ((orient_int_cfg->axes_ex << 7) & BMI160_AXES_EN_MASK);
     6f2:	0023      	movs	r3, r4
		data_array[1] = data;
     6f4:	2201      	movs	r2, #1
		/* Writing data to INT_ORIENT 0 and INT_ORIENT 1
		 * registers simultaneously */
		rslt = bmi160_set_regs(BMI160_INT_ORIENT_0_ADDR, data_array, 2, dev);
     6f6:	2040      	movs	r0, #64	; 0x40
     6f8:	4d29      	ldr	r5, [pc, #164]	; (7a0 <bmi160_set_power_mode+0x134>)
     6fa:	47a8      	blx	r5
     6fc:	1e05      	subs	r5, r0, #0
     6fe:	d1eb      	bne.n	6d8 <bmi160_set_power_mode+0x6c>
     700:	0023      	movs	r3, r4
	rslt = null_ptr_check(dev);
     702:	2202      	movs	r2, #2
     704:	4669      	mov	r1, sp
     706:	3107      	adds	r1, #7
	if ((rslt != BMI160_OK) || (int_config == NULL)) {
     708:	2058      	movs	r0, #88	; 0x58
     70a:	4d25      	ldr	r5, [pc, #148]	; (7a0 <bmi160_set_power_mode+0x134>)
     70c:	47a8      	blx	r5
     70e:	0005      	movs	r5, r0
     710:	e00a      	b.n	728 <bmi160_set_power_mode+0xbc>
     712:	466a      	mov	r2, sp
 * @brief This API enables the flat interrupt.
 */
static int8_t enable_flat_int(const struct bmi160_acc_flat_detect_int_cfg *flat_int, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     714:	1d91      	adds	r1, r2, #6
     716:	227f      	movs	r2, #127	; 0x7f
     718:	4013      	ands	r3, r2
	uint8_t temp = 0;

	/* Enable flat interrupt in Int Enable 0 register */
	rslt = bmi160_get_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
     71a:	700b      	strb	r3, [r1, #0]
     71c:	0023      	movs	r3, r4
     71e:	3a7e      	subs	r2, #126	; 0x7e
     720:	2040      	movs	r0, #64	; 0x40
     722:	4d1f      	ldr	r5, [pc, #124]	; (7a0 <bmi160_set_power_mode+0x134>)
	if (rslt == BMI160_OK) {
     724:	47a8      	blx	r5
     726:	0005      	movs	r5, r0
     728:	2d00      	cmp	r5, #0
		temp = data & ~BMI160_FLAT_INT_EN_MASK;
		data = temp | ((flat_int->flat_en << 7) & BMI160_FLAT_INT_EN_MASK);
     72a:	d1d7      	bne.n	6dc <bmi160_set_power_mode+0x70>
     72c:	e7c8      	b.n	6c0 <bmi160_set_power_mode+0x54>
     72e:	2005      	movs	r0, #5
     730:	6a63      	ldr	r3, [r4, #36]	; 0x24
     732:	4798      	blx	r3
		temp = data & ~BMI160_FLAT_INT_EN_MASK;
     734:	e7ce      	b.n	6d4 <bmi160_set_power_mode+0x68>
     736:	7b23      	ldrb	r3, [r4, #12]
     738:	001a      	movs	r2, r3
		data = temp | ((flat_int->flat_en << 7) & BMI160_FLAT_INT_EN_MASK);
     73a:	3a14      	subs	r2, #20
     73c:	2a01      	cmp	r2, #1
		/* write data to Int Enable 0 register */
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
     73e:	d901      	bls.n	744 <bmi160_set_power_mode+0xd8>
     740:	2b17      	cmp	r3, #23
     742:	d124      	bne.n	78e <bmi160_set_power_mode+0x122>
     744:	7c22      	ldrb	r2, [r4, #16]
     746:	2500      	movs	r5, #0
		if (rslt == BMI160_OK) {
     748:	429a      	cmp	r2, r3
     74a:	d0c7      	beq.n	6dc <bmi160_set_power_mode+0x70>
     74c:	0021      	movs	r1, r4
			rslt = set_intr_pin_config(int_config, dev);
     74e:	310c      	adds	r1, #12
     750:	0023      	movs	r3, r4
     752:	2201      	movs	r2, #1
     754:	207e      	movs	r0, #126	; 0x7e
			if (rslt == BMI160_OK) {
     756:	4d12      	ldr	r5, [pc, #72]	; (7a0 <bmi160_set_power_mode+0x134>)
     758:	47a8      	blx	r5
     75a:	0005      	movs	r5, r0
				rslt = map_feature_interrupt(int_config, dev);
     75c:	7c23      	ldrb	r3, [r4, #16]
     75e:	2b14      	cmp	r3, #20
     760:	d004      	beq.n	76c <bmi160_set_power_mode+0x100>
     762:	2b17      	cmp	r3, #23
				if (rslt == BMI160_OK)
     764:	d006      	beq.n	774 <bmi160_set_power_mode+0x108>
     766:	7b23      	ldrb	r3, [r4, #12]
     768:	7423      	strb	r3, [r4, #16]
static int8_t config_flat_int_settg(const struct bmi160_acc_flat_detect_int_cfg *flat_int, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
	uint8_t temp = 0;
	uint8_t data_array[2] = {0, 0};
     76a:	e7b7      	b.n	6dc <bmi160_set_power_mode+0x70>
     76c:	2051      	movs	r0, #81	; 0x51
     76e:	6a63      	ldr	r3, [r4, #36]	; 0x24
     770:	4798      	blx	r3

	/* Configuring INT_FLAT register */
	rslt = bmi160_get_regs(BMI160_INT_FLAT_0_ADDR, data_array, 2, dev);
     772:	e7f8      	b.n	766 <bmi160_set_power_mode+0xfa>
     774:	7b23      	ldrb	r3, [r4, #12]
     776:	2b15      	cmp	r3, #21
     778:	d1f5      	bne.n	766 <bmi160_set_power_mode+0xfa>
     77a:	200a      	movs	r0, #10
	if (rslt == BMI160_OK) {
     77c:	6a63      	ldr	r3, [r4, #36]	; 0x24
     77e:	4798      	blx	r3
     780:	e7f1      	b.n	766 <bmi160_set_power_mode+0xfa>
		data = data_array[0];
     782:	2501      	movs	r5, #1
		temp = data & ~BMI160_FLAT_THRES_MASK;
     784:	426d      	negs	r5, r5
     786:	e7a9      	b.n	6dc <bmi160_set_power_mode+0x70>
     788:	2501      	movs	r5, #1
		/* Adding flat theta */
		data = temp | ((flat_int->flat_theta) & BMI160_FLAT_THRES_MASK);
     78a:	426d      	negs	r5, r5
     78c:	e7a6      	b.n	6dc <bmi160_set_power_mode+0x70>
     78e:	2504      	movs	r5, #4
     790:	426d      	negs	r5, r5
		data_array[0] = data;
     792:	e7a3      	b.n	6dc <bmi160_set_power_mode+0x70>

		data = data_array[1];
		temp = data & ~BMI160_FLAT_HOLD_TIME_MASK;
		/* Adding flat hold time */
		data = temp | ((flat_int->flat_hold_time << 4) & BMI160_FLAT_HOLD_TIME_MASK);
     794:	2504      	movs	r5, #4
     796:	426d      	negs	r5, r5
     798:	e7a0      	b.n	6dc <bmi160_set_power_mode+0x70>
     79a:	46c0      	nop			; (mov r8, r8)
		temp = data & ~BMI160_FLAT_HOLD_TIME_MASK;
     79c:	00000491 	.word	0x00000491
     7a0:	000004d7 	.word	0x000004d7

000007a4 <bmi160_set_sens_conf>:
		data = temp | ((flat_int->flat_hold_time << 4) & BMI160_FLAT_HOLD_TIME_MASK);
     7a4:	b530      	push	{r4, r5, lr}
		temp = data & ~BMI160_FLAT_HYST_MASK;
		/* Adding flat hysteresis */
		data = temp | ((flat_int->flat_hy) & BMI160_FLAT_HYST_MASK);
     7a6:	b083      	sub	sp, #12
     7a8:	1e04      	subs	r4, r0, #0
		temp = data & ~BMI160_FLAT_HYST_MASK;
     7aa:	d100      	bne.n	7ae <bmi160_set_sens_conf+0xa>
     7ac:	e0cb      	b.n	946 <bmi160_set_sens_conf+0x1a2>
		data = temp | ((flat_int->flat_hy) & BMI160_FLAT_HYST_MASK);
     7ae:	6a43      	ldr	r3, [r0, #36]	; 0x24
     7b0:	2b00      	cmp	r3, #0
		data_array[1] = data;
     7b2:	d100      	bne.n	7b6 <bmi160_set_sens_conf+0x12>
		/* Writing data to INT_FLAT 0 and INT_FLAT 1
		 * registers simultaneously */
		rslt = bmi160_set_regs(BMI160_INT_FLAT_0_ADDR, data_array, 2, dev);
     7b4:	e0ca      	b.n	94c <bmi160_set_sens_conf+0x1a8>
     7b6:	a901      	add	r1, sp, #4
     7b8:	2300      	movs	r3, #0
     7ba:	800b      	strh	r3, [r1, #0]
     7bc:	0003      	movs	r3, r0
     7be:	2202      	movs	r2, #2
	rslt = null_ptr_check(dev);
     7c0:	2040      	movs	r0, #64	; 0x40
     7c2:	4d65      	ldr	r5, [pc, #404]	; (958 <bmi160_set_sens_conf+0x1b4>)
     7c4:	47a8      	blx	r5
	if ((rslt != BMI160_OK) || (int_config == NULL)) {
     7c6:	2800      	cmp	r0, #0
     7c8:	d001      	beq.n	7ce <bmi160_set_sens_conf+0x2a>
     7ca:	b003      	add	sp, #12
     7cc:	bd30      	pop	{r4, r5, pc}
     7ce:	7962      	ldrb	r2, [r4, #5]
     7d0:	2a0f      	cmp	r2, #15
 * @brief This API enables the Low-g interrupt.
 */
static int8_t enable_low_g_int(const struct bmi160_acc_low_g_int_cfg *low_g_int, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     7d2:	d900      	bls.n	7d6 <bmi160_set_sens_conf+0x32>
     7d4:	e0a8      	b.n	928 <bmi160_set_sens_conf+0x184>
     7d6:	7a63      	ldrb	r3, [r4, #9]
	uint8_t temp = 0;

	/* Enable low-g interrupt in Int Enable 1 register */
	rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     7d8:	4293      	cmp	r3, r2
     7da:	d006      	beq.n	7ea <bmi160_set_sens_conf+0x46>
     7dc:	a801      	add	r0, sp, #4
     7de:	7803      	ldrb	r3, [r0, #0]
     7e0:	210f      	movs	r1, #15
	if (rslt == BMI160_OK) {
     7e2:	438b      	bics	r3, r1
     7e4:	400a      	ands	r2, r1
     7e6:	4313      	orrs	r3, r2
		temp = data & ~BMI160_LOW_G_INT_EN_MASK;
		data = temp | ((low_g_int->low_en << 3) & BMI160_LOW_G_INT_EN_MASK);
     7e8:	7003      	strb	r3, [r0, #0]
     7ea:	79e3      	ldrb	r3, [r4, #7]
     7ec:	2b02      	cmp	r3, #2
     7ee:	d900      	bls.n	7f2 <bmi160_set_sens_conf+0x4e>
     7f0:	e09a      	b.n	928 <bmi160_set_sens_conf+0x184>
		temp = data & ~BMI160_LOW_G_INT_EN_MASK;
     7f2:	7ae2      	ldrb	r2, [r4, #11]
     7f4:	429a      	cmp	r2, r3
     7f6:	d004      	beq.n	802 <bmi160_set_sens_conf+0x5e>
		data = temp | ((low_g_int->low_en << 3) & BMI160_LOW_G_INT_EN_MASK);
     7f8:	aa01      	add	r2, sp, #4
     7fa:	7813      	ldrb	r3, [r2, #0]
		/* write data to Int Enable 0 register */
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     7fc:	2170      	movs	r1, #112	; 0x70
     7fe:	438b      	bics	r3, r1
     800:	7013      	strb	r3, [r2, #0]
     802:	79a3      	ldrb	r3, [r4, #6]
     804:	2004      	movs	r0, #4
		if (rslt == BMI160_OK) {
     806:	4240      	negs	r0, r0
     808:	2b0c      	cmp	r3, #12
     80a:	d8de      	bhi.n	7ca <bmi160_set_sens_conf+0x26>
			rslt = set_intr_pin_config(int_config, dev);
     80c:	7aa2      	ldrb	r2, [r4, #10]
     80e:	429a      	cmp	r2, r3
     810:	d006      	beq.n	820 <bmi160_set_sens_conf+0x7c>
     812:	a801      	add	r0, sp, #4
			if (rslt == BMI160_OK) {
     814:	7842      	ldrb	r2, [r0, #1]
     816:	210f      	movs	r1, #15
     818:	438a      	bics	r2, r1
				rslt = map_feature_interrupt(int_config, dev);
     81a:	400b      	ands	r3, r1
     81c:	4313      	orrs	r3, r2
     81e:	7043      	strb	r3, [r0, #1]
     820:	0023      	movs	r3, r4
				if (rslt == BMI160_OK) {
     822:	2201      	movs	r2, #1
     824:	a901      	add	r1, sp, #4
     826:	2040      	movs	r0, #64	; 0x40
 * for low-g interrupt.
 */
static int8_t config_low_g_data_src(const struct bmi160_acc_low_g_int_cfg *low_g_int, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     828:	4d4c      	ldr	r5, [pc, #304]	; (95c <bmi160_set_sens_conf+0x1b8>)
     82a:	47a8      	blx	r5
     82c:	2800      	cmp	r0, #0
	uint8_t temp = 0;

	/* Configure Int data 0 register to add source of interrupt */
	rslt = bmi160_get_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
     82e:	d1cc      	bne.n	7ca <bmi160_set_sens_conf+0x26>
     830:	7963      	ldrb	r3, [r4, #5]
     832:	7263      	strb	r3, [r4, #9]
     834:	79e3      	ldrb	r3, [r4, #7]
     836:	72e3      	strb	r3, [r4, #11]
	if (rslt == BMI160_OK) {
     838:	2001      	movs	r0, #1
     83a:	6a63      	ldr	r3, [r4, #36]	; 0x24
     83c:	4798      	blx	r3
		temp = data & ~BMI160_LOW_HIGH_SRC_INT_MASK;
		data = temp | ((low_g_int->low_data_src << 7) & BMI160_LOW_HIGH_SRC_INT_MASK);
     83e:	0023      	movs	r3, r4
     840:	2201      	movs	r2, #1
     842:	4669      	mov	r1, sp
     844:	3105      	adds	r1, #5
     846:	2041      	movs	r0, #65	; 0x41
		temp = data & ~BMI160_LOW_HIGH_SRC_INT_MASK;
     848:	4d44      	ldr	r5, [pc, #272]	; (95c <bmi160_set_sens_conf+0x1b8>)
     84a:	47a8      	blx	r5
     84c:	2800      	cmp	r0, #0
		data = temp | ((low_g_int->low_data_src << 7) & BMI160_LOW_HIGH_SRC_INT_MASK);
     84e:	d1bc      	bne.n	7ca <bmi160_set_sens_conf+0x26>
     850:	79a3      	ldrb	r3, [r4, #6]
		/* Write data to Data 0 address */
		rslt = bmi160_set_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
     852:	72a3      	strb	r3, [r4, #10]
     854:	a901      	add	r1, sp, #4
     856:	2300      	movs	r3, #0
     858:	800b      	strh	r3, [r1, #0]
     85a:	0023      	movs	r3, r4
					if (rslt == BMI160_OK)
     85c:	2202      	movs	r2, #2
     85e:	3042      	adds	r0, #66	; 0x42
     860:	4d3d      	ldr	r5, [pc, #244]	; (958 <bmi160_set_sens_conf+0x1b4>)
 */
static int8_t config_low_g_int_settg(const struct bmi160_acc_low_g_int_cfg *low_g_int,  const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t temp = 0;
	uint8_t data_array[3] = {0, 0, 0};
     862:	47a8      	blx	r5
     864:	2800      	cmp	r0, #0
     866:	d1b0      	bne.n	7ca <bmi160_set_sens_conf+0x26>
     868:	7b62      	ldrb	r2, [r4, #13]
     86a:	2a0d      	cmp	r2, #13

	/* Configuring INT_LOWHIGH register for low-g interrupt */
	rslt = bmi160_get_regs(BMI160_INT_LOWHIGH_2_ADDR, &data_array[2], 1, dev);
     86c:	d85f      	bhi.n	92e <bmi160_set_sens_conf+0x18a>
     86e:	7c63      	ldrb	r3, [r4, #17]
     870:	4293      	cmp	r3, r2
     872:	d006      	beq.n	882 <bmi160_set_sens_conf+0xde>
     874:	a801      	add	r0, sp, #4
     876:	7803      	ldrb	r3, [r0, #0]
     878:	210f      	movs	r1, #15

	if (rslt == BMI160_OK) {
     87a:	438b      	bics	r3, r1
     87c:	400a      	ands	r2, r1
     87e:	4313      	orrs	r3, r2
		temp = data_array[2] & ~BMI160_LOW_G_HYST_MASK;
     880:	7003      	strb	r3, [r0, #0]
     882:	7be3      	ldrb	r3, [r4, #15]
     884:	2b02      	cmp	r3, #2
     886:	d852      	bhi.n	92e <bmi160_set_sens_conf+0x18a>
		/* Adding low-g hysteresis */
		data_array[2] = temp | (low_g_int->low_hyst & BMI160_LOW_G_HYST_MASK);
     888:	a901      	add	r1, sp, #4
     88a:	011b      	lsls	r3, r3, #4
     88c:	2230      	movs	r2, #48	; 0x30
     88e:	4013      	ands	r3, r2
		temp = data_array[2] & ~BMI160_LOW_G_LOW_MODE_MASK;
		/* Adding low-mode */
		data_array[2] = temp | ((low_g_int->low_mode << 2) & BMI160_LOW_G_LOW_MODE_MASK);
     890:	780a      	ldrb	r2, [r1, #0]
     892:	2030      	movs	r0, #48	; 0x30
		temp = data_array[2] & ~BMI160_LOW_G_LOW_MODE_MASK;
     894:	4382      	bics	r2, r0
		data_array[2] = temp | ((low_g_int->low_mode << 2) & BMI160_LOW_G_LOW_MODE_MASK);
     896:	4313      	orrs	r3, r2
     898:	700b      	strb	r3, [r1, #0]

		/* Adding low-g threshold */
		data_array[1] = low_g_int->low_thres;
     89a:	7ba3      	ldrb	r3, [r4, #14]
     89c:	2b04      	cmp	r3, #4
		/* Adding low-g interrupt delay */
		data_array[0] = low_g_int->low_dur;
     89e:	d858      	bhi.n	952 <bmi160_set_sens_conf+0x1ae>
     8a0:	7ca2      	ldrb	r2, [r4, #18]
		/* Writing data to INT_LOWHIGH 0,1,2 registers simultaneously*/
		rslt = bmi160_set_regs(BMI160_INT_LOWHIGH_0_ADDR, data_array, 3, dev);
     8a2:	429a      	cmp	r2, r3
     8a4:	d006      	beq.n	8b4 <bmi160_set_sens_conf+0x110>
     8a6:	0008      	movs	r0, r1
     8a8:	784a      	ldrb	r2, [r1, #1]
     8aa:	2107      	movs	r1, #7
	rslt = null_ptr_check(dev);
     8ac:	438a      	bics	r2, r1
     8ae:	400b      	ands	r3, r1
     8b0:	4313      	orrs	r3, r2
	if ((rslt != BMI160_OK) || (int_config == NULL)) {
     8b2:	7043      	strb	r3, [r0, #1]
     8b4:	0023      	movs	r3, r4
     8b6:	2201      	movs	r2, #1
     8b8:	a901      	add	r1, sp, #4
     8ba:	2042      	movs	r0, #66	; 0x42
     8bc:	4d27      	ldr	r5, [pc, #156]	; (95c <bmi160_set_sens_conf+0x1b8>)
 * @brief This API enables the high-g interrupt.
 */
static int8_t enable_high_g_int(const struct bmi160_acc_high_g_int_cfg *high_g_int_cfg, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     8be:	47a8      	blx	r5
     8c0:	2800      	cmp	r0, #0
     8c2:	d000      	beq.n	8c6 <bmi160_set_sens_conf+0x122>
	uint8_t temp = 0;

	/* Enable low-g interrupt in Int Enable 1 register */
	rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     8c4:	e781      	b.n	7ca <bmi160_set_sens_conf+0x26>
     8c6:	7b63      	ldrb	r3, [r4, #13]
     8c8:	7463      	strb	r3, [r4, #17]
     8ca:	7be3      	ldrb	r3, [r4, #15]
     8cc:	74e3      	strb	r3, [r4, #19]

	if (rslt == BMI160_OK) {
     8ce:	2001      	movs	r0, #1
     8d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
     8d2:	4798      	blx	r3

		/* Adding high-g X-axis */
		temp = data & ~BMI160_HIGH_G_X_INT_EN_MASK;
     8d4:	0023      	movs	r3, r4
     8d6:	2201      	movs	r2, #1
     8d8:	4669      	mov	r1, sp
     8da:	3105      	adds	r1, #5
		data = temp | (high_g_int_cfg->high_g_x & BMI160_HIGH_G_X_INT_EN_MASK);
     8dc:	2043      	movs	r0, #67	; 0x43
     8de:	4d1f      	ldr	r5, [pc, #124]	; (95c <bmi160_set_sens_conf+0x1b8>)
     8e0:	47a8      	blx	r5
     8e2:	2800      	cmp	r0, #0

		/* Adding high-g Y-axis */
		temp = data & ~BMI160_HIGH_G_Y_INT_EN_MASK;
		data = temp | ((high_g_int_cfg->high_g_y << 1) & BMI160_HIGH_G_Y_INT_EN_MASK);
     8e4:	d000      	beq.n	8e8 <bmi160_set_sens_conf+0x144>
     8e6:	e770      	b.n	7ca <bmi160_set_sens_conf+0x26>
		temp = data & ~BMI160_HIGH_G_Y_INT_EN_MASK;
     8e8:	7ba3      	ldrb	r3, [r4, #14]
     8ea:	74a3      	strb	r3, [r4, #18]
		data = temp | ((high_g_int_cfg->high_g_y << 1) & BMI160_HIGH_G_Y_INT_EN_MASK);
     8ec:	0020      	movs	r0, r4

		/* Adding high-g Z-axis */
		temp = data & ~BMI160_HIGH_G_Z_INT_EN_MASK;
		data = temp | ((high_g_int_cfg->high_g_z << 2) & BMI160_HIGH_G_Z_INT_EN_MASK);
     8ee:	4b1c      	ldr	r3, [pc, #112]	; (960 <bmi160_set_sens_conf+0x1bc>)
     8f0:	4798      	blx	r3
		temp = data & ~BMI160_HIGH_G_Z_INT_EN_MASK;
     8f2:	2800      	cmp	r0, #0
		data = temp | ((high_g_int_cfg->high_g_z << 2) & BMI160_HIGH_G_Z_INT_EN_MASK);
     8f4:	d000      	beq.n	8f8 <bmi160_set_sens_conf+0x154>
     8f6:	e768      	b.n	7ca <bmi160_set_sens_conf+0x26>

		/* write data to Int Enable 0 register */
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     8f8:	ad01      	add	r5, sp, #4
     8fa:	2300      	movs	r3, #0
     8fc:	702b      	strb	r3, [r5, #0]
     8fe:	0023      	movs	r3, r4
     900:	2201      	movs	r2, #1
		if (rslt == BMI160_OK) {
     902:	0029      	movs	r1, r5
     904:	3002      	adds	r0, #2
     906:	4c14      	ldr	r4, [pc, #80]	; (958 <bmi160_set_sens_conf+0x1b4>)
			rslt = set_intr_pin_config(int_config, dev);
     908:	47a0      	blx	r4
     90a:	782b      	ldrb	r3, [r5, #0]
     90c:	06db      	lsls	r3, r3, #27
     90e:	0f1b      	lsrs	r3, r3, #28
			if (rslt == BMI160_OK) {
     910:	2b01      	cmp	r3, #1
     912:	d00f      	beq.n	934 <bmi160_set_sens_conf+0x190>
     914:	2b02      	cmp	r3, #2
				rslt = map_feature_interrupt(int_config, dev);
     916:	d010      	beq.n	93a <bmi160_set_sens_conf+0x196>
     918:	2b03      	cmp	r3, #3
     91a:	d011      	beq.n	940 <bmi160_set_sens_conf+0x19c>
     91c:	2b07      	cmp	r3, #7
				if (rslt == BMI160_OK) {
     91e:	d000      	beq.n	922 <bmi160_set_sens_conf+0x17e>
     920:	e753      	b.n	7ca <bmi160_set_sens_conf+0x26>
     922:	2009      	movs	r0, #9
 */
static int8_t config_high_g_data_src(const struct bmi160_acc_high_g_int_cfg *high_g_int_cfg,
					const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     924:	4240      	negs	r0, r0
     926:	e750      	b.n	7ca <bmi160_set_sens_conf+0x26>
     928:	2004      	movs	r0, #4
	uint8_t temp = 0;

	/* Configure Int data 0 register to add source of interrupt */
	rslt = bmi160_get_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
     92a:	4240      	negs	r0, r0
     92c:	e74d      	b.n	7ca <bmi160_set_sens_conf+0x26>
     92e:	2004      	movs	r0, #4
     930:	4240      	negs	r0, r0
     932:	e74a      	b.n	7ca <bmi160_set_sens_conf+0x26>
	if (rslt == BMI160_OK) {
     934:	2006      	movs	r0, #6
     936:	4240      	negs	r0, r0
		temp = data & ~BMI160_LOW_HIGH_SRC_INT_MASK;
		data = temp | ((high_g_int_cfg->high_data_src << 7) & BMI160_LOW_HIGH_SRC_INT_MASK);
     938:	e747      	b.n	7ca <bmi160_set_sens_conf+0x26>
     93a:	2007      	movs	r0, #7
     93c:	4240      	negs	r0, r0
     93e:	e744      	b.n	7ca <bmi160_set_sens_conf+0x26>
     940:	2008      	movs	r0, #8
		temp = data & ~BMI160_LOW_HIGH_SRC_INT_MASK;
     942:	4240      	negs	r0, r0
     944:	e741      	b.n	7ca <bmi160_set_sens_conf+0x26>
     946:	2001      	movs	r0, #1
		data = temp | ((high_g_int_cfg->high_data_src << 7) & BMI160_LOW_HIGH_SRC_INT_MASK);
     948:	4240      	negs	r0, r0
     94a:	e73e      	b.n	7ca <bmi160_set_sens_conf+0x26>
		/* Write data to Data 0 address */
		rslt = bmi160_set_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
     94c:	2001      	movs	r0, #1
     94e:	4240      	negs	r0, r0
     950:	e73b      	b.n	7ca <bmi160_set_sens_conf+0x26>
     952:	2004      	movs	r0, #4
     954:	4240      	negs	r0, r0
					if (rslt == BMI160_OK)
     956:	e738      	b.n	7ca <bmi160_set_sens_conf+0x26>
     958:	00000491 	.word	0x00000491
static int8_t config_high_g_int_settg(const struct bmi160_acc_high_g_int_cfg *high_g_int_cfg,
					const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t temp = 0;
	uint8_t data_array[3] = {0, 0, 0};
     95c:	000004d7 	.word	0x000004d7
     960:	0000066d 	.word	0x0000066d

00000964 <bmi160_get_sensor_data>:

	rslt = bmi160_get_regs(BMI160_INT_LOWHIGH_2_ADDR, &data_array[0], 1, dev);
     964:	b5f0      	push	{r4, r5, r6, r7, lr}
     966:	b085      	sub	sp, #20
     968:	000f      	movs	r7, r1
     96a:	0016      	movs	r6, r2
     96c:	001d      	movs	r5, r3
	if (rslt == BMI160_OK) {
     96e:	0744      	lsls	r4, r0, #29
     970:	0fe4      	lsrs	r4, r4, #31
		temp = data_array[0] & ~BMI160_HIGH_G_HYST_MASK;
		/* Adding high-g hysteresis */
		data_array[0] = temp | ((high_g_int_cfg->high_hy << 6) & BMI160_HIGH_G_HYST_MASK);
     972:	2303      	movs	r3, #3
     974:	4018      	ands	r0, r3
     976:	2c00      	cmp	r4, #0
     978:	d000      	beq.n	97c <bmi160_get_sensor_data+0x18>
     97a:	2403      	movs	r4, #3
		temp = data_array[0] & ~BMI160_HIGH_G_HYST_MASK;
     97c:	2d00      	cmp	r5, #0
     97e:	d100      	bne.n	982 <bmi160_get_sensor_data+0x1e>
     980:	e0e0      	b.n	b44 <bmi160_get_sensor_data+0x1e0>
		data_array[0] = temp | ((high_g_int_cfg->high_hy << 6) & BMI160_HIGH_G_HYST_MASK);
     982:	2802      	cmp	r0, #2
     984:	d03e      	beq.n	a04 <bmi160_get_sensor_data+0xa0>
		/* Adding high-g duration */
		data_array[1] = high_g_int_cfg->high_dur;
     986:	2803      	cmp	r0, #3
     988:	d100      	bne.n	98c <bmi160_get_sensor_data+0x28>
		/* Adding high-g threshold */
		data_array[2] = high_g_int_cfg->high_thres;
     98a:	e08f      	b.n	aac <bmi160_get_sensor_data+0x148>
     98c:	2801      	cmp	r0, #1
		rslt = bmi160_set_regs(BMI160_INT_LOWHIGH_2_ADDR, data_array, 3, dev);
     98e:	d003      	beq.n	998 <bmi160_get_sensor_data+0x34>
     990:	2005      	movs	r0, #5
     992:	4240      	negs	r0, r0
     994:	b005      	add	sp, #20
     996:	bdf0      	pop	{r4, r5, r6, r7, pc}
     998:	2f00      	cmp	r7, #0
     99a:	d100      	bne.n	99e <bmi160_get_sensor_data+0x3a>
     99c:	e0d5      	b.n	b4a <bmi160_get_sensor_data+0x1e6>
     99e:	2209      	movs	r2, #9
     9a0:	2100      	movs	r1, #0
     9a2:	4668      	mov	r0, sp
     9a4:	4b6f      	ldr	r3, [pc, #444]	; (b64 <bmi160_get_sensor_data+0x200>)
     9a6:	4798      	blx	r3
     9a8:	1da2      	adds	r2, r4, #6
     9aa:	002b      	movs	r3, r5
     9ac:	4669      	mov	r1, sp
     9ae:	2012      	movs	r0, #18
	rslt = null_ptr_check(dev);
     9b0:	4d6d      	ldr	r5, [pc, #436]	; (b68 <bmi160_get_sensor_data+0x204>)
     9b2:	47a8      	blx	r5
     9b4:	2800      	cmp	r0, #0
	if ((rslt != BMI160_OK) || (int_config == NULL)) {
     9b6:	d122      	bne.n	9fe <bmi160_get_sensor_data+0x9a>
     9b8:	466b      	mov	r3, sp
     9ba:	785a      	ldrb	r2, [r3, #1]
     9bc:	0212      	lsls	r2, r2, #8
     9be:	781b      	ldrb	r3, [r3, #0]
     9c0:	4313      	orrs	r3, r2
	uint8_t data = 0;
     9c2:	803b      	strh	r3, [r7, #0]
     9c4:	466b      	mov	r3, sp
     9c6:	78da      	ldrb	r2, [r3, #3]
	rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     9c8:	0212      	lsls	r2, r2, #8
     9ca:	789b      	ldrb	r3, [r3, #2]
     9cc:	4313      	orrs	r3, r2
     9ce:	807b      	strh	r3, [r7, #2]
     9d0:	466b      	mov	r3, sp
	if (rslt == BMI160_OK) {
     9d2:	795a      	ldrb	r2, [r3, #5]
     9d4:	0212      	lsls	r2, r2, #8
		data = temp | ((1 << 4) & BMI160_DATA_RDY_INT_EN_MASK);
     9d6:	791b      	ldrb	r3, [r3, #4]
		temp = data & ~BMI160_DATA_RDY_INT_EN_MASK;
     9d8:	4313      	orrs	r3, r2
     9da:	80bb      	strh	r3, [r7, #4]
     9dc:	2c03      	cmp	r4, #3
		data = temp | ((1 << 4) & BMI160_DATA_RDY_INT_EN_MASK);
     9de:	d002      	beq.n	9e6 <bmi160_get_sensor_data+0x82>
     9e0:	2300      	movs	r3, #0
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     9e2:	60bb      	str	r3, [r7, #8]
     9e4:	e7d6      	b.n	994 <bmi160_get_sensor_data+0x30>
     9e6:	466b      	mov	r3, sp
     9e8:	7a1b      	ldrb	r3, [r3, #8]
     9ea:	041b      	lsls	r3, r3, #16
		if (rslt == BMI160_OK) {
     9ec:	466a      	mov	r2, sp
     9ee:	79d2      	ldrb	r2, [r2, #7]
			rslt = set_intr_pin_config(int_config, dev);
     9f0:	0212      	lsls	r2, r2, #8
     9f2:	4313      	orrs	r3, r2
     9f4:	466a      	mov	r2, sp
     9f6:	7992      	ldrb	r2, [r2, #6]
			if (rslt == BMI160_OK)
     9f8:	4313      	orrs	r3, r2
     9fa:	60bb      	str	r3, [r7, #8]
				rslt = map_hardware_interrupt(int_config, dev);
     9fc:	e7ca      	b.n	994 <bmi160_get_sensor_data+0x30>
     9fe:	2002      	movs	r0, #2
     a00:	4240      	negs	r0, r0
     a02:	e7c7      	b.n	994 <bmi160_get_sensor_data+0x30>
     a04:	2e00      	cmp	r6, #0
static int8_t set_fifo_full_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
	int8_t rslt = BMI160_OK;

	/* Null-pointer check */
	if ((dev == NULL) || (dev->delay_ms == NULL)) {
     a06:	d100      	bne.n	a0a <bmi160_get_sensor_data+0xa6>
     a08:	e0a2      	b.n	b50 <bmi160_get_sensor_data+0x1ec>
     a0a:	220f      	movs	r2, #15
     a0c:	2100      	movs	r1, #0
     a0e:	4668      	mov	r0, sp
     a10:	4b54      	ldr	r3, [pc, #336]	; (b64 <bmi160_get_sensor_data+0x200>)
     a12:	4798      	blx	r3
 * @brief This enable the FIFO full interrupt engine.
 */
static int8_t enable_fifo_full_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     a14:	2c00      	cmp	r4, #0
     a16:	d11c      	bne.n	a52 <bmi160_get_sensor_data+0xee>
     a18:	002b      	movs	r3, r5

	rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     a1a:	2206      	movs	r2, #6
     a1c:	4669      	mov	r1, sp
     a1e:	200c      	movs	r0, #12
     a20:	4c51      	ldr	r4, [pc, #324]	; (b68 <bmi160_get_sensor_data+0x204>)
     a22:	47a0      	blx	r4

	if (rslt == BMI160_OK) {
     a24:	2800      	cmp	r0, #0
     a26:	d13b      	bne.n	aa0 <bmi160_get_sensor_data+0x13c>
}
     a28:	466b      	mov	r3, sp
     a2a:	785a      	ldrb	r2, [r3, #1]
		data = BMI160_SET_BITS(data, BMI160_FIFO_FULL_INT, int_config->fifo_full_int_en);
     a2c:	0212      	lsls	r2, r2, #8
     a2e:	781b      	ldrb	r3, [r3, #0]
     a30:	4313      	orrs	r3, r2
     a32:	8033      	strh	r3, [r6, #0]
     a34:	466b      	mov	r3, sp
     a36:	78da      	ldrb	r2, [r3, #3]
     a38:	0212      	lsls	r2, r2, #8
     a3a:	789b      	ldrb	r3, [r3, #2]
     a3c:	4313      	orrs	r3, r2
     a3e:	8073      	strh	r3, [r6, #2]
		/* Writing data to INT ENABLE 1 Address */
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     a40:	466b      	mov	r3, sp
     a42:	795a      	ldrb	r2, [r3, #5]
     a44:	0212      	lsls	r2, r2, #8
     a46:	791b      	ldrb	r3, [r3, #4]
     a48:	4313      	orrs	r3, r2
		if (rslt == BMI160_OK) {
     a4a:	80b3      	strh	r3, [r6, #4]
     a4c:	2300      	movs	r3, #0
			rslt = set_intr_pin_config(int_config, dev);
     a4e:	60b3      	str	r3, [r6, #8]
     a50:	e7a0      	b.n	994 <bmi160_get_sensor_data+0x30>
     a52:	0022      	movs	r2, r4
     a54:	320c      	adds	r2, #12
			if (rslt == BMI160_OK)
     a56:	002b      	movs	r3, r5
     a58:	4669      	mov	r1, sp
				rslt = map_hardware_interrupt(int_config, dev);
     a5a:	200c      	movs	r0, #12
     a5c:	4c42      	ldr	r4, [pc, #264]	; (b68 <bmi160_get_sensor_data+0x204>)
     a5e:	47a0      	blx	r4
     a60:	2800      	cmp	r0, #0
     a62:	d120      	bne.n	aa6 <bmi160_get_sensor_data+0x142>
 */
static int8_t set_fifo_watermark_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
	int8_t rslt = BMI160_OK;

	if ((dev == NULL) || (dev->delay_ms == NULL)) {
     a64:	466b      	mov	r3, sp
     a66:	785a      	ldrb	r2, [r3, #1]
     a68:	0212      	lsls	r2, r2, #8
     a6a:	781b      	ldrb	r3, [r3, #0]
     a6c:	4313      	orrs	r3, r2
 * @brief This enable the FIFO watermark interrupt engine.
 */
static int8_t enable_fifo_wtm_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     a6e:	8033      	strh	r3, [r6, #0]
     a70:	466b      	mov	r3, sp
     a72:	78da      	ldrb	r2, [r3, #3]

	rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     a74:	0212      	lsls	r2, r2, #8
     a76:	789b      	ldrb	r3, [r3, #2]
     a78:	4313      	orrs	r3, r2
     a7a:	8073      	strh	r3, [r6, #2]
     a7c:	466b      	mov	r3, sp

	if (rslt == BMI160_OK) {
     a7e:	795a      	ldrb	r2, [r3, #5]
     a80:	0212      	lsls	r2, r2, #8
		data = BMI160_SET_BITS(data, BMI160_FIFO_WTM_INT, int_config->fifo_WTM_int_en);
     a82:	791b      	ldrb	r3, [r3, #4]
     a84:	4313      	orrs	r3, r2
     a86:	80b3      	strh	r3, [r6, #4]
     a88:	466b      	mov	r3, sp
     a8a:	7b9b      	ldrb	r3, [r3, #14]
     a8c:	041b      	lsls	r3, r3, #16
     a8e:	466a      	mov	r2, sp
     a90:	7b52      	ldrb	r2, [r2, #13]
     a92:	0212      	lsls	r2, r2, #8
     a94:	4313      	orrs	r3, r2
		/* Writing data to INT ENABLE 1 Address */
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     a96:	466a      	mov	r2, sp
     a98:	7b12      	ldrb	r2, [r2, #12]
     a9a:	4313      	orrs	r3, r2
     a9c:	60b3      	str	r3, [r6, #8]
     a9e:	e779      	b.n	994 <bmi160_get_sensor_data+0x30>
		if (rslt == BMI160_OK) {
     aa0:	2002      	movs	r0, #2
     aa2:	4240      	negs	r0, r0
			rslt = set_intr_pin_config(int_config, dev);
     aa4:	e776      	b.n	994 <bmi160_get_sensor_data+0x30>
     aa6:	2002      	movs	r0, #2
     aa8:	4240      	negs	r0, r0
     aaa:	e773      	b.n	994 <bmi160_get_sensor_data+0x30>
			if (rslt == BMI160_OK)
     aac:	2e00      	cmp	r6, #0
     aae:	d052      	beq.n	b56 <bmi160_get_sensor_data+0x1f2>
				rslt = map_hardware_interrupt(int_config, dev);
     ab0:	2f00      	cmp	r7, #0
     ab2:	d053      	beq.n	b5c <bmi160_get_sensor_data+0x1f8>
     ab4:	220f      	movs	r2, #15
     ab6:	2100      	movs	r1, #0
     ab8:	4668      	mov	r0, sp
	int8_t rslt = BMI160_OK;
     aba:	4b2a      	ldr	r3, [pc, #168]	; (b64 <bmi160_get_sensor_data+0x200>)
     abc:	4798      	blx	r3
		rslt = BMI160_E_NULL_PTR;
     abe:	0022      	movs	r2, r4
     ac0:	320c      	adds	r2, #12
     ac2:	002b      	movs	r3, r5
     ac4:	4669      	mov	r1, sp
     ac6:	200c      	movs	r0, #12
     ac8:	4d27      	ldr	r5, [pc, #156]	; (b68 <bmi160_get_sensor_data+0x204>)
		rslt = BMI160_E_NULL_PTR;
     aca:	47a8      	blx	r5
     acc:	2800      	cmp	r0, #0
     ace:	d136      	bne.n	b3e <bmi160_get_sensor_data+0x1da>
     ad0:	466b      	mov	r3, sp
     ad2:	785a      	ldrb	r2, [r3, #1]
     ad4:	0212      	lsls	r2, r2, #8
		rslt = BMI160_E_NULL_PTR;
     ad6:	781b      	ldrb	r3, [r3, #0]
     ad8:	4313      	orrs	r3, r2
     ada:	8033      	strh	r3, [r6, #0]
     adc:	466b      	mov	r3, sp
     ade:	78da      	ldrb	r2, [r3, #3]
     ae0:	0212      	lsls	r2, r2, #8
		rslt = BMI160_E_NULL_PTR;
     ae2:	789b      	ldrb	r3, [r3, #2]
     ae4:	4313      	orrs	r3, r2
     ae6:	8073      	strh	r3, [r6, #2]
     ae8:	466b      	mov	r3, sp
     aea:	795a      	ldrb	r2, [r3, #5]
     aec:	0212      	lsls	r2, r2, #8
		rslt = BMI160_E_NULL_PTR;
     aee:	791b      	ldrb	r3, [r3, #4]
     af0:	4313      	orrs	r3, r2
     af2:	80b3      	strh	r3, [r6, #4]
     af4:	466b      	mov	r3, sp
     af6:	79da      	ldrb	r2, [r3, #7]
     af8:	0212      	lsls	r2, r2, #8
		rslt = BMI160_E_NULL_PTR;
     afa:	799b      	ldrb	r3, [r3, #6]
     afc:	4313      	orrs	r3, r2
     afe:	803b      	strh	r3, [r7, #0]
     b00:	466b      	mov	r3, sp
     b02:	7a5a      	ldrb	r2, [r3, #9]
     b04:	0212      	lsls	r2, r2, #8
		rslt = BMI160_E_NULL_PTR;
     b06:	7a1b      	ldrb	r3, [r3, #8]
     b08:	4313      	orrs	r3, r2
     b0a:	807b      	strh	r3, [r7, #2]
     b0c:	466b      	mov	r3, sp
     b0e:	7ada      	ldrb	r2, [r3, #11]
     b10:	0212      	lsls	r2, r2, #8
		rslt = BMI160_E_NULL_PTR;
     b12:	7a9b      	ldrb	r3, [r3, #10]
     b14:	4313      	orrs	r3, r2
     b16:	80bb      	strh	r3, [r7, #4]
     b18:	2c03      	cmp	r4, #3
     b1a:	d003      	beq.n	b24 <bmi160_get_sensor_data+0x1c0>
     b1c:	2300      	movs	r3, #0
		rslt = BMI160_E_NULL_PTR;
     b1e:	60bb      	str	r3, [r7, #8]
     b20:	60b3      	str	r3, [r6, #8]
     b22:	e737      	b.n	994 <bmi160_get_sensor_data+0x30>
     b24:	466b      	mov	r3, sp
     b26:	7b9b      	ldrb	r3, [r3, #14]
     b28:	041b      	lsls	r3, r3, #16
		rslt = BMI160_E_NULL_PTR;
     b2a:	466a      	mov	r2, sp
     b2c:	7b52      	ldrb	r2, [r2, #13]
     b2e:	0212      	lsls	r2, r2, #8
     b30:	4313      	orrs	r3, r2
     b32:	466a      	mov	r2, sp
     b34:	7b12      	ldrb	r2, [r2, #12]
		rslt = BMI160_E_NULL_PTR;
     b36:	4313      	orrs	r3, r2
     b38:	60bb      	str	r3, [r7, #8]
     b3a:	60b3      	str	r3, [r6, #8]
     b3c:	e72a      	b.n	994 <bmi160_get_sensor_data+0x30>
     b3e:	2002      	movs	r0, #2
     b40:	4240      	negs	r0, r0
		rslt = BMI160_E_NULL_PTR;
     b42:	e727      	b.n	994 <bmi160_get_sensor_data+0x30>
     b44:	2001      	movs	r0, #1
     b46:	4240      	negs	r0, r0
     b48:	e724      	b.n	994 <bmi160_get_sensor_data+0x30>
     b4a:	2001      	movs	r0, #1
     b4c:	4240      	negs	r0, r0
     b4e:	e721      	b.n	994 <bmi160_get_sensor_data+0x30>
     b50:	2001      	movs	r0, #1
     b52:	4240      	negs	r0, r0
     b54:	e71e      	b.n	994 <bmi160_get_sensor_data+0x30>
     b56:	2001      	movs	r0, #1
     b58:	4240      	negs	r0, r0
     b5a:	e71b      	b.n	994 <bmi160_get_sensor_data+0x30>
     b5c:	2001      	movs	r0, #1
     b5e:	4240      	negs	r0, r0
     b60:	e718      	b.n	994 <bmi160_get_sensor_data+0x30>
     b62:	46c0      	nop			; (mov r8, r8)
				rslt = BMI160_E_NULL_PTR;
     b64:	00002b65 	.word	0x00002b65
     b68:	00000491 	.word	0x00000491

00000b6c <buttons_init>:
     b6c:	4b0b      	ldr	r3, [pc, #44]	; (b9c <buttons_init+0x30>)
     b6e:	20c9      	movs	r0, #201	; 0xc9
     b70:	5c1a      	ldrb	r2, [r3, r0]
     b72:	2102      	movs	r1, #2
     b74:	430a      	orrs	r2, r1
     b76:	541a      	strb	r2, [r3, r0]
     b78:	3885      	subs	r0, #133	; 0x85
     b7a:	5c1a      	ldrb	r2, [r3, r0]
     b7c:	430a      	orrs	r2, r1
     b7e:	541a      	strb	r2, [r3, r0]
     b80:	3004      	adds	r0, #4
     b82:	5c1a      	ldrb	r2, [r3, r0]
     b84:	430a      	orrs	r2, r1
     b86:	541a      	strb	r2, [r3, r0]
     b88:	2180      	movs	r1, #128	; 0x80
     b8a:	0089      	lsls	r1, r1, #2
     b8c:	2284      	movs	r2, #132	; 0x84
     b8e:	5099      	str	r1, [r3, r2]
     b90:	3a74      	subs	r2, #116	; 0x74
     b92:	605a      	str	r2, [r3, #4]
     b94:	32f0      	adds	r2, #240	; 0xf0
     b96:	605a      	str	r2, [r3, #4]
     b98:	4770      	bx	lr
     b9a:	46c0      	nop			; (mov r8, r8)
     b9c:	41004400 	.word	0x41004400

00000ba0 <buttons_get>:
     ba0:	0001      	movs	r1, r0
     ba2:	4a13      	ldr	r2, [pc, #76]	; (bf0 <buttons_get+0x50>)
     ba4:	23a0      	movs	r3, #160	; 0xa0
     ba6:	58d3      	ldr	r3, [r2, r3]
     ba8:	059b      	lsls	r3, r3, #22
     baa:	0fdb      	lsrs	r3, r3, #31
     bac:	6a12      	ldr	r2, [r2, #32]
     bae:	06d2      	lsls	r2, r2, #27
     bb0:	d500      	bpl.n	bb4 <buttons_get+0x14>
     bb2:	3302      	adds	r3, #2
     bb4:	4a0e      	ldr	r2, [pc, #56]	; (bf0 <buttons_get+0x50>)
     bb6:	6a12      	ldr	r2, [r2, #32]
     bb8:	2000      	movs	r0, #0
     bba:	05d2      	lsls	r2, r2, #23
     bbc:	d504      	bpl.n	bc8 <buttons_get+0x28>
     bbe:	2900      	cmp	r1, #0
     bc0:	d103      	bne.n	bca <buttons_get+0x2a>
     bc2:	4258      	negs	r0, r3
     bc4:	4143      	adcs	r3, r0
     bc6:	b2d8      	uxtb	r0, r3
     bc8:	4770      	bx	lr
     bca:	2901      	cmp	r1, #1
     bcc:	d006      	beq.n	bdc <buttons_get+0x3c>
     bce:	2902      	cmp	r1, #2
     bd0:	d009      	beq.n	be6 <buttons_get+0x46>
     bd2:	3b03      	subs	r3, #3
     bd4:	4258      	negs	r0, r3
     bd6:	4143      	adcs	r3, r0
     bd8:	b2d8      	uxtb	r0, r3
     bda:	e7f5      	b.n	bc8 <buttons_get+0x28>
     bdc:	3b01      	subs	r3, #1
     bde:	4258      	negs	r0, r3
     be0:	4143      	adcs	r3, r0
     be2:	b2d8      	uxtb	r0, r3
     be4:	e7f0      	b.n	bc8 <buttons_get+0x28>
     be6:	3b02      	subs	r3, #2
     be8:	4258      	negs	r0, r3
     bea:	4143      	adcs	r3, r0
     bec:	b2d8      	uxtb	r0, r3
     bee:	e7eb      	b.n	bc8 <buttons_get+0x28>
     bf0:	41004400 	.word	0x41004400

00000bf4 <counter_enable>:
     bf4:	4a04      	ldr	r2, [pc, #16]	; (c08 <counter_enable+0x14>)
     bf6:	8813      	ldrh	r3, [r2, #0]
     bf8:	2102      	movs	r1, #2
     bfa:	430b      	orrs	r3, r1
     bfc:	8013      	strh	r3, [r2, #0]
     bfe:	7bd3      	ldrb	r3, [r2, #15]
     c00:	09db      	lsrs	r3, r3, #7
     c02:	d1fc      	bne.n	bfe <counter_enable+0xa>
     c04:	4770      	bx	lr
     c06:	46c0      	nop			; (mov r8, r8)
     c08:	42002c00 	.word	0x42002c00

00000c0c <counter_disable>:
     c0c:	4a04      	ldr	r2, [pc, #16]	; (c20 <counter_disable+0x14>)
     c0e:	8813      	ldrh	r3, [r2, #0]
     c10:	2102      	movs	r1, #2
     c12:	438b      	bics	r3, r1
     c14:	8013      	strh	r3, [r2, #0]
     c16:	7bd3      	ldrb	r3, [r2, #15]
     c18:	09db      	lsrs	r3, r3, #7
     c1a:	d1fc      	bne.n	c16 <counter_disable+0xa>
     c1c:	4770      	bx	lr
     c1e:	46c0      	nop			; (mov r8, r8)
     c20:	42002c00 	.word	0x42002c00

00000c24 <counter_init>:
     c24:	b510      	push	{r4, lr}
     c26:	4a1f      	ldr	r2, [pc, #124]	; (ca4 <counter_init+0x80>)
     c28:	6a11      	ldr	r1, [r2, #32]
     c2a:	2380      	movs	r3, #128	; 0x80
     c2c:	011b      	lsls	r3, r3, #4
     c2e:	430b      	orrs	r3, r1
     c30:	6213      	str	r3, [r2, #32]
     c32:	4b1d      	ldr	r3, [pc, #116]	; (ca8 <counter_init+0x84>)
     c34:	2280      	movs	r2, #128	; 0x80
     c36:	609a      	str	r2, [r3, #8]
     c38:	2280      	movs	r2, #128	; 0x80
     c3a:	01d2      	lsls	r2, r2, #7
     c3c:	609a      	str	r2, [r3, #8]
     c3e:	4a1b      	ldr	r2, [pc, #108]	; (cac <counter_init+0x88>)
     c40:	4b1b      	ldr	r3, [pc, #108]	; (cb0 <counter_init+0x8c>)
     c42:	805a      	strh	r2, [r3, #2]
     c44:	001a      	movs	r2, r3
     c46:	7853      	ldrb	r3, [r2, #1]
     c48:	b25b      	sxtb	r3, r3
     c4a:	2b00      	cmp	r3, #0
     c4c:	dbfb      	blt.n	c46 <counter_init+0x22>
     c4e:	4b19      	ldr	r3, [pc, #100]	; (cb4 <counter_init+0x90>)
     c50:	4798      	blx	r3
     c52:	4a19      	ldr	r2, [pc, #100]	; (cb8 <counter_init+0x94>)
     c54:	8813      	ldrh	r3, [r2, #0]
     c56:	2101      	movs	r1, #1
     c58:	430b      	orrs	r3, r1
     c5a:	8013      	strh	r3, [r2, #0]
     c5c:	8813      	ldrh	r3, [r2, #0]
     c5e:	07db      	lsls	r3, r3, #31
     c60:	d4fc      	bmi.n	c5c <counter_init+0x38>
     c62:	7bd3      	ldrb	r3, [r2, #15]
     c64:	09db      	lsrs	r3, r3, #7
     c66:	d1f9      	bne.n	c5c <counter_init+0x38>
     c68:	4b13      	ldr	r3, [pc, #76]	; (cb8 <counter_init+0x94>)
     c6a:	881a      	ldrh	r2, [r3, #0]
     c6c:	210c      	movs	r1, #12
     c6e:	438a      	bics	r2, r1
     c70:	801a      	strh	r2, [r3, #0]
     c72:	881a      	ldrh	r2, [r3, #0]
     c74:	3154      	adds	r1, #84	; 0x54
     c76:	438a      	bics	r2, r1
     c78:	2120      	movs	r1, #32
     c7a:	430a      	orrs	r2, r1
     c7c:	801a      	strh	r2, [r3, #0]
     c7e:	2296      	movs	r2, #150	; 0x96
     c80:	831a      	strh	r2, [r3, #24]
     c82:	895a      	ldrh	r2, [r3, #10]
     c84:	2007      	movs	r0, #7
     c86:	4382      	bics	r2, r0
     c88:	2002      	movs	r0, #2
     c8a:	4302      	orrs	r2, r0
     c8c:	815a      	strh	r2, [r3, #10]
     c8e:	895a      	ldrh	r2, [r3, #10]
     c90:	430a      	orrs	r2, r1
     c92:	815a      	strh	r2, [r3, #10]
     c94:	2201      	movs	r2, #1
     c96:	735a      	strb	r2, [r3, #13]
     c98:	2280      	movs	r2, #128	; 0x80
     c9a:	02d2      	lsls	r2, r2, #11
     c9c:	4b07      	ldr	r3, [pc, #28]	; (cbc <counter_init+0x98>)
     c9e:	601a      	str	r2, [r3, #0]
     ca0:	bd10      	pop	{r4, pc}
     ca2:	46c0      	nop			; (mov r8, r8)
     ca4:	40000400 	.word	0x40000400
     ca8:	41004400 	.word	0x41004400
     cac:	0000401b 	.word	0x0000401b
     cb0:	40000c00 	.word	0x40000c00
     cb4:	00000c0d 	.word	0x00000c0d
     cb8:	42002c00 	.word	0x42002c00
     cbc:	e000e100 	.word	0xe000e100

00000cc0 <counter_flagGet>:
     cc0:	4b01      	ldr	r3, [pc, #4]	; (cc8 <counter_flagGet+0x8>)
     cc2:	7818      	ldrb	r0, [r3, #0]
     cc4:	b2c0      	uxtb	r0, r0
     cc6:	4770      	bx	lr
     cc8:	2000045d 	.word	0x2000045d

00000ccc <counter_flagSet>:
  __ASM volatile ("cpsid i" : : : "memory");
     ccc:	b672      	cpsid	i
     cce:	4b02      	ldr	r3, [pc, #8]	; (cd8 <counter_flagSet+0xc>)
     cd0:	7018      	strb	r0, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
     cd2:	b662      	cpsie	i
     cd4:	4770      	bx	lr
     cd6:	46c0      	nop			; (mov r8, r8)
     cd8:	2000045d 	.word	0x2000045d

00000cdc <TC3_Handler>:
     cdc:	b510      	push	{r4, lr}
     cde:	4b0d      	ldr	r3, [pc, #52]	; (d14 <TC3_Handler+0x38>)
     ce0:	7b9b      	ldrb	r3, [r3, #14]
     ce2:	07db      	lsls	r3, r3, #31
     ce4:	d400      	bmi.n	ce8 <TC3_Handler+0xc>
     ce6:	bd10      	pop	{r4, pc}
     ce8:	2201      	movs	r2, #1
     cea:	4b0a      	ldr	r3, [pc, #40]	; (d14 <TC3_Handler+0x38>)
     cec:	739a      	strb	r2, [r3, #14]
     cee:	327f      	adds	r2, #127	; 0x7f
     cf0:	4b09      	ldr	r3, [pc, #36]	; (d18 <TC3_Handler+0x3c>)
     cf2:	619a      	str	r2, [r3, #24]
     cf4:	4b09      	ldr	r3, [pc, #36]	; (d1c <TC3_Handler+0x40>)
     cf6:	4798      	blx	r3
     cf8:	2800      	cmp	r0, #0
     cfa:	d004      	beq.n	d06 <TC3_Handler+0x2a>
     cfc:	4b06      	ldr	r3, [pc, #24]	; (d18 <TC3_Handler+0x3c>)
     cfe:	2280      	movs	r2, #128	; 0x80
     d00:	01d2      	lsls	r2, r2, #7
     d02:	619a      	str	r2, [r3, #24]
     d04:	615a      	str	r2, [r3, #20]
     d06:	2280      	movs	r2, #128	; 0x80
     d08:	4b03      	ldr	r3, [pc, #12]	; (d18 <TC3_Handler+0x3c>)
     d0a:	615a      	str	r2, [r3, #20]
     d0c:	2001      	movs	r0, #1
     d0e:	4b04      	ldr	r3, [pc, #16]	; (d20 <TC3_Handler+0x44>)
     d10:	4798      	blx	r3
     d12:	e7e8      	b.n	ce6 <TC3_Handler+0xa>
     d14:	42002c00 	.word	0x42002c00
     d18:	41004400 	.word	0x41004400
     d1c:	00002239 	.word	0x00002239
     d20:	00000ccd 	.word	0x00000ccd

00000d24 <Dummy_Handler>:
     d24:	e7fe      	b.n	d24 <Dummy_Handler>
	...

00000d28 <Reset_Handler>:
     d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d2a:	4a2a      	ldr	r2, [pc, #168]	; (dd4 <Reset_Handler+0xac>)
     d2c:	4b2a      	ldr	r3, [pc, #168]	; (dd8 <Reset_Handler+0xb0>)
     d2e:	429a      	cmp	r2, r3
     d30:	d011      	beq.n	d56 <Reset_Handler+0x2e>
     d32:	001a      	movs	r2, r3
     d34:	4b29      	ldr	r3, [pc, #164]	; (ddc <Reset_Handler+0xb4>)
     d36:	429a      	cmp	r2, r3
     d38:	d20d      	bcs.n	d56 <Reset_Handler+0x2e>
     d3a:	4a29      	ldr	r2, [pc, #164]	; (de0 <Reset_Handler+0xb8>)
     d3c:	3303      	adds	r3, #3
     d3e:	1a9b      	subs	r3, r3, r2
     d40:	089b      	lsrs	r3, r3, #2
     d42:	3301      	adds	r3, #1
     d44:	009b      	lsls	r3, r3, #2
     d46:	2200      	movs	r2, #0
     d48:	4823      	ldr	r0, [pc, #140]	; (dd8 <Reset_Handler+0xb0>)
     d4a:	4922      	ldr	r1, [pc, #136]	; (dd4 <Reset_Handler+0xac>)
     d4c:	588c      	ldr	r4, [r1, r2]
     d4e:	5084      	str	r4, [r0, r2]
     d50:	3204      	adds	r2, #4
     d52:	429a      	cmp	r2, r3
     d54:	d1fa      	bne.n	d4c <Reset_Handler+0x24>
     d56:	4a23      	ldr	r2, [pc, #140]	; (de4 <Reset_Handler+0xbc>)
     d58:	4b23      	ldr	r3, [pc, #140]	; (de8 <Reset_Handler+0xc0>)
     d5a:	429a      	cmp	r2, r3
     d5c:	d20a      	bcs.n	d74 <Reset_Handler+0x4c>
     d5e:	43d3      	mvns	r3, r2
     d60:	4921      	ldr	r1, [pc, #132]	; (de8 <Reset_Handler+0xc0>)
     d62:	185b      	adds	r3, r3, r1
     d64:	2103      	movs	r1, #3
     d66:	438b      	bics	r3, r1
     d68:	3304      	adds	r3, #4
     d6a:	189b      	adds	r3, r3, r2
     d6c:	2100      	movs	r1, #0
     d6e:	c202      	stmia	r2!, {r1}
     d70:	4293      	cmp	r3, r2
     d72:	d1fc      	bne.n	d6e <Reset_Handler+0x46>
     d74:	4a1d      	ldr	r2, [pc, #116]	; (dec <Reset_Handler+0xc4>)
     d76:	21ff      	movs	r1, #255	; 0xff
     d78:	4b1d      	ldr	r3, [pc, #116]	; (df0 <Reset_Handler+0xc8>)
     d7a:	438b      	bics	r3, r1
     d7c:	6093      	str	r3, [r2, #8]
     d7e:	39fd      	subs	r1, #253	; 0xfd
     d80:	2390      	movs	r3, #144	; 0x90
     d82:	005b      	lsls	r3, r3, #1
     d84:	4a1b      	ldr	r2, [pc, #108]	; (df4 <Reset_Handler+0xcc>)
     d86:	50d1      	str	r1, [r2, r3]
     d88:	4a1b      	ldr	r2, [pc, #108]	; (df8 <Reset_Handler+0xd0>)
     d8a:	78d3      	ldrb	r3, [r2, #3]
     d8c:	2503      	movs	r5, #3
     d8e:	43ab      	bics	r3, r5
     d90:	2402      	movs	r4, #2
     d92:	4323      	orrs	r3, r4
     d94:	70d3      	strb	r3, [r2, #3]
     d96:	78d3      	ldrb	r3, [r2, #3]
     d98:	270c      	movs	r7, #12
     d9a:	43bb      	bics	r3, r7
     d9c:	2608      	movs	r6, #8
     d9e:	4333      	orrs	r3, r6
     da0:	70d3      	strb	r3, [r2, #3]
     da2:	4b16      	ldr	r3, [pc, #88]	; (dfc <Reset_Handler+0xd4>)
     da4:	7b98      	ldrb	r0, [r3, #14]
     da6:	2230      	movs	r2, #48	; 0x30
     da8:	4390      	bics	r0, r2
     daa:	2220      	movs	r2, #32
     dac:	4310      	orrs	r0, r2
     dae:	7398      	strb	r0, [r3, #14]
     db0:	7b99      	ldrb	r1, [r3, #14]
     db2:	43b9      	bics	r1, r7
     db4:	4331      	orrs	r1, r6
     db6:	7399      	strb	r1, [r3, #14]
     db8:	7b9a      	ldrb	r2, [r3, #14]
     dba:	43aa      	bics	r2, r5
     dbc:	4322      	orrs	r2, r4
     dbe:	739a      	strb	r2, [r3, #14]
     dc0:	4a0f      	ldr	r2, [pc, #60]	; (e00 <Reset_Handler+0xd8>)
     dc2:	6853      	ldr	r3, [r2, #4]
     dc4:	2180      	movs	r1, #128	; 0x80
     dc6:	430b      	orrs	r3, r1
     dc8:	6053      	str	r3, [r2, #4]
     dca:	4b0e      	ldr	r3, [pc, #56]	; (e04 <Reset_Handler+0xdc>)
     dcc:	4798      	blx	r3
     dce:	4b0e      	ldr	r3, [pc, #56]	; (e08 <Reset_Handler+0xe0>)
     dd0:	4798      	blx	r3
     dd2:	e7fe      	b.n	dd2 <Reset_Handler+0xaa>
     dd4:	00003aa8 	.word	0x00003aa8
     dd8:	20000000 	.word	0x20000000
     ddc:	20000434 	.word	0x20000434
     de0:	20000004 	.word	0x20000004
     de4:	20000434 	.word	0x20000434
     de8:	20000624 	.word	0x20000624
     dec:	e000ed00 	.word	0xe000ed00
     df0:	00000000 	.word	0x00000000
     df4:	41007000 	.word	0x41007000
     df8:	41005000 	.word	0x41005000
     dfc:	41004800 	.word	0x41004800
     e00:	41004000 	.word	0x41004000
     e04:	00002a99 	.word	0x00002a99
     e08:	00001261 	.word	0x00001261

00000e0c <SystemInit>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
        // Keep the default device state after reset
        SystemCoreClock = __SYSTEM_CLOCK;
     e0c:	4a01      	ldr	r2, [pc, #4]	; (e14 <SystemInit+0x8>)
     e0e:	4b02      	ldr	r3, [pc, #8]	; (e18 <SystemInit+0xc>)
     e10:	601a      	str	r2, [r3, #0]
        return;
}
     e12:	4770      	bx	lr
     e14:	000f4240 	.word	0x000f4240
     e18:	20000000 	.word	0x20000000

00000e1c <event_init>:
     e1c:	4a0b      	ldr	r2, [pc, #44]	; (e4c <event_init+0x30>)
     e1e:	6a13      	ldr	r3, [r2, #32]
     e20:	2102      	movs	r1, #2
     e22:	430b      	orrs	r3, r1
     e24:	6213      	str	r3, [r2, #32]
     e26:	4a0a      	ldr	r2, [pc, #40]	; (e50 <event_init+0x34>)
     e28:	4b0a      	ldr	r3, [pc, #40]	; (e54 <event_init+0x38>)
     e2a:	805a      	strh	r2, [r3, #2]
     e2c:	001a      	movs	r2, r3
     e2e:	7853      	ldrb	r3, [r2, #1]
     e30:	b25b      	sxtb	r3, r3
     e32:	2b00      	cmp	r3, #0
     e34:	dbfb      	blt.n	e2e <event_init+0x12>
     e36:	4b08      	ldr	r3, [pc, #32]	; (e58 <event_init+0x3c>)
     e38:	781a      	ldrb	r2, [r3, #0]
     e3a:	2101      	movs	r1, #1
     e3c:	430a      	orrs	r2, r1
     e3e:	701a      	strb	r2, [r3, #0]
     e40:	2289      	movs	r2, #137	; 0x89
     e42:	0052      	lsls	r2, r2, #1
     e44:	811a      	strh	r2, [r3, #8]
     e46:	4a05      	ldr	r2, [pc, #20]	; (e5c <event_init+0x40>)
     e48:	605a      	str	r2, [r3, #4]
     e4a:	4770      	bx	lr
     e4c:	40000400 	.word	0x40000400
     e50:	00004007 	.word	0x00004007
     e54:	40000c00 	.word	0x40000c00
     e58:	42000400 	.word	0x42000400
     e5c:	06250000 	.word	0x06250000

00000e60 <EVSYS_Handler>:
     e60:	4b04      	ldr	r3, [pc, #16]	; (e74 <EVSYS_Handler+0x14>)
     e62:	699b      	ldr	r3, [r3, #24]
     e64:	05db      	lsls	r3, r3, #23
     e66:	d503      	bpl.n	e70 <EVSYS_Handler+0x10>
     e68:	2280      	movs	r2, #128	; 0x80
     e6a:	0052      	lsls	r2, r2, #1
     e6c:	4b01      	ldr	r3, [pc, #4]	; (e74 <EVSYS_Handler+0x14>)
     e6e:	619a      	str	r2, [r3, #24]
     e70:	4770      	bx	lr
     e72:	46c0      	nop			; (mov r8, r8)
     e74:	42000400 	.word	0x42000400

00000e78 <i2c_init>:
//
//------------------------------------------------------------------------------

//==============================================================================
void i2c_init(void)
{
     e78:	b5f0      	push	{r4, r5, r6, r7, lr}

	// Set up the SCL Pin
	//Set the direction - it is an output, but we want the input enable on as well
	//so that we can read it at the same time ... because I2C. 
	PORT->Group[I2C_SCL_GROUP].DIRSET.reg = I2C_SCL;
     e7a:	4b3b      	ldr	r3, [pc, #236]	; (f68 <i2c_init+0xf0>)
     e7c:	2080      	movs	r0, #128	; 0x80
     e7e:	0400      	lsls	r0, r0, #16
     e80:	6098      	str	r0, [r3, #8]
	PORT->Group[I2C_SCL_GROUP].PINCFG[I2C_SCL_PIN].bit.INEN = 1;
     e82:	2257      	movs	r2, #87	; 0x57
     e84:	5c99      	ldrb	r1, [r3, r2]
     e86:	2402      	movs	r4, #2
     e88:	4321      	orrs	r1, r4
     e8a:	5499      	strb	r1, [r3, r2]
	// Set the pullup
	PORT->Group[I2C_SCL_GROUP].OUTSET.reg = I2C_SCL;
     e8c:	6198      	str	r0, [r3, #24]
	PORT->Group[I2C_SCL_GROUP].PINCFG[I2C_SCL_PIN].bit.PULLEN = 1;
     e8e:	5c99      	ldrb	r1, [r3, r2]
     e90:	2004      	movs	r0, #4
     e92:	4684      	mov	ip, r0
     e94:	4660      	mov	r0, ip
     e96:	4301      	orrs	r1, r0
     e98:	5499      	strb	r1, [r3, r2]
	//Set the PMUX
	PORT->Group[I2C_SCL_GROUP].PINCFG[I2C_SCL_PIN].bit.PMUXEN = 1;
     e9a:	5c99      	ldrb	r1, [r3, r2]
     e9c:	2701      	movs	r7, #1
     e9e:	4339      	orrs	r1, r7
     ea0:	5499      	strb	r1, [r3, r2]
    if (I2C_SCL_PIN & 1)								
	  PORT->Group[I2C_SCL_GROUP].PMUX[I2C_SCL_PMUX].bit.PMUXO = I2C_SERCOM_PMUX;		
     ea2:	203b      	movs	r0, #59	; 0x3b
     ea4:	5c1a      	ldrb	r2, [r3, r0]
     ea6:	210f      	movs	r1, #15
     ea8:	4011      	ands	r1, r2
     eaa:	2220      	movs	r2, #32
     eac:	4311      	orrs	r1, r2
     eae:	5419      	strb	r1, [r3, r0]


    // Set up the SDA PIN
	//Set the direction - it is an output, but we want the input enable on as well
	//so that we can read it at the same time ... because I2C.
	PORT->Group[I2C_SDA_GROUP].DIRSET.reg = I2C_SDA;
     eb0:	2180      	movs	r1, #128	; 0x80
     eb2:	03c9      	lsls	r1, r1, #15
     eb4:	6099      	str	r1, [r3, #8]
	PORT->Group[I2C_SDA_GROUP].PINCFG[I2C_SDA_PIN].bit.INEN = 1;
     eb6:	2256      	movs	r2, #86	; 0x56
     eb8:	5c9e      	ldrb	r6, [r3, r2]
     eba:	4326      	orrs	r6, r4
     ebc:	549e      	strb	r6, [r3, r2]
	// Set the pullup
	PORT->Group[I2C_SDA_GROUP].OUTSET.reg = I2C_SDA;
     ebe:	6199      	str	r1, [r3, #24]
	PORT->Group[I2C_SDA_GROUP].PINCFG[I2C_SDA_PIN].bit.PULLEN = 1;
     ec0:	5c9d      	ldrb	r5, [r3, r2]
     ec2:	4661      	mov	r1, ip
     ec4:	430d      	orrs	r5, r1
     ec6:	549d      	strb	r5, [r3, r2]
	//Set the PMUX
	PORT->Group[I2C_SDA_GROUP].PINCFG[I2C_SDA_PIN].bit.PMUXEN = 1;
     ec8:	5c99      	ldrb	r1, [r3, r2]
     eca:	4339      	orrs	r1, r7
     ecc:	5499      	strb	r1, [r3, r2]
	if (I2C_SDA_PIN & 1)
	PORT->Group[I2C_SDA_GROUP].PMUX[I2C_SDA_PMUX].bit.PMUXO = I2C_SERCOM_PMUX;
	else
	PORT->Group[I2C_SDA_GROUP].PMUX[I2C_SDA_PMUX].bit.PMUXE = I2C_SERCOM_PMUX;
     ece:	5c1a      	ldrb	r2, [r3, r0]
     ed0:	210f      	movs	r1, #15
     ed2:	438a      	bics	r2, r1
     ed4:	4322      	orrs	r2, r4
     ed6:	541a      	strb	r2, [r3, r0]
	
	// Turn on the clock
	PM->APBCMASK.reg |= I2C_SERCOM_APBCMASK;
     ed8:	4a24      	ldr	r2, [pc, #144]	; (f6c <i2c_init+0xf4>)
     eda:	6a13      	ldr	r3, [r2, #32]
     edc:	3111      	adds	r1, #17
     ede:	430b      	orrs	r3, r1
     ee0:	6213      	str	r3, [r2, #32]

    // Configure the clock
	GCLK->CLKCTRL.reg = I2C_SERCOM_GCLK_ID |
     ee2:	4a23      	ldr	r2, [pc, #140]	; (f70 <i2c_init+0xf8>)
     ee4:	4b23      	ldr	r3, [pc, #140]	; (f74 <i2c_init+0xfc>)
     ee6:	805a      	strh	r2, [r3, #2]
	                    GCLK_CLKCTRL_CLKEN | 
						I2C_SERCOM_CLK_GEN;

    //Turn off the I2C enable so that we can write the protected registers
	I2C_SERCOM->I2CM.CTRLA.bit.ENABLE = 0;
     ee8:	4a23      	ldr	r2, [pc, #140]	; (f78 <i2c_init+0x100>)
     eea:	6813      	ldr	r3, [r2, #0]
     eec:	391e      	subs	r1, #30
     eee:	438b      	bics	r3, r1
     ef0:	6013      	str	r3, [r2, #0]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     ef2:	69d3      	ldr	r3, [r2, #28]
     ef4:	2b00      	cmp	r3, #0
     ef6:	d1fc      	bne.n	ef2 <i2c_init+0x7a>

	// Turn on smart mode (because it is smart)
	I2C_SERCOM->I2CM.CTRLB.bit.SMEN = 1;
     ef8:	4a1f      	ldr	r2, [pc, #124]	; (f78 <i2c_init+0x100>)
     efa:	6851      	ldr	r1, [r2, #4]
     efc:	3301      	adds	r3, #1
     efe:	33ff      	adds	r3, #255	; 0xff
     f00:	430b      	orrs	r3, r1
     f02:	6053      	str	r3, [r2, #4]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     f04:	69d3      	ldr	r3, [r2, #28]
     f06:	2b00      	cmp	r3, #0
     f08:	d1fc      	bne.n	f04 <i2c_init+0x8c>
    // Set the baud rate - this is a confusing little formula as 
	// it involves the actual rise time of SCL on the board
	// We would need to measure this to predict the outcome,
	// Or, we can just change it until we like it. 
	// See 27.6.2.4 of the datasheet.
	I2C_SERCOM->I2CM.BAUD.reg = SERCOM_I2CM_BAUD_BAUD(232);
     f0a:	22e8      	movs	r2, #232	; 0xe8
     f0c:	4b1a      	ldr	r3, [pc, #104]	; (f78 <i2c_init+0x100>)
     f0e:	60da      	str	r2, [r3, #12]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     f10:	001a      	movs	r2, r3
     f12:	69d3      	ldr	r3, [r2, #28]
     f14:	2b00      	cmp	r3, #0
     f16:	d1fc      	bne.n	f12 <i2c_init+0x9a>

    // Set us up as a Master
	I2C_SERCOM->I2CM.CTRLA.bit.MODE = SERCOM_I2CM_CTRLA_MODE_I2C_MASTER_Val;
     f18:	4a17      	ldr	r2, [pc, #92]	; (f78 <i2c_init+0x100>)
     f1a:	6813      	ldr	r3, [r2, #0]
     f1c:	211c      	movs	r1, #28
     f1e:	438b      	bics	r3, r1
     f20:	3908      	subs	r1, #8
     f22:	430b      	orrs	r3, r1
     f24:	6013      	str	r3, [r2, #0]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     f26:	69d3      	ldr	r3, [r2, #28]
     f28:	2b00      	cmp	r3, #0
     f2a:	d1fc      	bne.n	f26 <i2c_init+0xae>
	
	// Set the hold time to 600ns
	I2C_SERCOM->I2CM.CTRLA.bit.SDAHOLD = 3;
     f2c:	4a12      	ldr	r2, [pc, #72]	; (f78 <i2c_init+0x100>)
     f2e:	6811      	ldr	r1, [r2, #0]
     f30:	23c0      	movs	r3, #192	; 0xc0
     f32:	039b      	lsls	r3, r3, #14
     f34:	430b      	orrs	r3, r1
     f36:	6013      	str	r3, [r2, #0]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     f38:	69d3      	ldr	r3, [r2, #28]
     f3a:	2b00      	cmp	r3, #0
     f3c:	d1fc      	bne.n	f38 <i2c_init+0xc0>

    //Turn on the I2C enable 
	I2C_SERCOM->I2CM.CTRLA.bit.ENABLE = 1;
     f3e:	4a0e      	ldr	r2, [pc, #56]	; (f78 <i2c_init+0x100>)
     f40:	6813      	ldr	r3, [r2, #0]
     f42:	2102      	movs	r1, #2
     f44:	430b      	orrs	r3, r1
     f46:	6013      	str	r3, [r2, #0]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     f48:	69d3      	ldr	r3, [r2, #28]
     f4a:	2b00      	cmp	r3, #0
     f4c:	d1fc      	bne.n	f48 <i2c_init+0xd0>

	// Set the bus state to be IDLE (this has to be after the enable)
	I2C_SERCOM->I2CM.STATUS.reg |= SERCOM_I2CM_STATUS_BUSSTATE(1);
     f4e:	4a0a      	ldr	r2, [pc, #40]	; (f78 <i2c_init+0x100>)
     f50:	8b53      	ldrh	r3, [r2, #26]
     f52:	2110      	movs	r1, #16
     f54:	430b      	orrs	r3, r1
     f56:	8353      	strh	r3, [r2, #26]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     f58:	69d3      	ldr	r3, [r2, #28]
     f5a:	2b00      	cmp	r3, #0
     f5c:	d1fc      	bne.n	f58 <i2c_init+0xe0>
     f5e:	2280      	movs	r2, #128	; 0x80
     f60:	0152      	lsls	r2, r2, #5
     f62:	4b06      	ldr	r3, [pc, #24]	; (f7c <i2c_init+0x104>)
     f64:	601a      	str	r2, [r3, #0]
	
	NVIC_EnableIRQ(SERCOM3_IRQn);

}
     f66:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f68:	41004400 	.word	0x41004400
     f6c:	40000400 	.word	0x40000400
     f70:	00004017 	.word	0x00004017
     f74:	40000c00 	.word	0x40000c00
     f78:	42001400 	.word	0x42001400
     f7c:	e000e100 	.word	0xe000e100

00000f80 <i2c_write>:

//==============================================================================
void i2c_write(uint8_t addr, uint8_t *data, int size)
{
     f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     f82:	0007      	movs	r7, r0
    // Wait for bus to become idle
    //while(I2C_SERCOM->I2CM.STATUS.bit.BUSSTATE != 0x01);

    // Clear all relevant interrupt flags before starting
    I2C_SERCOM->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB | 
     f84:	4c07      	ldr	r4, [pc, #28]	; (fa4 <i2c_write+0x24>)
     f86:	2583      	movs	r5, #131	; 0x83
     f88:	7625      	strb	r5, [r4, #24]
                                   SERCOM_I2CM_INTFLAG_SB | 
                                   SERCOM_I2CM_INTFLAG_ERROR;

    // Reset internal state
    i2c_send_count = 0;
     f8a:	4807      	ldr	r0, [pc, #28]	; (fa8 <i2c_write+0x28>)
     f8c:	2600      	movs	r6, #0
     f8e:	7006      	strb	r6, [r0, #0]
    i2c_send_size = size;
     f90:	7042      	strb	r2, [r0, #1]
    memcpy(send_data_buffer, data, size);
     f92:	3004      	adds	r0, #4
     f94:	4b05      	ldr	r3, [pc, #20]	; (fac <i2c_write+0x2c>)
     f96:	4798      	blx	r3
    direction_flag = I2C_TRANSFER_WRITE;
     f98:	4b05      	ldr	r3, [pc, #20]	; (fb0 <i2c_write+0x30>)
     f9a:	711e      	strb	r6, [r3, #4]

    // Enable interrupts
    I2C_SERCOM->I2CM.INTENSET.reg = SERCOM_I2CM_INTENSET_MB |    // Master on bus
     f9c:	75a5      	strb	r5, [r4, #22]
                                    SERCOM_I2CM_INTENSET_SB |    // Slave on bus
                                    SERCOM_I2CM_INTENSET_ERROR;  // Errors

    // Start transaction by sending address
    I2C_SERCOM->I2CM.ADDR.reg = addr | I2C_TRANSFER_WRITE;
     f9e:	6267      	str	r7, [r4, #36]	; 0x24
}
     fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     fa2:	46c0      	nop			; (mov r8, r8)
     fa4:	42001400 	.word	0x42001400
     fa8:	20000460 	.word	0x20000460
     fac:	00002ae1 	.word	0x00002ae1
     fb0:	20000560 	.word	0x20000560

00000fb4 <i2c_read>:


//==============================================================================
void i2c_read(uint8_t addr, uint8_t reg_addr, uint8_t *data, int size)
{
     fb4:	b570      	push	{r4, r5, r6, lr}
    // Wait for bus to become idle
    //while(I2C_SERCOM->I2CM.STATUS.bit.BUSSTATE != 0x01);

    // Clear all relevant interrupt flags before starting
    I2C_SERCOM->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB | 
     fb6:	4d08      	ldr	r5, [pc, #32]	; (fd8 <i2c_read+0x24>)
     fb8:	2683      	movs	r6, #131	; 0x83
     fba:	762e      	strb	r6, [r5, #24]
                                   SERCOM_I2CM_INTFLAG_SB | 
                                   SERCOM_I2CM_INTFLAG_ERROR;

    // Reset internal state
    i2c_reg_addr = reg_addr;
     fbc:	4c07      	ldr	r4, [pc, #28]	; (fdc <i2c_read+0x28>)
     fbe:	7161      	strb	r1, [r4, #5]
    direction_flag = I2C_TRANSFER_READ_SETUP;
     fc0:	2102      	movs	r1, #2
     fc2:	7121      	strb	r1, [r4, #4]
    setup_count = 0;
     fc4:	2100      	movs	r1, #0
     fc6:	71a1      	strb	r1, [r4, #6]
    dev_addr = addr;
     fc8:	71e0      	strb	r0, [r4, #7]
    i2c_read_size = size;
     fca:	b2db      	uxtb	r3, r3
     fcc:	7223      	strb	r3, [r4, #8]
    i2c_read_count = 0;
     fce:	7261      	strb	r1, [r4, #9]
    i2c_read_ptr = data;
     fd0:	60e2      	str	r2, [r4, #12]
    
    // Enable interrupts
    I2C_SERCOM->I2CM.INTENSET.reg = SERCOM_I2CM_INTENSET_MB |    // Master on bus
     fd2:	75ae      	strb	r6, [r5, #22]
                                    SERCOM_I2CM_INTENSET_SB |    // Slave on bus
                                    SERCOM_I2CM_INTENSET_ERROR;  // Errors

    // Start transaction by sending address
    I2C_SERCOM->I2CM.ADDR.reg = addr | I2C_TRANSFER_WRITE;
     fd4:	6268      	str	r0, [r5, #36]	; 0x24
}
     fd6:	bd70      	pop	{r4, r5, r6, pc}
     fd8:	42001400 	.word	0x42001400
     fdc:	20000560 	.word	0x20000560

00000fe0 <SERCOM3_Handler>:
//     | /__` |__)  /__`   
//     | .__/ |  \  .__/
//
//------------------------------------------------------------------------------
void SERCOM3_Handler(void)
{
     fe0:	b530      	push	{r4, r5, lr}
    // Handle Master on Bus interrupt
    if(I2C_SERCOM->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     fe2:	4b43      	ldr	r3, [pc, #268]	; (10f0 <SERCOM3_Handler+0x110>)
     fe4:	7e1b      	ldrb	r3, [r3, #24]
     fe6:	07db      	lsls	r3, r3, #31
     fe8:	d50c      	bpl.n	1004 <SERCOM3_Handler+0x24>
    {
        // Check for NACK
        if (I2C_SERCOM->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     fea:	4b41      	ldr	r3, [pc, #260]	; (10f0 <SERCOM3_Handler+0x110>)
     fec:	8b5b      	ldrh	r3, [r3, #26]
     fee:	075b      	lsls	r3, r3, #29
     ff0:	d42c      	bmi.n	104c <SERCOM3_Handler+0x6c>
            // On NACK, send stop condition
            I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
            return;
        }

        switch(direction_flag)
     ff2:	4b40      	ldr	r3, [pc, #256]	; (10f4 <SERCOM3_Handler+0x114>)
     ff4:	791b      	ldrb	r3, [r3, #4]
     ff6:	2b00      	cmp	r3, #0
     ff8:	d02f      	beq.n	105a <SERCOM3_Handler+0x7a>
     ffa:	2b02      	cmp	r3, #2
     ffc:	d042      	beq.n	1084 <SERCOM3_Handler+0xa4>

            case I2C_TRANSFER_READ:
                // Nothing to do here, data handling is in SB interrupt
                break;
        }
		I2C_SERCOM->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     ffe:	2201      	movs	r2, #1
    1000:	4b3b      	ldr	r3, [pc, #236]	; (10f0 <SERCOM3_Handler+0x110>)
    1002:	761a      	strb	r2, [r3, #24]
    }

    // Handle Slave on Bus interrupt (for reading)
    if(I2C_SERCOM->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)
    1004:	4b3a      	ldr	r3, [pc, #232]	; (10f0 <SERCOM3_Handler+0x110>)
    1006:	7e1b      	ldrb	r3, [r3, #24]
    1008:	079b      	lsls	r3, r3, #30
    100a:	d51b      	bpl.n	1044 <SERCOM3_Handler+0x64>
    {
        if(i2c_read_count < i2c_read_size-1)
    100c:	4b39      	ldr	r3, [pc, #228]	; (10f4 <SERCOM3_Handler+0x114>)
    100e:	7a5a      	ldrb	r2, [r3, #9]
    1010:	b2d2      	uxtb	r2, r2
    1012:	7a1b      	ldrb	r3, [r3, #8]
    1014:	3b01      	subs	r3, #1
    1016:	429a      	cmp	r2, r3
    1018:	da4d      	bge.n	10b6 <SERCOM3_Handler+0xd6>
        {
            // Not the last byte
			uint8_t new_data = I2C_SERCOM->I2CM.DATA.reg;
    101a:	4935      	ldr	r1, [pc, #212]	; (10f0 <SERCOM3_Handler+0x110>)
    101c:	2328      	movs	r3, #40	; 0x28
    101e:	5ccc      	ldrb	r4, [r1, r3]
			datas[i2c_read_count] = new_data;			// Workaround because I'm lazy and the next line wasn't working.
    1020:	4a34      	ldr	r2, [pc, #208]	; (10f4 <SERCOM3_Handler+0x114>)
    1022:	7a53      	ldrb	r3, [r2, #9]
    1024:	4834      	ldr	r0, [pc, #208]	; (10f8 <SERCOM3_Handler+0x118>)
    1026:	54c4      	strb	r4, [r0, r3]
            i2c_read_ptr[i2c_read_count++] = new_data;	// This line isn't working but if you remove it I2C breaks.
    1028:	68d5      	ldr	r5, [r2, #12]
    102a:	7a53      	ldrb	r3, [r2, #9]
    102c:	b2db      	uxtb	r3, r3
    102e:	1c58      	adds	r0, r3, #1
    1030:	b2c0      	uxtb	r0, r0
    1032:	7250      	strb	r0, [r2, #9]
    1034:	54ec      	strb	r4, [r5, r3]
            I2C_SERCOM->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;  // ACK
    1036:	684b      	ldr	r3, [r1, #4]
    1038:	4a30      	ldr	r2, [pc, #192]	; (10fc <SERCOM3_Handler+0x11c>)
    103a:	4013      	ands	r3, r2
    103c:	604b      	str	r3, [r1, #4]
			datas[i2c_read_count] = new_data;			// Workaround because I'm lazy and the next line wasn't working.
            i2c_read_ptr[i2c_read_count++] = new_data;	// This line isn't working but if you remove it I2C breaks.
			I2C_SERCOM->I2CM.STATUS.reg |= SERCOM_I2CM_STATUS_BUSSTATE(1); // Send to idle

        }
		I2C_SERCOM->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB; // Clear SB flag
    103e:	2202      	movs	r2, #2
    1040:	4b2b      	ldr	r3, [pc, #172]	; (10f0 <SERCOM3_Handler+0x110>)
    1042:	761a      	strb	r2, [r3, #24]
    }

    // Clear interrupt flags
    I2C_SERCOM->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_ERROR;
    1044:	2280      	movs	r2, #128	; 0x80
    1046:	4b2a      	ldr	r3, [pc, #168]	; (10f0 <SERCOM3_Handler+0x110>)
    1048:	761a      	strb	r2, [r3, #24]
    104a:	bd30      	pop	{r4, r5, pc}
            I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    104c:	4a28      	ldr	r2, [pc, #160]	; (10f0 <SERCOM3_Handler+0x110>)
    104e:	6851      	ldr	r1, [r2, #4]
    1050:	23c0      	movs	r3, #192	; 0xc0
    1052:	029b      	lsls	r3, r3, #10
    1054:	430b      	orrs	r3, r1
    1056:	6053      	str	r3, [r2, #4]
            return;
    1058:	e7f7      	b.n	104a <SERCOM3_Handler+0x6a>
                if(i2c_send_count < i2c_send_size)
    105a:	4b29      	ldr	r3, [pc, #164]	; (1100 <SERCOM3_Handler+0x120>)
    105c:	781a      	ldrb	r2, [r3, #0]
    105e:	785b      	ldrb	r3, [r3, #1]
    1060:	4293      	cmp	r3, r2
    1062:	d908      	bls.n	1076 <SERCOM3_Handler+0x96>
                    I2C_SERCOM->I2CM.DATA.reg = send_data_buffer[i2c_send_count++];
    1064:	4b26      	ldr	r3, [pc, #152]	; (1100 <SERCOM3_Handler+0x120>)
    1066:	1c51      	adds	r1, r2, #1
    1068:	7019      	strb	r1, [r3, #0]
    106a:	189a      	adds	r2, r3, r2
    106c:	7911      	ldrb	r1, [r2, #4]
    106e:	2328      	movs	r3, #40	; 0x28
    1070:	4a1f      	ldr	r2, [pc, #124]	; (10f0 <SERCOM3_Handler+0x110>)
    1072:	54d1      	strb	r1, [r2, r3]
    1074:	e7c3      	b.n	ffe <SERCOM3_Handler+0x1e>
                    I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1076:	4a1e      	ldr	r2, [pc, #120]	; (10f0 <SERCOM3_Handler+0x110>)
    1078:	6851      	ldr	r1, [r2, #4]
    107a:	23c0      	movs	r3, #192	; 0xc0
    107c:	029b      	lsls	r3, r3, #10
    107e:	430b      	orrs	r3, r1
    1080:	6053      	str	r3, [r2, #4]
    1082:	e7bc      	b.n	ffe <SERCOM3_Handler+0x1e>
                if (setup_count == 0) // Only do the setup part once
    1084:	4b1b      	ldr	r3, [pc, #108]	; (10f4 <SERCOM3_Handler+0x114>)
    1086:	799b      	ldrb	r3, [r3, #6]
    1088:	2b00      	cmp	r3, #0
    108a:	d107      	bne.n	109c <SERCOM3_Handler+0xbc>
                    I2C_SERCOM->I2CM.DATA.reg = i2c_reg_addr;
    108c:	4b19      	ldr	r3, [pc, #100]	; (10f4 <SERCOM3_Handler+0x114>)
    108e:	7958      	ldrb	r0, [r3, #5]
    1090:	2228      	movs	r2, #40	; 0x28
    1092:	4917      	ldr	r1, [pc, #92]	; (10f0 <SERCOM3_Handler+0x110>)
    1094:	5488      	strb	r0, [r1, r2]
                    setup_count++; // Move to next state.
    1096:	3a27      	subs	r2, #39	; 0x27
    1098:	719a      	strb	r2, [r3, #6]
    109a:	e7b0      	b.n	ffe <SERCOM3_Handler+0x1e>
                    I2C_SERCOM->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;  // ACK
    109c:	4b14      	ldr	r3, [pc, #80]	; (10f0 <SERCOM3_Handler+0x110>)
    109e:	685a      	ldr	r2, [r3, #4]
    10a0:	4916      	ldr	r1, [pc, #88]	; (10fc <SERCOM3_Handler+0x11c>)
    10a2:	400a      	ands	r2, r1
    10a4:	605a      	str	r2, [r3, #4]
                    I2C_SERCOM->I2CM.ADDR.reg = dev_addr | I2C_TRANSFER_READ;  // Send repeated start with read bit
    10a6:	4913      	ldr	r1, [pc, #76]	; (10f4 <SERCOM3_Handler+0x114>)
    10a8:	79ca      	ldrb	r2, [r1, #7]
    10aa:	2001      	movs	r0, #1
    10ac:	4302      	orrs	r2, r0
    10ae:	625a      	str	r2, [r3, #36]	; 0x24
                    direction_flag = I2C_TRANSFER_READ; // We're in a read state now, so until a new I2C is issued we'll kinda ignore MB
    10b0:	2301      	movs	r3, #1
    10b2:	710b      	strb	r3, [r1, #4]
    10b4:	e7a3      	b.n	ffe <SERCOM3_Handler+0x1e>
			I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;   // NACK
    10b6:	4b0e      	ldr	r3, [pc, #56]	; (10f0 <SERCOM3_Handler+0x110>)
    10b8:	6859      	ldr	r1, [r3, #4]
    10ba:	2280      	movs	r2, #128	; 0x80
    10bc:	02d2      	lsls	r2, r2, #11
    10be:	430a      	orrs	r2, r1
    10c0:	605a      	str	r2, [r3, #4]
            I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);   // STOP
    10c2:	6859      	ldr	r1, [r3, #4]
    10c4:	22c0      	movs	r2, #192	; 0xc0
    10c6:	0292      	lsls	r2, r2, #10
    10c8:	430a      	orrs	r2, r1
    10ca:	605a      	str	r2, [r3, #4]
			uint8_t new_data = I2C_SERCOM->I2CM.DATA.reg;
    10cc:	2228      	movs	r2, #40	; 0x28
    10ce:	5c9c      	ldrb	r4, [r3, r2]
			datas[i2c_read_count] = new_data;			// Workaround because I'm lazy and the next line wasn't working.
    10d0:	4908      	ldr	r1, [pc, #32]	; (10f4 <SERCOM3_Handler+0x114>)
    10d2:	7a4a      	ldrb	r2, [r1, #9]
    10d4:	4808      	ldr	r0, [pc, #32]	; (10f8 <SERCOM3_Handler+0x118>)
    10d6:	5484      	strb	r4, [r0, r2]
            i2c_read_ptr[i2c_read_count++] = new_data;	// This line isn't working but if you remove it I2C breaks.
    10d8:	68cd      	ldr	r5, [r1, #12]
    10da:	7a4a      	ldrb	r2, [r1, #9]
    10dc:	b2d2      	uxtb	r2, r2
    10de:	1c50      	adds	r0, r2, #1
    10e0:	b2c0      	uxtb	r0, r0
    10e2:	7248      	strb	r0, [r1, #9]
    10e4:	54ac      	strb	r4, [r5, r2]
			I2C_SERCOM->I2CM.STATUS.reg |= SERCOM_I2CM_STATUS_BUSSTATE(1); // Send to idle
    10e6:	8b5a      	ldrh	r2, [r3, #26]
    10e8:	2110      	movs	r1, #16
    10ea:	430a      	orrs	r2, r1
    10ec:	835a      	strh	r2, [r3, #26]
    10ee:	e7a6      	b.n	103e <SERCOM3_Handler+0x5e>
    10f0:	42001400 	.word	0x42001400
    10f4:	20000560 	.word	0x20000560
    10f8:	200005c4 	.word	0x200005c4
    10fc:	fffbffff 	.word	0xfffbffff
    1100:	20000460 	.word	0x20000460

00001104 <pack12to8>:
    1104:	b5f0      	push	{r4, r5, r6, r7, lr}
    1106:	46ce      	mov	lr, r9
    1108:	4647      	mov	r7, r8
    110a:	b580      	push	{r7, lr}
    110c:	4694      	mov	ip, r2
    110e:	2a00      	cmp	r2, #0
    1110:	d01e      	beq.n	1150 <pack12to8+0x4c>
    1112:	2600      	movs	r6, #0
    1114:	2500      	movs	r5, #0
    1116:	0073      	lsls	r3, r6, #1
    1118:	18c4      	adds	r4, r0, r3
    111a:	8822      	ldrh	r2, [r4, #0]
    111c:	0912      	lsrs	r2, r2, #4
    111e:	554a      	strb	r2, [r1, r5]
    1120:	1caf      	adds	r7, r5, #2
    1122:	b2bf      	uxth	r7, r7
    1124:	3302      	adds	r3, #2
    1126:	18c3      	adds	r3, r0, r3
    1128:	1c6a      	adds	r2, r5, #1
    112a:	b292      	uxth	r2, r2
    112c:	4691      	mov	r9, r2
    112e:	8824      	ldrh	r4, [r4, #0]
    1130:	0124      	lsls	r4, r4, #4
    1132:	46a0      	mov	r8, r4
    1134:	881c      	ldrh	r4, [r3, #0]
    1136:	0a24      	lsrs	r4, r4, #8
    1138:	4642      	mov	r2, r8
    113a:	4314      	orrs	r4, r2
    113c:	464a      	mov	r2, r9
    113e:	548c      	strb	r4, [r1, r2]
    1140:	3503      	adds	r5, #3
    1142:	b2ad      	uxth	r5, r5
    1144:	881b      	ldrh	r3, [r3, #0]
    1146:	55cb      	strb	r3, [r1, r7]
    1148:	3602      	adds	r6, #2
    114a:	b2b6      	uxth	r6, r6
    114c:	45b4      	cmp	ip, r6
    114e:	d8e2      	bhi.n	1116 <pack12to8+0x12>
    1150:	bc0c      	pop	{r2, r3}
    1152:	4690      	mov	r8, r2
    1154:	4699      	mov	r9, r3
    1156:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001158 <led_init>:
    1158:	4904      	ldr	r1, [pc, #16]	; (116c <led_init+0x14>)
    115a:	680b      	ldr	r3, [r1, #0]
    115c:	2280      	movs	r2, #128	; 0x80
    115e:	0292      	lsls	r2, r2, #10
    1160:	4313      	orrs	r3, r2
    1162:	600b      	str	r3, [r1, #0]
    1164:	4b02      	ldr	r3, [pc, #8]	; (1170 <led_init+0x18>)
    1166:	601a      	str	r2, [r3, #0]
    1168:	4770      	bx	lr
    116a:	46c0      	nop			; (mov r8, r8)
    116c:	41004400 	.word	0x41004400
    1170:	41004418 	.word	0x41004418

00001174 <led_write>:
    1174:	b510      	push	{r4, lr}
    1176:	2805      	cmp	r0, #5
    1178:	d807      	bhi.n	118a <led_write+0x16>
    117a:	0080      	lsls	r0, r0, #2
    117c:	4c10      	ldr	r4, [pc, #64]	; (11c0 <led_write+0x4c>)
    117e:	5820      	ldr	r0, [r4, r0]
    1180:	4687      	mov	pc, r0
    1182:	4810      	ldr	r0, [pc, #64]	; (11c4 <led_write+0x50>)
    1184:	83c1      	strh	r1, [r0, #30]
    1186:	8382      	strh	r2, [r0, #28]
    1188:	8343      	strh	r3, [r0, #26]
    118a:	480e      	ldr	r0, [pc, #56]	; (11c4 <led_write+0x50>)
    118c:	0001      	movs	r1, r0
    118e:	3120      	adds	r1, #32
    1190:	2210      	movs	r2, #16
    1192:	4b0d      	ldr	r3, [pc, #52]	; (11c8 <led_write+0x54>)
    1194:	4798      	blx	r3
    1196:	bd10      	pop	{r4, pc}
    1198:	480a      	ldr	r0, [pc, #40]	; (11c4 <led_write+0x50>)
    119a:	8301      	strh	r1, [r0, #24]
    119c:	82c2      	strh	r2, [r0, #22]
    119e:	8283      	strh	r3, [r0, #20]
    11a0:	e7f3      	b.n	118a <led_write+0x16>
    11a2:	4808      	ldr	r0, [pc, #32]	; (11c4 <led_write+0x50>)
    11a4:	8241      	strh	r1, [r0, #18]
    11a6:	8202      	strh	r2, [r0, #16]
    11a8:	81c3      	strh	r3, [r0, #14]
    11aa:	e7ee      	b.n	118a <led_write+0x16>
    11ac:	4805      	ldr	r0, [pc, #20]	; (11c4 <led_write+0x50>)
    11ae:	8181      	strh	r1, [r0, #12]
    11b0:	8142      	strh	r2, [r0, #10]
    11b2:	8103      	strh	r3, [r0, #8]
    11b4:	e7e9      	b.n	118a <led_write+0x16>
    11b6:	4803      	ldr	r0, [pc, #12]	; (11c4 <led_write+0x50>)
    11b8:	80c1      	strh	r1, [r0, #6]
    11ba:	8082      	strh	r2, [r0, #4]
    11bc:	8043      	strh	r3, [r0, #2]
    11be:	e7e4      	b.n	118a <led_write+0x16>
    11c0:	00002d50 	.word	0x00002d50
    11c4:	20000570 	.word	0x20000570
    11c8:	00001105 	.word	0x00001105

000011cc <led_writeAll>:
    11cc:	b510      	push	{r4, lr}
    11ce:	4b0b      	ldr	r3, [pc, #44]	; (11fc <led_writeAll+0x30>)
    11d0:	83d8      	strh	r0, [r3, #30]
    11d2:	8318      	strh	r0, [r3, #24]
    11d4:	8258      	strh	r0, [r3, #18]
    11d6:	8198      	strh	r0, [r3, #12]
    11d8:	80d8      	strh	r0, [r3, #6]
    11da:	8399      	strh	r1, [r3, #28]
    11dc:	82d9      	strh	r1, [r3, #22]
    11de:	8219      	strh	r1, [r3, #16]
    11e0:	8159      	strh	r1, [r3, #10]
    11e2:	8099      	strh	r1, [r3, #4]
    11e4:	835a      	strh	r2, [r3, #26]
    11e6:	829a      	strh	r2, [r3, #20]
    11e8:	81da      	strh	r2, [r3, #14]
    11ea:	811a      	strh	r2, [r3, #8]
    11ec:	805a      	strh	r2, [r3, #2]
    11ee:	0019      	movs	r1, r3
    11f0:	3120      	adds	r1, #32
    11f2:	2210      	movs	r2, #16
    11f4:	0018      	movs	r0, r3
    11f6:	4b02      	ldr	r3, [pc, #8]	; (1200 <led_writeAll+0x34>)
    11f8:	4798      	blx	r3
    11fa:	bd10      	pop	{r4, pc}
    11fc:	20000570 	.word	0x20000570
    1200:	00001105 	.word	0x00001105

00001204 <calculate_adc>:
//     |    |  \ |  \/  /~~\  |  |___
//
//-----------------------------------------------------------------------------

static uint8_t calculate_adc()
{
    1204:	b510      	push	{r4, lr}
	uint8_t step;
	if (adc_get() < 100) // joystick at max up
    1206:	4b10      	ldr	r3, [pc, #64]	; (1248 <calculate_adc+0x44>)
    1208:	4798      	blx	r3
	{
		step = 36;
    120a:	2324      	movs	r3, #36	; 0x24
	if (adc_get() < 100) // joystick at max up
    120c:	2863      	cmp	r0, #99	; 0x63
    120e:	d801      	bhi.n	1214 <calculate_adc+0x10>
	{
		step = (adc_get() / 4095) * 36;
	}
	
	return step;
}
    1210:	0018      	movs	r0, r3
    1212:	bd10      	pop	{r4, pc}
	else if (adc_get() > 3095) // joystick at max down
    1214:	4b0c      	ldr	r3, [pc, #48]	; (1248 <calculate_adc+0x44>)
    1216:	4798      	blx	r3
    1218:	4a0c      	ldr	r2, [pc, #48]	; (124c <calculate_adc+0x48>)
		step = 1;
    121a:	2301      	movs	r3, #1
	else if (adc_get() > 3095) // joystick at max down
    121c:	4290      	cmp	r0, r2
    121e:	d8f7      	bhi.n	1210 <calculate_adc+0xc>
	else if ((adc_get() > 1950) && (adc_get() < 2150))// joystick neutral
    1220:	4b09      	ldr	r3, [pc, #36]	; (1248 <calculate_adc+0x44>)
    1222:	4798      	blx	r3
    1224:	4b0a      	ldr	r3, [pc, #40]	; (1250 <calculate_adc+0x4c>)
    1226:	4298      	cmp	r0, r3
    1228:	d905      	bls.n	1236 <calculate_adc+0x32>
    122a:	4b07      	ldr	r3, [pc, #28]	; (1248 <calculate_adc+0x44>)
    122c:	4798      	blx	r3
    122e:	4a09      	ldr	r2, [pc, #36]	; (1254 <calculate_adc+0x50>)
		step = 6;
    1230:	2306      	movs	r3, #6
	else if ((adc_get() > 1950) && (adc_get() < 2150))// joystick neutral
    1232:	4290      	cmp	r0, r2
    1234:	d9ec      	bls.n	1210 <calculate_adc+0xc>
		step = (adc_get() / 4095) * 36;
    1236:	4b04      	ldr	r3, [pc, #16]	; (1248 <calculate_adc+0x44>)
    1238:	4798      	blx	r3
    123a:	4907      	ldr	r1, [pc, #28]	; (1258 <calculate_adc+0x54>)
    123c:	4b07      	ldr	r3, [pc, #28]	; (125c <calculate_adc+0x58>)
    123e:	4798      	blx	r3
    1240:	2324      	movs	r3, #36	; 0x24
    1242:	4343      	muls	r3, r0
    1244:	b2db      	uxtb	r3, r3
    1246:	e7e3      	b.n	1210 <calculate_adc+0xc>
    1248:	00000369 	.word	0x00000369
    124c:	00000c17 	.word	0x00000c17
    1250:	0000079e 	.word	0x0000079e
    1254:	00000865 	.word	0x00000865
    1258:	00000fff 	.word	0x00000fff
    125c:	00002395 	.word	0x00002395

00001260 <main>:
{
    1260:	b5f0      	push	{r4, r5, r6, r7, lr}
    1262:	46de      	mov	lr, fp
    1264:	4657      	mov	r7, sl
    1266:	464e      	mov	r6, r9
    1268:	4645      	mov	r5, r8
    126a:	b5e0      	push	{r5, r6, r7, lr}
    126c:	b08d      	sub	sp, #52	; 0x34
	SystemInit();
    126e:	4bda      	ldr	r3, [pc, #872]	; (15d8 <main+0x378>)
    1270:	4798      	blx	r3
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
    1272:	4ada      	ldr	r2, [pc, #872]	; (15dc <main+0x37c>)
    1274:	4bda      	ldr	r3, [pc, #872]	; (15e0 <main+0x380>)
    1276:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
    1278:	48da      	ldr	r0, [pc, #872]	; (15e4 <main+0x384>)
    127a:	6a03      	ldr	r3, [r0, #32]
    127c:	021b      	lsls	r3, r3, #8
    127e:	0a1b      	lsrs	r3, r3, #8
    1280:	21c0      	movs	r1, #192	; 0xc0
    1282:	0609      	lsls	r1, r1, #24
    1284:	430b      	orrs	r3, r1
    1286:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
    1288:	2300      	movs	r3, #0
    128a:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    128c:	3307      	adds	r3, #7
    128e:	6013      	str	r3, [r2, #0]
	led_init();
    1290:	4bd5      	ldr	r3, [pc, #852]	; (15e8 <main+0x388>)
    1292:	4798      	blx	r3
	timer_init();
    1294:	4bd5      	ldr	r3, [pc, #852]	; (15ec <main+0x38c>)
    1296:	4798      	blx	r3
	counter_init();
    1298:	4bd5      	ldr	r3, [pc, #852]	; (15f0 <main+0x390>)
    129a:	4798      	blx	r3
	spi_init();
    129c:	4bd5      	ldr	r3, [pc, #852]	; (15f4 <main+0x394>)
    129e:	4798      	blx	r3
	event_init();
    12a0:	4bd5      	ldr	r3, [pc, #852]	; (15f8 <main+0x398>)
    12a2:	4798      	blx	r3
	buttons_init();
    12a4:	4bd5      	ldr	r3, [pc, #852]	; (15fc <main+0x39c>)
    12a6:	4798      	blx	r3
	adc_init();
    12a8:	4bd5      	ldr	r3, [pc, #852]	; (1600 <main+0x3a0>)
    12aa:	4798      	blx	r3
	i2c_init();
    12ac:	4bd5      	ldr	r3, [pc, #852]	; (1604 <main+0x3a4>)
    12ae:	4798      	blx	r3
	accelerometer_init();
    12b0:	4bd5      	ldr	r3, [pc, #852]	; (1608 <main+0x3a8>)
    12b2:	4798      	blx	r3
	timer_enable();
    12b4:	4bd5      	ldr	r3, [pc, #852]	; (160c <main+0x3ac>)
    12b6:	4798      	blx	r3
	counter_enable();
    12b8:	4bd5      	ldr	r3, [pc, #852]	; (1610 <main+0x3b0>)
    12ba:	4798      	blx	r3
	adc_reset();
    12bc:	4bd5      	ldr	r3, [pc, #852]	; (1614 <main+0x3b4>)
    12be:	4798      	blx	r3
	led_writeAll(0, 0, 0);
    12c0:	2200      	movs	r2, #0
    12c2:	2100      	movs	r1, #0
    12c4:	2000      	movs	r0, #0
    12c6:	4bd4      	ldr	r3, [pc, #848]	; (1618 <main+0x3b8>)
    12c8:	4798      	blx	r3
	spi_write();
    12ca:	4bd4      	ldr	r3, [pc, #848]	; (161c <main+0x3bc>)
    12cc:	4798      	blx	r3
	uint32_t accel_millis = 0;
    12ce:	2300      	movs	r3, #0
    12d0:	9304      	str	r3, [sp, #16]
	uint32_t old_millis = 0;
    12d2:	2700      	movs	r7, #0
			if ((millis - old_millis) > 20) // button debounce
    12d4:	4bd2      	ldr	r3, [pc, #840]	; (1620 <main+0x3c0>)
    12d6:	4699      	mov	r9, r3
    12d8:	4646      	mov	r6, r8
    12da:	46d0      	mov	r8, sl
    12dc:	46ba      	mov	sl, r7
    12de:	f000 fea9 	bl	2034 <STACK_SIZE+0x34>
			if ((millis - old_millis) > 20) // button debounce
    12e2:	4bcf      	ldr	r3, [pc, #828]	; (1620 <main+0x3c0>)
    12e4:	681b      	ldr	r3, [r3, #0]
    12e6:	4652      	mov	r2, sl
    12e8:	1a9b      	subs	r3, r3, r2
    12ea:	2b14      	cmp	r3, #20
    12ec:	d814      	bhi.n	1318 <main+0xb8>
			if (counter_flagGet()) // if flag set
    12ee:	4bcd      	ldr	r3, [pc, #820]	; (1624 <main+0x3c4>)
    12f0:	4798      	blx	r3
    12f2:	2800      	cmp	r0, #0
    12f4:	d101      	bne.n	12fa <main+0x9a>
    12f6:	f000 fe9d 	bl	2034 <STACK_SIZE+0x34>
				counter_flagSet(0); // clear flag
    12fa:	2000      	movs	r0, #0
    12fc:	4bca      	ldr	r3, [pc, #808]	; (1628 <main+0x3c8>)
    12fe:	4798      	blx	r3
				step = calculate_adc();
    1300:	4bca      	ldr	r3, [pc, #808]	; (162c <main+0x3cc>)
    1302:	4798      	blx	r3
    1304:	0004      	movs	r4, r0
				switch (color)
    1306:	4bc6      	ldr	r3, [pc, #792]	; (1620 <main+0x3c0>)
    1308:	7a9a      	ldrb	r2, [r3, #10]
    130a:	2a05      	cmp	r2, #5
    130c:	d900      	bls.n	1310 <main+0xb0>
    130e:	e0ab      	b.n	1468 <main+0x208>
    1310:	0093      	lsls	r3, r2, #2
    1312:	4ac7      	ldr	r2, [pc, #796]	; (1630 <main+0x3d0>)
    1314:	58d3      	ldr	r3, [r2, r3]
    1316:	469f      	mov	pc, r3
				if (buttons_get(1)) // if button 1 pressed
    1318:	2001      	movs	r0, #1
    131a:	4bc6      	ldr	r3, [pc, #792]	; (1634 <main+0x3d4>)
    131c:	4798      	blx	r3
    131e:	2800      	cmp	r0, #0
    1320:	d11b      	bne.n	135a <main+0xfa>
				if (buttons_get(2))
    1322:	2002      	movs	r0, #2
    1324:	4bc3      	ldr	r3, [pc, #780]	; (1634 <main+0x3d4>)
    1326:	4798      	blx	r3
    1328:	2800      	cmp	r0, #0
    132a:	d131      	bne.n	1390 <main+0x130>
				if (buttons_get(3))
    132c:	2003      	movs	r0, #3
    132e:	4bc1      	ldr	r3, [pc, #772]	; (1634 <main+0x3d4>)
    1330:	4798      	blx	r3
    1332:	2800      	cmp	r0, #0
    1334:	d0db      	beq.n	12ee <main+0x8e>
					old_millis = millis;
    1336:	4cba      	ldr	r4, [pc, #744]	; (1620 <main+0x3c0>)
    1338:	6823      	ldr	r3, [r4, #0]
    133a:	469a      	mov	sl, r3
					adc_reset();
    133c:	4bb5      	ldr	r3, [pc, #724]	; (1614 <main+0x3b4>)
    133e:	4798      	blx	r3
					mode = 3;
    1340:	2303      	movs	r3, #3
    1342:	7123      	strb	r3, [r4, #4]
					led_writeAll(0,0,0);
    1344:	2200      	movs	r2, #0
    1346:	2100      	movs	r1, #0
    1348:	2000      	movs	r0, #0
    134a:	4bb3      	ldr	r3, [pc, #716]	; (1618 <main+0x3b8>)
    134c:	4798      	blx	r3
					spi_write();
    134e:	4bb3      	ldr	r3, [pc, #716]	; (161c <main+0x3bc>)
    1350:	4798      	blx	r3
					counter_flagSet(0);
    1352:	2000      	movs	r0, #0
    1354:	4bb4      	ldr	r3, [pc, #720]	; (1628 <main+0x3c8>)
    1356:	4798      	blx	r3
    1358:	e7c9      	b.n	12ee <main+0x8e>
					old_millis = millis;
    135a:	4cb1      	ldr	r4, [pc, #708]	; (1620 <main+0x3c0>)
    135c:	6823      	ldr	r3, [r4, #0]
    135e:	469a      	mov	sl, r3
					adc_reset();
    1360:	4bac      	ldr	r3, [pc, #688]	; (1614 <main+0x3b4>)
    1362:	4798      	blx	r3
					mode = 1; // go to mode 1
    1364:	2501      	movs	r5, #1
    1366:	7125      	strb	r5, [r4, #4]
					led_writeAll(0, 0, 0); // turn off LEDs
    1368:	2200      	movs	r2, #0
    136a:	2100      	movs	r1, #0
    136c:	2000      	movs	r0, #0
    136e:	4baa      	ldr	r3, [pc, #680]	; (1618 <main+0x3b8>)
    1370:	4798      	blx	r3
					spi_write();
    1372:	4baa      	ldr	r3, [pc, #680]	; (161c <main+0x3bc>)
    1374:	4798      	blx	r3
					counter_flagSet(0); // make sure flag is cleared before next spi write
    1376:	2000      	movs	r0, #0
    1378:	4bab      	ldr	r3, [pc, #684]	; (1628 <main+0x3c8>)
    137a:	4798      	blx	r3
					index_ = 0;
    137c:	2300      	movs	r3, #0
    137e:	80e3      	strh	r3, [r4, #6]
					state = 0;
    1380:	7223      	strb	r3, [r4, #8]
					led = 1;
    1382:	4bad      	ldr	r3, [pc, #692]	; (1638 <main+0x3d8>)
    1384:	701d      	strb	r5, [r3, #0]
					next_led = 2;
    1386:	2202      	movs	r2, #2
    1388:	705a      	strb	r2, [r3, #1]
					led_state = 0;
    138a:	2300      	movs	r3, #0
    138c:	7263      	strb	r3, [r4, #9]
    138e:	e7c8      	b.n	1322 <main+0xc2>
					old_millis = millis;
    1390:	4ca3      	ldr	r4, [pc, #652]	; (1620 <main+0x3c0>)
    1392:	6823      	ldr	r3, [r4, #0]
    1394:	469a      	mov	sl, r3
					adc_interruptSet();
    1396:	4ba9      	ldr	r3, [pc, #676]	; (163c <main+0x3dc>)
    1398:	4798      	blx	r3
					mode = 2;
    139a:	2302      	movs	r3, #2
    139c:	7123      	strb	r3, [r4, #4]
					led_writeAll(0, 0, 0);
    139e:	2200      	movs	r2, #0
    13a0:	2100      	movs	r1, #0
    13a2:	2000      	movs	r0, #0
    13a4:	4b9c      	ldr	r3, [pc, #624]	; (1618 <main+0x3b8>)
    13a6:	4798      	blx	r3
					spi_write();
    13a8:	4b9c      	ldr	r3, [pc, #624]	; (161c <main+0x3bc>)
    13aa:	4798      	blx	r3
					counter_flagSet(0);
    13ac:	2000      	movs	r0, #0
    13ae:	4b9e      	ldr	r3, [pc, #632]	; (1628 <main+0x3c8>)
    13b0:	4798      	blx	r3
    13b2:	e7bb      	b.n	132c <main+0xcc>
					green = fade_up[index_];
    13b4:	4b9a      	ldr	r3, [pc, #616]	; (1620 <main+0x3c0>)
    13b6:	88db      	ldrh	r3, [r3, #6]
    13b8:	005b      	lsls	r3, r3, #1
    13ba:	4aa1      	ldr	r2, [pc, #644]	; (1640 <main+0x3e0>)
    13bc:	5a9b      	ldrh	r3, [r3, r2]
    13be:	9307      	str	r3, [sp, #28]
					blue = 0;
    13c0:	2300      	movs	r3, #0
    13c2:	9305      	str	r3, [sp, #20]
					red = 4095;
    13c4:	4b9f      	ldr	r3, [pc, #636]	; (1644 <main+0x3e4>)
    13c6:	9306      	str	r3, [sp, #24]
				led_writeAll(red, green, blue);
    13c8:	9a05      	ldr	r2, [sp, #20]
    13ca:	9907      	ldr	r1, [sp, #28]
    13cc:	9806      	ldr	r0, [sp, #24]
    13ce:	4b92      	ldr	r3, [pc, #584]	; (1618 <main+0x3b8>)
    13d0:	4798      	blx	r3
				spi_write(); // send first spi write
    13d2:	4b92      	ldr	r3, [pc, #584]	; (161c <main+0x3bc>)
    13d4:	4798      	blx	r3
				index_ += step; // step thru table
    13d6:	4b92      	ldr	r3, [pc, #584]	; (1620 <main+0x3c0>)
    13d8:	88db      	ldrh	r3, [r3, #6]
    13da:	191c      	adds	r4, r3, r4
    13dc:	b2a4      	uxth	r4, r4
				if (index_ >= 360) // if table has been stepped through completely
    13de:	2368      	movs	r3, #104	; 0x68
    13e0:	33ff      	adds	r3, #255	; 0xff
    13e2:	429c      	cmp	r4, r3
    13e4:	d845      	bhi.n	1472 <main+0x212>
				index_ += step; // step thru table
    13e6:	4b8e      	ldr	r3, [pc, #568]	; (1620 <main+0x3c0>)
    13e8:	80dc      	strh	r4, [r3, #6]
    13ea:	f000 fe23 	bl	2034 <STACK_SIZE+0x34>
					red = fade_down[index_];
    13ee:	4b8c      	ldr	r3, [pc, #560]	; (1620 <main+0x3c0>)
    13f0:	88da      	ldrh	r2, [r3, #6]
    13f2:	0052      	lsls	r2, r2, #1
    13f4:	4b94      	ldr	r3, [pc, #592]	; (1648 <main+0x3e8>)
    13f6:	189b      	adds	r3, r3, r2
    13f8:	2250      	movs	r2, #80	; 0x50
    13fa:	5a9b      	ldrh	r3, [r3, r2]
    13fc:	9306      	str	r3, [sp, #24]
					blue = 0;
    13fe:	2300      	movs	r3, #0
    1400:	9305      	str	r3, [sp, #20]
					green = 4095;
    1402:	4b90      	ldr	r3, [pc, #576]	; (1644 <main+0x3e4>)
    1404:	9307      	str	r3, [sp, #28]
					break;
    1406:	e7df      	b.n	13c8 <main+0x168>
					blue = fade_up[index_];
    1408:	4b85      	ldr	r3, [pc, #532]	; (1620 <main+0x3c0>)
    140a:	88db      	ldrh	r3, [r3, #6]
    140c:	005b      	lsls	r3, r3, #1
    140e:	4a8c      	ldr	r2, [pc, #560]	; (1640 <main+0x3e0>)
    1410:	5a9b      	ldrh	r3, [r3, r2]
    1412:	9305      	str	r3, [sp, #20]
					green = 4095;
    1414:	4b8b      	ldr	r3, [pc, #556]	; (1644 <main+0x3e4>)
    1416:	9307      	str	r3, [sp, #28]
					red = 0;
    1418:	2300      	movs	r3, #0
    141a:	9306      	str	r3, [sp, #24]
					break;
    141c:	e7d4      	b.n	13c8 <main+0x168>
					green = fade_down[index_];
    141e:	4b80      	ldr	r3, [pc, #512]	; (1620 <main+0x3c0>)
    1420:	88da      	ldrh	r2, [r3, #6]
    1422:	0052      	lsls	r2, r2, #1
    1424:	4b88      	ldr	r3, [pc, #544]	; (1648 <main+0x3e8>)
    1426:	189b      	adds	r3, r3, r2
    1428:	2250      	movs	r2, #80	; 0x50
    142a:	5a9b      	ldrh	r3, [r3, r2]
    142c:	9307      	str	r3, [sp, #28]
					blue = 4095;
    142e:	4b85      	ldr	r3, [pc, #532]	; (1644 <main+0x3e4>)
    1430:	9305      	str	r3, [sp, #20]
					red = 0; // fade to blue
    1432:	2300      	movs	r3, #0
    1434:	9306      	str	r3, [sp, #24]
					break;
    1436:	e7c7      	b.n	13c8 <main+0x168>
					red = fade_up[index_];
    1438:	4b79      	ldr	r3, [pc, #484]	; (1620 <main+0x3c0>)
    143a:	88db      	ldrh	r3, [r3, #6]
    143c:	005b      	lsls	r3, r3, #1
    143e:	4a80      	ldr	r2, [pc, #512]	; (1640 <main+0x3e0>)
    1440:	5a9b      	ldrh	r3, [r3, r2]
    1442:	9306      	str	r3, [sp, #24]
					blue = 4095;
    1444:	4b7f      	ldr	r3, [pc, #508]	; (1644 <main+0x3e4>)
    1446:	9305      	str	r3, [sp, #20]
					green = 0;
    1448:	2300      	movs	r3, #0
    144a:	9307      	str	r3, [sp, #28]
					break;
    144c:	e7bc      	b.n	13c8 <main+0x168>
					blue = fade_down[index_];
    144e:	4b74      	ldr	r3, [pc, #464]	; (1620 <main+0x3c0>)
    1450:	88da      	ldrh	r2, [r3, #6]
    1452:	0052      	lsls	r2, r2, #1
    1454:	4b7c      	ldr	r3, [pc, #496]	; (1648 <main+0x3e8>)
    1456:	189b      	adds	r3, r3, r2
    1458:	2250      	movs	r2, #80	; 0x50
    145a:	5a9b      	ldrh	r3, [r3, r2]
    145c:	9305      	str	r3, [sp, #20]
					green = 0;
    145e:	2300      	movs	r3, #0
    1460:	9307      	str	r3, [sp, #28]
					red = 4095;
    1462:	4b78      	ldr	r3, [pc, #480]	; (1644 <main+0x3e4>)
    1464:	9306      	str	r3, [sp, #24]
					break;
    1466:	e7af      	b.n	13c8 <main+0x168>
					blue = 0;
    1468:	2300      	movs	r3, #0
    146a:	9305      	str	r3, [sp, #20]
					green = 0;
    146c:	9307      	str	r3, [sp, #28]
					red = 0;
    146e:	9306      	str	r3, [sp, #24]
    1470:	e7aa      	b.n	13c8 <main+0x168>
					index_ = 0; // reset index
    1472:	4b6b      	ldr	r3, [pc, #428]	; (1620 <main+0x3c0>)
    1474:	2200      	movs	r2, #0
    1476:	80da      	strh	r2, [r3, #6]
					color += 1; // increment color state
    1478:	7a9b      	ldrb	r3, [r3, #10]
    147a:	3301      	adds	r3, #1
    147c:	b2db      	uxtb	r3, r3
					if (color > 5) // after magenta, go to red
    147e:	2b05      	cmp	r3, #5
    1480:	d803      	bhi.n	148a <main+0x22a>
					color += 1; // increment color state
    1482:	4a67      	ldr	r2, [pc, #412]	; (1620 <main+0x3c0>)
    1484:	7293      	strb	r3, [r2, #10]
    1486:	f000 fdd5 	bl	2034 <STACK_SIZE+0x34>
						color = RED;
    148a:	2200      	movs	r2, #0
    148c:	4b64      	ldr	r3, [pc, #400]	; (1620 <main+0x3c0>)
    148e:	729a      	strb	r2, [r3, #10]
    1490:	f000 fdd0 	bl	2034 <STACK_SIZE+0x34>
				if (buttons_get(0)) // if button 0 pressed
    1494:	2000      	movs	r0, #0
    1496:	4b67      	ldr	r3, [pc, #412]	; (1634 <main+0x3d4>)
    1498:	4798      	blx	r3
    149a:	2800      	cmp	r0, #0
    149c:	d11a      	bne.n	14d4 <main+0x274>
				if (buttons_get(2))
    149e:	2002      	movs	r0, #2
    14a0:	4b64      	ldr	r3, [pc, #400]	; (1634 <main+0x3d4>)
    14a2:	4798      	blx	r3
    14a4:	2800      	cmp	r0, #0
    14a6:	d127      	bne.n	14f8 <main+0x298>
				if (buttons_get(3))
    14a8:	2003      	movs	r0, #3
    14aa:	4b62      	ldr	r3, [pc, #392]	; (1634 <main+0x3d4>)
    14ac:	4798      	blx	r3
    14ae:	2800      	cmp	r0, #0
    14b0:	d062      	beq.n	1578 <main+0x318>
					old_millis = millis;
    14b2:	4f5b      	ldr	r7, [pc, #364]	; (1620 <main+0x3c0>)
    14b4:	683c      	ldr	r4, [r7, #0]
					adc_reset();
    14b6:	4b57      	ldr	r3, [pc, #348]	; (1614 <main+0x3b4>)
    14b8:	4798      	blx	r3
					mode = 3; // go to mode 3
    14ba:	2303      	movs	r3, #3
    14bc:	713b      	strb	r3, [r7, #4]
					led_writeAll(0,0,0);
    14be:	2200      	movs	r2, #0
    14c0:	2100      	movs	r1, #0
    14c2:	2000      	movs	r0, #0
    14c4:	4b54      	ldr	r3, [pc, #336]	; (1618 <main+0x3b8>)
    14c6:	4798      	blx	r3
					spi_write();
    14c8:	4b54      	ldr	r3, [pc, #336]	; (161c <main+0x3bc>)
    14ca:	4798      	blx	r3
					counter_flagSet(0);
    14cc:	2000      	movs	r0, #0
    14ce:	4b56      	ldr	r3, [pc, #344]	; (1628 <main+0x3c8>)
    14d0:	4798      	blx	r3
    14d2:	e051      	b.n	1578 <main+0x318>
					old_millis = millis;
    14d4:	4f52      	ldr	r7, [pc, #328]	; (1620 <main+0x3c0>)
    14d6:	683c      	ldr	r4, [r7, #0]
					adc_reset();
    14d8:	4b4e      	ldr	r3, [pc, #312]	; (1614 <main+0x3b4>)
    14da:	4798      	blx	r3
					mode = 0; // go to mode 0
    14dc:	2300      	movs	r3, #0
    14de:	469a      	mov	sl, r3
    14e0:	713b      	strb	r3, [r7, #4]
					color = RED;
    14e2:	72bb      	strb	r3, [r7, #10]
					led_writeAll(0, 0, 0); // turn off LEDs
    14e4:	2200      	movs	r2, #0
    14e6:	2100      	movs	r1, #0
    14e8:	2000      	movs	r0, #0
    14ea:	4b4b      	ldr	r3, [pc, #300]	; (1618 <main+0x3b8>)
    14ec:	4798      	blx	r3
					spi_write();
    14ee:	4b4b      	ldr	r3, [pc, #300]	; (161c <main+0x3bc>)
    14f0:	4798      	blx	r3
					index_ = 0;
    14f2:	4653      	mov	r3, sl
    14f4:	80fb      	strh	r3, [r7, #6]
    14f6:	e7d2      	b.n	149e <main+0x23e>
					old_millis = millis;
    14f8:	4f49      	ldr	r7, [pc, #292]	; (1620 <main+0x3c0>)
    14fa:	683c      	ldr	r4, [r7, #0]
					adc_interruptSet();
    14fc:	4b4f      	ldr	r3, [pc, #316]	; (163c <main+0x3dc>)
    14fe:	4798      	blx	r3
					mode = 2; // go to mode 2
    1500:	2302      	movs	r3, #2
    1502:	713b      	strb	r3, [r7, #4]
					led_writeAll(0, 0, 0);
    1504:	2200      	movs	r2, #0
    1506:	2100      	movs	r1, #0
    1508:	2000      	movs	r0, #0
    150a:	4b43      	ldr	r3, [pc, #268]	; (1618 <main+0x3b8>)
    150c:	4798      	blx	r3
					spi_write();
    150e:	4b43      	ldr	r3, [pc, #268]	; (161c <main+0x3bc>)
    1510:	4798      	blx	r3
					counter_flagSet(0);
    1512:	2000      	movs	r0, #0
    1514:	4b44      	ldr	r3, [pc, #272]	; (1628 <main+0x3c8>)
    1516:	4798      	blx	r3
    1518:	e7c6      	b.n	14a8 <main+0x248>
					blue = fade_up[index_];
    151a:	4b41      	ldr	r3, [pc, #260]	; (1620 <main+0x3c0>)
    151c:	88db      	ldrh	r3, [r3, #6]
    151e:	005b      	lsls	r3, r3, #1
    1520:	4a47      	ldr	r2, [pc, #284]	; (1640 <main+0x3e0>)
    1522:	5a9b      	ldrh	r3, [r3, r2]
    1524:	9305      	str	r3, [sp, #20]
					next_blue = 0;
    1526:	2300      	movs	r3, #0
    1528:	9309      	str	r3, [sp, #36]	; 0x24
					next_red = 0;
    152a:	9308      	str	r3, [sp, #32]
					green = 0;
    152c:	9307      	str	r3, [sp, #28]
					red = 0;
    152e:	9306      	str	r3, [sp, #24]
				led_write(led, red, green, blue);
    1530:	4b41      	ldr	r3, [pc, #260]	; (1638 <main+0x3d8>)
    1532:	469b      	mov	fp, r3
    1534:	7818      	ldrb	r0, [r3, #0]
    1536:	9b05      	ldr	r3, [sp, #20]
    1538:	9a07      	ldr	r2, [sp, #28]
    153a:	9906      	ldr	r1, [sp, #24]
    153c:	4f43      	ldr	r7, [pc, #268]	; (164c <main+0x3ec>)
    153e:	47b8      	blx	r7
				led_write(next_led, next_red, next_green, next_blue);
    1540:	465b      	mov	r3, fp
    1542:	7858      	ldrb	r0, [r3, #1]
    1544:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1546:	2200      	movs	r2, #0
    1548:	9908      	ldr	r1, [sp, #32]
    154a:	47b8      	blx	r7
				spi_write(); // send spi write
    154c:	4b33      	ldr	r3, [pc, #204]	; (161c <main+0x3bc>)
    154e:	4798      	blx	r3
				index_ += step; // step thru table
    1550:	4b33      	ldr	r3, [pc, #204]	; (1620 <main+0x3c0>)
    1552:	88d8      	ldrh	r0, [r3, #6]
    1554:	4450      	add	r0, sl
    1556:	b280      	uxth	r0, r0
				if (index_ >= 360) // if table has been stepped through completely
    1558:	2368      	movs	r3, #104	; 0x68
    155a:	33ff      	adds	r3, #255	; 0xff
    155c:	4298      	cmp	r0, r3
    155e:	d900      	bls.n	1562 <main+0x302>
    1560:	e0cb      	b.n	16fa <main+0x49a>
				index_ += step; // step thru table
    1562:	4b2f      	ldr	r3, [pc, #188]	; (1620 <main+0x3c0>)
    1564:	80d8      	strh	r0, [r3, #6]
		while (mode == 1)
    1566:	4b2e      	ldr	r3, [pc, #184]	; (1620 <main+0x3c0>)
    1568:	791b      	ldrb	r3, [r3, #4]
    156a:	2b01      	cmp	r3, #1
    156c:	d000      	beq.n	1570 <main+0x310>
    156e:	e104      	b.n	177a <main+0x51a>
			if ((millis - old_millis) > 20)
    1570:	682b      	ldr	r3, [r5, #0]
    1572:	1b1b      	subs	r3, r3, r4
    1574:	2b14      	cmp	r3, #20
    1576:	d88d      	bhi.n	1494 <main+0x234>
			if (counter_flagGet()) // if flag set
    1578:	4b2a      	ldr	r3, [pc, #168]	; (1624 <main+0x3c4>)
    157a:	4798      	blx	r3
    157c:	2800      	cmp	r0, #0
    157e:	d0f2      	beq.n	1566 <main+0x306>
				counter_flagSet(0); // clear flag
    1580:	2000      	movs	r0, #0
    1582:	4b29      	ldr	r3, [pc, #164]	; (1628 <main+0x3c8>)
    1584:	4798      	blx	r3
				step = calculate_adc();
    1586:	4b29      	ldr	r3, [pc, #164]	; (162c <main+0x3cc>)
    1588:	4798      	blx	r3
    158a:	4682      	mov	sl, r0
				switch (state)
    158c:	4b24      	ldr	r3, [pc, #144]	; (1620 <main+0x3c0>)
    158e:	7a1a      	ldrb	r2, [r3, #8]
    1590:	2a07      	cmp	r2, #7
    1592:	d8cd      	bhi.n	1530 <main+0x2d0>
    1594:	0093      	lsls	r3, r2, #2
    1596:	4a2e      	ldr	r2, [pc, #184]	; (1650 <main+0x3f0>)
    1598:	58d3      	ldr	r3, [r2, r3]
    159a:	469f      	mov	pc, r3
					red = fade_up[index_];
    159c:	4b20      	ldr	r3, [pc, #128]	; (1620 <main+0x3c0>)
    159e:	88db      	ldrh	r3, [r3, #6]
    15a0:	005b      	lsls	r3, r3, #1
    15a2:	4a27      	ldr	r2, [pc, #156]	; (1640 <main+0x3e0>)
    15a4:	5a9b      	ldrh	r3, [r3, r2]
    15a6:	9306      	str	r3, [sp, #24]
					next_blue = 0;
    15a8:	2300      	movs	r3, #0
    15aa:	9309      	str	r3, [sp, #36]	; 0x24
					next_red = 0;
    15ac:	9308      	str	r3, [sp, #32]
					blue = 4095;
    15ae:	4b25      	ldr	r3, [pc, #148]	; (1644 <main+0x3e4>)
    15b0:	9305      	str	r3, [sp, #20]
					green = 0;
    15b2:	2300      	movs	r3, #0
    15b4:	9307      	str	r3, [sp, #28]
					break;
    15b6:	e7bb      	b.n	1530 <main+0x2d0>
					blue = fade_down[index_];
    15b8:	4b19      	ldr	r3, [pc, #100]	; (1620 <main+0x3c0>)
    15ba:	88da      	ldrh	r2, [r3, #6]
    15bc:	0052      	lsls	r2, r2, #1
    15be:	4b22      	ldr	r3, [pc, #136]	; (1648 <main+0x3e8>)
    15c0:	189b      	adds	r3, r3, r2
    15c2:	2250      	movs	r2, #80	; 0x50
    15c4:	5a9b      	ldrh	r3, [r3, r2]
    15c6:	9305      	str	r3, [sp, #20]
					next_blue = 0;
    15c8:	2300      	movs	r3, #0
    15ca:	9309      	str	r3, [sp, #36]	; 0x24
					next_red = 0;
    15cc:	9308      	str	r3, [sp, #32]
					green = 0;
    15ce:	9307      	str	r3, [sp, #28]
					red = 4095;
    15d0:	4b1c      	ldr	r3, [pc, #112]	; (1644 <main+0x3e4>)
    15d2:	9306      	str	r3, [sp, #24]
					break;
    15d4:	e7ac      	b.n	1530 <main+0x2d0>
    15d6:	46c0      	nop			; (mov r8, r8)
    15d8:	00000e0d 	.word	0x00000e0d
    15dc:	e000e010 	.word	0xe000e010
    15e0:	0000bb7f 	.word	0x0000bb7f
    15e4:	e000ed00 	.word	0xe000ed00
    15e8:	00001159 	.word	0x00001159
    15ec:	000022f9 	.word	0x000022f9
    15f0:	00000c25 	.word	0x00000c25
    15f4:	000020d1 	.word	0x000020d1
    15f8:	00000e1d 	.word	0x00000e1d
    15fc:	00000b6d 	.word	0x00000b6d
    1600:	00000269 	.word	0x00000269
    1604:	00000e79 	.word	0x00000e79
    1608:	00000181 	.word	0x00000181
    160c:	00002385 	.word	0x00002385
    1610:	00000bf5 	.word	0x00000bf5
    1614:	000003ad 	.word	0x000003ad
    1618:	000011cd 	.word	0x000011cd
    161c:	0000220d 	.word	0x0000220d
    1620:	200005a8 	.word	0x200005a8
    1624:	00000cc1 	.word	0x00000cc1
    1628:	00000ccd 	.word	0x00000ccd
    162c:	00001205 	.word	0x00001205
    1630:	00002d68 	.word	0x00002d68
    1634:	00000ba1 	.word	0x00000ba1
    1638:	20000004 	.word	0x20000004
    163c:	000003d1 	.word	0x000003d1
    1640:	00002db8 	.word	0x00002db8
    1644:	00000fff 	.word	0x00000fff
    1648:	00003038 	.word	0x00003038
    164c:	00001175 	.word	0x00001175
    1650:	00002d80 	.word	0x00002d80
					green = fade_up[index_];
    1654:	4bd4      	ldr	r3, [pc, #848]	; (19a8 <main+0x748>)
    1656:	88db      	ldrh	r3, [r3, #6]
    1658:	005b      	lsls	r3, r3, #1
    165a:	4ad4      	ldr	r2, [pc, #848]	; (19ac <main+0x74c>)
    165c:	5a9b      	ldrh	r3, [r3, r2]
    165e:	9307      	str	r3, [sp, #28]
					next_blue = 0;
    1660:	2300      	movs	r3, #0
    1662:	9309      	str	r3, [sp, #36]	; 0x24
					next_red = 0;
    1664:	9308      	str	r3, [sp, #32]
					blue = 0;
    1666:	9305      	str	r3, [sp, #20]
					red = 4095;
    1668:	4bd1      	ldr	r3, [pc, #836]	; (19b0 <main+0x750>)
    166a:	9306      	str	r3, [sp, #24]
					break;
    166c:	e760      	b.n	1530 <main+0x2d0>
					red = fade_down[index_];
    166e:	4bce      	ldr	r3, [pc, #824]	; (19a8 <main+0x748>)
    1670:	88da      	ldrh	r2, [r3, #6]
    1672:	0052      	lsls	r2, r2, #1
    1674:	4bcf      	ldr	r3, [pc, #828]	; (19b4 <main+0x754>)
    1676:	189b      	adds	r3, r3, r2
    1678:	2250      	movs	r2, #80	; 0x50
    167a:	5a9b      	ldrh	r3, [r3, r2]
    167c:	9306      	str	r3, [sp, #24]
					next_blue = 0;
    167e:	2300      	movs	r3, #0
    1680:	9309      	str	r3, [sp, #36]	; 0x24
					next_red = 0;
    1682:	9308      	str	r3, [sp, #32]
					blue = 0;
    1684:	9305      	str	r3, [sp, #20]
					green = 4095;
    1686:	4bca      	ldr	r3, [pc, #808]	; (19b0 <main+0x750>)
    1688:	9307      	str	r3, [sp, #28]
					break;
    168a:	e751      	b.n	1530 <main+0x2d0>
					blue = fade_up[index_];
    168c:	4bc6      	ldr	r3, [pc, #792]	; (19a8 <main+0x748>)
    168e:	88db      	ldrh	r3, [r3, #6]
    1690:	005b      	lsls	r3, r3, #1
    1692:	4ac6      	ldr	r2, [pc, #792]	; (19ac <main+0x74c>)
    1694:	5a9b      	ldrh	r3, [r3, r2]
    1696:	9305      	str	r3, [sp, #20]
					next_blue = 0;
    1698:	2300      	movs	r3, #0
    169a:	9309      	str	r3, [sp, #36]	; 0x24
					next_red = 0;
    169c:	9308      	str	r3, [sp, #32]
					green = 4095;
    169e:	4bc4      	ldr	r3, [pc, #784]	; (19b0 <main+0x750>)
    16a0:	9307      	str	r3, [sp, #28]
					red = 0;
    16a2:	2300      	movs	r3, #0
    16a4:	9306      	str	r3, [sp, #24]
					break;
    16a6:	e743      	b.n	1530 <main+0x2d0>
					green = fade_down[index_];
    16a8:	4bbf      	ldr	r3, [pc, #764]	; (19a8 <main+0x748>)
    16aa:	88db      	ldrh	r3, [r3, #6]
    16ac:	005b      	lsls	r3, r3, #1
    16ae:	4ac1      	ldr	r2, [pc, #772]	; (19b4 <main+0x754>)
    16b0:	18d2      	adds	r2, r2, r3
    16b2:	2150      	movs	r1, #80	; 0x50
    16b4:	5a52      	ldrh	r2, [r2, r1]
    16b6:	9207      	str	r2, [sp, #28]
					next_blue = fade_up[index_];
    16b8:	4abc      	ldr	r2, [pc, #752]	; (19ac <main+0x74c>)
    16ba:	5a9b      	ldrh	r3, [r3, r2]
    16bc:	9309      	str	r3, [sp, #36]	; 0x24
					next_red = 0;
    16be:	2300      	movs	r3, #0
    16c0:	9308      	str	r3, [sp, #32]
					blue = 4095;
    16c2:	4bbb      	ldr	r3, [pc, #748]	; (19b0 <main+0x750>)
    16c4:	9305      	str	r3, [sp, #20]
					red = 0;
    16c6:	2300      	movs	r3, #0
    16c8:	9306      	str	r3, [sp, #24]
					break;
    16ca:	e731      	b.n	1530 <main+0x2d0>
					blue = fade_down[index_];
    16cc:	4bb6      	ldr	r3, [pc, #728]	; (19a8 <main+0x748>)
    16ce:	88db      	ldrh	r3, [r3, #6]
    16d0:	0059      	lsls	r1, r3, #1
    16d2:	4ab8      	ldr	r2, [pc, #736]	; (19b4 <main+0x754>)
    16d4:	1852      	adds	r2, r2, r1
    16d6:	2150      	movs	r1, #80	; 0x50
    16d8:	5a52      	ldrh	r2, [r2, r1]
    16da:	9205      	str	r2, [sp, #20]
					if (blue == 1) // normalize blue at high step size
    16dc:	2a01      	cmp	r2, #1
    16de:	d009      	beq.n	16f4 <main+0x494>
					next_red = fade_up[index_];
    16e0:	005b      	lsls	r3, r3, #1
    16e2:	4ab2      	ldr	r2, [pc, #712]	; (19ac <main+0x74c>)
    16e4:	5a9b      	ldrh	r3, [r3, r2]
    16e6:	9308      	str	r3, [sp, #32]
					next_blue = 4095;
    16e8:	4bb1      	ldr	r3, [pc, #708]	; (19b0 <main+0x750>)
    16ea:	9309      	str	r3, [sp, #36]	; 0x24
					green = 0;
    16ec:	2300      	movs	r3, #0
    16ee:	9307      	str	r3, [sp, #28]
					red = 0;
    16f0:	9306      	str	r3, [sp, #24]
					break;
    16f2:	e71d      	b.n	1530 <main+0x2d0>
						blue = 0;
    16f4:	2200      	movs	r2, #0
    16f6:	9205      	str	r2, [sp, #20]
    16f8:	e7f2      	b.n	16e0 <main+0x480>
					index_ = 0; // reset index
    16fa:	4bab      	ldr	r3, [pc, #684]	; (19a8 <main+0x748>)
    16fc:	2200      	movs	r2, #0
    16fe:	80da      	strh	r2, [r3, #6]
					state += 1; // increment color state
    1700:	7a1b      	ldrb	r3, [r3, #8]
    1702:	3301      	adds	r3, #1
    1704:	b2db      	uxtb	r3, r3
					if (state > 7) // at end of state machine
    1706:	2b07      	cmp	r3, #7
    1708:	d802      	bhi.n	1710 <main+0x4b0>
					state += 1; // increment color state
    170a:	4aa7      	ldr	r2, [pc, #668]	; (19a8 <main+0x748>)
    170c:	7213      	strb	r3, [r2, #8]
    170e:	e72a      	b.n	1566 <main+0x306>
						state = 2; // go to state 2 (first 2 states covered in case 6 and 7 for next led)
    1710:	4ba5      	ldr	r3, [pc, #660]	; (19a8 <main+0x748>)
    1712:	2202      	movs	r2, #2
    1714:	721a      	strb	r2, [r3, #8]
						switch (led_state) // to get LEDs in figure-eight pattern
    1716:	7a58      	ldrb	r0, [r3, #9]
    1718:	2805      	cmp	r0, #5
    171a:	d808      	bhi.n	172e <main+0x4ce>
    171c:	0083      	lsls	r3, r0, #2
    171e:	4aa6      	ldr	r2, [pc, #664]	; (19b8 <main+0x758>)
    1720:	58d3      	ldr	r3, [r2, r3]
    1722:	469f      	mov	pc, r3
							led = 2;
    1724:	4ba5      	ldr	r3, [pc, #660]	; (19bc <main+0x75c>)
    1726:	2202      	movs	r2, #2
    1728:	701a      	strb	r2, [r3, #0]
							next_led = 5;
    172a:	3203      	adds	r2, #3
    172c:	705a      	strb	r2, [r3, #1]
						led_state++;
    172e:	3001      	adds	r0, #1
						led_state %= 6;
    1730:	b2c0      	uxtb	r0, r0
    1732:	2106      	movs	r1, #6
    1734:	4ba2      	ldr	r3, [pc, #648]	; (19c0 <main+0x760>)
    1736:	4798      	blx	r3
    1738:	4b9b      	ldr	r3, [pc, #620]	; (19a8 <main+0x748>)
    173a:	7259      	strb	r1, [r3, #9]
    173c:	e713      	b.n	1566 <main+0x306>
							led = 5;
    173e:	4b9f      	ldr	r3, [pc, #636]	; (19bc <main+0x75c>)
    1740:	2205      	movs	r2, #5
    1742:	701a      	strb	r2, [r3, #0]
							next_led = 4;
    1744:	3a01      	subs	r2, #1
    1746:	705a      	strb	r2, [r3, #1]
							break;
    1748:	e7f1      	b.n	172e <main+0x4ce>
							led = 4;
    174a:	4b9c      	ldr	r3, [pc, #624]	; (19bc <main+0x75c>)
    174c:	2204      	movs	r2, #4
    174e:	701a      	strb	r2, [r3, #0]
							next_led = 3;
    1750:	3a01      	subs	r2, #1
    1752:	705a      	strb	r2, [r3, #1]
							break;
    1754:	e7eb      	b.n	172e <main+0x4ce>
							led = 3;
    1756:	4b99      	ldr	r3, [pc, #612]	; (19bc <main+0x75c>)
    1758:	2203      	movs	r2, #3
    175a:	701a      	strb	r2, [r3, #0]
							next_led = 5;
    175c:	3202      	adds	r2, #2
    175e:	705a      	strb	r2, [r3, #1]
							break;
    1760:	e7e5      	b.n	172e <main+0x4ce>
							led = 5;
    1762:	4b96      	ldr	r3, [pc, #600]	; (19bc <main+0x75c>)
    1764:	2205      	movs	r2, #5
    1766:	701a      	strb	r2, [r3, #0]
							next_led = 1;
    1768:	3a04      	subs	r2, #4
    176a:	705a      	strb	r2, [r3, #1]
							break;
    176c:	e7df      	b.n	172e <main+0x4ce>
							led = 1;
    176e:	4b93      	ldr	r3, [pc, #588]	; (19bc <main+0x75c>)
    1770:	2201      	movs	r2, #1
    1772:	701a      	strb	r2, [r3, #0]
							next_led = 2;
    1774:	3201      	adds	r2, #1
    1776:	705a      	strb	r2, [r3, #1]
							break;
    1778:	e7d9      	b.n	172e <main+0x4ce>
		while (mode == 2)
    177a:	4f8b      	ldr	r7, [pc, #556]	; (19a8 <main+0x748>)
    177c:	960b      	str	r6, [sp, #44]	; 0x2c
    177e:	e1d3      	b.n	1b28 <main+0x8c8>
				if (buttons_get(0)) // if button 0 pressed
    1780:	2000      	movs	r0, #0
    1782:	4b90      	ldr	r3, [pc, #576]	; (19c4 <main+0x764>)
    1784:	4798      	blx	r3
    1786:	2800      	cmp	r0, #0
    1788:	d11b      	bne.n	17c2 <main+0x562>
				if (buttons_get(1)) // if button 1 pressed
    178a:	2001      	movs	r0, #1
    178c:	4b8d      	ldr	r3, [pc, #564]	; (19c4 <main+0x764>)
    178e:	4798      	blx	r3
    1790:	2800      	cmp	r0, #0
    1792:	d128      	bne.n	17e6 <main+0x586>
				if (buttons_get(3))
    1794:	2003      	movs	r0, #3
    1796:	4b8b      	ldr	r3, [pc, #556]	; (19c4 <main+0x764>)
    1798:	4798      	blx	r3
    179a:	2800      	cmp	r0, #0
    179c:	d100      	bne.n	17a0 <main+0x540>
    179e:	e1cc      	b.n	1b3a <main+0x8da>
					old_millis = millis;
    17a0:	4d81      	ldr	r5, [pc, #516]	; (19a8 <main+0x748>)
    17a2:	682c      	ldr	r4, [r5, #0]
					adc_reset();
    17a4:	4b88      	ldr	r3, [pc, #544]	; (19c8 <main+0x768>)
    17a6:	4798      	blx	r3
					mode = 3; // go to mode 3
    17a8:	2303      	movs	r3, #3
    17aa:	712b      	strb	r3, [r5, #4]
					led_writeAll(0,0,0);
    17ac:	2200      	movs	r2, #0
    17ae:	2100      	movs	r1, #0
    17b0:	2000      	movs	r0, #0
    17b2:	4b86      	ldr	r3, [pc, #536]	; (19cc <main+0x76c>)
    17b4:	4798      	blx	r3
					spi_write();
    17b6:	4b86      	ldr	r3, [pc, #536]	; (19d0 <main+0x770>)
    17b8:	4798      	blx	r3
					counter_flagSet(0);
    17ba:	2000      	movs	r0, #0
    17bc:	4b85      	ldr	r3, [pc, #532]	; (19d4 <main+0x774>)
    17be:	4798      	blx	r3
    17c0:	e1bb      	b.n	1b3a <main+0x8da>
					old_millis = millis;
    17c2:	4d79      	ldr	r5, [pc, #484]	; (19a8 <main+0x748>)
    17c4:	682c      	ldr	r4, [r5, #0]
					adc_reset();
    17c6:	4b80      	ldr	r3, [pc, #512]	; (19c8 <main+0x768>)
    17c8:	4798      	blx	r3
					mode = 0; // go to mode 0
    17ca:	2300      	movs	r3, #0
    17cc:	469a      	mov	sl, r3
    17ce:	712b      	strb	r3, [r5, #4]
					color = RED;
    17d0:	72ab      	strb	r3, [r5, #10]
					led_writeAll(0, 0, 0); // turn off LEDs
    17d2:	2200      	movs	r2, #0
    17d4:	2100      	movs	r1, #0
    17d6:	2000      	movs	r0, #0
    17d8:	4b7c      	ldr	r3, [pc, #496]	; (19cc <main+0x76c>)
    17da:	4798      	blx	r3
					spi_write();
    17dc:	4b7c      	ldr	r3, [pc, #496]	; (19d0 <main+0x770>)
    17de:	4798      	blx	r3
					index_ = 0;
    17e0:	4653      	mov	r3, sl
    17e2:	80eb      	strh	r3, [r5, #6]
    17e4:	e7d1      	b.n	178a <main+0x52a>
					old_millis = millis;
    17e6:	4d70      	ldr	r5, [pc, #448]	; (19a8 <main+0x748>)
    17e8:	682c      	ldr	r4, [r5, #0]
					adc_reset();
    17ea:	4b77      	ldr	r3, [pc, #476]	; (19c8 <main+0x768>)
    17ec:	4798      	blx	r3
					mode = 1; // go to mode 1
    17ee:	2301      	movs	r3, #1
    17f0:	469a      	mov	sl, r3
    17f2:	712b      	strb	r3, [r5, #4]
					led_writeAll(0, 0, 0); // turn off LEDs
    17f4:	2200      	movs	r2, #0
    17f6:	2100      	movs	r1, #0
    17f8:	2000      	movs	r0, #0
    17fa:	4b74      	ldr	r3, [pc, #464]	; (19cc <main+0x76c>)
    17fc:	4798      	blx	r3
					spi_write();
    17fe:	4b74      	ldr	r3, [pc, #464]	; (19d0 <main+0x770>)
    1800:	4798      	blx	r3
					counter_flagSet(0); // make sure flag is cleared before next spi write
    1802:	2000      	movs	r0, #0
    1804:	4b73      	ldr	r3, [pc, #460]	; (19d4 <main+0x774>)
    1806:	4798      	blx	r3
					index_ = 0;
    1808:	2300      	movs	r3, #0
    180a:	80eb      	strh	r3, [r5, #6]
					state = 0;
    180c:	722b      	strb	r3, [r5, #8]
					led = 1;
    180e:	4b6b      	ldr	r3, [pc, #428]	; (19bc <main+0x75c>)
    1810:	4652      	mov	r2, sl
    1812:	701a      	strb	r2, [r3, #0]
					next_led = 2;
    1814:	2202      	movs	r2, #2
    1816:	705a      	strb	r2, [r3, #1]
					led_state = 0;
    1818:	2300      	movs	r3, #0
    181a:	726b      	strb	r3, [r5, #9]
    181c:	e7ba      	b.n	1794 <main+0x534>
				else if (abs(adc_get_X()) < 820) // blue to red
    181e:	4b6e      	ldr	r3, [pc, #440]	; (19d8 <main+0x778>)
    1820:	4798      	blx	r3
    1822:	17c3      	asrs	r3, r0, #31
    1824:	18c0      	adds	r0, r0, r3
    1826:	4058      	eors	r0, r3
    1828:	4b6c      	ldr	r3, [pc, #432]	; (19dc <main+0x77c>)
    182a:	4298      	cmp	r0, r3
    182c:	dc1a      	bgt.n	1864 <main+0x604>
					x_red = xy_fade_up[abs(adc_get_X()) - 410]; // fade red up
    182e:	4d6a      	ldr	r5, [pc, #424]	; (19d8 <main+0x778>)
    1830:	47a8      	blx	r5
    1832:	17c3      	asrs	r3, r0, #31
    1834:	18c0      	adds	r0, r0, r3
    1836:	4058      	eors	r0, r3
    1838:	389b      	subs	r0, #155	; 0x9b
    183a:	38ff      	subs	r0, #255	; 0xff
    183c:	0040      	lsls	r0, r0, #1
    183e:	4b68      	ldr	r3, [pc, #416]	; (19e0 <main+0x780>)
    1840:	1818      	adds	r0, r3, r0
    1842:	8c03      	ldrh	r3, [r0, #32]
    1844:	001e      	movs	r6, r3
					x_blue = xy_fade_down[abs(adc_get_X()) - 410]; // fade blue down
    1846:	47a8      	blx	r5
    1848:	17c3      	asrs	r3, r0, #31
    184a:	18c0      	adds	r0, r0, r3
    184c:	4058      	eors	r0, r3
    184e:	389b      	subs	r0, #155	; 0x9b
    1850:	38ff      	subs	r0, #255	; 0xff
    1852:	0040      	lsls	r0, r0, #1
    1854:	4b63      	ldr	r3, [pc, #396]	; (19e4 <main+0x784>)
    1856:	1818      	adds	r0, r3, r0
    1858:	2354      	movs	r3, #84	; 0x54
    185a:	5ac3      	ldrh	r3, [r0, r3]
    185c:	469b      	mov	fp, r3
					x_green = 0;
    185e:	2300      	movs	r3, #0
    1860:	930a      	str	r3, [sp, #40]	; 0x28
    1862:	e18d      	b.n	1b80 <main+0x920>
				else if (abs(adc_get_X()) < 1230) // red to green
    1864:	4b5c      	ldr	r3, [pc, #368]	; (19d8 <main+0x778>)
    1866:	4798      	blx	r3
    1868:	17c3      	asrs	r3, r0, #31
    186a:	18c0      	adds	r0, r0, r3
    186c:	4058      	eors	r0, r3
    186e:	4b5e      	ldr	r3, [pc, #376]	; (19e8 <main+0x788>)
    1870:	4298      	cmp	r0, r3
    1872:	dc1c      	bgt.n	18ae <main+0x64e>
					x_green = xy_fade_up[abs(adc_get_X()) - 820]; // fade green up
    1874:	4d58      	ldr	r5, [pc, #352]	; (19d8 <main+0x778>)
    1876:	47a8      	blx	r5
    1878:	17c3      	asrs	r3, r0, #31
    187a:	18c0      	adds	r0, r0, r3
    187c:	4058      	eors	r0, r3
    187e:	4b5b      	ldr	r3, [pc, #364]	; (19ec <main+0x78c>)
    1880:	469c      	mov	ip, r3
    1882:	4460      	add	r0, ip
    1884:	0040      	lsls	r0, r0, #1
    1886:	4b56      	ldr	r3, [pc, #344]	; (19e0 <main+0x780>)
    1888:	1818      	adds	r0, r3, r0
    188a:	8c03      	ldrh	r3, [r0, #32]
    188c:	930a      	str	r3, [sp, #40]	; 0x28
					x_red = xy_fade_down[abs(adc_get_X()) - 820]; // fade red down
    188e:	47a8      	blx	r5
    1890:	17c3      	asrs	r3, r0, #31
    1892:	18c0      	adds	r0, r0, r3
    1894:	4058      	eors	r0, r3
    1896:	4b55      	ldr	r3, [pc, #340]	; (19ec <main+0x78c>)
    1898:	469c      	mov	ip, r3
    189a:	4460      	add	r0, ip
    189c:	0040      	lsls	r0, r0, #1
    189e:	4b51      	ldr	r3, [pc, #324]	; (19e4 <main+0x784>)
    18a0:	1818      	adds	r0, r3, r0
    18a2:	2354      	movs	r3, #84	; 0x54
    18a4:	5ac3      	ldrh	r3, [r0, r3]
    18a6:	001e      	movs	r6, r3
					x_blue = 0;
    18a8:	2300      	movs	r3, #0
    18aa:	469b      	mov	fp, r3
    18ac:	e168      	b.n	1b80 <main+0x920>
				else if (abs(adc_get_X()) < 1640) // green to cyan
    18ae:	4b4a      	ldr	r3, [pc, #296]	; (19d8 <main+0x778>)
    18b0:	4798      	blx	r3
    18b2:	17c3      	asrs	r3, r0, #31
    18b4:	18c0      	adds	r0, r0, r3
    18b6:	4058      	eors	r0, r3
    18b8:	4b4d      	ldr	r3, [pc, #308]	; (19f0 <main+0x790>)
    18ba:	4298      	cmp	r0, r3
    18bc:	dc1b      	bgt.n	18f6 <main+0x696>
					x_green = xy_fade_up[abs(adc_get_X()) - 1230]; // fade green up
    18be:	4b46      	ldr	r3, [pc, #280]	; (19d8 <main+0x778>)
    18c0:	469a      	mov	sl, r3
    18c2:	4798      	blx	r3
    18c4:	4d46      	ldr	r5, [pc, #280]	; (19e0 <main+0x780>)
    18c6:	17c2      	asrs	r2, r0, #31
    18c8:	1883      	adds	r3, r0, r2
    18ca:	4053      	eors	r3, r2
    18cc:	4a49      	ldr	r2, [pc, #292]	; (19f4 <main+0x794>)
    18ce:	4694      	mov	ip, r2
    18d0:	4463      	add	r3, ip
    18d2:	005b      	lsls	r3, r3, #1
    18d4:	18eb      	adds	r3, r5, r3
    18d6:	8c1b      	ldrh	r3, [r3, #32]
    18d8:	930a      	str	r3, [sp, #40]	; 0x28
					x_blue = xy_fade_up[abs(adc_get_X()) - 1230]; // fade blue up
    18da:	47d0      	blx	sl
    18dc:	17c2      	asrs	r2, r0, #31
    18de:	1883      	adds	r3, r0, r2
    18e0:	4053      	eors	r3, r2
    18e2:	4a44      	ldr	r2, [pc, #272]	; (19f4 <main+0x794>)
    18e4:	4694      	mov	ip, r2
    18e6:	4463      	add	r3, ip
    18e8:	005b      	lsls	r3, r3, #1
    18ea:	18ed      	adds	r5, r5, r3
    18ec:	8c2b      	ldrh	r3, [r5, #32]
    18ee:	469b      	mov	fp, r3
					x_red = 0;
    18f0:	2300      	movs	r3, #0
    18f2:	001e      	movs	r6, r3
    18f4:	e144      	b.n	1b80 <main+0x920>
					x_red = xy_fade_up[abs(adc_get_X()) - 1640]; // fade red up
    18f6:	4b38      	ldr	r3, [pc, #224]	; (19d8 <main+0x778>)
    18f8:	4798      	blx	r3
    18fa:	17c2      	asrs	r2, r0, #31
    18fc:	1883      	adds	r3, r0, r2
    18fe:	4053      	eors	r3, r2
    1900:	4a3d      	ldr	r2, [pc, #244]	; (19f8 <main+0x798>)
    1902:	4694      	mov	ip, r2
    1904:	4463      	add	r3, ip
    1906:	005b      	lsls	r3, r3, #1
    1908:	4a35      	ldr	r2, [pc, #212]	; (19e0 <main+0x780>)
    190a:	18d3      	adds	r3, r2, r3
    190c:	8c1b      	ldrh	r3, [r3, #32]
    190e:	001e      	movs	r6, r3
					x_blue = 4095; // max blue
    1910:	4b27      	ldr	r3, [pc, #156]	; (19b0 <main+0x750>)
    1912:	469b      	mov	fp, r3
					x_green = 4095; // max green
    1914:	930a      	str	r3, [sp, #40]	; 0x28
    1916:	e133      	b.n	1b80 <main+0x920>
				else if (abs(adc_get_Y()) < 820) // blue to red
    1918:	4b38      	ldr	r3, [pc, #224]	; (19fc <main+0x79c>)
    191a:	4798      	blx	r3
    191c:	17c3      	asrs	r3, r0, #31
    191e:	18c0      	adds	r0, r0, r3
    1920:	4058      	eors	r0, r3
    1922:	4b2e      	ldr	r3, [pc, #184]	; (19dc <main+0x77c>)
    1924:	4298      	cmp	r0, r3
    1926:	dc1a      	bgt.n	195e <main+0x6fe>
					y_red = xy_fade_up[abs(adc_get_Y()) - 410]; // fade red up
    1928:	4d34      	ldr	r5, [pc, #208]	; (19fc <main+0x79c>)
    192a:	47a8      	blx	r5
    192c:	17c3      	asrs	r3, r0, #31
    192e:	18c0      	adds	r0, r0, r3
    1930:	4058      	eors	r0, r3
    1932:	389b      	subs	r0, #155	; 0x9b
    1934:	38ff      	subs	r0, #255	; 0xff
    1936:	0040      	lsls	r0, r0, #1
    1938:	4b29      	ldr	r3, [pc, #164]	; (19e0 <main+0x780>)
    193a:	1818      	adds	r0, r3, r0
    193c:	8c03      	ldrh	r3, [r0, #32]
    193e:	9302      	str	r3, [sp, #8]
					y_blue = xy_fade_down[abs(adc_get_Y()) - 410]; // fade blue down
    1940:	47a8      	blx	r5
    1942:	17c3      	asrs	r3, r0, #31
    1944:	18c0      	adds	r0, r0, r3
    1946:	4058      	eors	r0, r3
    1948:	389b      	subs	r0, #155	; 0x9b
    194a:	38ff      	subs	r0, #255	; 0xff
    194c:	0040      	lsls	r0, r0, #1
    194e:	4b25      	ldr	r3, [pc, #148]	; (19e4 <main+0x784>)
    1950:	1818      	adds	r0, r3, r0
    1952:	2354      	movs	r3, #84	; 0x54
    1954:	5ac3      	ldrh	r3, [r0, r3]
    1956:	469a      	mov	sl, r3
					y_green = 0;
    1958:	2300      	movs	r3, #0
    195a:	9303      	str	r3, [sp, #12]
    195c:	e127      	b.n	1bae <main+0x94e>
				else if (abs(adc_get_Y()) < 1230) // red to green
    195e:	4b27      	ldr	r3, [pc, #156]	; (19fc <main+0x79c>)
    1960:	4798      	blx	r3
    1962:	17c3      	asrs	r3, r0, #31
    1964:	18c0      	adds	r0, r0, r3
    1966:	4058      	eors	r0, r3
    1968:	4b1f      	ldr	r3, [pc, #124]	; (19e8 <main+0x788>)
    196a:	4298      	cmp	r0, r3
    196c:	dc48      	bgt.n	1a00 <main+0x7a0>
					y_green = xy_fade_up[abs(adc_get_Y()) - 820]; // fade green up
    196e:	4d23      	ldr	r5, [pc, #140]	; (19fc <main+0x79c>)
    1970:	47a8      	blx	r5
    1972:	17c3      	asrs	r3, r0, #31
    1974:	18c0      	adds	r0, r0, r3
    1976:	4058      	eors	r0, r3
    1978:	4b1c      	ldr	r3, [pc, #112]	; (19ec <main+0x78c>)
    197a:	469c      	mov	ip, r3
    197c:	4460      	add	r0, ip
    197e:	0040      	lsls	r0, r0, #1
    1980:	4b17      	ldr	r3, [pc, #92]	; (19e0 <main+0x780>)
    1982:	1818      	adds	r0, r3, r0
    1984:	8c03      	ldrh	r3, [r0, #32]
    1986:	9303      	str	r3, [sp, #12]
					y_red = xy_fade_down[abs(adc_get_Y()) - 820]; // fade red down
    1988:	47a8      	blx	r5
    198a:	17c3      	asrs	r3, r0, #31
    198c:	18c0      	adds	r0, r0, r3
    198e:	4058      	eors	r0, r3
    1990:	4b16      	ldr	r3, [pc, #88]	; (19ec <main+0x78c>)
    1992:	469c      	mov	ip, r3
    1994:	4460      	add	r0, ip
    1996:	0040      	lsls	r0, r0, #1
    1998:	4b12      	ldr	r3, [pc, #72]	; (19e4 <main+0x784>)
    199a:	1818      	adds	r0, r3, r0
    199c:	2354      	movs	r3, #84	; 0x54
    199e:	5ac3      	ldrh	r3, [r0, r3]
    19a0:	9302      	str	r3, [sp, #8]
					y_blue = 0;
    19a2:	2300      	movs	r3, #0
    19a4:	469a      	mov	sl, r3
    19a6:	e102      	b.n	1bae <main+0x94e>
    19a8:	200005a8 	.word	0x200005a8
    19ac:	00002db8 	.word	0x00002db8
    19b0:	00000fff 	.word	0x00000fff
    19b4:	00003038 	.word	0x00003038
    19b8:	00002da0 	.word	0x00002da0
    19bc:	20000004 	.word	0x20000004
    19c0:	000024a1 	.word	0x000024a1
    19c4:	00000ba1 	.word	0x00000ba1
    19c8:	000003ad 	.word	0x000003ad
    19cc:	000011cd 	.word	0x000011cd
    19d0:	0000220d 	.word	0x0000220d
    19d4:	00000ccd 	.word	0x00000ccd
    19d8:	00000395 	.word	0x00000395
    19dc:	00000333 	.word	0x00000333
    19e0:	00003338 	.word	0x00003338
    19e4:	00003638 	.word	0x00003638
    19e8:	000004cd 	.word	0x000004cd
    19ec:	fffffccc 	.word	0xfffffccc
    19f0:	00000667 	.word	0x00000667
    19f4:	fffffb32 	.word	0xfffffb32
    19f8:	fffff998 	.word	0xfffff998
    19fc:	0000037d 	.word	0x0000037d
				else if (abs(adc_get_Y()) < 1640) // green to cyan
    1a00:	4bda      	ldr	r3, [pc, #872]	; (1d6c <main+0xb0c>)
    1a02:	4798      	blx	r3
    1a04:	17c3      	asrs	r3, r0, #31
    1a06:	18c0      	adds	r0, r0, r3
    1a08:	4058      	eors	r0, r3
    1a0a:	4bd9      	ldr	r3, [pc, #868]	; (1d70 <main+0xb10>)
    1a0c:	4298      	cmp	r0, r3
    1a0e:	dc1b      	bgt.n	1a48 <main+0x7e8>
					y_green = xy_fade_up[abs(adc_get_Y()) - 1230]; // fade green up
    1a10:	4bd6      	ldr	r3, [pc, #856]	; (1d6c <main+0xb0c>)
    1a12:	469a      	mov	sl, r3
    1a14:	4798      	blx	r3
    1a16:	4dd7      	ldr	r5, [pc, #860]	; (1d74 <main+0xb14>)
    1a18:	17c2      	asrs	r2, r0, #31
    1a1a:	1883      	adds	r3, r0, r2
    1a1c:	4053      	eors	r3, r2
    1a1e:	4ad6      	ldr	r2, [pc, #856]	; (1d78 <main+0xb18>)
    1a20:	4694      	mov	ip, r2
    1a22:	4463      	add	r3, ip
    1a24:	005b      	lsls	r3, r3, #1
    1a26:	18eb      	adds	r3, r5, r3
    1a28:	8c1b      	ldrh	r3, [r3, #32]
    1a2a:	9303      	str	r3, [sp, #12]
					y_blue = xy_fade_up[abs(adc_get_Y()) - 1230]; // fade blue up
    1a2c:	47d0      	blx	sl
    1a2e:	17c2      	asrs	r2, r0, #31
    1a30:	1883      	adds	r3, r0, r2
    1a32:	4053      	eors	r3, r2
    1a34:	4ad0      	ldr	r2, [pc, #832]	; (1d78 <main+0xb18>)
    1a36:	4694      	mov	ip, r2
    1a38:	4463      	add	r3, ip
    1a3a:	005b      	lsls	r3, r3, #1
    1a3c:	18ed      	adds	r5, r5, r3
    1a3e:	8c2b      	ldrh	r3, [r5, #32]
    1a40:	469a      	mov	sl, r3
					y_red = 0;
    1a42:	2300      	movs	r3, #0
    1a44:	9302      	str	r3, [sp, #8]
    1a46:	e0b2      	b.n	1bae <main+0x94e>
					y_red = xy_fade_up[abs(adc_get_Y()) - 1640]; // fade red up
    1a48:	4bc8      	ldr	r3, [pc, #800]	; (1d6c <main+0xb0c>)
    1a4a:	4798      	blx	r3
    1a4c:	17c2      	asrs	r2, r0, #31
    1a4e:	1883      	adds	r3, r0, r2
    1a50:	4053      	eors	r3, r2
    1a52:	4aca      	ldr	r2, [pc, #808]	; (1d7c <main+0xb1c>)
    1a54:	4694      	mov	ip, r2
    1a56:	4463      	add	r3, ip
    1a58:	005b      	lsls	r3, r3, #1
    1a5a:	4ac6      	ldr	r2, [pc, #792]	; (1d74 <main+0xb14>)
    1a5c:	18d3      	adds	r3, r2, r3
    1a5e:	8c1b      	ldrh	r3, [r3, #32]
    1a60:	9302      	str	r3, [sp, #8]
					y_blue = 4095; // max blue
    1a62:	4bc7      	ldr	r3, [pc, #796]	; (1d80 <main+0xb20>)
    1a64:	469a      	mov	sl, r3
					y_green = 4095; // max green
    1a66:	9303      	str	r3, [sp, #12]
    1a68:	e0a1      	b.n	1bae <main+0x94e>
				uint16_t high_val = (abs(adc_get_X()) > abs(adc_get_Y()))? abs(adc_get_X()) : abs(adc_get_Y()); // get higher value between x and y
    1a6a:	4bc0      	ldr	r3, [pc, #768]	; (1d6c <main+0xb0c>)
    1a6c:	4798      	blx	r3
    1a6e:	17c3      	asrs	r3, r0, #31
    1a70:	18c0      	adds	r0, r0, r3
    1a72:	4058      	eors	r0, r3
    1a74:	b280      	uxth	r0, r0
    1a76:	e0ae      	b.n	1bd6 <main+0x976>
				else if (high_val <= 820) // cyan to green
    1a78:	23cd      	movs	r3, #205	; 0xcd
    1a7a:	009b      	lsls	r3, r3, #2
    1a7c:	4298      	cmp	r0, r3
    1a7e:	d808      	bhi.n	1a92 <main+0x832>
					middle_green = xy_fade_up[820 - high_val]; // fade green up
    1a80:	1a18      	subs	r0, r3, r0
    1a82:	0040      	lsls	r0, r0, #1
    1a84:	4bbb      	ldr	r3, [pc, #748]	; (1d74 <main+0xb14>)
    1a86:	1818      	adds	r0, r3, r0
    1a88:	8c03      	ldrh	r3, [r0, #32]
    1a8a:	9300      	str	r3, [sp, #0]
					middle_blue = xy_fade_up[820 - high_val]; // fade blue up
    1a8c:	9301      	str	r3, [sp, #4]
					middle_red = 0;
    1a8e:	2500      	movs	r5, #0
    1a90:	e0ae      	b.n	1bf0 <main+0x990>
				else if (high_val <= 1230) // green to red
    1a92:	4bbc      	ldr	r3, [pc, #752]	; (1d84 <main+0xb24>)
    1a94:	4298      	cmp	r0, r3
    1a96:	d80c      	bhi.n	1ab2 <main+0x852>
					middle_green = xy_fade_up[1230 - high_val]; // fade green up
    1a98:	1a18      	subs	r0, r3, r0
    1a9a:	0040      	lsls	r0, r0, #1
    1a9c:	4bb5      	ldr	r3, [pc, #724]	; (1d74 <main+0xb14>)
    1a9e:	181b      	adds	r3, r3, r0
    1aa0:	8c1b      	ldrh	r3, [r3, #32]
    1aa2:	9300      	str	r3, [sp, #0]
					middle_red = xy_fade_down[1230 - high_val]; // fade red down
    1aa4:	4bb8      	ldr	r3, [pc, #736]	; (1d88 <main+0xb28>)
    1aa6:	1818      	adds	r0, r3, r0
    1aa8:	2354      	movs	r3, #84	; 0x54
    1aaa:	5ac5      	ldrh	r5, [r0, r3]
					middle_blue = 0;
    1aac:	2300      	movs	r3, #0
    1aae:	9301      	str	r3, [sp, #4]
    1ab0:	e09e      	b.n	1bf0 <main+0x990>
				else if (high_val <= 1640) // red to blue
    1ab2:	23cd      	movs	r3, #205	; 0xcd
    1ab4:	00db      	lsls	r3, r3, #3
    1ab6:	4298      	cmp	r0, r3
    1ab8:	d80c      	bhi.n	1ad4 <main+0x874>
					middle_red = xy_fade_up[1640 - high_val];
    1aba:	1a18      	subs	r0, r3, r0
    1abc:	0040      	lsls	r0, r0, #1
    1abe:	4bad      	ldr	r3, [pc, #692]	; (1d74 <main+0xb14>)
    1ac0:	181b      	adds	r3, r3, r0
    1ac2:	8c1d      	ldrh	r5, [r3, #32]
					middle_blue = xy_fade_down[1640 - high_val];
    1ac4:	4bb0      	ldr	r3, [pc, #704]	; (1d88 <main+0xb28>)
    1ac6:	1818      	adds	r0, r3, r0
    1ac8:	2354      	movs	r3, #84	; 0x54
    1aca:	5ac3      	ldrh	r3, [r0, r3]
    1acc:	9301      	str	r3, [sp, #4]
					middle_green = 0;
    1ace:	2300      	movs	r3, #0
    1ad0:	9300      	str	r3, [sp, #0]
    1ad2:	e08d      	b.n	1bf0 <main+0x990>
					middle_blue = xy_fade_up[2047 - high_val];
    1ad4:	4bad      	ldr	r3, [pc, #692]	; (1d8c <main+0xb2c>)
    1ad6:	1a18      	subs	r0, r3, r0
    1ad8:	0040      	lsls	r0, r0, #1
    1ada:	4ba6      	ldr	r3, [pc, #664]	; (1d74 <main+0xb14>)
    1adc:	1818      	adds	r0, r3, r0
    1ade:	8c03      	ldrh	r3, [r0, #32]
    1ae0:	9301      	str	r3, [sp, #4]
					middle_green = 0;
    1ae2:	2300      	movs	r3, #0
    1ae4:	9300      	str	r3, [sp, #0]
					middle_red = 0;
    1ae6:	2500      	movs	r5, #0
    1ae8:	e082      	b.n	1bf0 <main+0x990>
					led_write(4, x_red, x_green, x_blue);
    1aea:	465b      	mov	r3, fp
    1aec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    1aee:	0031      	movs	r1, r6
    1af0:	2004      	movs	r0, #4
    1af2:	4ea7      	ldr	r6, [pc, #668]	; (1d90 <main+0xb30>)
    1af4:	47b0      	blx	r6
    1af6:	e005      	b.n	1b04 <main+0x8a4>
					led_write(2, x_red, x_green, x_blue);
    1af8:	465b      	mov	r3, fp
    1afa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    1afc:	0031      	movs	r1, r6
    1afe:	2002      	movs	r0, #2
    1b00:	4ea3      	ldr	r6, [pc, #652]	; (1d90 <main+0xb30>)
    1b02:	47b0      	blx	r6
				if (adc_get_Y() > 0)
    1b04:	4b99      	ldr	r3, [pc, #612]	; (1d6c <main+0xb0c>)
    1b06:	4798      	blx	r3
    1b08:	2800      	cmp	r0, #0
    1b0a:	dd7c      	ble.n	1c06 <main+0x9a6>
					led_write(1, y_red, y_green, y_blue);
    1b0c:	4653      	mov	r3, sl
    1b0e:	9a03      	ldr	r2, [sp, #12]
    1b10:	9902      	ldr	r1, [sp, #8]
    1b12:	2001      	movs	r0, #1
    1b14:	4e9e      	ldr	r6, [pc, #632]	; (1d90 <main+0xb30>)
    1b16:	47b0      	blx	r6
				led_write(5, middle_red, middle_green, middle_blue);
    1b18:	9b01      	ldr	r3, [sp, #4]
    1b1a:	9a00      	ldr	r2, [sp, #0]
    1b1c:	0029      	movs	r1, r5
    1b1e:	2005      	movs	r0, #5
    1b20:	4d9b      	ldr	r5, [pc, #620]	; (1d90 <main+0xb30>)
    1b22:	47a8      	blx	r5
				spi_write();
    1b24:	4b9b      	ldr	r3, [pc, #620]	; (1d94 <main+0xb34>)
    1b26:	4798      	blx	r3
		while (mode == 2)
    1b28:	793b      	ldrb	r3, [r7, #4]
    1b2a:	2b02      	cmp	r3, #2
    1b2c:	d176      	bne.n	1c1c <main+0x9bc>
			if ((millis - old_millis) > 20) // button debounce
    1b2e:	464b      	mov	r3, r9
    1b30:	681b      	ldr	r3, [r3, #0]
    1b32:	1b1b      	subs	r3, r3, r4
    1b34:	2b14      	cmp	r3, #20
    1b36:	d900      	bls.n	1b3a <main+0x8da>
    1b38:	e622      	b.n	1780 <main+0x520>
			if (counter_flagGet())
    1b3a:	4b97      	ldr	r3, [pc, #604]	; (1d98 <main+0xb38>)
    1b3c:	4798      	blx	r3
    1b3e:	2800      	cmp	r0, #0
    1b40:	d0f2      	beq.n	1b28 <main+0x8c8>
				counter_flagSet(0); // clear flag
    1b42:	2000      	movs	r0, #0
    1b44:	4b95      	ldr	r3, [pc, #596]	; (1d9c <main+0xb3c>)
    1b46:	4798      	blx	r3
				led_writeAll(0, 0, 0); // turn off all LEDs
    1b48:	2200      	movs	r2, #0
    1b4a:	2100      	movs	r1, #0
    1b4c:	2000      	movs	r0, #0
    1b4e:	4b94      	ldr	r3, [pc, #592]	; (1da0 <main+0xb40>)
    1b50:	4798      	blx	r3
				if (abs(adc_get_X()) < 410) // off to blue
    1b52:	4b94      	ldr	r3, [pc, #592]	; (1da4 <main+0xb44>)
    1b54:	4798      	blx	r3
    1b56:	17c3      	asrs	r3, r0, #31
    1b58:	18c0      	adds	r0, r0, r3
    1b5a:	4058      	eors	r0, r3
    1b5c:	239a      	movs	r3, #154	; 0x9a
    1b5e:	33ff      	adds	r3, #255	; 0xff
    1b60:	4298      	cmp	r0, r3
    1b62:	dd00      	ble.n	1b66 <main+0x906>
    1b64:	e65b      	b.n	181e <main+0x5be>
					x_blue = xy_fade_up[abs(adc_get_X())]; // fade blue up
    1b66:	4b8f      	ldr	r3, [pc, #572]	; (1da4 <main+0xb44>)
    1b68:	4798      	blx	r3
    1b6a:	17c3      	asrs	r3, r0, #31
    1b6c:	18c0      	adds	r0, r0, r3
    1b6e:	4058      	eors	r0, r3
    1b70:	0040      	lsls	r0, r0, #1
    1b72:	4b80      	ldr	r3, [pc, #512]	; (1d74 <main+0xb14>)
    1b74:	1818      	adds	r0, r3, r0
    1b76:	8c03      	ldrh	r3, [r0, #32]
    1b78:	469b      	mov	fp, r3
					x_green = 0;
    1b7a:	2300      	movs	r3, #0
    1b7c:	930a      	str	r3, [sp, #40]	; 0x28
					x_red = 0;
    1b7e:	001e      	movs	r6, r3
				if (abs(adc_get_Y()) < 410) // off to blue
    1b80:	4b7a      	ldr	r3, [pc, #488]	; (1d6c <main+0xb0c>)
    1b82:	4798      	blx	r3
    1b84:	17c3      	asrs	r3, r0, #31
    1b86:	18c0      	adds	r0, r0, r3
    1b88:	4058      	eors	r0, r3
    1b8a:	239a      	movs	r3, #154	; 0x9a
    1b8c:	33ff      	adds	r3, #255	; 0xff
    1b8e:	4298      	cmp	r0, r3
    1b90:	dd00      	ble.n	1b94 <main+0x934>
    1b92:	e6c1      	b.n	1918 <main+0x6b8>
					y_blue = xy_fade_up[abs(adc_get_Y())]; // fade blue up
    1b94:	4b75      	ldr	r3, [pc, #468]	; (1d6c <main+0xb0c>)
    1b96:	4798      	blx	r3
    1b98:	17c3      	asrs	r3, r0, #31
    1b9a:	18c0      	adds	r0, r0, r3
    1b9c:	4058      	eors	r0, r3
    1b9e:	0040      	lsls	r0, r0, #1
    1ba0:	4b74      	ldr	r3, [pc, #464]	; (1d74 <main+0xb14>)
    1ba2:	1818      	adds	r0, r3, r0
    1ba4:	8c03      	ldrh	r3, [r0, #32]
    1ba6:	469a      	mov	sl, r3
					y_green = 0;
    1ba8:	2300      	movs	r3, #0
    1baa:	9303      	str	r3, [sp, #12]
					y_red = 0;
    1bac:	9302      	str	r3, [sp, #8]
				uint16_t high_val = (abs(adc_get_X()) > abs(adc_get_Y()))? abs(adc_get_X()) : abs(adc_get_Y()); // get higher value between x and y
    1bae:	4b7d      	ldr	r3, [pc, #500]	; (1da4 <main+0xb44>)
    1bb0:	4798      	blx	r3
    1bb2:	0005      	movs	r5, r0
    1bb4:	4b6d      	ldr	r3, [pc, #436]	; (1d6c <main+0xb0c>)
    1bb6:	4798      	blx	r3
    1bb8:	17eb      	asrs	r3, r5, #31
    1bba:	18ed      	adds	r5, r5, r3
    1bbc:	405d      	eors	r5, r3
    1bbe:	17c3      	asrs	r3, r0, #31
    1bc0:	18c0      	adds	r0, r0, r3
    1bc2:	4058      	eors	r0, r3
    1bc4:	4285      	cmp	r5, r0
    1bc6:	dc00      	bgt.n	1bca <main+0x96a>
    1bc8:	e74f      	b.n	1a6a <main+0x80a>
    1bca:	4b76      	ldr	r3, [pc, #472]	; (1da4 <main+0xb44>)
    1bcc:	4798      	blx	r3
    1bce:	17c3      	asrs	r3, r0, #31
    1bd0:	18c0      	adds	r0, r0, r3
    1bd2:	4058      	eors	r0, r3
    1bd4:	b280      	uxth	r0, r0
				if (high_val <= 410) // white to cyan
    1bd6:	23cd      	movs	r3, #205	; 0xcd
    1bd8:	005b      	lsls	r3, r3, #1
    1bda:	4298      	cmp	r0, r3
    1bdc:	d900      	bls.n	1be0 <main+0x980>
    1bde:	e74b      	b.n	1a78 <main+0x818>
					middle_red = xy_fade_up[410 - high_val]; // fade red up
    1be0:	1a18      	subs	r0, r3, r0
    1be2:	0040      	lsls	r0, r0, #1
    1be4:	4b63      	ldr	r3, [pc, #396]	; (1d74 <main+0xb14>)
    1be6:	1818      	adds	r0, r3, r0
    1be8:	8c05      	ldrh	r5, [r0, #32]
					middle_blue = 4095; // max blue
    1bea:	4b65      	ldr	r3, [pc, #404]	; (1d80 <main+0xb20>)
    1bec:	9301      	str	r3, [sp, #4]
					middle_green = 4095; // max green
    1bee:	9300      	str	r3, [sp, #0]
				if (adc_get_X() < 0)
    1bf0:	4b6c      	ldr	r3, [pc, #432]	; (1da4 <main+0xb44>)
    1bf2:	4798      	blx	r3
    1bf4:	2800      	cmp	r0, #0
    1bf6:	da00      	bge.n	1bfa <main+0x99a>
    1bf8:	e777      	b.n	1aea <main+0x88a>
				else if (adc_get_X() > 0)
    1bfa:	4b6a      	ldr	r3, [pc, #424]	; (1da4 <main+0xb44>)
    1bfc:	4798      	blx	r3
    1bfe:	2800      	cmp	r0, #0
    1c00:	dd00      	ble.n	1c04 <main+0x9a4>
    1c02:	e779      	b.n	1af8 <main+0x898>
    1c04:	e77e      	b.n	1b04 <main+0x8a4>
				else if (adc_get_Y() < 0)
    1c06:	4b59      	ldr	r3, [pc, #356]	; (1d6c <main+0xb0c>)
    1c08:	4798      	blx	r3
    1c0a:	2800      	cmp	r0, #0
    1c0c:	da84      	bge.n	1b18 <main+0x8b8>
					led_write(3, y_red, y_green, y_blue);
    1c0e:	4653      	mov	r3, sl
    1c10:	9a03      	ldr	r2, [sp, #12]
    1c12:	9902      	ldr	r1, [sp, #8]
    1c14:	2003      	movs	r0, #3
    1c16:	4e5e      	ldr	r6, [pc, #376]	; (1d90 <main+0xb30>)
    1c18:	47b0      	blx	r6
    1c1a:	e77d      	b.n	1b18 <main+0x8b8>
    1c1c:	46a2      	mov	sl, r4
    1c1e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    1c20:	4644      	mov	r4, r8
    1c22:	e179      	b.n	1f18 <main+0xcb8>
				if (buttons_get(0)) // if button 0 pressed
    1c24:	2000      	movs	r0, #0
    1c26:	4b60      	ldr	r3, [pc, #384]	; (1da8 <main+0xb48>)
    1c28:	4798      	blx	r3
    1c2a:	2800      	cmp	r0, #0
    1c2c:	d11c      	bne.n	1c68 <main+0xa08>
				if (buttons_get(1)) // if button 1 pressed
    1c2e:	2001      	movs	r0, #1
    1c30:	4b5d      	ldr	r3, [pc, #372]	; (1da8 <main+0xb48>)
    1c32:	4798      	blx	r3
    1c34:	2800      	cmp	r0, #0
    1c36:	d128      	bne.n	1c8a <main+0xa2a>
				if (buttons_get(2))
    1c38:	2002      	movs	r0, #2
    1c3a:	4b5b      	ldr	r3, [pc, #364]	; (1da8 <main+0xb48>)
    1c3c:	4798      	blx	r3
    1c3e:	2800      	cmp	r0, #0
    1c40:	d100      	bne.n	1c44 <main+0x9e4>
    1c42:	e175      	b.n	1f30 <main+0xcd0>
					old_millis = millis;
    1c44:	4d59      	ldr	r5, [pc, #356]	; (1dac <main+0xb4c>)
    1c46:	682b      	ldr	r3, [r5, #0]
    1c48:	469a      	mov	sl, r3
					adc_interruptSet();
    1c4a:	4b59      	ldr	r3, [pc, #356]	; (1db0 <main+0xb50>)
    1c4c:	4798      	blx	r3
					mode = 2; // go to mode 2
    1c4e:	2302      	movs	r3, #2
    1c50:	712b      	strb	r3, [r5, #4]
					led_writeAll(0, 0, 0);
    1c52:	2200      	movs	r2, #0
    1c54:	2100      	movs	r1, #0
    1c56:	2000      	movs	r0, #0
    1c58:	4b51      	ldr	r3, [pc, #324]	; (1da0 <main+0xb40>)
    1c5a:	4798      	blx	r3
					spi_write();
    1c5c:	4b4d      	ldr	r3, [pc, #308]	; (1d94 <main+0xb34>)
    1c5e:	4798      	blx	r3
					counter_flagSet(0);
    1c60:	2000      	movs	r0, #0
    1c62:	4b4e      	ldr	r3, [pc, #312]	; (1d9c <main+0xb3c>)
    1c64:	4798      	blx	r3
    1c66:	e163      	b.n	1f30 <main+0xcd0>
					old_millis = millis;
    1c68:	4d50      	ldr	r5, [pc, #320]	; (1dac <main+0xb4c>)
    1c6a:	682b      	ldr	r3, [r5, #0]
    1c6c:	469a      	mov	sl, r3
					adc_reset();
    1c6e:	4b51      	ldr	r3, [pc, #324]	; (1db4 <main+0xb54>)
    1c70:	4798      	blx	r3
					mode = 0; // go to mode 0
    1c72:	2700      	movs	r7, #0
    1c74:	712f      	strb	r7, [r5, #4]
					color = RED;
    1c76:	72af      	strb	r7, [r5, #10]
					led_writeAll(0, 0, 0); // turn off LEDs
    1c78:	2200      	movs	r2, #0
    1c7a:	2100      	movs	r1, #0
    1c7c:	2000      	movs	r0, #0
    1c7e:	4b48      	ldr	r3, [pc, #288]	; (1da0 <main+0xb40>)
    1c80:	4798      	blx	r3
					spi_write();
    1c82:	4b44      	ldr	r3, [pc, #272]	; (1d94 <main+0xb34>)
    1c84:	4798      	blx	r3
					index_ = 0;
    1c86:	80ef      	strh	r7, [r5, #6]
    1c88:	e7d1      	b.n	1c2e <main+0x9ce>
					old_millis = millis;
    1c8a:	4d48      	ldr	r5, [pc, #288]	; (1dac <main+0xb4c>)
    1c8c:	682b      	ldr	r3, [r5, #0]
    1c8e:	469a      	mov	sl, r3
					adc_reset();
    1c90:	4b48      	ldr	r3, [pc, #288]	; (1db4 <main+0xb54>)
    1c92:	4798      	blx	r3
					mode = 1; // go to mode 1
    1c94:	2701      	movs	r7, #1
    1c96:	712f      	strb	r7, [r5, #4]
					led_writeAll(0, 0, 0); // turn off LEDs
    1c98:	2200      	movs	r2, #0
    1c9a:	2100      	movs	r1, #0
    1c9c:	2000      	movs	r0, #0
    1c9e:	4b40      	ldr	r3, [pc, #256]	; (1da0 <main+0xb40>)
    1ca0:	4798      	blx	r3
					spi_write();
    1ca2:	4b3c      	ldr	r3, [pc, #240]	; (1d94 <main+0xb34>)
    1ca4:	4798      	blx	r3
					counter_flagSet(0); // make sure flag is cleared before next spi write
    1ca6:	2000      	movs	r0, #0
    1ca8:	4b3c      	ldr	r3, [pc, #240]	; (1d9c <main+0xb3c>)
    1caa:	4798      	blx	r3
					index_ = 0;
    1cac:	2300      	movs	r3, #0
    1cae:	80eb      	strh	r3, [r5, #6]
					state = 0;
    1cb0:	722b      	strb	r3, [r5, #8]
					led = 1;
    1cb2:	4b41      	ldr	r3, [pc, #260]	; (1db8 <main+0xb58>)
    1cb4:	701f      	strb	r7, [r3, #0]
					next_led = 2;
    1cb6:	2202      	movs	r2, #2
    1cb8:	705a      	strb	r2, [r3, #1]
					led_state = 0;
    1cba:	2300      	movs	r3, #0
    1cbc:	726b      	strb	r3, [r5, #9]
    1cbe:	e7bb      	b.n	1c38 <main+0x9d8>
				else if (abs(accel_x) < 820) // blue to red
    1cc0:	493e      	ldr	r1, [pc, #248]	; (1dbc <main+0xb5c>)
    1cc2:	4b3f      	ldr	r3, [pc, #252]	; (1dc0 <main+0xb60>)
    1cc4:	18d3      	adds	r3, r2, r3
    1cc6:	b29b      	uxth	r3, r3
    1cc8:	428b      	cmp	r3, r1
    1cca:	d811      	bhi.n	1cf0 <main+0xa90>
					x_red = xy_fade_up[abs(accel_x) - 410]; // fade red up
    1ccc:	17e2      	asrs	r2, r4, #31
    1cce:	18a3      	adds	r3, r4, r2
    1cd0:	4053      	eors	r3, r2
    1cd2:	3b9b      	subs	r3, #155	; 0x9b
    1cd4:	3bff      	subs	r3, #255	; 0xff
    1cd6:	005b      	lsls	r3, r3, #1
    1cd8:	4a26      	ldr	r2, [pc, #152]	; (1d74 <main+0xb14>)
    1cda:	18d2      	adds	r2, r2, r3
    1cdc:	8c12      	ldrh	r2, [r2, #32]
    1cde:	9202      	str	r2, [sp, #8]
					x_blue = xy_fade_down[abs(accel_x) - 410]; // fade blue down
    1ce0:	4a29      	ldr	r2, [pc, #164]	; (1d88 <main+0xb28>)
    1ce2:	18d3      	adds	r3, r2, r3
    1ce4:	2254      	movs	r2, #84	; 0x54
    1ce6:	5a9b      	ldrh	r3, [r3, r2]
    1ce8:	4698      	mov	r8, r3
					x_green = 0;
    1cea:	2300      	movs	r3, #0
    1cec:	9303      	str	r3, [sp, #12]
    1cee:	e163      	b.n	1fb8 <main+0xd58>
				else if (abs(accel_x) < 1230) // red to green
    1cf0:	4b34      	ldr	r3, [pc, #208]	; (1dc4 <main+0xb64>)
    1cf2:	18d3      	adds	r3, r2, r3
    1cf4:	4934      	ldr	r1, [pc, #208]	; (1dc8 <main+0xb68>)
    1cf6:	b29b      	uxth	r3, r3
    1cf8:	428b      	cmp	r3, r1
    1cfa:	d812      	bhi.n	1d22 <main+0xac2>
					x_green = xy_fade_up[abs(accel_x) - 820]; // fade green up
    1cfc:	17e2      	asrs	r2, r4, #31
    1cfe:	18a3      	adds	r3, r4, r2
    1d00:	4053      	eors	r3, r2
    1d02:	4a32      	ldr	r2, [pc, #200]	; (1dcc <main+0xb6c>)
    1d04:	4694      	mov	ip, r2
    1d06:	4463      	add	r3, ip
    1d08:	005b      	lsls	r3, r3, #1
    1d0a:	4a1a      	ldr	r2, [pc, #104]	; (1d74 <main+0xb14>)
    1d0c:	18d2      	adds	r2, r2, r3
    1d0e:	8c12      	ldrh	r2, [r2, #32]
    1d10:	9203      	str	r2, [sp, #12]
					x_red = xy_fade_down[abs(accel_x) - 820]; // fade red down
    1d12:	4a1d      	ldr	r2, [pc, #116]	; (1d88 <main+0xb28>)
    1d14:	18d3      	adds	r3, r2, r3
    1d16:	2254      	movs	r2, #84	; 0x54
    1d18:	5a9b      	ldrh	r3, [r3, r2]
    1d1a:	9302      	str	r3, [sp, #8]
					x_blue = 0;
    1d1c:	2300      	movs	r3, #0
    1d1e:	4698      	mov	r8, r3
    1d20:	e14a      	b.n	1fb8 <main+0xd58>
				else if (abs(accel_x) < 1640) // green to cyan
    1d22:	4b13      	ldr	r3, [pc, #76]	; (1d70 <main+0xb10>)
    1d24:	469c      	mov	ip, r3
    1d26:	4462      	add	r2, ip
    1d28:	4b29      	ldr	r3, [pc, #164]	; (1dd0 <main+0xb70>)
    1d2a:	b292      	uxth	r2, r2
    1d2c:	429a      	cmp	r2, r3
    1d2e:	d80e      	bhi.n	1d4e <main+0xaee>
					x_green = xy_fade_up[abs(accel_x) - 1230]; // fade green up
    1d30:	17e2      	asrs	r2, r4, #31
    1d32:	18a3      	adds	r3, r4, r2
    1d34:	4053      	eors	r3, r2
    1d36:	4a10      	ldr	r2, [pc, #64]	; (1d78 <main+0xb18>)
    1d38:	4694      	mov	ip, r2
    1d3a:	4463      	add	r3, ip
    1d3c:	005b      	lsls	r3, r3, #1
    1d3e:	4a0d      	ldr	r2, [pc, #52]	; (1d74 <main+0xb14>)
    1d40:	18d3      	adds	r3, r2, r3
    1d42:	8c1b      	ldrh	r3, [r3, #32]
    1d44:	9303      	str	r3, [sp, #12]
					x_blue = xy_fade_up[abs(accel_x) - 1230]; // fade blue up
    1d46:	4698      	mov	r8, r3
					x_red = 0;
    1d48:	2300      	movs	r3, #0
    1d4a:	9302      	str	r3, [sp, #8]
    1d4c:	e134      	b.n	1fb8 <main+0xd58>
					x_red = xy_fade_up[abs(accel_x) - 1640]; // fade red up
    1d4e:	17e2      	asrs	r2, r4, #31
    1d50:	18a3      	adds	r3, r4, r2
    1d52:	4053      	eors	r3, r2
    1d54:	4a09      	ldr	r2, [pc, #36]	; (1d7c <main+0xb1c>)
    1d56:	4694      	mov	ip, r2
    1d58:	4463      	add	r3, ip
    1d5a:	005b      	lsls	r3, r3, #1
    1d5c:	4a05      	ldr	r2, [pc, #20]	; (1d74 <main+0xb14>)
    1d5e:	18d3      	adds	r3, r2, r3
    1d60:	8c1b      	ldrh	r3, [r3, #32]
    1d62:	9302      	str	r3, [sp, #8]
					x_blue = 4095; // max blue
    1d64:	4b06      	ldr	r3, [pc, #24]	; (1d80 <main+0xb20>)
    1d66:	4698      	mov	r8, r3
					x_green = 4095; // max green
    1d68:	9303      	str	r3, [sp, #12]
    1d6a:	e125      	b.n	1fb8 <main+0xd58>
    1d6c:	0000037d 	.word	0x0000037d
    1d70:	00000667 	.word	0x00000667
    1d74:	00003338 	.word	0x00003338
    1d78:	fffffb32 	.word	0xfffffb32
    1d7c:	fffff998 	.word	0xfffff998
    1d80:	00000fff 	.word	0x00000fff
    1d84:	000004ce 	.word	0x000004ce
    1d88:	00003638 	.word	0x00003638
    1d8c:	000007ff 	.word	0x000007ff
    1d90:	00001175 	.word	0x00001175
    1d94:	0000220d 	.word	0x0000220d
    1d98:	00000cc1 	.word	0x00000cc1
    1d9c:	00000ccd 	.word	0x00000ccd
    1da0:	000011cd 	.word	0x000011cd
    1da4:	00000395 	.word	0x00000395
    1da8:	00000ba1 	.word	0x00000ba1
    1dac:	200005a8 	.word	0x200005a8
    1db0:	000003d1 	.word	0x000003d1
    1db4:	000003ad 	.word	0x000003ad
    1db8:	20000004 	.word	0x20000004
    1dbc:	00000666 	.word	0x00000666
    1dc0:	00000333 	.word	0x00000333
    1dc4:	000004cd 	.word	0x000004cd
    1dc8:	0000099a 	.word	0x0000099a
    1dcc:	fffffccc 	.word	0xfffffccc
    1dd0:	00000cce 	.word	0x00000cce
				else if (abs(accel_y) < 820) // blue to red
    1dd4:	499c      	ldr	r1, [pc, #624]	; (2048 <STACK_SIZE+0x48>)
    1dd6:	4b9d      	ldr	r3, [pc, #628]	; (204c <STACK_SIZE+0x4c>)
    1dd8:	18d3      	adds	r3, r2, r3
    1dda:	b29b      	uxth	r3, r3
    1ddc:	428b      	cmp	r3, r1
    1dde:	d80e      	bhi.n	1dfe <main+0xb9e>
					y_red = xy_fade_up[abs(accel_y) - 410]; // fade red up
    1de0:	17f2      	asrs	r2, r6, #31
    1de2:	18b3      	adds	r3, r6, r2
    1de4:	4053      	eors	r3, r2
    1de6:	3b9b      	subs	r3, #155	; 0x9b
    1de8:	3bff      	subs	r3, #255	; 0xff
    1dea:	005b      	lsls	r3, r3, #1
    1dec:	4a98      	ldr	r2, [pc, #608]	; (2050 <STACK_SIZE+0x50>)
    1dee:	18d2      	adds	r2, r2, r3
    1df0:	8c11      	ldrh	r1, [r2, #32]
					y_blue = xy_fade_down[abs(accel_y) - 410]; // fade blue down
    1df2:	4a98      	ldr	r2, [pc, #608]	; (2054 <STACK_SIZE+0x54>)
    1df4:	18d3      	adds	r3, r2, r3
    1df6:	2254      	movs	r2, #84	; 0x54
    1df8:	5a9b      	ldrh	r3, [r3, r2]
					y_green = 0;
    1dfa:	2200      	movs	r2, #0
    1dfc:	e0ee      	b.n	1fdc <main+0xd7c>
				else if (abs(accel_y) < 1230) // red to green
    1dfe:	4b96      	ldr	r3, [pc, #600]	; (2058 <STACK_SIZE+0x58>)
    1e00:	18d3      	adds	r3, r2, r3
    1e02:	4996      	ldr	r1, [pc, #600]	; (205c <STACK_SIZE+0x5c>)
    1e04:	b29b      	uxth	r3, r3
    1e06:	428b      	cmp	r3, r1
    1e08:	d80f      	bhi.n	1e2a <main+0xbca>
					y_green = xy_fade_up[abs(accel_y) - 820]; // fade green up
    1e0a:	17f2      	asrs	r2, r6, #31
    1e0c:	18b3      	adds	r3, r6, r2
    1e0e:	4053      	eors	r3, r2
    1e10:	4a93      	ldr	r2, [pc, #588]	; (2060 <STACK_SIZE+0x60>)
    1e12:	4694      	mov	ip, r2
    1e14:	4463      	add	r3, ip
    1e16:	005b      	lsls	r3, r3, #1
    1e18:	4a8d      	ldr	r2, [pc, #564]	; (2050 <STACK_SIZE+0x50>)
    1e1a:	18d2      	adds	r2, r2, r3
    1e1c:	8c12      	ldrh	r2, [r2, #32]
					y_red = xy_fade_down[abs(accel_y) - 820]; // fade red down
    1e1e:	498d      	ldr	r1, [pc, #564]	; (2054 <STACK_SIZE+0x54>)
    1e20:	18cb      	adds	r3, r1, r3
    1e22:	2154      	movs	r1, #84	; 0x54
    1e24:	5a59      	ldrh	r1, [r3, r1]
					y_blue = 0;
    1e26:	2300      	movs	r3, #0
    1e28:	e0d8      	b.n	1fdc <main+0xd7c>
				else if (abs(accel_y) < 1640) // green to cyan
    1e2a:	4b8e      	ldr	r3, [pc, #568]	; (2064 <STACK_SIZE+0x64>)
    1e2c:	469c      	mov	ip, r3
    1e2e:	4462      	add	r2, ip
    1e30:	4b8d      	ldr	r3, [pc, #564]	; (2068 <STACK_SIZE+0x68>)
    1e32:	b292      	uxth	r2, r2
    1e34:	429a      	cmp	r2, r3
    1e36:	d80c      	bhi.n	1e52 <main+0xbf2>
					y_green = xy_fade_up[abs(accel_y) - 1230]; // fade green up
    1e38:	17f2      	asrs	r2, r6, #31
    1e3a:	18b3      	adds	r3, r6, r2
    1e3c:	4053      	eors	r3, r2
    1e3e:	4a8b      	ldr	r2, [pc, #556]	; (206c <STACK_SIZE+0x6c>)
    1e40:	4694      	mov	ip, r2
    1e42:	4463      	add	r3, ip
    1e44:	005b      	lsls	r3, r3, #1
    1e46:	4a82      	ldr	r2, [pc, #520]	; (2050 <STACK_SIZE+0x50>)
    1e48:	18d3      	adds	r3, r2, r3
    1e4a:	8c1a      	ldrh	r2, [r3, #32]
					y_blue = xy_fade_up[abs(accel_y) - 1230]; // fade blue up
    1e4c:	0013      	movs	r3, r2
					y_red = 0;
    1e4e:	2100      	movs	r1, #0
    1e50:	e0c4      	b.n	1fdc <main+0xd7c>
					y_red = xy_fade_up[abs(accel_y) - 1640]; // fade red up
    1e52:	17f2      	asrs	r2, r6, #31
    1e54:	18b3      	adds	r3, r6, r2
    1e56:	4053      	eors	r3, r2
    1e58:	4a85      	ldr	r2, [pc, #532]	; (2070 <STACK_SIZE+0x70>)
    1e5a:	4694      	mov	ip, r2
    1e5c:	4463      	add	r3, ip
    1e5e:	005b      	lsls	r3, r3, #1
    1e60:	4a7b      	ldr	r2, [pc, #492]	; (2050 <STACK_SIZE+0x50>)
    1e62:	18d3      	adds	r3, r2, r3
    1e64:	8c19      	ldrh	r1, [r3, #32]
					y_blue = 4095; // max blue
    1e66:	4b83      	ldr	r3, [pc, #524]	; (2074 <STACK_SIZE+0x74>)
					y_green = 4095; // max green
    1e68:	001a      	movs	r2, r3
    1e6a:	e0b7      	b.n	1fdc <main+0xd7c>
				else if (high_val <= 820) // cyan to green
    1e6c:	27cd      	movs	r7, #205	; 0xcd
    1e6e:	00bf      	lsls	r7, r7, #2
    1e70:	42bd      	cmp	r5, r7
    1e72:	d80b      	bhi.n	1e8c <main+0xc2c>
					middle_green = xy_fade_up[820 - high_val]; // fade green up
    1e74:	0400      	lsls	r0, r0, #16
    1e76:	0c00      	lsrs	r0, r0, #16
    1e78:	1a38      	subs	r0, r7, r0
    1e7a:	0040      	lsls	r0, r0, #1
    1e7c:	4d74      	ldr	r5, [pc, #464]	; (2050 <STACK_SIZE+0x50>)
    1e7e:	1828      	adds	r0, r5, r0
    1e80:	8c00      	ldrh	r0, [r0, #32]
    1e82:	9001      	str	r0, [sp, #4]
					middle_blue = xy_fade_up[820 - high_val]; // fade blue up
    1e84:	0005      	movs	r5, r0
					middle_red = 0;
    1e86:	2000      	movs	r0, #0
    1e88:	9000      	str	r0, [sp, #0]
    1e8a:	e0c0      	b.n	200e <STACK_SIZE+0xe>
				else if (high_val <= 1230) // green to red
    1e8c:	4f7a      	ldr	r7, [pc, #488]	; (2078 <STACK_SIZE+0x78>)
    1e8e:	42bd      	cmp	r5, r7
    1e90:	d80e      	bhi.n	1eb0 <main+0xc50>
					middle_green = xy_fade_up[1230 - high_val]; // fade green up
    1e92:	0400      	lsls	r0, r0, #16
    1e94:	0c00      	lsrs	r0, r0, #16
    1e96:	1a38      	subs	r0, r7, r0
    1e98:	0040      	lsls	r0, r0, #1
    1e9a:	4d6d      	ldr	r5, [pc, #436]	; (2050 <STACK_SIZE+0x50>)
    1e9c:	182d      	adds	r5, r5, r0
    1e9e:	8c2d      	ldrh	r5, [r5, #32]
    1ea0:	9501      	str	r5, [sp, #4]
					middle_red = xy_fade_down[1230 - high_val]; // fade red down
    1ea2:	4d6c      	ldr	r5, [pc, #432]	; (2054 <STACK_SIZE+0x54>)
    1ea4:	1828      	adds	r0, r5, r0
    1ea6:	2554      	movs	r5, #84	; 0x54
    1ea8:	5b40      	ldrh	r0, [r0, r5]
    1eaa:	9000      	str	r0, [sp, #0]
					middle_blue = 0;
    1eac:	2500      	movs	r5, #0
    1eae:	e0ae      	b.n	200e <STACK_SIZE+0xe>
				else if (high_val <= 1640) // red to blue
    1eb0:	27cd      	movs	r7, #205	; 0xcd
    1eb2:	00ff      	lsls	r7, r7, #3
    1eb4:	42bd      	cmp	r5, r7
    1eb6:	d80e      	bhi.n	1ed6 <main+0xc76>
					middle_red = xy_fade_up[1640 - high_val]; // fade red up
    1eb8:	0400      	lsls	r0, r0, #16
    1eba:	0c00      	lsrs	r0, r0, #16
    1ebc:	1a38      	subs	r0, r7, r0
    1ebe:	0040      	lsls	r0, r0, #1
    1ec0:	4d63      	ldr	r5, [pc, #396]	; (2050 <STACK_SIZE+0x50>)
    1ec2:	182d      	adds	r5, r5, r0
    1ec4:	8c2d      	ldrh	r5, [r5, #32]
    1ec6:	9500      	str	r5, [sp, #0]
					middle_blue = xy_fade_down[1640 - high_val]; // fade blue down
    1ec8:	4d62      	ldr	r5, [pc, #392]	; (2054 <STACK_SIZE+0x54>)
    1eca:	1828      	adds	r0, r5, r0
    1ecc:	2554      	movs	r5, #84	; 0x54
    1ece:	5b45      	ldrh	r5, [r0, r5]
					middle_green = 0;
    1ed0:	2000      	movs	r0, #0
    1ed2:	9001      	str	r0, [sp, #4]
    1ed4:	e09b      	b.n	200e <STACK_SIZE+0xe>
					middle_blue = xy_fade_up[2047 - high_val]; // fade blue up
    1ed6:	0400      	lsls	r0, r0, #16
    1ed8:	0c00      	lsrs	r0, r0, #16
    1eda:	4d68      	ldr	r5, [pc, #416]	; (207c <STACK_SIZE+0x7c>)
    1edc:	1a28      	subs	r0, r5, r0
    1ede:	0040      	lsls	r0, r0, #1
    1ee0:	4d5b      	ldr	r5, [pc, #364]	; (2050 <STACK_SIZE+0x50>)
    1ee2:	1828      	adds	r0, r5, r0
    1ee4:	8c05      	ldrh	r5, [r0, #32]
					middle_green = 0;
    1ee6:	2000      	movs	r0, #0
    1ee8:	9001      	str	r0, [sp, #4]
					middle_red = 0;
    1eea:	9000      	str	r0, [sp, #0]
    1eec:	e08f      	b.n	200e <STACK_SIZE+0xe>
				else if (accel_y < 0)
    1eee:	2e00      	cmp	r6, #0
    1ef0:	db00      	blt.n	1ef4 <main+0xc94>
    1ef2:	e092      	b.n	201a <STACK_SIZE+0x1a>
					led_write(2, y_red, y_green, y_blue);
    1ef4:	2002      	movs	r0, #2
    1ef6:	4f62      	ldr	r7, [pc, #392]	; (2080 <STACK_SIZE+0x80>)
    1ef8:	47b8      	blx	r7
    1efa:	e08e      	b.n	201a <STACK_SIZE+0x1a>
					led_write(1, x_red, x_green, x_blue);
    1efc:	4643      	mov	r3, r8
    1efe:	9a03      	ldr	r2, [sp, #12]
    1f00:	9902      	ldr	r1, [sp, #8]
    1f02:	2001      	movs	r0, #1
    1f04:	4f5e      	ldr	r7, [pc, #376]	; (2080 <STACK_SIZE+0x80>)
    1f06:	47b8      	blx	r7
				led_write(5, middle_red, middle_green, middle_blue);
    1f08:	002b      	movs	r3, r5
    1f0a:	9a01      	ldr	r2, [sp, #4]
    1f0c:	9900      	ldr	r1, [sp, #0]
    1f0e:	2005      	movs	r0, #5
    1f10:	4d5b      	ldr	r5, [pc, #364]	; (2080 <STACK_SIZE+0x80>)
    1f12:	47a8      	blx	r5
				spi_write();
    1f14:	4b5b      	ldr	r3, [pc, #364]	; (2084 <STACK_SIZE+0x84>)
    1f16:	4798      	blx	r3
		while (mode == 3)
    1f18:	4b5b      	ldr	r3, [pc, #364]	; (2088 <STACK_SIZE+0x88>)
    1f1a:	791b      	ldrb	r3, [r3, #4]
    1f1c:	2b03      	cmp	r3, #3
    1f1e:	d000      	beq.n	1f22 <main+0xcc2>
    1f20:	e087      	b.n	2032 <STACK_SIZE+0x32>
			if ((millis - old_millis) > 20) // button debounce
    1f22:	4b59      	ldr	r3, [pc, #356]	; (2088 <STACK_SIZE+0x88>)
    1f24:	681b      	ldr	r3, [r3, #0]
    1f26:	4652      	mov	r2, sl
    1f28:	1a9b      	subs	r3, r3, r2
    1f2a:	2b14      	cmp	r3, #20
    1f2c:	d900      	bls.n	1f30 <main+0xcd0>
    1f2e:	e679      	b.n	1c24 <main+0x9c4>
			if (counter_flagGet())
    1f30:	4b56      	ldr	r3, [pc, #344]	; (208c <STACK_SIZE+0x8c>)
    1f32:	4798      	blx	r3
    1f34:	2800      	cmp	r0, #0
    1f36:	d0ef      	beq.n	1f18 <main+0xcb8>
				counter_flagSet(0); // clear flag
    1f38:	2000      	movs	r0, #0
    1f3a:	4b55      	ldr	r3, [pc, #340]	; (2090 <STACK_SIZE+0x90>)
    1f3c:	4798      	blx	r3
				led_writeAll(0, 0, 0); // turn off all LEDs
    1f3e:	2200      	movs	r2, #0
    1f40:	2100      	movs	r1, #0
    1f42:	2000      	movs	r0, #0
    1f44:	4b53      	ldr	r3, [pc, #332]	; (2094 <STACK_SIZE+0x94>)
    1f46:	4798      	blx	r3
				if ((millis - accel_millis) > 1)
    1f48:	4b4f      	ldr	r3, [pc, #316]	; (2088 <STACK_SIZE+0x88>)
    1f4a:	681b      	ldr	r3, [r3, #0]
    1f4c:	9a04      	ldr	r2, [sp, #16]
    1f4e:	1a9b      	subs	r3, r3, r2
    1f50:	2b01      	cmp	r3, #1
    1f52:	d91d      	bls.n	1f90 <main+0xd30>
					accelerometer_get();
    1f54:	4b50      	ldr	r3, [pc, #320]	; (2098 <STACK_SIZE+0x98>)
    1f56:	4798      	blx	r3
					accel_x = ((float) accelerometer_get_x() / 16400) * 2048;
    1f58:	4b50      	ldr	r3, [pc, #320]	; (209c <STACK_SIZE+0x9c>)
    1f5a:	4798      	blx	r3
    1f5c:	4b50      	ldr	r3, [pc, #320]	; (20a0 <STACK_SIZE+0xa0>)
    1f5e:	4698      	mov	r8, r3
    1f60:	4798      	blx	r3
    1f62:	4f50      	ldr	r7, [pc, #320]	; (20a4 <STACK_SIZE+0xa4>)
    1f64:	4950      	ldr	r1, [pc, #320]	; (20a8 <STACK_SIZE+0xa8>)
    1f66:	47b8      	blx	r7
    1f68:	4e50      	ldr	r6, [pc, #320]	; (20ac <STACK_SIZE+0xac>)
    1f6a:	218a      	movs	r1, #138	; 0x8a
    1f6c:	05c9      	lsls	r1, r1, #23
    1f6e:	47b0      	blx	r6
    1f70:	4d4f      	ldr	r5, [pc, #316]	; (20b0 <STACK_SIZE+0xb0>)
    1f72:	47a8      	blx	r5
    1f74:	b204      	sxth	r4, r0
					accel_y = ((float) accelerometer_get_y() / 16300) * 2048;
    1f76:	4b4f      	ldr	r3, [pc, #316]	; (20b4 <STACK_SIZE+0xb4>)
    1f78:	4798      	blx	r3
    1f7a:	47c0      	blx	r8
    1f7c:	494e      	ldr	r1, [pc, #312]	; (20b8 <STACK_SIZE+0xb8>)
    1f7e:	47b8      	blx	r7
    1f80:	218a      	movs	r1, #138	; 0x8a
    1f82:	05c9      	lsls	r1, r1, #23
    1f84:	47b0      	blx	r6
    1f86:	47a8      	blx	r5
    1f88:	b206      	sxth	r6, r0
					accel_millis = millis;
    1f8a:	4b3f      	ldr	r3, [pc, #252]	; (2088 <STACK_SIZE+0x88>)
    1f8c:	681b      	ldr	r3, [r3, #0]
    1f8e:	9304      	str	r3, [sp, #16]
				if (abs(accel_x) < 410) // off to blue
    1f90:	b2a2      	uxth	r2, r4
    1f92:	0013      	movs	r3, r2
    1f94:	339a      	adds	r3, #154	; 0x9a
    1f96:	33ff      	adds	r3, #255	; 0xff
    1f98:	4948      	ldr	r1, [pc, #288]	; (20bc <STACK_SIZE+0xbc>)
    1f9a:	b29b      	uxth	r3, r3
    1f9c:	428b      	cmp	r3, r1
    1f9e:	d900      	bls.n	1fa2 <main+0xd42>
    1fa0:	e68e      	b.n	1cc0 <main+0xa60>
					x_blue = xy_fade_up[abs(accel_x)]; // fade blue up
    1fa2:	17e3      	asrs	r3, r4, #31
    1fa4:	18e2      	adds	r2, r4, r3
    1fa6:	405a      	eors	r2, r3
    1fa8:	0052      	lsls	r2, r2, #1
    1faa:	4b29      	ldr	r3, [pc, #164]	; (2050 <STACK_SIZE+0x50>)
    1fac:	189b      	adds	r3, r3, r2
    1fae:	8c1b      	ldrh	r3, [r3, #32]
    1fb0:	4698      	mov	r8, r3
					x_green = 0;
    1fb2:	2300      	movs	r3, #0
    1fb4:	9303      	str	r3, [sp, #12]
					x_red = 0;
    1fb6:	9302      	str	r3, [sp, #8]
				if (abs(accel_y) < 410) // off to blue
    1fb8:	b2b2      	uxth	r2, r6
    1fba:	0013      	movs	r3, r2
    1fbc:	339a      	adds	r3, #154	; 0x9a
    1fbe:	33ff      	adds	r3, #255	; 0xff
    1fc0:	493e      	ldr	r1, [pc, #248]	; (20bc <STACK_SIZE+0xbc>)
    1fc2:	b29b      	uxth	r3, r3
    1fc4:	428b      	cmp	r3, r1
    1fc6:	d900      	bls.n	1fca <main+0xd6a>
    1fc8:	e704      	b.n	1dd4 <main+0xb74>
					y_blue = xy_fade_up[abs(accel_y)]; // fade blue up
    1fca:	17f3      	asrs	r3, r6, #31
    1fcc:	18f2      	adds	r2, r6, r3
    1fce:	405a      	eors	r2, r3
    1fd0:	0052      	lsls	r2, r2, #1
    1fd2:	4b1f      	ldr	r3, [pc, #124]	; (2050 <STACK_SIZE+0x50>)
    1fd4:	189b      	adds	r3, r3, r2
    1fd6:	8c1b      	ldrh	r3, [r3, #32]
					y_green = 0;
    1fd8:	2200      	movs	r2, #0
					y_red = 0;
    1fda:	2100      	movs	r1, #0
				uint16_t high_val = (abs(accel_x) > abs(accel_y))? abs(accel_x) : abs(accel_y); // get higher value between x and y
    1fdc:	17e0      	asrs	r0, r4, #31
    1fde:	1825      	adds	r5, r4, r0
    1fe0:	4045      	eors	r5, r0
    1fe2:	17f7      	asrs	r7, r6, #31
    1fe4:	19f0      	adds	r0, r6, r7
    1fe6:	4078      	eors	r0, r7
    1fe8:	42a8      	cmp	r0, r5
    1fea:	da00      	bge.n	1fee <main+0xd8e>
    1fec:	0028      	movs	r0, r5
    1fee:	b285      	uxth	r5, r0
				if (high_val <= 410) // white to cyan
    1ff0:	27cd      	movs	r7, #205	; 0xcd
    1ff2:	007f      	lsls	r7, r7, #1
    1ff4:	42bd      	cmp	r5, r7
    1ff6:	d900      	bls.n	1ffa <main+0xd9a>
    1ff8:	e738      	b.n	1e6c <main+0xc0c>
					middle_red = xy_fade_up[410 - high_val]; // fade red up
    1ffa:	0400      	lsls	r0, r0, #16
    1ffc:	0c00      	lsrs	r0, r0, #16
    1ffe:	1a38      	subs	r0, r7, r0
    2000:	0040      	lsls	r0, r0, #1
    2002:	4d13      	ldr	r5, [pc, #76]	; (2050 <STACK_SIZE+0x50>)
    2004:	1828      	adds	r0, r5, r0
    2006:	8c00      	ldrh	r0, [r0, #32]
    2008:	9000      	str	r0, [sp, #0]
					middle_blue = 4095; // max blue
    200a:	4d1a      	ldr	r5, [pc, #104]	; (2074 <STACK_SIZE+0x74>)
					middle_green = 4095; // max green
    200c:	9501      	str	r5, [sp, #4]
				if (accel_y > 0)
    200e:	2e00      	cmp	r6, #0
    2010:	dc00      	bgt.n	2014 <STACK_SIZE+0x14>
    2012:	e76c      	b.n	1eee <main+0xc8e>
					led_write(4, y_red, y_green, y_blue);
    2014:	2004      	movs	r0, #4
    2016:	4f1a      	ldr	r7, [pc, #104]	; (2080 <STACK_SIZE+0x80>)
    2018:	47b8      	blx	r7
				if (accel_x < 0)
    201a:	2c00      	cmp	r4, #0
    201c:	da00      	bge.n	2020 <STACK_SIZE+0x20>
    201e:	e76d      	b.n	1efc <main+0xc9c>
				else if (accel_x > 0)
    2020:	dc00      	bgt.n	2024 <STACK_SIZE+0x24>
    2022:	e771      	b.n	1f08 <main+0xca8>
					led_write(3, x_red, x_green, x_blue);
    2024:	4643      	mov	r3, r8
    2026:	9a03      	ldr	r2, [sp, #12]
    2028:	9902      	ldr	r1, [sp, #8]
    202a:	2003      	movs	r0, #3
    202c:	4f14      	ldr	r7, [pc, #80]	; (2080 <STACK_SIZE+0x80>)
    202e:	47b8      	blx	r7
    2030:	e76a      	b.n	1f08 <main+0xca8>
    2032:	46a0      	mov	r8, r4
		while (mode == 0)
    2034:	4b14      	ldr	r3, [pc, #80]	; (2088 <STACK_SIZE+0x88>)
    2036:	791b      	ldrb	r3, [r3, #4]
    2038:	2b00      	cmp	r3, #0
    203a:	d101      	bne.n	2040 <STACK_SIZE+0x40>
    203c:	f7ff f951 	bl	12e2 <main+0x82>
			if ((millis - old_millis) > 20)
    2040:	4d11      	ldr	r5, [pc, #68]	; (2088 <STACK_SIZE+0x88>)
    2042:	4654      	mov	r4, sl
    2044:	f7ff fa8f 	bl	1566 <main+0x306>
    2048:	00000666 	.word	0x00000666
    204c:	00000333 	.word	0x00000333
    2050:	00003338 	.word	0x00003338
    2054:	00003638 	.word	0x00003638
    2058:	000004cd 	.word	0x000004cd
    205c:	0000099a 	.word	0x0000099a
    2060:	fffffccc 	.word	0xfffffccc
    2064:	00000667 	.word	0x00000667
    2068:	00000cce 	.word	0x00000cce
    206c:	fffffb32 	.word	0xfffffb32
    2070:	fffff998 	.word	0xfffff998
    2074:	00000fff 	.word	0x00000fff
    2078:	000004ce 	.word	0x000004ce
    207c:	000007ff 	.word	0x000007ff
    2080:	00001175 	.word	0x00001175
    2084:	0000220d 	.word	0x0000220d
    2088:	200005a8 	.word	0x200005a8
    208c:	00000cc1 	.word	0x00000cc1
    2090:	00000ccd 	.word	0x00000ccd
    2094:	000011cd 	.word	0x000011cd
    2098:	000001fd 	.word	0x000001fd
    209c:	00000251 	.word	0x00000251
    20a0:	000029bd 	.word	0x000029bd
    20a4:	000024ad 	.word	0x000024ad
    20a8:	46802000 	.word	0x46802000
    20ac:	0000273d 	.word	0x0000273d
    20b0:	0000297d 	.word	0x0000297d
    20b4:	0000025d 	.word	0x0000025d
    20b8:	467eb000 	.word	0x467eb000
    20bc:	00000332 	.word	0x00000332

000020c0 <SysTick_Handler>:
//     | .__/ |  \ .__/
//
//-----------------------------------------------------------------------------
void SysTick_Handler ()
{
	millis++;
    20c0:	4a02      	ldr	r2, [pc, #8]	; (20cc <SysTick_Handler+0xc>)
    20c2:	6813      	ldr	r3, [r2, #0]
    20c4:	3301      	adds	r3, #1
    20c6:	6013      	str	r3, [r2, #0]
    20c8:	4770      	bx	lr
    20ca:	46c0      	nop			; (mov r8, r8)
    20cc:	200005a8 	.word	0x200005a8

000020d0 <spi_init>:
    20d0:	b570      	push	{r4, r5, r6, lr}
    20d2:	4b3b      	ldr	r3, [pc, #236]	; (21c0 <spi_init+0xf0>)
    20d4:	20b5      	movs	r0, #181	; 0xb5
    20d6:	5c19      	ldrb	r1, [r3, r0]
    20d8:	260f      	movs	r6, #15
    20da:	43b1      	bics	r1, r6
    20dc:	2503      	movs	r5, #3
    20de:	4329      	orrs	r1, r5
    20e0:	5419      	strb	r1, [r3, r0]
    20e2:	22ca      	movs	r2, #202	; 0xca
    20e4:	5c9c      	ldrb	r4, [r3, r2]
    20e6:	2101      	movs	r1, #1
    20e8:	430c      	orrs	r4, r1
    20ea:	549c      	strb	r4, [r3, r2]
    20ec:	2436      	movs	r4, #54	; 0x36
    20ee:	5d1a      	ldrb	r2, [r3, r4]
    20f0:	43b2      	bics	r2, r6
    20f2:	432a      	orrs	r2, r5
    20f4:	551a      	strb	r2, [r3, r4]
    20f6:	3416      	adds	r4, #22
    20f8:	5d1a      	ldrb	r2, [r3, r4]
    20fa:	430a      	orrs	r2, r1
    20fc:	551a      	strb	r2, [r3, r4]
    20fe:	5c1c      	ldrb	r4, [r3, r0]
    2100:	220f      	movs	r2, #15
    2102:	4022      	ands	r2, r4
    2104:	2430      	movs	r4, #48	; 0x30
    2106:	4322      	orrs	r2, r4
    2108:	541a      	strb	r2, [r3, r0]
    210a:	3016      	adds	r0, #22
    210c:	5c1a      	ldrb	r2, [r3, r0]
    210e:	430a      	orrs	r2, r1
    2110:	541a      	strb	r2, [r3, r0]
    2112:	4a2c      	ldr	r2, [pc, #176]	; (21c4 <spi_init+0xf4>)
    2114:	6813      	ldr	r3, [r2, #0]
    2116:	2102      	movs	r1, #2
    2118:	438b      	bics	r3, r1
    211a:	6013      	str	r3, [r2, #0]
    211c:	69d3      	ldr	r3, [r2, #28]
    211e:	079b      	lsls	r3, r3, #30
    2120:	d4fc      	bmi.n	211c <spi_init+0x4c>
    2122:	4a29      	ldr	r2, [pc, #164]	; (21c8 <spi_init+0xf8>)
    2124:	6a13      	ldr	r3, [r2, #32]
    2126:	2140      	movs	r1, #64	; 0x40
    2128:	430b      	orrs	r3, r1
    212a:	6213      	str	r3, [r2, #32]
    212c:	4a27      	ldr	r2, [pc, #156]	; (21cc <spi_init+0xfc>)
    212e:	4b28      	ldr	r3, [pc, #160]	; (21d0 <spi_init+0x100>)
    2130:	805a      	strh	r2, [r3, #2]
    2132:	001a      	movs	r2, r3
    2134:	7853      	ldrb	r3, [r2, #1]
    2136:	b25b      	sxtb	r3, r3
    2138:	2b00      	cmp	r3, #0
    213a:	dbfb      	blt.n	2134 <spi_init+0x64>
    213c:	4a21      	ldr	r2, [pc, #132]	; (21c4 <spi_init+0xf4>)
    213e:	6813      	ldr	r3, [r2, #0]
    2140:	2101      	movs	r1, #1
    2142:	430b      	orrs	r3, r1
    2144:	6013      	str	r3, [r2, #0]
    2146:	6813      	ldr	r3, [r2, #0]
    2148:	07db      	lsls	r3, r3, #31
    214a:	d4fc      	bmi.n	2146 <spi_init+0x76>
    214c:	69d3      	ldr	r3, [r2, #28]
    214e:	07db      	lsls	r3, r3, #31
    2150:	d4f9      	bmi.n	2146 <spi_init+0x76>
    2152:	4b1c      	ldr	r3, [pc, #112]	; (21c4 <spi_init+0xf4>)
    2154:	681a      	ldr	r2, [r3, #0]
    2156:	491f      	ldr	r1, [pc, #124]	; (21d4 <spi_init+0x104>)
    2158:	400a      	ands	r2, r1
    215a:	601a      	str	r2, [r3, #0]
    215c:	681a      	ldr	r2, [r3, #0]
    215e:	491e      	ldr	r1, [pc, #120]	; (21d8 <spi_init+0x108>)
    2160:	4011      	ands	r1, r2
    2162:	2280      	movs	r2, #128	; 0x80
    2164:	0252      	lsls	r2, r2, #9
    2166:	430a      	orrs	r2, r1
    2168:	601a      	str	r2, [r3, #0]
    216a:	681a      	ldr	r2, [r3, #0]
    216c:	491b      	ldr	r1, [pc, #108]	; (21dc <spi_init+0x10c>)
    216e:	400a      	ands	r2, r1
    2170:	601a      	str	r2, [r3, #0]
    2172:	681a      	ldr	r2, [r3, #0]
    2174:	491a      	ldr	r1, [pc, #104]	; (21e0 <spi_init+0x110>)
    2176:	400a      	ands	r2, r1
    2178:	601a      	str	r2, [r3, #0]
    217a:	681a      	ldr	r2, [r3, #0]
    217c:	4919      	ldr	r1, [pc, #100]	; (21e4 <spi_init+0x114>)
    217e:	400a      	ands	r2, r1
    2180:	601a      	str	r2, [r3, #0]
    2182:	681a      	ldr	r2, [r3, #0]
    2184:	211c      	movs	r1, #28
    2186:	438a      	bics	r2, r1
    2188:	3910      	subs	r1, #16
    218a:	430a      	orrs	r2, r1
    218c:	601a      	str	r2, [r3, #0]
    218e:	6859      	ldr	r1, [r3, #4]
    2190:	2280      	movs	r2, #128	; 0x80
    2192:	0292      	lsls	r2, r2, #10
    2194:	430a      	orrs	r2, r1
    2196:	605a      	str	r2, [r3, #4]
    2198:	001a      	movs	r2, r3
    219a:	69d3      	ldr	r3, [r2, #28]
    219c:	075b      	lsls	r3, r3, #29
    219e:	d4fc      	bmi.n	219a <spi_init+0xca>
    21a0:	4b08      	ldr	r3, [pc, #32]	; (21c4 <spi_init+0xf4>)
    21a2:	220b      	movs	r2, #11
    21a4:	731a      	strb	r2, [r3, #12]
    21a6:	681a      	ldr	r2, [r3, #0]
    21a8:	2102      	movs	r1, #2
    21aa:	430a      	orrs	r2, r1
    21ac:	601a      	str	r2, [r3, #0]
    21ae:	001a      	movs	r2, r3
    21b0:	69d3      	ldr	r3, [r2, #28]
    21b2:	079b      	lsls	r3, r3, #30
    21b4:	d4fc      	bmi.n	21b0 <spi_init+0xe0>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    21b6:	2280      	movs	r2, #128	; 0x80
    21b8:	0192      	lsls	r2, r2, #6
    21ba:	4b0b      	ldr	r3, [pc, #44]	; (21e8 <spi_init+0x118>)
    21bc:	601a      	str	r2, [r3, #0]
    21be:	bd70      	pop	{r4, r5, r6, pc}
    21c0:	41004400 	.word	0x41004400
    21c4:	42001800 	.word	0x42001800
    21c8:	40000400 	.word	0x40000400
    21cc:	00004018 	.word	0x00004018
    21d0:	40000c00 	.word	0x40000c00
    21d4:	ffcfffff 	.word	0xffcfffff
    21d8:	fffcffff 	.word	0xfffcffff
    21dc:	bfffffff 	.word	0xbfffffff
    21e0:	dfffffff 	.word	0xdfffffff
    21e4:	efffffff 	.word	0xefffffff
    21e8:	e000e100 	.word	0xe000e100

000021ec <spi_lock>:
  __ASM volatile ("cpsid i" : : : "memory");
    21ec:	b672      	cpsid	i
    21ee:	4b06      	ldr	r3, [pc, #24]	; (2208 <spi_lock+0x1c>)
    21f0:	781b      	ldrb	r3, [r3, #0]
    21f2:	2b00      	cmp	r3, #0
    21f4:	d105      	bne.n	2202 <spi_lock+0x16>
    21f6:	2201      	movs	r2, #1
    21f8:	4b03      	ldr	r3, [pc, #12]	; (2208 <spi_lock+0x1c>)
    21fa:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
    21fc:	b662      	cpsie	i
    21fe:	2001      	movs	r0, #1
    2200:	4770      	bx	lr
    2202:	b662      	cpsie	i
    2204:	2000      	movs	r0, #0
    2206:	e7fb      	b.n	2200 <spi_lock+0x14>
    2208:	200005b3 	.word	0x200005b3

0000220c <spi_write>:
    220c:	b510      	push	{r4, lr}
    220e:	4b06      	ldr	r3, [pc, #24]	; (2228 <spi_write+0x1c>)
    2210:	4798      	blx	r3
    2212:	2800      	cmp	r0, #0
    2214:	d007      	beq.n	2226 <spi_write+0x1a>
    2216:	2201      	movs	r2, #1
    2218:	4b04      	ldr	r3, [pc, #16]	; (222c <spi_write+0x20>)
    221a:	701a      	strb	r2, [r3, #0]
    221c:	4b04      	ldr	r3, [pc, #16]	; (2230 <spi_write+0x24>)
    221e:	7819      	ldrb	r1, [r3, #0]
    2220:	4b04      	ldr	r3, [pc, #16]	; (2234 <spi_write+0x28>)
    2222:	6299      	str	r1, [r3, #40]	; 0x28
    2224:	759a      	strb	r2, [r3, #22]
    2226:	bd10      	pop	{r4, pc}
    2228:	000021ed 	.word	0x000021ed
    222c:	20000006 	.word	0x20000006
    2230:	20000590 	.word	0x20000590
    2234:	42001800 	.word	0x42001800

00002238 <spi_write_completed>:
    2238:	4b03      	ldr	r3, [pc, #12]	; (2248 <spi_write_completed+0x10>)
    223a:	7858      	ldrb	r0, [r3, #1]
    223c:	b2c0      	uxtb	r0, r0
    223e:	2800      	cmp	r0, #0
    2240:	d001      	beq.n	2246 <spi_write_completed+0xe>
    2242:	2200      	movs	r2, #0
    2244:	705a      	strb	r2, [r3, #1]
    2246:	4770      	bx	lr
    2248:	200005b3 	.word	0x200005b3

0000224c <SERCOM4_Handler>:
    224c:	4b16      	ldr	r3, [pc, #88]	; (22a8 <SERCOM4_Handler+0x5c>)
    224e:	7e1b      	ldrb	r3, [r3, #24]
    2250:	07db      	lsls	r3, r3, #31
    2252:	d511      	bpl.n	2278 <SERCOM4_Handler+0x2c>
    2254:	4b15      	ldr	r3, [pc, #84]	; (22ac <SERCOM4_Handler+0x60>)
    2256:	781b      	ldrb	r3, [r3, #0]
    2258:	b2db      	uxtb	r3, r3
    225a:	2b17      	cmp	r3, #23
    225c:	d811      	bhi.n	2282 <SERCOM4_Handler+0x36>
    225e:	4913      	ldr	r1, [pc, #76]	; (22ac <SERCOM4_Handler+0x60>)
    2260:	780b      	ldrb	r3, [r1, #0]
    2262:	b2db      	uxtb	r3, r3
    2264:	1c5a      	adds	r2, r3, #1
    2266:	b2d2      	uxtb	r2, r2
    2268:	700a      	strb	r2, [r1, #0]
    226a:	4a11      	ldr	r2, [pc, #68]	; (22b0 <SERCOM4_Handler+0x64>)
    226c:	5cd2      	ldrb	r2, [r2, r3]
    226e:	4b0e      	ldr	r3, [pc, #56]	; (22a8 <SERCOM4_Handler+0x5c>)
    2270:	629a      	str	r2, [r3, #40]	; 0x28
    2272:	2201      	movs	r2, #1
    2274:	4b0c      	ldr	r3, [pc, #48]	; (22a8 <SERCOM4_Handler+0x5c>)
    2276:	761a      	strb	r2, [r3, #24]
    2278:	4b0b      	ldr	r3, [pc, #44]	; (22a8 <SERCOM4_Handler+0x5c>)
    227a:	7e1b      	ldrb	r3, [r3, #24]
    227c:	079b      	lsls	r3, r3, #30
    227e:	d406      	bmi.n	228e <SERCOM4_Handler+0x42>
    2280:	4770      	bx	lr
    2282:	4b09      	ldr	r3, [pc, #36]	; (22a8 <SERCOM4_Handler+0x5c>)
    2284:	2201      	movs	r2, #1
    2286:	751a      	strb	r2, [r3, #20]
    2288:	3201      	adds	r2, #1
    228a:	759a      	strb	r2, [r3, #22]
    228c:	e7f1      	b.n	2272 <SERCOM4_Handler+0x26>
    228e:	4b06      	ldr	r3, [pc, #24]	; (22a8 <SERCOM4_Handler+0x5c>)
    2290:	2202      	movs	r2, #2
    2292:	761a      	strb	r2, [r3, #24]
    2294:	751a      	strb	r2, [r3, #20]
    2296:	3a01      	subs	r2, #1
    2298:	4b04      	ldr	r3, [pc, #16]	; (22ac <SERCOM4_Handler+0x60>)
    229a:	701a      	strb	r2, [r3, #0]
    229c:	4b05      	ldr	r3, [pc, #20]	; (22b4 <SERCOM4_Handler+0x68>)
    229e:	705a      	strb	r2, [r3, #1]
    22a0:	2200      	movs	r2, #0
    22a2:	701a      	strb	r2, [r3, #0]
    22a4:	e7ec      	b.n	2280 <SERCOM4_Handler+0x34>
    22a6:	46c0      	nop			; (mov r8, r8)
    22a8:	42001800 	.word	0x42001800
    22ac:	20000006 	.word	0x20000006
    22b0:	20000590 	.word	0x20000590
    22b4:	200005b3 	.word	0x200005b3

000022b8 <timer_set_period>:
    22b8:	4b0e      	ldr	r3, [pc, #56]	; (22f4 <timer_set_period+0x3c>)
    22ba:	66d8      	str	r0, [r3, #108]	; 0x6c
    22bc:	01c0      	lsls	r0, r0, #7
    22be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    22c0:	0a00      	lsrs	r0, r0, #8
    22c2:	0e12      	lsrs	r2, r2, #24
    22c4:	0612      	lsls	r2, r2, #24
    22c6:	4302      	orrs	r2, r0
    22c8:	671a      	str	r2, [r3, #112]	; 0x70
    22ca:	6f5a      	ldr	r2, [r3, #116]	; 0x74
    22cc:	0e12      	lsrs	r2, r2, #24
    22ce:	0612      	lsls	r2, r2, #24
    22d0:	4302      	orrs	r2, r0
    22d2:	675a      	str	r2, [r3, #116]	; 0x74
    22d4:	6f9a      	ldr	r2, [r3, #120]	; 0x78
    22d6:	0e12      	lsrs	r2, r2, #24
    22d8:	0612      	lsls	r2, r2, #24
    22da:	4302      	orrs	r2, r0
    22dc:	679a      	str	r2, [r3, #120]	; 0x78
    22de:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    22e0:	0e12      	lsrs	r2, r2, #24
    22e2:	0612      	lsls	r2, r2, #24
    22e4:	4310      	orrs	r0, r2
    22e6:	67d8      	str	r0, [r3, #124]	; 0x7c
    22e8:	001a      	movs	r2, r3
    22ea:	6893      	ldr	r3, [r2, #8]
    22ec:	031b      	lsls	r3, r3, #12
    22ee:	d4fc      	bmi.n	22ea <timer_set_period+0x32>
    22f0:	4770      	bx	lr
    22f2:	46c0      	nop			; (mov r8, r8)
    22f4:	42002000 	.word	0x42002000

000022f8 <timer_init>:
    22f8:	b510      	push	{r4, lr}
    22fa:	4a1b      	ldr	r2, [pc, #108]	; (2368 <timer_init+0x70>)
    22fc:	6a11      	ldr	r1, [r2, #32]
    22fe:	2380      	movs	r3, #128	; 0x80
    2300:	005b      	lsls	r3, r3, #1
    2302:	430b      	orrs	r3, r1
    2304:	6213      	str	r3, [r2, #32]
    2306:	4a19      	ldr	r2, [pc, #100]	; (236c <timer_init+0x74>)
    2308:	4b19      	ldr	r3, [pc, #100]	; (2370 <timer_init+0x78>)
    230a:	805a      	strh	r2, [r3, #2]
    230c:	001a      	movs	r2, r3
    230e:	7853      	ldrb	r3, [r2, #1]
    2310:	b25b      	sxtb	r3, r3
    2312:	2b00      	cmp	r3, #0
    2314:	dbfb      	blt.n	230e <timer_init+0x16>
    2316:	4a17      	ldr	r2, [pc, #92]	; (2374 <timer_init+0x7c>)
    2318:	6813      	ldr	r3, [r2, #0]
    231a:	2102      	movs	r1, #2
    231c:	438b      	bics	r3, r1
    231e:	6013      	str	r3, [r2, #0]
    2320:	4915      	ldr	r1, [pc, #84]	; (2378 <timer_init+0x80>)
    2322:	204f      	movs	r0, #79	; 0x4f
    2324:	5c0b      	ldrb	r3, [r1, r0]
    2326:	2401      	movs	r4, #1
    2328:	4323      	orrs	r3, r4
    232a:	540b      	strb	r3, [r1, r0]
    232c:	3818      	subs	r0, #24
    232e:	5c0c      	ldrb	r4, [r1, r0]
    2330:	230f      	movs	r3, #15
    2332:	4023      	ands	r3, r4
    2334:	2450      	movs	r4, #80	; 0x50
    2336:	4323      	orrs	r3, r4
    2338:	540b      	strb	r3, [r1, r0]
    233a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
    233c:	2107      	movs	r1, #7
    233e:	438b      	bics	r3, r1
    2340:	3906      	subs	r1, #6
    2342:	430b      	orrs	r3, r1
    2344:	63d3      	str	r3, [r2, #60]	; 0x3c
    2346:	6893      	ldr	r3, [r2, #8]
    2348:	065b      	lsls	r3, r3, #25
    234a:	d4fc      	bmi.n	2346 <timer_init+0x4e>
    234c:	20c8      	movs	r0, #200	; 0xc8
    234e:	4b0b      	ldr	r3, [pc, #44]	; (237c <timer_init+0x84>)
    2350:	4798      	blx	r3
    2352:	4b08      	ldr	r3, [pc, #32]	; (2374 <timer_init+0x7c>)
    2354:	681a      	ldr	r2, [r3, #0]
    2356:	490a      	ldr	r1, [pc, #40]	; (2380 <timer_init+0x88>)
    2358:	400a      	ands	r2, r1
    235a:	601a      	str	r2, [r3, #0]
    235c:	6a19      	ldr	r1, [r3, #32]
    235e:	2280      	movs	r2, #128	; 0x80
    2360:	0452      	lsls	r2, r2, #17
    2362:	430a      	orrs	r2, r1
    2364:	621a      	str	r2, [r3, #32]
    2366:	bd10      	pop	{r4, pc}
    2368:	40000400 	.word	0x40000400
    236c:	0000401a 	.word	0x0000401a
    2370:	40000c00 	.word	0x40000c00
    2374:	42002000 	.word	0x42002000
    2378:	41004400 	.word	0x41004400
    237c:	000022b9 	.word	0x000022b9
    2380:	fffff8ff 	.word	0xfffff8ff

00002384 <timer_enable>:
    2384:	4a02      	ldr	r2, [pc, #8]	; (2390 <timer_enable+0xc>)
    2386:	6813      	ldr	r3, [r2, #0]
    2388:	2102      	movs	r1, #2
    238a:	430b      	orrs	r3, r1
    238c:	6013      	str	r3, [r2, #0]
    238e:	4770      	bx	lr
    2390:	42002000 	.word	0x42002000

00002394 <__udivsi3>:
    2394:	2200      	movs	r2, #0
    2396:	0843      	lsrs	r3, r0, #1
    2398:	428b      	cmp	r3, r1
    239a:	d374      	bcc.n	2486 <__udivsi3+0xf2>
    239c:	0903      	lsrs	r3, r0, #4
    239e:	428b      	cmp	r3, r1
    23a0:	d35f      	bcc.n	2462 <__udivsi3+0xce>
    23a2:	0a03      	lsrs	r3, r0, #8
    23a4:	428b      	cmp	r3, r1
    23a6:	d344      	bcc.n	2432 <__udivsi3+0x9e>
    23a8:	0b03      	lsrs	r3, r0, #12
    23aa:	428b      	cmp	r3, r1
    23ac:	d328      	bcc.n	2400 <__udivsi3+0x6c>
    23ae:	0c03      	lsrs	r3, r0, #16
    23b0:	428b      	cmp	r3, r1
    23b2:	d30d      	bcc.n	23d0 <__udivsi3+0x3c>
    23b4:	22ff      	movs	r2, #255	; 0xff
    23b6:	0209      	lsls	r1, r1, #8
    23b8:	ba12      	rev	r2, r2
    23ba:	0c03      	lsrs	r3, r0, #16
    23bc:	428b      	cmp	r3, r1
    23be:	d302      	bcc.n	23c6 <__udivsi3+0x32>
    23c0:	1212      	asrs	r2, r2, #8
    23c2:	0209      	lsls	r1, r1, #8
    23c4:	d065      	beq.n	2492 <__udivsi3+0xfe>
    23c6:	0b03      	lsrs	r3, r0, #12
    23c8:	428b      	cmp	r3, r1
    23ca:	d319      	bcc.n	2400 <__udivsi3+0x6c>
    23cc:	e000      	b.n	23d0 <__udivsi3+0x3c>
    23ce:	0a09      	lsrs	r1, r1, #8
    23d0:	0bc3      	lsrs	r3, r0, #15
    23d2:	428b      	cmp	r3, r1
    23d4:	d301      	bcc.n	23da <__udivsi3+0x46>
    23d6:	03cb      	lsls	r3, r1, #15
    23d8:	1ac0      	subs	r0, r0, r3
    23da:	4152      	adcs	r2, r2
    23dc:	0b83      	lsrs	r3, r0, #14
    23de:	428b      	cmp	r3, r1
    23e0:	d301      	bcc.n	23e6 <__udivsi3+0x52>
    23e2:	038b      	lsls	r3, r1, #14
    23e4:	1ac0      	subs	r0, r0, r3
    23e6:	4152      	adcs	r2, r2
    23e8:	0b43      	lsrs	r3, r0, #13
    23ea:	428b      	cmp	r3, r1
    23ec:	d301      	bcc.n	23f2 <__udivsi3+0x5e>
    23ee:	034b      	lsls	r3, r1, #13
    23f0:	1ac0      	subs	r0, r0, r3
    23f2:	4152      	adcs	r2, r2
    23f4:	0b03      	lsrs	r3, r0, #12
    23f6:	428b      	cmp	r3, r1
    23f8:	d301      	bcc.n	23fe <__udivsi3+0x6a>
    23fa:	030b      	lsls	r3, r1, #12
    23fc:	1ac0      	subs	r0, r0, r3
    23fe:	4152      	adcs	r2, r2
    2400:	0ac3      	lsrs	r3, r0, #11
    2402:	428b      	cmp	r3, r1
    2404:	d301      	bcc.n	240a <__udivsi3+0x76>
    2406:	02cb      	lsls	r3, r1, #11
    2408:	1ac0      	subs	r0, r0, r3
    240a:	4152      	adcs	r2, r2
    240c:	0a83      	lsrs	r3, r0, #10
    240e:	428b      	cmp	r3, r1
    2410:	d301      	bcc.n	2416 <__udivsi3+0x82>
    2412:	028b      	lsls	r3, r1, #10
    2414:	1ac0      	subs	r0, r0, r3
    2416:	4152      	adcs	r2, r2
    2418:	0a43      	lsrs	r3, r0, #9
    241a:	428b      	cmp	r3, r1
    241c:	d301      	bcc.n	2422 <__udivsi3+0x8e>
    241e:	024b      	lsls	r3, r1, #9
    2420:	1ac0      	subs	r0, r0, r3
    2422:	4152      	adcs	r2, r2
    2424:	0a03      	lsrs	r3, r0, #8
    2426:	428b      	cmp	r3, r1
    2428:	d301      	bcc.n	242e <__udivsi3+0x9a>
    242a:	020b      	lsls	r3, r1, #8
    242c:	1ac0      	subs	r0, r0, r3
    242e:	4152      	adcs	r2, r2
    2430:	d2cd      	bcs.n	23ce <__udivsi3+0x3a>
    2432:	09c3      	lsrs	r3, r0, #7
    2434:	428b      	cmp	r3, r1
    2436:	d301      	bcc.n	243c <__udivsi3+0xa8>
    2438:	01cb      	lsls	r3, r1, #7
    243a:	1ac0      	subs	r0, r0, r3
    243c:	4152      	adcs	r2, r2
    243e:	0983      	lsrs	r3, r0, #6
    2440:	428b      	cmp	r3, r1
    2442:	d301      	bcc.n	2448 <__udivsi3+0xb4>
    2444:	018b      	lsls	r3, r1, #6
    2446:	1ac0      	subs	r0, r0, r3
    2448:	4152      	adcs	r2, r2
    244a:	0943      	lsrs	r3, r0, #5
    244c:	428b      	cmp	r3, r1
    244e:	d301      	bcc.n	2454 <__udivsi3+0xc0>
    2450:	014b      	lsls	r3, r1, #5
    2452:	1ac0      	subs	r0, r0, r3
    2454:	4152      	adcs	r2, r2
    2456:	0903      	lsrs	r3, r0, #4
    2458:	428b      	cmp	r3, r1
    245a:	d301      	bcc.n	2460 <__udivsi3+0xcc>
    245c:	010b      	lsls	r3, r1, #4
    245e:	1ac0      	subs	r0, r0, r3
    2460:	4152      	adcs	r2, r2
    2462:	08c3      	lsrs	r3, r0, #3
    2464:	428b      	cmp	r3, r1
    2466:	d301      	bcc.n	246c <__udivsi3+0xd8>
    2468:	00cb      	lsls	r3, r1, #3
    246a:	1ac0      	subs	r0, r0, r3
    246c:	4152      	adcs	r2, r2
    246e:	0883      	lsrs	r3, r0, #2
    2470:	428b      	cmp	r3, r1
    2472:	d301      	bcc.n	2478 <__udivsi3+0xe4>
    2474:	008b      	lsls	r3, r1, #2
    2476:	1ac0      	subs	r0, r0, r3
    2478:	4152      	adcs	r2, r2
    247a:	0843      	lsrs	r3, r0, #1
    247c:	428b      	cmp	r3, r1
    247e:	d301      	bcc.n	2484 <__udivsi3+0xf0>
    2480:	004b      	lsls	r3, r1, #1
    2482:	1ac0      	subs	r0, r0, r3
    2484:	4152      	adcs	r2, r2
    2486:	1a41      	subs	r1, r0, r1
    2488:	d200      	bcs.n	248c <__udivsi3+0xf8>
    248a:	4601      	mov	r1, r0
    248c:	4152      	adcs	r2, r2
    248e:	4610      	mov	r0, r2
    2490:	4770      	bx	lr
    2492:	e7ff      	b.n	2494 <__udivsi3+0x100>
    2494:	b501      	push	{r0, lr}
    2496:	2000      	movs	r0, #0
    2498:	f000 f806 	bl	24a8 <__aeabi_idiv0>
    249c:	bd02      	pop	{r1, pc}
    249e:	46c0      	nop			; (mov r8, r8)

000024a0 <__aeabi_uidivmod>:
    24a0:	2900      	cmp	r1, #0
    24a2:	d0f7      	beq.n	2494 <__udivsi3+0x100>
    24a4:	e776      	b.n	2394 <__udivsi3>
    24a6:	4770      	bx	lr

000024a8 <__aeabi_idiv0>:
    24a8:	4770      	bx	lr
    24aa:	46c0      	nop			; (mov r8, r8)

000024ac <__aeabi_fdiv>:
    24ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    24ae:	4657      	mov	r7, sl
    24b0:	464e      	mov	r6, r9
    24b2:	46de      	mov	lr, fp
    24b4:	4645      	mov	r5, r8
    24b6:	b5e0      	push	{r5, r6, r7, lr}
    24b8:	0244      	lsls	r4, r0, #9
    24ba:	0043      	lsls	r3, r0, #1
    24bc:	0fc6      	lsrs	r6, r0, #31
    24be:	b083      	sub	sp, #12
    24c0:	1c0f      	adds	r7, r1, #0
    24c2:	0a64      	lsrs	r4, r4, #9
    24c4:	0e1b      	lsrs	r3, r3, #24
    24c6:	46b2      	mov	sl, r6
    24c8:	d053      	beq.n	2572 <__aeabi_fdiv+0xc6>
    24ca:	2bff      	cmp	r3, #255	; 0xff
    24cc:	d027      	beq.n	251e <__aeabi_fdiv+0x72>
    24ce:	2280      	movs	r2, #128	; 0x80
    24d0:	00e4      	lsls	r4, r4, #3
    24d2:	04d2      	lsls	r2, r2, #19
    24d4:	4314      	orrs	r4, r2
    24d6:	227f      	movs	r2, #127	; 0x7f
    24d8:	4252      	negs	r2, r2
    24da:	4690      	mov	r8, r2
    24dc:	4498      	add	r8, r3
    24de:	2300      	movs	r3, #0
    24e0:	4699      	mov	r9, r3
    24e2:	469b      	mov	fp, r3
    24e4:	027d      	lsls	r5, r7, #9
    24e6:	0078      	lsls	r0, r7, #1
    24e8:	0ffb      	lsrs	r3, r7, #31
    24ea:	0a6d      	lsrs	r5, r5, #9
    24ec:	0e00      	lsrs	r0, r0, #24
    24ee:	9300      	str	r3, [sp, #0]
    24f0:	d024      	beq.n	253c <__aeabi_fdiv+0x90>
    24f2:	28ff      	cmp	r0, #255	; 0xff
    24f4:	d046      	beq.n	2584 <__aeabi_fdiv+0xd8>
    24f6:	2380      	movs	r3, #128	; 0x80
    24f8:	2100      	movs	r1, #0
    24fa:	00ed      	lsls	r5, r5, #3
    24fc:	04db      	lsls	r3, r3, #19
    24fe:	431d      	orrs	r5, r3
    2500:	387f      	subs	r0, #127	; 0x7f
    2502:	4647      	mov	r7, r8
    2504:	1a38      	subs	r0, r7, r0
    2506:	464f      	mov	r7, r9
    2508:	430f      	orrs	r7, r1
    250a:	00bf      	lsls	r7, r7, #2
    250c:	46b9      	mov	r9, r7
    250e:	0033      	movs	r3, r6
    2510:	9a00      	ldr	r2, [sp, #0]
    2512:	4f87      	ldr	r7, [pc, #540]	; (2730 <__aeabi_fdiv+0x284>)
    2514:	4053      	eors	r3, r2
    2516:	464a      	mov	r2, r9
    2518:	58ba      	ldr	r2, [r7, r2]
    251a:	9301      	str	r3, [sp, #4]
    251c:	4697      	mov	pc, r2
    251e:	2c00      	cmp	r4, #0
    2520:	d14e      	bne.n	25c0 <__aeabi_fdiv+0x114>
    2522:	2308      	movs	r3, #8
    2524:	4699      	mov	r9, r3
    2526:	33f7      	adds	r3, #247	; 0xf7
    2528:	4698      	mov	r8, r3
    252a:	3bfd      	subs	r3, #253	; 0xfd
    252c:	469b      	mov	fp, r3
    252e:	027d      	lsls	r5, r7, #9
    2530:	0078      	lsls	r0, r7, #1
    2532:	0ffb      	lsrs	r3, r7, #31
    2534:	0a6d      	lsrs	r5, r5, #9
    2536:	0e00      	lsrs	r0, r0, #24
    2538:	9300      	str	r3, [sp, #0]
    253a:	d1da      	bne.n	24f2 <__aeabi_fdiv+0x46>
    253c:	2d00      	cmp	r5, #0
    253e:	d126      	bne.n	258e <__aeabi_fdiv+0xe2>
    2540:	2000      	movs	r0, #0
    2542:	2101      	movs	r1, #1
    2544:	0033      	movs	r3, r6
    2546:	9a00      	ldr	r2, [sp, #0]
    2548:	4f7a      	ldr	r7, [pc, #488]	; (2734 <__aeabi_fdiv+0x288>)
    254a:	4053      	eors	r3, r2
    254c:	4642      	mov	r2, r8
    254e:	1a10      	subs	r0, r2, r0
    2550:	464a      	mov	r2, r9
    2552:	430a      	orrs	r2, r1
    2554:	0092      	lsls	r2, r2, #2
    2556:	58ba      	ldr	r2, [r7, r2]
    2558:	001d      	movs	r5, r3
    255a:	4697      	mov	pc, r2
    255c:	9b00      	ldr	r3, [sp, #0]
    255e:	002c      	movs	r4, r5
    2560:	469a      	mov	sl, r3
    2562:	468b      	mov	fp, r1
    2564:	465b      	mov	r3, fp
    2566:	2b02      	cmp	r3, #2
    2568:	d131      	bne.n	25ce <__aeabi_fdiv+0x122>
    256a:	4653      	mov	r3, sl
    256c:	21ff      	movs	r1, #255	; 0xff
    256e:	2400      	movs	r4, #0
    2570:	e038      	b.n	25e4 <__aeabi_fdiv+0x138>
    2572:	2c00      	cmp	r4, #0
    2574:	d117      	bne.n	25a6 <__aeabi_fdiv+0xfa>
    2576:	2304      	movs	r3, #4
    2578:	4699      	mov	r9, r3
    257a:	2300      	movs	r3, #0
    257c:	4698      	mov	r8, r3
    257e:	3301      	adds	r3, #1
    2580:	469b      	mov	fp, r3
    2582:	e7af      	b.n	24e4 <__aeabi_fdiv+0x38>
    2584:	20ff      	movs	r0, #255	; 0xff
    2586:	2d00      	cmp	r5, #0
    2588:	d10b      	bne.n	25a2 <__aeabi_fdiv+0xf6>
    258a:	2102      	movs	r1, #2
    258c:	e7da      	b.n	2544 <__aeabi_fdiv+0x98>
    258e:	0028      	movs	r0, r5
    2590:	f000 fa64 	bl	2a5c <__clzsi2>
    2594:	1f43      	subs	r3, r0, #5
    2596:	409d      	lsls	r5, r3
    2598:	2376      	movs	r3, #118	; 0x76
    259a:	425b      	negs	r3, r3
    259c:	1a18      	subs	r0, r3, r0
    259e:	2100      	movs	r1, #0
    25a0:	e7af      	b.n	2502 <__aeabi_fdiv+0x56>
    25a2:	2103      	movs	r1, #3
    25a4:	e7ad      	b.n	2502 <__aeabi_fdiv+0x56>
    25a6:	0020      	movs	r0, r4
    25a8:	f000 fa58 	bl	2a5c <__clzsi2>
    25ac:	1f43      	subs	r3, r0, #5
    25ae:	409c      	lsls	r4, r3
    25b0:	2376      	movs	r3, #118	; 0x76
    25b2:	425b      	negs	r3, r3
    25b4:	1a1b      	subs	r3, r3, r0
    25b6:	4698      	mov	r8, r3
    25b8:	2300      	movs	r3, #0
    25ba:	4699      	mov	r9, r3
    25bc:	469b      	mov	fp, r3
    25be:	e791      	b.n	24e4 <__aeabi_fdiv+0x38>
    25c0:	230c      	movs	r3, #12
    25c2:	4699      	mov	r9, r3
    25c4:	33f3      	adds	r3, #243	; 0xf3
    25c6:	4698      	mov	r8, r3
    25c8:	3bfc      	subs	r3, #252	; 0xfc
    25ca:	469b      	mov	fp, r3
    25cc:	e78a      	b.n	24e4 <__aeabi_fdiv+0x38>
    25ce:	2b03      	cmp	r3, #3
    25d0:	d100      	bne.n	25d4 <__aeabi_fdiv+0x128>
    25d2:	e0a5      	b.n	2720 <__aeabi_fdiv+0x274>
    25d4:	4655      	mov	r5, sl
    25d6:	2b01      	cmp	r3, #1
    25d8:	d000      	beq.n	25dc <__aeabi_fdiv+0x130>
    25da:	e081      	b.n	26e0 <__aeabi_fdiv+0x234>
    25dc:	2301      	movs	r3, #1
    25de:	2100      	movs	r1, #0
    25e0:	2400      	movs	r4, #0
    25e2:	402b      	ands	r3, r5
    25e4:	0264      	lsls	r4, r4, #9
    25e6:	05c9      	lsls	r1, r1, #23
    25e8:	0a60      	lsrs	r0, r4, #9
    25ea:	07db      	lsls	r3, r3, #31
    25ec:	4308      	orrs	r0, r1
    25ee:	4318      	orrs	r0, r3
    25f0:	b003      	add	sp, #12
    25f2:	bc3c      	pop	{r2, r3, r4, r5}
    25f4:	4690      	mov	r8, r2
    25f6:	4699      	mov	r9, r3
    25f8:	46a2      	mov	sl, r4
    25fa:	46ab      	mov	fp, r5
    25fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25fe:	2480      	movs	r4, #128	; 0x80
    2600:	2300      	movs	r3, #0
    2602:	03e4      	lsls	r4, r4, #15
    2604:	21ff      	movs	r1, #255	; 0xff
    2606:	e7ed      	b.n	25e4 <__aeabi_fdiv+0x138>
    2608:	21ff      	movs	r1, #255	; 0xff
    260a:	2400      	movs	r4, #0
    260c:	e7ea      	b.n	25e4 <__aeabi_fdiv+0x138>
    260e:	2301      	movs	r3, #1
    2610:	1a59      	subs	r1, r3, r1
    2612:	291b      	cmp	r1, #27
    2614:	dd66      	ble.n	26e4 <__aeabi_fdiv+0x238>
    2616:	9a01      	ldr	r2, [sp, #4]
    2618:	4013      	ands	r3, r2
    261a:	2100      	movs	r1, #0
    261c:	2400      	movs	r4, #0
    261e:	e7e1      	b.n	25e4 <__aeabi_fdiv+0x138>
    2620:	2380      	movs	r3, #128	; 0x80
    2622:	03db      	lsls	r3, r3, #15
    2624:	421c      	tst	r4, r3
    2626:	d038      	beq.n	269a <__aeabi_fdiv+0x1ee>
    2628:	421d      	tst	r5, r3
    262a:	d051      	beq.n	26d0 <__aeabi_fdiv+0x224>
    262c:	431c      	orrs	r4, r3
    262e:	0264      	lsls	r4, r4, #9
    2630:	0a64      	lsrs	r4, r4, #9
    2632:	0033      	movs	r3, r6
    2634:	21ff      	movs	r1, #255	; 0xff
    2636:	e7d5      	b.n	25e4 <__aeabi_fdiv+0x138>
    2638:	0163      	lsls	r3, r4, #5
    263a:	016c      	lsls	r4, r5, #5
    263c:	42a3      	cmp	r3, r4
    263e:	d23b      	bcs.n	26b8 <__aeabi_fdiv+0x20c>
    2640:	261b      	movs	r6, #27
    2642:	2100      	movs	r1, #0
    2644:	3801      	subs	r0, #1
    2646:	2501      	movs	r5, #1
    2648:	001f      	movs	r7, r3
    264a:	0049      	lsls	r1, r1, #1
    264c:	005b      	lsls	r3, r3, #1
    264e:	2f00      	cmp	r7, #0
    2650:	db01      	blt.n	2656 <__aeabi_fdiv+0x1aa>
    2652:	429c      	cmp	r4, r3
    2654:	d801      	bhi.n	265a <__aeabi_fdiv+0x1ae>
    2656:	1b1b      	subs	r3, r3, r4
    2658:	4329      	orrs	r1, r5
    265a:	3e01      	subs	r6, #1
    265c:	2e00      	cmp	r6, #0
    265e:	d1f3      	bne.n	2648 <__aeabi_fdiv+0x19c>
    2660:	001c      	movs	r4, r3
    2662:	1e63      	subs	r3, r4, #1
    2664:	419c      	sbcs	r4, r3
    2666:	430c      	orrs	r4, r1
    2668:	0001      	movs	r1, r0
    266a:	317f      	adds	r1, #127	; 0x7f
    266c:	2900      	cmp	r1, #0
    266e:	ddce      	ble.n	260e <__aeabi_fdiv+0x162>
    2670:	0763      	lsls	r3, r4, #29
    2672:	d004      	beq.n	267e <__aeabi_fdiv+0x1d2>
    2674:	230f      	movs	r3, #15
    2676:	4023      	ands	r3, r4
    2678:	2b04      	cmp	r3, #4
    267a:	d000      	beq.n	267e <__aeabi_fdiv+0x1d2>
    267c:	3404      	adds	r4, #4
    267e:	0123      	lsls	r3, r4, #4
    2680:	d503      	bpl.n	268a <__aeabi_fdiv+0x1de>
    2682:	0001      	movs	r1, r0
    2684:	4b2c      	ldr	r3, [pc, #176]	; (2738 <__aeabi_fdiv+0x28c>)
    2686:	3180      	adds	r1, #128	; 0x80
    2688:	401c      	ands	r4, r3
    268a:	29fe      	cmp	r1, #254	; 0xfe
    268c:	dd0d      	ble.n	26aa <__aeabi_fdiv+0x1fe>
    268e:	2301      	movs	r3, #1
    2690:	9a01      	ldr	r2, [sp, #4]
    2692:	21ff      	movs	r1, #255	; 0xff
    2694:	4013      	ands	r3, r2
    2696:	2400      	movs	r4, #0
    2698:	e7a4      	b.n	25e4 <__aeabi_fdiv+0x138>
    269a:	2380      	movs	r3, #128	; 0x80
    269c:	03db      	lsls	r3, r3, #15
    269e:	431c      	orrs	r4, r3
    26a0:	0264      	lsls	r4, r4, #9
    26a2:	0a64      	lsrs	r4, r4, #9
    26a4:	0033      	movs	r3, r6
    26a6:	21ff      	movs	r1, #255	; 0xff
    26a8:	e79c      	b.n	25e4 <__aeabi_fdiv+0x138>
    26aa:	2301      	movs	r3, #1
    26ac:	9a01      	ldr	r2, [sp, #4]
    26ae:	01a4      	lsls	r4, r4, #6
    26b0:	0a64      	lsrs	r4, r4, #9
    26b2:	b2c9      	uxtb	r1, r1
    26b4:	4013      	ands	r3, r2
    26b6:	e795      	b.n	25e4 <__aeabi_fdiv+0x138>
    26b8:	1b1b      	subs	r3, r3, r4
    26ba:	261a      	movs	r6, #26
    26bc:	2101      	movs	r1, #1
    26be:	e7c2      	b.n	2646 <__aeabi_fdiv+0x19a>
    26c0:	9b00      	ldr	r3, [sp, #0]
    26c2:	468b      	mov	fp, r1
    26c4:	469a      	mov	sl, r3
    26c6:	2400      	movs	r4, #0
    26c8:	e74c      	b.n	2564 <__aeabi_fdiv+0xb8>
    26ca:	0263      	lsls	r3, r4, #9
    26cc:	d5e5      	bpl.n	269a <__aeabi_fdiv+0x1ee>
    26ce:	2500      	movs	r5, #0
    26d0:	2480      	movs	r4, #128	; 0x80
    26d2:	03e4      	lsls	r4, r4, #15
    26d4:	432c      	orrs	r4, r5
    26d6:	0264      	lsls	r4, r4, #9
    26d8:	0a64      	lsrs	r4, r4, #9
    26da:	9b00      	ldr	r3, [sp, #0]
    26dc:	21ff      	movs	r1, #255	; 0xff
    26de:	e781      	b.n	25e4 <__aeabi_fdiv+0x138>
    26e0:	9501      	str	r5, [sp, #4]
    26e2:	e7c1      	b.n	2668 <__aeabi_fdiv+0x1bc>
    26e4:	0023      	movs	r3, r4
    26e6:	2020      	movs	r0, #32
    26e8:	40cb      	lsrs	r3, r1
    26ea:	1a41      	subs	r1, r0, r1
    26ec:	408c      	lsls	r4, r1
    26ee:	1e61      	subs	r1, r4, #1
    26f0:	418c      	sbcs	r4, r1
    26f2:	431c      	orrs	r4, r3
    26f4:	0763      	lsls	r3, r4, #29
    26f6:	d004      	beq.n	2702 <__aeabi_fdiv+0x256>
    26f8:	230f      	movs	r3, #15
    26fa:	4023      	ands	r3, r4
    26fc:	2b04      	cmp	r3, #4
    26fe:	d000      	beq.n	2702 <__aeabi_fdiv+0x256>
    2700:	3404      	adds	r4, #4
    2702:	0163      	lsls	r3, r4, #5
    2704:	d505      	bpl.n	2712 <__aeabi_fdiv+0x266>
    2706:	2301      	movs	r3, #1
    2708:	9a01      	ldr	r2, [sp, #4]
    270a:	2101      	movs	r1, #1
    270c:	4013      	ands	r3, r2
    270e:	2400      	movs	r4, #0
    2710:	e768      	b.n	25e4 <__aeabi_fdiv+0x138>
    2712:	2301      	movs	r3, #1
    2714:	9a01      	ldr	r2, [sp, #4]
    2716:	01a4      	lsls	r4, r4, #6
    2718:	0a64      	lsrs	r4, r4, #9
    271a:	4013      	ands	r3, r2
    271c:	2100      	movs	r1, #0
    271e:	e761      	b.n	25e4 <__aeabi_fdiv+0x138>
    2720:	2380      	movs	r3, #128	; 0x80
    2722:	03db      	lsls	r3, r3, #15
    2724:	431c      	orrs	r4, r3
    2726:	0264      	lsls	r4, r4, #9
    2728:	0a64      	lsrs	r4, r4, #9
    272a:	4653      	mov	r3, sl
    272c:	21ff      	movs	r1, #255	; 0xff
    272e:	e759      	b.n	25e4 <__aeabi_fdiv+0x138>
    2730:	000039c0 	.word	0x000039c0
    2734:	00003a00 	.word	0x00003a00
    2738:	f7ffffff 	.word	0xf7ffffff

0000273c <__aeabi_fmul>:
    273c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    273e:	4657      	mov	r7, sl
    2740:	464e      	mov	r6, r9
    2742:	4645      	mov	r5, r8
    2744:	46de      	mov	lr, fp
    2746:	b5e0      	push	{r5, r6, r7, lr}
    2748:	0247      	lsls	r7, r0, #9
    274a:	0046      	lsls	r6, r0, #1
    274c:	4688      	mov	r8, r1
    274e:	0a7f      	lsrs	r7, r7, #9
    2750:	0e36      	lsrs	r6, r6, #24
    2752:	0fc4      	lsrs	r4, r0, #31
    2754:	2e00      	cmp	r6, #0
    2756:	d047      	beq.n	27e8 <__aeabi_fmul+0xac>
    2758:	2eff      	cmp	r6, #255	; 0xff
    275a:	d024      	beq.n	27a6 <__aeabi_fmul+0x6a>
    275c:	00fb      	lsls	r3, r7, #3
    275e:	2780      	movs	r7, #128	; 0x80
    2760:	04ff      	lsls	r7, r7, #19
    2762:	431f      	orrs	r7, r3
    2764:	2300      	movs	r3, #0
    2766:	4699      	mov	r9, r3
    2768:	469a      	mov	sl, r3
    276a:	3e7f      	subs	r6, #127	; 0x7f
    276c:	4643      	mov	r3, r8
    276e:	025d      	lsls	r5, r3, #9
    2770:	0058      	lsls	r0, r3, #1
    2772:	0fdb      	lsrs	r3, r3, #31
    2774:	0a6d      	lsrs	r5, r5, #9
    2776:	0e00      	lsrs	r0, r0, #24
    2778:	4698      	mov	r8, r3
    277a:	d043      	beq.n	2804 <__aeabi_fmul+0xc8>
    277c:	28ff      	cmp	r0, #255	; 0xff
    277e:	d03b      	beq.n	27f8 <__aeabi_fmul+0xbc>
    2780:	00eb      	lsls	r3, r5, #3
    2782:	2580      	movs	r5, #128	; 0x80
    2784:	2200      	movs	r2, #0
    2786:	04ed      	lsls	r5, r5, #19
    2788:	431d      	orrs	r5, r3
    278a:	387f      	subs	r0, #127	; 0x7f
    278c:	1836      	adds	r6, r6, r0
    278e:	1c73      	adds	r3, r6, #1
    2790:	4641      	mov	r1, r8
    2792:	469b      	mov	fp, r3
    2794:	464b      	mov	r3, r9
    2796:	4061      	eors	r1, r4
    2798:	4313      	orrs	r3, r2
    279a:	2b0f      	cmp	r3, #15
    279c:	d864      	bhi.n	2868 <__aeabi_fmul+0x12c>
    279e:	4875      	ldr	r0, [pc, #468]	; (2974 <__aeabi_fmul+0x238>)
    27a0:	009b      	lsls	r3, r3, #2
    27a2:	58c3      	ldr	r3, [r0, r3]
    27a4:	469f      	mov	pc, r3
    27a6:	2f00      	cmp	r7, #0
    27a8:	d142      	bne.n	2830 <__aeabi_fmul+0xf4>
    27aa:	2308      	movs	r3, #8
    27ac:	4699      	mov	r9, r3
    27ae:	3b06      	subs	r3, #6
    27b0:	26ff      	movs	r6, #255	; 0xff
    27b2:	469a      	mov	sl, r3
    27b4:	e7da      	b.n	276c <__aeabi_fmul+0x30>
    27b6:	4641      	mov	r1, r8
    27b8:	2a02      	cmp	r2, #2
    27ba:	d028      	beq.n	280e <__aeabi_fmul+0xd2>
    27bc:	2a03      	cmp	r2, #3
    27be:	d100      	bne.n	27c2 <__aeabi_fmul+0x86>
    27c0:	e0ce      	b.n	2960 <__aeabi_fmul+0x224>
    27c2:	2a01      	cmp	r2, #1
    27c4:	d000      	beq.n	27c8 <__aeabi_fmul+0x8c>
    27c6:	e0ac      	b.n	2922 <__aeabi_fmul+0x1e6>
    27c8:	4011      	ands	r1, r2
    27ca:	2000      	movs	r0, #0
    27cc:	2200      	movs	r2, #0
    27ce:	b2cc      	uxtb	r4, r1
    27d0:	0240      	lsls	r0, r0, #9
    27d2:	05d2      	lsls	r2, r2, #23
    27d4:	0a40      	lsrs	r0, r0, #9
    27d6:	07e4      	lsls	r4, r4, #31
    27d8:	4310      	orrs	r0, r2
    27da:	4320      	orrs	r0, r4
    27dc:	bc3c      	pop	{r2, r3, r4, r5}
    27de:	4690      	mov	r8, r2
    27e0:	4699      	mov	r9, r3
    27e2:	46a2      	mov	sl, r4
    27e4:	46ab      	mov	fp, r5
    27e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    27e8:	2f00      	cmp	r7, #0
    27ea:	d115      	bne.n	2818 <__aeabi_fmul+0xdc>
    27ec:	2304      	movs	r3, #4
    27ee:	4699      	mov	r9, r3
    27f0:	3b03      	subs	r3, #3
    27f2:	2600      	movs	r6, #0
    27f4:	469a      	mov	sl, r3
    27f6:	e7b9      	b.n	276c <__aeabi_fmul+0x30>
    27f8:	20ff      	movs	r0, #255	; 0xff
    27fa:	2202      	movs	r2, #2
    27fc:	2d00      	cmp	r5, #0
    27fe:	d0c5      	beq.n	278c <__aeabi_fmul+0x50>
    2800:	2203      	movs	r2, #3
    2802:	e7c3      	b.n	278c <__aeabi_fmul+0x50>
    2804:	2d00      	cmp	r5, #0
    2806:	d119      	bne.n	283c <__aeabi_fmul+0x100>
    2808:	2000      	movs	r0, #0
    280a:	2201      	movs	r2, #1
    280c:	e7be      	b.n	278c <__aeabi_fmul+0x50>
    280e:	2401      	movs	r4, #1
    2810:	22ff      	movs	r2, #255	; 0xff
    2812:	400c      	ands	r4, r1
    2814:	2000      	movs	r0, #0
    2816:	e7db      	b.n	27d0 <__aeabi_fmul+0x94>
    2818:	0038      	movs	r0, r7
    281a:	f000 f91f 	bl	2a5c <__clzsi2>
    281e:	2676      	movs	r6, #118	; 0x76
    2820:	1f43      	subs	r3, r0, #5
    2822:	409f      	lsls	r7, r3
    2824:	2300      	movs	r3, #0
    2826:	4276      	negs	r6, r6
    2828:	1a36      	subs	r6, r6, r0
    282a:	4699      	mov	r9, r3
    282c:	469a      	mov	sl, r3
    282e:	e79d      	b.n	276c <__aeabi_fmul+0x30>
    2830:	230c      	movs	r3, #12
    2832:	4699      	mov	r9, r3
    2834:	3b09      	subs	r3, #9
    2836:	26ff      	movs	r6, #255	; 0xff
    2838:	469a      	mov	sl, r3
    283a:	e797      	b.n	276c <__aeabi_fmul+0x30>
    283c:	0028      	movs	r0, r5
    283e:	f000 f90d 	bl	2a5c <__clzsi2>
    2842:	1f43      	subs	r3, r0, #5
    2844:	409d      	lsls	r5, r3
    2846:	2376      	movs	r3, #118	; 0x76
    2848:	425b      	negs	r3, r3
    284a:	1a18      	subs	r0, r3, r0
    284c:	2200      	movs	r2, #0
    284e:	e79d      	b.n	278c <__aeabi_fmul+0x50>
    2850:	2080      	movs	r0, #128	; 0x80
    2852:	2400      	movs	r4, #0
    2854:	03c0      	lsls	r0, r0, #15
    2856:	22ff      	movs	r2, #255	; 0xff
    2858:	e7ba      	b.n	27d0 <__aeabi_fmul+0x94>
    285a:	003d      	movs	r5, r7
    285c:	4652      	mov	r2, sl
    285e:	e7ab      	b.n	27b8 <__aeabi_fmul+0x7c>
    2860:	003d      	movs	r5, r7
    2862:	0021      	movs	r1, r4
    2864:	4652      	mov	r2, sl
    2866:	e7a7      	b.n	27b8 <__aeabi_fmul+0x7c>
    2868:	0c3b      	lsrs	r3, r7, #16
    286a:	469c      	mov	ip, r3
    286c:	042a      	lsls	r2, r5, #16
    286e:	0c12      	lsrs	r2, r2, #16
    2870:	0c2b      	lsrs	r3, r5, #16
    2872:	0014      	movs	r4, r2
    2874:	4660      	mov	r0, ip
    2876:	4665      	mov	r5, ip
    2878:	043f      	lsls	r7, r7, #16
    287a:	0c3f      	lsrs	r7, r7, #16
    287c:	437c      	muls	r4, r7
    287e:	4342      	muls	r2, r0
    2880:	435d      	muls	r5, r3
    2882:	437b      	muls	r3, r7
    2884:	0c27      	lsrs	r7, r4, #16
    2886:	189b      	adds	r3, r3, r2
    2888:	18ff      	adds	r7, r7, r3
    288a:	42ba      	cmp	r2, r7
    288c:	d903      	bls.n	2896 <__aeabi_fmul+0x15a>
    288e:	2380      	movs	r3, #128	; 0x80
    2890:	025b      	lsls	r3, r3, #9
    2892:	469c      	mov	ip, r3
    2894:	4465      	add	r5, ip
    2896:	0424      	lsls	r4, r4, #16
    2898:	043a      	lsls	r2, r7, #16
    289a:	0c24      	lsrs	r4, r4, #16
    289c:	1912      	adds	r2, r2, r4
    289e:	0193      	lsls	r3, r2, #6
    28a0:	1e5c      	subs	r4, r3, #1
    28a2:	41a3      	sbcs	r3, r4
    28a4:	0c3f      	lsrs	r7, r7, #16
    28a6:	0e92      	lsrs	r2, r2, #26
    28a8:	197d      	adds	r5, r7, r5
    28aa:	431a      	orrs	r2, r3
    28ac:	01ad      	lsls	r5, r5, #6
    28ae:	4315      	orrs	r5, r2
    28b0:	012b      	lsls	r3, r5, #4
    28b2:	d504      	bpl.n	28be <__aeabi_fmul+0x182>
    28b4:	2301      	movs	r3, #1
    28b6:	465e      	mov	r6, fp
    28b8:	086a      	lsrs	r2, r5, #1
    28ba:	401d      	ands	r5, r3
    28bc:	4315      	orrs	r5, r2
    28be:	0032      	movs	r2, r6
    28c0:	327f      	adds	r2, #127	; 0x7f
    28c2:	2a00      	cmp	r2, #0
    28c4:	dd25      	ble.n	2912 <__aeabi_fmul+0x1d6>
    28c6:	076b      	lsls	r3, r5, #29
    28c8:	d004      	beq.n	28d4 <__aeabi_fmul+0x198>
    28ca:	230f      	movs	r3, #15
    28cc:	402b      	ands	r3, r5
    28ce:	2b04      	cmp	r3, #4
    28d0:	d000      	beq.n	28d4 <__aeabi_fmul+0x198>
    28d2:	3504      	adds	r5, #4
    28d4:	012b      	lsls	r3, r5, #4
    28d6:	d503      	bpl.n	28e0 <__aeabi_fmul+0x1a4>
    28d8:	0032      	movs	r2, r6
    28da:	4b27      	ldr	r3, [pc, #156]	; (2978 <__aeabi_fmul+0x23c>)
    28dc:	3280      	adds	r2, #128	; 0x80
    28de:	401d      	ands	r5, r3
    28e0:	2afe      	cmp	r2, #254	; 0xfe
    28e2:	dc94      	bgt.n	280e <__aeabi_fmul+0xd2>
    28e4:	2401      	movs	r4, #1
    28e6:	01a8      	lsls	r0, r5, #6
    28e8:	0a40      	lsrs	r0, r0, #9
    28ea:	b2d2      	uxtb	r2, r2
    28ec:	400c      	ands	r4, r1
    28ee:	e76f      	b.n	27d0 <__aeabi_fmul+0x94>
    28f0:	2080      	movs	r0, #128	; 0x80
    28f2:	03c0      	lsls	r0, r0, #15
    28f4:	4207      	tst	r7, r0
    28f6:	d007      	beq.n	2908 <__aeabi_fmul+0x1cc>
    28f8:	4205      	tst	r5, r0
    28fa:	d105      	bne.n	2908 <__aeabi_fmul+0x1cc>
    28fc:	4328      	orrs	r0, r5
    28fe:	0240      	lsls	r0, r0, #9
    2900:	0a40      	lsrs	r0, r0, #9
    2902:	4644      	mov	r4, r8
    2904:	22ff      	movs	r2, #255	; 0xff
    2906:	e763      	b.n	27d0 <__aeabi_fmul+0x94>
    2908:	4338      	orrs	r0, r7
    290a:	0240      	lsls	r0, r0, #9
    290c:	0a40      	lsrs	r0, r0, #9
    290e:	22ff      	movs	r2, #255	; 0xff
    2910:	e75e      	b.n	27d0 <__aeabi_fmul+0x94>
    2912:	2401      	movs	r4, #1
    2914:	1aa3      	subs	r3, r4, r2
    2916:	2b1b      	cmp	r3, #27
    2918:	dd05      	ble.n	2926 <__aeabi_fmul+0x1ea>
    291a:	400c      	ands	r4, r1
    291c:	2200      	movs	r2, #0
    291e:	2000      	movs	r0, #0
    2920:	e756      	b.n	27d0 <__aeabi_fmul+0x94>
    2922:	465e      	mov	r6, fp
    2924:	e7cb      	b.n	28be <__aeabi_fmul+0x182>
    2926:	002a      	movs	r2, r5
    2928:	2020      	movs	r0, #32
    292a:	40da      	lsrs	r2, r3
    292c:	1ac3      	subs	r3, r0, r3
    292e:	409d      	lsls	r5, r3
    2930:	002b      	movs	r3, r5
    2932:	1e5d      	subs	r5, r3, #1
    2934:	41ab      	sbcs	r3, r5
    2936:	4313      	orrs	r3, r2
    2938:	075a      	lsls	r2, r3, #29
    293a:	d004      	beq.n	2946 <__aeabi_fmul+0x20a>
    293c:	220f      	movs	r2, #15
    293e:	401a      	ands	r2, r3
    2940:	2a04      	cmp	r2, #4
    2942:	d000      	beq.n	2946 <__aeabi_fmul+0x20a>
    2944:	3304      	adds	r3, #4
    2946:	015a      	lsls	r2, r3, #5
    2948:	d504      	bpl.n	2954 <__aeabi_fmul+0x218>
    294a:	2401      	movs	r4, #1
    294c:	2201      	movs	r2, #1
    294e:	400c      	ands	r4, r1
    2950:	2000      	movs	r0, #0
    2952:	e73d      	b.n	27d0 <__aeabi_fmul+0x94>
    2954:	2401      	movs	r4, #1
    2956:	019b      	lsls	r3, r3, #6
    2958:	0a58      	lsrs	r0, r3, #9
    295a:	400c      	ands	r4, r1
    295c:	2200      	movs	r2, #0
    295e:	e737      	b.n	27d0 <__aeabi_fmul+0x94>
    2960:	2080      	movs	r0, #128	; 0x80
    2962:	2401      	movs	r4, #1
    2964:	03c0      	lsls	r0, r0, #15
    2966:	4328      	orrs	r0, r5
    2968:	0240      	lsls	r0, r0, #9
    296a:	0a40      	lsrs	r0, r0, #9
    296c:	400c      	ands	r4, r1
    296e:	22ff      	movs	r2, #255	; 0xff
    2970:	e72e      	b.n	27d0 <__aeabi_fmul+0x94>
    2972:	46c0      	nop			; (mov r8, r8)
    2974:	00003a40 	.word	0x00003a40
    2978:	f7ffffff 	.word	0xf7ffffff

0000297c <__aeabi_f2iz>:
    297c:	0241      	lsls	r1, r0, #9
    297e:	0043      	lsls	r3, r0, #1
    2980:	0fc2      	lsrs	r2, r0, #31
    2982:	0a49      	lsrs	r1, r1, #9
    2984:	0e1b      	lsrs	r3, r3, #24
    2986:	2000      	movs	r0, #0
    2988:	2b7e      	cmp	r3, #126	; 0x7e
    298a:	dd0d      	ble.n	29a8 <__aeabi_f2iz+0x2c>
    298c:	2b9d      	cmp	r3, #157	; 0x9d
    298e:	dc0c      	bgt.n	29aa <__aeabi_f2iz+0x2e>
    2990:	2080      	movs	r0, #128	; 0x80
    2992:	0400      	lsls	r0, r0, #16
    2994:	4301      	orrs	r1, r0
    2996:	2b95      	cmp	r3, #149	; 0x95
    2998:	dc0a      	bgt.n	29b0 <__aeabi_f2iz+0x34>
    299a:	2096      	movs	r0, #150	; 0x96
    299c:	1ac3      	subs	r3, r0, r3
    299e:	40d9      	lsrs	r1, r3
    29a0:	4248      	negs	r0, r1
    29a2:	2a00      	cmp	r2, #0
    29a4:	d100      	bne.n	29a8 <__aeabi_f2iz+0x2c>
    29a6:	0008      	movs	r0, r1
    29a8:	4770      	bx	lr
    29aa:	4b03      	ldr	r3, [pc, #12]	; (29b8 <__aeabi_f2iz+0x3c>)
    29ac:	18d0      	adds	r0, r2, r3
    29ae:	e7fb      	b.n	29a8 <__aeabi_f2iz+0x2c>
    29b0:	3b96      	subs	r3, #150	; 0x96
    29b2:	4099      	lsls	r1, r3
    29b4:	e7f4      	b.n	29a0 <__aeabi_f2iz+0x24>
    29b6:	46c0      	nop			; (mov r8, r8)
    29b8:	7fffffff 	.word	0x7fffffff

000029bc <__aeabi_i2f>:
    29bc:	b570      	push	{r4, r5, r6, lr}
    29be:	2800      	cmp	r0, #0
    29c0:	d030      	beq.n	2a24 <__aeabi_i2f+0x68>
    29c2:	17c3      	asrs	r3, r0, #31
    29c4:	18c4      	adds	r4, r0, r3
    29c6:	405c      	eors	r4, r3
    29c8:	0fc5      	lsrs	r5, r0, #31
    29ca:	0020      	movs	r0, r4
    29cc:	f000 f846 	bl	2a5c <__clzsi2>
    29d0:	239e      	movs	r3, #158	; 0x9e
    29d2:	1a1b      	subs	r3, r3, r0
    29d4:	2b96      	cmp	r3, #150	; 0x96
    29d6:	dc0d      	bgt.n	29f4 <__aeabi_i2f+0x38>
    29d8:	2296      	movs	r2, #150	; 0x96
    29da:	1ad2      	subs	r2, r2, r3
    29dc:	4094      	lsls	r4, r2
    29de:	002a      	movs	r2, r5
    29e0:	0264      	lsls	r4, r4, #9
    29e2:	0a64      	lsrs	r4, r4, #9
    29e4:	b2db      	uxtb	r3, r3
    29e6:	0264      	lsls	r4, r4, #9
    29e8:	05db      	lsls	r3, r3, #23
    29ea:	0a60      	lsrs	r0, r4, #9
    29ec:	07d2      	lsls	r2, r2, #31
    29ee:	4318      	orrs	r0, r3
    29f0:	4310      	orrs	r0, r2
    29f2:	bd70      	pop	{r4, r5, r6, pc}
    29f4:	2b99      	cmp	r3, #153	; 0x99
    29f6:	dc19      	bgt.n	2a2c <__aeabi_i2f+0x70>
    29f8:	2299      	movs	r2, #153	; 0x99
    29fa:	1ad2      	subs	r2, r2, r3
    29fc:	2a00      	cmp	r2, #0
    29fe:	dd29      	ble.n	2a54 <__aeabi_i2f+0x98>
    2a00:	4094      	lsls	r4, r2
    2a02:	0022      	movs	r2, r4
    2a04:	4c14      	ldr	r4, [pc, #80]	; (2a58 <__aeabi_i2f+0x9c>)
    2a06:	4014      	ands	r4, r2
    2a08:	0751      	lsls	r1, r2, #29
    2a0a:	d004      	beq.n	2a16 <__aeabi_i2f+0x5a>
    2a0c:	210f      	movs	r1, #15
    2a0e:	400a      	ands	r2, r1
    2a10:	2a04      	cmp	r2, #4
    2a12:	d000      	beq.n	2a16 <__aeabi_i2f+0x5a>
    2a14:	3404      	adds	r4, #4
    2a16:	0162      	lsls	r2, r4, #5
    2a18:	d413      	bmi.n	2a42 <__aeabi_i2f+0x86>
    2a1a:	01a4      	lsls	r4, r4, #6
    2a1c:	0a64      	lsrs	r4, r4, #9
    2a1e:	b2db      	uxtb	r3, r3
    2a20:	002a      	movs	r2, r5
    2a22:	e7e0      	b.n	29e6 <__aeabi_i2f+0x2a>
    2a24:	2200      	movs	r2, #0
    2a26:	2300      	movs	r3, #0
    2a28:	2400      	movs	r4, #0
    2a2a:	e7dc      	b.n	29e6 <__aeabi_i2f+0x2a>
    2a2c:	2205      	movs	r2, #5
    2a2e:	0021      	movs	r1, r4
    2a30:	1a12      	subs	r2, r2, r0
    2a32:	40d1      	lsrs	r1, r2
    2a34:	22b9      	movs	r2, #185	; 0xb9
    2a36:	1ad2      	subs	r2, r2, r3
    2a38:	4094      	lsls	r4, r2
    2a3a:	1e62      	subs	r2, r4, #1
    2a3c:	4194      	sbcs	r4, r2
    2a3e:	430c      	orrs	r4, r1
    2a40:	e7da      	b.n	29f8 <__aeabi_i2f+0x3c>
    2a42:	4b05      	ldr	r3, [pc, #20]	; (2a58 <__aeabi_i2f+0x9c>)
    2a44:	002a      	movs	r2, r5
    2a46:	401c      	ands	r4, r3
    2a48:	239f      	movs	r3, #159	; 0x9f
    2a4a:	01a4      	lsls	r4, r4, #6
    2a4c:	1a1b      	subs	r3, r3, r0
    2a4e:	0a64      	lsrs	r4, r4, #9
    2a50:	b2db      	uxtb	r3, r3
    2a52:	e7c8      	b.n	29e6 <__aeabi_i2f+0x2a>
    2a54:	0022      	movs	r2, r4
    2a56:	e7d5      	b.n	2a04 <__aeabi_i2f+0x48>
    2a58:	fbffffff 	.word	0xfbffffff

00002a5c <__clzsi2>:
    2a5c:	211c      	movs	r1, #28
    2a5e:	2301      	movs	r3, #1
    2a60:	041b      	lsls	r3, r3, #16
    2a62:	4298      	cmp	r0, r3
    2a64:	d301      	bcc.n	2a6a <__clzsi2+0xe>
    2a66:	0c00      	lsrs	r0, r0, #16
    2a68:	3910      	subs	r1, #16
    2a6a:	0a1b      	lsrs	r3, r3, #8
    2a6c:	4298      	cmp	r0, r3
    2a6e:	d301      	bcc.n	2a74 <__clzsi2+0x18>
    2a70:	0a00      	lsrs	r0, r0, #8
    2a72:	3908      	subs	r1, #8
    2a74:	091b      	lsrs	r3, r3, #4
    2a76:	4298      	cmp	r0, r3
    2a78:	d301      	bcc.n	2a7e <__clzsi2+0x22>
    2a7a:	0900      	lsrs	r0, r0, #4
    2a7c:	3904      	subs	r1, #4
    2a7e:	a202      	add	r2, pc, #8	; (adr r2, 2a88 <__clzsi2+0x2c>)
    2a80:	5c10      	ldrb	r0, [r2, r0]
    2a82:	1840      	adds	r0, r0, r1
    2a84:	4770      	bx	lr
    2a86:	46c0      	nop			; (mov r8, r8)
    2a88:	02020304 	.word	0x02020304
    2a8c:	01010101 	.word	0x01010101
	...

00002a98 <__libc_init_array>:
    2a98:	b570      	push	{r4, r5, r6, lr}
    2a9a:	4e0d      	ldr	r6, [pc, #52]	; (2ad0 <__libc_init_array+0x38>)
    2a9c:	4d0d      	ldr	r5, [pc, #52]	; (2ad4 <__libc_init_array+0x3c>)
    2a9e:	2400      	movs	r4, #0
    2aa0:	1bad      	subs	r5, r5, r6
    2aa2:	10ad      	asrs	r5, r5, #2
    2aa4:	d005      	beq.n	2ab2 <__libc_init_array+0x1a>
    2aa6:	00a3      	lsls	r3, r4, #2
    2aa8:	58f3      	ldr	r3, [r6, r3]
    2aaa:	3401      	adds	r4, #1
    2aac:	4798      	blx	r3
    2aae:	42a5      	cmp	r5, r4
    2ab0:	d1f9      	bne.n	2aa6 <__libc_init_array+0xe>
    2ab2:	f000 ffe7 	bl	3a84 <_init>
    2ab6:	4e08      	ldr	r6, [pc, #32]	; (2ad8 <__libc_init_array+0x40>)
    2ab8:	4d08      	ldr	r5, [pc, #32]	; (2adc <__libc_init_array+0x44>)
    2aba:	2400      	movs	r4, #0
    2abc:	1bad      	subs	r5, r5, r6
    2abe:	10ad      	asrs	r5, r5, #2
    2ac0:	d005      	beq.n	2ace <__libc_init_array+0x36>
    2ac2:	00a3      	lsls	r3, r4, #2
    2ac4:	58f3      	ldr	r3, [r6, r3]
    2ac6:	3401      	adds	r4, #1
    2ac8:	4798      	blx	r3
    2aca:	42a5      	cmp	r5, r4
    2acc:	d1f9      	bne.n	2ac2 <__libc_init_array+0x2a>
    2ace:	bd70      	pop	{r4, r5, r6, pc}
    2ad0:	00003a90 	.word	0x00003a90
    2ad4:	00003a90 	.word	0x00003a90
    2ad8:	00003a90 	.word	0x00003a90
    2adc:	00003a98 	.word	0x00003a98

00002ae0 <memcpy>:
    2ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ae2:	0005      	movs	r5, r0
    2ae4:	2a0f      	cmp	r2, #15
    2ae6:	d92f      	bls.n	2b48 <memcpy+0x68>
    2ae8:	000b      	movs	r3, r1
    2aea:	4303      	orrs	r3, r0
    2aec:	079b      	lsls	r3, r3, #30
    2aee:	d134      	bne.n	2b5a <memcpy+0x7a>
    2af0:	0016      	movs	r6, r2
    2af2:	000c      	movs	r4, r1
    2af4:	0003      	movs	r3, r0
    2af6:	3e10      	subs	r6, #16
    2af8:	0935      	lsrs	r5, r6, #4
    2afa:	3501      	adds	r5, #1
    2afc:	012d      	lsls	r5, r5, #4
    2afe:	1945      	adds	r5, r0, r5
    2b00:	6827      	ldr	r7, [r4, #0]
    2b02:	601f      	str	r7, [r3, #0]
    2b04:	6867      	ldr	r7, [r4, #4]
    2b06:	605f      	str	r7, [r3, #4]
    2b08:	68a7      	ldr	r7, [r4, #8]
    2b0a:	609f      	str	r7, [r3, #8]
    2b0c:	68e7      	ldr	r7, [r4, #12]
    2b0e:	3410      	adds	r4, #16
    2b10:	60df      	str	r7, [r3, #12]
    2b12:	3310      	adds	r3, #16
    2b14:	429d      	cmp	r5, r3
    2b16:	d1f3      	bne.n	2b00 <memcpy+0x20>
    2b18:	230f      	movs	r3, #15
    2b1a:	439e      	bics	r6, r3
    2b1c:	3610      	adds	r6, #16
    2b1e:	1985      	adds	r5, r0, r6
    2b20:	1989      	adds	r1, r1, r6
    2b22:	4013      	ands	r3, r2
    2b24:	2b03      	cmp	r3, #3
    2b26:	d91a      	bls.n	2b5e <memcpy+0x7e>
    2b28:	1f1e      	subs	r6, r3, #4
    2b2a:	2300      	movs	r3, #0
    2b2c:	08b4      	lsrs	r4, r6, #2
    2b2e:	3401      	adds	r4, #1
    2b30:	00a4      	lsls	r4, r4, #2
    2b32:	58cf      	ldr	r7, [r1, r3]
    2b34:	50ef      	str	r7, [r5, r3]
    2b36:	3304      	adds	r3, #4
    2b38:	42a3      	cmp	r3, r4
    2b3a:	d1fa      	bne.n	2b32 <memcpy+0x52>
    2b3c:	2403      	movs	r4, #3
    2b3e:	43a6      	bics	r6, r4
    2b40:	1d33      	adds	r3, r6, #4
    2b42:	4022      	ands	r2, r4
    2b44:	18c9      	adds	r1, r1, r3
    2b46:	18ed      	adds	r5, r5, r3
    2b48:	2a00      	cmp	r2, #0
    2b4a:	d005      	beq.n	2b58 <memcpy+0x78>
    2b4c:	2300      	movs	r3, #0
    2b4e:	5ccc      	ldrb	r4, [r1, r3]
    2b50:	54ec      	strb	r4, [r5, r3]
    2b52:	3301      	adds	r3, #1
    2b54:	4293      	cmp	r3, r2
    2b56:	d1fa      	bne.n	2b4e <memcpy+0x6e>
    2b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b5a:	0005      	movs	r5, r0
    2b5c:	e7f6      	b.n	2b4c <memcpy+0x6c>
    2b5e:	001a      	movs	r2, r3
    2b60:	e7f2      	b.n	2b48 <memcpy+0x68>
    2b62:	46c0      	nop			; (mov r8, r8)

00002b64 <memset>:
    2b64:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b66:	0783      	lsls	r3, r0, #30
    2b68:	d043      	beq.n	2bf2 <memset+0x8e>
    2b6a:	1e54      	subs	r4, r2, #1
    2b6c:	2a00      	cmp	r2, #0
    2b6e:	d03f      	beq.n	2bf0 <memset+0x8c>
    2b70:	b2ce      	uxtb	r6, r1
    2b72:	0002      	movs	r2, r0
    2b74:	2503      	movs	r5, #3
    2b76:	e002      	b.n	2b7e <memset+0x1a>
    2b78:	001a      	movs	r2, r3
    2b7a:	3c01      	subs	r4, #1
    2b7c:	d338      	bcc.n	2bf0 <memset+0x8c>
    2b7e:	1c53      	adds	r3, r2, #1
    2b80:	7016      	strb	r6, [r2, #0]
    2b82:	422b      	tst	r3, r5
    2b84:	d1f8      	bne.n	2b78 <memset+0x14>
    2b86:	2c03      	cmp	r4, #3
    2b88:	d92a      	bls.n	2be0 <memset+0x7c>
    2b8a:	22ff      	movs	r2, #255	; 0xff
    2b8c:	400a      	ands	r2, r1
    2b8e:	0215      	lsls	r5, r2, #8
    2b90:	4315      	orrs	r5, r2
    2b92:	042a      	lsls	r2, r5, #16
    2b94:	4315      	orrs	r5, r2
    2b96:	2c0f      	cmp	r4, #15
    2b98:	d914      	bls.n	2bc4 <memset+0x60>
    2b9a:	0027      	movs	r7, r4
    2b9c:	001a      	movs	r2, r3
    2b9e:	3f10      	subs	r7, #16
    2ba0:	093e      	lsrs	r6, r7, #4
    2ba2:	3601      	adds	r6, #1
    2ba4:	0136      	lsls	r6, r6, #4
    2ba6:	199e      	adds	r6, r3, r6
    2ba8:	6015      	str	r5, [r2, #0]
    2baa:	6055      	str	r5, [r2, #4]
    2bac:	6095      	str	r5, [r2, #8]
    2bae:	60d5      	str	r5, [r2, #12]
    2bb0:	3210      	adds	r2, #16
    2bb2:	4296      	cmp	r6, r2
    2bb4:	d1f8      	bne.n	2ba8 <memset+0x44>
    2bb6:	220f      	movs	r2, #15
    2bb8:	4397      	bics	r7, r2
    2bba:	3710      	adds	r7, #16
    2bbc:	19db      	adds	r3, r3, r7
    2bbe:	4014      	ands	r4, r2
    2bc0:	2c03      	cmp	r4, #3
    2bc2:	d90d      	bls.n	2be0 <memset+0x7c>
    2bc4:	001a      	movs	r2, r3
    2bc6:	1f27      	subs	r7, r4, #4
    2bc8:	08be      	lsrs	r6, r7, #2
    2bca:	3601      	adds	r6, #1
    2bcc:	00b6      	lsls	r6, r6, #2
    2bce:	199e      	adds	r6, r3, r6
    2bd0:	c220      	stmia	r2!, {r5}
    2bd2:	42b2      	cmp	r2, r6
    2bd4:	d1fc      	bne.n	2bd0 <memset+0x6c>
    2bd6:	2203      	movs	r2, #3
    2bd8:	4397      	bics	r7, r2
    2bda:	3704      	adds	r7, #4
    2bdc:	19db      	adds	r3, r3, r7
    2bde:	4014      	ands	r4, r2
    2be0:	2c00      	cmp	r4, #0
    2be2:	d005      	beq.n	2bf0 <memset+0x8c>
    2be4:	b2c9      	uxtb	r1, r1
    2be6:	191c      	adds	r4, r3, r4
    2be8:	7019      	strb	r1, [r3, #0]
    2bea:	3301      	adds	r3, #1
    2bec:	429c      	cmp	r4, r3
    2bee:	d1fb      	bne.n	2be8 <memset+0x84>
    2bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2bf2:	0014      	movs	r4, r2
    2bf4:	0003      	movs	r3, r0
    2bf6:	e7c6      	b.n	2b86 <memset+0x22>

00002bf8 <register_fini>:
    2bf8:	4b03      	ldr	r3, [pc, #12]	; (2c08 <register_fini+0x10>)
    2bfa:	b510      	push	{r4, lr}
    2bfc:	2b00      	cmp	r3, #0
    2bfe:	d002      	beq.n	2c06 <register_fini+0xe>
    2c00:	4802      	ldr	r0, [pc, #8]	; (2c0c <register_fini+0x14>)
    2c02:	f000 f805 	bl	2c10 <atexit>
    2c06:	bd10      	pop	{r4, pc}
    2c08:	00000000 	.word	0x00000000
    2c0c:	00002c21 	.word	0x00002c21

00002c10 <atexit>:
    2c10:	b510      	push	{r4, lr}
    2c12:	0001      	movs	r1, r0
    2c14:	2300      	movs	r3, #0
    2c16:	2200      	movs	r2, #0
    2c18:	2000      	movs	r0, #0
    2c1a:	f000 f81f 	bl	2c5c <__register_exitproc>
    2c1e:	bd10      	pop	{r4, pc}

00002c20 <__libc_fini_array>:
    2c20:	b570      	push	{r4, r5, r6, lr}
    2c22:	4b09      	ldr	r3, [pc, #36]	; (2c48 <__libc_fini_array+0x28>)
    2c24:	4c09      	ldr	r4, [pc, #36]	; (2c4c <__libc_fini_array+0x2c>)
    2c26:	1ae4      	subs	r4, r4, r3
    2c28:	10a4      	asrs	r4, r4, #2
    2c2a:	d009      	beq.n	2c40 <__libc_fini_array+0x20>
    2c2c:	4a08      	ldr	r2, [pc, #32]	; (2c50 <__libc_fini_array+0x30>)
    2c2e:	18a5      	adds	r5, r4, r2
    2c30:	00ad      	lsls	r5, r5, #2
    2c32:	18ed      	adds	r5, r5, r3
    2c34:	682b      	ldr	r3, [r5, #0]
    2c36:	3c01      	subs	r4, #1
    2c38:	4798      	blx	r3
    2c3a:	3d04      	subs	r5, #4
    2c3c:	2c00      	cmp	r4, #0
    2c3e:	d1f9      	bne.n	2c34 <__libc_fini_array+0x14>
    2c40:	f000 ff2a 	bl	3a98 <_fini>
    2c44:	bd70      	pop	{r4, r5, r6, pc}
    2c46:	46c0      	nop			; (mov r8, r8)
    2c48:	00003aa4 	.word	0x00003aa4
    2c4c:	00003aa8 	.word	0x00003aa8
    2c50:	3fffffff 	.word	0x3fffffff

00002c54 <__retarget_lock_acquire_recursive>:
    2c54:	4770      	bx	lr
    2c56:	46c0      	nop			; (mov r8, r8)

00002c58 <__retarget_lock_release_recursive>:
    2c58:	4770      	bx	lr
    2c5a:	46c0      	nop			; (mov r8, r8)

00002c5c <__register_exitproc>:
    2c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c5e:	464e      	mov	r6, r9
    2c60:	4645      	mov	r5, r8
    2c62:	46de      	mov	lr, fp
    2c64:	4657      	mov	r7, sl
    2c66:	b5e0      	push	{r5, r6, r7, lr}
    2c68:	4d36      	ldr	r5, [pc, #216]	; (2d44 <__register_exitproc+0xe8>)
    2c6a:	b083      	sub	sp, #12
    2c6c:	0006      	movs	r6, r0
    2c6e:	6828      	ldr	r0, [r5, #0]
    2c70:	4698      	mov	r8, r3
    2c72:	000f      	movs	r7, r1
    2c74:	4691      	mov	r9, r2
    2c76:	f7ff ffed 	bl	2c54 <__retarget_lock_acquire_recursive>
    2c7a:	4b33      	ldr	r3, [pc, #204]	; (2d48 <__register_exitproc+0xec>)
    2c7c:	681c      	ldr	r4, [r3, #0]
    2c7e:	23a4      	movs	r3, #164	; 0xa4
    2c80:	005b      	lsls	r3, r3, #1
    2c82:	58e0      	ldr	r0, [r4, r3]
    2c84:	2800      	cmp	r0, #0
    2c86:	d052      	beq.n	2d2e <__register_exitproc+0xd2>
    2c88:	6843      	ldr	r3, [r0, #4]
    2c8a:	2b1f      	cmp	r3, #31
    2c8c:	dc13      	bgt.n	2cb6 <__register_exitproc+0x5a>
    2c8e:	1c5a      	adds	r2, r3, #1
    2c90:	9201      	str	r2, [sp, #4]
    2c92:	2e00      	cmp	r6, #0
    2c94:	d128      	bne.n	2ce8 <__register_exitproc+0x8c>
    2c96:	9a01      	ldr	r2, [sp, #4]
    2c98:	3302      	adds	r3, #2
    2c9a:	009b      	lsls	r3, r3, #2
    2c9c:	6042      	str	r2, [r0, #4]
    2c9e:	501f      	str	r7, [r3, r0]
    2ca0:	6828      	ldr	r0, [r5, #0]
    2ca2:	f7ff ffd9 	bl	2c58 <__retarget_lock_release_recursive>
    2ca6:	2000      	movs	r0, #0
    2ca8:	b003      	add	sp, #12
    2caa:	bc3c      	pop	{r2, r3, r4, r5}
    2cac:	4690      	mov	r8, r2
    2cae:	4699      	mov	r9, r3
    2cb0:	46a2      	mov	sl, r4
    2cb2:	46ab      	mov	fp, r5
    2cb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2cb6:	4b25      	ldr	r3, [pc, #148]	; (2d4c <__register_exitproc+0xf0>)
    2cb8:	2b00      	cmp	r3, #0
    2cba:	d03d      	beq.n	2d38 <__register_exitproc+0xdc>
    2cbc:	20c8      	movs	r0, #200	; 0xc8
    2cbe:	0040      	lsls	r0, r0, #1
    2cc0:	e000      	b.n	2cc4 <__register_exitproc+0x68>
    2cc2:	bf00      	nop
    2cc4:	2800      	cmp	r0, #0
    2cc6:	d037      	beq.n	2d38 <__register_exitproc+0xdc>
    2cc8:	22a4      	movs	r2, #164	; 0xa4
    2cca:	2300      	movs	r3, #0
    2ccc:	0052      	lsls	r2, r2, #1
    2cce:	58a1      	ldr	r1, [r4, r2]
    2cd0:	6043      	str	r3, [r0, #4]
    2cd2:	6001      	str	r1, [r0, #0]
    2cd4:	50a0      	str	r0, [r4, r2]
    2cd6:	3240      	adds	r2, #64	; 0x40
    2cd8:	5083      	str	r3, [r0, r2]
    2cda:	3204      	adds	r2, #4
    2cdc:	5083      	str	r3, [r0, r2]
    2cde:	3301      	adds	r3, #1
    2ce0:	9301      	str	r3, [sp, #4]
    2ce2:	2300      	movs	r3, #0
    2ce4:	2e00      	cmp	r6, #0
    2ce6:	d0d6      	beq.n	2c96 <__register_exitproc+0x3a>
    2ce8:	009a      	lsls	r2, r3, #2
    2cea:	4692      	mov	sl, r2
    2cec:	4482      	add	sl, r0
    2cee:	464a      	mov	r2, r9
    2cf0:	2188      	movs	r1, #136	; 0x88
    2cf2:	4654      	mov	r4, sl
    2cf4:	5062      	str	r2, [r4, r1]
    2cf6:	22c4      	movs	r2, #196	; 0xc4
    2cf8:	0052      	lsls	r2, r2, #1
    2cfa:	4691      	mov	r9, r2
    2cfc:	4481      	add	r9, r0
    2cfe:	464a      	mov	r2, r9
    2d00:	3987      	subs	r1, #135	; 0x87
    2d02:	4099      	lsls	r1, r3
    2d04:	6812      	ldr	r2, [r2, #0]
    2d06:	468b      	mov	fp, r1
    2d08:	430a      	orrs	r2, r1
    2d0a:	4694      	mov	ip, r2
    2d0c:	464a      	mov	r2, r9
    2d0e:	4661      	mov	r1, ip
    2d10:	6011      	str	r1, [r2, #0]
    2d12:	2284      	movs	r2, #132	; 0x84
    2d14:	4641      	mov	r1, r8
    2d16:	0052      	lsls	r2, r2, #1
    2d18:	50a1      	str	r1, [r4, r2]
    2d1a:	2e02      	cmp	r6, #2
    2d1c:	d1bb      	bne.n	2c96 <__register_exitproc+0x3a>
    2d1e:	0002      	movs	r2, r0
    2d20:	465c      	mov	r4, fp
    2d22:	328d      	adds	r2, #141	; 0x8d
    2d24:	32ff      	adds	r2, #255	; 0xff
    2d26:	6811      	ldr	r1, [r2, #0]
    2d28:	430c      	orrs	r4, r1
    2d2a:	6014      	str	r4, [r2, #0]
    2d2c:	e7b3      	b.n	2c96 <__register_exitproc+0x3a>
    2d2e:	0020      	movs	r0, r4
    2d30:	304d      	adds	r0, #77	; 0x4d
    2d32:	30ff      	adds	r0, #255	; 0xff
    2d34:	50e0      	str	r0, [r4, r3]
    2d36:	e7a7      	b.n	2c88 <__register_exitproc+0x2c>
    2d38:	6828      	ldr	r0, [r5, #0]
    2d3a:	f7ff ff8d 	bl	2c58 <__retarget_lock_release_recursive>
    2d3e:	2001      	movs	r0, #1
    2d40:	4240      	negs	r0, r0
    2d42:	e7b1      	b.n	2ca8 <__register_exitproc+0x4c>
    2d44:	20000430 	.word	0x20000430
    2d48:	00003a80 	.word	0x00003a80
    2d4c:	00000000 	.word	0x00000000
    2d50:	0000118a 	.word	0x0000118a
    2d54:	00001182 	.word	0x00001182
    2d58:	00001198 	.word	0x00001198
    2d5c:	000011a2 	.word	0x000011a2
    2d60:	000011ac 	.word	0x000011ac
    2d64:	000011b6 	.word	0x000011b6
    2d68:	000013b4 	.word	0x000013b4
    2d6c:	000013ee 	.word	0x000013ee
    2d70:	00001408 	.word	0x00001408
    2d74:	0000141e 	.word	0x0000141e
    2d78:	00001438 	.word	0x00001438
    2d7c:	0000144e 	.word	0x0000144e
    2d80:	0000151a 	.word	0x0000151a
    2d84:	0000159c 	.word	0x0000159c
    2d88:	000015b8 	.word	0x000015b8
    2d8c:	00001654 	.word	0x00001654
    2d90:	0000166e 	.word	0x0000166e
    2d94:	0000168c 	.word	0x0000168c
    2d98:	000016a8 	.word	0x000016a8
    2d9c:	000016cc 	.word	0x000016cc
    2da0:	00001724 	.word	0x00001724
    2da4:	0000173e 	.word	0x0000173e
    2da8:	0000174a 	.word	0x0000174a
    2dac:	00001756 	.word	0x00001756
    2db0:	00001762 	.word	0x00001762
    2db4:	0000176e 	.word	0x0000176e

00002db8 <fade_up>:
	...
    2df0:	00010001 00010001 00010001 00010001     ................
    2e00:	00010001 00020002 00020002 00020002     ................
    2e10:	00030003 00030003 00040004 00040004     ................
    2e20:	00050005 00060005 00070006 00070007     ................
    2e30:	00080008 00090009 000a000a 000b000b     ................
    2e40:	000d000c 000e000d 0010000f 00110010     ................
    2e50:	00130012 00140014 00160015 00180017     ................
    2e60:	001a0019 001d001c 001f001e 00220020     ............ .".
    2e70:	00240023 00270026 002a0028 002d002c     #.$.&.'.(.*.,.-.
    2e80:	0030002f 00340032 00370036 003b0039     /.0.2.4.6.7.9.;.
    2e90:	003f003d 00430041 00480045 004c004a     =.?.A.C.E.H.J.L.
    2ea0:	0051004f 00560053 005b0058 0060005e     O.Q.S.V.X.[.^.`.
    2eb0:	00660063 006c0069 0072006f 00780075     c.f.i.l.o.r.u.x.
    2ec0:	007f007b 00860082 008d0089 00940090     {...............
    2ed0:	009b0098 00a3009f 00ab00a7 00b400b0     ................
    2ee0:	00bd00b8 00c600c1 00cf00ca 00d900d4     ................
    2ef0:	00e300dd 00ed00e8 00f700f2 010200fd     ................
    2f00:	010e0108 01190113 0125011f 0131012b     ..........%.+.1.
    2f10:	013e0138 014b0145 01590152 0166015f     8.>.E.K.R.Y._.f.
    2f20:	0175016d 0183017c 0192018b 01a2019a     m.u.|...........
    2f30:	01b201aa 01c201ba 01d301ca 01e401db     ................
    2f40:	01f501ec 020701fe 021a0210 022d0223     ............#.-.
    2f50:	02400236 0254024a 0269025e 027d0273     6.@.J.T.^.i.s.}.
    2f60:	02930288 02a9029e 02bf02b4 02d602cb     ................
    2f70:	02ee02e2 030602f9 031e0312 0337032b     ............+.7.
    2f80:	03510344 036b035e 03860378 03a10394     D.Q.^.k.x.......
    2f90:	03bd03af 03da03cb 03f703e8 04150406     ................
    2fa0:	04330424 04520443 04720462 04920482     $.3.C.R.b.r.....
    2fb0:	04b304a3 04d504c4 04f704e6 051a0509     ................
    2fc0:	053e052c 05620550 05870574 05ad059a     ,.>.P.b.t.......
    2fd0:	05d305c0 05fa05e7 0622060e 064b0637     ..........".7.K.
    2fe0:	06740660 069e0689 06c906b4 06f506df     `.t.............
    2ff0:	0721070b 074f0738 077d0766 07ac0794     ..!.8.O.f.}.....
    3000:	07db07c3 080c07f3 083d0824 086f0856     ........$.=.V.o.
    3010:	08a20888 08d608bc 090b08f0 09400925     ............%.@.
    3020:	0977095b 09ae0992 09e609ca 0a1f0a03     [.w.............
    3030:	0a590a3c 0a940a77 0ad00ab2 0b0d0aee     <.Y.w...........
    3040:	0b4b0b2c 0b8a0b6a 0bc90ba9 0c0a0be9     ,.K.j...........
    3050:	0c4c0c2b 0c8e0c6d 0cd20cb0 0d170cf4     +.L.m...........
    3060:	0d5c0d39 0da30d80 0deb0dc7 0e340e0f     9.\...........4.
    3070:	0e7d0e58 0ec80ea3 0f140eee 0f620f3b     X.}.........;.b.
    3080:	0fb00f88 0fff0fd7                       ........

00003088 <fade_down>:
    3088:	0fd70fff 0f880fb0 0f3b0f62 0eee0f14     ........b.;.....
    3098:	0ea30ec8 0e580e7d 0e0f0e34 0dc70deb     ....}.X.4.......
    30a8:	0d800da3 0d390d5c 0cf40d17 0cb00cd2     ....\.9.........
    30b8:	0c6d0c8e 0c2b0c4c 0be90c0a 0ba90bc9     ..m.L.+.........
    30c8:	0b6a0b8a 0b2c0b4b 0aee0b0d 0ab20ad0     ..j.K.,.........
    30d8:	0a770a94 0a3c0a59 0a030a1f 09ca09e6     ..w.Y.<.........
    30e8:	099209ae 095b0977 09250940 08f0090b     ....w.[.@.%.....
    30f8:	08bc08d6 088808a2 0856086f 0824083d     ........o.V.=.$.
    3108:	07f3080c 07c307db 079407ac 0766077d     ............}.f.
    3118:	0738074f 070b0721 06df06f5 06b406c9     O.8.!...........
    3128:	0689069e 06600674 0637064b 060e0622     ....t.`.K.7."...
    3138:	05e705fa 05c005d3 059a05ad 05740587     ..............t.
    3148:	05500562 052c053e 0509051a 04e604f7     b.P.>.,.........
    3158:	04c404d5 04a304b3 04820492 04620472     ............r.b.
    3168:	04430452 04240433 04060415 03e803f7     R.C.3.$.........
    3178:	03cb03da 03af03bd 039403a1 03780386     ..............x.
    3188:	035e036b 03440351 032b0337 0312031e     k.^.Q.D.7.+.....
    3198:	02f90306 02e202ee 02cb02d6 02b402bf     ................
    31a8:	029e02a9 02880293 0273027d 025e0269     ........}.s.i.^.
    31b8:	024a0254 02360240 0223022d 0210021a     T.J.@.6.-.#.....
    31c8:	01fe0207 01ec01f5 01db01e4 01ca01d3     ................
    31d8:	01ba01c2 01aa01b2 019a01a2 018b0192     ................
    31e8:	017c0183 016d0175 015f0166 01520159     ..|.u.m.f._.Y.R.
    31f8:	0145014b 0138013e 012b0131 011f0125     K.E.>.8.1.+.%...
    3208:	01130119 0108010e 00fd0102 00f200f7     ................
    3218:	00e800ed 00dd00e3 00d400d9 00ca00cf     ................
    3228:	00c100c6 00b800bd 00b000b4 00a700ab     ................
    3238:	009f00a3 0098009b 00900094 0089008d     ................
    3248:	00820086 007b007f 00750078 006f0072     ......{.x.u.r.o.
    3258:	0069006c 00630066 005e0060 0058005b     l.i.f.c.`.^.[.X.
    3268:	00530056 004f0051 004a004c 00450048     V.S.Q.O.L.J.H.E.
    3278:	00410043 003d003f 0039003b 00360037     C.A.?.=.;.9.7.6.
    3288:	00320034 002f0030 002c002d 0028002a     4.2.0./.-.,.*.(.
    3298:	00260027 00230024 00200022 001e001f     '.&.$.#.". .....
    32a8:	001c001d 0019001a 00170018 00150016     ................
    32b8:	00140014 00120013 00100011 000f0010     ................
    32c8:	000d000e 000c000d 000b000b 000a000a     ................
    32d8:	00090009 00080008 00070007 00060007     ................
    32e8:	00050006 00050005 00040004 00040004     ................
    32f8:	00030003 00030003 00020002 00020002     ................
    3308:	00020002 00010001 00010001 00010001     ................
    3318:	00010001 00010001 00010001 00010001     ................
	...

00003358 <xy_fade_up>:
	...
    3380:	00010000 00010001 00010001 00010001     ................
    3390:	00010001 00020002 00020002 00030002     ................
    33a0:	00030003 00040003 00040004 00050004     ................
    33b0:	00050005 00060006 00070007 00080007     ................
    33c0:	00090008 000a0009 000b000b 000c000c     ................
    33d0:	000e000d 000f000e 00100010 00120011     ................
    33e0:	00140013 00150015 00170016 00190018     ................
    33f0:	001b001a 001e001c 0020001f 00220021     .......... .!.".
    3400:	00250023 00270026 002a0029 002d002c     #.%.&.'.).*.,.-.
    3410:	0030002f 00330032 00370035 003a0038     /.0.2.3.5.7.8.:.
    3420:	003e003c 00410040 00450043 00490047     <.>.@.A.C.E.G.I.
    3430:	004e004b 00520050 00560054 005b0059     K.N.P.R.T.V.Y.[.
    3440:	0060005d 00650062 006a0067 006f006d     ].`.b.e.g.j.m.o.
    3450:	00750072 007b0078 0080007e 00870083     r.u.x.{.~.......
    3460:	008d008a 00930090 009a0097 00a1009d     ................
    3470:	00a800a4 00af00ab 00b600b3 00be00ba     ................
    3480:	00c600c2 00ce00ca 00d600d2 00df00db     ................
    3490:	00e800e3 00f100ec 00fa00f5 010300fe     ................
    34a0:	010d0108 01170112 0121011c 012b0126     ..........!.&.+.
    34b0:	01360131 0141013b 014c0146 01570152     1.6.;.A.F.L.R.W.
    34c0:	0163015d 016f0169 017b0175 01870181     ].c.i.o.u.{.....
    34d0:	0194018e 01a1019b 01ae01a8 01bc01b5     ................
    34e0:	01ca01c3 01d801d1 01e601df 01f501ed     ................
    34f0:	020401fc 0213020b 0222021b 0232022a     ..........".*.2.
    3500:	0242023a 0253024b 0264025b 0275026c     :.B.K.S.[.d.l.u.
    3510:	0286027d 0298028f 02aa02a1 02bc02b3     }...............
    3520:	02cf02c5 02e202d8 02f502eb 030902ff     ................
    3530:	031d0313 03310327 0346033b 035b0350     ....'.1.;.F.P.[.
    3540:	03700365 0386037b 039c0391 03b203a7     e.p.{...........
    3550:	03c903be 03e003d5 03f803ec 04100404     ................
    3560:	0428041c 04410434 045a044d 04730466     ..(.4.A.M.Z.f.s.
    3570:	048d0480 04a7049a 04c204b4 04dd04cf     ................
    3580:	04f804ea 05140506 05300522 054d053e     ........".0.>.M.
    3590:	056a055b 05870578 05a50596 05c305b4     [.j.x...........
    35a0:	05e205d2 060105f1 06200610 06400630     .......... .0.@.
    35b0:	06600650 06810671 06a20692 06c406b3     P.`.q...........
    35c0:	06e606d5 070806f7 072b071a 074f073d     ..........+.=.O.
    35d0:	07730761 07970785 07bc07a9 07e107ce     a.s.............
    35e0:	080707f4 082d081a 08530840 087b0867     ......-.@.S.g.{.
    35f0:	08a2088e 08ca08b6 08f308de 091c0907     ................
    3600:	09450930 096f095a 099a0984 09c509af     0.E.Z.o.........
    3610:	09f009da 0a1c0a06 0a490a32 0a760a5f     ........2.I._.v.
    3620:	0aa30a8c 0ad10aba 0b000ae8 0b2f0b17     ............../.
    3630:	0b5e0b47 0b8f0b76 0bbf0ba7 0bf00bd8     G.^.v...........
    3640:	0c220c09 0c540c3b 0c870c6e 0cba0ca1     ..".;.T.n.......
    3650:	0cee0cd4 0d230d08 0d580d3d 0d8d0d72     ......#.=.X.r...
    3660:	0dc30da8 0dfa0dde 0e310e15 0e690e4d     ..........1.M.i.
    3670:	0ea10e85 0eda0ebd 0f130ef7 0f4d0f30     ............0.M.
    3680:	0f880f6b 0fc30fa6 0fff0fe1              k...........

0000368c <xy_fade_down>:
    368c:	0fe10fff 0fa60fc3 0f6b0f88 0f300f4d     ..........k.M.0.
    369c:	0ef70f13 0ebd0eda 0e850ea1 0e4d0e69     ............i.M.
    36ac:	0e150e31 0dde0dfa 0da80dc3 0d720d8d     1.............r.
    36bc:	0d3d0d58 0d080d23 0cd40cee 0ca10cba     X.=.#...........
    36cc:	0c6e0c87 0c3b0c54 0c090c22 0bd80bf0     ..n.T.;.".......
    36dc:	0ba70bbf 0b760b8f 0b470b5e 0b170b2f     ......v.^.G./...
    36ec:	0ae80b00 0aba0ad1 0a8c0aa3 0a5f0a76     ............v._.
    36fc:	0a320a49 0a060a1c 09da09f0 09af09c5     I.2.............
    370c:	0984099a 095a096f 09300945 0907091c     ....o.Z.E.0.....
    371c:	08de08f3 08b608ca 088e08a2 0867087b     ............{.g.
    372c:	08400853 081a082d 07f40807 07ce07e1     S.@.-...........
    373c:	07a907bc 07850797 07610773 073d074f     ........s.a.O.=.
    374c:	071a072b 06f70708 06d506e6 06b306c4     +...............
    375c:	069206a2 06710681 06500660 06300640     ......q.`.P.@.0.
    376c:	06100620 05f10601 05d205e2 05b405c3      ...............
    377c:	059605a5 05780587 055b056a 053e054d     ......x.j.[.M.>.
    378c:	05220530 05060514 04ea04f8 04cf04dd     0.".............
    379c:	04b404c2 049a04a7 0480048d 04660473     ............s.f.
    37ac:	044d045a 04340441 041c0428 04040410     Z.M.A.4.(.......
    37bc:	03ec03f8 03d503e0 03be03c9 03a703b2     ................
    37cc:	0391039c 037b0386 03650370 0350035b     ......{.p.e.[.P.
    37dc:	033b0346 03270331 0313031d 02ff0309     F.;.1.'.........
    37ec:	02eb02f5 02d802e2 02c502cf 02b302bc     ................
    37fc:	02a102aa 028f0298 027d0286 026c0275     ..........}.u.l.
    380c:	025b0264 024b0253 023a0242 022a0232     d.[.S.K.B.:.2.*.
    381c:	021b0222 020b0213 01fc0204 01ed01f5     "...............
    382c:	01df01e6 01d101d8 01c301ca 01b501bc     ................
    383c:	01a801ae 019b01a1 018e0194 01810187     ................
    384c:	0175017b 0169016f 015d0163 01520157     {.u.o.i.c.].W.R.
    385c:	0146014c 013b0141 01310136 0126012b     L.F.A.;.6.1.+.&.
    386c:	011c0121 01120117 0108010d 00fe0103     !...............
    387c:	00f500fa 00ec00f1 00e300e8 00db00df     ................
    388c:	00d200d6 00ca00ce 00c200c6 00ba00be     ................
    389c:	00b300b6 00ab00af 00a400a8 009d00a1     ................
    38ac:	0097009a 00900093 008a008d 00830087     ................
    38bc:	007e0080 0078007b 00720075 006d006f     ..~.{.x.u.r.o.m.
    38cc:	0067006a 00620065 005d0060 0059005b     j.g.e.b.`.].[.Y.
    38dc:	00540056 00500052 004b004e 00470049     V.T.R.P.N.K.I.G.
    38ec:	00430045 00400041 003c003e 0038003a     E.C.A.@.>.<.:.8.
    38fc:	00350037 00320033 002f0030 002c002d     7.5.3.2.0./.-.,.
    390c:	0029002a 00260027 00230025 00210022     *.).'.&.%.#.".!.
    391c:	001f0020 001c001e 001a001b 00180019      ...............
    392c:	00160017 00150015 00130014 00110012     ................
    393c:	00100010 000e000f 000d000e 000c000c     ................
    394c:	000b000b 0009000a 00080009 00070008     ................
    395c:	00070007 00060006 00050005 00040005     ................
    396c:	00040004 00030004 00030003 00020003     ................
    397c:	00020002 00020002 00010001 00010001     ................
    398c:	00010001 00010001 00000001 00000000     ................
	...
    39c0:	00002638 00002608 0000261a 0000255c     8&...&...&..\%..
    39d0:	0000261a 000025fe 0000261a 0000255c     .&...%...&..\%..
    39e0:	00002608 00002608 000025fe 0000255c     .&...&...%..\%..
    39f0:	00002564 00002564 00002564 00002620     d%..d%..d%.. &..
    3a00:	00002608 00002608 000025dc 000026c0     .&...&...%...&..
    3a10:	000025dc 000025fe 000025dc 000026c0     .%...%...%...&..
    3a20:	00002608 00002608 000025fe 000026c0     .&...&...%...&..
    3a30:	00002564 00002564 00002564 000026ca     d%..d%..d%...&..
    3a40:	00002868 000027b8 000027b8 000027b6     h(...'...'...'..
    3a50:	0000285a 0000285a 00002850 000027b6     Z(..Z(..P(...'..
    3a60:	0000285a 00002850 0000285a 000027b6     Z(..P(..Z(...'..
    3a70:	00002860 00002860 00002860 000028f0     `(..`(..`(...(..

00003a80 <_global_impure_ptr>:
    3a80:	20000008                                ... 

00003a84 <_init>:
    3a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3a86:	46c0      	nop			; (mov r8, r8)
    3a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3a8a:	bc08      	pop	{r3}
    3a8c:	469e      	mov	lr, r3
    3a8e:	4770      	bx	lr

00003a90 <__init_array_start>:
    3a90:	00002bf9 	.word	0x00002bf9

00003a94 <__frame_dummy_init_array_entry>:
    3a94:	000000dd                                ....

00003a98 <_fini>:
    3a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3a9a:	46c0      	nop			; (mov r8, r8)
    3a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3a9e:	bc08      	pop	{r3}
    3aa0:	469e      	mov	lr, r3
    3aa2:	4770      	bx	lr

00003aa4 <__fini_array_start>:
    3aa4:	000000b5 	.word	0x000000b5
