$version Generated by VerilatedVcd $end
$date Mon Jan  8 20:15:33 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  4 ' cnt [3:0] $end
  $var wire  1 % ena $end
  $var wire  1 & out $end
  $var wire  1 $ rst $end
  $scope module Top $end
   $var wire  1 # clk $end
   $var wire  4 ' cnt [3:0] $end
   $var wire  1 % ena $end
   $var wire  1 & out $end
   $var wire  1 $ rst $end
   $scope module counter $end
    $var wire  1 # clk $end
    $var wire  4 ' cnt [3:0] $end
    $var wire  1 % ena $end
    $var wire  1 & out $end
    $var wire  1 $ rst $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
0&
b0000 '
#1
0#
#2
1#
1&
b1111 '
#3
0#
#4
1#
0$
1%
0&
b1110 '
#5
0#
#6
1#
b1101 '
#7
0#
#8
1#
b1100 '
#9
0#
#10
1#
b1011 '
#11
0#
#12
1#
b1010 '
#13
0#
#14
1#
b1001 '
#15
0#
#16
1#
b1000 '
#17
0#
#18
1#
b0111 '
#19
0#
#20
1#
b0110 '
#21
0#
#22
1#
b0101 '
#23
0#
#24
1#
b0100 '
#25
0#
#26
1#
b0011 '
#27
0#
#28
1#
b0010 '
#29
0#
#30
1#
b0001 '
#31
0#
#32
1#
b0000 '
#33
0#
#34
1#
1&
b1111 '
#35
0#
#36
