--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml lab4_1.twx lab4_1.ncd -o lab4_1.twr lab4_1.pcf

Design file:              lab4_1.ncd
Physical constraint file: lab4_1.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pausa       |    4.742(R)|   -0.164(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a<0>        |    7.091(R)|clk_BUFGP         |   0.000|
a<1>        |    7.225(R)|clk_BUFGP         |   0.000|
a<2>        |    7.425(R)|clk_BUFGP         |   0.000|
a<3>        |    7.357(R)|clk_BUFGP         |   0.000|
y<0>        |   13.208(R)|clk_BUFGP         |   0.000|
y<1>        |   13.279(R)|clk_BUFGP         |   0.000|
y<2>        |   13.296(R)|clk_BUFGP         |   0.000|
y<3>        |   13.112(R)|clk_BUFGP         |   0.000|
y<4>        |   12.430(R)|clk_BUFGP         |   0.000|
y<5>        |   13.230(R)|clk_BUFGP         |   0.000|
y<6>        |   12.804(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.624|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
modo           |y<0>           |    9.962|
modo           |y<1>           |   10.421|
modo           |y<2>           |   10.438|
modo           |y<3>           |    9.844|
modo           |y<4>           |    9.730|
modo           |y<5>           |   10.380|
modo           |y<6>           |    9.954|
---------------+---------------+---------+


Analysis completed Thu Apr 18 16:08:23 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4525 MB



