============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Oct 14 2015  05:02:05 pm
  Module:                 ALT_MULTADD_pipe
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

     Pin              Type     Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
M0_reg[1]/CP                                  0             0 R 
M0_reg[1]/Q          DFQD1          9  6.8   46  +143     143 F 
g473/A                                             +0     143   
g473/CO              FA1D0          1  1.2   37  +168     311 F 
g472/CI                                            +0     311   
g472/CO              FA1D0          1  1.2   37   +89     400 F 
g471/CI                                            +0     400   
g471/S               FA1D0          2  3.0   68  +122     522 R 
csa_tree_add_27_19_groupi/in_2[3] 
  cdnca_003_0/D                                    +0     522   
  cdnca_003_0/S (p)  CMPE42D1       1  1.2   33  +202     724 F 
  g1434/CI                                         +0     724   
  g1434/CO           FA1D0          1  1.2   37   +88     812 F 
  g1433/A                                          +0     812   
  g1433/CO           FA1D0          1  1.2   37  +165     977 F 
  g1432/A                                          +0     977   
  g1432/CO           FA1D0          1  1.2   37  +166    1142 F 
  g1431/A                                          +0    1142   
  g1431/CO           FA1D0          1  1.2   37  +165    1308 F 
  g1430/CI                                         +0    1308   
  g1430/CO           FA1D0          1  1.2   37   +89    1397 F 
  g1429/A                                          +0    1397   
  g1429/CO           FA1D0          1  1.2   37  +166    1562 F 
  g1517/CIX                                        +0    1562   
  g1517/CO           CMPE42D1       1  1.2   31   +81    1643 F 
  g1427/CI                                         +0    1643   
  g1427/CO           FA1D0          1  1.2   37   +87    1730 F 
  g1516/CIX                                        +0    1730   
  g1516/CO           CMPE42D1       1  1.2   31   +81    1811 F 
  g1425/CI                                         +0    1811   
  g1425/CO           FA1D0          1  1.2   37   +87    1899 F 
  g2/CIX                                           +0    1899   
  g2/CO              CMPE42D1       1  1.2   31   +81    1980 F 
  g1423/CI                                         +0    1980   
  g1423/CO           FA1D0          1  3.1   55  +103    2083 F 
  g1422/B                                          +0    2083   
  g1422/S            HA1D0          1  1.0   33   +85    2168 R 
csa_tree_add_27_19_groupi/out_0[15] 
oR_reg[15]/CN        DFKCNQD1                      +0    2168   
oR_reg[15]/CP        setup                    0  +119    2287 R 
----------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : M0_reg[1]/CP
End-point    : oR_reg[15]/CN

(p) : Instance is preserved but may be resized
