
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem trunc_shl_15_i16_i32_thm.extracted_1._1 : ∀ (x : BitVec 32), ¬15#32 ≥ ↑32 → 15#16 ≥ ↑16 → False :=
sorry