0 1 1
3 n9 ~ 2 84 1778 0 0 ~
3 n7 ~ 2 2324 790 0 0 ~
3 n32 ~ 2 644 1778 0 0 ~
3 n46 ~ 2 3124 264 0 0 ~
3 n35 ~ 2 2524 1252 0 0 ~
3 n40 ~ 2 2364 232 0 0 ~
3 n37 ~ 2 3124 1220 0 0 ~
3 N26 ~ 2 2444 264 0 0 ~
3 n38 ~ 2 2724 1778 0 0 ~
3 n4 ~ 2 1164 1746 0 0 ~
3 n31 ~ 2 1884 1778 0 0 ~
3 n2 ~ 2 244 1044 0 0 ~
3 n8 ~ 2 2364 758 0 0 ~
3 n1 ~ 2 404 1778 0 0 ~
3 N25 ~ 2 3644 264 0 0 ~
3 n6 ~ 2 1324 1746 0 0 ~
3 n47 ~ 2 2764 1778 0 0 ~
3 n45 ~ 2 3044 264 0 0 ~
3 counter_state_1_port ~ 2 2804 790 0 0 ~
3 n48 ~ 2 2684 1220 0 0 ~
3 n33 ~ 2 2484 1746 0 0 ~
3 n28_port ~ 2 2964 758 0 0 ~
3 n29 ~ 2 2484 1220 0 0 ~
3 n41 ~ 2 2284 56 0 0 ~
3 mem_addr_enable ~ 2 3084 758 0 0 ~
3 n42 ~ 2 3364 790 0 0 ~
3 n30 ~ 2 3044 758 0 0 ~
3 n39 ~ 2 3404 1220 0 0 ~
3 N27 ~ 2 3204 1252 0 0 ~
3 counter_state_2_port ~ 2 2204 232 0 0 ~
3 n3 ~ 2 1124 1778 0 0 ~
3 N28 ~ 2 924 1778 0 0 ~
3 n34 ~ 2 2364 1778 0 0 ~
3 counter_state_3_port ~ 2 1724 1778 0 0 ~
3 n44 ~ 2 3284 790 0 0 ~
3 n5 ~ 2 1284 1778 0 0 ~
3 n10 ~ 2 284 1746 0 0 ~
3 counter_state_4_port ~ 2 2444 1252 0 0 ~
3 n43 ~ 2 3644 1778 0 0 ~
3 counter_state_0_port ~ 2 2844 790 0 0 ~
3 n36 ~ 2 2844 1220 0 0 ~
3 N24 ~ 2 2724 264 0 0 ~
