var g_data = {"12":{"st":"inst","pa":0,"n":"/tb_LOPD_16bit/DUT/LOPD_8bit_unit_1/LOPD_4bit_unit_1","l":"Verilog","sn":3,"ln":23,"du":{"n":"work.LOPD_4bit","s":4,"b":1},"bc":[{"n":"tb_LOPD_16bit","s":5,"b":1},{"n":"DUT","s":6,"b":1},{"n":"LOPD_8bit_unit_1","s":10,"b":1},{"n":"LOPD_4bit_unit_1","s":12,"z":1}],"loc":{"cp":94.44,"data":{"t":[6,5,1]}}},"10":{"st":"inst","pa":0,"n":"/tb_LOPD_16bit/DUT/LOPD_8bit_unit_1","l":"Verilog","sn":2,"ln":22,"du":{"n":"work.LOPD_8bit","s":3,"b":1},"bc":[{"n":"tb_LOPD_16bit","s":5,"b":1},{"n":"DUT","s":6,"b":1},{"n":"LOPD_8bit_unit_1","s":10,"z":1}],"children":[{"n":"LOPD_4bit_unit_1","id":12,"zf":1,"tc":94.44,"t":83.33}],"rec":{"cp":96.87,"data":{"t":[32,28]}},"loc":{"cp":97.11,"data":{"t":[26,23,1]}}},"6":{"st":"inst","pa":0,"n":"/tb_LOPD_16bit/DUT","l":"Verilog","sn":1,"ln":21,"du":{"n":"work.LOPD_16bit","s":2,"b":1},"bc":[{"n":"tb_LOPD_16bit","s":5,"b":1},{"n":"DUT","s":6,"z":1}],"children":[{"n":"LOPD_8bit_unit_1","id":10,"zf":1,"tc":96.87,"t":87.50}],"rec":{"cp":97.34,"data":{"t":[66,59]}},"loc":{"cp":97.79,"data":{"t":[34,31,1]}}},"5":{"st":"inst","pa":0,"n":"/tb_LOPD_16bit","l":"Verilog","sn":1,"ln":0,"du":{"n":"work.tb_LOPD_16bit","s":1,"b":1},"bc":[{"n":"tb_LOPD_16bit","s":5,"z":1}],"children":[{"n":"DUT","id":6,"zf":1,"tc":97.34,"t":89.39}],"rec":{"cp":77.40,"data":{"b":[22,20],"fc":[4,1],"t":[246,175]}},"loc":{"cp":66.11,"data":{"b":[8,6,1],"fc":[4,1,1],"t":[180,116,1]}}},"2":{"st":"du","pa":0,"n":"work.LOPD_16bit","l":"Verilog","sn":2,"ln":1,"one_inst":6,"loc":{"cp":97.79,"data":{"t":[34,31,1]}}},"1":{"st":"du","pa":0,"n":"work.tb_LOPD_16bit","l":"Verilog","sn":1,"ln":3,"one_inst":5,"loc":{"cp":66.11,"data":{"b":[8,6,1],"fc":[4,1,1],"t":[180,116,1]}}}};
processSummaryData(g_data);