@E: CS168 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v":100:14:100:14|Port MOSI_INACTIVE does not exist

