Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 12 11:44:49 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clear_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Run_DB/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.174        0.000                      0                  150        0.203        0.000                      0                  150        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.174        0.000                      0                  150        0.203        0.000                      0                  150        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 U_Btn_Clear_DB/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clear_DB/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.145ns (29.577%)  route 2.726ns (70.423%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563     5.084    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  U_Btn_Clear_DB/counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.386    U_Btn_Clear_DB/counter_reg_n_0_[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.295     6.681 r  U_Btn_Clear_DB/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.452     7.134    U_Btn_Clear_DB/counter[16]_i_5__0_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_Btn_Clear_DB/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.436     7.693    U_Btn_Clear_DB/counter[16]_i_4__0_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.817 f  U_Btn_Clear_DB/counter[16]_i_2__0/O
                         net (fo=17, routed)          1.014     8.832    U_Btn_Clear_DB/r_1khz
    SLICE_X50Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.956 r  U_Btn_Clear_DB/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     8.956    U_Btn_Clear_DB/counter[11]
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.445    14.786    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[11]/C
                         clock pessimism              0.298    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y16         FDCE (Setup_fdce_C_D)        0.081    15.130    U_Btn_Clear_DB/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 U_Btn_Clear_DB/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clear_DB/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.173ns (30.083%)  route 2.726ns (69.917%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563     5.084    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  U_Btn_Clear_DB/counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.386    U_Btn_Clear_DB/counter_reg_n_0_[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.295     6.681 r  U_Btn_Clear_DB/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.452     7.134    U_Btn_Clear_DB/counter[16]_i_5__0_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_Btn_Clear_DB/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.436     7.693    U_Btn_Clear_DB/counter[16]_i_4__0_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.817 f  U_Btn_Clear_DB/counter[16]_i_2__0/O
                         net (fo=17, routed)          1.014     8.832    U_Btn_Clear_DB/r_1khz
    SLICE_X50Y16         LUT2 (Prop_lut2_I0_O)        0.152     8.984 r  U_Btn_Clear_DB/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.984    U_Btn_Clear_DB/counter[9]
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.445    14.786    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[9]/C
                         clock pessimism              0.298    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y16         FDCE (Setup_fdce_C_D)        0.118    15.167    U_Btn_Clear_DB/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 U_StopWatch_dp/U_CLK_Div/count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_CLK_Div/clk_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.014ns (26.646%)  route 2.791ns (73.354%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.559     5.080    U_StopWatch_dp/U_CLK_Div/CLK
    SLICE_X56Y19         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  U_StopWatch_dp/U_CLK_Div/count_reg_reg[10]/Q
                         net (fo=2, routed)           0.969     6.567    U_StopWatch_dp/U_CLK_Div/count_reg_reg_n_0_[10]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.691 f  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_6/O
                         net (fo=2, routed)           0.691     7.382    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_6_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.506 f  U_StopWatch_dp/U_CLK_Div/clk_reg_i_3/O
                         net (fo=1, routed)           0.461     7.968    U_StopWatch_dp/U_CLK_Div/clk_reg_i_3_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  U_StopWatch_dp/U_CLK_Div/clk_reg_i_2/O
                         net (fo=1, routed)           0.670     8.762    U_StopWatch_dp/U_CLK_Div/clk_reg_i_2_n_0
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.886 r  U_StopWatch_dp/U_CLK_Div/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     8.886    U_StopWatch_dp/U_CLK_Div/clk_reg_i_1_n_0
    SLICE_X56Y18         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.443    14.784    U_StopWatch_dp/U_CLK_Div/CLK
    SLICE_X56Y18         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/clk_reg_reg/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.081    15.103    U_StopWatch_dp/U_CLK_Div/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 U_StopWatch_dp/U_CLK_Div/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_CLK_Div/count_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 2.077ns (55.520%)  route 1.664ns (44.480%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.559     5.080    U_StopWatch_dp/U_CLK_Div/CLK
    SLICE_X56Y19         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[0]/Q
                         net (fo=4, routed)           0.818     6.417    U_StopWatch_dp/U_CLK_Div/Q[0]
    SLICE_X55Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.997 r  U_StopWatch_dp/U_CLK_Div/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    U_StopWatch_dp/U_CLK_Div/count_next0_carry_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  U_StopWatch_dp/U_CLK_Div/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.111    U_StopWatch_dp/U_CLK_Div/count_next0_carry__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  U_StopWatch_dp/U_CLK_Div/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.225    U_StopWatch_dp/U_CLK_Div/count_next0_carry__1_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  U_StopWatch_dp/U_CLK_Div/count_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.339    U_StopWatch_dp/U_CLK_Div/count_next0_carry__2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.673 r  U_StopWatch_dp/U_CLK_Div/count_next0_carry__3/O[1]
                         net (fo=1, routed)           0.846     8.518    U_StopWatch_dp/U_CLK_Div/count_next0_carry__3_n_6
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.303     8.821 r  U_StopWatch_dp/U_CLK_Div/count_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     8.821    U_StopWatch_dp/U_CLK_Div/count_reg[18]_i_1_n_0
    SLICE_X54Y20         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.441    14.782    U_StopWatch_dp/U_CLK_Div/CLK
    SLICE_X54Y20         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[18]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y20         FDCE (Setup_fdce_C_D)        0.081    15.088    U_StopWatch_dp/U_CLK_Div/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 U_Btn_Clear_DB/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clear_DB/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.145ns (30.621%)  route 2.594ns (69.379%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563     5.084    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  U_Btn_Clear_DB/counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.386    U_Btn_Clear_DB/counter_reg_n_0_[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.295     6.681 r  U_Btn_Clear_DB/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.452     7.134    U_Btn_Clear_DB/counter[16]_i_5__0_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_Btn_Clear_DB/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.436     7.693    U_Btn_Clear_DB/counter[16]_i_4__0_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.817 f  U_Btn_Clear_DB/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.882     8.700    U_Btn_Clear_DB/r_1khz
    SLICE_X50Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.824 r  U_Btn_Clear_DB/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     8.824    U_Btn_Clear_DB/counter[10]
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.445    14.786    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[10]/C
                         clock pessimism              0.298    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y16         FDCE (Setup_fdce_C_D)        0.077    15.126    U_Btn_Clear_DB/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 U_Btn_Clear_DB/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clear_DB/r_1khz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.021ns (28.946%)  route 2.506ns (71.054%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563     5.084    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.478     5.562 f  U_Btn_Clear_DB/counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.386    U_Btn_Clear_DB/counter_reg_n_0_[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.295     6.681 f  U_Btn_Clear_DB/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.452     7.134    U_Btn_Clear_DB/counter[16]_i_5__0_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.258 f  U_Btn_Clear_DB/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.436     7.693    U_Btn_Clear_DB/counter[16]_i_4__0_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.817 r  U_Btn_Clear_DB/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.794     8.612    U_Btn_Clear_DB/r_1khz
    SLICE_X51Y16         FDCE                                         r  U_Btn_Clear_DB/r_1khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.445    14.786    U_Btn_Clear_DB/CLK
    SLICE_X51Y16         FDCE                                         r  U_Btn_Clear_DB/r_1khz_reg/C
                         clock pessimism              0.276    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X51Y16         FDCE (Setup_fdce_C_D)       -0.103    14.924    U_Btn_Clear_DB/r_1khz_reg
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 U_Btn_Clear_DB/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clear_DB/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 1.169ns (31.064%)  route 2.594ns (68.937%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563     5.084    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  U_Btn_Clear_DB/counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.386    U_Btn_Clear_DB/counter_reg_n_0_[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.295     6.681 r  U_Btn_Clear_DB/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.452     7.134    U_Btn_Clear_DB/counter[16]_i_5__0_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_Btn_Clear_DB/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.436     7.693    U_Btn_Clear_DB/counter[16]_i_4__0_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.817 f  U_Btn_Clear_DB/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.882     8.700    U_Btn_Clear_DB/r_1khz
    SLICE_X50Y16         LUT2 (Prop_lut2_I0_O)        0.148     8.848 r  U_Btn_Clear_DB/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     8.848    U_Btn_Clear_DB/counter[12]
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.445    14.786    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[12]/C
                         clock pessimism              0.298    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y16         FDCE (Setup_fdce_C_D)        0.118    15.167    U_Btn_Clear_DB/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 U_StopWatch_dp/U_CLK_Div/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_CLK_Div/count_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.973ns (52.640%)  route 1.775ns (47.360%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.559     5.080    U_StopWatch_dp/U_CLK_Div/CLK
    SLICE_X56Y19         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[0]/Q
                         net (fo=4, routed)           0.818     6.417    U_StopWatch_dp/U_CLK_Div/Q[0]
    SLICE_X55Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.997 r  U_StopWatch_dp/U_CLK_Div/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    U_StopWatch_dp/U_CLK_Div/count_next0_carry_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  U_StopWatch_dp/U_CLK_Div/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.111    U_StopWatch_dp/U_CLK_Div/count_next0_carry__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  U_StopWatch_dp/U_CLK_Div/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.225    U_StopWatch_dp/U_CLK_Div/count_next0_carry__1_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.538 r  U_StopWatch_dp/U_CLK_Div/count_next0_carry__2/O[3]
                         net (fo=1, routed)           0.957     8.494    U_StopWatch_dp/U_CLK_Div/count_next0_carry__2_n_4
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.334     8.828 r  U_StopWatch_dp/U_CLK_Div/count_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     8.828    U_StopWatch_dp/U_CLK_Div/count_reg[16]_i_1_n_0
    SLICE_X56Y19         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.442    14.783    U_StopWatch_dp/U_CLK_Div/CLK
    SLICE_X56Y19         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[16]/C
                         clock pessimism              0.297    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X56Y19         FDCE (Setup_fdce_C_D)        0.118    15.163    U_StopWatch_dp/U_CLK_Div/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 U_Btn_Clear_DB/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clear_DB/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.145ns (31.146%)  route 2.531ns (68.854%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563     5.084    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  U_Btn_Clear_DB/counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.386    U_Btn_Clear_DB/counter_reg_n_0_[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.295     6.681 r  U_Btn_Clear_DB/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.452     7.134    U_Btn_Clear_DB/counter[16]_i_5__0_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_Btn_Clear_DB/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.436     7.693    U_Btn_Clear_DB/counter[16]_i_4__0_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.817 f  U_Btn_Clear_DB/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.819     8.636    U_Btn_Clear_DB/r_1khz
    SLICE_X50Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.760 r  U_Btn_Clear_DB/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.760    U_Btn_Clear_DB/counter[14]
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.445    14.786    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[14]/C
                         clock pessimism              0.298    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y16         FDCE (Setup_fdce_C_D)        0.079    15.128    U_Btn_Clear_DB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 U_Btn_Clear_DB/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clear_DB/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.170ns (31.611%)  route 2.531ns (68.389%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563     5.084    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  U_Btn_Clear_DB/counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.386    U_Btn_Clear_DB/counter_reg_n_0_[12]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.295     6.681 r  U_Btn_Clear_DB/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.452     7.134    U_Btn_Clear_DB/counter[16]_i_5__0_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_Btn_Clear_DB/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.436     7.693    U_Btn_Clear_DB/counter[16]_i_4__0_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.817 f  U_Btn_Clear_DB/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.819     8.636    U_Btn_Clear_DB/r_1khz
    SLICE_X50Y16         LUT2 (Prop_lut2_I0_O)        0.149     8.785 r  U_Btn_Clear_DB/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     8.785    U_Btn_Clear_DB/counter[16]
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.445    14.786    U_Btn_Clear_DB/CLK
    SLICE_X50Y16         FDCE                                         r  U_Btn_Clear_DB/counter_reg[16]/C
                         clock pessimism              0.298    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y16         FDCE (Setup_fdce_C_D)        0.118    15.167    U_Btn_Clear_DB/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_Btn_Clear_DB/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.560     1.443    U_Btn_Clear_DB/CLK
    SLICE_X57Y19         FDCE                                         r  U_Btn_Clear_DB/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  U_Btn_Clear_DB/edge_detect_reg/Q
                         net (fo=2, routed)           0.068     1.639    U_Stopwatch/edge_detect
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.099     1.738 r  U_Stopwatch/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.738    U_Stopwatch/FSM_onehot_state[0]_i_1_n_0
    SLICE_X57Y19         FDPE                                         r  U_Stopwatch/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.827     1.954    U_Stopwatch/CLK
    SLICE_X57Y19         FDPE                                         r  U_Stopwatch/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y19         FDPE (Hold_fdpe_C_D)         0.092     1.535    U_Stopwatch/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U_Btn_Clear_DB/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.560     1.443    U_Btn_Clear_DB/CLK
    SLICE_X57Y19         FDCE                                         r  U_Btn_Clear_DB/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  U_Btn_Clear_DB/edge_detect_reg/Q
                         net (fo=2, routed)           0.069     1.640    U_Stopwatch/edge_detect
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.099     1.739 r  U_Stopwatch/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.739    U_Stopwatch/FSM_onehot_state[2]_i_1_n_0
    SLICE_X57Y19         FDCE                                         r  U_Stopwatch/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.827     1.954    U_Stopwatch/CLK
    SLICE_X57Y19         FDCE                                         r  U_Stopwatch/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y19         FDCE (Hold_fdce_C_D)         0.091     1.534    U_Stopwatch/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.281%)  route 0.144ns (43.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.467    U_StopWatch_dp/U_Time_Sec/CLK
    SLICE_X61Y21         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.144     1.753    U_StopWatch_dp/U_Time_Sec/count_reg_reg_n_0_[2]
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  U_StopWatch_dp/U_Time_Sec/count_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.798    U_StopWatch_dp/U_Time_Sec/count_reg[5]_i_2_n_0
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Sec/CLK
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.092     1.574    U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Msec/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Msec/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.341%)  route 0.176ns (48.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.467    U_StopWatch_dp/U_Time_Msec/CLK
    SLICE_X61Y22         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_StopWatch_dp/U_Time_Msec/count_reg_reg[3]/Q
                         net (fo=16, routed)          0.176     1.784    U_StopWatch_dp/U_Time_Msec/count_reg[3]
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  U_StopWatch_dp/U_Time_Msec/count_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.829    U_StopWatch_dp/U_Time_Msec/count_reg[4]_i_1__3_n_0
    SLICE_X60Y23         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.849     1.976    U_StopWatch_dp/U_Time_Msec/CLK
    SLICE_X60Y23         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/count_reg_reg[4]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.121     1.599    U_StopWatch_dp/U_Time_Msec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.462%)  route 0.155ns (42.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_dp/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.155     1.787    U_StopWatch_dp/U_Time_Min/count_reg_reg_n_0_[2]
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  U_StopWatch_dp/U_Time_Min/count_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.832    U_StopWatch_dp/U_Time_Min/count_reg[5]_i_2__0_n_0
    SLICE_X63Y21         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     1.981    U_StopWatch_dp/U_Time_Min/CLK
    SLICE_X63Y21         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.091     1.594    U_StopWatch_dp/U_Time_Min/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.010%)  route 0.107ns (31.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_dp/U_Time_Hour/CLK
    SLICE_X62Y22         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]/Q
                         net (fo=7, routed)           0.107     1.703    U_StopWatch_dp/U_Time_Hour/count_reg_reg_n_0_[2]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.099     1.802 r  U_StopWatch_dp/U_Time_Hour/count_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.802    U_StopWatch_dp/U_Time_Hour/count_reg[4]_i_2_n_0
    SLICE_X62Y22         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Hour/CLK
    SLICE_X62Y22         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.092     1.560    U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.441%)  route 0.161ns (43.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_dp/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/Q
                         net (fo=10, routed)          0.161     1.793    U_StopWatch_dp/U_Time_Min/count_reg_reg_n_0_[4]
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  U_StopWatch_dp/U_Time_Min/count_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.838    U_StopWatch_dp/U_Time_Min/count_reg[4]_i_1__2_n_0
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.121     1.589    U_StopWatch_dp/U_Time_Min/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.435%)  route 0.161ns (43.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_dp/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/Q
                         net (fo=10, routed)          0.161     1.793    U_StopWatch_dp/U_Time_Min/count_reg_reg_n_0_[3]
    SLICE_X60Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  U_StopWatch_dp/U_Time_Min/count_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.838    U_StopWatch_dp/U_Time_Min/count_reg[2]_i_1__2_n_0
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.121     1.589    U_StopWatch_dp/U_Time_Min/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.763%)  route 0.180ns (49.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_dp/U_Time_Sec/CLK
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]/Q
                         net (fo=10, routed)          0.180     1.790    U_StopWatch_dp/U_Time_Sec/count_reg_reg_n_0_[5]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  U_StopWatch_dp/U_Time_Sec/count_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.835    U_StopWatch_dp/U_Time_Sec/count_reg[2]_i_1__1_n_0
    SLICE_X61Y21         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.852     1.979    U_StopWatch_dp/U_Time_Sec/CLK
    SLICE_X61Y21         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.092     1.573    U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_dp/U_Time_Sec/CLK
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/Q
                         net (fo=10, routed)          0.168     1.777    U_StopWatch_dp/U_Time_Sec/count_reg_reg_n_0_[3]
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  U_StopWatch_dp/U_Time_Sec/count_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    U_StopWatch_dp/U_Time_Sec/count_reg[3]_i_1__0_n_0
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Sec/CLK
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.091     1.559    U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   U_Btn_Clear_DB/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y16   U_Btn_Clear_DB/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y16   U_Btn_Clear_DB/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y16   U_Btn_Clear_DB/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y16   U_Btn_Clear_DB/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y16   U_Btn_Clear_DB/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y15   U_Btn_Clear_DB/counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y16   U_Btn_Clear_DB/counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19   U_Btn_Clear_DB/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U_Btn_Clear_DB/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   U_Btn_Clear_DB/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_Btn_Run_DB/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_Btn_Run_DB/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_Btn_Run_DB/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_Btn_Run_DB/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_Btn_Run_DB/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_Btn_Run_DB/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   U_Btn_Run_DB/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   U_Btn_Run_DB/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   U_Btn_Clear_DB/edge_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[4]/C



