library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;
use work.types.all;

entity BLK_ADD_#type# is
    port (EN   : in  std_logic;
          ENO  : out std_logic;
          A    : in  #type#;
          B    : in  #type#;
          Q    : out #type#);
end BLK_ADD_#type#;

architecture Behavioral of BLK_ADD_#type# is
begin
    ENO <= EN;
    Q <= A + B;
end Behavioral;
