INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/David/MidtermProject3/MidtermProject3.srcs/sources_1/new/Logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/David/MidtermProject3/MidtermProject3.srcs/sources_1/new/FA1B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA1B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/David/MidtermProject3/MidtermProject3.srcs/sources_1/new/ALU1B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU1B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/MidtermProject3/MidtermProject3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
