Loading plugins phase: Elapsed time ==> 0s.396ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\TAC_PSOC5.cyprj -d CY8C5868AXI-LP035 -s C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.711ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.161ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TAC_PSOC5.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\TAC_PSOC5.cyprj -dcpsoc3 TAC_PSOC5.v -verilog
======================================================================

======================================================================
Compiling:  TAC_PSOC5.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\TAC_PSOC5.cyprj -dcpsoc3 TAC_PSOC5.v -verilog
======================================================================

======================================================================
Compiling:  TAC_PSOC5.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\TAC_PSOC5.cyprj -dcpsoc3 -verilog TAC_PSOC5.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 01 20:36:02 2015


======================================================================
Compiling:  TAC_PSOC5.v
Program  :   vpp
Options  :    -yv2 -q10 TAC_PSOC5.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 01 20:36:02 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TAC_PSOC5.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  TAC_PSOC5.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\TAC_PSOC5.cyprj -dcpsoc3 -verilog TAC_PSOC5.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 01 20:36:02 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\codegentemp\TAC_PSOC5.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\codegentemp\TAC_PSOC5.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  TAC_PSOC5.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\TAC_PSOC5.cyprj -dcpsoc3 -verilog TAC_PSOC5.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 01 20:36:06 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\codegentemp\TAC_PSOC5.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\codegentemp\TAC_PSOC5.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Peltier1_PWM_Ctrl:PWMUDB:km_run\
	\Peltier1_PWM_Ctrl:PWMUDB:ctrl_cmpmode2_2\
	\Peltier1_PWM_Ctrl:PWMUDB:ctrl_cmpmode2_1\
	\Peltier1_PWM_Ctrl:PWMUDB:ctrl_cmpmode2_0\
	\Peltier1_PWM_Ctrl:PWMUDB:ctrl_cmpmode1_2\
	\Peltier1_PWM_Ctrl:PWMUDB:ctrl_cmpmode1_1\
	\Peltier1_PWM_Ctrl:PWMUDB:ctrl_cmpmode1_0\
	\Peltier1_PWM_Ctrl:PWMUDB:capt_rising\
	\Peltier1_PWM_Ctrl:PWMUDB:capt_falling\
	\Peltier1_PWM_Ctrl:PWMUDB:trig_rise\
	\Peltier1_PWM_Ctrl:PWMUDB:trig_fall\
	\Peltier1_PWM_Ctrl:PWMUDB:sc_kill\
	\Peltier1_PWM_Ctrl:PWMUDB:min_kill\
	\Peltier1_PWM_Ctrl:PWMUDB:km_tc\
	\Peltier1_PWM_Ctrl:PWMUDB:db_tc\
	\Peltier1_PWM_Ctrl:PWMUDB:dith_sel\
	\Peltier1_PWM_Ctrl:PWMUDB:compare2\
	\Peltier1_PWM_Ctrl:Net_101\
	Net_6062
	Net_6063
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_31\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_30\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_29\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_28\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_27\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_26\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_25\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_24\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_23\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_22\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_21\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_20\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_19\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_18\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_17\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_16\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_15\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_14\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_13\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_12\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_11\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_10\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_9\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_8\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_7\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_6\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_5\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_4\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_3\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_2\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_1\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_0\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_31\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_30\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_29\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_28\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_27\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_26\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_25\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_24\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_31\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_30\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_29\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_28\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_27\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_26\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_25\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_24\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_23\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_22\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_21\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_20\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_19\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_18\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_17\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_16\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_15\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_14\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_13\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_12\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_11\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_10\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_9\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_8\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_7\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_6\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_5\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_4\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_3\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_2\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_1\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_0\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_31\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_30\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_29\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_28\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_27\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_26\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_25\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_24\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_23\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_22\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_21\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_20\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_19\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_18\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_17\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_16\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_15\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_14\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_13\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_12\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_11\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_10\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_9\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_8\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_7\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_6\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_5\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_4\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_3\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_2\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6064
	Net_6061
	\Peltier1_PWM_Ctrl:Net_113\
	\Peltier1_PWM_Ctrl:Net_107\
	\Peltier1_PWM_Ctrl:Net_114\
	\UART:dma_nrq_0\
	\UART:Net_1800\
	\UART:dma_nrq_3\
	\UART:Net_1803\
	\UART:Net_1801\
	\UART:dma_nrq_1\
	\UART:dma_nrq_4\
	\UART:Net_1804\
	\UART:dma_nrq_5\
	\UART:Net_1805\
	\UART:dma_nrq_6\
	\UART:Net_1806\
	\UART:dma_nrq_7\
	\UART:Net_1807\
	\UART:dma_nrq_2\
	\UART:Net_1802\
	\Peltier2_PWM_Ctrl:PWMUDB:km_run\
	\Peltier2_PWM_Ctrl:PWMUDB:ctrl_cmpmode2_2\
	\Peltier2_PWM_Ctrl:PWMUDB:ctrl_cmpmode2_1\
	\Peltier2_PWM_Ctrl:PWMUDB:ctrl_cmpmode2_0\
	\Peltier2_PWM_Ctrl:PWMUDB:ctrl_cmpmode1_2\
	\Peltier2_PWM_Ctrl:PWMUDB:ctrl_cmpmode1_1\
	\Peltier2_PWM_Ctrl:PWMUDB:ctrl_cmpmode1_0\
	\Peltier2_PWM_Ctrl:PWMUDB:capt_rising\
	\Peltier2_PWM_Ctrl:PWMUDB:capt_falling\
	\Peltier2_PWM_Ctrl:PWMUDB:trig_rise\
	\Peltier2_PWM_Ctrl:PWMUDB:trig_fall\
	\Peltier2_PWM_Ctrl:PWMUDB:sc_kill\
	\Peltier2_PWM_Ctrl:PWMUDB:min_kill\
	\Peltier2_PWM_Ctrl:PWMUDB:km_tc\
	\Peltier2_PWM_Ctrl:PWMUDB:db_tc\
	\Peltier2_PWM_Ctrl:PWMUDB:dith_sel\
	\Peltier2_PWM_Ctrl:PWMUDB:compare2\
	\Peltier2_PWM_Ctrl:Net_101\
	Net_10735
	Net_10736
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_31\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_30\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_29\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_28\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_27\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_26\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_25\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_24\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_23\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_22\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_21\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_20\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_19\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_18\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_17\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_16\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_15\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_14\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_13\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_12\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_11\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_10\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_9\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_8\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_7\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_6\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_5\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_4\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_3\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_2\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_1\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_0\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_31\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_30\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_29\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_28\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_27\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_26\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_25\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_24\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_31\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_30\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_29\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_28\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_27\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_26\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_25\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_24\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_23\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_22\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_21\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_20\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_19\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_18\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_17\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_16\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_15\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_14\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_13\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_12\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_11\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_10\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_9\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_8\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_7\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_6\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_5\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_4\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_3\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_2\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_1\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_0\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_31\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_30\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_29\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_28\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_27\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_26\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_25\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_24\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_23\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_22\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_21\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_20\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_19\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_18\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_17\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_16\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_15\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_14\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_13\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_12\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_11\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_10\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_9\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_8\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_7\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_6\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_5\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_4\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_3\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_2\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10737
	Net_10734
	\Peltier2_PWM_Ctrl:Net_113\
	\Peltier2_PWM_Ctrl:Net_107\
	\Peltier2_PWM_Ctrl:Net_114\
	\pwmFan_1:PWMUDB:km_run\
	\pwmFan_1:PWMUDB:ctrl_cmpmode2_2\
	\pwmFan_1:PWMUDB:ctrl_cmpmode2_1\
	\pwmFan_1:PWMUDB:ctrl_cmpmode2_0\
	\pwmFan_1:PWMUDB:ctrl_cmpmode1_2\
	\pwmFan_1:PWMUDB:ctrl_cmpmode1_1\
	\pwmFan_1:PWMUDB:ctrl_cmpmode1_0\
	\pwmFan_1:PWMUDB:capt_rising\
	\pwmFan_1:PWMUDB:capt_falling\
	\pwmFan_1:PWMUDB:trig_rise\
	\pwmFan_1:PWMUDB:trig_fall\
	\pwmFan_1:PWMUDB:sc_kill\
	\pwmFan_1:PWMUDB:min_kill\
	\pwmFan_1:PWMUDB:km_tc\
	\pwmFan_1:PWMUDB:db_tc\
	\pwmFan_1:PWMUDB:dith_sel\
	\pwmFan_1:PWMUDB:compare2\
	\pwmFan_1:Net_101\
	Net_12595
	Net_12596
	\pwmFan_1:PWMUDB:MODULE_3:b_31\
	\pwmFan_1:PWMUDB:MODULE_3:b_30\
	\pwmFan_1:PWMUDB:MODULE_3:b_29\
	\pwmFan_1:PWMUDB:MODULE_3:b_28\
	\pwmFan_1:PWMUDB:MODULE_3:b_27\
	\pwmFan_1:PWMUDB:MODULE_3:b_26\
	\pwmFan_1:PWMUDB:MODULE_3:b_25\
	\pwmFan_1:PWMUDB:MODULE_3:b_24\
	\pwmFan_1:PWMUDB:MODULE_3:b_23\
	\pwmFan_1:PWMUDB:MODULE_3:b_22\
	\pwmFan_1:PWMUDB:MODULE_3:b_21\
	\pwmFan_1:PWMUDB:MODULE_3:b_20\
	\pwmFan_1:PWMUDB:MODULE_3:b_19\
	\pwmFan_1:PWMUDB:MODULE_3:b_18\
	\pwmFan_1:PWMUDB:MODULE_3:b_17\
	\pwmFan_1:PWMUDB:MODULE_3:b_16\
	\pwmFan_1:PWMUDB:MODULE_3:b_15\
	\pwmFan_1:PWMUDB:MODULE_3:b_14\
	\pwmFan_1:PWMUDB:MODULE_3:b_13\
	\pwmFan_1:PWMUDB:MODULE_3:b_12\
	\pwmFan_1:PWMUDB:MODULE_3:b_11\
	\pwmFan_1:PWMUDB:MODULE_3:b_10\
	\pwmFan_1:PWMUDB:MODULE_3:b_9\
	\pwmFan_1:PWMUDB:MODULE_3:b_8\
	\pwmFan_1:PWMUDB:MODULE_3:b_7\
	\pwmFan_1:PWMUDB:MODULE_3:b_6\
	\pwmFan_1:PWMUDB:MODULE_3:b_5\
	\pwmFan_1:PWMUDB:MODULE_3:b_4\
	\pwmFan_1:PWMUDB:MODULE_3:b_3\
	\pwmFan_1:PWMUDB:MODULE_3:b_2\
	\pwmFan_1:PWMUDB:MODULE_3:b_1\
	\pwmFan_1:PWMUDB:MODULE_3:b_0\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_31\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_30\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_29\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_28\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_27\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_26\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_25\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_24\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_31\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_30\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_29\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_28\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_27\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_26\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_25\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_24\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_23\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_22\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_21\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_20\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_19\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_18\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_17\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_16\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_15\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_14\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_13\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_12\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_11\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_10\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_9\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_8\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_7\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_6\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_5\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_4\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_3\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_2\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_1\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_0\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_31\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_30\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_29\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_28\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_27\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_26\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_25\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_24\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_23\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_22\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_21\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_20\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_19\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_18\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_17\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_16\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_15\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_14\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_13\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_12\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_11\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_10\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_9\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_8\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_7\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_6\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_5\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_4\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_3\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_2\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_12597
	Net_12594
	\pwmFan_1:Net_113\
	\pwmFan_1:Net_107\
	\pwmFan_1:Net_114\
	Net_10170
	Net_1945
	Net_1946
	Net_1947
	Net_1948
	Net_1949
	Net_1950
	\pwmAgitator_1:PWMUDB:km_run\
	\pwmAgitator_1:PWMUDB:ctrl_cmpmode2_2\
	\pwmAgitator_1:PWMUDB:ctrl_cmpmode2_1\
	\pwmAgitator_1:PWMUDB:ctrl_cmpmode2_0\
	\pwmAgitator_1:PWMUDB:ctrl_cmpmode1_2\
	\pwmAgitator_1:PWMUDB:ctrl_cmpmode1_1\
	\pwmAgitator_1:PWMUDB:ctrl_cmpmode1_0\
	\pwmAgitator_1:PWMUDB:capt_rising\
	\pwmAgitator_1:PWMUDB:capt_falling\
	\pwmAgitator_1:PWMUDB:trig_rise\
	\pwmAgitator_1:PWMUDB:trig_fall\
	\pwmAgitator_1:PWMUDB:sc_kill\
	\pwmAgitator_1:PWMUDB:min_kill\
	\pwmAgitator_1:PWMUDB:km_tc\
	\pwmAgitator_1:PWMUDB:db_tc\
	\pwmAgitator_1:PWMUDB:dith_sel\
	\pwmAgitator_1:PWMUDB:compare2\
	\pwmAgitator_1:Net_101\
	Net_12607
	Net_12608
	\pwmAgitator_1:PWMUDB:MODULE_4:b_31\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_30\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_29\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_28\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_27\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_26\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_25\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_24\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_23\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_22\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_21\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_20\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_19\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_18\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_17\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_16\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_15\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_14\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_13\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_12\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_11\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_10\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_9\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_8\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_7\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_6\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_5\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_4\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_3\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_2\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_1\
	\pwmAgitator_1:PWMUDB:MODULE_4:b_0\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_31\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_30\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_29\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_28\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_27\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_26\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_25\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_24\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_31\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_30\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_29\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_28\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_27\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_26\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_25\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_24\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_23\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_22\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_21\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_20\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_19\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_18\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_17\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_16\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_15\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_14\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_13\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_12\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_11\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_10\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_9\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_8\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_7\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_6\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_5\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_4\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_3\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_2\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_1\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:b_0\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_31\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_30\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_29\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_28\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_27\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_26\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_25\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_24\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_23\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_22\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_21\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_20\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_19\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_18\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_17\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_16\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_15\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_14\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_13\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_12\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_11\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_10\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_9\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_8\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_7\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_6\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_5\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_4\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_3\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_2\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_12609
	Net_12606
	\pwmAgitator_1:Net_113\
	\pwmAgitator_1:Net_107\
	\pwmAgitator_1:Net_114\
	\CAN_1:Net_31\
	\CAN_1:Net_30\
	\pwmAgitator_2:PWMUDB:km_run\
	\pwmAgitator_2:PWMUDB:ctrl_cmpmode2_2\
	\pwmAgitator_2:PWMUDB:ctrl_cmpmode2_1\
	\pwmAgitator_2:PWMUDB:ctrl_cmpmode2_0\
	\pwmAgitator_2:PWMUDB:ctrl_cmpmode1_2\
	\pwmAgitator_2:PWMUDB:ctrl_cmpmode1_1\
	\pwmAgitator_2:PWMUDB:ctrl_cmpmode1_0\
	\pwmAgitator_2:PWMUDB:capt_rising\
	\pwmAgitator_2:PWMUDB:capt_falling\
	\pwmAgitator_2:PWMUDB:trig_rise\
	\pwmAgitator_2:PWMUDB:trig_fall\
	\pwmAgitator_2:PWMUDB:sc_kill\
	\pwmAgitator_2:PWMUDB:min_kill\
	\pwmAgitator_2:PWMUDB:km_tc\
	\pwmAgitator_2:PWMUDB:db_tc\
	\pwmAgitator_2:PWMUDB:dith_sel\
	\pwmAgitator_2:PWMUDB:compare2\
	\pwmAgitator_2:Net_101\
	Net_12619
	Net_12620
	\pwmAgitator_2:PWMUDB:MODULE_5:b_31\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_30\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_29\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_28\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_27\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_26\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_25\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_24\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_23\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_22\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_21\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_20\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_19\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_18\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_17\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_16\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_15\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_14\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_13\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_12\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_11\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_10\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_9\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_8\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_7\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_6\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_5\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_4\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_3\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_2\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_1\
	\pwmAgitator_2:PWMUDB:MODULE_5:b_0\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_31\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_30\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_29\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_28\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_27\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_26\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_25\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_24\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_31\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_30\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_29\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_28\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_27\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_26\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_25\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_24\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_23\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_22\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_21\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_20\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_19\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_18\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_17\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_16\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_15\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_14\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_13\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_12\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_11\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_10\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_9\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_8\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_7\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_6\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_5\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_4\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_3\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_2\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_1\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:b_0\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_31\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_30\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_29\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_28\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_27\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_26\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_25\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_24\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_23\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_22\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_21\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_20\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_19\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_18\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_17\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_16\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_15\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_14\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_13\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_12\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_11\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_10\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_9\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_8\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_7\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_6\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_5\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_4\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_3\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_2\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_12621
	Net_12618
	\pwmAgitator_2:Net_113\
	\pwmAgitator_2:Net_107\
	\pwmAgitator_2:Net_114\
	\pwmFan_2:PWMUDB:km_run\
	\pwmFan_2:PWMUDB:ctrl_cmpmode2_2\
	\pwmFan_2:PWMUDB:ctrl_cmpmode2_1\
	\pwmFan_2:PWMUDB:ctrl_cmpmode2_0\
	\pwmFan_2:PWMUDB:ctrl_cmpmode1_2\
	\pwmFan_2:PWMUDB:ctrl_cmpmode1_1\
	\pwmFan_2:PWMUDB:ctrl_cmpmode1_0\
	\pwmFan_2:PWMUDB:capt_rising\
	\pwmFan_2:PWMUDB:capt_falling\
	\pwmFan_2:PWMUDB:trig_rise\
	\pwmFan_2:PWMUDB:trig_fall\
	\pwmFan_2:PWMUDB:sc_kill\
	\pwmFan_2:PWMUDB:min_kill\
	\pwmFan_2:PWMUDB:km_tc\
	\pwmFan_2:PWMUDB:db_tc\
	\pwmFan_2:PWMUDB:dith_sel\
	\pwmFan_2:PWMUDB:compare2\
	\pwmFan_2:Net_101\
	Net_12631
	Net_12632
	\pwmFan_2:PWMUDB:MODULE_6:b_31\
	\pwmFan_2:PWMUDB:MODULE_6:b_30\
	\pwmFan_2:PWMUDB:MODULE_6:b_29\
	\pwmFan_2:PWMUDB:MODULE_6:b_28\
	\pwmFan_2:PWMUDB:MODULE_6:b_27\
	\pwmFan_2:PWMUDB:MODULE_6:b_26\
	\pwmFan_2:PWMUDB:MODULE_6:b_25\
	\pwmFan_2:PWMUDB:MODULE_6:b_24\
	\pwmFan_2:PWMUDB:MODULE_6:b_23\
	\pwmFan_2:PWMUDB:MODULE_6:b_22\
	\pwmFan_2:PWMUDB:MODULE_6:b_21\
	\pwmFan_2:PWMUDB:MODULE_6:b_20\
	\pwmFan_2:PWMUDB:MODULE_6:b_19\
	\pwmFan_2:PWMUDB:MODULE_6:b_18\
	\pwmFan_2:PWMUDB:MODULE_6:b_17\
	\pwmFan_2:PWMUDB:MODULE_6:b_16\
	\pwmFan_2:PWMUDB:MODULE_6:b_15\
	\pwmFan_2:PWMUDB:MODULE_6:b_14\
	\pwmFan_2:PWMUDB:MODULE_6:b_13\
	\pwmFan_2:PWMUDB:MODULE_6:b_12\
	\pwmFan_2:PWMUDB:MODULE_6:b_11\
	\pwmFan_2:PWMUDB:MODULE_6:b_10\
	\pwmFan_2:PWMUDB:MODULE_6:b_9\
	\pwmFan_2:PWMUDB:MODULE_6:b_8\
	\pwmFan_2:PWMUDB:MODULE_6:b_7\
	\pwmFan_2:PWMUDB:MODULE_6:b_6\
	\pwmFan_2:PWMUDB:MODULE_6:b_5\
	\pwmFan_2:PWMUDB:MODULE_6:b_4\
	\pwmFan_2:PWMUDB:MODULE_6:b_3\
	\pwmFan_2:PWMUDB:MODULE_6:b_2\
	\pwmFan_2:PWMUDB:MODULE_6:b_1\
	\pwmFan_2:PWMUDB:MODULE_6:b_0\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_31\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_30\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_29\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_28\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_27\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_26\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_25\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_24\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_31\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_30\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_29\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_28\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_27\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_26\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_25\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_24\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_23\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_22\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_21\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_20\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_19\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_18\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_17\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_16\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_15\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_14\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_13\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_12\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_11\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_10\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_9\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_8\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_7\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_6\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_5\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_4\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_3\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_2\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_1\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_0\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_31\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_30\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_29\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_28\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_27\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_26\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_25\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_24\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_23\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_22\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_21\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_20\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_19\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_18\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_17\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_16\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_15\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_14\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_13\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_12\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_11\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_10\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_9\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_8\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_7\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_6\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_5\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_4\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_3\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_2\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_12633
	Net_12630
	\pwmFan_2:Net_113\
	\pwmFan_2:Net_107\
	\pwmFan_2:Net_114\
	Net_9384
	Net_9385
	Net_9386
	Net_9387
	Net_9388
	Net_9389
	Net_11027
	Net_10369
	Net_10370
	Net_10372
	Net_10373
	Net_10374
	Net_10375
	\FreqDiv_1:MODULE_7:b_31\
	\FreqDiv_1:MODULE_7:b_30\
	\FreqDiv_1:MODULE_7:b_29\
	\FreqDiv_1:MODULE_7:b_28\
	\FreqDiv_1:MODULE_7:b_27\
	\FreqDiv_1:MODULE_7:b_26\
	\FreqDiv_1:MODULE_7:b_25\
	\FreqDiv_1:MODULE_7:b_24\
	\FreqDiv_1:MODULE_7:b_23\
	\FreqDiv_1:MODULE_7:b_22\
	\FreqDiv_1:MODULE_7:b_21\
	\FreqDiv_1:MODULE_7:b_20\
	\FreqDiv_1:MODULE_7:b_19\
	\FreqDiv_1:MODULE_7:b_18\
	\FreqDiv_1:MODULE_7:b_17\
	\FreqDiv_1:MODULE_7:b_16\
	\FreqDiv_1:MODULE_7:b_15\
	\FreqDiv_1:MODULE_7:b_14\
	\FreqDiv_1:MODULE_7:b_13\
	\FreqDiv_1:MODULE_7:b_12\
	\FreqDiv_1:MODULE_7:b_11\
	\FreqDiv_1:MODULE_7:b_10\
	\FreqDiv_1:MODULE_7:b_9\
	\FreqDiv_1:MODULE_7:b_8\
	\FreqDiv_1:MODULE_7:b_7\
	\FreqDiv_1:MODULE_7:b_6\
	\FreqDiv_1:MODULE_7:b_5\
	\FreqDiv_1:MODULE_7:b_4\
	\FreqDiv_1:MODULE_7:b_3\
	\FreqDiv_1:MODULE_7:b_2\
	\FreqDiv_1:MODULE_7:b_1\
	\FreqDiv_1:MODULE_7:b_0\
	\FreqDiv_1:MODULE_7:g2:a0:a_31\
	\FreqDiv_1:MODULE_7:g2:a0:a_30\
	\FreqDiv_1:MODULE_7:g2:a0:a_29\
	\FreqDiv_1:MODULE_7:g2:a0:a_28\
	\FreqDiv_1:MODULE_7:g2:a0:a_27\
	\FreqDiv_1:MODULE_7:g2:a0:a_26\
	\FreqDiv_1:MODULE_7:g2:a0:a_25\
	\FreqDiv_1:MODULE_7:g2:a0:a_24\
	\FreqDiv_1:MODULE_7:g2:a0:b_31\
	\FreqDiv_1:MODULE_7:g2:a0:b_30\
	\FreqDiv_1:MODULE_7:g2:a0:b_29\
	\FreqDiv_1:MODULE_7:g2:a0:b_28\
	\FreqDiv_1:MODULE_7:g2:a0:b_27\
	\FreqDiv_1:MODULE_7:g2:a0:b_26\
	\FreqDiv_1:MODULE_7:g2:a0:b_25\
	\FreqDiv_1:MODULE_7:g2:a0:b_24\
	\FreqDiv_1:MODULE_7:g2:a0:b_23\
	\FreqDiv_1:MODULE_7:g2:a0:b_22\
	\FreqDiv_1:MODULE_7:g2:a0:b_21\
	\FreqDiv_1:MODULE_7:g2:a0:b_20\
	\FreqDiv_1:MODULE_7:g2:a0:b_19\
	\FreqDiv_1:MODULE_7:g2:a0:b_18\
	\FreqDiv_1:MODULE_7:g2:a0:b_17\
	\FreqDiv_1:MODULE_7:g2:a0:b_16\
	\FreqDiv_1:MODULE_7:g2:a0:b_15\
	\FreqDiv_1:MODULE_7:g2:a0:b_14\
	\FreqDiv_1:MODULE_7:g2:a0:b_13\
	\FreqDiv_1:MODULE_7:g2:a0:b_12\
	\FreqDiv_1:MODULE_7:g2:a0:b_11\
	\FreqDiv_1:MODULE_7:g2:a0:b_10\
	\FreqDiv_1:MODULE_7:g2:a0:b_9\
	\FreqDiv_1:MODULE_7:g2:a0:b_8\
	\FreqDiv_1:MODULE_7:g2:a0:b_7\
	\FreqDiv_1:MODULE_7:g2:a0:b_6\
	\FreqDiv_1:MODULE_7:g2:a0:b_5\
	\FreqDiv_1:MODULE_7:g2:a0:b_4\
	\FreqDiv_1:MODULE_7:g2:a0:b_3\
	\FreqDiv_1:MODULE_7:g2:a0:b_2\
	\FreqDiv_1:MODULE_7:g2:a0:b_1\
	\FreqDiv_1:MODULE_7:g2:a0:b_0\
	\FreqDiv_1:MODULE_7:g2:a0:s_31\
	\FreqDiv_1:MODULE_7:g2:a0:s_30\
	\FreqDiv_1:MODULE_7:g2:a0:s_29\
	\FreqDiv_1:MODULE_7:g2:a0:s_28\
	\FreqDiv_1:MODULE_7:g2:a0:s_27\
	\FreqDiv_1:MODULE_7:g2:a0:s_26\
	\FreqDiv_1:MODULE_7:g2:a0:s_25\
	\FreqDiv_1:MODULE_7:g2:a0:s_24\
	\FreqDiv_1:MODULE_7:g2:a0:s_23\
	\FreqDiv_1:MODULE_7:g2:a0:s_22\
	\FreqDiv_1:MODULE_7:g2:a0:s_21\
	\FreqDiv_1:MODULE_7:g2:a0:s_20\
	\FreqDiv_1:MODULE_7:g2:a0:s_19\
	\FreqDiv_1:MODULE_7:g2:a0:s_18\
	\FreqDiv_1:MODULE_7:g2:a0:s_17\
	\FreqDiv_1:MODULE_7:g2:a0:s_16\
	\FreqDiv_1:MODULE_7:g2:a0:s_15\
	\FreqDiv_1:MODULE_7:g2:a0:s_14\
	\FreqDiv_1:MODULE_7:g2:a0:s_13\
	\FreqDiv_1:MODULE_7:g2:a0:s_12\
	\FreqDiv_1:MODULE_7:g2:a0:s_11\
	\FreqDiv_1:MODULE_7:g2:a0:s_10\
	\FreqDiv_1:MODULE_7:g2:a0:s_9\
	\FreqDiv_1:MODULE_7:g2:a0:s_8\
	\FreqDiv_1:MODULE_7:g2:a0:s_7\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	\ADC:Net_268\
	\ADC:Net_270\
	\TimerPID:Net_260\
	Net_11178
	\TimerPID:TimerUDB:ctrl_ten\
	\TimerPID:TimerUDB:ctrl_cmode_0\
	\TimerPID:TimerUDB:ctrl_tmode_1\
	\TimerPID:TimerUDB:ctrl_tmode_0\
	\TimerPID:TimerUDB:ctrl_ic_1\
	\TimerPID:TimerUDB:ctrl_ic_0\
	Net_11182
	\TimerPID:TimerUDB:zeros_3\
	\TimerPID:Net_102\
	\TimerPID:Net_266\

    Synthesized names
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_2\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_31\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_30\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_29\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_28\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_27\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_26\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_25\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_24\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_23\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_22\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_21\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_20\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_19\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_18\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_17\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_16\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_15\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_14\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_13\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_12\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_11\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_10\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_9\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_8\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_7\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_6\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_5\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_4\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_3\
	\pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_2\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_31\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_30\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_29\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_28\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_27\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_26\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_25\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_24\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_23\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_22\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_21\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_20\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_19\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_18\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_17\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_16\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_15\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_14\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_13\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_12\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_11\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_10\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_9\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_8\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_7\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_6\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_5\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_4\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_3\
	\pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_2\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_31\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_30\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_29\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_28\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_27\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_26\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_25\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_24\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_23\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_22\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_21\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_20\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_19\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_18\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_17\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_16\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_15\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_14\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_13\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_12\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_11\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_10\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_9\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_8\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_7\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_6\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_5\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_4\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_3\
	\pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_2\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_31\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_30\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_29\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_28\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_27\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_26\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_25\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_24\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_23\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_22\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_21\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_20\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_19\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_18\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_17\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_16\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_15\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_14\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_13\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_12\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_11\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_10\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_9\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_8\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_7\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_6\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_5\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_4\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_3\
	\pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_2\
	\FreqDiv_1:add_vi_vv_MODGEN_7_31\
	\FreqDiv_1:add_vi_vv_MODGEN_7_30\
	\FreqDiv_1:add_vi_vv_MODGEN_7_29\
	\FreqDiv_1:add_vi_vv_MODGEN_7_28\
	\FreqDiv_1:add_vi_vv_MODGEN_7_27\
	\FreqDiv_1:add_vi_vv_MODGEN_7_26\
	\FreqDiv_1:add_vi_vv_MODGEN_7_25\
	\FreqDiv_1:add_vi_vv_MODGEN_7_24\
	\FreqDiv_1:add_vi_vv_MODGEN_7_23\
	\FreqDiv_1:add_vi_vv_MODGEN_7_22\
	\FreqDiv_1:add_vi_vv_MODGEN_7_21\
	\FreqDiv_1:add_vi_vv_MODGEN_7_20\
	\FreqDiv_1:add_vi_vv_MODGEN_7_19\
	\FreqDiv_1:add_vi_vv_MODGEN_7_18\
	\FreqDiv_1:add_vi_vv_MODGEN_7_17\
	\FreqDiv_1:add_vi_vv_MODGEN_7_16\
	\FreqDiv_1:add_vi_vv_MODGEN_7_15\
	\FreqDiv_1:add_vi_vv_MODGEN_7_14\
	\FreqDiv_1:add_vi_vv_MODGEN_7_13\
	\FreqDiv_1:add_vi_vv_MODGEN_7_12\
	\FreqDiv_1:add_vi_vv_MODGEN_7_11\
	\FreqDiv_1:add_vi_vv_MODGEN_7_10\
	\FreqDiv_1:add_vi_vv_MODGEN_7_9\
	\FreqDiv_1:add_vi_vv_MODGEN_7_8\
	\FreqDiv_1:add_vi_vv_MODGEN_7_7\

Deleted 960 User equations/components.
Deleted 205 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:hwCapture\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:trig_out\ to one
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:final_kill\ to one
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:reset\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:status_6\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:status_4\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:cmp2\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:cs_addr_0\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:pwm1_i\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:pwm2_i\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:tmpOE__Dm_net_0\ to one
Aliasing \UART:tmpOE__Dp_net_0\ to one
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:hwCapture\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:trig_out\ to one
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:final_kill\ to one
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:reset\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:status_6\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:status_4\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:cmp2\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:cs_addr_0\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:pwm1_i\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:pwm2_i\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \pwmFan_1:PWMUDB:hwCapture\ to zero
Aliasing \pwmFan_1:PWMUDB:trig_out\ to one
Aliasing \pwmFan_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \pwmFan_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \pwmFan_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \pwmFan_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \pwmFan_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \pwmFan_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \pwmFan_1:PWMUDB:final_kill\ to one
Aliasing \pwmFan_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \pwmFan_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \pwmFan_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \pwmFan_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \pwmFan_1:PWMUDB:reset\ to zero
Aliasing \pwmFan_1:PWMUDB:status_6\ to zero
Aliasing \pwmFan_1:PWMUDB:status_4\ to zero
Aliasing \pwmFan_1:PWMUDB:cmp2\ to zero
Aliasing \pwmFan_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \pwmFan_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \pwmFan_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \pwmFan_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \pwmFan_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \pwmFan_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \pwmFan_1:PWMUDB:cs_addr_0\ to zero
Aliasing \pwmFan_1:PWMUDB:pwm1_i\ to zero
Aliasing \pwmFan_1:PWMUDB:pwm2_i\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__PELTIER1_Heat_net_0 to one
Aliasing tmpOE__PELTIER1_Cool_net_0 to one
Aliasing \Peltier1_Ctrl:clk\ to zero
Aliasing \Peltier1_Ctrl:rst\ to zero
Aliasing tmpOE__outputAgitator1_net_0 to one
Aliasing \pwmAgitator_1:PWMUDB:hwCapture\ to zero
Aliasing \pwmAgitator_1:PWMUDB:trig_out\ to one
Aliasing \pwmAgitator_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \pwmAgitator_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \pwmAgitator_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \pwmAgitator_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \pwmAgitator_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \pwmAgitator_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \pwmAgitator_1:PWMUDB:final_kill\ to one
Aliasing \pwmAgitator_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \pwmAgitator_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \pwmAgitator_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \pwmAgitator_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \pwmAgitator_1:PWMUDB:reset\ to zero
Aliasing \pwmAgitator_1:PWMUDB:status_6\ to zero
Aliasing \pwmAgitator_1:PWMUDB:status_4\ to zero
Aliasing \pwmAgitator_1:PWMUDB:cmp2\ to zero
Aliasing \pwmAgitator_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \pwmAgitator_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \pwmAgitator_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \pwmAgitator_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \pwmAgitator_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \pwmAgitator_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \pwmAgitator_1:PWMUDB:cs_addr_0\ to zero
Aliasing \pwmAgitator_1:PWMUDB:pwm1_i\ to zero
Aliasing \pwmAgitator_1:PWMUDB:pwm2_i\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__fanPeltier1_net_0 to one
Aliasing tmpOE__CAN_Standby_net_0 to one
Aliasing tmpOE__Can_Enable_net_0 to one
Aliasing tmpOE__TX_1_net_0 to one
Aliasing tmpOE__fanPeltier2_net_0 to one
Aliasing \pwmAgitator_2:PWMUDB:hwCapture\ to zero
Aliasing \pwmAgitator_2:PWMUDB:trig_out\ to one
Aliasing \pwmAgitator_2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \pwmAgitator_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \pwmAgitator_2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \pwmAgitator_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \pwmAgitator_2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \pwmAgitator_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \pwmAgitator_2:PWMUDB:final_kill\ to one
Aliasing \pwmAgitator_2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \pwmAgitator_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \pwmAgitator_2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \pwmAgitator_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \pwmAgitator_2:PWMUDB:reset\ to zero
Aliasing \pwmAgitator_2:PWMUDB:status_6\ to zero
Aliasing \pwmAgitator_2:PWMUDB:status_4\ to zero
Aliasing \pwmAgitator_2:PWMUDB:cmp2\ to zero
Aliasing \pwmAgitator_2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \pwmAgitator_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \pwmAgitator_2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \pwmAgitator_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \pwmAgitator_2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \pwmAgitator_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \pwmAgitator_2:PWMUDB:cs_addr_0\ to zero
Aliasing \pwmAgitator_2:PWMUDB:pwm1_i\ to zero
Aliasing \pwmAgitator_2:PWMUDB:pwm2_i\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__outputAgitator2_net_0 to one
Aliasing \pwmFan_2:PWMUDB:hwCapture\ to zero
Aliasing \pwmFan_2:PWMUDB:trig_out\ to one
Aliasing \pwmFan_2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \pwmFan_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \pwmFan_2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \pwmFan_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \pwmFan_2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \pwmFan_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \pwmFan_2:PWMUDB:final_kill\ to one
Aliasing \pwmFan_2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \pwmFan_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \pwmFan_2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \pwmFan_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \pwmFan_2:PWMUDB:reset\ to zero
Aliasing \pwmFan_2:PWMUDB:status_6\ to zero
Aliasing \pwmFan_2:PWMUDB:status_4\ to zero
Aliasing \pwmFan_2:PWMUDB:cmp2\ to zero
Aliasing \pwmFan_2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \pwmFan_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \pwmFan_2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \pwmFan_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \pwmFan_2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \pwmFan_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \pwmFan_2:PWMUDB:cs_addr_0\ to zero
Aliasing \pwmFan_2:PWMUDB:pwm1_i\ to zero
Aliasing \pwmFan_2:PWMUDB:pwm2_i\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__outputAgitator2_Enable_net_0 to one
Aliasing tmpOE__outputAgitator1_Enable_net_0 to one
Aliasing tmpOE__fanPeltier2_Enable_net_0 to one
Aliasing tmpOE__fanPeltier1_Enable_net_0 to one
Aliasing tmpOE__Peltier1_Enable_1_net_0 to one
Aliasing tmpOE__Peltier1_Enable_2_net_0 to one
Aliasing tmpOE__Peltier2_Enable_1_net_0 to one
Aliasing tmpOE__Peltier2_Enable_2_net_0 to one
Aliasing \Peltier_Enable:clk\ to zero
Aliasing \Peltier_Enable:rst\ to zero
Aliasing tmpOE__PELTIER2_Heat_net_0 to one
Aliasing tmpOE__PELTIER2_Cool_net_0 to one
Aliasing \Peltier2_Ctrl:clk\ to zero
Aliasing \Peltier2_Ctrl:rst\ to zero
Aliasing tmpOE__RX_1_net_0 to one
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_23\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_22\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_21\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_20\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_19\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_18\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_17\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_16\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_15\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_14\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_13\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_12\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_11\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_10\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_9\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_8\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_7\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \ADC_TURBIDO:vp_ctl_0\ to zero
Aliasing \ADC_TURBIDO:vp_ctl_2\ to zero
Aliasing \ADC_TURBIDO:vn_ctl_1\ to zero
Aliasing \ADC_TURBIDO:vn_ctl_3\ to zero
Aliasing \ADC_TURBIDO:vp_ctl_1\ to zero
Aliasing \ADC_TURBIDO:vp_ctl_3\ to zero
Aliasing \ADC_TURBIDO:vn_ctl_0\ to zero
Aliasing \ADC_TURBIDO:vn_ctl_2\ to zero
Aliasing tmpOE__photo_in_net_0 to one
Aliasing tmpOE__diode_out_net_0 to one
Aliasing \Turbido_PGA:Net_37\ to zero
Aliasing \Turbido_PGA:Net_40\ to zero
Aliasing \Turbido_PGA:Net_38\ to zero
Aliasing \Turbido_PGA:Net_39\ to zero
Aliasing tmpOE__photo_test_net_0 to one
Aliasing tmpOE__VTherm_net_0 to one
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC:soc\ to one
Aliasing \TimerPID:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \TimerPID:TimerUDB:trigger_enable\ to one
Aliasing \TimerPID:TimerUDB:status_6\ to zero
Aliasing \TimerPID:TimerUDB:status_5\ to zero
Aliasing \TimerPID:TimerUDB:status_4\ to zero
Aliasing \TimerPID:TimerUDB:status_0\ to \TimerPID:TimerUDB:tc_i\
Aliasing Net_11164 to zero
Aliasing tmpOE__diode_out_1_net_0 to one
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:prevCapture\\D\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:trig_last\\D\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\\D\ to \Peltier1_PWM_Ctrl:PWMUDB:pwm_temp\
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:tc_i_reg\\D\ to \Peltier1_PWM_Ctrl:PWMUDB:status_2\
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:prevCapture\\D\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:trig_last\\D\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\\D\ to \Peltier2_PWM_Ctrl:PWMUDB:pwm_temp\
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:tc_i_reg\\D\ to \Peltier2_PWM_Ctrl:PWMUDB:status_2\
Aliasing \pwmFan_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \pwmFan_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \pwmFan_1:PWMUDB:trig_last\\D\ to zero
Aliasing \pwmFan_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \pwmFan_1:PWMUDB:prevCompare1\\D\ to \pwmFan_1:PWMUDB:pwm_temp\
Aliasing \pwmFan_1:PWMUDB:tc_i_reg\\D\ to \pwmFan_1:PWMUDB:status_2\
Aliasing \pwmAgitator_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \pwmAgitator_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \pwmAgitator_1:PWMUDB:trig_last\\D\ to zero
Aliasing \pwmAgitator_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \pwmAgitator_1:PWMUDB:prevCompare1\\D\ to \pwmAgitator_1:PWMUDB:pwm_temp\
Aliasing \pwmAgitator_1:PWMUDB:tc_i_reg\\D\ to \pwmAgitator_1:PWMUDB:status_2\
Aliasing \pwmAgitator_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \pwmAgitator_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \pwmAgitator_2:PWMUDB:trig_last\\D\ to zero
Aliasing \pwmAgitator_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \pwmAgitator_2:PWMUDB:prevCompare1\\D\ to \pwmAgitator_2:PWMUDB:pwm_temp\
Aliasing \pwmAgitator_2:PWMUDB:tc_i_reg\\D\ to \pwmAgitator_2:PWMUDB:status_2\
Aliasing \pwmFan_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \pwmFan_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \pwmFan_2:PWMUDB:trig_last\\D\ to zero
Aliasing \pwmFan_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \pwmFan_2:PWMUDB:prevCompare1\\D\ to \pwmFan_2:PWMUDB:pwm_temp\
Aliasing \pwmFan_2:PWMUDB:tc_i_reg\\D\ to \pwmFan_2:PWMUDB:status_2\
Aliasing \FreqDiv_1:not_last_reset\\D\ to one
Aliasing \TimerPID:TimerUDB:capture_last\\D\ to zero
Aliasing \TimerPID:TimerUDB:hwEnable_reg\\D\ to \TimerPID:TimerUDB:run_mode\
Aliasing \TimerPID:TimerUDB:capture_out_reg_i\\D\ to \TimerPID:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:ctrl_enable\[16] = \Peltier1_PWM_Ctrl:PWMUDB:control_7\[8]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:hwEnable\[27] = \Peltier1_PWM_Ctrl:PWMUDB:control_7\[8]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\\S\[34] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:final_enable\[35] = \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:ltch_kill_reg\\R\[39] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:ltch_kill_reg\\S\[40] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:min_kill_reg\\R\[41] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:min_kill_reg\\S\[42] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:final_kill\[45] = one[4]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_1\[49] = \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_1\[337]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_0\[51] = \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_0\[338]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\\R\[52] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\\S\[53] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\\R\[54] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\\S\[55] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:reset\[58] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \Peltier1_PWM_Ctrl:PWMUDB:status_5\[60] = \Peltier1_PWM_Ctrl:PWMUDB:final_kill_reg\[74]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \Peltier1_PWM_Ctrl:PWMUDB:status_3\[62] = \Peltier1_PWM_Ctrl:PWMUDB:fifo_full\[81]
Removing Rhs of wire \Peltier1_PWM_Ctrl:PWMUDB:status_1\[64] = \Peltier1_PWM_Ctrl:PWMUDB:cmp2_status_reg\[73]
Removing Rhs of wire \Peltier1_PWM_Ctrl:PWMUDB:status_0\[65] = \Peltier1_PWM_Ctrl:PWMUDB:cmp1_status_reg\[72]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:cmp2_status\[70] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:cmp2\[71] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:cmp1_status_reg\\R\[75] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:cmp1_status_reg\\S\[76] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:cmp2_status_reg\\R\[77] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:cmp2_status_reg\\S\[78] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:final_kill_reg\\R\[79] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:final_kill_reg\\S\[80] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:cs_addr_2\[82] = \Peltier1_PWM_Ctrl:PWMUDB:tc_i\[37]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:cs_addr_1\[83] = \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:cs_addr_0\[84] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:compare1\[165] = \Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\[136]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:pwm1_i\[170] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:pwm2_i\[172] = zero[7]
Removing Rhs of wire \Peltier1_PWM_Ctrl:Net_96\[175] = \Peltier1_PWM_Ctrl:PWMUDB:pwm_i_reg\[167]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:pwm_temp\[178] = \Peltier1_PWM_Ctrl:PWMUDB:cmp1\[68]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_23\[219] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_22\[220] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_21\[221] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_20\[222] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_19\[223] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_18\[224] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_17\[225] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_16\[226] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_15\[227] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_14\[228] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_13\[229] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_12\[230] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_11\[231] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_10\[232] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_9\[233] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_8\[234] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_7\[235] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_6\[236] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_5\[237] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_4\[238] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_3\[239] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_2\[240] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_1\[241] = \Peltier1_PWM_Ctrl:PWMUDB:MODIN1_1\[242]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODIN1_1\[242] = \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\[48]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_0\[243] = \Peltier1_PWM_Ctrl:PWMUDB:MODIN1_0\[244]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODIN1_0\[244] = \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\[50]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[376] = one[4]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[377] = one[4]
Removing Rhs of wire Net_1702[378] = \Peltier1_PWM_Ctrl:Net_96\[175]
Removing Lhs of wire \UART:tmpOE__Dm_net_0\[415] = one[4]
Removing Lhs of wire \UART:tmpOE__Dp_net_0\[422] = one[4]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:ctrl_enable\[460] = \Peltier2_PWM_Ctrl:PWMUDB:control_7\[452]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:hwCapture\[470] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:hwEnable\[471] = \Peltier2_PWM_Ctrl:PWMUDB:control_7\[452]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:trig_out\[475] = one[4]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\\R\[477] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\\S\[478] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:final_enable\[479] = \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\[476]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:ltch_kill_reg\\R\[483] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:ltch_kill_reg\\S\[484] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:min_kill_reg\\R\[485] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:min_kill_reg\\S\[486] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:final_kill\[489] = one[4]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_1\[493] = \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_1\[781]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_0\[495] = \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_0\[782]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\\R\[496] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\\S\[497] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\\R\[498] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\\S\[499] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:reset\[502] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:status_6\[503] = zero[7]
Removing Rhs of wire \Peltier2_PWM_Ctrl:PWMUDB:status_5\[504] = \Peltier2_PWM_Ctrl:PWMUDB:final_kill_reg\[518]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:status_4\[505] = zero[7]
Removing Rhs of wire \Peltier2_PWM_Ctrl:PWMUDB:status_3\[506] = \Peltier2_PWM_Ctrl:PWMUDB:fifo_full\[525]
Removing Rhs of wire \Peltier2_PWM_Ctrl:PWMUDB:status_1\[508] = \Peltier2_PWM_Ctrl:PWMUDB:cmp2_status_reg\[517]
Removing Rhs of wire \Peltier2_PWM_Ctrl:PWMUDB:status_0\[509] = \Peltier2_PWM_Ctrl:PWMUDB:cmp1_status_reg\[516]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:cmp2_status\[514] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:cmp2\[515] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:cmp1_status_reg\\R\[519] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:cmp1_status_reg\\S\[520] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:cmp2_status_reg\\R\[521] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:cmp2_status_reg\\S\[522] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:final_kill_reg\\R\[523] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:final_kill_reg\\S\[524] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:cs_addr_2\[526] = \Peltier2_PWM_Ctrl:PWMUDB:tc_i\[481]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:cs_addr_1\[527] = \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\[476]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:cs_addr_0\[528] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:compare1\[609] = \Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\[580]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:pwm1_i\[614] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:pwm2_i\[616] = zero[7]
Removing Rhs of wire \Peltier2_PWM_Ctrl:Net_96\[619] = \Peltier2_PWM_Ctrl:PWMUDB:pwm_i_reg\[611]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:pwm_temp\[622] = \Peltier2_PWM_Ctrl:PWMUDB:cmp1\[512]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_23\[663] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_22\[664] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_21\[665] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_20\[666] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_19\[667] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_18\[668] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_17\[669] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_16\[670] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_15\[671] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_14\[672] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_13\[673] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_12\[674] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_11\[675] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_10\[676] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_9\[677] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_8\[678] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_7\[679] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_6\[680] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_5\[681] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_4\[682] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_3\[683] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_2\[684] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_1\[685] = \Peltier2_PWM_Ctrl:PWMUDB:MODIN2_1\[686]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODIN2_1\[686] = \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\[492]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_0\[687] = \Peltier2_PWM_Ctrl:PWMUDB:MODIN2_0\[688]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODIN2_0\[688] = \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\[494]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[820] = one[4]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[821] = one[4]
Removing Rhs of wire Net_10388[822] = \Peltier2_PWM_Ctrl:Net_96\[619]
Removing Lhs of wire \pwmFan_1:PWMUDB:ctrl_enable\[842] = \pwmFan_1:PWMUDB:control_7\[834]
Removing Lhs of wire \pwmFan_1:PWMUDB:hwCapture\[852] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:hwEnable\[853] = \pwmFan_1:PWMUDB:control_7\[834]
Removing Lhs of wire \pwmFan_1:PWMUDB:trig_out\[857] = one[4]
Removing Lhs of wire \pwmFan_1:PWMUDB:runmode_enable\\R\[859] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:runmode_enable\\S\[860] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:final_enable\[861] = \pwmFan_1:PWMUDB:runmode_enable\[858]
Removing Lhs of wire \pwmFan_1:PWMUDB:ltch_kill_reg\\R\[865] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:ltch_kill_reg\\S\[866] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:min_kill_reg\\R\[867] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:min_kill_reg\\S\[868] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:final_kill\[871] = one[4]
Removing Lhs of wire \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_1\[875] = \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_1\[1115]
Removing Lhs of wire \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_0\[877] = \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_0\[1116]
Removing Lhs of wire \pwmFan_1:PWMUDB:dith_count_1\\R\[878] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:dith_count_1\\S\[879] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:dith_count_0\\R\[880] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:dith_count_0\\S\[881] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:reset\[884] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:status_6\[885] = zero[7]
Removing Rhs of wire \pwmFan_1:PWMUDB:status_5\[886] = \pwmFan_1:PWMUDB:final_kill_reg\[900]
Removing Lhs of wire \pwmFan_1:PWMUDB:status_4\[887] = zero[7]
Removing Rhs of wire \pwmFan_1:PWMUDB:status_3\[888] = \pwmFan_1:PWMUDB:fifo_full\[907]
Removing Rhs of wire \pwmFan_1:PWMUDB:status_1\[890] = \pwmFan_1:PWMUDB:cmp2_status_reg\[899]
Removing Rhs of wire \pwmFan_1:PWMUDB:status_0\[891] = \pwmFan_1:PWMUDB:cmp1_status_reg\[898]
Removing Lhs of wire \pwmFan_1:PWMUDB:cmp2_status\[896] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:cmp2\[897] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:cmp1_status_reg\\R\[901] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:cmp1_status_reg\\S\[902] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:cmp2_status_reg\\R\[903] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:cmp2_status_reg\\S\[904] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:final_kill_reg\\R\[905] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:final_kill_reg\\S\[906] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:cs_addr_2\[908] = \pwmFan_1:PWMUDB:tc_i\[863]
Removing Lhs of wire \pwmFan_1:PWMUDB:cs_addr_1\[909] = \pwmFan_1:PWMUDB:runmode_enable\[858]
Removing Lhs of wire \pwmFan_1:PWMUDB:cs_addr_0\[910] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:compare1\[943] = \pwmFan_1:PWMUDB:cmp1_less\[914]
Removing Lhs of wire \pwmFan_1:PWMUDB:pwm1_i\[948] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:pwm2_i\[950] = zero[7]
Removing Rhs of wire \pwmFan_1:Net_96\[953] = \pwmFan_1:PWMUDB:pwm_i_reg\[945]
Removing Lhs of wire \pwmFan_1:PWMUDB:pwm_temp\[956] = \pwmFan_1:PWMUDB:cmp1\[894]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_23\[997] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_22\[998] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_21\[999] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_20\[1000] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_19\[1001] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_18\[1002] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_17\[1003] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_16\[1004] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_15\[1005] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_14\[1006] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_13\[1007] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_12\[1008] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_11\[1009] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_10\[1010] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_9\[1011] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_8\[1012] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_7\[1013] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_6\[1014] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_5\[1015] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_4\[1016] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_3\[1017] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_2\[1018] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_1\[1019] = \pwmFan_1:PWMUDB:MODIN3_1\[1020]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODIN3_1\[1020] = \pwmFan_1:PWMUDB:dith_count_1\[874]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_0\[1021] = \pwmFan_1:PWMUDB:MODIN3_0\[1022]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODIN3_0\[1022] = \pwmFan_1:PWMUDB:dith_count_0\[876]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1154] = one[4]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1155] = one[4]
Removing Rhs of wire Net_3597[1156] = \pwmFan_1:Net_96\[953]
Removing Lhs of wire tmpOE__PELTIER1_Heat_net_0[1165] = one[4]
Removing Lhs of wire tmpOE__PELTIER1_Cool_net_0[1171] = one[4]
Removing Lhs of wire \Peltier1_Ctrl:clk\[1177] = zero[7]
Removing Lhs of wire \Peltier1_Ctrl:rst\[1178] = zero[7]
Removing Rhs of wire Net_10144[1179] = \Peltier1_Ctrl:control_out_0\[1180]
Removing Rhs of wire Net_10144[1179] = \Peltier1_Ctrl:control_0\[1203]
Removing Lhs of wire tmpOE__outputAgitator1_net_0[1205] = one[4]
Removing Rhs of wire Net_1600[1206] = \pwmAgitator_1:Net_96\[1383]
Removing Rhs of wire Net_1600[1206] = \pwmAgitator_1:PWMUDB:pwm_i_reg\[1375]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:ctrl_enable\[1224] = \pwmAgitator_1:PWMUDB:control_7\[1216]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:hwCapture\[1234] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:hwEnable\[1235] = \pwmAgitator_1:PWMUDB:control_7\[1216]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:trig_out\[1239] = one[4]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:runmode_enable\\R\[1241] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:runmode_enable\\S\[1242] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:final_enable\[1243] = \pwmAgitator_1:PWMUDB:runmode_enable\[1240]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:ltch_kill_reg\\R\[1247] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:ltch_kill_reg\\S\[1248] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:min_kill_reg\\R\[1249] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:min_kill_reg\\S\[1250] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:final_kill\[1253] = one[4]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_1\[1257] = \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_1\[1545]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:add_vi_vv_MODGEN_4_0\[1259] = \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_0\[1546]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:dith_count_1\\R\[1260] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:dith_count_1\\S\[1261] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:dith_count_0\\R\[1262] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:dith_count_0\\S\[1263] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:reset\[1266] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:status_6\[1267] = zero[7]
Removing Rhs of wire \pwmAgitator_1:PWMUDB:status_5\[1268] = \pwmAgitator_1:PWMUDB:final_kill_reg\[1282]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:status_4\[1269] = zero[7]
Removing Rhs of wire \pwmAgitator_1:PWMUDB:status_3\[1270] = \pwmAgitator_1:PWMUDB:fifo_full\[1289]
Removing Rhs of wire \pwmAgitator_1:PWMUDB:status_1\[1272] = \pwmAgitator_1:PWMUDB:cmp2_status_reg\[1281]
Removing Rhs of wire \pwmAgitator_1:PWMUDB:status_0\[1273] = \pwmAgitator_1:PWMUDB:cmp1_status_reg\[1280]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:cmp2_status\[1278] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:cmp2\[1279] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:cmp1_status_reg\\R\[1283] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:cmp1_status_reg\\S\[1284] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:cmp2_status_reg\\R\[1285] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:cmp2_status_reg\\S\[1286] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:final_kill_reg\\R\[1287] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:final_kill_reg\\S\[1288] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:cs_addr_2\[1290] = \pwmAgitator_1:PWMUDB:tc_i\[1245]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:cs_addr_1\[1291] = \pwmAgitator_1:PWMUDB:runmode_enable\[1240]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:cs_addr_0\[1292] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:compare1\[1373] = \pwmAgitator_1:PWMUDB:cmp1_less\[1344]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:pwm1_i\[1378] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:pwm2_i\[1380] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:pwm_temp\[1386] = \pwmAgitator_1:PWMUDB:cmp1\[1276]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_23\[1427] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_22\[1428] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_21\[1429] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_20\[1430] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_19\[1431] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_18\[1432] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_17\[1433] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_16\[1434] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_15\[1435] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_14\[1436] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_13\[1437] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_12\[1438] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_11\[1439] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_10\[1440] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_9\[1441] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_8\[1442] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_7\[1443] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_6\[1444] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_5\[1445] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_4\[1446] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_3\[1447] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_2\[1448] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_1\[1449] = \pwmAgitator_1:PWMUDB:MODIN4_1\[1450]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODIN4_1\[1450] = \pwmAgitator_1:PWMUDB:dith_count_1\[1256]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:a_0\[1451] = \pwmAgitator_1:PWMUDB:MODIN4_0\[1452]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODIN4_0\[1452] = \pwmAgitator_1:PWMUDB:dith_count_0\[1258]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1584] = one[4]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1585] = one[4]
Removing Lhs of wire tmpOE__fanPeltier1_net_0[1593] = one[4]
Removing Lhs of wire tmpOE__CAN_Standby_net_0[1600] = one[4]
Removing Lhs of wire tmpOE__Can_Enable_net_0[1606] = one[4]
Removing Lhs of wire tmpOE__TX_1_net_0[1622] = one[4]
Removing Lhs of wire tmpOE__fanPeltier2_net_0[1628] = one[4]
Removing Rhs of wire Net_6281[1629] = \pwmFan_2:Net_96\[2145]
Removing Rhs of wire Net_6281[1629] = \pwmFan_2:PWMUDB:pwm_i_reg\[2137]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:ctrl_enable\[1647] = \pwmAgitator_2:PWMUDB:control_7\[1639]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:hwCapture\[1657] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:hwEnable\[1658] = \pwmAgitator_2:PWMUDB:control_7\[1639]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:trig_out\[1662] = one[4]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:runmode_enable\\R\[1664] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:runmode_enable\\S\[1665] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:final_enable\[1666] = \pwmAgitator_2:PWMUDB:runmode_enable\[1663]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:ltch_kill_reg\\R\[1670] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:ltch_kill_reg\\S\[1671] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:min_kill_reg\\R\[1672] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:min_kill_reg\\S\[1673] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:final_kill\[1676] = one[4]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_1\[1680] = \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_1\[1968]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:add_vi_vv_MODGEN_5_0\[1682] = \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_0\[1969]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:dith_count_1\\R\[1683] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:dith_count_1\\S\[1684] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:dith_count_0\\R\[1685] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:dith_count_0\\S\[1686] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:reset\[1689] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:status_6\[1690] = zero[7]
Removing Rhs of wire \pwmAgitator_2:PWMUDB:status_5\[1691] = \pwmAgitator_2:PWMUDB:final_kill_reg\[1705]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:status_4\[1692] = zero[7]
Removing Rhs of wire \pwmAgitator_2:PWMUDB:status_3\[1693] = \pwmAgitator_2:PWMUDB:fifo_full\[1712]
Removing Rhs of wire \pwmAgitator_2:PWMUDB:status_1\[1695] = \pwmAgitator_2:PWMUDB:cmp2_status_reg\[1704]
Removing Rhs of wire \pwmAgitator_2:PWMUDB:status_0\[1696] = \pwmAgitator_2:PWMUDB:cmp1_status_reg\[1703]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:cmp2_status\[1701] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:cmp2\[1702] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:cmp1_status_reg\\R\[1706] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:cmp1_status_reg\\S\[1707] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:cmp2_status_reg\\R\[1708] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:cmp2_status_reg\\S\[1709] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:final_kill_reg\\R\[1710] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:final_kill_reg\\S\[1711] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:cs_addr_2\[1713] = \pwmAgitator_2:PWMUDB:tc_i\[1668]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:cs_addr_1\[1714] = \pwmAgitator_2:PWMUDB:runmode_enable\[1663]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:cs_addr_0\[1715] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:compare1\[1796] = \pwmAgitator_2:PWMUDB:cmp1_less\[1767]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:pwm1_i\[1801] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:pwm2_i\[1803] = zero[7]
Removing Rhs of wire \pwmAgitator_2:Net_96\[1806] = \pwmAgitator_2:PWMUDB:pwm_i_reg\[1798]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:pwm_temp\[1809] = \pwmAgitator_2:PWMUDB:cmp1\[1699]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_23\[1850] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_22\[1851] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_21\[1852] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_20\[1853] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_19\[1854] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_18\[1855] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_17\[1856] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_16\[1857] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_15\[1858] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_14\[1859] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_13\[1860] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_12\[1861] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_11\[1862] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_10\[1863] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_9\[1864] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_8\[1865] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_7\[1866] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_6\[1867] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_5\[1868] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_4\[1869] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_3\[1870] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_2\[1871] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_1\[1872] = \pwmAgitator_2:PWMUDB:MODIN5_1\[1873]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODIN5_1\[1873] = \pwmAgitator_2:PWMUDB:dith_count_1\[1679]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:a_0\[1874] = \pwmAgitator_2:PWMUDB:MODIN5_0\[1875]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODIN5_0\[1875] = \pwmAgitator_2:PWMUDB:dith_count_0\[1681]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[2007] = one[4]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[2008] = one[4]
Removing Rhs of wire Net_6293[2009] = \pwmAgitator_2:Net_96\[1806]
Removing Lhs of wire tmpOE__outputAgitator2_net_0[2016] = one[4]
Removing Lhs of wire \pwmFan_2:PWMUDB:ctrl_enable\[2034] = \pwmFan_2:PWMUDB:control_7\[2026]
Removing Lhs of wire \pwmFan_2:PWMUDB:hwCapture\[2044] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:hwEnable\[2045] = \pwmFan_2:PWMUDB:control_7\[2026]
Removing Lhs of wire \pwmFan_2:PWMUDB:trig_out\[2049] = one[4]
Removing Lhs of wire \pwmFan_2:PWMUDB:runmode_enable\\R\[2051] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:runmode_enable\\S\[2052] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:final_enable\[2053] = \pwmFan_2:PWMUDB:runmode_enable\[2050]
Removing Lhs of wire \pwmFan_2:PWMUDB:ltch_kill_reg\\R\[2057] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:ltch_kill_reg\\S\[2058] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:min_kill_reg\\R\[2059] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:min_kill_reg\\S\[2060] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:final_kill\[2063] = one[4]
Removing Lhs of wire \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_1\[2067] = \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_1\[2307]
Removing Lhs of wire \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_0\[2069] = \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_0\[2308]
Removing Lhs of wire \pwmFan_2:PWMUDB:dith_count_1\\R\[2070] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:dith_count_1\\S\[2071] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:dith_count_0\\R\[2072] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:dith_count_0\\S\[2073] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:reset\[2076] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:status_6\[2077] = zero[7]
Removing Rhs of wire \pwmFan_2:PWMUDB:status_5\[2078] = \pwmFan_2:PWMUDB:final_kill_reg\[2092]
Removing Lhs of wire \pwmFan_2:PWMUDB:status_4\[2079] = zero[7]
Removing Rhs of wire \pwmFan_2:PWMUDB:status_3\[2080] = \pwmFan_2:PWMUDB:fifo_full\[2099]
Removing Rhs of wire \pwmFan_2:PWMUDB:status_1\[2082] = \pwmFan_2:PWMUDB:cmp2_status_reg\[2091]
Removing Rhs of wire \pwmFan_2:PWMUDB:status_0\[2083] = \pwmFan_2:PWMUDB:cmp1_status_reg\[2090]
Removing Lhs of wire \pwmFan_2:PWMUDB:cmp2_status\[2088] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:cmp2\[2089] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:cmp1_status_reg\\R\[2093] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:cmp1_status_reg\\S\[2094] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:cmp2_status_reg\\R\[2095] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:cmp2_status_reg\\S\[2096] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:final_kill_reg\\R\[2097] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:final_kill_reg\\S\[2098] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:cs_addr_2\[2100] = \pwmFan_2:PWMUDB:tc_i\[2055]
Removing Lhs of wire \pwmFan_2:PWMUDB:cs_addr_1\[2101] = \pwmFan_2:PWMUDB:runmode_enable\[2050]
Removing Lhs of wire \pwmFan_2:PWMUDB:cs_addr_0\[2102] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:compare1\[2135] = \pwmFan_2:PWMUDB:cmp1_less\[2106]
Removing Lhs of wire \pwmFan_2:PWMUDB:pwm1_i\[2140] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:pwm2_i\[2142] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:pwm_temp\[2148] = \pwmFan_2:PWMUDB:cmp1\[2086]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_23\[2189] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_22\[2190] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_21\[2191] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_20\[2192] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_19\[2193] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_18\[2194] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_17\[2195] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_16\[2196] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_15\[2197] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_14\[2198] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_13\[2199] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_12\[2200] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_11\[2201] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_10\[2202] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_9\[2203] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_8\[2204] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_7\[2205] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_6\[2206] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_5\[2207] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_4\[2208] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_3\[2209] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_2\[2210] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_1\[2211] = \pwmFan_2:PWMUDB:MODIN6_1\[2212]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODIN6_1\[2212] = \pwmFan_2:PWMUDB:dith_count_1\[2066]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_0\[2213] = \pwmFan_2:PWMUDB:MODIN6_0\[2214]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODIN6_0\[2214] = \pwmFan_2:PWMUDB:dith_count_0\[2068]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[2346] = one[4]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[2347] = one[4]
Removing Lhs of wire tmpOE__outputAgitator2_Enable_net_0[2354] = one[4]
Removing Lhs of wire tmpOE__outputAgitator1_Enable_net_0[2360] = one[4]
Removing Lhs of wire tmpOE__fanPeltier2_Enable_net_0[2366] = one[4]
Removing Lhs of wire tmpOE__fanPeltier1_Enable_net_0[2372] = one[4]
Removing Lhs of wire tmpOE__Peltier1_Enable_1_net_0[2378] = one[4]
Removing Rhs of wire Net_9371[2379] = \Peltier_Enable:control_out_0\[2405]
Removing Rhs of wire Net_9371[2379] = \Peltier_Enable:control_0\[2427]
Removing Lhs of wire tmpOE__Peltier1_Enable_2_net_0[2385] = one[4]
Removing Lhs of wire tmpOE__Peltier2_Enable_1_net_0[2391] = one[4]
Removing Rhs of wire Net_9373[2392] = \Peltier_Enable:control_out_1\[2406]
Removing Rhs of wire Net_9373[2392] = \Peltier_Enable:control_1\[2426]
Removing Lhs of wire tmpOE__Peltier2_Enable_2_net_0[2398] = one[4]
Removing Lhs of wire \Peltier_Enable:clk\[2403] = zero[7]
Removing Lhs of wire \Peltier_Enable:rst\[2404] = zero[7]
Removing Lhs of wire tmpOE__PELTIER2_Heat_net_0[2429] = one[4]
Removing Lhs of wire tmpOE__PELTIER2_Cool_net_0[2436] = one[4]
Removing Lhs of wire \Peltier2_Ctrl:clk\[2442] = zero[7]
Removing Lhs of wire \Peltier2_Ctrl:rst\[2443] = zero[7]
Removing Rhs of wire Net_10371[2444] = \Peltier2_Ctrl:control_out_0\[2445]
Removing Rhs of wire Net_10371[2444] = \Peltier2_Ctrl:control_0\[2468]
Removing Lhs of wire tmpOE__RX_1_net_0[2470] = one[4]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_7_6\[2485] = \FreqDiv_1:MODULE_7:g2:a0:s_6\[2645]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_7_5\[2486] = \FreqDiv_1:MODULE_7:g2:a0:s_5\[2646]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_7_4\[2487] = \FreqDiv_1:MODULE_7:g2:a0:s_4\[2647]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_7_3\[2488] = \FreqDiv_1:MODULE_7:g2:a0:s_3\[2648]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_7_2\[2489] = \FreqDiv_1:MODULE_7:g2:a0:s_2\[2649]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_7_1\[2490] = \FreqDiv_1:MODULE_7:g2:a0:s_1\[2650]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_7_0\[2491] = \FreqDiv_1:MODULE_7:g2:a0:s_0\[2651]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_23\[2532] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_22\[2533] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_21\[2534] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_20\[2535] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_19\[2536] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_18\[2537] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_17\[2538] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_16\[2539] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_15\[2540] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_14\[2541] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_13\[2542] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_12\[2543] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_11\[2544] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_10\[2545] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_9\[2546] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_8\[2547] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_7\[2548] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_6\[2549] = \FreqDiv_1:MODIN7_6\[2550]
Removing Lhs of wire \FreqDiv_1:MODIN7_6\[2550] = \FreqDiv_1:count_6\[2478]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_5\[2551] = \FreqDiv_1:MODIN7_5\[2552]
Removing Lhs of wire \FreqDiv_1:MODIN7_5\[2552] = \FreqDiv_1:count_5\[2479]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_4\[2553] = \FreqDiv_1:MODIN7_4\[2554]
Removing Lhs of wire \FreqDiv_1:MODIN7_4\[2554] = \FreqDiv_1:count_4\[2480]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_3\[2555] = \FreqDiv_1:MODIN7_3\[2556]
Removing Lhs of wire \FreqDiv_1:MODIN7_3\[2556] = \FreqDiv_1:count_3\[2481]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_2\[2557] = \FreqDiv_1:MODIN7_2\[2558]
Removing Lhs of wire \FreqDiv_1:MODIN7_2\[2558] = \FreqDiv_1:count_2\[2482]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_1\[2559] = \FreqDiv_1:MODIN7_1\[2560]
Removing Lhs of wire \FreqDiv_1:MODIN7_1\[2560] = \FreqDiv_1:count_1\[2483]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_0\[2561] = \FreqDiv_1:MODIN7_0\[2562]
Removing Lhs of wire \FreqDiv_1:MODIN7_0\[2562] = \FreqDiv_1:count_0\[2484]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[2689] = one[4]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[2690] = one[4]
Removing Lhs of wire \ADC_TURBIDO:vp_ctl_0\[2696] = zero[7]
Removing Lhs of wire \ADC_TURBIDO:vp_ctl_2\[2697] = zero[7]
Removing Lhs of wire \ADC_TURBIDO:vn_ctl_1\[2698] = zero[7]
Removing Lhs of wire \ADC_TURBIDO:vn_ctl_3\[2699] = zero[7]
Removing Lhs of wire \ADC_TURBIDO:vp_ctl_1\[2700] = zero[7]
Removing Lhs of wire \ADC_TURBIDO:vp_ctl_3\[2701] = zero[7]
Removing Lhs of wire \ADC_TURBIDO:vn_ctl_0\[2702] = zero[7]
Removing Lhs of wire \ADC_TURBIDO:vn_ctl_2\[2703] = zero[7]
Removing Lhs of wire \ADC_TURBIDO:Net_188\[2706] = \ADC_TURBIDO:Net_221\[2705]
Removing Lhs of wire tmpOE__photo_in_net_0[2739] = one[4]
Removing Lhs of wire tmpOE__diode_out_net_0[2747] = one[4]
Removing Lhs of wire \Turbido_PGA:Net_37\[2754] = zero[7]
Removing Lhs of wire \Turbido_PGA:Net_40\[2755] = zero[7]
Removing Lhs of wire \Turbido_PGA:Net_38\[2756] = zero[7]
Removing Lhs of wire \Turbido_PGA:Net_39\[2757] = zero[7]
Removing Lhs of wire tmpOE__photo_test_net_0[2763] = one[4]
Removing Lhs of wire tmpOE__VTherm_net_0[2769] = one[4]
Removing Rhs of wire \ADC:Net_488\[2788] = \ADC:Net_250\[2823]
Removing Lhs of wire \ADC:Net_481\[2790] = zero[7]
Removing Lhs of wire \ADC:Net_482\[2791] = zero[7]
Removing Lhs of wire \ADC:Net_252\[2825] = zero[7]
Removing Lhs of wire \ADC:soc\[2827] = one[4]
Removing Rhs of wire Net_11183[2833] = \TimerPID:Net_53\[2834]
Removing Rhs of wire Net_11183[2833] = \TimerPID:TimerUDB:tc_reg_i\[2867]
Removing Lhs of wire \TimerPID:TimerUDB:ctrl_enable\[2849] = \TimerPID:TimerUDB:control_7\[2841]
Removing Lhs of wire \TimerPID:TimerUDB:ctrl_cmode_1\[2851] = zero[7]
Removing Rhs of wire \TimerPID:TimerUDB:timer_enable\[2860] = \TimerPID:TimerUDB:runmode_enable\[2872]
Removing Rhs of wire \TimerPID:TimerUDB:run_mode\[2861] = \TimerPID:TimerUDB:hwEnable\[2862]
Removing Lhs of wire \TimerPID:TimerUDB:run_mode\[2861] = \TimerPID:TimerUDB:control_7\[2841]
Removing Lhs of wire \TimerPID:TimerUDB:trigger_enable\[2864] = one[4]
Removing Lhs of wire \TimerPID:TimerUDB:tc_i\[2866] = \TimerPID:TimerUDB:status_tc\[2863]
Removing Lhs of wire \TimerPID:TimerUDB:capt_fifo_load_int\[2871] = \TimerPID:TimerUDB:capt_fifo_load\[2859]
Removing Lhs of wire \TimerPID:TimerUDB:status_6\[2874] = zero[7]
Removing Lhs of wire \TimerPID:TimerUDB:status_5\[2875] = zero[7]
Removing Lhs of wire \TimerPID:TimerUDB:status_4\[2876] = zero[7]
Removing Lhs of wire \TimerPID:TimerUDB:status_0\[2877] = \TimerPID:TimerUDB:status_tc\[2863]
Removing Lhs of wire \TimerPID:TimerUDB:status_1\[2878] = \TimerPID:TimerUDB:capt_fifo_load\[2859]
Removing Rhs of wire \TimerPID:TimerUDB:status_2\[2879] = \TimerPID:TimerUDB:fifo_full\[2880]
Removing Rhs of wire \TimerPID:TimerUDB:status_3\[2881] = \TimerPID:TimerUDB:fifo_nempty\[2882]
Removing Lhs of wire Net_11164[2884] = zero[7]
Removing Lhs of wire \TimerPID:TimerUDB:cs_addr_2\[2885] = zero[7]
Removing Lhs of wire \TimerPID:TimerUDB:cs_addr_1\[2886] = \TimerPID:TimerUDB:trig_reg\[2873]
Removing Lhs of wire \TimerPID:TimerUDB:cs_addr_0\[2887] = \TimerPID:TimerUDB:per_zero\[2865]
Removing Lhs of wire tmpOE__diode_out_1_net_0[3019] = one[4]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:min_kill_reg\\D\[3025] = one[4]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:prevCapture\\D\[3026] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:trig_last\\D\[3027] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:ltch_kill_reg\\D\[3030] = one[4]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\\D\[3033] = \Peltier1_PWM_Ctrl:PWMUDB:cmp1\[68]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:cmp1_status_reg\\D\[3034] = \Peltier1_PWM_Ctrl:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:cmp2_status_reg\\D\[3035] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:pwm_i_reg\\D\[3037] = \Peltier1_PWM_Ctrl:PWMUDB:pwm_i\[168]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:pwm1_i_reg\\D\[3038] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:pwm2_i_reg\\D\[3039] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:tc_i_reg\\D\[3040] = \Peltier1_PWM_Ctrl:PWMUDB:status_2\[63]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:min_kill_reg\\D\[3041] = one[4]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:prevCapture\\D\[3042] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:trig_last\\D\[3043] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:ltch_kill_reg\\D\[3046] = one[4]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\\D\[3049] = \Peltier2_PWM_Ctrl:PWMUDB:cmp1\[512]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:cmp1_status_reg\\D\[3050] = \Peltier2_PWM_Ctrl:PWMUDB:cmp1_status\[513]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:cmp2_status_reg\\D\[3051] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:pwm_i_reg\\D\[3053] = \Peltier2_PWM_Ctrl:PWMUDB:pwm_i\[612]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:pwm1_i_reg\\D\[3054] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:pwm2_i_reg\\D\[3055] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:tc_i_reg\\D\[3056] = \Peltier2_PWM_Ctrl:PWMUDB:status_2\[507]
Removing Lhs of wire \pwmFan_1:PWMUDB:min_kill_reg\\D\[3057] = one[4]
Removing Lhs of wire \pwmFan_1:PWMUDB:prevCapture\\D\[3058] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:trig_last\\D\[3059] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:ltch_kill_reg\\D\[3062] = one[4]
Removing Lhs of wire \pwmFan_1:PWMUDB:prevCompare1\\D\[3065] = \pwmFan_1:PWMUDB:cmp1\[894]
Removing Lhs of wire \pwmFan_1:PWMUDB:cmp1_status_reg\\D\[3066] = \pwmFan_1:PWMUDB:cmp1_status\[895]
Removing Lhs of wire \pwmFan_1:PWMUDB:cmp2_status_reg\\D\[3067] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:pwm_i_reg\\D\[3069] = \pwmFan_1:PWMUDB:pwm_i\[946]
Removing Lhs of wire \pwmFan_1:PWMUDB:pwm1_i_reg\\D\[3070] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:pwm2_i_reg\\D\[3071] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:tc_i_reg\\D\[3072] = \pwmFan_1:PWMUDB:status_2\[889]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:min_kill_reg\\D\[3073] = one[4]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:prevCapture\\D\[3074] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:trig_last\\D\[3075] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:ltch_kill_reg\\D\[3078] = one[4]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:prevCompare1\\D\[3081] = \pwmAgitator_1:PWMUDB:cmp1\[1276]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:cmp1_status_reg\\D\[3082] = \pwmAgitator_1:PWMUDB:cmp1_status\[1277]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:cmp2_status_reg\\D\[3083] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:pwm_i_reg\\D\[3085] = \pwmAgitator_1:PWMUDB:pwm_i\[1376]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:pwm1_i_reg\\D\[3086] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:pwm2_i_reg\\D\[3087] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:tc_i_reg\\D\[3088] = \pwmAgitator_1:PWMUDB:status_2\[1271]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:min_kill_reg\\D\[3089] = one[4]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:prevCapture\\D\[3090] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:trig_last\\D\[3091] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:ltch_kill_reg\\D\[3094] = one[4]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:prevCompare1\\D\[3097] = \pwmAgitator_2:PWMUDB:cmp1\[1699]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:cmp1_status_reg\\D\[3098] = \pwmAgitator_2:PWMUDB:cmp1_status\[1700]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:cmp2_status_reg\\D\[3099] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:pwm_i_reg\\D\[3101] = \pwmAgitator_2:PWMUDB:pwm_i\[1799]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:pwm1_i_reg\\D\[3102] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:pwm2_i_reg\\D\[3103] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:tc_i_reg\\D\[3104] = \pwmAgitator_2:PWMUDB:status_2\[1694]
Removing Lhs of wire \pwmFan_2:PWMUDB:min_kill_reg\\D\[3105] = one[4]
Removing Lhs of wire \pwmFan_2:PWMUDB:prevCapture\\D\[3106] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:trig_last\\D\[3107] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:ltch_kill_reg\\D\[3110] = one[4]
Removing Lhs of wire \pwmFan_2:PWMUDB:prevCompare1\\D\[3113] = \pwmFan_2:PWMUDB:cmp1\[2086]
Removing Lhs of wire \pwmFan_2:PWMUDB:cmp1_status_reg\\D\[3114] = \pwmFan_2:PWMUDB:cmp1_status\[2087]
Removing Lhs of wire \pwmFan_2:PWMUDB:cmp2_status_reg\\D\[3115] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:pwm_i_reg\\D\[3117] = \pwmFan_2:PWMUDB:pwm_i\[2138]
Removing Lhs of wire \pwmFan_2:PWMUDB:pwm1_i_reg\\D\[3118] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:pwm2_i_reg\\D\[3119] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:tc_i_reg\\D\[3120] = \pwmFan_2:PWMUDB:status_2\[2081]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[3121] = one[4]
Removing Lhs of wire \TimerPID:TimerUDB:capture_last\\D\[3130] = zero[7]
Removing Lhs of wire \TimerPID:TimerUDB:tc_reg_i\\D\[3131] = \TimerPID:TimerUDB:status_tc\[2863]
Removing Lhs of wire \TimerPID:TimerUDB:hwEnable_reg\\D\[3132] = \TimerPID:TimerUDB:control_7\[2841]
Removing Lhs of wire \TimerPID:TimerUDB:capture_out_reg_i\\D\[3133] = \TimerPID:TimerUDB:capt_fifo_load\[2859]

------------------------------------------------------
Aliased 0 equations, 611 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:cmp1\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:cmp1\ <= (\Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\ and \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:cmp1\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:cmp1\ <= (\Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\ and \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:cmp1\' (cost = 0):
\pwmFan_1:PWMUDB:cmp1\ <= (\pwmFan_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\pwmFan_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \pwmFan_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\pwmFan_1:PWMUDB:dith_count_1\ and \pwmFan_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_11024' (cost = 0):
Net_11024 <= (not Net_10144);

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:cmp1\' (cost = 0):
\pwmAgitator_1:PWMUDB:cmp1\ <= (\pwmAgitator_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\pwmAgitator_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \pwmAgitator_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\pwmAgitator_1:PWMUDB:dith_count_1\ and \pwmAgitator_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:cmp1\' (cost = 0):
\pwmAgitator_2:PWMUDB:cmp1\ <= (\pwmAgitator_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\pwmAgitator_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \pwmAgitator_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\pwmAgitator_2:PWMUDB:dith_count_1\ and \pwmAgitator_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:cmp1\' (cost = 0):
\pwmFan_2:PWMUDB:cmp1\ <= (\pwmFan_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\pwmFan_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \pwmFan_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\pwmFan_2:PWMUDB:dith_count_1\ and \pwmFan_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_11028' (cost = 0):
Net_11028 <= (not Net_10371);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\TimerPID:TimerUDB:fifo_load_polarized\' (cost = 0):
\TimerPID:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\TimerPID:TimerUDB:timer_enable\' (cost = 0):
\TimerPID:TimerUDB:timer_enable\ <= (\TimerPID:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\ and \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\)
	OR (not \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\ and \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\ and \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\)
	OR (not \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\ and \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \pwmFan_1:PWMUDB:dith_count_0\ and \pwmFan_1:PWMUDB:dith_count_1\)
	OR (not \pwmFan_1:PWMUDB:dith_count_1\ and \pwmFan_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \pwmAgitator_1:PWMUDB:dith_count_0\ and \pwmAgitator_1:PWMUDB:dith_count_1\)
	OR (not \pwmAgitator_1:PWMUDB:dith_count_1\ and \pwmAgitator_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \pwmAgitator_2:PWMUDB:dith_count_0\ and \pwmAgitator_2:PWMUDB:dith_count_1\)
	OR (not \pwmAgitator_2:PWMUDB:dith_count_1\ and \pwmAgitator_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \pwmFan_2:PWMUDB:dith_count_0\ and \pwmFan_2:PWMUDB:dith_count_1\)
	OR (not \pwmFan_2:PWMUDB:dith_count_1\ and \pwmFan_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:s_1\' (cost = 14):
\FreqDiv_1:MODULE_7:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:s_2\' (cost = 21):
\FreqDiv_1:MODULE_7:g2:a0:s_2\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:s_3\' (cost = 28):
\FreqDiv_1:MODULE_7:g2:a0:s_3\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:s_4\' (cost = 35):
\FreqDiv_1:MODULE_7:g2:a0:s_4\ <= ((not \FreqDiv_1:count_3\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:s_5\' (cost = 42):
\FreqDiv_1:MODULE_7:g2:a0:s_5\ <= ((not \FreqDiv_1:count_4\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:s_6\' (cost = 49):
\FreqDiv_1:MODULE_7:g2:a0:s_6\ <= ((not \FreqDiv_1:count_5\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 178 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:final_capture\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:final_capture\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \pwmFan_1:PWMUDB:final_capture\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \pwmAgitator_1:PWMUDB:final_capture\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \pwmAgitator_2:PWMUDB:final_capture\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \pwmFan_2:PWMUDB:final_capture\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \TimerPID:TimerUDB:capt_fifo_load\ to zero
Aliasing \Peltier1_PWM_Ctrl:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Peltier2_PWM_Ctrl:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \pwmFan_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \pwmAgitator_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \pwmAgitator_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \pwmFan_2:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:final_capture\[86] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[347] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[357] = zero[7]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[367] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:final_capture\[530] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[791] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[801] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[811] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:final_capture\[912] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1125] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1135] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1145] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:final_capture\[1294] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1555] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1565] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1575] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:final_capture\[1717] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1978] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1988] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1998] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:final_capture\[2104] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[2317] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[2327] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[2337] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[2660] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[2670] = zero[7]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[2680] = zero[7]
Removing Lhs of wire \TimerPID:TimerUDB:capt_fifo_load\[2859] = zero[7]
Removing Lhs of wire \TimerPID:TimerUDB:trig_reg\[2873] = \TimerPID:TimerUDB:control_7\[2841]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\\D\[3028] = \Peltier1_PWM_Ctrl:PWMUDB:control_7\[8]
Removing Lhs of wire \Peltier1_PWM_Ctrl:PWMUDB:final_kill_reg\\D\[3036] = zero[7]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\\D\[3044] = \Peltier2_PWM_Ctrl:PWMUDB:control_7\[452]
Removing Lhs of wire \Peltier2_PWM_Ctrl:PWMUDB:final_kill_reg\\D\[3052] = zero[7]
Removing Lhs of wire \pwmFan_1:PWMUDB:runmode_enable\\D\[3060] = \pwmFan_1:PWMUDB:control_7\[834]
Removing Lhs of wire \pwmFan_1:PWMUDB:final_kill_reg\\D\[3068] = zero[7]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:runmode_enable\\D\[3076] = \pwmAgitator_1:PWMUDB:control_7\[1216]
Removing Lhs of wire \pwmAgitator_1:PWMUDB:final_kill_reg\\D\[3084] = zero[7]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:runmode_enable\\D\[3092] = \pwmAgitator_2:PWMUDB:control_7\[1639]
Removing Lhs of wire \pwmAgitator_2:PWMUDB:final_kill_reg\\D\[3100] = zero[7]
Removing Lhs of wire \pwmFan_2:PWMUDB:runmode_enable\\D\[3108] = \pwmFan_2:PWMUDB:control_7\[2026]
Removing Lhs of wire \pwmFan_2:PWMUDB:final_kill_reg\\D\[3116] = zero[7]

------------------------------------------------------
Aliased 0 equations, 41 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\TAC_PSOC5.cyprj -dcpsoc3 TAC_PSOC5.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.851ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Tuesday, 01 December 2015 20:36:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gaul2016\Desktop\MC1_5\TAC_PSOC5.cydsn\TAC_PSOC5.cyprj -d CY8C5868AXI-LP035 TAC_PSOC5.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \pwmAgitator_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \pwmAgitator_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Peltier1_PWM_Ctrl:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Peltier1_PWM_Ctrl:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Peltier1_PWM_Ctrl:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Peltier1_PWM_Ctrl:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Peltier1_PWM_Ctrl:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Peltier1_PWM_Ctrl:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Peltier2_PWM_Ctrl:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Peltier2_PWM_Ctrl:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Peltier2_PWM_Ctrl:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Peltier2_PWM_Ctrl:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Peltier2_PWM_Ctrl:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Peltier2_PWM_Ctrl:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwmAgitator_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \pwmAgitator_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \pwmAgitator_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \pwmAgitator_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \pwmAgitator_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwmAgitator_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwmAgitator_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \pwmAgitator_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \pwmAgitator_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \pwmAgitator_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \pwmAgitator_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwmAgitator_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \TimerPID:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \TimerPID:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock UART_Clock_vbus to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock CAN_1_Clock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_TURBIDO_theACLK'. Fanout=2, Signal=\ADC_TURBIDO:Net_221\
    Digital Clock 1: Automatic-assigning  clock 'timer_clock_1'. Fanout=4, Signal=Net_6102
    Digital Clock 2: Automatic-assigning  clock 'ClockTurbido'. Fanout=10, Signal=Net_10970
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Peltier1_PWM_Ctrl:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Peltier2_PWM_Ctrl:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \pwmFan_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \pwmAgitator_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \pwmAgitator_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \pwmFan_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \TimerPID:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TimerPID:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \UART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:Dm(0)\__PA ,
            analog_term => \UART:Net_597\ ,
            pad => \UART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:Dp(0)\__PA ,
            analog_term => \UART:Net_1000\ ,
            pad => \UART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = PELTIER1_Heat(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PELTIER1_Heat(0)__PA ,
            input => Net_10209 ,
            pad => PELTIER1_Heat(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PELTIER1_Cool(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PELTIER1_Cool(0)__PA ,
            input => Net_9885 ,
            pad => PELTIER1_Cool(0)_PAD );
        Properties:
        {
        }

    Pin : Name = outputAgitator1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => outputAgitator1(0)__PA ,
            input => Net_1600 ,
            pad => outputAgitator1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = fanPeltier1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => fanPeltier1(0)__PA ,
            input => Net_3597 ,
            pad => fanPeltier1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_Standby(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_Standby(0)__PA ,
            pad => CAN_Standby(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Can_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Can_Enable(0)__PA ,
            input => Net_10762 ,
            pad => Can_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_1(0)__PA ,
            input => Net_6106 ,
            pad => TX_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = fanPeltier2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => fanPeltier2(0)__PA ,
            input => Net_6281 ,
            pad => fanPeltier2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = outputAgitator2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => outputAgitator2(0)__PA ,
            input => Net_6293 ,
            pad => outputAgitator2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = outputAgitator2_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => outputAgitator2_Enable(0)__PA ,
            pad => outputAgitator2_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = outputAgitator1_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => outputAgitator1_Enable(0)__PA ,
            pad => outputAgitator1_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = fanPeltier2_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => fanPeltier2_Enable(0)__PA ,
            pad => fanPeltier2_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = fanPeltier1_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => fanPeltier1_Enable(0)__PA ,
            pad => fanPeltier1_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Peltier1_Enable_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Peltier1_Enable_1(0)__PA ,
            input => Net_9371 ,
            pad => Peltier1_Enable_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Peltier1_Enable_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Peltier1_Enable_2(0)__PA ,
            input => Net_9371 ,
            pad => Peltier1_Enable_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Peltier2_Enable_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Peltier2_Enable_1(0)__PA ,
            input => Net_9373 ,
            pad => Peltier2_Enable_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Peltier2_Enable_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Peltier2_Enable_2(0)__PA ,
            input => Net_9373 ,
            pad => Peltier2_Enable_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PELTIER2_Heat(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PELTIER2_Heat(0)__PA ,
            input => Net_10391 ,
            pad => PELTIER2_Heat(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PELTIER2_Cool(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PELTIER2_Cool(0)__PA ,
            input => Net_10392 ,
            pad => PELTIER2_Cool(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_1(0)__PA ,
            fb => Net_11 ,
            pad => RX_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = photo_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => photo_in(0)__PA ,
            analog_term => Net_10992 ,
            pad => photo_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = diode_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => diode_out(0)__PA ,
            input => Net_138 ,
            pad => diode_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = photo_test(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => photo_test(0)__PA ,
            analog_term => Net_10991 ,
            pad => photo_test(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VTherm(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VTherm(0)__PA ,
            analog_term => Net_11097 ,
            pad => VTherm(0)_PAD );
        Properties:
        {
        }

    Pin : Name = diode_out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => diode_out_1(0)__PA ,
            input => Net_138 ,
            pad => diode_out_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Peltier1_PWM_Ctrl:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ * 
              \Peltier1_PWM_Ctrl:PWMUDB:tc_i\
        );
        Output = \Peltier1_PWM_Ctrl:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Peltier2_PWM_Ctrl:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ * 
              \Peltier2_PWM_Ctrl:PWMUDB:tc_i\
        );
        Output = \Peltier2_PWM_Ctrl:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\pwmFan_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_1:PWMUDB:runmode_enable\ * \pwmFan_1:PWMUDB:tc_i\
        );
        Output = \pwmFan_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_10209, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1702 * !Net_10144
        );
        Output = Net_10209 (fanout=1)

    MacroCell: Name=\pwmAgitator_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_1:PWMUDB:runmode_enable\ * 
              \pwmAgitator_1:PWMUDB:tc_i\
        );
        Output = \pwmAgitator_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\pwmAgitator_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_2:PWMUDB:runmode_enable\ * 
              \pwmAgitator_2:PWMUDB:tc_i\
        );
        Output = \pwmAgitator_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\pwmFan_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_2:PWMUDB:runmode_enable\ * \pwmFan_2:PWMUDB:tc_i\
        );
        Output = \pwmFan_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_9885, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1702 * Net_10144
        );
        Output = Net_9885 (fanout=1)

    MacroCell: Name=Net_10392, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10388 * Net_10371
        );
        Output = Net_10392 (fanout=1)

    MacroCell: Name=Net_10391, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10388 * !Net_10371
        );
        Output = Net_10391 (fanout=1)

    MacroCell: Name=\TimerPID:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimerPID:TimerUDB:control_7\ * \TimerPID:TimerUDB:per_zero\
        );
        Output = \TimerPID:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier1_PWM_Ctrl:PWMUDB:control_7\
        );
        Output = \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\
        );
        Output = \Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Peltier1_PWM_Ctrl:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\ * 
              \Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\
        );
        Output = \Peltier1_PWM_Ctrl:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1702, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ * 
              \Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\
        );
        Output = Net_1702 (fanout=2)

    MacroCell: Name=\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier2_PWM_Ctrl:PWMUDB:control_7\
        );
        Output = \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\
        );
        Output = \Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Peltier2_PWM_Ctrl:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\ * 
              \Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\
        );
        Output = \Peltier2_PWM_Ctrl:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_10388, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ * 
              \Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\
        );
        Output = Net_10388 (fanout=2)

    MacroCell: Name=\pwmFan_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_1:PWMUDB:control_7\
        );
        Output = \pwmFan_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\pwmFan_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_1:PWMUDB:cmp1_less\
        );
        Output = \pwmFan_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\pwmFan_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwmFan_1:PWMUDB:prevCompare1\ * \pwmFan_1:PWMUDB:cmp1_less\
        );
        Output = \pwmFan_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3597, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_1:PWMUDB:runmode_enable\ * \pwmFan_1:PWMUDB:cmp1_less\
        );
        Output = Net_3597 (fanout=1)

    MacroCell: Name=\pwmAgitator_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_1:PWMUDB:control_7\
        );
        Output = \pwmAgitator_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\pwmAgitator_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_1:PWMUDB:cmp1_less\
        );
        Output = \pwmAgitator_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\pwmAgitator_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwmAgitator_1:PWMUDB:prevCompare1\ * 
              \pwmAgitator_1:PWMUDB:cmp1_less\
        );
        Output = \pwmAgitator_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1600, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_1:PWMUDB:runmode_enable\ * 
              \pwmAgitator_1:PWMUDB:cmp1_less\
        );
        Output = Net_1600 (fanout=1)

    MacroCell: Name=\pwmAgitator_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_2:PWMUDB:control_7\
        );
        Output = \pwmAgitator_2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\pwmAgitator_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_2:PWMUDB:cmp1_less\
        );
        Output = \pwmAgitator_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\pwmAgitator_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwmAgitator_2:PWMUDB:prevCompare1\ * 
              \pwmAgitator_2:PWMUDB:cmp1_less\
        );
        Output = \pwmAgitator_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6293, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_2:PWMUDB:runmode_enable\ * 
              \pwmAgitator_2:PWMUDB:cmp1_less\
        );
        Output = Net_6293 (fanout=1)

    MacroCell: Name=\pwmFan_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_2:PWMUDB:control_7\
        );
        Output = \pwmFan_2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\pwmFan_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_2:PWMUDB:cmp1_less\
        );
        Output = \pwmFan_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\pwmFan_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwmFan_2:PWMUDB:prevCompare1\ * \pwmFan_2:PWMUDB:cmp1_less\
        );
        Output = \pwmFan_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6281, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_2:PWMUDB:runmode_enable\ * \pwmFan_2:PWMUDB:cmp1_less\
        );
        Output = Net_6281 (fanout=1)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=8)

    MacroCell: Name=Net_138, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv_1:not_last_reset\ * !Net_138
            + \FreqDiv_1:not_last_reset\ * Net_138 * !\FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              !\FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + !Net_138 * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = Net_138 (fanout=3)

    MacroCell: Name=\FreqDiv_1:count_6\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_6\ (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=5)

    MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\FreqDiv_1:not_last_reset\
            + \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\
            + !\FreqDiv_1:count_1\
            + !\FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=6)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=6)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=7)

    MacroCell: Name=Net_11183, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimerPID:TimerUDB:control_7\ * \TimerPID:TimerUDB:per_zero\
        );
        Output = Net_11183 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Peltier1_PWM_Ctrl:PWMUDB:tc_i\ ,
            cs_addr_1 => \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ ,
            chain_out => \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Peltier1_PWM_Ctrl:PWMUDB:tc_i\ ,
            cs_addr_1 => \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ ,
            cl0_comb => \Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\ ,
            z0_comb => \Peltier1_PWM_Ctrl:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Peltier1_PWM_Ctrl:PWMUDB:status_3\ ,
            chain_in => \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Peltier2_PWM_Ctrl:PWMUDB:tc_i\ ,
            cs_addr_1 => \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ ,
            chain_out => \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Peltier2_PWM_Ctrl:PWMUDB:tc_i\ ,
            cs_addr_1 => \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ ,
            cl0_comb => \Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\ ,
            z0_comb => \Peltier2_PWM_Ctrl:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Peltier2_PWM_Ctrl:PWMUDB:status_3\ ,
            chain_in => \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\pwmFan_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_6102 ,
            cs_addr_2 => \pwmFan_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwmFan_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \pwmFan_1:PWMUDB:cmp1_less\ ,
            z0_comb => \pwmFan_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \pwmFan_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\pwmAgitator_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_6102 ,
            cs_addr_2 => \pwmAgitator_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwmAgitator_1:PWMUDB:runmode_enable\ ,
            chain_out => \pwmAgitator_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \pwmAgitator_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\pwmAgitator_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_6102 ,
            cs_addr_2 => \pwmAgitator_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwmAgitator_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \pwmAgitator_1:PWMUDB:cmp1_less\ ,
            z0_comb => \pwmAgitator_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \pwmAgitator_1:PWMUDB:status_3\ ,
            chain_in => \pwmAgitator_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \pwmAgitator_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\pwmAgitator_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_6102 ,
            cs_addr_2 => \pwmAgitator_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwmAgitator_2:PWMUDB:runmode_enable\ ,
            chain_out => \pwmAgitator_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \pwmAgitator_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\pwmAgitator_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_6102 ,
            cs_addr_2 => \pwmAgitator_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwmAgitator_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \pwmAgitator_2:PWMUDB:cmp1_less\ ,
            z0_comb => \pwmAgitator_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \pwmAgitator_2:PWMUDB:status_3\ ,
            chain_in => \pwmAgitator_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \pwmAgitator_2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\pwmFan_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_6102 ,
            cs_addr_2 => \pwmFan_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwmFan_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \pwmFan_2:PWMUDB:cmp1_less\ ,
            z0_comb => \pwmFan_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \pwmFan_2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\TimerPID:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TimerPID:TimerUDB:control_7\ ,
            cs_addr_0 => \TimerPID:TimerUDB:per_zero\ ,
            chain_out => \TimerPID:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \TimerPID:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\TimerPID:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TimerPID:TimerUDB:control_7\ ,
            cs_addr_0 => \TimerPID:TimerUDB:per_zero\ ,
            chain_in => \TimerPID:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \TimerPID:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TimerPID:TimerUDB:sT24:timerdp:u0\
        Next in chain : \TimerPID:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\TimerPID:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TimerPID:TimerUDB:control_7\ ,
            cs_addr_0 => \TimerPID:TimerUDB:per_zero\ ,
            z0_comb => \TimerPID:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TimerPID:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TimerPID:TimerUDB:status_2\ ,
            chain_in => \TimerPID:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TimerPID:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Peltier1_PWM_Ctrl:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Peltier1_PWM_Ctrl:PWMUDB:status_3\ ,
            status_2 => \Peltier1_PWM_Ctrl:PWMUDB:status_2\ ,
            status_0 => \Peltier1_PWM_Ctrl:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Peltier2_PWM_Ctrl:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Peltier2_PWM_Ctrl:PWMUDB:status_3\ ,
            status_2 => \Peltier2_PWM_Ctrl:PWMUDB:status_2\ ,
            status_0 => \Peltier2_PWM_Ctrl:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\pwmFan_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_6102 ,
            status_3 => \pwmFan_1:PWMUDB:status_3\ ,
            status_2 => \pwmFan_1:PWMUDB:status_2\ ,
            status_0 => \pwmFan_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\pwmAgitator_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_6102 ,
            status_3 => \pwmAgitator_1:PWMUDB:status_3\ ,
            status_2 => \pwmAgitator_1:PWMUDB:status_2\ ,
            status_0 => \pwmAgitator_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\pwmAgitator_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_6102 ,
            status_3 => \pwmAgitator_2:PWMUDB:status_3\ ,
            status_2 => \pwmAgitator_2:PWMUDB:status_2\ ,
            status_0 => \pwmAgitator_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\pwmFan_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_6102 ,
            status_3 => \pwmFan_2:PWMUDB:status_3\ ,
            status_2 => \pwmFan_2:PWMUDB:status_2\ ,
            status_0 => \pwmFan_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TimerPID:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \TimerPID:TimerUDB:status_3\ ,
            status_2 => \TimerPID:TimerUDB:status_2\ ,
            status_0 => \TimerPID:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Peltier1_PWM_Ctrl:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Peltier1_PWM_Ctrl:PWMUDB:control_7\ ,
            control_6 => \Peltier1_PWM_Ctrl:PWMUDB:control_6\ ,
            control_5 => \Peltier1_PWM_Ctrl:PWMUDB:control_5\ ,
            control_4 => \Peltier1_PWM_Ctrl:PWMUDB:control_4\ ,
            control_3 => \Peltier1_PWM_Ctrl:PWMUDB:control_3\ ,
            control_2 => \Peltier1_PWM_Ctrl:PWMUDB:control_2\ ,
            control_1 => \Peltier1_PWM_Ctrl:PWMUDB:control_1\ ,
            control_0 => \Peltier1_PWM_Ctrl:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Peltier2_PWM_Ctrl:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Peltier2_PWM_Ctrl:PWMUDB:control_7\ ,
            control_6 => \Peltier2_PWM_Ctrl:PWMUDB:control_6\ ,
            control_5 => \Peltier2_PWM_Ctrl:PWMUDB:control_5\ ,
            control_4 => \Peltier2_PWM_Ctrl:PWMUDB:control_4\ ,
            control_3 => \Peltier2_PWM_Ctrl:PWMUDB:control_3\ ,
            control_2 => \Peltier2_PWM_Ctrl:PWMUDB:control_2\ ,
            control_1 => \Peltier2_PWM_Ctrl:PWMUDB:control_1\ ,
            control_0 => \Peltier2_PWM_Ctrl:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\pwmFan_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6102 ,
            control_7 => \pwmFan_1:PWMUDB:control_7\ ,
            control_6 => \pwmFan_1:PWMUDB:control_6\ ,
            control_5 => \pwmFan_1:PWMUDB:control_5\ ,
            control_4 => \pwmFan_1:PWMUDB:control_4\ ,
            control_3 => \pwmFan_1:PWMUDB:control_3\ ,
            control_2 => \pwmFan_1:PWMUDB:control_2\ ,
            control_1 => \pwmFan_1:PWMUDB:control_1\ ,
            control_0 => \pwmFan_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Peltier1_Ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Peltier1_Ctrl:control_7\ ,
            control_6 => \Peltier1_Ctrl:control_6\ ,
            control_5 => \Peltier1_Ctrl:control_5\ ,
            control_4 => \Peltier1_Ctrl:control_4\ ,
            control_3 => \Peltier1_Ctrl:control_3\ ,
            control_2 => \Peltier1_Ctrl:control_2\ ,
            control_1 => \Peltier1_Ctrl:control_1\ ,
            control_0 => Net_10144 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\pwmAgitator_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6102 ,
            control_7 => \pwmAgitator_1:PWMUDB:control_7\ ,
            control_6 => \pwmAgitator_1:PWMUDB:control_6\ ,
            control_5 => \pwmAgitator_1:PWMUDB:control_5\ ,
            control_4 => \pwmAgitator_1:PWMUDB:control_4\ ,
            control_3 => \pwmAgitator_1:PWMUDB:control_3\ ,
            control_2 => \pwmAgitator_1:PWMUDB:control_2\ ,
            control_1 => \pwmAgitator_1:PWMUDB:control_1\ ,
            control_0 => \pwmAgitator_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\pwmAgitator_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6102 ,
            control_7 => \pwmAgitator_2:PWMUDB:control_7\ ,
            control_6 => \pwmAgitator_2:PWMUDB:control_6\ ,
            control_5 => \pwmAgitator_2:PWMUDB:control_5\ ,
            control_4 => \pwmAgitator_2:PWMUDB:control_4\ ,
            control_3 => \pwmAgitator_2:PWMUDB:control_3\ ,
            control_2 => \pwmAgitator_2:PWMUDB:control_2\ ,
            control_1 => \pwmAgitator_2:PWMUDB:control_1\ ,
            control_0 => \pwmAgitator_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\pwmFan_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6102 ,
            control_7 => \pwmFan_2:PWMUDB:control_7\ ,
            control_6 => \pwmFan_2:PWMUDB:control_6\ ,
            control_5 => \pwmFan_2:PWMUDB:control_5\ ,
            control_4 => \pwmFan_2:PWMUDB:control_4\ ,
            control_3 => \pwmFan_2:PWMUDB:control_3\ ,
            control_2 => \pwmFan_2:PWMUDB:control_2\ ,
            control_1 => \pwmFan_2:PWMUDB:control_1\ ,
            control_0 => \pwmFan_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Peltier_Enable:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Peltier_Enable:control_7\ ,
            control_6 => \Peltier_Enable:control_6\ ,
            control_5 => \Peltier_Enable:control_5\ ,
            control_4 => \Peltier_Enable:control_4\ ,
            control_3 => \Peltier_Enable:control_3\ ,
            control_2 => \Peltier_Enable:control_2\ ,
            control_1 => Net_9373 ,
            control_0 => Net_9371 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Peltier2_Ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Peltier2_Ctrl:control_7\ ,
            control_6 => \Peltier2_Ctrl:control_6\ ,
            control_5 => \Peltier2_Ctrl:control_5\ ,
            control_4 => \Peltier2_Ctrl:control_4\ ,
            control_3 => \Peltier2_Ctrl:control_3\ ,
            control_2 => \Peltier2_Ctrl:control_2\ ,
            control_1 => \Peltier2_Ctrl:control_1\ ,
            control_0 => Net_10371 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \TimerPID:TimerUDB:control_7\ ,
            control_6 => \TimerPID:TimerUDB:control_6\ ,
            control_5 => \TimerPID:TimerUDB:control_5\ ,
            control_4 => \TimerPID:TimerUDB:control_4\ ,
            control_3 => \TimerPID:TimerUDB:control_3\ ,
            control_2 => \TimerPID:TimerUDB:control_2\ ,
            control_1 => \TimerPID:TimerUDB:control_1\ ,
            control_0 => \TimerPID:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART:ep_0\
        PORT MAP (
            interrupt => \UART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART:bus_reset\
        PORT MAP (
            interrupt => \UART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART:arb_int\
        PORT MAP (
            interrupt => \UART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART:ep_2\
        PORT MAP (
            interrupt => \UART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART:ep_1\
        PORT MAP (
            interrupt => \UART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART:dp_int\
        PORT MAP (
            interrupt => \UART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART:ep_3\
        PORT MAP (
            interrupt => \UART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART:sof_int\
        PORT MAP (
            interrupt => Net_1441 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_10763 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_TURBIDO:IRQ\
        PORT MAP (
            interrupt => Net_108 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =TurbidoISR
        PORT MAP (
            interrupt => Net_108 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_11118 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_pid
        PORT MAP (
            interrupt => Net_11183 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   29 :   43 :   72 : 40.28 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   46 :  146 :  192 : 23.96 %
  Unique P-terms              :   49 :  335 :  384 : 12.76 %
  Total P-terms               :   51 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    7 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :   10 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.081ms
Tech mapping phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_4@[IOP=(6)][IoId=(4)] : CAN_Standby(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Can_Enable(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : PELTIER1_Cool(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : PELTIER1_Heat(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : PELTIER2_Cool(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PELTIER2_Heat(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Peltier1_Enable_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Peltier1_Enable_2(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Peltier2_Enable_1(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Peltier2_Enable_2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RX_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : TX_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : VTherm(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \UART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \UART:Dp(0)\ (fixed)
IO_6@[IOP=(12)][IoId=(6)] : diode_out(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : diode_out_1(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : fanPeltier1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : fanPeltier1_Enable(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : fanPeltier2(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : fanPeltier2_Enable(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : outputAgitator1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : outputAgitator1_Enable(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : outputAgitator2(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : outputAgitator2_Enable(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : photo_in(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : photo_test(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
SAR[1]@[FFB(SAR,1)] : \ADC_TURBIDO:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_TURBIDO:vRef_1024\
SC[3]@[FFB(SC,3)] : \Turbido_PGA:SC\
USB[0]@[FFB(USB,0)] : \UART:USB\
Log: apr.M0058: The analog placement iterative improvement is 40% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 92% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(6)][IoId=(4)] : CAN_Standby(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Can_Enable(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : PELTIER1_Cool(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : PELTIER1_Heat(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : PELTIER2_Cool(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PELTIER2_Heat(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Peltier1_Enable_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Peltier1_Enable_2(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Peltier2_Enable_1(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Peltier2_Enable_2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RX_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : TX_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : VTherm(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \UART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \UART:Dp(0)\ (fixed)
IO_6@[IOP=(12)][IoId=(6)] : diode_out(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : diode_out_1(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : fanPeltier1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : fanPeltier1_Enable(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : fanPeltier2(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : fanPeltier2_Enable(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : outputAgitator1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : outputAgitator1_Enable(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : outputAgitator2(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : outputAgitator2_Enable(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : photo_in(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : photo_test(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
SAR[1]@[FFB(SAR,1)] : \ADC_TURBIDO:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_TURBIDO:vRef_1024\
SC[3]@[FFB(SC,3)] : \Turbido_PGA:SC\
USB[0]@[FFB(USB,0)] : \UART:USB\

Analog Placement phase: Elapsed time ==> 1s.574ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: Net_11097 {
    dsm_0_vplus
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_agr5
    agr5
    agr5_x_p3_5
    p3_5
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: Net_10991 {
    p5_4
    agr0_x_p5_4
    agr0
    agr0_x_sar_1_vplus
    sar_1_vplus
    agr0_x_sc_3_vout
    sc_3_vout
  }
  Net: \ADC_TURBIDO:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_TURBIDO:Net_209\ {
  }
  Net: \ADC_TURBIDO:Net_233\ {
    common_vref_1024
    sar_1_vref_1024
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref
  }
  Net: \Turbido_PGA:Net_17\ {
  }
  Net: Net_10992 {
    p3_7
    agr7_x_p3_7
    agr7
    agr7_x_sc_3_vin
    sc_3_vin
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_11097
  agl5_x_dsm_0_vplus                               -> Net_11097
  agl5                                             -> Net_11097
  agl5_x_agr5                                      -> Net_11097
  agr5                                             -> Net_11097
  agr5_x_p3_5                                      -> Net_11097
  p3_5                                             -> Net_11097
  p5_4                                             -> Net_10991
  agr0_x_p5_4                                      -> Net_10991
  agr0                                             -> Net_10991
  agr0_x_sar_1_vplus                               -> Net_10991
  sar_1_vplus                                      -> Net_10991
  agr0_x_sc_3_vout                                 -> Net_10991
  sc_3_vout                                        -> Net_10991
  sar_1_vrefhi                                     -> \ADC_TURBIDO:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_TURBIDO:Net_126\
  sar_1_vminus                                     -> \ADC_TURBIDO:Net_126\
  common_vref_1024                                 -> \ADC_TURBIDO:Net_233\
  sar_1_vref_1024                                  -> \ADC_TURBIDO:Net_233\
  sar_1_vref_x_sar_1_vref_1024                     -> \ADC_TURBIDO:Net_233\
  sar_1_vref                                       -> \ADC_TURBIDO:Net_233\
  p3_7                                             -> Net_10992
  agr7_x_p3_7                                      -> Net_10992
  agr7                                             -> Net_10992
  agr7_x_sc_3_vin                                  -> Net_10992
  sc_3_vin                                         -> Net_10992
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.649ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   20 :   28 :   48 :  41.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.05
                   Pterms :            2.45
               Macrocells :            2.30
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.247ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 432, final cost is 432 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       2.81 :       2.88
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_138, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv_1:not_last_reset\ * !Net_138
            + \FreqDiv_1:not_last_reset\ * Net_138 * !\FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              !\FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + !Net_138 * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = Net_138 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_6\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_6\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\FreqDiv_1:not_last_reset\
            + \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\
            + !\FreqDiv_1:count_1\
            + !\FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\pwmAgitator_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_1:PWMUDB:control_7\
        );
        Output = \pwmAgitator_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwmAgitator_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_1:PWMUDB:runmode_enable\ * 
              \pwmAgitator_1:PWMUDB:tc_i\
        );
        Output = \pwmAgitator_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1600, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_1:PWMUDB:runmode_enable\ * 
              \pwmAgitator_1:PWMUDB:cmp1_less\
        );
        Output = Net_1600 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\pwmAgitator_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_1:PWMUDB:cmp1_less\
        );
        Output = \pwmAgitator_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\pwmAgitator_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwmAgitator_1:PWMUDB:prevCompare1\ * 
              \pwmAgitator_1:PWMUDB:cmp1_less\
        );
        Output = \pwmAgitator_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pwmAgitator_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_6102 ,
        cs_addr_2 => \pwmAgitator_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwmAgitator_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \pwmAgitator_1:PWMUDB:cmp1_less\ ,
        z0_comb => \pwmAgitator_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \pwmAgitator_1:PWMUDB:status_3\ ,
        chain_in => \pwmAgitator_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \pwmAgitator_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\pwmAgitator_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_6102 ,
        status_3 => \pwmAgitator_1:PWMUDB:status_3\ ,
        status_2 => \pwmAgitator_1:PWMUDB:status_2\ ,
        status_0 => \pwmAgitator_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\pwmAgitator_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6102 ,
        control_7 => \pwmAgitator_1:PWMUDB:control_7\ ,
        control_6 => \pwmAgitator_1:PWMUDB:control_6\ ,
        control_5 => \pwmAgitator_1:PWMUDB:control_5\ ,
        control_4 => \pwmAgitator_1:PWMUDB:control_4\ ,
        control_3 => \pwmAgitator_1:PWMUDB:control_3\ ,
        control_2 => \pwmAgitator_1:PWMUDB:control_2\ ,
        control_1 => \pwmAgitator_1:PWMUDB:control_1\ ,
        control_0 => \pwmAgitator_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier1_PWM_Ctrl:PWMUDB:control_7\
        );
        Output = \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Peltier1_PWM_Ctrl:PWMUDB:tc_i\ ,
        cs_addr_1 => \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ ,
        chain_out => \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Peltier1_PWM_Ctrl:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Peltier1_PWM_Ctrl:PWMUDB:control_7\ ,
        control_6 => \Peltier1_PWM_Ctrl:PWMUDB:control_6\ ,
        control_5 => \Peltier1_PWM_Ctrl:PWMUDB:control_5\ ,
        control_4 => \Peltier1_PWM_Ctrl:PWMUDB:control_4\ ,
        control_3 => \Peltier1_PWM_Ctrl:PWMUDB:control_3\ ,
        control_2 => \Peltier1_PWM_Ctrl:PWMUDB:control_2\ ,
        control_1 => \Peltier1_PWM_Ctrl:PWMUDB:control_1\ ,
        control_0 => \Peltier1_PWM_Ctrl:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\pwmAgitator_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_2:PWMUDB:control_7\
        );
        Output = \pwmAgitator_2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwmAgitator_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_2:PWMUDB:runmode_enable\ * 
              \pwmAgitator_2:PWMUDB:tc_i\
        );
        Output = \pwmAgitator_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6293, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_2:PWMUDB:runmode_enable\ * 
              \pwmAgitator_2:PWMUDB:cmp1_less\
        );
        Output = Net_6293 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\pwmAgitator_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmAgitator_2:PWMUDB:cmp1_less\
        );
        Output = \pwmAgitator_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\pwmAgitator_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwmAgitator_2:PWMUDB:prevCompare1\ * 
              \pwmAgitator_2:PWMUDB:cmp1_less\
        );
        Output = \pwmAgitator_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pwmAgitator_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_6102 ,
        cs_addr_2 => \pwmAgitator_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwmAgitator_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \pwmAgitator_2:PWMUDB:cmp1_less\ ,
        z0_comb => \pwmAgitator_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \pwmAgitator_2:PWMUDB:status_3\ ,
        chain_in => \pwmAgitator_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \pwmAgitator_2:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\pwmAgitator_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_6102 ,
        status_3 => \pwmAgitator_2:PWMUDB:status_3\ ,
        status_2 => \pwmAgitator_2:PWMUDB:status_2\ ,
        status_0 => \pwmAgitator_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\pwmAgitator_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6102 ,
        control_7 => \pwmAgitator_2:PWMUDB:control_7\ ,
        control_6 => \pwmAgitator_2:PWMUDB:control_6\ ,
        control_5 => \pwmAgitator_2:PWMUDB:control_5\ ,
        control_4 => \pwmAgitator_2:PWMUDB:control_4\ ,
        control_3 => \pwmAgitator_2:PWMUDB:control_3\ ,
        control_2 => \pwmAgitator_2:PWMUDB:control_2\ ,
        control_1 => \pwmAgitator_2:PWMUDB:control_1\ ,
        control_0 => \pwmAgitator_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_10970) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
datapathcell: Name =\pwmAgitator_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_6102 ,
        cs_addr_2 => \pwmAgitator_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwmAgitator_1:PWMUDB:runmode_enable\ ,
        chain_out => \pwmAgitator_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \pwmAgitator_1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Peltier1_PWM_Ctrl:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ * 
              \Peltier1_PWM_Ctrl:PWMUDB:tc_i\
        );
        Output = \Peltier1_PWM_Ctrl:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1702, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ * 
              \Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\
        );
        Output = Net_1702 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\
        );
        Output = \Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Peltier1_PWM_Ctrl:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\ * 
              \Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\
        );
        Output = \Peltier1_PWM_Ctrl:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Peltier1_PWM_Ctrl:PWMUDB:tc_i\ ,
        cs_addr_1 => \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ ,
        cl0_comb => \Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\ ,
        z0_comb => \Peltier1_PWM_Ctrl:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Peltier1_PWM_Ctrl:PWMUDB:status_3\ ,
        chain_in => \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Peltier1_PWM_Ctrl:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Peltier1_PWM_Ctrl:PWMUDB:status_3\ ,
        status_2 => \Peltier1_PWM_Ctrl:PWMUDB:status_2\ ,
        status_0 => \Peltier1_PWM_Ctrl:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\pwmAgitator_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_6102 ,
        cs_addr_2 => \pwmAgitator_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwmAgitator_2:PWMUDB:runmode_enable\ ,
        chain_out => \pwmAgitator_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \pwmAgitator_2:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Peltier2_Ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Peltier2_Ctrl:control_7\ ,
        control_6 => \Peltier2_Ctrl:control_6\ ,
        control_5 => \Peltier2_Ctrl:control_5\ ,
        control_4 => \Peltier2_Ctrl:control_4\ ,
        control_3 => \Peltier2_Ctrl:control_3\ ,
        control_2 => \Peltier2_Ctrl:control_2\ ,
        control_1 => \Peltier2_Ctrl:control_1\ ,
        control_0 => Net_10371 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\pwmFan_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_1:PWMUDB:control_7\
        );
        Output = \pwmFan_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\pwmFan_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6102 ,
        control_7 => \pwmFan_1:PWMUDB:control_7\ ,
        control_6 => \pwmFan_1:PWMUDB:control_6\ ,
        control_5 => \pwmFan_1:PWMUDB:control_5\ ,
        control_4 => \pwmFan_1:PWMUDB:control_4\ ,
        control_3 => \pwmFan_1:PWMUDB:control_3\ ,
        control_2 => \pwmFan_1:PWMUDB:control_2\ ,
        control_1 => \pwmFan_1:PWMUDB:control_1\ ,
        control_0 => \pwmFan_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
datapathcell: Name =\TimerPID:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TimerPID:TimerUDB:control_7\ ,
        cs_addr_0 => \TimerPID:TimerUDB:per_zero\ ,
        chain_out => \TimerPID:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \TimerPID:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \TimerPID:TimerUDB:control_7\ ,
        control_6 => \TimerPID:TimerUDB:control_6\ ,
        control_5 => \TimerPID:TimerUDB:control_5\ ,
        control_4 => \TimerPID:TimerUDB:control_4\ ,
        control_3 => \TimerPID:TimerUDB:control_3\ ,
        control_2 => \TimerPID:TimerUDB:control_2\ ,
        control_1 => \TimerPID:TimerUDB:control_1\ ,
        control_0 => \TimerPID:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier2_PWM_Ctrl:PWMUDB:control_7\
        );
        Output = \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Peltier2_PWM_Ctrl:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ * 
              \Peltier2_PWM_Ctrl:PWMUDB:tc_i\
        );
        Output = \Peltier2_PWM_Ctrl:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_10388, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ * 
              \Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\
        );
        Output = Net_10388 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_10391, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10388 * !Net_10371
        );
        Output = Net_10391 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_10392, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10388 * Net_10371
        );
        Output = Net_10392 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\
        );
        Output = \Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Peltier2_PWM_Ctrl:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\ * 
              \Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\
        );
        Output = \Peltier2_PWM_Ctrl:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Peltier2_PWM_Ctrl:PWMUDB:tc_i\ ,
        cs_addr_1 => \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ ,
        cl0_comb => \Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\ ,
        z0_comb => \Peltier2_PWM_Ctrl:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Peltier2_PWM_Ctrl:PWMUDB:status_3\ ,
        chain_in => \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Peltier2_PWM_Ctrl:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Peltier2_PWM_Ctrl:PWMUDB:status_3\ ,
        status_2 => \Peltier2_PWM_Ctrl:PWMUDB:status_2\ ,
        status_0 => \Peltier2_PWM_Ctrl:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Peltier2_PWM_Ctrl:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Peltier2_PWM_Ctrl:PWMUDB:control_7\ ,
        control_6 => \Peltier2_PWM_Ctrl:PWMUDB:control_6\ ,
        control_5 => \Peltier2_PWM_Ctrl:PWMUDB:control_5\ ,
        control_4 => \Peltier2_PWM_Ctrl:PWMUDB:control_4\ ,
        control_3 => \Peltier2_PWM_Ctrl:PWMUDB:control_3\ ,
        control_2 => \Peltier2_PWM_Ctrl:PWMUDB:control_2\ ,
        control_1 => \Peltier2_PWM_Ctrl:PWMUDB:control_1\ ,
        control_0 => \Peltier2_PWM_Ctrl:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\pwmFan_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwmFan_1:PWMUDB:prevCompare1\ * \pwmFan_1:PWMUDB:cmp1_less\
        );
        Output = \pwmFan_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwmFan_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_1:PWMUDB:cmp1_less\
        );
        Output = \pwmFan_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3597, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_1:PWMUDB:runmode_enable\ * \pwmFan_1:PWMUDB:cmp1_less\
        );
        Output = Net_3597 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\pwmFan_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_1:PWMUDB:runmode_enable\ * \pwmFan_1:PWMUDB:tc_i\
        );
        Output = \pwmFan_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pwmFan_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_6102 ,
        cs_addr_2 => \pwmFan_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwmFan_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \pwmFan_1:PWMUDB:cmp1_less\ ,
        z0_comb => \pwmFan_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \pwmFan_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\pwmFan_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_6102 ,
        status_3 => \pwmFan_1:PWMUDB:status_3\ ,
        status_2 => \pwmFan_1:PWMUDB:status_2\ ,
        status_0 => \pwmFan_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TimerPID:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TimerPID:TimerUDB:control_7\ ,
        cs_addr_0 => \TimerPID:TimerUDB:per_zero\ ,
        z0_comb => \TimerPID:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TimerPID:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TimerPID:TimerUDB:status_2\ ,
        chain_in => \TimerPID:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TimerPID:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_10209, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1702 * !Net_10144
        );
        Output = Net_10209 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_9885, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1702 * Net_10144
        );
        Output = Net_9885 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TimerPID:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TimerPID:TimerUDB:control_7\ ,
        cs_addr_0 => \TimerPID:TimerUDB:per_zero\ ,
        chain_in => \TimerPID:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \TimerPID:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TimerPID:TimerUDB:sT24:timerdp:u0\
    Next in chain : \TimerPID:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\Peltier1_Ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Peltier1_Ctrl:control_7\ ,
        control_6 => \Peltier1_Ctrl:control_6\ ,
        control_5 => \Peltier1_Ctrl:control_5\ ,
        control_4 => \Peltier1_Ctrl:control_4\ ,
        control_3 => \Peltier1_Ctrl:control_3\ ,
        control_2 => \Peltier1_Ctrl:control_2\ ,
        control_1 => \Peltier1_Ctrl:control_1\ ,
        control_0 => Net_10144 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_11183, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimerPID:TimerUDB:control_7\ * \TimerPID:TimerUDB:per_zero\
        );
        Output = Net_11183 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TimerPID:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimerPID:TimerUDB:control_7\ * \TimerPID:TimerUDB:per_zero\
        );
        Output = \TimerPID:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Peltier2_PWM_Ctrl:PWMUDB:tc_i\ ,
        cs_addr_1 => \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ ,
        chain_out => \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\TimerPID:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \TimerPID:TimerUDB:status_3\ ,
        status_2 => \TimerPID:TimerUDB:status_2\ ,
        status_0 => \TimerPID:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Peltier_Enable:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Peltier_Enable:control_7\ ,
        control_6 => \Peltier_Enable:control_6\ ,
        control_5 => \Peltier_Enable:control_5\ ,
        control_4 => \Peltier_Enable:control_4\ ,
        control_3 => \Peltier_Enable:control_3\ ,
        control_2 => \Peltier_Enable:control_2\ ,
        control_1 => Net_9373 ,
        control_0 => Net_9371 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\pwmFan_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwmFan_2:PWMUDB:prevCompare1\ * \pwmFan_2:PWMUDB:cmp1_less\
        );
        Output = \pwmFan_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwmFan_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_2:PWMUDB:cmp1_less\
        );
        Output = \pwmFan_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6281, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_2:PWMUDB:runmode_enable\ * \pwmFan_2:PWMUDB:cmp1_less\
        );
        Output = Net_6281 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\pwmFan_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6102) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_2:PWMUDB:control_7\
        );
        Output = \pwmFan_2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\pwmFan_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan_2:PWMUDB:runmode_enable\ * \pwmFan_2:PWMUDB:tc_i\
        );
        Output = \pwmFan_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pwmFan_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_6102 ,
        cs_addr_2 => \pwmFan_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwmFan_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \pwmFan_2:PWMUDB:cmp1_less\ ,
        z0_comb => \pwmFan_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \pwmFan_2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\pwmFan_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_6102 ,
        status_3 => \pwmFan_2:PWMUDB:status_3\ ,
        status_2 => \pwmFan_2:PWMUDB:status_2\ ,
        status_0 => \pwmFan_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\pwmFan_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6102 ,
        control_7 => \pwmFan_2:PWMUDB:control_7\ ,
        control_6 => \pwmFan_2:PWMUDB:control_6\ ,
        control_5 => \pwmFan_2:PWMUDB:control_5\ ,
        control_4 => \pwmFan_2:PWMUDB:control_4\ ,
        control_3 => \pwmFan_2:PWMUDB:control_3\ ,
        control_2 => \pwmFan_2:PWMUDB:control_2\ ,
        control_1 => \pwmFan_2:PWMUDB:control_1\ ,
        control_0 => \pwmFan_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =TurbidoISR
        PORT MAP (
            interrupt => Net_108 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_TURBIDO:IRQ\
        PORT MAP (
            interrupt => Net_108 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART:ep_1\
        PORT MAP (
            interrupt => \UART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART:ep_2\
        PORT MAP (
            interrupt => \UART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\UART:ep_3\
        PORT MAP (
            interrupt => \UART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_pid
        PORT MAP (
            interrupt => Net_11183 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\UART:dp_int\
        PORT MAP (
            interrupt => \UART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_10763 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\UART:sof_int\
        PORT MAP (
            interrupt => Net_1441 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\UART:arb_int\
        PORT MAP (
            interrupt => \UART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\UART:bus_reset\
        PORT MAP (
            interrupt => \UART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\UART:ep_0\
        PORT MAP (
            interrupt => \UART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_11118 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = Peltier1_Enable_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Peltier1_Enable_1(0)__PA ,
        input => Net_9371 ,
        pad => Peltier1_Enable_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PELTIER1_Cool(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PELTIER1_Cool(0)__PA ,
        input => Net_9885 ,
        pad => PELTIER1_Cool(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Peltier1_Enable_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Peltier1_Enable_2(0)__PA ,
        input => Net_9371 ,
        pad => Peltier1_Enable_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PELTIER1_Heat(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PELTIER1_Heat(0)__PA ,
        input => Net_10209 ,
        pad => PELTIER1_Heat(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Can_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Can_Enable(0)__PA ,
        input => Net_10762 ,
        pad => Can_Enable(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = VTherm(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VTherm(0)__PA ,
        analog_term => Net_11097 ,
        pad => VTherm(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = photo_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => photo_in(0)__PA ,
        analog_term => Net_10992 ,
        pad => photo_in(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = Peltier2_Enable_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Peltier2_Enable_1(0)__PA ,
        input => Net_9373 ,
        pad => Peltier2_Enable_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PELTIER2_Cool(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PELTIER2_Cool(0)__PA ,
        input => Net_10392 ,
        pad => PELTIER2_Cool(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Peltier2_Enable_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Peltier2_Enable_2(0)__PA ,
        input => Net_9373 ,
        pad => Peltier2_Enable_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PELTIER2_Heat(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PELTIER2_Heat(0)__PA ,
        input => Net_10391 ,
        pad => PELTIER2_Heat(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = fanPeltier2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => fanPeltier2(0)__PA ,
        input => Net_6281 ,
        pad => fanPeltier2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = fanPeltier2_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => fanPeltier2_Enable(0)__PA ,
        pad => fanPeltier2_Enable(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = photo_test(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => photo_test(0)__PA ,
        analog_term => Net_10991 ,
        pad => photo_test(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = fanPeltier1_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => fanPeltier1_Enable(0)__PA ,
        pad => fanPeltier1_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = fanPeltier1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => fanPeltier1(0)__PA ,
        input => Net_3597 ,
        pad => fanPeltier1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = outputAgitator2_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => outputAgitator2_Enable(0)__PA ,
        pad => outputAgitator2_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = outputAgitator2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => outputAgitator2(0)__PA ,
        input => Net_6293 ,
        pad => outputAgitator2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CAN_Standby(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_Standby(0)__PA ,
        pad => CAN_Standby(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = RX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_1(0)__PA ,
        fb => Net_11 ,
        pad => RX_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_1(0)__PA ,
        input => Net_6106 ,
        pad => TX_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = diode_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => diode_out(0)__PA ,
        input => Net_138 ,
        pad => diode_out(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = diode_out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => diode_out_1(0)__PA ,
        input => Net_138 ,
        pad => diode_out_1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\UART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \UART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = outputAgitator1_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => outputAgitator1_Enable(0)__PA ,
        pad => outputAgitator1_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = outputAgitator1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => outputAgitator1(0)__PA ,
        input => Net_1600 ,
        pad => outputAgitator1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \UART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:Dp(0)\__PA ,
        analog_term => \UART:Net_1000\ ,
        pad => \UART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \UART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:Dm(0)\__PA ,
        analog_term => \UART:Net_597\ ,
        pad => \UART:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN_1:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_6106 ,
            can_tx_en => Net_10762 ,
            interrupt => Net_10763 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            aclk_glb_1 => \ADC_TURBIDO:Net_221\ ,
            aclk_1 => \ADC_TURBIDO:Net_221_local\ ,
            clk_a_dig_glb_1 => \ADC_TURBIDO:Net_221_adig\ ,
            clk_a_dig_1 => \ADC_TURBIDO:Net_221_adig_local\ ,
            dclk_glb_1 => Net_6102 ,
            dclk_1 => Net_6102_local ,
            dclk_glb_2 => Net_10970 ,
            dclk_2 => Net_10970_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_11097 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_11118 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: 
    SC Block @ F(SC,3): 
    sccell: Name =\Turbido_PGA:SC\
        PORT MAP (
            vref => \Turbido_PGA:Net_17\ ,
            vin => Net_10992 ,
            modout => \Turbido_PGA:Net_41\ ,
            vout => Net_10991 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\UART:USB\
        PORT MAP (
            dp => \UART:Net_1000\ ,
            dm => \UART:Net_597\ ,
            sof_int => Net_1441 ,
            arb_int => \UART:Net_79\ ,
            usb_int => \UART:Net_81\ ,
            ept_int_8 => \UART:ept_int_8\ ,
            ept_int_7 => \UART:ept_int_7\ ,
            ept_int_6 => \UART:ept_int_6\ ,
            ept_int_5 => \UART:ept_int_5\ ,
            ept_int_4 => \UART:ept_int_4\ ,
            ept_int_3 => \UART:ept_int_3\ ,
            ept_int_2 => \UART:ept_int_2\ ,
            ept_int_1 => \UART:ept_int_1\ ,
            ept_int_0 => \UART:ept_int_0\ ,
            ord_int => \UART:Net_95\ ,
            dma_req_7 => \UART:dma_req_7\ ,
            dma_req_6 => \UART:dma_req_6\ ,
            dma_req_5 => \UART:dma_req_5\ ,
            dma_req_4 => \UART:dma_req_4\ ,
            dma_req_3 => \UART:dma_req_3\ ,
            dma_req_2 => \UART:dma_req_2\ ,
            dma_req_1 => \UART:dma_req_1\ ,
            dma_req_0 => \UART:dma_req_0\ ,
            dma_termin => \UART:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_TURBIDO:vRef_1024\
        PORT MAP (
            vout => \ADC_TURBIDO:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_TURBIDO:ADC_SAR\
        PORT MAP (
            vplus => Net_10991 ,
            vminus => \ADC_TURBIDO:Net_126\ ,
            ext_pin => \ADC_TURBIDO:Net_209\ ,
            vrefhi_out => \ADC_TURBIDO:Net_126\ ,
            vref => \ADC_TURBIDO:Net_233\ ,
            clock => \ADC_TURBIDO:Net_221\ ,
            pump_clock => \ADC_TURBIDO:Net_221\ ,
            sof_udb => Net_10970_local ,
            irq => \ADC_TURBIDO:Net_252\ ,
            next => Net_10981 ,
            data_out_udb_11 => \ADC_TURBIDO:Net_207_11\ ,
            data_out_udb_10 => \ADC_TURBIDO:Net_207_10\ ,
            data_out_udb_9 => \ADC_TURBIDO:Net_207_9\ ,
            data_out_udb_8 => \ADC_TURBIDO:Net_207_8\ ,
            data_out_udb_7 => \ADC_TURBIDO:Net_207_7\ ,
            data_out_udb_6 => \ADC_TURBIDO:Net_207_6\ ,
            data_out_udb_5 => \ADC_TURBIDO:Net_207_5\ ,
            data_out_udb_4 => \ADC_TURBIDO:Net_207_4\ ,
            data_out_udb_3 => \ADC_TURBIDO:Net_207_3\ ,
            data_out_udb_2 => \ADC_TURBIDO:Net_207_2\ ,
            data_out_udb_1 => \ADC_TURBIDO:Net_207_1\ ,
            data_out_udb_0 => \ADC_TURBIDO:Net_207_0\ ,
            eof_udb => Net_108 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+------------------------
   0 |   4 |     * |      NONE |         CMOS_OUT |      Peltier1_Enable_1(0) | In(Net_9371)
     |   5 |     * |      NONE |         CMOS_OUT |          PELTIER1_Cool(0) | In(Net_9885)
     |   6 |     * |      NONE |         CMOS_OUT |      Peltier1_Enable_2(0) | In(Net_9371)
     |   7 |     * |      NONE |         CMOS_OUT |          PELTIER1_Heat(0) | In(Net_10209)
-----+-----+-------+-----------+------------------+---------------------------+------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |             Can_Enable(0) | In(Net_10762)
-----+-----+-------+-----------+------------------+---------------------------+------------------------
   3 |   5 |     * |      NONE |      HI_Z_ANALOG |                 VTherm(0) | Analog(Net_11097)
     |   7 |     * |      NONE |      HI_Z_ANALOG |               photo_in(0) | Analog(Net_10992)
-----+-----+-------+-----------+------------------+---------------------------+------------------------
   4 |   2 |     * |      NONE |         CMOS_OUT |      Peltier2_Enable_1(0) | In(Net_9373)
     |   3 |     * |      NONE |         CMOS_OUT |          PELTIER2_Cool(0) | In(Net_10392)
     |   4 |     * |      NONE |         CMOS_OUT |      Peltier2_Enable_2(0) | In(Net_9373)
     |   5 |     * |      NONE |         CMOS_OUT |          PELTIER2_Heat(0) | In(Net_10391)
     |   6 |     * |      NONE |         CMOS_OUT |            fanPeltier2(0) | In(Net_6281)
     |   7 |     * |      NONE |         CMOS_OUT |     fanPeltier2_Enable(0) | 
-----+-----+-------+-----------+------------------+---------------------------+------------------------
   5 |   4 |     * |      NONE |      HI_Z_ANALOG |             photo_test(0) | Analog(Net_10991)
-----+-----+-------+-----------+------------------+---------------------------+------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |     fanPeltier1_Enable(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |            fanPeltier1(0) | In(Net_3597)
     |   2 |     * |      NONE |         CMOS_OUT | outputAgitator2_Enable(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        outputAgitator2(0) | In(Net_6293)
     |   4 |     * |      NONE |         CMOS_OUT |            CAN_Standby(0) | 
-----+-----+-------+-----------+------------------+---------------------------+------------------------
  12 |   4 |     * |      NONE |     HI_Z_DIGITAL |                   RX_1(0) | FB(Net_11)
     |   5 |     * |      NONE |         CMOS_OUT |                   TX_1(0) | In(Net_6106)
     |   6 |     * |      NONE |         CMOS_OUT |              diode_out(0) | In(Net_138)
     |   7 |     * |      NONE |         CMOS_OUT |            diode_out_1(0) | In(Net_138)
-----+-----+-------+-----------+------------------+---------------------------+------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT | outputAgitator1_Enable(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        outputAgitator1(0) | In(Net_1600)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |              \UART:Dp(0)\ | Analog(\UART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |              \UART:Dm(0)\ | Analog(\UART:Net_597\)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.006ms
Digital Placement phase: Elapsed time ==> 3s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.521ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.386ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in TAC_PSOC5_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.973ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.548ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.112ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.174ms
API generation phase: Elapsed time ==> 4s.989ms
Dependency generation phase: Elapsed time ==> 0s.040ms
Cleanup phase: Elapsed time ==> 0s.002ms
