// (C) 1992-2019 Intel Corporation.                            
// Intel, the Intel logo, Intel, MegaCore, NIOS II, Quartus and TalkBack words    
// and logos are trademarks of Intel Corporation or its subsidiaries in the U.S.  
// and/or other countries. Other marks and brands may be claimed as the property  
// of others. See Trademarks on intel.com for full list of Intel trademarks or    
// the Trademarks & Brands Names Database (if Intel) or See www.Intel.com/legal (if Altera) 
// Your use of Intel Corporation's design tools, logic functions and other        
// software and tools, and its AMPP partner logic functions, and any output       
// files any of the foregoing (including device programming or simulation         
// files), and any associated documentation or information are expressly subject  
// to the terms and conditions of the Altera Program License Subscription         
// Agreement, Intel MegaCore Function License Agreement, or other applicable      
// license agreement, including, without limitation, that your use is for the     
// sole purpose of programming logic devices manufactured by Intel and sold by    
// Intel or its authorized distributors.  Please refer to the applicable          
// agreement for further details.                                                 

// Generated by Intel(R) FPGA SDK for OpenCL(TM), Version 18.1.2 Build 277 Pro Edition, Copyright (C) 2019 Intel Corporation

/////////////////////////////////////////////////////////////////
// MODULE cnn_sys
/////////////////////////////////////////////////////////////////
module cnn_sys
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic [63:0] device_exception_bus,
   output logic kernel_irq,
   // AVM avm_mem_gmem0_DDR_port_0_0_rw
   output logic avm_mem_gmem0_DDR_port_0_0_rw_enable,
   output logic avm_mem_gmem0_DDR_port_0_0_rw_read,
   output logic avm_mem_gmem0_DDR_port_0_0_rw_write,
   output logic [32:0] avm_mem_gmem0_DDR_port_0_0_rw_address,
   output logic [511:0] avm_mem_gmem0_DDR_port_0_0_rw_writedata,
   output logic [63:0] avm_mem_gmem0_DDR_port_0_0_rw_byteenable,
   input logic avm_mem_gmem0_DDR_port_0_0_rw_waitrequest,
   input logic [511:0] avm_mem_gmem0_DDR_port_0_0_rw_readdata,
   input logic avm_mem_gmem0_DDR_port_0_0_rw_readdatavalid,
   output logic [4:0] avm_mem_gmem0_DDR_port_0_0_rw_burstcount,
   input logic avm_mem_gmem0_DDR_port_0_0_rw_writeack,
   // AVM avm_mem_gmem0_DDR_port_1_0_rw
   output logic avm_mem_gmem0_DDR_port_1_0_rw_enable,
   output logic avm_mem_gmem0_DDR_port_1_0_rw_read,
   output logic avm_mem_gmem0_DDR_port_1_0_rw_write,
   output logic [32:0] avm_mem_gmem0_DDR_port_1_0_rw_address,
   output logic [511:0] avm_mem_gmem0_DDR_port_1_0_rw_writedata,
   output logic [63:0] avm_mem_gmem0_DDR_port_1_0_rw_byteenable,
   input logic avm_mem_gmem0_DDR_port_1_0_rw_waitrequest,
   input logic [511:0] avm_mem_gmem0_DDR_port_1_0_rw_readdata,
   input logic avm_mem_gmem0_DDR_port_1_0_rw_readdatavalid,
   output logic [4:0] avm_mem_gmem0_DDR_port_1_0_rw_burstcount,
   input logic avm_mem_gmem0_DDR_port_1_0_rw_writeack,
   // AVM avm_mem_gmem0_DDR_port_2_0_rw
   output logic avm_mem_gmem0_DDR_port_2_0_rw_enable,
   output logic avm_mem_gmem0_DDR_port_2_0_rw_read,
   output logic avm_mem_gmem0_DDR_port_2_0_rw_write,
   output logic [32:0] avm_mem_gmem0_DDR_port_2_0_rw_address,
   output logic [511:0] avm_mem_gmem0_DDR_port_2_0_rw_writedata,
   output logic [63:0] avm_mem_gmem0_DDR_port_2_0_rw_byteenable,
   input logic avm_mem_gmem0_DDR_port_2_0_rw_waitrequest,
   input logic [511:0] avm_mem_gmem0_DDR_port_2_0_rw_readdata,
   input logic avm_mem_gmem0_DDR_port_2_0_rw_readdatavalid,
   output logic [4:0] avm_mem_gmem0_DDR_port_2_0_rw_burstcount,
   input logic avm_mem_gmem0_DDR_port_2_0_rw_writeack,
   // AVM avm_mem_gmem0_DDR_port_3_0_rw
   output logic avm_mem_gmem0_DDR_port_3_0_rw_enable,
   output logic avm_mem_gmem0_DDR_port_3_0_rw_read,
   output logic avm_mem_gmem0_DDR_port_3_0_rw_write,
   output logic [32:0] avm_mem_gmem0_DDR_port_3_0_rw_address,
   output logic [511:0] avm_mem_gmem0_DDR_port_3_0_rw_writedata,
   output logic [63:0] avm_mem_gmem0_DDR_port_3_0_rw_byteenable,
   input logic avm_mem_gmem0_DDR_port_3_0_rw_waitrequest,
   input logic [511:0] avm_mem_gmem0_DDR_port_3_0_rw_readdata,
   input logic avm_mem_gmem0_DDR_port_3_0_rw_readdatavalid,
   output logic [4:0] avm_mem_gmem0_DDR_port_3_0_rw_burstcount,
   input logic avm_mem_gmem0_DDR_port_3_0_rw_writeack,
   // AVS cra_ring_root_avs
   input logic cra_ring_root_avs_enable,
   input logic cra_ring_root_avs_read,
   input logic cra_ring_root_avs_write,
   input logic [5:0] cra_ring_root_avs_address,
   input logic [63:0] cra_ring_root_avs_writedata,
   input logic [7:0] cra_ring_root_avs_byteenable,
   output logic cra_ring_root_avs_waitrequest,
   output logic [63:0] cra_ring_root_avs_readdata,
   output logic cra_ring_root_avs_readdatavalid
);
   logic cra_ring_node_avm_wire_0_enable;
   logic cra_ring_node_avm_wire_0_read;
   logic cra_ring_node_avm_wire_0_write;
   logic [4:0] cra_ring_node_avm_wire_0_address;
   logic [63:0] cra_ring_node_avm_wire_0_writedata;
   logic [7:0] cra_ring_node_avm_wire_0_byteenable;
   logic [63:0] cra_ring_node_avm_wire_0_readdata;
   logic cra_ring_node_avm_wire_0_readdatavalid;
   logic cra_ring_node_avm_wire_0_burstcount;
   logic kernel_irqs;
   logic gmem0_DDR_global_avm_enable [66];
   logic gmem0_DDR_global_avm_read [66];
   logic gmem0_DDR_global_avm_write [66];
   logic [34:0] gmem0_DDR_global_avm_address [66];
   logic [511:0] gmem0_DDR_global_avm_writedata [66];
   logic [63:0] gmem0_DDR_global_avm_byteenable [66];
   logic gmem0_DDR_global_avm_waitrequest [66];
   logic [511:0] gmem0_DDR_global_avm_readdata [66];
   logic gmem0_DDR_global_avm_readdatavalid [66];
   logic [4:0] gmem0_DDR_global_avm_burstcount [66];
   logic gmem0_DDR_global_avm_writeack [66];
   logic mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_enable;
   logic mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_read;
   logic mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_write;
   logic mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_address;
   logic mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_writedata;
   logic mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_byteenable;
   logic mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_waitrequest;
   logic mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_readdata;
   logic mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_readdatavalid;
   logic [4:0] mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_burstcount;
   logic profile_extmem_cnn_function_DDR_bank0_port0_kernel0_top_read_data_inc_en;
   logic profile_extmem_cnn_function_DDR_bank0_port0_kernel0_top_write_data_inc_en;
   logic profile_extmem_cnn_function_DDR_bank0_port0_kernel0_top_read_burst_count_en;
   logic profile_extmem_cnn_function_DDR_bank0_port0_kernel0_top_write_burst_count_en;
   logic mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_enable;
   logic mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_read;
   logic mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_write;
   logic mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_address;
   logic mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_writedata;
   logic mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_byteenable;
   logic mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_waitrequest;
   logic mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_readdata;
   logic mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_readdatavalid;
   logic [4:0] mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_burstcount;
   logic profile_extmem_cnn_function_DDR_bank1_port0_kernel0_top_read_data_inc_en;
   logic profile_extmem_cnn_function_DDR_bank1_port0_kernel0_top_write_data_inc_en;
   logic profile_extmem_cnn_function_DDR_bank1_port0_kernel0_top_read_burst_count_en;
   logic profile_extmem_cnn_function_DDR_bank1_port0_kernel0_top_write_burst_count_en;
   logic mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_enable;
   logic mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_read;
   logic mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_write;
   logic mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_address;
   logic mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_writedata;
   logic mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_byteenable;
   logic mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_waitrequest;
   logic mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_readdata;
   logic mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_readdatavalid;
   logic [4:0] mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_burstcount;
   logic profile_extmem_cnn_function_DDR_bank2_port0_kernel0_top_read_data_inc_en;
   logic profile_extmem_cnn_function_DDR_bank2_port0_kernel0_top_write_data_inc_en;
   logic profile_extmem_cnn_function_DDR_bank2_port0_kernel0_top_read_burst_count_en;
   logic profile_extmem_cnn_function_DDR_bank2_port0_kernel0_top_write_burst_count_en;
   logic mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_enable;
   logic mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_read;
   logic mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_write;
   logic mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_address;
   logic mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_writedata;
   logic mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_byteenable;
   logic mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_waitrequest;
   logic mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_readdata;
   logic mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_readdatavalid;
   logic [4:0] mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_burstcount;
   logic profile_extmem_cnn_function_DDR_bank3_port0_kernel0_top_read_data_inc_en;
   logic profile_extmem_cnn_function_DDR_bank3_port0_kernel0_top_write_data_inc_en;
   logic profile_extmem_cnn_function_DDR_bank3_port0_kernel0_top_read_burst_count_en;
   logic profile_extmem_cnn_function_DDR_bank3_port0_kernel0_top_write_burst_count_en;

   // INST cnn_std_ic_inst of cnn_std_ic_partition_wrapper
   cnn_std_ic_partition_wrapper cnn_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_cnn(kernel_irqs),
      // AVS avs_cnn_cra
      .avs_cnn_cra_enable(cra_ring_node_avm_wire_0_enable),
      .avs_cnn_cra_read(cra_ring_node_avm_wire_0_read),
      .avs_cnn_cra_write(cra_ring_node_avm_wire_0_write),
      .avs_cnn_cra_address(cra_ring_node_avm_wire_0_address),
      .avs_cnn_cra_writedata(cra_ring_node_avm_wire_0_writedata),
      .avs_cnn_cra_byteenable(cra_ring_node_avm_wire_0_byteenable),
      .avs_cnn_cra_readdata(cra_ring_node_avm_wire_0_readdata),
      .avs_cnn_cra_readdatavalid(cra_ring_node_avm_wire_0_readdatavalid),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_enable(gmem0_DDR_global_avm_enable[0]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_read(gmem0_DDR_global_avm_read[0]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_write(gmem0_DDR_global_avm_write[0]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_address(gmem0_DDR_global_avm_address[0]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_writedata(gmem0_DDR_global_avm_writedata[0]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_byteenable(gmem0_DDR_global_avm_byteenable[0]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_waitrequest(gmem0_DDR_global_avm_waitrequest[0]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_readdata(gmem0_DDR_global_avm_readdata[0]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_readdatavalid(gmem0_DDR_global_avm_readdatavalid[0]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_burstcount(gmem0_DDR_global_avm_burstcount[0]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_writeack(gmem0_DDR_global_avm_writeack[0]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_enable(gmem0_DDR_global_avm_enable[1]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_read(gmem0_DDR_global_avm_read[1]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_write(gmem0_DDR_global_avm_write[1]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_address(gmem0_DDR_global_avm_address[1]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_writedata(gmem0_DDR_global_avm_writedata[1]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_byteenable(gmem0_DDR_global_avm_byteenable[1]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_waitrequest(gmem0_DDR_global_avm_waitrequest[1]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_readdata(gmem0_DDR_global_avm_readdata[1]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_readdatavalid(gmem0_DDR_global_avm_readdatavalid[1]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_burstcount(gmem0_DDR_global_avm_burstcount[1]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_writeack(gmem0_DDR_global_avm_writeack[1]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_enable(gmem0_DDR_global_avm_enable[2]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_read(gmem0_DDR_global_avm_read[2]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_write(gmem0_DDR_global_avm_write[2]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_address(gmem0_DDR_global_avm_address[2]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_writedata(gmem0_DDR_global_avm_writedata[2]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_byteenable(gmem0_DDR_global_avm_byteenable[2]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_waitrequest(gmem0_DDR_global_avm_waitrequest[2]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_readdata(gmem0_DDR_global_avm_readdata[2]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_readdatavalid(gmem0_DDR_global_avm_readdatavalid[2]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_burstcount(gmem0_DDR_global_avm_burstcount[2]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_writeack(gmem0_DDR_global_avm_writeack[2]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_enable(gmem0_DDR_global_avm_enable[3]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_read(gmem0_DDR_global_avm_read[3]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_write(gmem0_DDR_global_avm_write[3]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_address(gmem0_DDR_global_avm_address[3]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_writedata(gmem0_DDR_global_avm_writedata[3]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_byteenable(gmem0_DDR_global_avm_byteenable[3]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_waitrequest(gmem0_DDR_global_avm_waitrequest[3]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_readdata(gmem0_DDR_global_avm_readdata[3]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_readdatavalid(gmem0_DDR_global_avm_readdatavalid[3]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_burstcount(gmem0_DDR_global_avm_burstcount[3]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_writeack(gmem0_DDR_global_avm_writeack[3]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_enable(gmem0_DDR_global_avm_enable[4]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_read(gmem0_DDR_global_avm_read[4]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_write(gmem0_DDR_global_avm_write[4]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_address(gmem0_DDR_global_avm_address[4]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_writedata(gmem0_DDR_global_avm_writedata[4]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_byteenable(gmem0_DDR_global_avm_byteenable[4]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_waitrequest(gmem0_DDR_global_avm_waitrequest[4]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_readdata(gmem0_DDR_global_avm_readdata[4]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_readdatavalid(gmem0_DDR_global_avm_readdatavalid[4]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_burstcount(gmem0_DDR_global_avm_burstcount[4]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_writeack(gmem0_DDR_global_avm_writeack[4]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_enable(gmem0_DDR_global_avm_enable[5]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_read(gmem0_DDR_global_avm_read[5]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_write(gmem0_DDR_global_avm_write[5]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_address(gmem0_DDR_global_avm_address[5]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_writedata(gmem0_DDR_global_avm_writedata[5]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_byteenable(gmem0_DDR_global_avm_byteenable[5]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_waitrequest(gmem0_DDR_global_avm_waitrequest[5]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_readdata(gmem0_DDR_global_avm_readdata[5]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_readdatavalid(gmem0_DDR_global_avm_readdatavalid[5]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_burstcount(gmem0_DDR_global_avm_burstcount[5]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_writeack(gmem0_DDR_global_avm_writeack[5]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_enable(gmem0_DDR_global_avm_enable[6]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_read(gmem0_DDR_global_avm_read[6]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_write(gmem0_DDR_global_avm_write[6]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_address(gmem0_DDR_global_avm_address[6]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_writedata(gmem0_DDR_global_avm_writedata[6]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_byteenable(gmem0_DDR_global_avm_byteenable[6]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_waitrequest(gmem0_DDR_global_avm_waitrequest[6]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_readdata(gmem0_DDR_global_avm_readdata[6]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_readdatavalid(gmem0_DDR_global_avm_readdatavalid[6]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_burstcount(gmem0_DDR_global_avm_burstcount[6]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_writeack(gmem0_DDR_global_avm_writeack[6]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_enable(gmem0_DDR_global_avm_enable[7]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_read(gmem0_DDR_global_avm_read[7]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_write(gmem0_DDR_global_avm_write[7]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_address(gmem0_DDR_global_avm_address[7]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_writedata(gmem0_DDR_global_avm_writedata[7]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_byteenable(gmem0_DDR_global_avm_byteenable[7]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_waitrequest(gmem0_DDR_global_avm_waitrequest[7]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_readdata(gmem0_DDR_global_avm_readdata[7]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_readdatavalid(gmem0_DDR_global_avm_readdatavalid[7]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_burstcount(gmem0_DDR_global_avm_burstcount[7]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_writeack(gmem0_DDR_global_avm_writeack[7]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_enable(gmem0_DDR_global_avm_enable[8]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_read(gmem0_DDR_global_avm_read[8]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_write(gmem0_DDR_global_avm_write[8]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_address(gmem0_DDR_global_avm_address[8]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_writedata(gmem0_DDR_global_avm_writedata[8]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_byteenable(gmem0_DDR_global_avm_byteenable[8]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_waitrequest(gmem0_DDR_global_avm_waitrequest[8]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_readdata(gmem0_DDR_global_avm_readdata[8]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_readdatavalid(gmem0_DDR_global_avm_readdatavalid[8]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_burstcount(gmem0_DDR_global_avm_burstcount[8]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_writeack(gmem0_DDR_global_avm_writeack[8]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_enable(gmem0_DDR_global_avm_enable[9]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_read(gmem0_DDR_global_avm_read[9]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_write(gmem0_DDR_global_avm_write[9]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_address(gmem0_DDR_global_avm_address[9]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_writedata(gmem0_DDR_global_avm_writedata[9]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_byteenable(gmem0_DDR_global_avm_byteenable[9]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_waitrequest(gmem0_DDR_global_avm_waitrequest[9]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_readdata(gmem0_DDR_global_avm_readdata[9]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_readdatavalid(gmem0_DDR_global_avm_readdatavalid[9]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_burstcount(gmem0_DDR_global_avm_burstcount[9]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_writeack(gmem0_DDR_global_avm_writeack[9]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_enable(gmem0_DDR_global_avm_enable[10]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_read(gmem0_DDR_global_avm_read[10]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_write(gmem0_DDR_global_avm_write[10]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_address(gmem0_DDR_global_avm_address[10]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_writedata(gmem0_DDR_global_avm_writedata[10]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_byteenable(gmem0_DDR_global_avm_byteenable[10]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_waitrequest(gmem0_DDR_global_avm_waitrequest[10]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_readdata(gmem0_DDR_global_avm_readdata[10]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_readdatavalid(gmem0_DDR_global_avm_readdatavalid[10]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_burstcount(gmem0_DDR_global_avm_burstcount[10]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_writeack(gmem0_DDR_global_avm_writeack[10]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_enable(gmem0_DDR_global_avm_enable[11]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_read(gmem0_DDR_global_avm_read[11]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_write(gmem0_DDR_global_avm_write[11]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_address(gmem0_DDR_global_avm_address[11]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_writedata(gmem0_DDR_global_avm_writedata[11]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_byteenable(gmem0_DDR_global_avm_byteenable[11]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_waitrequest(gmem0_DDR_global_avm_waitrequest[11]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_readdata(gmem0_DDR_global_avm_readdata[11]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_readdatavalid(gmem0_DDR_global_avm_readdatavalid[11]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_burstcount(gmem0_DDR_global_avm_burstcount[11]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_writeack(gmem0_DDR_global_avm_writeack[11]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_enable(gmem0_DDR_global_avm_enable[12]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_read(gmem0_DDR_global_avm_read[12]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_write(gmem0_DDR_global_avm_write[12]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_address(gmem0_DDR_global_avm_address[12]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_writedata(gmem0_DDR_global_avm_writedata[12]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_byteenable(gmem0_DDR_global_avm_byteenable[12]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_waitrequest(gmem0_DDR_global_avm_waitrequest[12]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_readdata(gmem0_DDR_global_avm_readdata[12]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_readdatavalid(gmem0_DDR_global_avm_readdatavalid[12]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_burstcount(gmem0_DDR_global_avm_burstcount[12]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_writeack(gmem0_DDR_global_avm_writeack[12]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_enable(gmem0_DDR_global_avm_enable[13]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_read(gmem0_DDR_global_avm_read[13]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_write(gmem0_DDR_global_avm_write[13]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_address(gmem0_DDR_global_avm_address[13]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_writedata(gmem0_DDR_global_avm_writedata[13]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_byteenable(gmem0_DDR_global_avm_byteenable[13]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_waitrequest(gmem0_DDR_global_avm_waitrequest[13]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_readdata(gmem0_DDR_global_avm_readdata[13]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_readdatavalid(gmem0_DDR_global_avm_readdatavalid[13]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_burstcount(gmem0_DDR_global_avm_burstcount[13]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_writeack(gmem0_DDR_global_avm_writeack[13]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_enable(gmem0_DDR_global_avm_enable[14]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_read(gmem0_DDR_global_avm_read[14]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_write(gmem0_DDR_global_avm_write[14]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_address(gmem0_DDR_global_avm_address[14]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_writedata(gmem0_DDR_global_avm_writedata[14]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_byteenable(gmem0_DDR_global_avm_byteenable[14]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_waitrequest(gmem0_DDR_global_avm_waitrequest[14]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_readdata(gmem0_DDR_global_avm_readdata[14]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_readdatavalid(gmem0_DDR_global_avm_readdatavalid[14]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_burstcount(gmem0_DDR_global_avm_burstcount[14]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_writeack(gmem0_DDR_global_avm_writeack[14]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_enable(gmem0_DDR_global_avm_enable[15]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_read(gmem0_DDR_global_avm_read[15]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_write(gmem0_DDR_global_avm_write[15]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_address(gmem0_DDR_global_avm_address[15]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_writedata(gmem0_DDR_global_avm_writedata[15]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_byteenable(gmem0_DDR_global_avm_byteenable[15]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_waitrequest(gmem0_DDR_global_avm_waitrequest[15]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_readdata(gmem0_DDR_global_avm_readdata[15]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_readdatavalid(gmem0_DDR_global_avm_readdatavalid[15]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_burstcount(gmem0_DDR_global_avm_burstcount[15]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_writeack(gmem0_DDR_global_avm_writeack[15]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_enable(gmem0_DDR_global_avm_enable[16]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_read(gmem0_DDR_global_avm_read[16]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_write(gmem0_DDR_global_avm_write[16]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_address(gmem0_DDR_global_avm_address[16]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_writedata(gmem0_DDR_global_avm_writedata[16]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_byteenable(gmem0_DDR_global_avm_byteenable[16]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_waitrequest(gmem0_DDR_global_avm_waitrequest[16]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_readdata(gmem0_DDR_global_avm_readdata[16]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_readdatavalid(gmem0_DDR_global_avm_readdatavalid[16]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_burstcount(gmem0_DDR_global_avm_burstcount[16]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_writeack(gmem0_DDR_global_avm_writeack[16]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_enable(gmem0_DDR_global_avm_enable[17]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_read(gmem0_DDR_global_avm_read[17]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_write(gmem0_DDR_global_avm_write[17]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_address(gmem0_DDR_global_avm_address[17]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_writedata(gmem0_DDR_global_avm_writedata[17]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_byteenable(gmem0_DDR_global_avm_byteenable[17]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_waitrequest(gmem0_DDR_global_avm_waitrequest[17]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_readdata(gmem0_DDR_global_avm_readdata[17]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_readdatavalid(gmem0_DDR_global_avm_readdatavalid[17]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_burstcount(gmem0_DDR_global_avm_burstcount[17]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_writeack(gmem0_DDR_global_avm_writeack[17]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_enable(gmem0_DDR_global_avm_enable[18]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_read(gmem0_DDR_global_avm_read[18]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_write(gmem0_DDR_global_avm_write[18]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_address(gmem0_DDR_global_avm_address[18]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_writedata(gmem0_DDR_global_avm_writedata[18]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_byteenable(gmem0_DDR_global_avm_byteenable[18]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_waitrequest(gmem0_DDR_global_avm_waitrequest[18]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_readdata(gmem0_DDR_global_avm_readdata[18]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_readdatavalid(gmem0_DDR_global_avm_readdatavalid[18]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_burstcount(gmem0_DDR_global_avm_burstcount[18]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_writeack(gmem0_DDR_global_avm_writeack[18]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_enable(gmem0_DDR_global_avm_enable[19]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_read(gmem0_DDR_global_avm_read[19]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_write(gmem0_DDR_global_avm_write[19]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_address(gmem0_DDR_global_avm_address[19]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_writedata(gmem0_DDR_global_avm_writedata[19]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_byteenable(gmem0_DDR_global_avm_byteenable[19]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_waitrequest(gmem0_DDR_global_avm_waitrequest[19]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_readdata(gmem0_DDR_global_avm_readdata[19]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_readdatavalid(gmem0_DDR_global_avm_readdatavalid[19]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_burstcount(gmem0_DDR_global_avm_burstcount[19]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_writeack(gmem0_DDR_global_avm_writeack[19]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_enable(gmem0_DDR_global_avm_enable[20]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_read(gmem0_DDR_global_avm_read[20]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_write(gmem0_DDR_global_avm_write[20]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_address(gmem0_DDR_global_avm_address[20]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_writedata(gmem0_DDR_global_avm_writedata[20]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_byteenable(gmem0_DDR_global_avm_byteenable[20]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_waitrequest(gmem0_DDR_global_avm_waitrequest[20]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_readdata(gmem0_DDR_global_avm_readdata[20]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_readdatavalid(gmem0_DDR_global_avm_readdatavalid[20]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_burstcount(gmem0_DDR_global_avm_burstcount[20]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_writeack(gmem0_DDR_global_avm_writeack[20]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_enable(gmem0_DDR_global_avm_enable[21]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_read(gmem0_DDR_global_avm_read[21]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_write(gmem0_DDR_global_avm_write[21]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_address(gmem0_DDR_global_avm_address[21]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_writedata(gmem0_DDR_global_avm_writedata[21]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_byteenable(gmem0_DDR_global_avm_byteenable[21]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_waitrequest(gmem0_DDR_global_avm_waitrequest[21]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_readdata(gmem0_DDR_global_avm_readdata[21]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_readdatavalid(gmem0_DDR_global_avm_readdatavalid[21]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_burstcount(gmem0_DDR_global_avm_burstcount[21]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_writeack(gmem0_DDR_global_avm_writeack[21]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_enable(gmem0_DDR_global_avm_enable[22]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_read(gmem0_DDR_global_avm_read[22]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_write(gmem0_DDR_global_avm_write[22]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_address(gmem0_DDR_global_avm_address[22]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_writedata(gmem0_DDR_global_avm_writedata[22]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_byteenable(gmem0_DDR_global_avm_byteenable[22]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_waitrequest(gmem0_DDR_global_avm_waitrequest[22]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_readdata(gmem0_DDR_global_avm_readdata[22]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_readdatavalid(gmem0_DDR_global_avm_readdatavalid[22]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_burstcount(gmem0_DDR_global_avm_burstcount[22]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_writeack(gmem0_DDR_global_avm_writeack[22]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_enable(gmem0_DDR_global_avm_enable[23]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_read(gmem0_DDR_global_avm_read[23]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_write(gmem0_DDR_global_avm_write[23]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_address(gmem0_DDR_global_avm_address[23]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_writedata(gmem0_DDR_global_avm_writedata[23]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_byteenable(gmem0_DDR_global_avm_byteenable[23]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_waitrequest(gmem0_DDR_global_avm_waitrequest[23]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_readdata(gmem0_DDR_global_avm_readdata[23]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_readdatavalid(gmem0_DDR_global_avm_readdatavalid[23]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_burstcount(gmem0_DDR_global_avm_burstcount[23]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_writeack(gmem0_DDR_global_avm_writeack[23]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_enable(gmem0_DDR_global_avm_enable[24]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_read(gmem0_DDR_global_avm_read[24]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_write(gmem0_DDR_global_avm_write[24]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_address(gmem0_DDR_global_avm_address[24]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_writedata(gmem0_DDR_global_avm_writedata[24]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_byteenable(gmem0_DDR_global_avm_byteenable[24]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_waitrequest(gmem0_DDR_global_avm_waitrequest[24]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_readdata(gmem0_DDR_global_avm_readdata[24]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_readdatavalid(gmem0_DDR_global_avm_readdatavalid[24]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_burstcount(gmem0_DDR_global_avm_burstcount[24]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_writeack(gmem0_DDR_global_avm_writeack[24]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_enable(gmem0_DDR_global_avm_enable[25]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_read(gmem0_DDR_global_avm_read[25]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_write(gmem0_DDR_global_avm_write[25]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_address(gmem0_DDR_global_avm_address[25]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_writedata(gmem0_DDR_global_avm_writedata[25]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_byteenable(gmem0_DDR_global_avm_byteenable[25]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_waitrequest(gmem0_DDR_global_avm_waitrequest[25]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_readdata(gmem0_DDR_global_avm_readdata[25]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_readdatavalid(gmem0_DDR_global_avm_readdatavalid[25]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_burstcount(gmem0_DDR_global_avm_burstcount[25]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_writeack(gmem0_DDR_global_avm_writeack[25]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_enable(gmem0_DDR_global_avm_enable[26]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_read(gmem0_DDR_global_avm_read[26]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_write(gmem0_DDR_global_avm_write[26]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_address(gmem0_DDR_global_avm_address[26]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_writedata(gmem0_DDR_global_avm_writedata[26]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_byteenable(gmem0_DDR_global_avm_byteenable[26]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_waitrequest(gmem0_DDR_global_avm_waitrequest[26]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_readdata(gmem0_DDR_global_avm_readdata[26]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_readdatavalid(gmem0_DDR_global_avm_readdatavalid[26]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_burstcount(gmem0_DDR_global_avm_burstcount[26]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_writeack(gmem0_DDR_global_avm_writeack[26]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_enable(gmem0_DDR_global_avm_enable[27]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_read(gmem0_DDR_global_avm_read[27]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_write(gmem0_DDR_global_avm_write[27]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_address(gmem0_DDR_global_avm_address[27]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_writedata(gmem0_DDR_global_avm_writedata[27]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_byteenable(gmem0_DDR_global_avm_byteenable[27]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_waitrequest(gmem0_DDR_global_avm_waitrequest[27]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_readdata(gmem0_DDR_global_avm_readdata[27]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_readdatavalid(gmem0_DDR_global_avm_readdatavalid[27]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_burstcount(gmem0_DDR_global_avm_burstcount[27]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_writeack(gmem0_DDR_global_avm_writeack[27]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_enable(gmem0_DDR_global_avm_enable[28]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_read(gmem0_DDR_global_avm_read[28]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_write(gmem0_DDR_global_avm_write[28]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_address(gmem0_DDR_global_avm_address[28]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_writedata(gmem0_DDR_global_avm_writedata[28]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_byteenable(gmem0_DDR_global_avm_byteenable[28]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_waitrequest(gmem0_DDR_global_avm_waitrequest[28]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_readdata(gmem0_DDR_global_avm_readdata[28]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_readdatavalid(gmem0_DDR_global_avm_readdatavalid[28]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_burstcount(gmem0_DDR_global_avm_burstcount[28]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_writeack(gmem0_DDR_global_avm_writeack[28]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_enable(gmem0_DDR_global_avm_enable[29]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_read(gmem0_DDR_global_avm_read[29]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_write(gmem0_DDR_global_avm_write[29]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_address(gmem0_DDR_global_avm_address[29]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_writedata(gmem0_DDR_global_avm_writedata[29]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_byteenable(gmem0_DDR_global_avm_byteenable[29]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_waitrequest(gmem0_DDR_global_avm_waitrequest[29]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_readdata(gmem0_DDR_global_avm_readdata[29]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_readdatavalid(gmem0_DDR_global_avm_readdatavalid[29]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_burstcount(gmem0_DDR_global_avm_burstcount[29]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_writeack(gmem0_DDR_global_avm_writeack[29]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_enable(gmem0_DDR_global_avm_enable[30]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_read(gmem0_DDR_global_avm_read[30]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_write(gmem0_DDR_global_avm_write[30]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_address(gmem0_DDR_global_avm_address[30]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_writedata(gmem0_DDR_global_avm_writedata[30]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_byteenable(gmem0_DDR_global_avm_byteenable[30]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_waitrequest(gmem0_DDR_global_avm_waitrequest[30]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_readdata(gmem0_DDR_global_avm_readdata[30]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_readdatavalid(gmem0_DDR_global_avm_readdatavalid[30]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_burstcount(gmem0_DDR_global_avm_burstcount[30]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_writeack(gmem0_DDR_global_avm_writeack[30]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_enable(gmem0_DDR_global_avm_enable[31]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_read(gmem0_DDR_global_avm_read[31]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_write(gmem0_DDR_global_avm_write[31]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_address(gmem0_DDR_global_avm_address[31]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_writedata(gmem0_DDR_global_avm_writedata[31]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_byteenable(gmem0_DDR_global_avm_byteenable[31]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_waitrequest(gmem0_DDR_global_avm_waitrequest[31]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_readdata(gmem0_DDR_global_avm_readdata[31]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_readdatavalid(gmem0_DDR_global_avm_readdatavalid[31]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_burstcount(gmem0_DDR_global_avm_burstcount[31]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_writeack(gmem0_DDR_global_avm_writeack[31]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_enable(gmem0_DDR_global_avm_enable[32]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_read(gmem0_DDR_global_avm_read[32]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_write(gmem0_DDR_global_avm_write[32]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_address(gmem0_DDR_global_avm_address[32]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_writedata(gmem0_DDR_global_avm_writedata[32]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_byteenable(gmem0_DDR_global_avm_byteenable[32]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_waitrequest(gmem0_DDR_global_avm_waitrequest[32]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_readdata(gmem0_DDR_global_avm_readdata[32]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_readdatavalid(gmem0_DDR_global_avm_readdatavalid[32]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_burstcount(gmem0_DDR_global_avm_burstcount[32]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_writeack(gmem0_DDR_global_avm_writeack[32]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_enable(gmem0_DDR_global_avm_enable[33]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_read(gmem0_DDR_global_avm_read[33]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_write(gmem0_DDR_global_avm_write[33]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_address(gmem0_DDR_global_avm_address[33]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_writedata(gmem0_DDR_global_avm_writedata[33]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_byteenable(gmem0_DDR_global_avm_byteenable[33]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_waitrequest(gmem0_DDR_global_avm_waitrequest[33]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_readdata(gmem0_DDR_global_avm_readdata[33]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_readdatavalid(gmem0_DDR_global_avm_readdatavalid[33]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_burstcount(gmem0_DDR_global_avm_burstcount[33]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_writeack(gmem0_DDR_global_avm_writeack[33]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_enable(gmem0_DDR_global_avm_enable[34]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_read(gmem0_DDR_global_avm_read[34]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_write(gmem0_DDR_global_avm_write[34]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_address(gmem0_DDR_global_avm_address[34]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_writedata(gmem0_DDR_global_avm_writedata[34]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_byteenable(gmem0_DDR_global_avm_byteenable[34]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_waitrequest(gmem0_DDR_global_avm_waitrequest[34]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_readdata(gmem0_DDR_global_avm_readdata[34]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_readdatavalid(gmem0_DDR_global_avm_readdatavalid[34]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_burstcount(gmem0_DDR_global_avm_burstcount[34]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_writeack(gmem0_DDR_global_avm_writeack[34]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_enable(gmem0_DDR_global_avm_enable[35]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_read(gmem0_DDR_global_avm_read[35]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_write(gmem0_DDR_global_avm_write[35]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_address(gmem0_DDR_global_avm_address[35]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_writedata(gmem0_DDR_global_avm_writedata[35]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_byteenable(gmem0_DDR_global_avm_byteenable[35]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_waitrequest(gmem0_DDR_global_avm_waitrequest[35]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_readdata(gmem0_DDR_global_avm_readdata[35]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_readdatavalid(gmem0_DDR_global_avm_readdatavalid[35]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_burstcount(gmem0_DDR_global_avm_burstcount[35]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_writeack(gmem0_DDR_global_avm_writeack[35]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_enable(gmem0_DDR_global_avm_enable[36]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_read(gmem0_DDR_global_avm_read[36]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_write(gmem0_DDR_global_avm_write[36]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_address(gmem0_DDR_global_avm_address[36]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_writedata(gmem0_DDR_global_avm_writedata[36]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_byteenable(gmem0_DDR_global_avm_byteenable[36]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_waitrequest(gmem0_DDR_global_avm_waitrequest[36]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_readdata(gmem0_DDR_global_avm_readdata[36]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_readdatavalid(gmem0_DDR_global_avm_readdatavalid[36]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_burstcount(gmem0_DDR_global_avm_burstcount[36]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_writeack(gmem0_DDR_global_avm_writeack[36]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_enable(gmem0_DDR_global_avm_enable[37]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_read(gmem0_DDR_global_avm_read[37]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_write(gmem0_DDR_global_avm_write[37]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_address(gmem0_DDR_global_avm_address[37]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_writedata(gmem0_DDR_global_avm_writedata[37]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_byteenable(gmem0_DDR_global_avm_byteenable[37]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_waitrequest(gmem0_DDR_global_avm_waitrequest[37]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_readdata(gmem0_DDR_global_avm_readdata[37]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_readdatavalid(gmem0_DDR_global_avm_readdatavalid[37]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_burstcount(gmem0_DDR_global_avm_burstcount[37]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_writeack(gmem0_DDR_global_avm_writeack[37]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_enable(gmem0_DDR_global_avm_enable[38]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_read(gmem0_DDR_global_avm_read[38]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_write(gmem0_DDR_global_avm_write[38]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_address(gmem0_DDR_global_avm_address[38]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_writedata(gmem0_DDR_global_avm_writedata[38]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_byteenable(gmem0_DDR_global_avm_byteenable[38]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_waitrequest(gmem0_DDR_global_avm_waitrequest[38]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_readdata(gmem0_DDR_global_avm_readdata[38]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_readdatavalid(gmem0_DDR_global_avm_readdatavalid[38]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_burstcount(gmem0_DDR_global_avm_burstcount[38]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_writeack(gmem0_DDR_global_avm_writeack[38]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_enable(gmem0_DDR_global_avm_enable[39]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_read(gmem0_DDR_global_avm_read[39]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_write(gmem0_DDR_global_avm_write[39]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_address(gmem0_DDR_global_avm_address[39]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_writedata(gmem0_DDR_global_avm_writedata[39]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_byteenable(gmem0_DDR_global_avm_byteenable[39]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_waitrequest(gmem0_DDR_global_avm_waitrequest[39]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_readdata(gmem0_DDR_global_avm_readdata[39]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_readdatavalid(gmem0_DDR_global_avm_readdatavalid[39]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_burstcount(gmem0_DDR_global_avm_burstcount[39]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_writeack(gmem0_DDR_global_avm_writeack[39]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_enable(gmem0_DDR_global_avm_enable[40]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_read(gmem0_DDR_global_avm_read[40]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_write(gmem0_DDR_global_avm_write[40]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_address(gmem0_DDR_global_avm_address[40]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_writedata(gmem0_DDR_global_avm_writedata[40]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_byteenable(gmem0_DDR_global_avm_byteenable[40]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_waitrequest(gmem0_DDR_global_avm_waitrequest[40]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_readdata(gmem0_DDR_global_avm_readdata[40]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_readdatavalid(gmem0_DDR_global_avm_readdatavalid[40]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_burstcount(gmem0_DDR_global_avm_burstcount[40]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_writeack(gmem0_DDR_global_avm_writeack[40]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_enable(gmem0_DDR_global_avm_enable[41]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_read(gmem0_DDR_global_avm_read[41]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_write(gmem0_DDR_global_avm_write[41]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_address(gmem0_DDR_global_avm_address[41]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_writedata(gmem0_DDR_global_avm_writedata[41]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_byteenable(gmem0_DDR_global_avm_byteenable[41]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_waitrequest(gmem0_DDR_global_avm_waitrequest[41]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_readdata(gmem0_DDR_global_avm_readdata[41]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_readdatavalid(gmem0_DDR_global_avm_readdatavalid[41]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_burstcount(gmem0_DDR_global_avm_burstcount[41]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_writeack(gmem0_DDR_global_avm_writeack[41]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_enable(gmem0_DDR_global_avm_enable[42]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_read(gmem0_DDR_global_avm_read[42]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_write(gmem0_DDR_global_avm_write[42]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_address(gmem0_DDR_global_avm_address[42]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_writedata(gmem0_DDR_global_avm_writedata[42]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_byteenable(gmem0_DDR_global_avm_byteenable[42]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_waitrequest(gmem0_DDR_global_avm_waitrequest[42]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_readdata(gmem0_DDR_global_avm_readdata[42]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_readdatavalid(gmem0_DDR_global_avm_readdatavalid[42]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_burstcount(gmem0_DDR_global_avm_burstcount[42]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_writeack(gmem0_DDR_global_avm_writeack[42]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_enable(gmem0_DDR_global_avm_enable[43]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_read(gmem0_DDR_global_avm_read[43]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_write(gmem0_DDR_global_avm_write[43]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_address(gmem0_DDR_global_avm_address[43]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_writedata(gmem0_DDR_global_avm_writedata[43]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_byteenable(gmem0_DDR_global_avm_byteenable[43]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_waitrequest(gmem0_DDR_global_avm_waitrequest[43]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_readdata(gmem0_DDR_global_avm_readdata[43]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_readdatavalid(gmem0_DDR_global_avm_readdatavalid[43]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_burstcount(gmem0_DDR_global_avm_burstcount[43]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_writeack(gmem0_DDR_global_avm_writeack[43]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_enable(gmem0_DDR_global_avm_enable[44]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_read(gmem0_DDR_global_avm_read[44]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_write(gmem0_DDR_global_avm_write[44]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_address(gmem0_DDR_global_avm_address[44]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_writedata(gmem0_DDR_global_avm_writedata[44]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_byteenable(gmem0_DDR_global_avm_byteenable[44]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_waitrequest(gmem0_DDR_global_avm_waitrequest[44]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_readdata(gmem0_DDR_global_avm_readdata[44]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_readdatavalid(gmem0_DDR_global_avm_readdatavalid[44]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_burstcount(gmem0_DDR_global_avm_burstcount[44]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_writeack(gmem0_DDR_global_avm_writeack[44]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_enable(gmem0_DDR_global_avm_enable[45]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_read(gmem0_DDR_global_avm_read[45]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_write(gmem0_DDR_global_avm_write[45]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_address(gmem0_DDR_global_avm_address[45]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_writedata(gmem0_DDR_global_avm_writedata[45]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_byteenable(gmem0_DDR_global_avm_byteenable[45]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_waitrequest(gmem0_DDR_global_avm_waitrequest[45]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_readdata(gmem0_DDR_global_avm_readdata[45]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_readdatavalid(gmem0_DDR_global_avm_readdatavalid[45]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_burstcount(gmem0_DDR_global_avm_burstcount[45]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_writeack(gmem0_DDR_global_avm_writeack[45]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_enable(gmem0_DDR_global_avm_enable[46]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_read(gmem0_DDR_global_avm_read[46]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_write(gmem0_DDR_global_avm_write[46]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_address(gmem0_DDR_global_avm_address[46]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_writedata(gmem0_DDR_global_avm_writedata[46]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_byteenable(gmem0_DDR_global_avm_byteenable[46]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_waitrequest(gmem0_DDR_global_avm_waitrequest[46]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_readdata(gmem0_DDR_global_avm_readdata[46]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_readdatavalid(gmem0_DDR_global_avm_readdatavalid[46]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_burstcount(gmem0_DDR_global_avm_burstcount[46]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_writeack(gmem0_DDR_global_avm_writeack[46]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_enable(gmem0_DDR_global_avm_enable[47]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_read(gmem0_DDR_global_avm_read[47]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_write(gmem0_DDR_global_avm_write[47]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_address(gmem0_DDR_global_avm_address[47]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_writedata(gmem0_DDR_global_avm_writedata[47]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_byteenable(gmem0_DDR_global_avm_byteenable[47]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_waitrequest(gmem0_DDR_global_avm_waitrequest[47]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_readdata(gmem0_DDR_global_avm_readdata[47]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_readdatavalid(gmem0_DDR_global_avm_readdatavalid[47]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_burstcount(gmem0_DDR_global_avm_burstcount[47]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_writeack(gmem0_DDR_global_avm_writeack[47]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_enable(gmem0_DDR_global_avm_enable[48]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_read(gmem0_DDR_global_avm_read[48]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_write(gmem0_DDR_global_avm_write[48]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_address(gmem0_DDR_global_avm_address[48]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_writedata(gmem0_DDR_global_avm_writedata[48]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_byteenable(gmem0_DDR_global_avm_byteenable[48]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_waitrequest(gmem0_DDR_global_avm_waitrequest[48]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_readdata(gmem0_DDR_global_avm_readdata[48]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_readdatavalid(gmem0_DDR_global_avm_readdatavalid[48]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_burstcount(gmem0_DDR_global_avm_burstcount[48]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_writeack(gmem0_DDR_global_avm_writeack[48]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_enable(gmem0_DDR_global_avm_enable[49]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_read(gmem0_DDR_global_avm_read[49]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_write(gmem0_DDR_global_avm_write[49]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_address(gmem0_DDR_global_avm_address[49]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_writedata(gmem0_DDR_global_avm_writedata[49]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_byteenable(gmem0_DDR_global_avm_byteenable[49]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_waitrequest(gmem0_DDR_global_avm_waitrequest[49]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_readdata(gmem0_DDR_global_avm_readdata[49]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_readdatavalid(gmem0_DDR_global_avm_readdatavalid[49]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_burstcount(gmem0_DDR_global_avm_burstcount[49]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_writeack(gmem0_DDR_global_avm_writeack[49]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_enable(gmem0_DDR_global_avm_enable[50]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_read(gmem0_DDR_global_avm_read[50]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_write(gmem0_DDR_global_avm_write[50]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_address(gmem0_DDR_global_avm_address[50]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_writedata(gmem0_DDR_global_avm_writedata[50]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_byteenable(gmem0_DDR_global_avm_byteenable[50]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_waitrequest(gmem0_DDR_global_avm_waitrequest[50]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_readdata(gmem0_DDR_global_avm_readdata[50]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_readdatavalid(gmem0_DDR_global_avm_readdatavalid[50]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_burstcount(gmem0_DDR_global_avm_burstcount[50]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_writeack(gmem0_DDR_global_avm_writeack[50]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_enable(gmem0_DDR_global_avm_enable[51]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_read(gmem0_DDR_global_avm_read[51]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_write(gmem0_DDR_global_avm_write[51]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_address(gmem0_DDR_global_avm_address[51]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_writedata(gmem0_DDR_global_avm_writedata[51]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_byteenable(gmem0_DDR_global_avm_byteenable[51]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_waitrequest(gmem0_DDR_global_avm_waitrequest[51]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_readdata(gmem0_DDR_global_avm_readdata[51]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_readdatavalid(gmem0_DDR_global_avm_readdatavalid[51]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_burstcount(gmem0_DDR_global_avm_burstcount[51]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_writeack(gmem0_DDR_global_avm_writeack[51]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_enable(gmem0_DDR_global_avm_enable[52]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_read(gmem0_DDR_global_avm_read[52]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_write(gmem0_DDR_global_avm_write[52]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_address(gmem0_DDR_global_avm_address[52]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_writedata(gmem0_DDR_global_avm_writedata[52]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_byteenable(gmem0_DDR_global_avm_byteenable[52]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_waitrequest(gmem0_DDR_global_avm_waitrequest[52]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_readdata(gmem0_DDR_global_avm_readdata[52]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_readdatavalid(gmem0_DDR_global_avm_readdatavalid[52]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_burstcount(gmem0_DDR_global_avm_burstcount[52]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_writeack(gmem0_DDR_global_avm_writeack[52]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_enable(gmem0_DDR_global_avm_enable[53]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_read(gmem0_DDR_global_avm_read[53]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_write(gmem0_DDR_global_avm_write[53]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_address(gmem0_DDR_global_avm_address[53]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_writedata(gmem0_DDR_global_avm_writedata[53]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_byteenable(gmem0_DDR_global_avm_byteenable[53]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_waitrequest(gmem0_DDR_global_avm_waitrequest[53]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_readdata(gmem0_DDR_global_avm_readdata[53]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_readdatavalid(gmem0_DDR_global_avm_readdatavalid[53]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_burstcount(gmem0_DDR_global_avm_burstcount[53]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_writeack(gmem0_DDR_global_avm_writeack[53]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_enable(gmem0_DDR_global_avm_enable[54]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_read(gmem0_DDR_global_avm_read[54]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_write(gmem0_DDR_global_avm_write[54]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_address(gmem0_DDR_global_avm_address[54]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_writedata(gmem0_DDR_global_avm_writedata[54]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_byteenable(gmem0_DDR_global_avm_byteenable[54]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_waitrequest(gmem0_DDR_global_avm_waitrequest[54]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_readdata(gmem0_DDR_global_avm_readdata[54]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_readdatavalid(gmem0_DDR_global_avm_readdatavalid[54]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_burstcount(gmem0_DDR_global_avm_burstcount[54]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_writeack(gmem0_DDR_global_avm_writeack[54]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_enable(gmem0_DDR_global_avm_enable[55]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_read(gmem0_DDR_global_avm_read[55]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_write(gmem0_DDR_global_avm_write[55]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_address(gmem0_DDR_global_avm_address[55]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_writedata(gmem0_DDR_global_avm_writedata[55]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_byteenable(gmem0_DDR_global_avm_byteenable[55]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_waitrequest(gmem0_DDR_global_avm_waitrequest[55]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_readdata(gmem0_DDR_global_avm_readdata[55]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_readdatavalid(gmem0_DDR_global_avm_readdatavalid[55]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_burstcount(gmem0_DDR_global_avm_burstcount[55]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_writeack(gmem0_DDR_global_avm_writeack[55]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_enable(gmem0_DDR_global_avm_enable[56]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_read(gmem0_DDR_global_avm_read[56]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_write(gmem0_DDR_global_avm_write[56]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_address(gmem0_DDR_global_avm_address[56]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_writedata(gmem0_DDR_global_avm_writedata[56]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_byteenable(gmem0_DDR_global_avm_byteenable[56]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_waitrequest(gmem0_DDR_global_avm_waitrequest[56]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_readdata(gmem0_DDR_global_avm_readdata[56]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_readdatavalid(gmem0_DDR_global_avm_readdatavalid[56]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_burstcount(gmem0_DDR_global_avm_burstcount[56]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_writeack(gmem0_DDR_global_avm_writeack[56]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_enable(gmem0_DDR_global_avm_enable[57]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_read(gmem0_DDR_global_avm_read[57]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_write(gmem0_DDR_global_avm_write[57]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_address(gmem0_DDR_global_avm_address[57]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_writedata(gmem0_DDR_global_avm_writedata[57]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_byteenable(gmem0_DDR_global_avm_byteenable[57]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_waitrequest(gmem0_DDR_global_avm_waitrequest[57]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_readdata(gmem0_DDR_global_avm_readdata[57]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_readdatavalid(gmem0_DDR_global_avm_readdatavalid[57]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_burstcount(gmem0_DDR_global_avm_burstcount[57]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_writeack(gmem0_DDR_global_avm_writeack[57]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_enable(gmem0_DDR_global_avm_enable[58]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_read(gmem0_DDR_global_avm_read[58]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_write(gmem0_DDR_global_avm_write[58]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_address(gmem0_DDR_global_avm_address[58]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_writedata(gmem0_DDR_global_avm_writedata[58]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_byteenable(gmem0_DDR_global_avm_byteenable[58]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_waitrequest(gmem0_DDR_global_avm_waitrequest[58]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_readdata(gmem0_DDR_global_avm_readdata[58]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_readdatavalid(gmem0_DDR_global_avm_readdatavalid[58]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_burstcount(gmem0_DDR_global_avm_burstcount[58]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_writeack(gmem0_DDR_global_avm_writeack[58]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_enable(gmem0_DDR_global_avm_enable[59]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_read(gmem0_DDR_global_avm_read[59]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_write(gmem0_DDR_global_avm_write[59]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_address(gmem0_DDR_global_avm_address[59]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_writedata(gmem0_DDR_global_avm_writedata[59]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_byteenable(gmem0_DDR_global_avm_byteenable[59]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_waitrequest(gmem0_DDR_global_avm_waitrequest[59]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_readdata(gmem0_DDR_global_avm_readdata[59]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_readdatavalid(gmem0_DDR_global_avm_readdatavalid[59]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_burstcount(gmem0_DDR_global_avm_burstcount[59]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_writeack(gmem0_DDR_global_avm_writeack[59]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_enable(gmem0_DDR_global_avm_enable[60]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_read(gmem0_DDR_global_avm_read[60]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_write(gmem0_DDR_global_avm_write[60]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_address(gmem0_DDR_global_avm_address[60]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_writedata(gmem0_DDR_global_avm_writedata[60]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_byteenable(gmem0_DDR_global_avm_byteenable[60]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_waitrequest(gmem0_DDR_global_avm_waitrequest[60]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_readdata(gmem0_DDR_global_avm_readdata[60]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_readdatavalid(gmem0_DDR_global_avm_readdatavalid[60]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_burstcount(gmem0_DDR_global_avm_burstcount[60]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_writeack(gmem0_DDR_global_avm_writeack[60]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_enable(gmem0_DDR_global_avm_enable[61]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_read(gmem0_DDR_global_avm_read[61]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_write(gmem0_DDR_global_avm_write[61]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_address(gmem0_DDR_global_avm_address[61]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_writedata(gmem0_DDR_global_avm_writedata[61]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_byteenable(gmem0_DDR_global_avm_byteenable[61]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_waitrequest(gmem0_DDR_global_avm_waitrequest[61]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_readdata(gmem0_DDR_global_avm_readdata[61]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_readdatavalid(gmem0_DDR_global_avm_readdatavalid[61]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_burstcount(gmem0_DDR_global_avm_burstcount[61]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_writeack(gmem0_DDR_global_avm_writeack[61]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_enable(gmem0_DDR_global_avm_enable[62]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_read(gmem0_DDR_global_avm_read[62]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_write(gmem0_DDR_global_avm_write[62]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_address(gmem0_DDR_global_avm_address[62]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_writedata(gmem0_DDR_global_avm_writedata[62]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_byteenable(gmem0_DDR_global_avm_byteenable[62]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_waitrequest(gmem0_DDR_global_avm_waitrequest[62]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_readdata(gmem0_DDR_global_avm_readdata[62]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_readdatavalid(gmem0_DDR_global_avm_readdatavalid[62]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_burstcount(gmem0_DDR_global_avm_burstcount[62]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_writeack(gmem0_DDR_global_avm_writeack[62]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_enable(gmem0_DDR_global_avm_enable[63]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_read(gmem0_DDR_global_avm_read[63]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_write(gmem0_DDR_global_avm_write[63]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_address(gmem0_DDR_global_avm_address[63]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_writedata(gmem0_DDR_global_avm_writedata[63]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_byteenable(gmem0_DDR_global_avm_byteenable[63]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_waitrequest(gmem0_DDR_global_avm_waitrequest[63]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_readdata(gmem0_DDR_global_avm_readdata[63]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_readdatavalid(gmem0_DDR_global_avm_readdatavalid[63]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_burstcount(gmem0_DDR_global_avm_burstcount[63]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_writeack(gmem0_DDR_global_avm_writeack[63]),
      // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_enable(gmem0_DDR_global_avm_enable[64]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_read(gmem0_DDR_global_avm_read[64]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_write(gmem0_DDR_global_avm_write[64]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_address(gmem0_DDR_global_avm_address[64]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_writedata(gmem0_DDR_global_avm_writedata[64]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_byteenable(gmem0_DDR_global_avm_byteenable[64]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_waitrequest(gmem0_DDR_global_avm_waitrequest[64]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_readdata(gmem0_DDR_global_avm_readdata[64]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_readdatavalid(gmem0_DDR_global_avm_readdatavalid[64]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_burstcount(gmem0_DDR_global_avm_burstcount[64]),
      .cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_writeack(gmem0_DDR_global_avm_writeack[64]),
      // AVM cnn_0_avm_unnamed_cnn175
      .cnn_0_avm_unnamed_cnn175_enable(gmem0_DDR_global_avm_enable[65]),
      .cnn_0_avm_unnamed_cnn175_read(gmem0_DDR_global_avm_read[65]),
      .cnn_0_avm_unnamed_cnn175_write(gmem0_DDR_global_avm_write[65]),
      .cnn_0_avm_unnamed_cnn175_address(gmem0_DDR_global_avm_address[65]),
      .cnn_0_avm_unnamed_cnn175_writedata(gmem0_DDR_global_avm_writedata[65]),
      .cnn_0_avm_unnamed_cnn175_byteenable(gmem0_DDR_global_avm_byteenable[65]),
      .cnn_0_avm_unnamed_cnn175_waitrequest(gmem0_DDR_global_avm_waitrequest[65]),
      .cnn_0_avm_unnamed_cnn175_readdata(gmem0_DDR_global_avm_readdata[65]),
      .cnn_0_avm_unnamed_cnn175_readdatavalid(gmem0_DDR_global_avm_readdatavalid[65]),
      .cnn_0_avm_unnamed_cnn175_burstcount(gmem0_DDR_global_avm_burstcount[65]),
      .cnn_0_avm_unnamed_cnn175_writeack(gmem0_DDR_global_avm_writeack[65]),
      .profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_read_data_inc_en(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_top_read_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_write_data_inc_en(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_top_write_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_read_burst_count_en(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_top_read_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_write_burst_count_en(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_top_write_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_read_data_inc_en(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_top_read_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_write_data_inc_en(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_top_write_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_read_burst_count_en(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_top_read_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_write_burst_count_en(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_top_write_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_read_data_inc_en(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_top_read_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_write_data_inc_en(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_top_write_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_read_burst_count_en(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_top_read_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_write_burst_count_en(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_top_write_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_read_data_inc_en(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_top_read_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_write_data_inc_en(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_top_write_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_read_burst_count_en(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_top_read_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_write_burst_count_en(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_top_write_burst_count_en)
   );

   assign kernel_irq = |kernel_irqs;
   // INST global_memory_tree0_inst0 of global_memory_tree0_mod
   global_memory_tree0_mod global_memory_tree0_inst0
   (
      .resetn(resetn),
      .clock(clock),
      .clock2x(clock2x),
      // AVM gmem0_DDR_mtree_avm
      .gmem0_DDR_mtree_avm_enable(gmem0_DDR_global_avm_enable),
      .gmem0_DDR_mtree_avm_read(gmem0_DDR_global_avm_read),
      .gmem0_DDR_mtree_avm_write(gmem0_DDR_global_avm_write),
      .gmem0_DDR_mtree_avm_address(gmem0_DDR_global_avm_address),
      .gmem0_DDR_mtree_avm_writedata(gmem0_DDR_global_avm_writedata),
      .gmem0_DDR_mtree_avm_byteenable(gmem0_DDR_global_avm_byteenable),
      .gmem0_DDR_mtree_avm_waitrequest(gmem0_DDR_global_avm_waitrequest),
      .gmem0_DDR_mtree_avm_readdata(gmem0_DDR_global_avm_readdata),
      .gmem0_DDR_mtree_avm_readdatavalid(gmem0_DDR_global_avm_readdatavalid),
      .gmem0_DDR_mtree_avm_burstcount(gmem0_DDR_global_avm_burstcount),
      .gmem0_DDR_mtree_avm_writeack(gmem0_DDR_global_avm_writeack),
      // AVM mtree_mem_gmem0_DDR_port_0_0_rw
      .mtree_mem_gmem0_DDR_port_0_0_rw_enable(avm_mem_gmem0_DDR_port_0_0_rw_enable),
      .mtree_mem_gmem0_DDR_port_0_0_rw_read(avm_mem_gmem0_DDR_port_0_0_rw_read),
      .mtree_mem_gmem0_DDR_port_0_0_rw_write(avm_mem_gmem0_DDR_port_0_0_rw_write),
      .mtree_mem_gmem0_DDR_port_0_0_rw_address(avm_mem_gmem0_DDR_port_0_0_rw_address),
      .mtree_mem_gmem0_DDR_port_0_0_rw_writedata(avm_mem_gmem0_DDR_port_0_0_rw_writedata),
      .mtree_mem_gmem0_DDR_port_0_0_rw_byteenable(avm_mem_gmem0_DDR_port_0_0_rw_byteenable),
      .mtree_mem_gmem0_DDR_port_0_0_rw_waitrequest(avm_mem_gmem0_DDR_port_0_0_rw_waitrequest),
      .mtree_mem_gmem0_DDR_port_0_0_rw_readdata(avm_mem_gmem0_DDR_port_0_0_rw_readdata),
      .mtree_mem_gmem0_DDR_port_0_0_rw_readdatavalid(avm_mem_gmem0_DDR_port_0_0_rw_readdatavalid),
      .mtree_mem_gmem0_DDR_port_0_0_rw_burstcount(avm_mem_gmem0_DDR_port_0_0_rw_burstcount),
      .mtree_mem_gmem0_DDR_port_0_0_rw_writeack(avm_mem_gmem0_DDR_port_0_0_rw_writeack),
      // AVM mtree_mem_gmem0_DDR_port_1_0_rw
      .mtree_mem_gmem0_DDR_port_1_0_rw_enable(avm_mem_gmem0_DDR_port_1_0_rw_enable),
      .mtree_mem_gmem0_DDR_port_1_0_rw_read(avm_mem_gmem0_DDR_port_1_0_rw_read),
      .mtree_mem_gmem0_DDR_port_1_0_rw_write(avm_mem_gmem0_DDR_port_1_0_rw_write),
      .mtree_mem_gmem0_DDR_port_1_0_rw_address(avm_mem_gmem0_DDR_port_1_0_rw_address),
      .mtree_mem_gmem0_DDR_port_1_0_rw_writedata(avm_mem_gmem0_DDR_port_1_0_rw_writedata),
      .mtree_mem_gmem0_DDR_port_1_0_rw_byteenable(avm_mem_gmem0_DDR_port_1_0_rw_byteenable),
      .mtree_mem_gmem0_DDR_port_1_0_rw_waitrequest(avm_mem_gmem0_DDR_port_1_0_rw_waitrequest),
      .mtree_mem_gmem0_DDR_port_1_0_rw_readdata(avm_mem_gmem0_DDR_port_1_0_rw_readdata),
      .mtree_mem_gmem0_DDR_port_1_0_rw_readdatavalid(avm_mem_gmem0_DDR_port_1_0_rw_readdatavalid),
      .mtree_mem_gmem0_DDR_port_1_0_rw_burstcount(avm_mem_gmem0_DDR_port_1_0_rw_burstcount),
      .mtree_mem_gmem0_DDR_port_1_0_rw_writeack(avm_mem_gmem0_DDR_port_1_0_rw_writeack),
      // AVM mtree_mem_gmem0_DDR_port_2_0_rw
      .mtree_mem_gmem0_DDR_port_2_0_rw_enable(avm_mem_gmem0_DDR_port_2_0_rw_enable),
      .mtree_mem_gmem0_DDR_port_2_0_rw_read(avm_mem_gmem0_DDR_port_2_0_rw_read),
      .mtree_mem_gmem0_DDR_port_2_0_rw_write(avm_mem_gmem0_DDR_port_2_0_rw_write),
      .mtree_mem_gmem0_DDR_port_2_0_rw_address(avm_mem_gmem0_DDR_port_2_0_rw_address),
      .mtree_mem_gmem0_DDR_port_2_0_rw_writedata(avm_mem_gmem0_DDR_port_2_0_rw_writedata),
      .mtree_mem_gmem0_DDR_port_2_0_rw_byteenable(avm_mem_gmem0_DDR_port_2_0_rw_byteenable),
      .mtree_mem_gmem0_DDR_port_2_0_rw_waitrequest(avm_mem_gmem0_DDR_port_2_0_rw_waitrequest),
      .mtree_mem_gmem0_DDR_port_2_0_rw_readdata(avm_mem_gmem0_DDR_port_2_0_rw_readdata),
      .mtree_mem_gmem0_DDR_port_2_0_rw_readdatavalid(avm_mem_gmem0_DDR_port_2_0_rw_readdatavalid),
      .mtree_mem_gmem0_DDR_port_2_0_rw_burstcount(avm_mem_gmem0_DDR_port_2_0_rw_burstcount),
      .mtree_mem_gmem0_DDR_port_2_0_rw_writeack(avm_mem_gmem0_DDR_port_2_0_rw_writeack),
      // AVM mtree_mem_gmem0_DDR_port_3_0_rw
      .mtree_mem_gmem0_DDR_port_3_0_rw_enable(avm_mem_gmem0_DDR_port_3_0_rw_enable),
      .mtree_mem_gmem0_DDR_port_3_0_rw_read(avm_mem_gmem0_DDR_port_3_0_rw_read),
      .mtree_mem_gmem0_DDR_port_3_0_rw_write(avm_mem_gmem0_DDR_port_3_0_rw_write),
      .mtree_mem_gmem0_DDR_port_3_0_rw_address(avm_mem_gmem0_DDR_port_3_0_rw_address),
      .mtree_mem_gmem0_DDR_port_3_0_rw_writedata(avm_mem_gmem0_DDR_port_3_0_rw_writedata),
      .mtree_mem_gmem0_DDR_port_3_0_rw_byteenable(avm_mem_gmem0_DDR_port_3_0_rw_byteenable),
      .mtree_mem_gmem0_DDR_port_3_0_rw_waitrequest(avm_mem_gmem0_DDR_port_3_0_rw_waitrequest),
      .mtree_mem_gmem0_DDR_port_3_0_rw_readdata(avm_mem_gmem0_DDR_port_3_0_rw_readdata),
      .mtree_mem_gmem0_DDR_port_3_0_rw_readdatavalid(avm_mem_gmem0_DDR_port_3_0_rw_readdatavalid),
      .mtree_mem_gmem0_DDR_port_3_0_rw_burstcount(avm_mem_gmem0_DDR_port_3_0_rw_burstcount),
      .mtree_mem_gmem0_DDR_port_3_0_rw_writeack(avm_mem_gmem0_DDR_port_3_0_rw_writeack)
   );

   // INST mem_profiler_DDR_bank0_port0_kernel0 of acl_profiler_external_memory
   acl_profiler_external_memory
   #(
      .BURSTCOUNT_WIDTH(5),
      .ASYNC_RESET(0),
      .SYNCHRONIZE_RESET(1)
   )
   mem_profiler_DDR_bank0_port0_kernel0
   (
      .clk(clock),
      .resetn(resetn),
      .burstcount_in(mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_burstcount),
      .readdatavalid_in(mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_readdatavalid),
      .write_in(mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_write),
      .read_in(mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_read),
      .waitrequest_in(mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_waitrequest),
      .read_count_enable_out(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_top_read_data_inc_en),
      .write_count_enable_out(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_top_write_data_inc_en),
      .read_burst_count_enable_out(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_top_read_burst_count_en),
      .write_burst_count_enable_out(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_top_write_burst_count_en),
      .read_burst_count_dup_enable_out(),
      .write_burst_count_dup_enable_out(),
      .read_burst_count_value_out(),
      .write_burst_count_value_out()
   );

   assign mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_readdatavalid = 'b0;
   assign mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_write = 'b0;
   assign mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_read = 'b0;
   assign mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_burstcount = 'b0;
   assign mem_profiler_DDR_bank0_port0_kernel0_zeroed_avm_sg_waitrequest = 'b0;
   // INST mem_profiler_DDR_bank1_port0_kernel0 of acl_profiler_external_memory
   acl_profiler_external_memory
   #(
      .BURSTCOUNT_WIDTH(5),
      .ASYNC_RESET(0),
      .SYNCHRONIZE_RESET(1)
   )
   mem_profiler_DDR_bank1_port0_kernel0
   (
      .clk(clock),
      .resetn(resetn),
      .burstcount_in(mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_burstcount),
      .readdatavalid_in(mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_readdatavalid),
      .write_in(mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_write),
      .read_in(mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_read),
      .waitrequest_in(mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_waitrequest),
      .read_count_enable_out(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_top_read_data_inc_en),
      .write_count_enable_out(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_top_write_data_inc_en),
      .read_burst_count_enable_out(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_top_read_burst_count_en),
      .write_burst_count_enable_out(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_top_write_burst_count_en),
      .read_burst_count_dup_enable_out(),
      .write_burst_count_dup_enable_out(),
      .read_burst_count_value_out(),
      .write_burst_count_value_out()
   );

   assign mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_readdatavalid = 'b0;
   assign mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_write = 'b0;
   assign mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_read = 'b0;
   assign mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_burstcount = 'b0;
   assign mem_profiler_DDR_bank1_port0_kernel0_zeroed_avm_sg_waitrequest = 'b0;
   // INST mem_profiler_DDR_bank2_port0_kernel0 of acl_profiler_external_memory
   acl_profiler_external_memory
   #(
      .BURSTCOUNT_WIDTH(5),
      .ASYNC_RESET(0),
      .SYNCHRONIZE_RESET(1)
   )
   mem_profiler_DDR_bank2_port0_kernel0
   (
      .clk(clock),
      .resetn(resetn),
      .burstcount_in(mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_burstcount),
      .readdatavalid_in(mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_readdatavalid),
      .write_in(mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_write),
      .read_in(mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_read),
      .waitrequest_in(mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_waitrequest),
      .read_count_enable_out(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_top_read_data_inc_en),
      .write_count_enable_out(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_top_write_data_inc_en),
      .read_burst_count_enable_out(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_top_read_burst_count_en),
      .write_burst_count_enable_out(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_top_write_burst_count_en),
      .read_burst_count_dup_enable_out(),
      .write_burst_count_dup_enable_out(),
      .read_burst_count_value_out(),
      .write_burst_count_value_out()
   );

   assign mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_readdatavalid = 'b0;
   assign mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_write = 'b0;
   assign mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_read = 'b0;
   assign mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_burstcount = 'b0;
   assign mem_profiler_DDR_bank2_port0_kernel0_zeroed_avm_sg_waitrequest = 'b0;
   // INST mem_profiler_DDR_bank3_port0_kernel0 of acl_profiler_external_memory
   acl_profiler_external_memory
   #(
      .BURSTCOUNT_WIDTH(5),
      .ASYNC_RESET(0),
      .SYNCHRONIZE_RESET(1)
   )
   mem_profiler_DDR_bank3_port0_kernel0
   (
      .clk(clock),
      .resetn(resetn),
      .burstcount_in(mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_burstcount),
      .readdatavalid_in(mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_readdatavalid),
      .write_in(mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_write),
      .read_in(mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_read),
      .waitrequest_in(mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_waitrequest),
      .read_count_enable_out(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_top_read_data_inc_en),
      .write_count_enable_out(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_top_write_data_inc_en),
      .read_burst_count_enable_out(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_top_read_burst_count_en),
      .write_burst_count_enable_out(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_top_write_burst_count_en),
      .read_burst_count_dup_enable_out(),
      .write_burst_count_dup_enable_out(),
      .read_burst_count_value_out(),
      .write_burst_count_value_out()
   );

   assign mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_readdatavalid = 'b0;
   assign mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_write = 'b0;
   assign mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_read = 'b0;
   assign mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_burstcount = 'b0;
   assign mem_profiler_DDR_bank3_port0_kernel0_zeroed_avm_sg_waitrequest = 'b0;
   // INST cra_ring_wrapper_inst of cra_ring_wrapper
   cra_ring_wrapper cra_ring_wrapper_inst
   (
      .clock(clock),
      .resetn(resetn),
      // AVS cra_ring_root_avs
      .cra_ring_root_avs_enable(cra_ring_root_avs_enable),
      .cra_ring_root_avs_read(cra_ring_root_avs_read),
      .cra_ring_root_avs_write(cra_ring_root_avs_write),
      .cra_ring_root_avs_address(cra_ring_root_avs_address),
      .cra_ring_root_avs_writedata(cra_ring_root_avs_writedata),
      .cra_ring_root_avs_byteenable(cra_ring_root_avs_byteenable),
      .cra_ring_root_avs_waitrequest(cra_ring_root_avs_waitrequest),
      .cra_ring_root_avs_readdata(cra_ring_root_avs_readdata),
      .cra_ring_root_avs_readdatavalid(cra_ring_root_avs_readdatavalid),
      // AVM cra_ring_avm_0
      .cra_ring_avm_0_enable(cra_ring_node_avm_wire_0_enable),
      .cra_ring_avm_0_read(cra_ring_node_avm_wire_0_read),
      .cra_ring_avm_0_write(cra_ring_node_avm_wire_0_write),
      .cra_ring_avm_0_address(cra_ring_node_avm_wire_0_address),
      .cra_ring_avm_0_writedata(cra_ring_node_avm_wire_0_writedata),
      .cra_ring_avm_0_byteenable(cra_ring_node_avm_wire_0_byteenable),
      .cra_ring_avm_0_readdata(cra_ring_node_avm_wire_0_readdata),
      .cra_ring_avm_0_readdatavalid(cra_ring_node_avm_wire_0_readdatavalid),
      .cra_ring_avm_0_burstcount(cra_ring_node_avm_wire_0_burstcount)
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE cnn_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module cnn_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_cnn,
   // AVS avs_cnn_cra
   input logic avs_cnn_cra_enable,
   input logic avs_cnn_cra_read,
   input logic avs_cnn_cra_write,
   input logic [4:0] avs_cnn_cra_address,
   input logic [63:0] avs_cnn_cra_writedata,
   input logic [7:0] avs_cnn_cra_byteenable,
   output logic [63:0] avs_cnn_cra_readdata,
   output logic avs_cnn_cra_readdatavalid,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_writeack,
   // AVM cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_enable,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_read,
   output logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_write,
   output logic [34:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_address,
   output logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_writedata,
   output logic [63:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_byteenable,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_waitrequest,
   input logic [511:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_readdata,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_readdatavalid,
   output logic [4:0] cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_burstcount,
   input logic cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_writeack,
   // AVM cnn_0_avm_unnamed_cnn175
   output logic cnn_0_avm_unnamed_cnn175_enable,
   output logic cnn_0_avm_unnamed_cnn175_read,
   output logic cnn_0_avm_unnamed_cnn175_write,
   output logic [34:0] cnn_0_avm_unnamed_cnn175_address,
   output logic [511:0] cnn_0_avm_unnamed_cnn175_writedata,
   output logic [63:0] cnn_0_avm_unnamed_cnn175_byteenable,
   input logic cnn_0_avm_unnamed_cnn175_waitrequest,
   input logic [511:0] cnn_0_avm_unnamed_cnn175_readdata,
   input logic cnn_0_avm_unnamed_cnn175_readdatavalid,
   output logic [4:0] cnn_0_avm_unnamed_cnn175_burstcount,
   input logic cnn_0_avm_unnamed_cnn175_writeack,
   input logic profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_read_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_write_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_read_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_write_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_read_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_write_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_read_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_write_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_read_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_write_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_read_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_write_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_read_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_write_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_read_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_write_burst_count_en
);
   logic cnn_start;
   logic [0:0] cnn_start_chain;
   logic [0:0] cnn_start_kernel_copy;
   logic [0:0] cnn_start_task_fd;
   logic [0:0] cnn_start_finish_element;
   logic cnn_finish;
   logic [0:0] cnn_finish_kernel_copy;
   logic [0:0] cnn_finish_chain;
   logic [31:0] cnn_global_size [2:0];
   logic [31:0] cnn_num_groups [2:0];
   logic [31:0] cnn_local_size [2:0];
   logic [31:0] cnn_global_offset [2:0];
   logic [31:0] cnn_work_dim;
   logic [31:0] cnn_wg_size;
   logic [0:0] cnn_wg_disp_stall_in;
   logic [0:0] cnn_wg_disp_stall_in_lookahead;
   logic [0:0] cnn_wg_disp_valid_out;
   logic cnn_wg_disp_start_out;
   logic [31:0] cnn_wg_disp_group_id_out [2:0];
   logic [31:0] cnn_wg_disp_global_id_base_out [2:0];
   logic cnn_wg_disp_dispatched_all_groups;
   logic [31:0] cnn_global_id [1][2:0];
   logic [31:0] cnn_local_id [1][2:0];
   logic [31:0] cnn_group_id [1][2:0];
   logic [0:0] cnn_pending_write;
   logic [0:0] cnn_lsu_active;
   logic [0:0] cnn_valid_in;
   logic [0:0] cnn_valid_out;
   logic [0:0] cnn_stall_in;
   logic [0:0] cnn_stall_out;
   logic cnn_cra_pending_write;
   logic cnn_cra_lsu_active;
   logic cnn_cra_valid_in;
   logic cnn_resetn_delayed;
   logic [319:0] cnn_kernel_arguments;
   logic [63:0] cnn_profile_data [2];
   logic cnn_profile_shift;
   logic cnn_profile_reset_n;
   logic cnn_profile_enable;

   assign cnn_start_chain[0] = cnn_start;
   assign cnn_finish_chain[0] = 1'b1;
   assign cnn_cra_pending_write = |cnn_pending_write;
   assign cnn_cra_lsu_active = |cnn_lsu_active;
   assign cnn_cra_valid_in = |cnn_valid_in;
   assign cnn_stall_in = 0;
   // INST cnn_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(0),
      .SYNCHRONIZE_RESET(1),
      .HYPER_PIPELINE(1)
   )
   cnn_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(cnn_start),
      .num_groups(cnn_num_groups),
      .local_size(cnn_local_size),
      .stall_in(cnn_wg_disp_stall_in),
      .stall_in_lookahead(cnn_wg_disp_stall_in_lookahead),
      .valid_out(cnn_wg_disp_valid_out),
      .group_id_out(cnn_wg_disp_group_id_out),
      .global_id_base_out(cnn_wg_disp_global_id_base_out),
      .start_out(cnn_wg_disp_start_out),
      .dispatched_all_groups(cnn_wg_disp_dispatched_all_groups)
   );

   // INST cnn_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(16),
      .ASYNC_RESET(0),
      .SYNCHRONIZE_RESET(1),
      .HYPER_PIPELINE(1)
   )
   cnn_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(cnn_start),
      .wg_size(cnn_wg_size),
      .wg_dispatch_valid_out(cnn_wg_disp_valid_out),
      .wg_dispatch_stall_in(cnn_wg_disp_stall_in),
      .dispatched_all_groups(cnn_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(cnn_valid_out),
      .kernel_copy_stall_in(cnn_stall_in),
      .pending_writes(cnn_cra_pending_write),
      .finish(cnn_finish)
   );

   // INST cnn_cra_slave_inst of cnn_function_cra_slave
   cnn_function_cra_slave cnn_cra_slave_inst
   (
      .clock(clock),
      .resetn(cnn_resetn_delayed),
      .start(cnn_start),
      .finish(cnn_finish),
      .global_offset_0(cnn_global_offset[0]),
      .global_offset_1(cnn_global_offset[1]),
      .global_offset_2(cnn_global_offset[2]),
      .work_dim(cnn_work_dim),
      .has_a_lsu_active(cnn_cra_lsu_active),
      .has_a_write_pending(cnn_cra_pending_write),
      .valid_in(cnn_cra_valid_in),
      .global_size_0(cnn_global_size[0]),
      .global_size_1(cnn_global_size[1]),
      .global_size_2(cnn_global_size[2]),
      .num_groups_0(cnn_num_groups[0]),
      .num_groups_1(cnn_num_groups[1]),
      .num_groups_2(cnn_num_groups[2]),
      .local_size_0(cnn_local_size[0]),
      .local_size_1(cnn_local_size[1]),
      .local_size_2(cnn_local_size[2]),
      .workgroup_size(cnn_wg_size),
      .kernel_arguments(cnn_kernel_arguments),
      .cra_irq(cra_irq_cnn),
      // AVS avs_cra
      .avs_cra_enable(avs_cnn_cra_enable),
      .avs_cra_read(avs_cnn_cra_read),
      .avs_cra_write(avs_cnn_cra_write),
      .avs_cra_address(avs_cnn_cra_address),
      .avs_cra_writedata(avs_cnn_cra_writedata),
      .avs_cra_byteenable(avs_cnn_cra_byteenable),
      .avs_cra_readdata(avs_cnn_cra_readdata),
      .avs_cra_readdatavalid(avs_cnn_cra_readdatavalid),
      .profile_data_wire(cnn_profile_data[0]),
      .profile_shift(cnn_profile_shift),
      .profile_reset_n(cnn_profile_reset_n),
      .profile_enable(cnn_profile_enable)
   );

   // INST cnn_cra_slave_reset_delay_inst of acl_reset_handler
   acl_reset_handler
   #(
      .ASYNC_RESET(0),
      .SYNCHRONIZE_ACLRN(1),
      .USE_SYNCHRONIZER(1),
      .PULSE_EXTENSION(0),
      .PIPE_DEPTH(10),
      .NUM_COPIES(1)
   )
   cnn_cra_slave_reset_delay_inst
   (
      .clk(clock),
      .i_resetn(resetn),
      .o_aclrn(),
      .o_sclrn(cnn_resetn_delayed),
      .o_resetn_synchronized()
   );

   // INST cnn_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(0),
      .ASYNC_RESET(0),
      .SYNCHRONIZE_RESET(1),
      .HYPER_PIPELINE(1)
   )
   cnn_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(cnn_wg_disp_start_out),
      .valid_in(cnn_wg_disp_valid_out[0]),
      .stall_out(cnn_wg_disp_stall_in[0]),
      .stall_out_lookahead(cnn_wg_disp_stall_in_lookahead[0]),
      .stall_in(cnn_stall_out[0]),
      .valid_out(cnn_valid_in[0]),
      .group_id_in(cnn_wg_disp_group_id_out),
      .global_id_base_in(cnn_wg_disp_global_id_base_out),
      .local_size(cnn_local_size),
      .global_size(cnn_global_size),
      .local_id(cnn_local_id[0]),
      .global_id(cnn_global_id[0]),
      .group_id(cnn_group_id[0])
   );

   // INST cnn_inst_0 of cnn_top_wrapper_0
   cnn_top_wrapper_0 cnn_inst_0
   (
      .start(cnn_start_kernel_copy[0]),
      .kernel_arguments(cnn_kernel_arguments),
      .work_dim(cnn_work_dim),
      .global_offset(cnn_global_offset),
      .kernel_valid_out(cnn_valid_out[0]),
      .has_a_write_pending(cnn_pending_write[0]),
      .has_a_lsu_active(cnn_lsu_active[0]),
      .global_id(cnn_global_id[0]),
      .local_id(cnn_local_id[0]),
      .group_id(cnn_group_id[0]),
      .global_size(cnn_global_size),
      .local_size(cnn_local_size),
      .num_groups(cnn_num_groups),
      .workgroup_size(cnn_wg_size),
      .kernel_stall_out(cnn_stall_out[0]),
      .kernel_valid_in(cnn_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_0
      .avm_memcoalesce_load_cnn_fpgaunique_0_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_0_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_read),
      .avm_memcoalesce_load_cnn_fpgaunique_0_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_write),
      .avm_memcoalesce_load_cnn_fpgaunique_0_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_address),
      .avm_memcoalesce_load_cnn_fpgaunique_0_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_0_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_0_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_0_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_0_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_0_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_0_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_0_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_1
      .avm_memcoalesce_load_cnn_fpgaunique_1_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_1_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_read),
      .avm_memcoalesce_load_cnn_fpgaunique_1_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_write),
      .avm_memcoalesce_load_cnn_fpgaunique_1_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_address),
      .avm_memcoalesce_load_cnn_fpgaunique_1_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_1_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_1_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_1_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_1_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_1_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_1_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_1_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_10
      .avm_memcoalesce_load_cnn_fpgaunique_10_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_10_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_read),
      .avm_memcoalesce_load_cnn_fpgaunique_10_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_write),
      .avm_memcoalesce_load_cnn_fpgaunique_10_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_address),
      .avm_memcoalesce_load_cnn_fpgaunique_10_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_10_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_10_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_10_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_10_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_10_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_10_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_10_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_11
      .avm_memcoalesce_load_cnn_fpgaunique_11_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_11_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_read),
      .avm_memcoalesce_load_cnn_fpgaunique_11_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_write),
      .avm_memcoalesce_load_cnn_fpgaunique_11_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_address),
      .avm_memcoalesce_load_cnn_fpgaunique_11_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_11_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_11_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_11_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_11_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_11_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_11_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_11_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_12
      .avm_memcoalesce_load_cnn_fpgaunique_12_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_12_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_read),
      .avm_memcoalesce_load_cnn_fpgaunique_12_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_write),
      .avm_memcoalesce_load_cnn_fpgaunique_12_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_address),
      .avm_memcoalesce_load_cnn_fpgaunique_12_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_12_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_12_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_12_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_12_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_12_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_12_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_12_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_13
      .avm_memcoalesce_load_cnn_fpgaunique_13_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_13_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_read),
      .avm_memcoalesce_load_cnn_fpgaunique_13_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_write),
      .avm_memcoalesce_load_cnn_fpgaunique_13_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_address),
      .avm_memcoalesce_load_cnn_fpgaunique_13_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_13_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_13_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_13_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_13_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_13_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_13_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_13_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_14
      .avm_memcoalesce_load_cnn_fpgaunique_14_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_14_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_read),
      .avm_memcoalesce_load_cnn_fpgaunique_14_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_write),
      .avm_memcoalesce_load_cnn_fpgaunique_14_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_address),
      .avm_memcoalesce_load_cnn_fpgaunique_14_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_14_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_14_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_14_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_14_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_14_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_14_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_14_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_15
      .avm_memcoalesce_load_cnn_fpgaunique_15_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_15_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_read),
      .avm_memcoalesce_load_cnn_fpgaunique_15_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_write),
      .avm_memcoalesce_load_cnn_fpgaunique_15_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_address),
      .avm_memcoalesce_load_cnn_fpgaunique_15_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_15_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_15_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_15_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_15_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_15_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_15_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_15_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_16
      .avm_memcoalesce_load_cnn_fpgaunique_16_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_16_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_read),
      .avm_memcoalesce_load_cnn_fpgaunique_16_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_write),
      .avm_memcoalesce_load_cnn_fpgaunique_16_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_address),
      .avm_memcoalesce_load_cnn_fpgaunique_16_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_16_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_16_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_16_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_16_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_16_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_16_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_16_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_17
      .avm_memcoalesce_load_cnn_fpgaunique_17_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_17_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_read),
      .avm_memcoalesce_load_cnn_fpgaunique_17_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_write),
      .avm_memcoalesce_load_cnn_fpgaunique_17_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_address),
      .avm_memcoalesce_load_cnn_fpgaunique_17_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_17_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_17_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_17_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_17_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_17_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_17_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_17_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_18
      .avm_memcoalesce_load_cnn_fpgaunique_18_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_18_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_read),
      .avm_memcoalesce_load_cnn_fpgaunique_18_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_write),
      .avm_memcoalesce_load_cnn_fpgaunique_18_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_address),
      .avm_memcoalesce_load_cnn_fpgaunique_18_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_18_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_18_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_18_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_18_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_18_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_18_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_18_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_19
      .avm_memcoalesce_load_cnn_fpgaunique_19_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_19_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_read),
      .avm_memcoalesce_load_cnn_fpgaunique_19_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_write),
      .avm_memcoalesce_load_cnn_fpgaunique_19_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_address),
      .avm_memcoalesce_load_cnn_fpgaunique_19_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_19_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_19_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_19_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_19_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_19_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_19_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_19_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_2
      .avm_memcoalesce_load_cnn_fpgaunique_2_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_2_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_read),
      .avm_memcoalesce_load_cnn_fpgaunique_2_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_write),
      .avm_memcoalesce_load_cnn_fpgaunique_2_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_address),
      .avm_memcoalesce_load_cnn_fpgaunique_2_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_2_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_2_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_2_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_2_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_2_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_2_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_2_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_20
      .avm_memcoalesce_load_cnn_fpgaunique_20_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_20_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_read),
      .avm_memcoalesce_load_cnn_fpgaunique_20_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_write),
      .avm_memcoalesce_load_cnn_fpgaunique_20_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_address),
      .avm_memcoalesce_load_cnn_fpgaunique_20_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_20_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_20_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_20_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_20_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_20_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_20_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_20_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_21
      .avm_memcoalesce_load_cnn_fpgaunique_21_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_21_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_read),
      .avm_memcoalesce_load_cnn_fpgaunique_21_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_write),
      .avm_memcoalesce_load_cnn_fpgaunique_21_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_address),
      .avm_memcoalesce_load_cnn_fpgaunique_21_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_21_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_21_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_21_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_21_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_21_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_21_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_21_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_22
      .avm_memcoalesce_load_cnn_fpgaunique_22_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_22_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_read),
      .avm_memcoalesce_load_cnn_fpgaunique_22_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_write),
      .avm_memcoalesce_load_cnn_fpgaunique_22_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_address),
      .avm_memcoalesce_load_cnn_fpgaunique_22_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_22_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_22_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_22_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_22_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_22_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_22_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_22_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_23
      .avm_memcoalesce_load_cnn_fpgaunique_23_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_23_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_read),
      .avm_memcoalesce_load_cnn_fpgaunique_23_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_write),
      .avm_memcoalesce_load_cnn_fpgaunique_23_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_address),
      .avm_memcoalesce_load_cnn_fpgaunique_23_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_23_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_23_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_23_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_23_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_23_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_23_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_23_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_24
      .avm_memcoalesce_load_cnn_fpgaunique_24_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_24_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_read),
      .avm_memcoalesce_load_cnn_fpgaunique_24_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_write),
      .avm_memcoalesce_load_cnn_fpgaunique_24_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_address),
      .avm_memcoalesce_load_cnn_fpgaunique_24_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_24_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_24_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_24_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_24_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_24_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_24_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_24_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_25
      .avm_memcoalesce_load_cnn_fpgaunique_25_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_25_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_read),
      .avm_memcoalesce_load_cnn_fpgaunique_25_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_write),
      .avm_memcoalesce_load_cnn_fpgaunique_25_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_address),
      .avm_memcoalesce_load_cnn_fpgaunique_25_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_25_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_25_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_25_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_25_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_25_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_25_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_25_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_26
      .avm_memcoalesce_load_cnn_fpgaunique_26_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_26_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_read),
      .avm_memcoalesce_load_cnn_fpgaunique_26_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_write),
      .avm_memcoalesce_load_cnn_fpgaunique_26_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_address),
      .avm_memcoalesce_load_cnn_fpgaunique_26_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_26_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_26_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_26_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_26_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_26_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_26_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_26_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_27
      .avm_memcoalesce_load_cnn_fpgaunique_27_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_27_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_read),
      .avm_memcoalesce_load_cnn_fpgaunique_27_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_write),
      .avm_memcoalesce_load_cnn_fpgaunique_27_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_address),
      .avm_memcoalesce_load_cnn_fpgaunique_27_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_27_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_27_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_27_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_27_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_27_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_27_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_27_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_28
      .avm_memcoalesce_load_cnn_fpgaunique_28_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_28_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_read),
      .avm_memcoalesce_load_cnn_fpgaunique_28_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_write),
      .avm_memcoalesce_load_cnn_fpgaunique_28_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_address),
      .avm_memcoalesce_load_cnn_fpgaunique_28_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_28_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_28_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_28_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_28_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_28_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_28_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_28_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_29
      .avm_memcoalesce_load_cnn_fpgaunique_29_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_29_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_read),
      .avm_memcoalesce_load_cnn_fpgaunique_29_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_write),
      .avm_memcoalesce_load_cnn_fpgaunique_29_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_address),
      .avm_memcoalesce_load_cnn_fpgaunique_29_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_29_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_29_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_29_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_29_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_29_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_29_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_29_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_3
      .avm_memcoalesce_load_cnn_fpgaunique_3_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_3_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_read),
      .avm_memcoalesce_load_cnn_fpgaunique_3_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_write),
      .avm_memcoalesce_load_cnn_fpgaunique_3_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_address),
      .avm_memcoalesce_load_cnn_fpgaunique_3_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_3_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_3_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_3_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_3_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_3_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_3_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_3_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_30
      .avm_memcoalesce_load_cnn_fpgaunique_30_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_30_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_read),
      .avm_memcoalesce_load_cnn_fpgaunique_30_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_write),
      .avm_memcoalesce_load_cnn_fpgaunique_30_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_address),
      .avm_memcoalesce_load_cnn_fpgaunique_30_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_30_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_30_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_30_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_30_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_30_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_30_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_30_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_31
      .avm_memcoalesce_load_cnn_fpgaunique_31_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_31_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_read),
      .avm_memcoalesce_load_cnn_fpgaunique_31_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_write),
      .avm_memcoalesce_load_cnn_fpgaunique_31_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_address),
      .avm_memcoalesce_load_cnn_fpgaunique_31_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_31_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_31_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_31_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_31_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_31_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_31_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_31_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_32
      .avm_memcoalesce_load_cnn_fpgaunique_32_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_32_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_read),
      .avm_memcoalesce_load_cnn_fpgaunique_32_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_write),
      .avm_memcoalesce_load_cnn_fpgaunique_32_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_address),
      .avm_memcoalesce_load_cnn_fpgaunique_32_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_32_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_32_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_32_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_32_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_32_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_32_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_32_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_33
      .avm_memcoalesce_load_cnn_fpgaunique_33_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_33_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_read),
      .avm_memcoalesce_load_cnn_fpgaunique_33_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_write),
      .avm_memcoalesce_load_cnn_fpgaunique_33_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_address),
      .avm_memcoalesce_load_cnn_fpgaunique_33_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_33_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_33_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_33_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_33_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_33_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_33_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_33_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_34
      .avm_memcoalesce_load_cnn_fpgaunique_34_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_34_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_read),
      .avm_memcoalesce_load_cnn_fpgaunique_34_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_write),
      .avm_memcoalesce_load_cnn_fpgaunique_34_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_address),
      .avm_memcoalesce_load_cnn_fpgaunique_34_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_34_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_34_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_34_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_34_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_34_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_34_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_34_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_35
      .avm_memcoalesce_load_cnn_fpgaunique_35_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_35_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_read),
      .avm_memcoalesce_load_cnn_fpgaunique_35_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_write),
      .avm_memcoalesce_load_cnn_fpgaunique_35_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_address),
      .avm_memcoalesce_load_cnn_fpgaunique_35_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_35_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_35_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_35_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_35_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_35_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_35_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_35_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_36
      .avm_memcoalesce_load_cnn_fpgaunique_36_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_36_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_read),
      .avm_memcoalesce_load_cnn_fpgaunique_36_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_write),
      .avm_memcoalesce_load_cnn_fpgaunique_36_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_address),
      .avm_memcoalesce_load_cnn_fpgaunique_36_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_36_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_36_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_36_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_36_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_36_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_36_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_36_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_37
      .avm_memcoalesce_load_cnn_fpgaunique_37_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_37_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_read),
      .avm_memcoalesce_load_cnn_fpgaunique_37_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_write),
      .avm_memcoalesce_load_cnn_fpgaunique_37_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_address),
      .avm_memcoalesce_load_cnn_fpgaunique_37_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_37_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_37_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_37_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_37_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_37_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_37_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_37_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_38
      .avm_memcoalesce_load_cnn_fpgaunique_38_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_38_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_read),
      .avm_memcoalesce_load_cnn_fpgaunique_38_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_write),
      .avm_memcoalesce_load_cnn_fpgaunique_38_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_address),
      .avm_memcoalesce_load_cnn_fpgaunique_38_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_38_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_38_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_38_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_38_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_38_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_38_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_38_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_39
      .avm_memcoalesce_load_cnn_fpgaunique_39_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_39_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_read),
      .avm_memcoalesce_load_cnn_fpgaunique_39_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_write),
      .avm_memcoalesce_load_cnn_fpgaunique_39_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_address),
      .avm_memcoalesce_load_cnn_fpgaunique_39_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_39_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_39_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_39_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_39_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_39_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_39_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_39_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_4
      .avm_memcoalesce_load_cnn_fpgaunique_4_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_4_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_read),
      .avm_memcoalesce_load_cnn_fpgaunique_4_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_write),
      .avm_memcoalesce_load_cnn_fpgaunique_4_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_address),
      .avm_memcoalesce_load_cnn_fpgaunique_4_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_4_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_4_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_4_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_4_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_4_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_4_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_4_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_40
      .avm_memcoalesce_load_cnn_fpgaunique_40_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_40_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_read),
      .avm_memcoalesce_load_cnn_fpgaunique_40_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_write),
      .avm_memcoalesce_load_cnn_fpgaunique_40_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_address),
      .avm_memcoalesce_load_cnn_fpgaunique_40_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_40_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_40_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_40_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_40_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_40_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_40_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_40_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_41
      .avm_memcoalesce_load_cnn_fpgaunique_41_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_41_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_read),
      .avm_memcoalesce_load_cnn_fpgaunique_41_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_write),
      .avm_memcoalesce_load_cnn_fpgaunique_41_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_address),
      .avm_memcoalesce_load_cnn_fpgaunique_41_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_41_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_41_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_41_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_41_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_41_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_41_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_41_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_42
      .avm_memcoalesce_load_cnn_fpgaunique_42_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_42_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_read),
      .avm_memcoalesce_load_cnn_fpgaunique_42_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_write),
      .avm_memcoalesce_load_cnn_fpgaunique_42_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_address),
      .avm_memcoalesce_load_cnn_fpgaunique_42_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_42_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_42_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_42_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_42_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_42_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_42_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_42_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_43
      .avm_memcoalesce_load_cnn_fpgaunique_43_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_43_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_read),
      .avm_memcoalesce_load_cnn_fpgaunique_43_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_write),
      .avm_memcoalesce_load_cnn_fpgaunique_43_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_address),
      .avm_memcoalesce_load_cnn_fpgaunique_43_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_43_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_43_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_43_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_43_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_43_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_43_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_43_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_44
      .avm_memcoalesce_load_cnn_fpgaunique_44_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_44_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_read),
      .avm_memcoalesce_load_cnn_fpgaunique_44_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_write),
      .avm_memcoalesce_load_cnn_fpgaunique_44_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_address),
      .avm_memcoalesce_load_cnn_fpgaunique_44_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_44_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_44_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_44_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_44_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_44_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_44_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_44_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_45
      .avm_memcoalesce_load_cnn_fpgaunique_45_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_45_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_read),
      .avm_memcoalesce_load_cnn_fpgaunique_45_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_write),
      .avm_memcoalesce_load_cnn_fpgaunique_45_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_address),
      .avm_memcoalesce_load_cnn_fpgaunique_45_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_45_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_45_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_45_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_45_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_45_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_45_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_45_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_46
      .avm_memcoalesce_load_cnn_fpgaunique_46_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_46_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_read),
      .avm_memcoalesce_load_cnn_fpgaunique_46_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_write),
      .avm_memcoalesce_load_cnn_fpgaunique_46_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_address),
      .avm_memcoalesce_load_cnn_fpgaunique_46_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_46_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_46_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_46_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_46_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_46_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_46_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_46_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_47
      .avm_memcoalesce_load_cnn_fpgaunique_47_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_47_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_read),
      .avm_memcoalesce_load_cnn_fpgaunique_47_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_write),
      .avm_memcoalesce_load_cnn_fpgaunique_47_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_address),
      .avm_memcoalesce_load_cnn_fpgaunique_47_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_47_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_47_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_47_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_47_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_47_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_47_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_47_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_48
      .avm_memcoalesce_load_cnn_fpgaunique_48_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_48_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_read),
      .avm_memcoalesce_load_cnn_fpgaunique_48_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_write),
      .avm_memcoalesce_load_cnn_fpgaunique_48_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_address),
      .avm_memcoalesce_load_cnn_fpgaunique_48_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_48_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_48_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_48_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_48_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_48_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_48_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_48_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_49
      .avm_memcoalesce_load_cnn_fpgaunique_49_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_49_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_read),
      .avm_memcoalesce_load_cnn_fpgaunique_49_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_write),
      .avm_memcoalesce_load_cnn_fpgaunique_49_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_address),
      .avm_memcoalesce_load_cnn_fpgaunique_49_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_49_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_49_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_49_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_49_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_49_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_49_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_49_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_5
      .avm_memcoalesce_load_cnn_fpgaunique_5_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_5_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_read),
      .avm_memcoalesce_load_cnn_fpgaunique_5_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_write),
      .avm_memcoalesce_load_cnn_fpgaunique_5_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_address),
      .avm_memcoalesce_load_cnn_fpgaunique_5_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_5_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_5_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_5_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_5_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_5_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_5_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_5_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_50
      .avm_memcoalesce_load_cnn_fpgaunique_50_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_50_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_read),
      .avm_memcoalesce_load_cnn_fpgaunique_50_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_write),
      .avm_memcoalesce_load_cnn_fpgaunique_50_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_address),
      .avm_memcoalesce_load_cnn_fpgaunique_50_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_50_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_50_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_50_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_50_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_50_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_50_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_50_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_51
      .avm_memcoalesce_load_cnn_fpgaunique_51_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_51_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_read),
      .avm_memcoalesce_load_cnn_fpgaunique_51_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_write),
      .avm_memcoalesce_load_cnn_fpgaunique_51_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_address),
      .avm_memcoalesce_load_cnn_fpgaunique_51_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_51_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_51_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_51_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_51_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_51_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_51_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_51_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_52
      .avm_memcoalesce_load_cnn_fpgaunique_52_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_52_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_read),
      .avm_memcoalesce_load_cnn_fpgaunique_52_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_write),
      .avm_memcoalesce_load_cnn_fpgaunique_52_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_address),
      .avm_memcoalesce_load_cnn_fpgaunique_52_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_52_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_52_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_52_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_52_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_52_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_52_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_52_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_53
      .avm_memcoalesce_load_cnn_fpgaunique_53_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_53_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_read),
      .avm_memcoalesce_load_cnn_fpgaunique_53_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_write),
      .avm_memcoalesce_load_cnn_fpgaunique_53_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_address),
      .avm_memcoalesce_load_cnn_fpgaunique_53_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_53_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_53_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_53_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_53_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_53_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_53_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_53_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_54
      .avm_memcoalesce_load_cnn_fpgaunique_54_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_54_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_read),
      .avm_memcoalesce_load_cnn_fpgaunique_54_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_write),
      .avm_memcoalesce_load_cnn_fpgaunique_54_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_address),
      .avm_memcoalesce_load_cnn_fpgaunique_54_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_54_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_54_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_54_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_54_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_54_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_54_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_54_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_55
      .avm_memcoalesce_load_cnn_fpgaunique_55_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_55_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_read),
      .avm_memcoalesce_load_cnn_fpgaunique_55_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_write),
      .avm_memcoalesce_load_cnn_fpgaunique_55_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_address),
      .avm_memcoalesce_load_cnn_fpgaunique_55_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_55_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_55_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_55_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_55_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_55_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_55_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_55_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_56
      .avm_memcoalesce_load_cnn_fpgaunique_56_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_56_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_read),
      .avm_memcoalesce_load_cnn_fpgaunique_56_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_write),
      .avm_memcoalesce_load_cnn_fpgaunique_56_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_address),
      .avm_memcoalesce_load_cnn_fpgaunique_56_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_56_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_56_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_56_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_56_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_56_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_56_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_56_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_57
      .avm_memcoalesce_load_cnn_fpgaunique_57_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_57_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_read),
      .avm_memcoalesce_load_cnn_fpgaunique_57_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_write),
      .avm_memcoalesce_load_cnn_fpgaunique_57_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_address),
      .avm_memcoalesce_load_cnn_fpgaunique_57_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_57_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_57_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_57_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_57_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_57_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_57_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_57_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_58
      .avm_memcoalesce_load_cnn_fpgaunique_58_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_58_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_read),
      .avm_memcoalesce_load_cnn_fpgaunique_58_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_write),
      .avm_memcoalesce_load_cnn_fpgaunique_58_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_address),
      .avm_memcoalesce_load_cnn_fpgaunique_58_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_58_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_58_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_58_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_58_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_58_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_58_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_58_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_59
      .avm_memcoalesce_load_cnn_fpgaunique_59_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_59_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_read),
      .avm_memcoalesce_load_cnn_fpgaunique_59_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_write),
      .avm_memcoalesce_load_cnn_fpgaunique_59_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_address),
      .avm_memcoalesce_load_cnn_fpgaunique_59_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_59_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_59_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_59_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_59_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_59_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_59_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_59_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_6
      .avm_memcoalesce_load_cnn_fpgaunique_6_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_6_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_read),
      .avm_memcoalesce_load_cnn_fpgaunique_6_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_write),
      .avm_memcoalesce_load_cnn_fpgaunique_6_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_address),
      .avm_memcoalesce_load_cnn_fpgaunique_6_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_6_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_6_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_6_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_6_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_6_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_6_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_6_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_60
      .avm_memcoalesce_load_cnn_fpgaunique_60_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_60_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_read),
      .avm_memcoalesce_load_cnn_fpgaunique_60_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_write),
      .avm_memcoalesce_load_cnn_fpgaunique_60_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_address),
      .avm_memcoalesce_load_cnn_fpgaunique_60_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_60_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_60_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_60_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_60_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_60_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_60_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_60_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_61
      .avm_memcoalesce_load_cnn_fpgaunique_61_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_61_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_read),
      .avm_memcoalesce_load_cnn_fpgaunique_61_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_write),
      .avm_memcoalesce_load_cnn_fpgaunique_61_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_address),
      .avm_memcoalesce_load_cnn_fpgaunique_61_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_61_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_61_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_61_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_61_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_61_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_61_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_61_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_62
      .avm_memcoalesce_load_cnn_fpgaunique_62_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_62_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_read),
      .avm_memcoalesce_load_cnn_fpgaunique_62_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_write),
      .avm_memcoalesce_load_cnn_fpgaunique_62_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_address),
      .avm_memcoalesce_load_cnn_fpgaunique_62_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_62_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_62_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_62_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_62_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_62_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_62_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_62_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_63
      .avm_memcoalesce_load_cnn_fpgaunique_63_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_63_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_read),
      .avm_memcoalesce_load_cnn_fpgaunique_63_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_write),
      .avm_memcoalesce_load_cnn_fpgaunique_63_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_address),
      .avm_memcoalesce_load_cnn_fpgaunique_63_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_63_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_63_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_63_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_63_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_63_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_63_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_63_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_64
      .avm_memcoalesce_load_cnn_fpgaunique_64_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_64_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_read),
      .avm_memcoalesce_load_cnn_fpgaunique_64_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_write),
      .avm_memcoalesce_load_cnn_fpgaunique_64_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_address),
      .avm_memcoalesce_load_cnn_fpgaunique_64_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_64_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_64_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_64_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_64_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_64_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_64_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_64_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_7
      .avm_memcoalesce_load_cnn_fpgaunique_7_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_7_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_read),
      .avm_memcoalesce_load_cnn_fpgaunique_7_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_write),
      .avm_memcoalesce_load_cnn_fpgaunique_7_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_address),
      .avm_memcoalesce_load_cnn_fpgaunique_7_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_7_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_7_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_7_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_7_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_7_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_7_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_7_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_8
      .avm_memcoalesce_load_cnn_fpgaunique_8_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_8_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_read),
      .avm_memcoalesce_load_cnn_fpgaunique_8_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_write),
      .avm_memcoalesce_load_cnn_fpgaunique_8_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_address),
      .avm_memcoalesce_load_cnn_fpgaunique_8_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_8_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_8_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_8_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_8_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_8_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_8_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_8_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_9
      .avm_memcoalesce_load_cnn_fpgaunique_9_enable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_9_read(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_read),
      .avm_memcoalesce_load_cnn_fpgaunique_9_write(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_write),
      .avm_memcoalesce_load_cnn_fpgaunique_9_address(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_address),
      .avm_memcoalesce_load_cnn_fpgaunique_9_writedata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_9_byteenable(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_9_waitrequest(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_9_readdata(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_9_readdatavalid(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_9_burstcount(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_9_writeack(cnn_0_avm_memcoalesce_load_cnn_fpgaunique_9_writeack),
      // AVM avm_unnamed_cnn175
      .avm_unnamed_cnn175_enable(cnn_0_avm_unnamed_cnn175_enable),
      .avm_unnamed_cnn175_read(cnn_0_avm_unnamed_cnn175_read),
      .avm_unnamed_cnn175_write(cnn_0_avm_unnamed_cnn175_write),
      .avm_unnamed_cnn175_address(cnn_0_avm_unnamed_cnn175_address),
      .avm_unnamed_cnn175_writedata(cnn_0_avm_unnamed_cnn175_writedata),
      .avm_unnamed_cnn175_byteenable(cnn_0_avm_unnamed_cnn175_byteenable),
      .avm_unnamed_cnn175_waitrequest(cnn_0_avm_unnamed_cnn175_waitrequest),
      .avm_unnamed_cnn175_readdata(cnn_0_avm_unnamed_cnn175_readdata),
      .avm_unnamed_cnn175_readdatavalid(cnn_0_avm_unnamed_cnn175_readdatavalid),
      .avm_unnamed_cnn175_burstcount(cnn_0_avm_unnamed_cnn175_burstcount),
      .avm_unnamed_cnn175_writeack(cnn_0_avm_unnamed_cnn175_writeack),
      .profile_data_out(cnn_profile_data[0]),
      .profile_data_in(cnn_profile_data[1]),
      .profile_shift(cnn_profile_shift),
      .profile_reset_n(cnn_profile_reset_n),
      .profile_enable(cnn_profile_enable),
      .profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_read_data_inc_en(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_read_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_write_data_inc_en(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_write_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_read_burst_count_en(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_read_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_write_burst_count_en(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_write_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_read_data_inc_en(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_read_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_write_data_inc_en(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_write_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_read_burst_count_en(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_read_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_write_burst_count_en(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_write_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_read_data_inc_en(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_read_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_write_data_inc_en(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_write_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_read_burst_count_en(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_read_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_write_burst_count_en(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_write_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_read_data_inc_en(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_read_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_write_data_inc_en(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_write_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_read_burst_count_en(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_read_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_write_burst_count_en(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_write_burst_count_en)
   );

   // INST cnn_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(0),
      .SYNCHRONIZE_RESET(1)
   )
   cnn_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(cnn_start_chain[0]),
      .start_kernel(cnn_start_kernel_copy[0]),
      .start_finish_detector(cnn_start_task_fd[0]),
      .start_finish_chain_element(cnn_start_finish_element[0]),
      .start_chain()
   );

   assign cnn_profile_data[1] = 64'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE cnn_top_wrapper_0
/////////////////////////////////////////////////////////////////
module cnn_top_wrapper_0
(
   input logic start,
   input logic [319:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [31:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [31:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [31:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_0
   output logic avm_memcoalesce_load_cnn_fpgaunique_0_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_0_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_0_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_0_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_0_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_0_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_0_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_0_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_0_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_0_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_0_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_1
   output logic avm_memcoalesce_load_cnn_fpgaunique_1_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_1_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_1_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_1_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_1_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_1_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_1_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_1_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_1_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_1_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_1_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_10
   output logic avm_memcoalesce_load_cnn_fpgaunique_10_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_10_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_10_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_10_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_10_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_10_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_10_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_10_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_10_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_10_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_10_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_11
   output logic avm_memcoalesce_load_cnn_fpgaunique_11_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_11_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_11_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_11_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_11_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_11_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_11_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_11_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_11_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_11_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_11_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_12
   output logic avm_memcoalesce_load_cnn_fpgaunique_12_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_12_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_12_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_12_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_12_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_12_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_12_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_12_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_12_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_12_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_12_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_13
   output logic avm_memcoalesce_load_cnn_fpgaunique_13_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_13_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_13_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_13_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_13_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_13_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_13_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_13_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_13_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_13_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_13_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_14
   output logic avm_memcoalesce_load_cnn_fpgaunique_14_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_14_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_14_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_14_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_14_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_14_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_14_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_14_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_14_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_14_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_14_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_15
   output logic avm_memcoalesce_load_cnn_fpgaunique_15_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_15_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_15_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_15_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_15_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_15_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_15_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_15_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_15_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_15_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_15_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_16
   output logic avm_memcoalesce_load_cnn_fpgaunique_16_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_16_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_16_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_16_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_16_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_16_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_16_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_16_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_16_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_16_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_16_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_17
   output logic avm_memcoalesce_load_cnn_fpgaunique_17_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_17_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_17_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_17_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_17_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_17_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_17_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_17_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_17_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_17_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_17_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_18
   output logic avm_memcoalesce_load_cnn_fpgaunique_18_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_18_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_18_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_18_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_18_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_18_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_18_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_18_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_18_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_18_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_18_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_19
   output logic avm_memcoalesce_load_cnn_fpgaunique_19_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_19_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_19_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_19_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_19_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_19_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_19_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_19_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_19_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_19_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_19_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_2
   output logic avm_memcoalesce_load_cnn_fpgaunique_2_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_2_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_2_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_2_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_2_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_2_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_2_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_2_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_2_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_2_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_2_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_20
   output logic avm_memcoalesce_load_cnn_fpgaunique_20_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_20_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_20_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_20_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_20_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_20_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_20_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_20_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_20_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_20_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_20_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_21
   output logic avm_memcoalesce_load_cnn_fpgaunique_21_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_21_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_21_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_21_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_21_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_21_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_21_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_21_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_21_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_21_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_21_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_22
   output logic avm_memcoalesce_load_cnn_fpgaunique_22_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_22_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_22_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_22_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_22_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_22_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_22_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_22_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_22_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_22_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_22_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_23
   output logic avm_memcoalesce_load_cnn_fpgaunique_23_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_23_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_23_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_23_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_23_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_23_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_23_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_23_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_23_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_23_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_23_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_24
   output logic avm_memcoalesce_load_cnn_fpgaunique_24_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_24_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_24_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_24_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_24_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_24_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_24_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_24_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_24_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_24_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_24_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_25
   output logic avm_memcoalesce_load_cnn_fpgaunique_25_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_25_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_25_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_25_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_25_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_25_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_25_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_25_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_25_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_25_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_25_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_26
   output logic avm_memcoalesce_load_cnn_fpgaunique_26_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_26_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_26_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_26_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_26_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_26_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_26_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_26_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_26_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_26_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_26_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_27
   output logic avm_memcoalesce_load_cnn_fpgaunique_27_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_27_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_27_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_27_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_27_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_27_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_27_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_27_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_27_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_27_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_27_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_28
   output logic avm_memcoalesce_load_cnn_fpgaunique_28_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_28_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_28_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_28_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_28_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_28_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_28_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_28_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_28_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_28_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_28_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_29
   output logic avm_memcoalesce_load_cnn_fpgaunique_29_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_29_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_29_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_29_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_29_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_29_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_29_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_29_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_29_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_29_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_29_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_3
   output logic avm_memcoalesce_load_cnn_fpgaunique_3_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_3_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_3_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_3_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_3_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_3_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_3_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_3_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_3_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_3_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_3_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_30
   output logic avm_memcoalesce_load_cnn_fpgaunique_30_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_30_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_30_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_30_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_30_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_30_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_30_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_30_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_30_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_30_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_30_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_31
   output logic avm_memcoalesce_load_cnn_fpgaunique_31_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_31_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_31_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_31_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_31_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_31_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_31_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_31_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_31_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_31_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_31_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_32
   output logic avm_memcoalesce_load_cnn_fpgaunique_32_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_32_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_32_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_32_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_32_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_32_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_32_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_32_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_32_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_32_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_32_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_33
   output logic avm_memcoalesce_load_cnn_fpgaunique_33_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_33_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_33_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_33_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_33_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_33_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_33_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_33_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_33_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_33_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_33_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_34
   output logic avm_memcoalesce_load_cnn_fpgaunique_34_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_34_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_34_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_34_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_34_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_34_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_34_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_34_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_34_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_34_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_34_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_35
   output logic avm_memcoalesce_load_cnn_fpgaunique_35_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_35_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_35_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_35_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_35_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_35_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_35_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_35_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_35_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_35_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_35_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_36
   output logic avm_memcoalesce_load_cnn_fpgaunique_36_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_36_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_36_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_36_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_36_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_36_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_36_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_36_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_36_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_36_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_36_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_37
   output logic avm_memcoalesce_load_cnn_fpgaunique_37_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_37_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_37_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_37_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_37_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_37_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_37_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_37_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_37_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_37_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_37_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_38
   output logic avm_memcoalesce_load_cnn_fpgaunique_38_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_38_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_38_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_38_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_38_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_38_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_38_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_38_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_38_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_38_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_38_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_39
   output logic avm_memcoalesce_load_cnn_fpgaunique_39_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_39_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_39_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_39_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_39_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_39_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_39_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_39_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_39_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_39_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_39_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_4
   output logic avm_memcoalesce_load_cnn_fpgaunique_4_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_4_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_4_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_4_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_4_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_4_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_4_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_4_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_4_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_4_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_4_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_40
   output logic avm_memcoalesce_load_cnn_fpgaunique_40_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_40_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_40_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_40_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_40_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_40_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_40_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_40_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_40_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_40_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_40_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_41
   output logic avm_memcoalesce_load_cnn_fpgaunique_41_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_41_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_41_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_41_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_41_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_41_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_41_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_41_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_41_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_41_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_41_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_42
   output logic avm_memcoalesce_load_cnn_fpgaunique_42_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_42_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_42_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_42_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_42_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_42_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_42_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_42_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_42_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_42_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_42_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_43
   output logic avm_memcoalesce_load_cnn_fpgaunique_43_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_43_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_43_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_43_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_43_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_43_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_43_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_43_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_43_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_43_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_43_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_44
   output logic avm_memcoalesce_load_cnn_fpgaunique_44_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_44_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_44_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_44_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_44_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_44_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_44_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_44_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_44_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_44_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_44_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_45
   output logic avm_memcoalesce_load_cnn_fpgaunique_45_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_45_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_45_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_45_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_45_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_45_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_45_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_45_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_45_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_45_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_45_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_46
   output logic avm_memcoalesce_load_cnn_fpgaunique_46_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_46_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_46_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_46_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_46_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_46_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_46_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_46_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_46_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_46_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_46_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_47
   output logic avm_memcoalesce_load_cnn_fpgaunique_47_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_47_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_47_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_47_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_47_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_47_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_47_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_47_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_47_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_47_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_47_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_48
   output logic avm_memcoalesce_load_cnn_fpgaunique_48_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_48_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_48_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_48_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_48_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_48_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_48_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_48_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_48_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_48_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_48_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_49
   output logic avm_memcoalesce_load_cnn_fpgaunique_49_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_49_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_49_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_49_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_49_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_49_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_49_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_49_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_49_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_49_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_49_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_5
   output logic avm_memcoalesce_load_cnn_fpgaunique_5_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_5_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_5_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_5_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_5_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_5_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_5_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_5_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_5_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_5_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_5_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_50
   output logic avm_memcoalesce_load_cnn_fpgaunique_50_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_50_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_50_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_50_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_50_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_50_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_50_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_50_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_50_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_50_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_50_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_51
   output logic avm_memcoalesce_load_cnn_fpgaunique_51_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_51_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_51_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_51_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_51_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_51_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_51_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_51_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_51_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_51_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_51_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_52
   output logic avm_memcoalesce_load_cnn_fpgaunique_52_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_52_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_52_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_52_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_52_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_52_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_52_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_52_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_52_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_52_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_52_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_53
   output logic avm_memcoalesce_load_cnn_fpgaunique_53_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_53_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_53_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_53_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_53_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_53_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_53_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_53_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_53_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_53_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_53_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_54
   output logic avm_memcoalesce_load_cnn_fpgaunique_54_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_54_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_54_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_54_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_54_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_54_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_54_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_54_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_54_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_54_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_54_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_55
   output logic avm_memcoalesce_load_cnn_fpgaunique_55_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_55_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_55_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_55_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_55_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_55_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_55_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_55_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_55_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_55_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_55_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_56
   output logic avm_memcoalesce_load_cnn_fpgaunique_56_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_56_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_56_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_56_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_56_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_56_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_56_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_56_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_56_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_56_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_56_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_57
   output logic avm_memcoalesce_load_cnn_fpgaunique_57_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_57_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_57_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_57_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_57_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_57_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_57_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_57_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_57_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_57_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_57_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_58
   output logic avm_memcoalesce_load_cnn_fpgaunique_58_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_58_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_58_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_58_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_58_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_58_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_58_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_58_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_58_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_58_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_58_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_59
   output logic avm_memcoalesce_load_cnn_fpgaunique_59_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_59_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_59_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_59_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_59_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_59_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_59_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_59_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_59_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_59_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_59_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_6
   output logic avm_memcoalesce_load_cnn_fpgaunique_6_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_6_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_6_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_6_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_6_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_6_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_6_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_6_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_6_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_6_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_6_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_60
   output logic avm_memcoalesce_load_cnn_fpgaunique_60_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_60_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_60_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_60_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_60_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_60_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_60_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_60_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_60_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_60_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_60_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_61
   output logic avm_memcoalesce_load_cnn_fpgaunique_61_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_61_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_61_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_61_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_61_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_61_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_61_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_61_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_61_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_61_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_61_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_62
   output logic avm_memcoalesce_load_cnn_fpgaunique_62_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_62_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_62_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_62_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_62_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_62_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_62_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_62_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_62_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_62_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_62_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_63
   output logic avm_memcoalesce_load_cnn_fpgaunique_63_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_63_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_63_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_63_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_63_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_63_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_63_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_63_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_63_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_63_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_63_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_64
   output logic avm_memcoalesce_load_cnn_fpgaunique_64_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_64_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_64_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_64_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_64_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_64_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_64_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_64_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_64_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_64_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_64_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_7
   output logic avm_memcoalesce_load_cnn_fpgaunique_7_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_7_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_7_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_7_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_7_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_7_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_7_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_7_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_7_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_7_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_7_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_8
   output logic avm_memcoalesce_load_cnn_fpgaunique_8_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_8_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_8_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_8_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_8_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_8_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_8_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_8_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_8_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_8_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_8_writeack,
   // AVM avm_memcoalesce_load_cnn_fpgaunique_9
   output logic avm_memcoalesce_load_cnn_fpgaunique_9_enable,
   output logic avm_memcoalesce_load_cnn_fpgaunique_9_read,
   output logic avm_memcoalesce_load_cnn_fpgaunique_9_write,
   output logic [34:0] avm_memcoalesce_load_cnn_fpgaunique_9_address,
   output logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_9_writedata,
   output logic [63:0] avm_memcoalesce_load_cnn_fpgaunique_9_byteenable,
   input logic avm_memcoalesce_load_cnn_fpgaunique_9_waitrequest,
   input logic [511:0] avm_memcoalesce_load_cnn_fpgaunique_9_readdata,
   input logic avm_memcoalesce_load_cnn_fpgaunique_9_readdatavalid,
   output logic [4:0] avm_memcoalesce_load_cnn_fpgaunique_9_burstcount,
   input logic avm_memcoalesce_load_cnn_fpgaunique_9_writeack,
   // AVM avm_unnamed_cnn175
   output logic avm_unnamed_cnn175_enable,
   output logic avm_unnamed_cnn175_read,
   output logic avm_unnamed_cnn175_write,
   output logic [34:0] avm_unnamed_cnn175_address,
   output logic [511:0] avm_unnamed_cnn175_writedata,
   output logic [63:0] avm_unnamed_cnn175_byteenable,
   input logic avm_unnamed_cnn175_waitrequest,
   input logic [511:0] avm_unnamed_cnn175_readdata,
   input logic avm_unnamed_cnn175_readdatavalid,
   output logic [4:0] avm_unnamed_cnn175_burstcount,
   input logic avm_unnamed_cnn175_writeack,
   output logic [63:0] profile_data_out,
   input logic [63:0] profile_data_in,
   input logic profile_shift,
   input logic profile_reset_n,
   input logic profile_enable,
   input logic profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_read_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_write_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_read_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_write_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_read_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_write_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_read_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_write_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_read_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_write_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_read_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_write_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_read_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_write_data_inc_en,
   input logic profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_read_burst_count_en,
   input logic profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_write_burst_count_en
);
   logic lmem_invalid_single_bit;

   // INST kernel of cnn_function_wrapper
   cnn_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_0
      .avm_memcoalesce_load_cnn_fpgaunique_0_enable(avm_memcoalesce_load_cnn_fpgaunique_0_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_0_read(avm_memcoalesce_load_cnn_fpgaunique_0_read),
      .avm_memcoalesce_load_cnn_fpgaunique_0_write(avm_memcoalesce_load_cnn_fpgaunique_0_write),
      .avm_memcoalesce_load_cnn_fpgaunique_0_address(avm_memcoalesce_load_cnn_fpgaunique_0_address),
      .avm_memcoalesce_load_cnn_fpgaunique_0_writedata(avm_memcoalesce_load_cnn_fpgaunique_0_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_0_byteenable(avm_memcoalesce_load_cnn_fpgaunique_0_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_0_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_0_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_0_readdata(avm_memcoalesce_load_cnn_fpgaunique_0_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_0_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_0_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_0_burstcount(avm_memcoalesce_load_cnn_fpgaunique_0_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_0_writeack(avm_memcoalesce_load_cnn_fpgaunique_0_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_1
      .avm_memcoalesce_load_cnn_fpgaunique_1_enable(avm_memcoalesce_load_cnn_fpgaunique_1_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_1_read(avm_memcoalesce_load_cnn_fpgaunique_1_read),
      .avm_memcoalesce_load_cnn_fpgaunique_1_write(avm_memcoalesce_load_cnn_fpgaunique_1_write),
      .avm_memcoalesce_load_cnn_fpgaunique_1_address(avm_memcoalesce_load_cnn_fpgaunique_1_address),
      .avm_memcoalesce_load_cnn_fpgaunique_1_writedata(avm_memcoalesce_load_cnn_fpgaunique_1_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_1_byteenable(avm_memcoalesce_load_cnn_fpgaunique_1_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_1_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_1_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_1_readdata(avm_memcoalesce_load_cnn_fpgaunique_1_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_1_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_1_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_1_burstcount(avm_memcoalesce_load_cnn_fpgaunique_1_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_1_writeack(avm_memcoalesce_load_cnn_fpgaunique_1_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_10
      .avm_memcoalesce_load_cnn_fpgaunique_10_enable(avm_memcoalesce_load_cnn_fpgaunique_10_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_10_read(avm_memcoalesce_load_cnn_fpgaunique_10_read),
      .avm_memcoalesce_load_cnn_fpgaunique_10_write(avm_memcoalesce_load_cnn_fpgaunique_10_write),
      .avm_memcoalesce_load_cnn_fpgaunique_10_address(avm_memcoalesce_load_cnn_fpgaunique_10_address),
      .avm_memcoalesce_load_cnn_fpgaunique_10_writedata(avm_memcoalesce_load_cnn_fpgaunique_10_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_10_byteenable(avm_memcoalesce_load_cnn_fpgaunique_10_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_10_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_10_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_10_readdata(avm_memcoalesce_load_cnn_fpgaunique_10_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_10_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_10_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_10_burstcount(avm_memcoalesce_load_cnn_fpgaunique_10_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_10_writeack(avm_memcoalesce_load_cnn_fpgaunique_10_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_11
      .avm_memcoalesce_load_cnn_fpgaunique_11_enable(avm_memcoalesce_load_cnn_fpgaunique_11_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_11_read(avm_memcoalesce_load_cnn_fpgaunique_11_read),
      .avm_memcoalesce_load_cnn_fpgaunique_11_write(avm_memcoalesce_load_cnn_fpgaunique_11_write),
      .avm_memcoalesce_load_cnn_fpgaunique_11_address(avm_memcoalesce_load_cnn_fpgaunique_11_address),
      .avm_memcoalesce_load_cnn_fpgaunique_11_writedata(avm_memcoalesce_load_cnn_fpgaunique_11_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_11_byteenable(avm_memcoalesce_load_cnn_fpgaunique_11_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_11_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_11_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_11_readdata(avm_memcoalesce_load_cnn_fpgaunique_11_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_11_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_11_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_11_burstcount(avm_memcoalesce_load_cnn_fpgaunique_11_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_11_writeack(avm_memcoalesce_load_cnn_fpgaunique_11_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_12
      .avm_memcoalesce_load_cnn_fpgaunique_12_enable(avm_memcoalesce_load_cnn_fpgaunique_12_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_12_read(avm_memcoalesce_load_cnn_fpgaunique_12_read),
      .avm_memcoalesce_load_cnn_fpgaunique_12_write(avm_memcoalesce_load_cnn_fpgaunique_12_write),
      .avm_memcoalesce_load_cnn_fpgaunique_12_address(avm_memcoalesce_load_cnn_fpgaunique_12_address),
      .avm_memcoalesce_load_cnn_fpgaunique_12_writedata(avm_memcoalesce_load_cnn_fpgaunique_12_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_12_byteenable(avm_memcoalesce_load_cnn_fpgaunique_12_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_12_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_12_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_12_readdata(avm_memcoalesce_load_cnn_fpgaunique_12_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_12_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_12_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_12_burstcount(avm_memcoalesce_load_cnn_fpgaunique_12_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_12_writeack(avm_memcoalesce_load_cnn_fpgaunique_12_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_13
      .avm_memcoalesce_load_cnn_fpgaunique_13_enable(avm_memcoalesce_load_cnn_fpgaunique_13_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_13_read(avm_memcoalesce_load_cnn_fpgaunique_13_read),
      .avm_memcoalesce_load_cnn_fpgaunique_13_write(avm_memcoalesce_load_cnn_fpgaunique_13_write),
      .avm_memcoalesce_load_cnn_fpgaunique_13_address(avm_memcoalesce_load_cnn_fpgaunique_13_address),
      .avm_memcoalesce_load_cnn_fpgaunique_13_writedata(avm_memcoalesce_load_cnn_fpgaunique_13_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_13_byteenable(avm_memcoalesce_load_cnn_fpgaunique_13_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_13_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_13_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_13_readdata(avm_memcoalesce_load_cnn_fpgaunique_13_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_13_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_13_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_13_burstcount(avm_memcoalesce_load_cnn_fpgaunique_13_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_13_writeack(avm_memcoalesce_load_cnn_fpgaunique_13_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_14
      .avm_memcoalesce_load_cnn_fpgaunique_14_enable(avm_memcoalesce_load_cnn_fpgaunique_14_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_14_read(avm_memcoalesce_load_cnn_fpgaunique_14_read),
      .avm_memcoalesce_load_cnn_fpgaunique_14_write(avm_memcoalesce_load_cnn_fpgaunique_14_write),
      .avm_memcoalesce_load_cnn_fpgaunique_14_address(avm_memcoalesce_load_cnn_fpgaunique_14_address),
      .avm_memcoalesce_load_cnn_fpgaunique_14_writedata(avm_memcoalesce_load_cnn_fpgaunique_14_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_14_byteenable(avm_memcoalesce_load_cnn_fpgaunique_14_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_14_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_14_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_14_readdata(avm_memcoalesce_load_cnn_fpgaunique_14_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_14_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_14_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_14_burstcount(avm_memcoalesce_load_cnn_fpgaunique_14_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_14_writeack(avm_memcoalesce_load_cnn_fpgaunique_14_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_15
      .avm_memcoalesce_load_cnn_fpgaunique_15_enable(avm_memcoalesce_load_cnn_fpgaunique_15_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_15_read(avm_memcoalesce_load_cnn_fpgaunique_15_read),
      .avm_memcoalesce_load_cnn_fpgaunique_15_write(avm_memcoalesce_load_cnn_fpgaunique_15_write),
      .avm_memcoalesce_load_cnn_fpgaunique_15_address(avm_memcoalesce_load_cnn_fpgaunique_15_address),
      .avm_memcoalesce_load_cnn_fpgaunique_15_writedata(avm_memcoalesce_load_cnn_fpgaunique_15_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_15_byteenable(avm_memcoalesce_load_cnn_fpgaunique_15_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_15_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_15_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_15_readdata(avm_memcoalesce_load_cnn_fpgaunique_15_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_15_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_15_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_15_burstcount(avm_memcoalesce_load_cnn_fpgaunique_15_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_15_writeack(avm_memcoalesce_load_cnn_fpgaunique_15_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_16
      .avm_memcoalesce_load_cnn_fpgaunique_16_enable(avm_memcoalesce_load_cnn_fpgaunique_16_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_16_read(avm_memcoalesce_load_cnn_fpgaunique_16_read),
      .avm_memcoalesce_load_cnn_fpgaunique_16_write(avm_memcoalesce_load_cnn_fpgaunique_16_write),
      .avm_memcoalesce_load_cnn_fpgaunique_16_address(avm_memcoalesce_load_cnn_fpgaunique_16_address),
      .avm_memcoalesce_load_cnn_fpgaunique_16_writedata(avm_memcoalesce_load_cnn_fpgaunique_16_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_16_byteenable(avm_memcoalesce_load_cnn_fpgaunique_16_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_16_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_16_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_16_readdata(avm_memcoalesce_load_cnn_fpgaunique_16_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_16_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_16_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_16_burstcount(avm_memcoalesce_load_cnn_fpgaunique_16_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_16_writeack(avm_memcoalesce_load_cnn_fpgaunique_16_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_17
      .avm_memcoalesce_load_cnn_fpgaunique_17_enable(avm_memcoalesce_load_cnn_fpgaunique_17_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_17_read(avm_memcoalesce_load_cnn_fpgaunique_17_read),
      .avm_memcoalesce_load_cnn_fpgaunique_17_write(avm_memcoalesce_load_cnn_fpgaunique_17_write),
      .avm_memcoalesce_load_cnn_fpgaunique_17_address(avm_memcoalesce_load_cnn_fpgaunique_17_address),
      .avm_memcoalesce_load_cnn_fpgaunique_17_writedata(avm_memcoalesce_load_cnn_fpgaunique_17_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_17_byteenable(avm_memcoalesce_load_cnn_fpgaunique_17_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_17_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_17_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_17_readdata(avm_memcoalesce_load_cnn_fpgaunique_17_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_17_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_17_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_17_burstcount(avm_memcoalesce_load_cnn_fpgaunique_17_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_17_writeack(avm_memcoalesce_load_cnn_fpgaunique_17_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_18
      .avm_memcoalesce_load_cnn_fpgaunique_18_enable(avm_memcoalesce_load_cnn_fpgaunique_18_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_18_read(avm_memcoalesce_load_cnn_fpgaunique_18_read),
      .avm_memcoalesce_load_cnn_fpgaunique_18_write(avm_memcoalesce_load_cnn_fpgaunique_18_write),
      .avm_memcoalesce_load_cnn_fpgaunique_18_address(avm_memcoalesce_load_cnn_fpgaunique_18_address),
      .avm_memcoalesce_load_cnn_fpgaunique_18_writedata(avm_memcoalesce_load_cnn_fpgaunique_18_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_18_byteenable(avm_memcoalesce_load_cnn_fpgaunique_18_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_18_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_18_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_18_readdata(avm_memcoalesce_load_cnn_fpgaunique_18_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_18_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_18_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_18_burstcount(avm_memcoalesce_load_cnn_fpgaunique_18_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_18_writeack(avm_memcoalesce_load_cnn_fpgaunique_18_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_19
      .avm_memcoalesce_load_cnn_fpgaunique_19_enable(avm_memcoalesce_load_cnn_fpgaunique_19_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_19_read(avm_memcoalesce_load_cnn_fpgaunique_19_read),
      .avm_memcoalesce_load_cnn_fpgaunique_19_write(avm_memcoalesce_load_cnn_fpgaunique_19_write),
      .avm_memcoalesce_load_cnn_fpgaunique_19_address(avm_memcoalesce_load_cnn_fpgaunique_19_address),
      .avm_memcoalesce_load_cnn_fpgaunique_19_writedata(avm_memcoalesce_load_cnn_fpgaunique_19_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_19_byteenable(avm_memcoalesce_load_cnn_fpgaunique_19_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_19_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_19_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_19_readdata(avm_memcoalesce_load_cnn_fpgaunique_19_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_19_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_19_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_19_burstcount(avm_memcoalesce_load_cnn_fpgaunique_19_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_19_writeack(avm_memcoalesce_load_cnn_fpgaunique_19_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_2
      .avm_memcoalesce_load_cnn_fpgaunique_2_enable(avm_memcoalesce_load_cnn_fpgaunique_2_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_2_read(avm_memcoalesce_load_cnn_fpgaunique_2_read),
      .avm_memcoalesce_load_cnn_fpgaunique_2_write(avm_memcoalesce_load_cnn_fpgaunique_2_write),
      .avm_memcoalesce_load_cnn_fpgaunique_2_address(avm_memcoalesce_load_cnn_fpgaunique_2_address),
      .avm_memcoalesce_load_cnn_fpgaunique_2_writedata(avm_memcoalesce_load_cnn_fpgaunique_2_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_2_byteenable(avm_memcoalesce_load_cnn_fpgaunique_2_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_2_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_2_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_2_readdata(avm_memcoalesce_load_cnn_fpgaunique_2_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_2_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_2_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_2_burstcount(avm_memcoalesce_load_cnn_fpgaunique_2_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_2_writeack(avm_memcoalesce_load_cnn_fpgaunique_2_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_20
      .avm_memcoalesce_load_cnn_fpgaunique_20_enable(avm_memcoalesce_load_cnn_fpgaunique_20_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_20_read(avm_memcoalesce_load_cnn_fpgaunique_20_read),
      .avm_memcoalesce_load_cnn_fpgaunique_20_write(avm_memcoalesce_load_cnn_fpgaunique_20_write),
      .avm_memcoalesce_load_cnn_fpgaunique_20_address(avm_memcoalesce_load_cnn_fpgaunique_20_address),
      .avm_memcoalesce_load_cnn_fpgaunique_20_writedata(avm_memcoalesce_load_cnn_fpgaunique_20_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_20_byteenable(avm_memcoalesce_load_cnn_fpgaunique_20_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_20_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_20_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_20_readdata(avm_memcoalesce_load_cnn_fpgaunique_20_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_20_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_20_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_20_burstcount(avm_memcoalesce_load_cnn_fpgaunique_20_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_20_writeack(avm_memcoalesce_load_cnn_fpgaunique_20_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_21
      .avm_memcoalesce_load_cnn_fpgaunique_21_enable(avm_memcoalesce_load_cnn_fpgaunique_21_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_21_read(avm_memcoalesce_load_cnn_fpgaunique_21_read),
      .avm_memcoalesce_load_cnn_fpgaunique_21_write(avm_memcoalesce_load_cnn_fpgaunique_21_write),
      .avm_memcoalesce_load_cnn_fpgaunique_21_address(avm_memcoalesce_load_cnn_fpgaunique_21_address),
      .avm_memcoalesce_load_cnn_fpgaunique_21_writedata(avm_memcoalesce_load_cnn_fpgaunique_21_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_21_byteenable(avm_memcoalesce_load_cnn_fpgaunique_21_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_21_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_21_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_21_readdata(avm_memcoalesce_load_cnn_fpgaunique_21_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_21_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_21_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_21_burstcount(avm_memcoalesce_load_cnn_fpgaunique_21_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_21_writeack(avm_memcoalesce_load_cnn_fpgaunique_21_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_22
      .avm_memcoalesce_load_cnn_fpgaunique_22_enable(avm_memcoalesce_load_cnn_fpgaunique_22_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_22_read(avm_memcoalesce_load_cnn_fpgaunique_22_read),
      .avm_memcoalesce_load_cnn_fpgaunique_22_write(avm_memcoalesce_load_cnn_fpgaunique_22_write),
      .avm_memcoalesce_load_cnn_fpgaunique_22_address(avm_memcoalesce_load_cnn_fpgaunique_22_address),
      .avm_memcoalesce_load_cnn_fpgaunique_22_writedata(avm_memcoalesce_load_cnn_fpgaunique_22_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_22_byteenable(avm_memcoalesce_load_cnn_fpgaunique_22_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_22_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_22_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_22_readdata(avm_memcoalesce_load_cnn_fpgaunique_22_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_22_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_22_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_22_burstcount(avm_memcoalesce_load_cnn_fpgaunique_22_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_22_writeack(avm_memcoalesce_load_cnn_fpgaunique_22_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_23
      .avm_memcoalesce_load_cnn_fpgaunique_23_enable(avm_memcoalesce_load_cnn_fpgaunique_23_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_23_read(avm_memcoalesce_load_cnn_fpgaunique_23_read),
      .avm_memcoalesce_load_cnn_fpgaunique_23_write(avm_memcoalesce_load_cnn_fpgaunique_23_write),
      .avm_memcoalesce_load_cnn_fpgaunique_23_address(avm_memcoalesce_load_cnn_fpgaunique_23_address),
      .avm_memcoalesce_load_cnn_fpgaunique_23_writedata(avm_memcoalesce_load_cnn_fpgaunique_23_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_23_byteenable(avm_memcoalesce_load_cnn_fpgaunique_23_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_23_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_23_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_23_readdata(avm_memcoalesce_load_cnn_fpgaunique_23_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_23_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_23_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_23_burstcount(avm_memcoalesce_load_cnn_fpgaunique_23_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_23_writeack(avm_memcoalesce_load_cnn_fpgaunique_23_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_24
      .avm_memcoalesce_load_cnn_fpgaunique_24_enable(avm_memcoalesce_load_cnn_fpgaunique_24_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_24_read(avm_memcoalesce_load_cnn_fpgaunique_24_read),
      .avm_memcoalesce_load_cnn_fpgaunique_24_write(avm_memcoalesce_load_cnn_fpgaunique_24_write),
      .avm_memcoalesce_load_cnn_fpgaunique_24_address(avm_memcoalesce_load_cnn_fpgaunique_24_address),
      .avm_memcoalesce_load_cnn_fpgaunique_24_writedata(avm_memcoalesce_load_cnn_fpgaunique_24_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_24_byteenable(avm_memcoalesce_load_cnn_fpgaunique_24_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_24_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_24_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_24_readdata(avm_memcoalesce_load_cnn_fpgaunique_24_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_24_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_24_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_24_burstcount(avm_memcoalesce_load_cnn_fpgaunique_24_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_24_writeack(avm_memcoalesce_load_cnn_fpgaunique_24_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_25
      .avm_memcoalesce_load_cnn_fpgaunique_25_enable(avm_memcoalesce_load_cnn_fpgaunique_25_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_25_read(avm_memcoalesce_load_cnn_fpgaunique_25_read),
      .avm_memcoalesce_load_cnn_fpgaunique_25_write(avm_memcoalesce_load_cnn_fpgaunique_25_write),
      .avm_memcoalesce_load_cnn_fpgaunique_25_address(avm_memcoalesce_load_cnn_fpgaunique_25_address),
      .avm_memcoalesce_load_cnn_fpgaunique_25_writedata(avm_memcoalesce_load_cnn_fpgaunique_25_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_25_byteenable(avm_memcoalesce_load_cnn_fpgaunique_25_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_25_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_25_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_25_readdata(avm_memcoalesce_load_cnn_fpgaunique_25_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_25_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_25_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_25_burstcount(avm_memcoalesce_load_cnn_fpgaunique_25_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_25_writeack(avm_memcoalesce_load_cnn_fpgaunique_25_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_26
      .avm_memcoalesce_load_cnn_fpgaunique_26_enable(avm_memcoalesce_load_cnn_fpgaunique_26_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_26_read(avm_memcoalesce_load_cnn_fpgaunique_26_read),
      .avm_memcoalesce_load_cnn_fpgaunique_26_write(avm_memcoalesce_load_cnn_fpgaunique_26_write),
      .avm_memcoalesce_load_cnn_fpgaunique_26_address(avm_memcoalesce_load_cnn_fpgaunique_26_address),
      .avm_memcoalesce_load_cnn_fpgaunique_26_writedata(avm_memcoalesce_load_cnn_fpgaunique_26_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_26_byteenable(avm_memcoalesce_load_cnn_fpgaunique_26_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_26_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_26_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_26_readdata(avm_memcoalesce_load_cnn_fpgaunique_26_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_26_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_26_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_26_burstcount(avm_memcoalesce_load_cnn_fpgaunique_26_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_26_writeack(avm_memcoalesce_load_cnn_fpgaunique_26_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_27
      .avm_memcoalesce_load_cnn_fpgaunique_27_enable(avm_memcoalesce_load_cnn_fpgaunique_27_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_27_read(avm_memcoalesce_load_cnn_fpgaunique_27_read),
      .avm_memcoalesce_load_cnn_fpgaunique_27_write(avm_memcoalesce_load_cnn_fpgaunique_27_write),
      .avm_memcoalesce_load_cnn_fpgaunique_27_address(avm_memcoalesce_load_cnn_fpgaunique_27_address),
      .avm_memcoalesce_load_cnn_fpgaunique_27_writedata(avm_memcoalesce_load_cnn_fpgaunique_27_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_27_byteenable(avm_memcoalesce_load_cnn_fpgaunique_27_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_27_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_27_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_27_readdata(avm_memcoalesce_load_cnn_fpgaunique_27_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_27_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_27_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_27_burstcount(avm_memcoalesce_load_cnn_fpgaunique_27_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_27_writeack(avm_memcoalesce_load_cnn_fpgaunique_27_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_28
      .avm_memcoalesce_load_cnn_fpgaunique_28_enable(avm_memcoalesce_load_cnn_fpgaunique_28_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_28_read(avm_memcoalesce_load_cnn_fpgaunique_28_read),
      .avm_memcoalesce_load_cnn_fpgaunique_28_write(avm_memcoalesce_load_cnn_fpgaunique_28_write),
      .avm_memcoalesce_load_cnn_fpgaunique_28_address(avm_memcoalesce_load_cnn_fpgaunique_28_address),
      .avm_memcoalesce_load_cnn_fpgaunique_28_writedata(avm_memcoalesce_load_cnn_fpgaunique_28_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_28_byteenable(avm_memcoalesce_load_cnn_fpgaunique_28_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_28_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_28_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_28_readdata(avm_memcoalesce_load_cnn_fpgaunique_28_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_28_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_28_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_28_burstcount(avm_memcoalesce_load_cnn_fpgaunique_28_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_28_writeack(avm_memcoalesce_load_cnn_fpgaunique_28_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_29
      .avm_memcoalesce_load_cnn_fpgaunique_29_enable(avm_memcoalesce_load_cnn_fpgaunique_29_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_29_read(avm_memcoalesce_load_cnn_fpgaunique_29_read),
      .avm_memcoalesce_load_cnn_fpgaunique_29_write(avm_memcoalesce_load_cnn_fpgaunique_29_write),
      .avm_memcoalesce_load_cnn_fpgaunique_29_address(avm_memcoalesce_load_cnn_fpgaunique_29_address),
      .avm_memcoalesce_load_cnn_fpgaunique_29_writedata(avm_memcoalesce_load_cnn_fpgaunique_29_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_29_byteenable(avm_memcoalesce_load_cnn_fpgaunique_29_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_29_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_29_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_29_readdata(avm_memcoalesce_load_cnn_fpgaunique_29_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_29_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_29_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_29_burstcount(avm_memcoalesce_load_cnn_fpgaunique_29_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_29_writeack(avm_memcoalesce_load_cnn_fpgaunique_29_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_3
      .avm_memcoalesce_load_cnn_fpgaunique_3_enable(avm_memcoalesce_load_cnn_fpgaunique_3_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_3_read(avm_memcoalesce_load_cnn_fpgaunique_3_read),
      .avm_memcoalesce_load_cnn_fpgaunique_3_write(avm_memcoalesce_load_cnn_fpgaunique_3_write),
      .avm_memcoalesce_load_cnn_fpgaunique_3_address(avm_memcoalesce_load_cnn_fpgaunique_3_address),
      .avm_memcoalesce_load_cnn_fpgaunique_3_writedata(avm_memcoalesce_load_cnn_fpgaunique_3_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_3_byteenable(avm_memcoalesce_load_cnn_fpgaunique_3_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_3_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_3_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_3_readdata(avm_memcoalesce_load_cnn_fpgaunique_3_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_3_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_3_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_3_burstcount(avm_memcoalesce_load_cnn_fpgaunique_3_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_3_writeack(avm_memcoalesce_load_cnn_fpgaunique_3_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_30
      .avm_memcoalesce_load_cnn_fpgaunique_30_enable(avm_memcoalesce_load_cnn_fpgaunique_30_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_30_read(avm_memcoalesce_load_cnn_fpgaunique_30_read),
      .avm_memcoalesce_load_cnn_fpgaunique_30_write(avm_memcoalesce_load_cnn_fpgaunique_30_write),
      .avm_memcoalesce_load_cnn_fpgaunique_30_address(avm_memcoalesce_load_cnn_fpgaunique_30_address),
      .avm_memcoalesce_load_cnn_fpgaunique_30_writedata(avm_memcoalesce_load_cnn_fpgaunique_30_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_30_byteenable(avm_memcoalesce_load_cnn_fpgaunique_30_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_30_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_30_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_30_readdata(avm_memcoalesce_load_cnn_fpgaunique_30_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_30_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_30_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_30_burstcount(avm_memcoalesce_load_cnn_fpgaunique_30_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_30_writeack(avm_memcoalesce_load_cnn_fpgaunique_30_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_31
      .avm_memcoalesce_load_cnn_fpgaunique_31_enable(avm_memcoalesce_load_cnn_fpgaunique_31_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_31_read(avm_memcoalesce_load_cnn_fpgaunique_31_read),
      .avm_memcoalesce_load_cnn_fpgaunique_31_write(avm_memcoalesce_load_cnn_fpgaunique_31_write),
      .avm_memcoalesce_load_cnn_fpgaunique_31_address(avm_memcoalesce_load_cnn_fpgaunique_31_address),
      .avm_memcoalesce_load_cnn_fpgaunique_31_writedata(avm_memcoalesce_load_cnn_fpgaunique_31_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_31_byteenable(avm_memcoalesce_load_cnn_fpgaunique_31_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_31_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_31_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_31_readdata(avm_memcoalesce_load_cnn_fpgaunique_31_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_31_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_31_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_31_burstcount(avm_memcoalesce_load_cnn_fpgaunique_31_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_31_writeack(avm_memcoalesce_load_cnn_fpgaunique_31_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_32
      .avm_memcoalesce_load_cnn_fpgaunique_32_enable(avm_memcoalesce_load_cnn_fpgaunique_32_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_32_read(avm_memcoalesce_load_cnn_fpgaunique_32_read),
      .avm_memcoalesce_load_cnn_fpgaunique_32_write(avm_memcoalesce_load_cnn_fpgaunique_32_write),
      .avm_memcoalesce_load_cnn_fpgaunique_32_address(avm_memcoalesce_load_cnn_fpgaunique_32_address),
      .avm_memcoalesce_load_cnn_fpgaunique_32_writedata(avm_memcoalesce_load_cnn_fpgaunique_32_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_32_byteenable(avm_memcoalesce_load_cnn_fpgaunique_32_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_32_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_32_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_32_readdata(avm_memcoalesce_load_cnn_fpgaunique_32_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_32_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_32_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_32_burstcount(avm_memcoalesce_load_cnn_fpgaunique_32_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_32_writeack(avm_memcoalesce_load_cnn_fpgaunique_32_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_33
      .avm_memcoalesce_load_cnn_fpgaunique_33_enable(avm_memcoalesce_load_cnn_fpgaunique_33_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_33_read(avm_memcoalesce_load_cnn_fpgaunique_33_read),
      .avm_memcoalesce_load_cnn_fpgaunique_33_write(avm_memcoalesce_load_cnn_fpgaunique_33_write),
      .avm_memcoalesce_load_cnn_fpgaunique_33_address(avm_memcoalesce_load_cnn_fpgaunique_33_address),
      .avm_memcoalesce_load_cnn_fpgaunique_33_writedata(avm_memcoalesce_load_cnn_fpgaunique_33_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_33_byteenable(avm_memcoalesce_load_cnn_fpgaunique_33_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_33_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_33_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_33_readdata(avm_memcoalesce_load_cnn_fpgaunique_33_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_33_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_33_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_33_burstcount(avm_memcoalesce_load_cnn_fpgaunique_33_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_33_writeack(avm_memcoalesce_load_cnn_fpgaunique_33_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_34
      .avm_memcoalesce_load_cnn_fpgaunique_34_enable(avm_memcoalesce_load_cnn_fpgaunique_34_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_34_read(avm_memcoalesce_load_cnn_fpgaunique_34_read),
      .avm_memcoalesce_load_cnn_fpgaunique_34_write(avm_memcoalesce_load_cnn_fpgaunique_34_write),
      .avm_memcoalesce_load_cnn_fpgaunique_34_address(avm_memcoalesce_load_cnn_fpgaunique_34_address),
      .avm_memcoalesce_load_cnn_fpgaunique_34_writedata(avm_memcoalesce_load_cnn_fpgaunique_34_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_34_byteenable(avm_memcoalesce_load_cnn_fpgaunique_34_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_34_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_34_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_34_readdata(avm_memcoalesce_load_cnn_fpgaunique_34_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_34_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_34_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_34_burstcount(avm_memcoalesce_load_cnn_fpgaunique_34_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_34_writeack(avm_memcoalesce_load_cnn_fpgaunique_34_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_35
      .avm_memcoalesce_load_cnn_fpgaunique_35_enable(avm_memcoalesce_load_cnn_fpgaunique_35_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_35_read(avm_memcoalesce_load_cnn_fpgaunique_35_read),
      .avm_memcoalesce_load_cnn_fpgaunique_35_write(avm_memcoalesce_load_cnn_fpgaunique_35_write),
      .avm_memcoalesce_load_cnn_fpgaunique_35_address(avm_memcoalesce_load_cnn_fpgaunique_35_address),
      .avm_memcoalesce_load_cnn_fpgaunique_35_writedata(avm_memcoalesce_load_cnn_fpgaunique_35_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_35_byteenable(avm_memcoalesce_load_cnn_fpgaunique_35_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_35_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_35_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_35_readdata(avm_memcoalesce_load_cnn_fpgaunique_35_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_35_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_35_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_35_burstcount(avm_memcoalesce_load_cnn_fpgaunique_35_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_35_writeack(avm_memcoalesce_load_cnn_fpgaunique_35_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_36
      .avm_memcoalesce_load_cnn_fpgaunique_36_enable(avm_memcoalesce_load_cnn_fpgaunique_36_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_36_read(avm_memcoalesce_load_cnn_fpgaunique_36_read),
      .avm_memcoalesce_load_cnn_fpgaunique_36_write(avm_memcoalesce_load_cnn_fpgaunique_36_write),
      .avm_memcoalesce_load_cnn_fpgaunique_36_address(avm_memcoalesce_load_cnn_fpgaunique_36_address),
      .avm_memcoalesce_load_cnn_fpgaunique_36_writedata(avm_memcoalesce_load_cnn_fpgaunique_36_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_36_byteenable(avm_memcoalesce_load_cnn_fpgaunique_36_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_36_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_36_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_36_readdata(avm_memcoalesce_load_cnn_fpgaunique_36_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_36_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_36_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_36_burstcount(avm_memcoalesce_load_cnn_fpgaunique_36_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_36_writeack(avm_memcoalesce_load_cnn_fpgaunique_36_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_37
      .avm_memcoalesce_load_cnn_fpgaunique_37_enable(avm_memcoalesce_load_cnn_fpgaunique_37_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_37_read(avm_memcoalesce_load_cnn_fpgaunique_37_read),
      .avm_memcoalesce_load_cnn_fpgaunique_37_write(avm_memcoalesce_load_cnn_fpgaunique_37_write),
      .avm_memcoalesce_load_cnn_fpgaunique_37_address(avm_memcoalesce_load_cnn_fpgaunique_37_address),
      .avm_memcoalesce_load_cnn_fpgaunique_37_writedata(avm_memcoalesce_load_cnn_fpgaunique_37_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_37_byteenable(avm_memcoalesce_load_cnn_fpgaunique_37_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_37_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_37_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_37_readdata(avm_memcoalesce_load_cnn_fpgaunique_37_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_37_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_37_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_37_burstcount(avm_memcoalesce_load_cnn_fpgaunique_37_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_37_writeack(avm_memcoalesce_load_cnn_fpgaunique_37_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_38
      .avm_memcoalesce_load_cnn_fpgaunique_38_enable(avm_memcoalesce_load_cnn_fpgaunique_38_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_38_read(avm_memcoalesce_load_cnn_fpgaunique_38_read),
      .avm_memcoalesce_load_cnn_fpgaunique_38_write(avm_memcoalesce_load_cnn_fpgaunique_38_write),
      .avm_memcoalesce_load_cnn_fpgaunique_38_address(avm_memcoalesce_load_cnn_fpgaunique_38_address),
      .avm_memcoalesce_load_cnn_fpgaunique_38_writedata(avm_memcoalesce_load_cnn_fpgaunique_38_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_38_byteenable(avm_memcoalesce_load_cnn_fpgaunique_38_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_38_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_38_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_38_readdata(avm_memcoalesce_load_cnn_fpgaunique_38_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_38_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_38_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_38_burstcount(avm_memcoalesce_load_cnn_fpgaunique_38_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_38_writeack(avm_memcoalesce_load_cnn_fpgaunique_38_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_39
      .avm_memcoalesce_load_cnn_fpgaunique_39_enable(avm_memcoalesce_load_cnn_fpgaunique_39_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_39_read(avm_memcoalesce_load_cnn_fpgaunique_39_read),
      .avm_memcoalesce_load_cnn_fpgaunique_39_write(avm_memcoalesce_load_cnn_fpgaunique_39_write),
      .avm_memcoalesce_load_cnn_fpgaunique_39_address(avm_memcoalesce_load_cnn_fpgaunique_39_address),
      .avm_memcoalesce_load_cnn_fpgaunique_39_writedata(avm_memcoalesce_load_cnn_fpgaunique_39_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_39_byteenable(avm_memcoalesce_load_cnn_fpgaunique_39_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_39_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_39_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_39_readdata(avm_memcoalesce_load_cnn_fpgaunique_39_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_39_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_39_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_39_burstcount(avm_memcoalesce_load_cnn_fpgaunique_39_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_39_writeack(avm_memcoalesce_load_cnn_fpgaunique_39_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_4
      .avm_memcoalesce_load_cnn_fpgaunique_4_enable(avm_memcoalesce_load_cnn_fpgaunique_4_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_4_read(avm_memcoalesce_load_cnn_fpgaunique_4_read),
      .avm_memcoalesce_load_cnn_fpgaunique_4_write(avm_memcoalesce_load_cnn_fpgaunique_4_write),
      .avm_memcoalesce_load_cnn_fpgaunique_4_address(avm_memcoalesce_load_cnn_fpgaunique_4_address),
      .avm_memcoalesce_load_cnn_fpgaunique_4_writedata(avm_memcoalesce_load_cnn_fpgaunique_4_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_4_byteenable(avm_memcoalesce_load_cnn_fpgaunique_4_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_4_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_4_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_4_readdata(avm_memcoalesce_load_cnn_fpgaunique_4_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_4_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_4_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_4_burstcount(avm_memcoalesce_load_cnn_fpgaunique_4_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_4_writeack(avm_memcoalesce_load_cnn_fpgaunique_4_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_40
      .avm_memcoalesce_load_cnn_fpgaunique_40_enable(avm_memcoalesce_load_cnn_fpgaunique_40_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_40_read(avm_memcoalesce_load_cnn_fpgaunique_40_read),
      .avm_memcoalesce_load_cnn_fpgaunique_40_write(avm_memcoalesce_load_cnn_fpgaunique_40_write),
      .avm_memcoalesce_load_cnn_fpgaunique_40_address(avm_memcoalesce_load_cnn_fpgaunique_40_address),
      .avm_memcoalesce_load_cnn_fpgaunique_40_writedata(avm_memcoalesce_load_cnn_fpgaunique_40_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_40_byteenable(avm_memcoalesce_load_cnn_fpgaunique_40_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_40_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_40_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_40_readdata(avm_memcoalesce_load_cnn_fpgaunique_40_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_40_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_40_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_40_burstcount(avm_memcoalesce_load_cnn_fpgaunique_40_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_40_writeack(avm_memcoalesce_load_cnn_fpgaunique_40_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_41
      .avm_memcoalesce_load_cnn_fpgaunique_41_enable(avm_memcoalesce_load_cnn_fpgaunique_41_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_41_read(avm_memcoalesce_load_cnn_fpgaunique_41_read),
      .avm_memcoalesce_load_cnn_fpgaunique_41_write(avm_memcoalesce_load_cnn_fpgaunique_41_write),
      .avm_memcoalesce_load_cnn_fpgaunique_41_address(avm_memcoalesce_load_cnn_fpgaunique_41_address),
      .avm_memcoalesce_load_cnn_fpgaunique_41_writedata(avm_memcoalesce_load_cnn_fpgaunique_41_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_41_byteenable(avm_memcoalesce_load_cnn_fpgaunique_41_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_41_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_41_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_41_readdata(avm_memcoalesce_load_cnn_fpgaunique_41_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_41_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_41_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_41_burstcount(avm_memcoalesce_load_cnn_fpgaunique_41_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_41_writeack(avm_memcoalesce_load_cnn_fpgaunique_41_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_42
      .avm_memcoalesce_load_cnn_fpgaunique_42_enable(avm_memcoalesce_load_cnn_fpgaunique_42_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_42_read(avm_memcoalesce_load_cnn_fpgaunique_42_read),
      .avm_memcoalesce_load_cnn_fpgaunique_42_write(avm_memcoalesce_load_cnn_fpgaunique_42_write),
      .avm_memcoalesce_load_cnn_fpgaunique_42_address(avm_memcoalesce_load_cnn_fpgaunique_42_address),
      .avm_memcoalesce_load_cnn_fpgaunique_42_writedata(avm_memcoalesce_load_cnn_fpgaunique_42_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_42_byteenable(avm_memcoalesce_load_cnn_fpgaunique_42_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_42_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_42_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_42_readdata(avm_memcoalesce_load_cnn_fpgaunique_42_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_42_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_42_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_42_burstcount(avm_memcoalesce_load_cnn_fpgaunique_42_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_42_writeack(avm_memcoalesce_load_cnn_fpgaunique_42_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_43
      .avm_memcoalesce_load_cnn_fpgaunique_43_enable(avm_memcoalesce_load_cnn_fpgaunique_43_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_43_read(avm_memcoalesce_load_cnn_fpgaunique_43_read),
      .avm_memcoalesce_load_cnn_fpgaunique_43_write(avm_memcoalesce_load_cnn_fpgaunique_43_write),
      .avm_memcoalesce_load_cnn_fpgaunique_43_address(avm_memcoalesce_load_cnn_fpgaunique_43_address),
      .avm_memcoalesce_load_cnn_fpgaunique_43_writedata(avm_memcoalesce_load_cnn_fpgaunique_43_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_43_byteenable(avm_memcoalesce_load_cnn_fpgaunique_43_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_43_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_43_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_43_readdata(avm_memcoalesce_load_cnn_fpgaunique_43_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_43_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_43_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_43_burstcount(avm_memcoalesce_load_cnn_fpgaunique_43_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_43_writeack(avm_memcoalesce_load_cnn_fpgaunique_43_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_44
      .avm_memcoalesce_load_cnn_fpgaunique_44_enable(avm_memcoalesce_load_cnn_fpgaunique_44_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_44_read(avm_memcoalesce_load_cnn_fpgaunique_44_read),
      .avm_memcoalesce_load_cnn_fpgaunique_44_write(avm_memcoalesce_load_cnn_fpgaunique_44_write),
      .avm_memcoalesce_load_cnn_fpgaunique_44_address(avm_memcoalesce_load_cnn_fpgaunique_44_address),
      .avm_memcoalesce_load_cnn_fpgaunique_44_writedata(avm_memcoalesce_load_cnn_fpgaunique_44_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_44_byteenable(avm_memcoalesce_load_cnn_fpgaunique_44_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_44_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_44_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_44_readdata(avm_memcoalesce_load_cnn_fpgaunique_44_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_44_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_44_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_44_burstcount(avm_memcoalesce_load_cnn_fpgaunique_44_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_44_writeack(avm_memcoalesce_load_cnn_fpgaunique_44_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_45
      .avm_memcoalesce_load_cnn_fpgaunique_45_enable(avm_memcoalesce_load_cnn_fpgaunique_45_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_45_read(avm_memcoalesce_load_cnn_fpgaunique_45_read),
      .avm_memcoalesce_load_cnn_fpgaunique_45_write(avm_memcoalesce_load_cnn_fpgaunique_45_write),
      .avm_memcoalesce_load_cnn_fpgaunique_45_address(avm_memcoalesce_load_cnn_fpgaunique_45_address),
      .avm_memcoalesce_load_cnn_fpgaunique_45_writedata(avm_memcoalesce_load_cnn_fpgaunique_45_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_45_byteenable(avm_memcoalesce_load_cnn_fpgaunique_45_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_45_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_45_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_45_readdata(avm_memcoalesce_load_cnn_fpgaunique_45_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_45_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_45_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_45_burstcount(avm_memcoalesce_load_cnn_fpgaunique_45_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_45_writeack(avm_memcoalesce_load_cnn_fpgaunique_45_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_46
      .avm_memcoalesce_load_cnn_fpgaunique_46_enable(avm_memcoalesce_load_cnn_fpgaunique_46_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_46_read(avm_memcoalesce_load_cnn_fpgaunique_46_read),
      .avm_memcoalesce_load_cnn_fpgaunique_46_write(avm_memcoalesce_load_cnn_fpgaunique_46_write),
      .avm_memcoalesce_load_cnn_fpgaunique_46_address(avm_memcoalesce_load_cnn_fpgaunique_46_address),
      .avm_memcoalesce_load_cnn_fpgaunique_46_writedata(avm_memcoalesce_load_cnn_fpgaunique_46_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_46_byteenable(avm_memcoalesce_load_cnn_fpgaunique_46_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_46_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_46_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_46_readdata(avm_memcoalesce_load_cnn_fpgaunique_46_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_46_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_46_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_46_burstcount(avm_memcoalesce_load_cnn_fpgaunique_46_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_46_writeack(avm_memcoalesce_load_cnn_fpgaunique_46_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_47
      .avm_memcoalesce_load_cnn_fpgaunique_47_enable(avm_memcoalesce_load_cnn_fpgaunique_47_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_47_read(avm_memcoalesce_load_cnn_fpgaunique_47_read),
      .avm_memcoalesce_load_cnn_fpgaunique_47_write(avm_memcoalesce_load_cnn_fpgaunique_47_write),
      .avm_memcoalesce_load_cnn_fpgaunique_47_address(avm_memcoalesce_load_cnn_fpgaunique_47_address),
      .avm_memcoalesce_load_cnn_fpgaunique_47_writedata(avm_memcoalesce_load_cnn_fpgaunique_47_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_47_byteenable(avm_memcoalesce_load_cnn_fpgaunique_47_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_47_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_47_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_47_readdata(avm_memcoalesce_load_cnn_fpgaunique_47_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_47_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_47_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_47_burstcount(avm_memcoalesce_load_cnn_fpgaunique_47_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_47_writeack(avm_memcoalesce_load_cnn_fpgaunique_47_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_48
      .avm_memcoalesce_load_cnn_fpgaunique_48_enable(avm_memcoalesce_load_cnn_fpgaunique_48_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_48_read(avm_memcoalesce_load_cnn_fpgaunique_48_read),
      .avm_memcoalesce_load_cnn_fpgaunique_48_write(avm_memcoalesce_load_cnn_fpgaunique_48_write),
      .avm_memcoalesce_load_cnn_fpgaunique_48_address(avm_memcoalesce_load_cnn_fpgaunique_48_address),
      .avm_memcoalesce_load_cnn_fpgaunique_48_writedata(avm_memcoalesce_load_cnn_fpgaunique_48_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_48_byteenable(avm_memcoalesce_load_cnn_fpgaunique_48_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_48_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_48_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_48_readdata(avm_memcoalesce_load_cnn_fpgaunique_48_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_48_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_48_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_48_burstcount(avm_memcoalesce_load_cnn_fpgaunique_48_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_48_writeack(avm_memcoalesce_load_cnn_fpgaunique_48_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_49
      .avm_memcoalesce_load_cnn_fpgaunique_49_enable(avm_memcoalesce_load_cnn_fpgaunique_49_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_49_read(avm_memcoalesce_load_cnn_fpgaunique_49_read),
      .avm_memcoalesce_load_cnn_fpgaunique_49_write(avm_memcoalesce_load_cnn_fpgaunique_49_write),
      .avm_memcoalesce_load_cnn_fpgaunique_49_address(avm_memcoalesce_load_cnn_fpgaunique_49_address),
      .avm_memcoalesce_load_cnn_fpgaunique_49_writedata(avm_memcoalesce_load_cnn_fpgaunique_49_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_49_byteenable(avm_memcoalesce_load_cnn_fpgaunique_49_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_49_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_49_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_49_readdata(avm_memcoalesce_load_cnn_fpgaunique_49_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_49_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_49_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_49_burstcount(avm_memcoalesce_load_cnn_fpgaunique_49_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_49_writeack(avm_memcoalesce_load_cnn_fpgaunique_49_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_5
      .avm_memcoalesce_load_cnn_fpgaunique_5_enable(avm_memcoalesce_load_cnn_fpgaunique_5_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_5_read(avm_memcoalesce_load_cnn_fpgaunique_5_read),
      .avm_memcoalesce_load_cnn_fpgaunique_5_write(avm_memcoalesce_load_cnn_fpgaunique_5_write),
      .avm_memcoalesce_load_cnn_fpgaunique_5_address(avm_memcoalesce_load_cnn_fpgaunique_5_address),
      .avm_memcoalesce_load_cnn_fpgaunique_5_writedata(avm_memcoalesce_load_cnn_fpgaunique_5_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_5_byteenable(avm_memcoalesce_load_cnn_fpgaunique_5_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_5_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_5_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_5_readdata(avm_memcoalesce_load_cnn_fpgaunique_5_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_5_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_5_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_5_burstcount(avm_memcoalesce_load_cnn_fpgaunique_5_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_5_writeack(avm_memcoalesce_load_cnn_fpgaunique_5_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_50
      .avm_memcoalesce_load_cnn_fpgaunique_50_enable(avm_memcoalesce_load_cnn_fpgaunique_50_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_50_read(avm_memcoalesce_load_cnn_fpgaunique_50_read),
      .avm_memcoalesce_load_cnn_fpgaunique_50_write(avm_memcoalesce_load_cnn_fpgaunique_50_write),
      .avm_memcoalesce_load_cnn_fpgaunique_50_address(avm_memcoalesce_load_cnn_fpgaunique_50_address),
      .avm_memcoalesce_load_cnn_fpgaunique_50_writedata(avm_memcoalesce_load_cnn_fpgaunique_50_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_50_byteenable(avm_memcoalesce_load_cnn_fpgaunique_50_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_50_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_50_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_50_readdata(avm_memcoalesce_load_cnn_fpgaunique_50_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_50_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_50_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_50_burstcount(avm_memcoalesce_load_cnn_fpgaunique_50_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_50_writeack(avm_memcoalesce_load_cnn_fpgaunique_50_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_51
      .avm_memcoalesce_load_cnn_fpgaunique_51_enable(avm_memcoalesce_load_cnn_fpgaunique_51_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_51_read(avm_memcoalesce_load_cnn_fpgaunique_51_read),
      .avm_memcoalesce_load_cnn_fpgaunique_51_write(avm_memcoalesce_load_cnn_fpgaunique_51_write),
      .avm_memcoalesce_load_cnn_fpgaunique_51_address(avm_memcoalesce_load_cnn_fpgaunique_51_address),
      .avm_memcoalesce_load_cnn_fpgaunique_51_writedata(avm_memcoalesce_load_cnn_fpgaunique_51_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_51_byteenable(avm_memcoalesce_load_cnn_fpgaunique_51_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_51_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_51_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_51_readdata(avm_memcoalesce_load_cnn_fpgaunique_51_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_51_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_51_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_51_burstcount(avm_memcoalesce_load_cnn_fpgaunique_51_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_51_writeack(avm_memcoalesce_load_cnn_fpgaunique_51_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_52
      .avm_memcoalesce_load_cnn_fpgaunique_52_enable(avm_memcoalesce_load_cnn_fpgaunique_52_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_52_read(avm_memcoalesce_load_cnn_fpgaunique_52_read),
      .avm_memcoalesce_load_cnn_fpgaunique_52_write(avm_memcoalesce_load_cnn_fpgaunique_52_write),
      .avm_memcoalesce_load_cnn_fpgaunique_52_address(avm_memcoalesce_load_cnn_fpgaunique_52_address),
      .avm_memcoalesce_load_cnn_fpgaunique_52_writedata(avm_memcoalesce_load_cnn_fpgaunique_52_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_52_byteenable(avm_memcoalesce_load_cnn_fpgaunique_52_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_52_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_52_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_52_readdata(avm_memcoalesce_load_cnn_fpgaunique_52_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_52_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_52_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_52_burstcount(avm_memcoalesce_load_cnn_fpgaunique_52_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_52_writeack(avm_memcoalesce_load_cnn_fpgaunique_52_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_53
      .avm_memcoalesce_load_cnn_fpgaunique_53_enable(avm_memcoalesce_load_cnn_fpgaunique_53_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_53_read(avm_memcoalesce_load_cnn_fpgaunique_53_read),
      .avm_memcoalesce_load_cnn_fpgaunique_53_write(avm_memcoalesce_load_cnn_fpgaunique_53_write),
      .avm_memcoalesce_load_cnn_fpgaunique_53_address(avm_memcoalesce_load_cnn_fpgaunique_53_address),
      .avm_memcoalesce_load_cnn_fpgaunique_53_writedata(avm_memcoalesce_load_cnn_fpgaunique_53_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_53_byteenable(avm_memcoalesce_load_cnn_fpgaunique_53_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_53_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_53_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_53_readdata(avm_memcoalesce_load_cnn_fpgaunique_53_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_53_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_53_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_53_burstcount(avm_memcoalesce_load_cnn_fpgaunique_53_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_53_writeack(avm_memcoalesce_load_cnn_fpgaunique_53_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_54
      .avm_memcoalesce_load_cnn_fpgaunique_54_enable(avm_memcoalesce_load_cnn_fpgaunique_54_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_54_read(avm_memcoalesce_load_cnn_fpgaunique_54_read),
      .avm_memcoalesce_load_cnn_fpgaunique_54_write(avm_memcoalesce_load_cnn_fpgaunique_54_write),
      .avm_memcoalesce_load_cnn_fpgaunique_54_address(avm_memcoalesce_load_cnn_fpgaunique_54_address),
      .avm_memcoalesce_load_cnn_fpgaunique_54_writedata(avm_memcoalesce_load_cnn_fpgaunique_54_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_54_byteenable(avm_memcoalesce_load_cnn_fpgaunique_54_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_54_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_54_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_54_readdata(avm_memcoalesce_load_cnn_fpgaunique_54_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_54_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_54_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_54_burstcount(avm_memcoalesce_load_cnn_fpgaunique_54_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_54_writeack(avm_memcoalesce_load_cnn_fpgaunique_54_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_55
      .avm_memcoalesce_load_cnn_fpgaunique_55_enable(avm_memcoalesce_load_cnn_fpgaunique_55_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_55_read(avm_memcoalesce_load_cnn_fpgaunique_55_read),
      .avm_memcoalesce_load_cnn_fpgaunique_55_write(avm_memcoalesce_load_cnn_fpgaunique_55_write),
      .avm_memcoalesce_load_cnn_fpgaunique_55_address(avm_memcoalesce_load_cnn_fpgaunique_55_address),
      .avm_memcoalesce_load_cnn_fpgaunique_55_writedata(avm_memcoalesce_load_cnn_fpgaunique_55_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_55_byteenable(avm_memcoalesce_load_cnn_fpgaunique_55_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_55_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_55_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_55_readdata(avm_memcoalesce_load_cnn_fpgaunique_55_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_55_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_55_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_55_burstcount(avm_memcoalesce_load_cnn_fpgaunique_55_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_55_writeack(avm_memcoalesce_load_cnn_fpgaunique_55_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_56
      .avm_memcoalesce_load_cnn_fpgaunique_56_enable(avm_memcoalesce_load_cnn_fpgaunique_56_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_56_read(avm_memcoalesce_load_cnn_fpgaunique_56_read),
      .avm_memcoalesce_load_cnn_fpgaunique_56_write(avm_memcoalesce_load_cnn_fpgaunique_56_write),
      .avm_memcoalesce_load_cnn_fpgaunique_56_address(avm_memcoalesce_load_cnn_fpgaunique_56_address),
      .avm_memcoalesce_load_cnn_fpgaunique_56_writedata(avm_memcoalesce_load_cnn_fpgaunique_56_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_56_byteenable(avm_memcoalesce_load_cnn_fpgaunique_56_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_56_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_56_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_56_readdata(avm_memcoalesce_load_cnn_fpgaunique_56_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_56_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_56_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_56_burstcount(avm_memcoalesce_load_cnn_fpgaunique_56_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_56_writeack(avm_memcoalesce_load_cnn_fpgaunique_56_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_57
      .avm_memcoalesce_load_cnn_fpgaunique_57_enable(avm_memcoalesce_load_cnn_fpgaunique_57_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_57_read(avm_memcoalesce_load_cnn_fpgaunique_57_read),
      .avm_memcoalesce_load_cnn_fpgaunique_57_write(avm_memcoalesce_load_cnn_fpgaunique_57_write),
      .avm_memcoalesce_load_cnn_fpgaunique_57_address(avm_memcoalesce_load_cnn_fpgaunique_57_address),
      .avm_memcoalesce_load_cnn_fpgaunique_57_writedata(avm_memcoalesce_load_cnn_fpgaunique_57_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_57_byteenable(avm_memcoalesce_load_cnn_fpgaunique_57_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_57_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_57_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_57_readdata(avm_memcoalesce_load_cnn_fpgaunique_57_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_57_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_57_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_57_burstcount(avm_memcoalesce_load_cnn_fpgaunique_57_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_57_writeack(avm_memcoalesce_load_cnn_fpgaunique_57_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_58
      .avm_memcoalesce_load_cnn_fpgaunique_58_enable(avm_memcoalesce_load_cnn_fpgaunique_58_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_58_read(avm_memcoalesce_load_cnn_fpgaunique_58_read),
      .avm_memcoalesce_load_cnn_fpgaunique_58_write(avm_memcoalesce_load_cnn_fpgaunique_58_write),
      .avm_memcoalesce_load_cnn_fpgaunique_58_address(avm_memcoalesce_load_cnn_fpgaunique_58_address),
      .avm_memcoalesce_load_cnn_fpgaunique_58_writedata(avm_memcoalesce_load_cnn_fpgaunique_58_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_58_byteenable(avm_memcoalesce_load_cnn_fpgaunique_58_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_58_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_58_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_58_readdata(avm_memcoalesce_load_cnn_fpgaunique_58_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_58_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_58_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_58_burstcount(avm_memcoalesce_load_cnn_fpgaunique_58_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_58_writeack(avm_memcoalesce_load_cnn_fpgaunique_58_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_59
      .avm_memcoalesce_load_cnn_fpgaunique_59_enable(avm_memcoalesce_load_cnn_fpgaunique_59_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_59_read(avm_memcoalesce_load_cnn_fpgaunique_59_read),
      .avm_memcoalesce_load_cnn_fpgaunique_59_write(avm_memcoalesce_load_cnn_fpgaunique_59_write),
      .avm_memcoalesce_load_cnn_fpgaunique_59_address(avm_memcoalesce_load_cnn_fpgaunique_59_address),
      .avm_memcoalesce_load_cnn_fpgaunique_59_writedata(avm_memcoalesce_load_cnn_fpgaunique_59_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_59_byteenable(avm_memcoalesce_load_cnn_fpgaunique_59_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_59_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_59_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_59_readdata(avm_memcoalesce_load_cnn_fpgaunique_59_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_59_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_59_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_59_burstcount(avm_memcoalesce_load_cnn_fpgaunique_59_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_59_writeack(avm_memcoalesce_load_cnn_fpgaunique_59_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_6
      .avm_memcoalesce_load_cnn_fpgaunique_6_enable(avm_memcoalesce_load_cnn_fpgaunique_6_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_6_read(avm_memcoalesce_load_cnn_fpgaunique_6_read),
      .avm_memcoalesce_load_cnn_fpgaunique_6_write(avm_memcoalesce_load_cnn_fpgaunique_6_write),
      .avm_memcoalesce_load_cnn_fpgaunique_6_address(avm_memcoalesce_load_cnn_fpgaunique_6_address),
      .avm_memcoalesce_load_cnn_fpgaunique_6_writedata(avm_memcoalesce_load_cnn_fpgaunique_6_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_6_byteenable(avm_memcoalesce_load_cnn_fpgaunique_6_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_6_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_6_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_6_readdata(avm_memcoalesce_load_cnn_fpgaunique_6_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_6_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_6_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_6_burstcount(avm_memcoalesce_load_cnn_fpgaunique_6_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_6_writeack(avm_memcoalesce_load_cnn_fpgaunique_6_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_60
      .avm_memcoalesce_load_cnn_fpgaunique_60_enable(avm_memcoalesce_load_cnn_fpgaunique_60_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_60_read(avm_memcoalesce_load_cnn_fpgaunique_60_read),
      .avm_memcoalesce_load_cnn_fpgaunique_60_write(avm_memcoalesce_load_cnn_fpgaunique_60_write),
      .avm_memcoalesce_load_cnn_fpgaunique_60_address(avm_memcoalesce_load_cnn_fpgaunique_60_address),
      .avm_memcoalesce_load_cnn_fpgaunique_60_writedata(avm_memcoalesce_load_cnn_fpgaunique_60_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_60_byteenable(avm_memcoalesce_load_cnn_fpgaunique_60_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_60_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_60_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_60_readdata(avm_memcoalesce_load_cnn_fpgaunique_60_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_60_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_60_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_60_burstcount(avm_memcoalesce_load_cnn_fpgaunique_60_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_60_writeack(avm_memcoalesce_load_cnn_fpgaunique_60_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_61
      .avm_memcoalesce_load_cnn_fpgaunique_61_enable(avm_memcoalesce_load_cnn_fpgaunique_61_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_61_read(avm_memcoalesce_load_cnn_fpgaunique_61_read),
      .avm_memcoalesce_load_cnn_fpgaunique_61_write(avm_memcoalesce_load_cnn_fpgaunique_61_write),
      .avm_memcoalesce_load_cnn_fpgaunique_61_address(avm_memcoalesce_load_cnn_fpgaunique_61_address),
      .avm_memcoalesce_load_cnn_fpgaunique_61_writedata(avm_memcoalesce_load_cnn_fpgaunique_61_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_61_byteenable(avm_memcoalesce_load_cnn_fpgaunique_61_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_61_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_61_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_61_readdata(avm_memcoalesce_load_cnn_fpgaunique_61_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_61_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_61_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_61_burstcount(avm_memcoalesce_load_cnn_fpgaunique_61_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_61_writeack(avm_memcoalesce_load_cnn_fpgaunique_61_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_62
      .avm_memcoalesce_load_cnn_fpgaunique_62_enable(avm_memcoalesce_load_cnn_fpgaunique_62_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_62_read(avm_memcoalesce_load_cnn_fpgaunique_62_read),
      .avm_memcoalesce_load_cnn_fpgaunique_62_write(avm_memcoalesce_load_cnn_fpgaunique_62_write),
      .avm_memcoalesce_load_cnn_fpgaunique_62_address(avm_memcoalesce_load_cnn_fpgaunique_62_address),
      .avm_memcoalesce_load_cnn_fpgaunique_62_writedata(avm_memcoalesce_load_cnn_fpgaunique_62_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_62_byteenable(avm_memcoalesce_load_cnn_fpgaunique_62_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_62_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_62_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_62_readdata(avm_memcoalesce_load_cnn_fpgaunique_62_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_62_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_62_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_62_burstcount(avm_memcoalesce_load_cnn_fpgaunique_62_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_62_writeack(avm_memcoalesce_load_cnn_fpgaunique_62_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_63
      .avm_memcoalesce_load_cnn_fpgaunique_63_enable(avm_memcoalesce_load_cnn_fpgaunique_63_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_63_read(avm_memcoalesce_load_cnn_fpgaunique_63_read),
      .avm_memcoalesce_load_cnn_fpgaunique_63_write(avm_memcoalesce_load_cnn_fpgaunique_63_write),
      .avm_memcoalesce_load_cnn_fpgaunique_63_address(avm_memcoalesce_load_cnn_fpgaunique_63_address),
      .avm_memcoalesce_load_cnn_fpgaunique_63_writedata(avm_memcoalesce_load_cnn_fpgaunique_63_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_63_byteenable(avm_memcoalesce_load_cnn_fpgaunique_63_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_63_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_63_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_63_readdata(avm_memcoalesce_load_cnn_fpgaunique_63_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_63_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_63_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_63_burstcount(avm_memcoalesce_load_cnn_fpgaunique_63_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_63_writeack(avm_memcoalesce_load_cnn_fpgaunique_63_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_64
      .avm_memcoalesce_load_cnn_fpgaunique_64_enable(avm_memcoalesce_load_cnn_fpgaunique_64_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_64_read(avm_memcoalesce_load_cnn_fpgaunique_64_read),
      .avm_memcoalesce_load_cnn_fpgaunique_64_write(avm_memcoalesce_load_cnn_fpgaunique_64_write),
      .avm_memcoalesce_load_cnn_fpgaunique_64_address(avm_memcoalesce_load_cnn_fpgaunique_64_address),
      .avm_memcoalesce_load_cnn_fpgaunique_64_writedata(avm_memcoalesce_load_cnn_fpgaunique_64_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_64_byteenable(avm_memcoalesce_load_cnn_fpgaunique_64_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_64_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_64_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_64_readdata(avm_memcoalesce_load_cnn_fpgaunique_64_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_64_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_64_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_64_burstcount(avm_memcoalesce_load_cnn_fpgaunique_64_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_64_writeack(avm_memcoalesce_load_cnn_fpgaunique_64_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_7
      .avm_memcoalesce_load_cnn_fpgaunique_7_enable(avm_memcoalesce_load_cnn_fpgaunique_7_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_7_read(avm_memcoalesce_load_cnn_fpgaunique_7_read),
      .avm_memcoalesce_load_cnn_fpgaunique_7_write(avm_memcoalesce_load_cnn_fpgaunique_7_write),
      .avm_memcoalesce_load_cnn_fpgaunique_7_address(avm_memcoalesce_load_cnn_fpgaunique_7_address),
      .avm_memcoalesce_load_cnn_fpgaunique_7_writedata(avm_memcoalesce_load_cnn_fpgaunique_7_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_7_byteenable(avm_memcoalesce_load_cnn_fpgaunique_7_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_7_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_7_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_7_readdata(avm_memcoalesce_load_cnn_fpgaunique_7_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_7_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_7_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_7_burstcount(avm_memcoalesce_load_cnn_fpgaunique_7_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_7_writeack(avm_memcoalesce_load_cnn_fpgaunique_7_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_8
      .avm_memcoalesce_load_cnn_fpgaunique_8_enable(avm_memcoalesce_load_cnn_fpgaunique_8_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_8_read(avm_memcoalesce_load_cnn_fpgaunique_8_read),
      .avm_memcoalesce_load_cnn_fpgaunique_8_write(avm_memcoalesce_load_cnn_fpgaunique_8_write),
      .avm_memcoalesce_load_cnn_fpgaunique_8_address(avm_memcoalesce_load_cnn_fpgaunique_8_address),
      .avm_memcoalesce_load_cnn_fpgaunique_8_writedata(avm_memcoalesce_load_cnn_fpgaunique_8_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_8_byteenable(avm_memcoalesce_load_cnn_fpgaunique_8_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_8_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_8_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_8_readdata(avm_memcoalesce_load_cnn_fpgaunique_8_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_8_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_8_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_8_burstcount(avm_memcoalesce_load_cnn_fpgaunique_8_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_8_writeack(avm_memcoalesce_load_cnn_fpgaunique_8_writeack),
      // AVM avm_memcoalesce_load_cnn_fpgaunique_9
      .avm_memcoalesce_load_cnn_fpgaunique_9_enable(avm_memcoalesce_load_cnn_fpgaunique_9_enable),
      .avm_memcoalesce_load_cnn_fpgaunique_9_read(avm_memcoalesce_load_cnn_fpgaunique_9_read),
      .avm_memcoalesce_load_cnn_fpgaunique_9_write(avm_memcoalesce_load_cnn_fpgaunique_9_write),
      .avm_memcoalesce_load_cnn_fpgaunique_9_address(avm_memcoalesce_load_cnn_fpgaunique_9_address),
      .avm_memcoalesce_load_cnn_fpgaunique_9_writedata(avm_memcoalesce_load_cnn_fpgaunique_9_writedata),
      .avm_memcoalesce_load_cnn_fpgaunique_9_byteenable(avm_memcoalesce_load_cnn_fpgaunique_9_byteenable),
      .avm_memcoalesce_load_cnn_fpgaunique_9_waitrequest(avm_memcoalesce_load_cnn_fpgaunique_9_waitrequest),
      .avm_memcoalesce_load_cnn_fpgaunique_9_readdata(avm_memcoalesce_load_cnn_fpgaunique_9_readdata),
      .avm_memcoalesce_load_cnn_fpgaunique_9_readdatavalid(avm_memcoalesce_load_cnn_fpgaunique_9_readdatavalid),
      .avm_memcoalesce_load_cnn_fpgaunique_9_burstcount(avm_memcoalesce_load_cnn_fpgaunique_9_burstcount),
      .avm_memcoalesce_load_cnn_fpgaunique_9_writeack(avm_memcoalesce_load_cnn_fpgaunique_9_writeack),
      // AVM avm_unnamed_cnn175
      .avm_unnamed_cnn175_enable(avm_unnamed_cnn175_enable),
      .avm_unnamed_cnn175_read(avm_unnamed_cnn175_read),
      .avm_unnamed_cnn175_write(avm_unnamed_cnn175_write),
      .avm_unnamed_cnn175_address(avm_unnamed_cnn175_address),
      .avm_unnamed_cnn175_writedata(avm_unnamed_cnn175_writedata),
      .avm_unnamed_cnn175_byteenable(avm_unnamed_cnn175_byteenable),
      .avm_unnamed_cnn175_waitrequest(avm_unnamed_cnn175_waitrequest),
      .avm_unnamed_cnn175_readdata(avm_unnamed_cnn175_readdata),
      .avm_unnamed_cnn175_readdatavalid(avm_unnamed_cnn175_readdatavalid),
      .avm_unnamed_cnn175_burstcount(avm_unnamed_cnn175_burstcount),
      .avm_unnamed_cnn175_writeack(avm_unnamed_cnn175_writeack),
      .profile_data_out(profile_data_out),
      .profile_data_in(profile_data_in),
      .profile_shift(profile_shift),
      .profile_reset_n(profile_reset_n),
      .profile_enable(profile_enable),
      .profile_extmem_cnn_function_DDR_bank0_port0_read_data_inc_en(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_read_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank0_port0_write_data_inc_en(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_write_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank0_port0_read_burst_count_en(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_read_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank0_port0_write_burst_count_en(profile_extmem_cnn_function_DDR_bank0_port0_kernel0_wrap_write_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank1_port0_read_data_inc_en(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_read_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank1_port0_write_data_inc_en(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_write_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank1_port0_read_burst_count_en(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_read_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank1_port0_write_burst_count_en(profile_extmem_cnn_function_DDR_bank1_port0_kernel0_wrap_write_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank2_port0_read_data_inc_en(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_read_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank2_port0_write_data_inc_en(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_write_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank2_port0_read_burst_count_en(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_read_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank2_port0_write_burst_count_en(profile_extmem_cnn_function_DDR_bank2_port0_kernel0_wrap_write_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank3_port0_read_data_inc_en(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_read_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank3_port0_write_data_inc_en(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_write_data_inc_en),
      .profile_extmem_cnn_function_DDR_bank3_port0_read_burst_count_en(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_read_burst_count_en),
      .profile_extmem_cnn_function_DDR_bank3_port0_write_burst_count_en(profile_extmem_cnn_function_DDR_bank3_port0_kernel0_wrap_write_burst_count_en)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE global_memory_tree0_mod
/////////////////////////////////////////////////////////////////
module global_memory_tree0_mod
(
   input logic resetn,
   input logic clock,
   input logic clock2x,
   // AVM gmem0_DDR_mtree_avm
   input logic gmem0_DDR_mtree_avm_enable [66],
   input logic gmem0_DDR_mtree_avm_read [66],
   input logic gmem0_DDR_mtree_avm_write [66],
   input logic [34:0] gmem0_DDR_mtree_avm_address [66],
   input logic [511:0] gmem0_DDR_mtree_avm_writedata [66],
   input logic [63:0] gmem0_DDR_mtree_avm_byteenable [66],
   output logic gmem0_DDR_mtree_avm_waitrequest [66],
   output logic [511:0] gmem0_DDR_mtree_avm_readdata [66],
   output logic gmem0_DDR_mtree_avm_readdatavalid [66],
   input logic [4:0] gmem0_DDR_mtree_avm_burstcount [66],
   output logic gmem0_DDR_mtree_avm_writeack [66],
   // AVM mtree_mem_gmem0_DDR_port_0_0_rw
   output logic mtree_mem_gmem0_DDR_port_0_0_rw_enable,
   output logic mtree_mem_gmem0_DDR_port_0_0_rw_read,
   output logic mtree_mem_gmem0_DDR_port_0_0_rw_write,
   output logic [32:0] mtree_mem_gmem0_DDR_port_0_0_rw_address,
   output logic [511:0] mtree_mem_gmem0_DDR_port_0_0_rw_writedata,
   output logic [63:0] mtree_mem_gmem0_DDR_port_0_0_rw_byteenable,
   input logic mtree_mem_gmem0_DDR_port_0_0_rw_waitrequest,
   input logic [511:0] mtree_mem_gmem0_DDR_port_0_0_rw_readdata,
   input logic mtree_mem_gmem0_DDR_port_0_0_rw_readdatavalid,
   output logic [4:0] mtree_mem_gmem0_DDR_port_0_0_rw_burstcount,
   input logic mtree_mem_gmem0_DDR_port_0_0_rw_writeack,
   // AVM mtree_mem_gmem0_DDR_port_1_0_rw
   output logic mtree_mem_gmem0_DDR_port_1_0_rw_enable,
   output logic mtree_mem_gmem0_DDR_port_1_0_rw_read,
   output logic mtree_mem_gmem0_DDR_port_1_0_rw_write,
   output logic [32:0] mtree_mem_gmem0_DDR_port_1_0_rw_address,
   output logic [511:0] mtree_mem_gmem0_DDR_port_1_0_rw_writedata,
   output logic [63:0] mtree_mem_gmem0_DDR_port_1_0_rw_byteenable,
   input logic mtree_mem_gmem0_DDR_port_1_0_rw_waitrequest,
   input logic [511:0] mtree_mem_gmem0_DDR_port_1_0_rw_readdata,
   input logic mtree_mem_gmem0_DDR_port_1_0_rw_readdatavalid,
   output logic [4:0] mtree_mem_gmem0_DDR_port_1_0_rw_burstcount,
   input logic mtree_mem_gmem0_DDR_port_1_0_rw_writeack,
   // AVM mtree_mem_gmem0_DDR_port_2_0_rw
   output logic mtree_mem_gmem0_DDR_port_2_0_rw_enable,
   output logic mtree_mem_gmem0_DDR_port_2_0_rw_read,
   output logic mtree_mem_gmem0_DDR_port_2_0_rw_write,
   output logic [32:0] mtree_mem_gmem0_DDR_port_2_0_rw_address,
   output logic [511:0] mtree_mem_gmem0_DDR_port_2_0_rw_writedata,
   output logic [63:0] mtree_mem_gmem0_DDR_port_2_0_rw_byteenable,
   input logic mtree_mem_gmem0_DDR_port_2_0_rw_waitrequest,
   input logic [511:0] mtree_mem_gmem0_DDR_port_2_0_rw_readdata,
   input logic mtree_mem_gmem0_DDR_port_2_0_rw_readdatavalid,
   output logic [4:0] mtree_mem_gmem0_DDR_port_2_0_rw_burstcount,
   input logic mtree_mem_gmem0_DDR_port_2_0_rw_writeack,
   // AVM mtree_mem_gmem0_DDR_port_3_0_rw
   output logic mtree_mem_gmem0_DDR_port_3_0_rw_enable,
   output logic mtree_mem_gmem0_DDR_port_3_0_rw_read,
   output logic mtree_mem_gmem0_DDR_port_3_0_rw_write,
   output logic [32:0] mtree_mem_gmem0_DDR_port_3_0_rw_address,
   output logic [511:0] mtree_mem_gmem0_DDR_port_3_0_rw_writedata,
   output logic [63:0] mtree_mem_gmem0_DDR_port_3_0_rw_byteenable,
   input logic mtree_mem_gmem0_DDR_port_3_0_rw_waitrequest,
   input logic [511:0] mtree_mem_gmem0_DDR_port_3_0_rw_readdata,
   input logic mtree_mem_gmem0_DDR_port_3_0_rw_readdatavalid,
   output logic [4:0] mtree_mem_gmem0_DDR_port_3_0_rw_burstcount,
   input logic mtree_mem_gmem0_DDR_port_3_0_rw_writeack
);
   genvar __i;
   generate
   begin:gmem0_DDR_
      logic gmem0_DDR_icm_in_arb_request [66];
      logic gmem0_DDR_icm_in_arb_enable [66];
      logic gmem0_DDR_icm_in_arb_read [66];
      logic gmem0_DDR_icm_in_arb_write [66];
      logic [4:0] gmem0_DDR_icm_in_arb_burstcount [66];
      logic [28:0] gmem0_DDR_icm_in_arb_address [66];
      logic [511:0] gmem0_DDR_icm_in_arb_writedata [66];
      logic [63:0] gmem0_DDR_icm_in_arb_byteenable [66];
      logic gmem0_DDR_icm_in_arb_stall [66];
      logic gmem0_DDR_icm_in_wrp_ack [66];
      logic gmem0_DDR_icm_in_rrp_datavalid [66];
      logic [511:0] gmem0_DDR_icm_in_rrp_data [66];
      logic gmem0_DDR_icm_preroute_arb_request [8];
      logic gmem0_DDR_icm_preroute_arb_enable [8];
      logic gmem0_DDR_icm_preroute_arb_read [8];
      logic gmem0_DDR_icm_preroute_arb_write [8];
      logic [4:0] gmem0_DDR_icm_preroute_arb_burstcount [8];
      logic [28:0] gmem0_DDR_icm_preroute_arb_address [8];
      logic [511:0] gmem0_DDR_icm_preroute_arb_writedata [8];
      logic [63:0] gmem0_DDR_icm_preroute_arb_byteenable [8];
      logic gmem0_DDR_icm_preroute_arb_stall [8];
      logic gmem0_DDR_icm_preroute_wrp_ack [8];
      logic gmem0_DDR_icm_preroute_rrp_datavalid [8];
      logic [511:0] gmem0_DDR_icm_preroute_rrp_data [8];
      logic icm_groupgmem0_DDR_router_0_arb_request [9];
      logic icm_groupgmem0_DDR_router_0_arb_enable [9];
      logic icm_groupgmem0_DDR_router_0_arb_read [9];
      logic icm_groupgmem0_DDR_router_0_arb_write [9];
      logic [4:0] icm_groupgmem0_DDR_router_0_arb_burstcount [9];
      logic [28:0] icm_groupgmem0_DDR_router_0_arb_address [9];
      logic [511:0] icm_groupgmem0_DDR_router_0_arb_writedata [9];
      logic [63:0] icm_groupgmem0_DDR_router_0_arb_byteenable [9];
      logic icm_groupgmem0_DDR_router_0_arb_stall [9];
      logic icm_groupgmem0_DDR_router_0_wrp_ack [9];
      logic icm_groupgmem0_DDR_router_0_rrp_datavalid [9];
      logic [511:0] icm_groupgmem0_DDR_router_0_rrp_data [9];
      logic icm_groupgmem0_DDR_router_1_arb_request [9];
      logic icm_groupgmem0_DDR_router_1_arb_enable [9];
      logic icm_groupgmem0_DDR_router_1_arb_read [9];
      logic icm_groupgmem0_DDR_router_1_arb_write [9];
      logic [4:0] icm_groupgmem0_DDR_router_1_arb_burstcount [9];
      logic [28:0] icm_groupgmem0_DDR_router_1_arb_address [9];
      logic [511:0] icm_groupgmem0_DDR_router_1_arb_writedata [9];
      logic [63:0] icm_groupgmem0_DDR_router_1_arb_byteenable [9];
      logic icm_groupgmem0_DDR_router_1_arb_stall [9];
      logic icm_groupgmem0_DDR_router_1_wrp_ack [9];
      logic icm_groupgmem0_DDR_router_1_rrp_datavalid [9];
      logic [511:0] icm_groupgmem0_DDR_router_1_rrp_data [9];
      logic icm_groupgmem0_DDR_router_2_arb_request [8];
      logic icm_groupgmem0_DDR_router_2_arb_enable [8];
      logic icm_groupgmem0_DDR_router_2_arb_read [8];
      logic icm_groupgmem0_DDR_router_2_arb_write [8];
      logic [4:0] icm_groupgmem0_DDR_router_2_arb_burstcount [8];
      logic [28:0] icm_groupgmem0_DDR_router_2_arb_address [8];
      logic [511:0] icm_groupgmem0_DDR_router_2_arb_writedata [8];
      logic [63:0] icm_groupgmem0_DDR_router_2_arb_byteenable [8];
      logic icm_groupgmem0_DDR_router_2_arb_stall [8];
      logic icm_groupgmem0_DDR_router_2_wrp_ack [8];
      logic icm_groupgmem0_DDR_router_2_rrp_datavalid [8];
      logic [511:0] icm_groupgmem0_DDR_router_2_rrp_data [8];
      logic icm_groupgmem0_DDR_router_3_arb_request [8];
      logic icm_groupgmem0_DDR_router_3_arb_enable [8];
      logic icm_groupgmem0_DDR_router_3_arb_read [8];
      logic icm_groupgmem0_DDR_router_3_arb_write [8];
      logic [4:0] icm_groupgmem0_DDR_router_3_arb_burstcount [8];
      logic [28:0] icm_groupgmem0_DDR_router_3_arb_address [8];
      logic [511:0] icm_groupgmem0_DDR_router_3_arb_writedata [8];
      logic [63:0] icm_groupgmem0_DDR_router_3_arb_byteenable [8];
      logic icm_groupgmem0_DDR_router_3_arb_stall [8];
      logic icm_groupgmem0_DDR_router_3_wrp_ack [8];
      logic icm_groupgmem0_DDR_router_3_rrp_datavalid [8];
      logic [511:0] icm_groupgmem0_DDR_router_3_rrp_data [8];
      logic icm_groupgmem0_DDR_router_4_arb_request [8];
      logic icm_groupgmem0_DDR_router_4_arb_enable [8];
      logic icm_groupgmem0_DDR_router_4_arb_read [8];
      logic icm_groupgmem0_DDR_router_4_arb_write [8];
      logic [4:0] icm_groupgmem0_DDR_router_4_arb_burstcount [8];
      logic [28:0] icm_groupgmem0_DDR_router_4_arb_address [8];
      logic [511:0] icm_groupgmem0_DDR_router_4_arb_writedata [8];
      logic [63:0] icm_groupgmem0_DDR_router_4_arb_byteenable [8];
      logic icm_groupgmem0_DDR_router_4_arb_stall [8];
      logic icm_groupgmem0_DDR_router_4_wrp_ack [8];
      logic icm_groupgmem0_DDR_router_4_rrp_datavalid [8];
      logic [511:0] icm_groupgmem0_DDR_router_4_rrp_data [8];
      logic icm_groupgmem0_DDR_router_5_arb_request [8];
      logic icm_groupgmem0_DDR_router_5_arb_enable [8];
      logic icm_groupgmem0_DDR_router_5_arb_read [8];
      logic icm_groupgmem0_DDR_router_5_arb_write [8];
      logic [4:0] icm_groupgmem0_DDR_router_5_arb_burstcount [8];
      logic [28:0] icm_groupgmem0_DDR_router_5_arb_address [8];
      logic [511:0] icm_groupgmem0_DDR_router_5_arb_writedata [8];
      logic [63:0] icm_groupgmem0_DDR_router_5_arb_byteenable [8];
      logic icm_groupgmem0_DDR_router_5_arb_stall [8];
      logic icm_groupgmem0_DDR_router_5_wrp_ack [8];
      logic icm_groupgmem0_DDR_router_5_rrp_datavalid [8];
      logic [511:0] icm_groupgmem0_DDR_router_5_rrp_data [8];
      logic icm_groupgmem0_DDR_router_6_arb_request [8];
      logic icm_groupgmem0_DDR_router_6_arb_enable [8];
      logic icm_groupgmem0_DDR_router_6_arb_read [8];
      logic icm_groupgmem0_DDR_router_6_arb_write [8];
      logic [4:0] icm_groupgmem0_DDR_router_6_arb_burstcount [8];
      logic [28:0] icm_groupgmem0_DDR_router_6_arb_address [8];
      logic [511:0] icm_groupgmem0_DDR_router_6_arb_writedata [8];
      logic [63:0] icm_groupgmem0_DDR_router_6_arb_byteenable [8];
      logic icm_groupgmem0_DDR_router_6_arb_stall [8];
      logic icm_groupgmem0_DDR_router_6_wrp_ack [8];
      logic icm_groupgmem0_DDR_router_6_rrp_datavalid [8];
      logic [511:0] icm_groupgmem0_DDR_router_6_rrp_data [8];
      logic icm_groupgmem0_DDR_router_7_arb_request [8];
      logic icm_groupgmem0_DDR_router_7_arb_enable [8];
      logic icm_groupgmem0_DDR_router_7_arb_read [8];
      logic icm_groupgmem0_DDR_router_7_arb_write [8];
      logic [4:0] icm_groupgmem0_DDR_router_7_arb_burstcount [8];
      logic [28:0] icm_groupgmem0_DDR_router_7_arb_address [8];
      logic [511:0] icm_groupgmem0_DDR_router_7_arb_writedata [8];
      logic [63:0] icm_groupgmem0_DDR_router_7_arb_byteenable [8];
      logic icm_groupgmem0_DDR_router_7_arb_stall [8];
      logic icm_groupgmem0_DDR_router_7_wrp_ack [8];
      logic icm_groupgmem0_DDR_router_7_rrp_datavalid [8];
      logic [511:0] icm_groupgmem0_DDR_router_7_rrp_data [8];
      logic icm_out_0_rw_arb_request [4];
      logic icm_out_0_rw_arb_enable [4];
      logic icm_out_0_rw_arb_read [4];
      logic icm_out_0_rw_arb_write [4];
      logic [4:0] icm_out_0_rw_arb_burstcount [4];
      logic [26:0] icm_out_0_rw_arb_address [4];
      logic [511:0] icm_out_0_rw_arb_writedata [4];
      logic [63:0] icm_out_0_rw_arb_byteenable [4];
      logic [2:0] icm_out_0_rw_arb_id [4];
      logic icm_out_0_rw_arb_stall [4];
      logic icm_out_0_rw_wrp_ack [4];
      logic icm_out_0_rw_rrp_datavalid [4];
      logic [511:0] icm_out_0_rw_rrp_data [4];
      logic icm_routedgmem0_DDR_port_0_0_rw_arb_request [8];
      logic icm_routedgmem0_DDR_port_0_0_rw_arb_enable [8];
      logic icm_routedgmem0_DDR_port_0_0_rw_arb_read [8];
      logic icm_routedgmem0_DDR_port_0_0_rw_arb_write [8];
      logic [4:0] icm_routedgmem0_DDR_port_0_0_rw_arb_burstcount [8];
      logic [26:0] icm_routedgmem0_DDR_port_0_0_rw_arb_address [8];
      logic [511:0] icm_routedgmem0_DDR_port_0_0_rw_arb_writedata [8];
      logic [63:0] icm_routedgmem0_DDR_port_0_0_rw_arb_byteenable [8];
      logic icm_routedgmem0_DDR_port_0_0_rw_arb_stall [8];
      logic icm_routedgmem0_DDR_port_0_0_rw_wrp_ack [8];
      logic icm_routedgmem0_DDR_port_0_0_rw_rrp_datavalid [8];
      logic [511:0] icm_routedgmem0_DDR_port_0_0_rw_rrp_data [8];
      logic icm_routedgmem0_DDR_port_1_0_rw_arb_request [8];
      logic icm_routedgmem0_DDR_port_1_0_rw_arb_enable [8];
      logic icm_routedgmem0_DDR_port_1_0_rw_arb_read [8];
      logic icm_routedgmem0_DDR_port_1_0_rw_arb_write [8];
      logic [4:0] icm_routedgmem0_DDR_port_1_0_rw_arb_burstcount [8];
      logic [26:0] icm_routedgmem0_DDR_port_1_0_rw_arb_address [8];
      logic [511:0] icm_routedgmem0_DDR_port_1_0_rw_arb_writedata [8];
      logic [63:0] icm_routedgmem0_DDR_port_1_0_rw_arb_byteenable [8];
      logic icm_routedgmem0_DDR_port_1_0_rw_arb_stall [8];
      logic icm_routedgmem0_DDR_port_1_0_rw_wrp_ack [8];
      logic icm_routedgmem0_DDR_port_1_0_rw_rrp_datavalid [8];
      logic [511:0] icm_routedgmem0_DDR_port_1_0_rw_rrp_data [8];
      logic icm_routedgmem0_DDR_port_2_0_rw_arb_request [8];
      logic icm_routedgmem0_DDR_port_2_0_rw_arb_enable [8];
      logic icm_routedgmem0_DDR_port_2_0_rw_arb_read [8];
      logic icm_routedgmem0_DDR_port_2_0_rw_arb_write [8];
      logic [4:0] icm_routedgmem0_DDR_port_2_0_rw_arb_burstcount [8];
      logic [26:0] icm_routedgmem0_DDR_port_2_0_rw_arb_address [8];
      logic [511:0] icm_routedgmem0_DDR_port_2_0_rw_arb_writedata [8];
      logic [63:0] icm_routedgmem0_DDR_port_2_0_rw_arb_byteenable [8];
      logic icm_routedgmem0_DDR_port_2_0_rw_arb_stall [8];
      logic icm_routedgmem0_DDR_port_2_0_rw_wrp_ack [8];
      logic icm_routedgmem0_DDR_port_2_0_rw_rrp_datavalid [8];
      logic [511:0] icm_routedgmem0_DDR_port_2_0_rw_rrp_data [8];
      logic icm_routedgmem0_DDR_port_3_0_rw_arb_request [8];
      logic icm_routedgmem0_DDR_port_3_0_rw_arb_enable [8];
      logic icm_routedgmem0_DDR_port_3_0_rw_arb_read [8];
      logic icm_routedgmem0_DDR_port_3_0_rw_arb_write [8];
      logic [4:0] icm_routedgmem0_DDR_port_3_0_rw_arb_burstcount [8];
      logic [26:0] icm_routedgmem0_DDR_port_3_0_rw_arb_address [8];
      logic [511:0] icm_routedgmem0_DDR_port_3_0_rw_arb_writedata [8];
      logic [63:0] icm_routedgmem0_DDR_port_3_0_rw_arb_byteenable [8];
      logic icm_routedgmem0_DDR_port_3_0_rw_arb_stall [8];
      logic icm_routedgmem0_DDR_port_3_0_rw_wrp_ack [8];
      logic icm_routedgmem0_DDR_port_3_0_rw_rrp_datavalid [8];
      logic [511:0] icm_routedgmem0_DDR_port_3_0_rw_rrp_data [8];

      for( __i = 0; __i < 66; __i = __i + 1 )
      begin:t
         // INST gmem0_DDR_avm_to_ic of acl_avm_to_ic
         acl_avm_to_ic
         #(
            .DATA_W(512),
            .WRITEDATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(35),
            .BYTEENA_W(64)
         )
         gmem0_DDR_avm_to_ic
         (
            // AVM avm
            .avm_enable(gmem0_DDR_mtree_avm_enable[__i]),
            .avm_read(gmem0_DDR_mtree_avm_read[__i]),
            .avm_write(gmem0_DDR_mtree_avm_write[__i]),
            .avm_address(gmem0_DDR_mtree_avm_address[__i]),
            .avm_writedata(gmem0_DDR_mtree_avm_writedata[__i]),
            .avm_byteenable(gmem0_DDR_mtree_avm_byteenable[__i]),
            .avm_waitrequest(gmem0_DDR_mtree_avm_waitrequest[__i]),
            .avm_readdata(gmem0_DDR_mtree_avm_readdata[__i]),
            .avm_readdatavalid(gmem0_DDR_mtree_avm_readdatavalid[__i]),
            .avm_burstcount(gmem0_DDR_mtree_avm_burstcount[__i]),
            .avm_writeack(gmem0_DDR_mtree_avm_writeack[__i]),
            // ICM ic
            .ic_arb_request(gmem0_DDR_icm_in_arb_request[__i]),
            .ic_arb_enable(gmem0_DDR_icm_in_arb_enable[__i]),
            .ic_arb_read(gmem0_DDR_icm_in_arb_read[__i]),
            .ic_arb_write(gmem0_DDR_icm_in_arb_write[__i]),
            .ic_arb_burstcount(gmem0_DDR_icm_in_arb_burstcount[__i]),
            .ic_arb_address(gmem0_DDR_icm_in_arb_address[__i]),
            .ic_arb_writedata(gmem0_DDR_icm_in_arb_writedata[__i]),
            .ic_arb_byteenable(gmem0_DDR_icm_in_arb_byteenable[__i]),
            .ic_arb_stall(gmem0_DDR_icm_in_arb_stall[__i]),
            .ic_wrp_ack(gmem0_DDR_icm_in_wrp_ack[__i]),
            .ic_rrp_datavalid(gmem0_DDR_icm_in_rrp_datavalid[__i]),
            .ic_rrp_data(gmem0_DDR_icm_in_rrp_data[__i])
         );

      end

      assign icm_groupgmem0_DDR_router_0_arb_request[0] = gmem0_DDR_icm_in_arb_request[65];
      assign icm_groupgmem0_DDR_router_0_arb_enable[0] = gmem0_DDR_icm_in_arb_enable[65];
      assign icm_groupgmem0_DDR_router_0_arb_read[0] = gmem0_DDR_icm_in_arb_read[65];
      assign icm_groupgmem0_DDR_router_0_arb_write[0] = gmem0_DDR_icm_in_arb_write[65];
      assign icm_groupgmem0_DDR_router_0_arb_burstcount[0] = gmem0_DDR_icm_in_arb_burstcount[65];
      assign icm_groupgmem0_DDR_router_0_arb_address[0] = gmem0_DDR_icm_in_arb_address[65];
      assign icm_groupgmem0_DDR_router_0_arb_writedata[0] = gmem0_DDR_icm_in_arb_writedata[65];
      assign icm_groupgmem0_DDR_router_0_arb_byteenable[0] = gmem0_DDR_icm_in_arb_byteenable[65];
      assign gmem0_DDR_icm_in_arb_stall[65] = icm_groupgmem0_DDR_router_0_arb_stall[0];
      assign gmem0_DDR_icm_in_wrp_ack[65] = icm_groupgmem0_DDR_router_0_wrp_ack[0];
      assign gmem0_DDR_icm_in_rrp_datavalid[65] = icm_groupgmem0_DDR_router_0_rrp_datavalid[0];
      assign gmem0_DDR_icm_in_rrp_data[65] = icm_groupgmem0_DDR_router_0_rrp_data[0];
      assign icm_groupgmem0_DDR_router_0_arb_request[1] = gmem0_DDR_icm_in_arb_request[0];
      assign icm_groupgmem0_DDR_router_0_arb_enable[1] = gmem0_DDR_icm_in_arb_enable[0];
      assign icm_groupgmem0_DDR_router_0_arb_read[1] = gmem0_DDR_icm_in_arb_read[0];
      assign icm_groupgmem0_DDR_router_0_arb_write[1] = gmem0_DDR_icm_in_arb_write[0];
      assign icm_groupgmem0_DDR_router_0_arb_burstcount[1] = gmem0_DDR_icm_in_arb_burstcount[0];
      assign icm_groupgmem0_DDR_router_0_arb_address[1] = gmem0_DDR_icm_in_arb_address[0];
      assign icm_groupgmem0_DDR_router_0_arb_writedata[1] = gmem0_DDR_icm_in_arb_writedata[0];
      assign icm_groupgmem0_DDR_router_0_arb_byteenable[1] = gmem0_DDR_icm_in_arb_byteenable[0];
      assign gmem0_DDR_icm_in_arb_stall[0] = icm_groupgmem0_DDR_router_0_arb_stall[1];
      assign gmem0_DDR_icm_in_wrp_ack[0] = icm_groupgmem0_DDR_router_0_wrp_ack[1];
      assign gmem0_DDR_icm_in_rrp_datavalid[0] = icm_groupgmem0_DDR_router_0_rrp_datavalid[1];
      assign gmem0_DDR_icm_in_rrp_data[0] = icm_groupgmem0_DDR_router_0_rrp_data[1];
      assign icm_groupgmem0_DDR_router_0_arb_request[2] = gmem0_DDR_icm_in_arb_request[57];
      assign icm_groupgmem0_DDR_router_0_arb_enable[2] = gmem0_DDR_icm_in_arb_enable[57];
      assign icm_groupgmem0_DDR_router_0_arb_read[2] = gmem0_DDR_icm_in_arb_read[57];
      assign icm_groupgmem0_DDR_router_0_arb_write[2] = gmem0_DDR_icm_in_arb_write[57];
      assign icm_groupgmem0_DDR_router_0_arb_burstcount[2] = gmem0_DDR_icm_in_arb_burstcount[57];
      assign icm_groupgmem0_DDR_router_0_arb_address[2] = gmem0_DDR_icm_in_arb_address[57];
      assign icm_groupgmem0_DDR_router_0_arb_writedata[2] = gmem0_DDR_icm_in_arb_writedata[57];
      assign icm_groupgmem0_DDR_router_0_arb_byteenable[2] = gmem0_DDR_icm_in_arb_byteenable[57];
      assign gmem0_DDR_icm_in_arb_stall[57] = icm_groupgmem0_DDR_router_0_arb_stall[2];
      assign gmem0_DDR_icm_in_wrp_ack[57] = icm_groupgmem0_DDR_router_0_wrp_ack[2];
      assign gmem0_DDR_icm_in_rrp_datavalid[57] = icm_groupgmem0_DDR_router_0_rrp_datavalid[2];
      assign gmem0_DDR_icm_in_rrp_data[57] = icm_groupgmem0_DDR_router_0_rrp_data[2];
      assign icm_groupgmem0_DDR_router_0_arb_request[3] = gmem0_DDR_icm_in_arb_request[8];
      assign icm_groupgmem0_DDR_router_0_arb_enable[3] = gmem0_DDR_icm_in_arb_enable[8];
      assign icm_groupgmem0_DDR_router_0_arb_read[3] = gmem0_DDR_icm_in_arb_read[8];
      assign icm_groupgmem0_DDR_router_0_arb_write[3] = gmem0_DDR_icm_in_arb_write[8];
      assign icm_groupgmem0_DDR_router_0_arb_burstcount[3] = gmem0_DDR_icm_in_arb_burstcount[8];
      assign icm_groupgmem0_DDR_router_0_arb_address[3] = gmem0_DDR_icm_in_arb_address[8];
      assign icm_groupgmem0_DDR_router_0_arb_writedata[3] = gmem0_DDR_icm_in_arb_writedata[8];
      assign icm_groupgmem0_DDR_router_0_arb_byteenable[3] = gmem0_DDR_icm_in_arb_byteenable[8];
      assign gmem0_DDR_icm_in_arb_stall[8] = icm_groupgmem0_DDR_router_0_arb_stall[3];
      assign gmem0_DDR_icm_in_wrp_ack[8] = icm_groupgmem0_DDR_router_0_wrp_ack[3];
      assign gmem0_DDR_icm_in_rrp_datavalid[8] = icm_groupgmem0_DDR_router_0_rrp_datavalid[3];
      assign gmem0_DDR_icm_in_rrp_data[8] = icm_groupgmem0_DDR_router_0_rrp_data[3];
      assign icm_groupgmem0_DDR_router_0_arb_request[4] = gmem0_DDR_icm_in_arb_request[49];
      assign icm_groupgmem0_DDR_router_0_arb_enable[4] = gmem0_DDR_icm_in_arb_enable[49];
      assign icm_groupgmem0_DDR_router_0_arb_read[4] = gmem0_DDR_icm_in_arb_read[49];
      assign icm_groupgmem0_DDR_router_0_arb_write[4] = gmem0_DDR_icm_in_arb_write[49];
      assign icm_groupgmem0_DDR_router_0_arb_burstcount[4] = gmem0_DDR_icm_in_arb_burstcount[49];
      assign icm_groupgmem0_DDR_router_0_arb_address[4] = gmem0_DDR_icm_in_arb_address[49];
      assign icm_groupgmem0_DDR_router_0_arb_writedata[4] = gmem0_DDR_icm_in_arb_writedata[49];
      assign icm_groupgmem0_DDR_router_0_arb_byteenable[4] = gmem0_DDR_icm_in_arb_byteenable[49];
      assign gmem0_DDR_icm_in_arb_stall[49] = icm_groupgmem0_DDR_router_0_arb_stall[4];
      assign gmem0_DDR_icm_in_wrp_ack[49] = icm_groupgmem0_DDR_router_0_wrp_ack[4];
      assign gmem0_DDR_icm_in_rrp_datavalid[49] = icm_groupgmem0_DDR_router_0_rrp_datavalid[4];
      assign gmem0_DDR_icm_in_rrp_data[49] = icm_groupgmem0_DDR_router_0_rrp_data[4];
      assign icm_groupgmem0_DDR_router_0_arb_request[5] = gmem0_DDR_icm_in_arb_request[16];
      assign icm_groupgmem0_DDR_router_0_arb_enable[5] = gmem0_DDR_icm_in_arb_enable[16];
      assign icm_groupgmem0_DDR_router_0_arb_read[5] = gmem0_DDR_icm_in_arb_read[16];
      assign icm_groupgmem0_DDR_router_0_arb_write[5] = gmem0_DDR_icm_in_arb_write[16];
      assign icm_groupgmem0_DDR_router_0_arb_burstcount[5] = gmem0_DDR_icm_in_arb_burstcount[16];
      assign icm_groupgmem0_DDR_router_0_arb_address[5] = gmem0_DDR_icm_in_arb_address[16];
      assign icm_groupgmem0_DDR_router_0_arb_writedata[5] = gmem0_DDR_icm_in_arb_writedata[16];
      assign icm_groupgmem0_DDR_router_0_arb_byteenable[5] = gmem0_DDR_icm_in_arb_byteenable[16];
      assign gmem0_DDR_icm_in_arb_stall[16] = icm_groupgmem0_DDR_router_0_arb_stall[5];
      assign gmem0_DDR_icm_in_wrp_ack[16] = icm_groupgmem0_DDR_router_0_wrp_ack[5];
      assign gmem0_DDR_icm_in_rrp_datavalid[16] = icm_groupgmem0_DDR_router_0_rrp_datavalid[5];
      assign gmem0_DDR_icm_in_rrp_data[16] = icm_groupgmem0_DDR_router_0_rrp_data[5];
      assign icm_groupgmem0_DDR_router_0_arb_request[6] = gmem0_DDR_icm_in_arb_request[41];
      assign icm_groupgmem0_DDR_router_0_arb_enable[6] = gmem0_DDR_icm_in_arb_enable[41];
      assign icm_groupgmem0_DDR_router_0_arb_read[6] = gmem0_DDR_icm_in_arb_read[41];
      assign icm_groupgmem0_DDR_router_0_arb_write[6] = gmem0_DDR_icm_in_arb_write[41];
      assign icm_groupgmem0_DDR_router_0_arb_burstcount[6] = gmem0_DDR_icm_in_arb_burstcount[41];
      assign icm_groupgmem0_DDR_router_0_arb_address[6] = gmem0_DDR_icm_in_arb_address[41];
      assign icm_groupgmem0_DDR_router_0_arb_writedata[6] = gmem0_DDR_icm_in_arb_writedata[41];
      assign icm_groupgmem0_DDR_router_0_arb_byteenable[6] = gmem0_DDR_icm_in_arb_byteenable[41];
      assign gmem0_DDR_icm_in_arb_stall[41] = icm_groupgmem0_DDR_router_0_arb_stall[6];
      assign gmem0_DDR_icm_in_wrp_ack[41] = icm_groupgmem0_DDR_router_0_wrp_ack[6];
      assign gmem0_DDR_icm_in_rrp_datavalid[41] = icm_groupgmem0_DDR_router_0_rrp_datavalid[6];
      assign gmem0_DDR_icm_in_rrp_data[41] = icm_groupgmem0_DDR_router_0_rrp_data[6];
      assign icm_groupgmem0_DDR_router_0_arb_request[7] = gmem0_DDR_icm_in_arb_request[24];
      assign icm_groupgmem0_DDR_router_0_arb_enable[7] = gmem0_DDR_icm_in_arb_enable[24];
      assign icm_groupgmem0_DDR_router_0_arb_read[7] = gmem0_DDR_icm_in_arb_read[24];
      assign icm_groupgmem0_DDR_router_0_arb_write[7] = gmem0_DDR_icm_in_arb_write[24];
      assign icm_groupgmem0_DDR_router_0_arb_burstcount[7] = gmem0_DDR_icm_in_arb_burstcount[24];
      assign icm_groupgmem0_DDR_router_0_arb_address[7] = gmem0_DDR_icm_in_arb_address[24];
      assign icm_groupgmem0_DDR_router_0_arb_writedata[7] = gmem0_DDR_icm_in_arb_writedata[24];
      assign icm_groupgmem0_DDR_router_0_arb_byteenable[7] = gmem0_DDR_icm_in_arb_byteenable[24];
      assign gmem0_DDR_icm_in_arb_stall[24] = icm_groupgmem0_DDR_router_0_arb_stall[7];
      assign gmem0_DDR_icm_in_wrp_ack[24] = icm_groupgmem0_DDR_router_0_wrp_ack[7];
      assign gmem0_DDR_icm_in_rrp_datavalid[24] = icm_groupgmem0_DDR_router_0_rrp_datavalid[7];
      assign gmem0_DDR_icm_in_rrp_data[24] = icm_groupgmem0_DDR_router_0_rrp_data[7];
      assign icm_groupgmem0_DDR_router_0_arb_request[8] = gmem0_DDR_icm_in_arb_request[33];
      assign icm_groupgmem0_DDR_router_0_arb_enable[8] = gmem0_DDR_icm_in_arb_enable[33];
      assign icm_groupgmem0_DDR_router_0_arb_read[8] = gmem0_DDR_icm_in_arb_read[33];
      assign icm_groupgmem0_DDR_router_0_arb_write[8] = gmem0_DDR_icm_in_arb_write[33];
      assign icm_groupgmem0_DDR_router_0_arb_burstcount[8] = gmem0_DDR_icm_in_arb_burstcount[33];
      assign icm_groupgmem0_DDR_router_0_arb_address[8] = gmem0_DDR_icm_in_arb_address[33];
      assign icm_groupgmem0_DDR_router_0_arb_writedata[8] = gmem0_DDR_icm_in_arb_writedata[33];
      assign icm_groupgmem0_DDR_router_0_arb_byteenable[8] = gmem0_DDR_icm_in_arb_byteenable[33];
      assign gmem0_DDR_icm_in_arb_stall[33] = icm_groupgmem0_DDR_router_0_arb_stall[8];
      assign gmem0_DDR_icm_in_wrp_ack[33] = icm_groupgmem0_DDR_router_0_wrp_ack[8];
      assign gmem0_DDR_icm_in_rrp_datavalid[33] = icm_groupgmem0_DDR_router_0_rrp_datavalid[8];
      assign gmem0_DDR_icm_in_rrp_data[33] = icm_groupgmem0_DDR_router_0_rrp_data[8];
      // INST global_ic_preroutegmem0_DDR_router_0 of cnn_sys_ic_2579559376188268950
      cnn_sys_ic_2579559376188268950 global_ic_preroutegmem0_DDR_router_0
      (
         .clock(clock),
         .resetn(resetn),
         // ICM m
         .m_arb_request(icm_groupgmem0_DDR_router_0_arb_request),
         .m_arb_enable(icm_groupgmem0_DDR_router_0_arb_enable),
         .m_arb_read(icm_groupgmem0_DDR_router_0_arb_read),
         .m_arb_write(icm_groupgmem0_DDR_router_0_arb_write),
         .m_arb_burstcount(icm_groupgmem0_DDR_router_0_arb_burstcount),
         .m_arb_address(icm_groupgmem0_DDR_router_0_arb_address),
         .m_arb_writedata(icm_groupgmem0_DDR_router_0_arb_writedata),
         .m_arb_byteenable(icm_groupgmem0_DDR_router_0_arb_byteenable),
         .m_arb_stall(icm_groupgmem0_DDR_router_0_arb_stall),
         .m_wrp_ack(icm_groupgmem0_DDR_router_0_wrp_ack),
         .m_rrp_datavalid(icm_groupgmem0_DDR_router_0_rrp_datavalid),
         .m_rrp_data(icm_groupgmem0_DDR_router_0_rrp_data),
         // ICM mout
         .mout_arb_request(gmem0_DDR_icm_preroute_arb_request[0]),
         .mout_arb_enable(gmem0_DDR_icm_preroute_arb_enable[0]),
         .mout_arb_read(gmem0_DDR_icm_preroute_arb_read[0]),
         .mout_arb_write(gmem0_DDR_icm_preroute_arb_write[0]),
         .mout_arb_burstcount(gmem0_DDR_icm_preroute_arb_burstcount[0]),
         .mout_arb_address(gmem0_DDR_icm_preroute_arb_address[0]),
         .mout_arb_writedata(gmem0_DDR_icm_preroute_arb_writedata[0]),
         .mout_arb_byteenable(gmem0_DDR_icm_preroute_arb_byteenable[0]),
         .mout_arb_id(),
         .mout_arb_stall(gmem0_DDR_icm_preroute_arb_stall[0]),
         .mout_wrp_ack(gmem0_DDR_icm_preroute_wrp_ack[0]),
         .mout_rrp_datavalid(gmem0_DDR_icm_preroute_rrp_datavalid[0]),
         .mout_rrp_data(gmem0_DDR_icm_preroute_rrp_data[0])
      );

      assign icm_groupgmem0_DDR_router_1_arb_request[0] = gmem0_DDR_icm_in_arb_request[64];
      assign icm_groupgmem0_DDR_router_1_arb_enable[0] = gmem0_DDR_icm_in_arb_enable[64];
      assign icm_groupgmem0_DDR_router_1_arb_read[0] = gmem0_DDR_icm_in_arb_read[64];
      assign icm_groupgmem0_DDR_router_1_arb_write[0] = gmem0_DDR_icm_in_arb_write[64];
      assign icm_groupgmem0_DDR_router_1_arb_burstcount[0] = gmem0_DDR_icm_in_arb_burstcount[64];
      assign icm_groupgmem0_DDR_router_1_arb_address[0] = gmem0_DDR_icm_in_arb_address[64];
      assign icm_groupgmem0_DDR_router_1_arb_writedata[0] = gmem0_DDR_icm_in_arb_writedata[64];
      assign icm_groupgmem0_DDR_router_1_arb_byteenable[0] = gmem0_DDR_icm_in_arb_byteenable[64];
      assign gmem0_DDR_icm_in_arb_stall[64] = icm_groupgmem0_DDR_router_1_arb_stall[0];
      assign gmem0_DDR_icm_in_wrp_ack[64] = icm_groupgmem0_DDR_router_1_wrp_ack[0];
      assign gmem0_DDR_icm_in_rrp_datavalid[64] = icm_groupgmem0_DDR_router_1_rrp_datavalid[0];
      assign gmem0_DDR_icm_in_rrp_data[64] = icm_groupgmem0_DDR_router_1_rrp_data[0];
      assign icm_groupgmem0_DDR_router_1_arb_request[1] = gmem0_DDR_icm_in_arb_request[1];
      assign icm_groupgmem0_DDR_router_1_arb_enable[1] = gmem0_DDR_icm_in_arb_enable[1];
      assign icm_groupgmem0_DDR_router_1_arb_read[1] = gmem0_DDR_icm_in_arb_read[1];
      assign icm_groupgmem0_DDR_router_1_arb_write[1] = gmem0_DDR_icm_in_arb_write[1];
      assign icm_groupgmem0_DDR_router_1_arb_burstcount[1] = gmem0_DDR_icm_in_arb_burstcount[1];
      assign icm_groupgmem0_DDR_router_1_arb_address[1] = gmem0_DDR_icm_in_arb_address[1];
      assign icm_groupgmem0_DDR_router_1_arb_writedata[1] = gmem0_DDR_icm_in_arb_writedata[1];
      assign icm_groupgmem0_DDR_router_1_arb_byteenable[1] = gmem0_DDR_icm_in_arb_byteenable[1];
      assign gmem0_DDR_icm_in_arb_stall[1] = icm_groupgmem0_DDR_router_1_arb_stall[1];
      assign gmem0_DDR_icm_in_wrp_ack[1] = icm_groupgmem0_DDR_router_1_wrp_ack[1];
      assign gmem0_DDR_icm_in_rrp_datavalid[1] = icm_groupgmem0_DDR_router_1_rrp_datavalid[1];
      assign gmem0_DDR_icm_in_rrp_data[1] = icm_groupgmem0_DDR_router_1_rrp_data[1];
      assign icm_groupgmem0_DDR_router_1_arb_request[2] = gmem0_DDR_icm_in_arb_request[56];
      assign icm_groupgmem0_DDR_router_1_arb_enable[2] = gmem0_DDR_icm_in_arb_enable[56];
      assign icm_groupgmem0_DDR_router_1_arb_read[2] = gmem0_DDR_icm_in_arb_read[56];
      assign icm_groupgmem0_DDR_router_1_arb_write[2] = gmem0_DDR_icm_in_arb_write[56];
      assign icm_groupgmem0_DDR_router_1_arb_burstcount[2] = gmem0_DDR_icm_in_arb_burstcount[56];
      assign icm_groupgmem0_DDR_router_1_arb_address[2] = gmem0_DDR_icm_in_arb_address[56];
      assign icm_groupgmem0_DDR_router_1_arb_writedata[2] = gmem0_DDR_icm_in_arb_writedata[56];
      assign icm_groupgmem0_DDR_router_1_arb_byteenable[2] = gmem0_DDR_icm_in_arb_byteenable[56];
      assign gmem0_DDR_icm_in_arb_stall[56] = icm_groupgmem0_DDR_router_1_arb_stall[2];
      assign gmem0_DDR_icm_in_wrp_ack[56] = icm_groupgmem0_DDR_router_1_wrp_ack[2];
      assign gmem0_DDR_icm_in_rrp_datavalid[56] = icm_groupgmem0_DDR_router_1_rrp_datavalid[2];
      assign gmem0_DDR_icm_in_rrp_data[56] = icm_groupgmem0_DDR_router_1_rrp_data[2];
      assign icm_groupgmem0_DDR_router_1_arb_request[3] = gmem0_DDR_icm_in_arb_request[9];
      assign icm_groupgmem0_DDR_router_1_arb_enable[3] = gmem0_DDR_icm_in_arb_enable[9];
      assign icm_groupgmem0_DDR_router_1_arb_read[3] = gmem0_DDR_icm_in_arb_read[9];
      assign icm_groupgmem0_DDR_router_1_arb_write[3] = gmem0_DDR_icm_in_arb_write[9];
      assign icm_groupgmem0_DDR_router_1_arb_burstcount[3] = gmem0_DDR_icm_in_arb_burstcount[9];
      assign icm_groupgmem0_DDR_router_1_arb_address[3] = gmem0_DDR_icm_in_arb_address[9];
      assign icm_groupgmem0_DDR_router_1_arb_writedata[3] = gmem0_DDR_icm_in_arb_writedata[9];
      assign icm_groupgmem0_DDR_router_1_arb_byteenable[3] = gmem0_DDR_icm_in_arb_byteenable[9];
      assign gmem0_DDR_icm_in_arb_stall[9] = icm_groupgmem0_DDR_router_1_arb_stall[3];
      assign gmem0_DDR_icm_in_wrp_ack[9] = icm_groupgmem0_DDR_router_1_wrp_ack[3];
      assign gmem0_DDR_icm_in_rrp_datavalid[9] = icm_groupgmem0_DDR_router_1_rrp_datavalid[3];
      assign gmem0_DDR_icm_in_rrp_data[9] = icm_groupgmem0_DDR_router_1_rrp_data[3];
      assign icm_groupgmem0_DDR_router_1_arb_request[4] = gmem0_DDR_icm_in_arb_request[48];
      assign icm_groupgmem0_DDR_router_1_arb_enable[4] = gmem0_DDR_icm_in_arb_enable[48];
      assign icm_groupgmem0_DDR_router_1_arb_read[4] = gmem0_DDR_icm_in_arb_read[48];
      assign icm_groupgmem0_DDR_router_1_arb_write[4] = gmem0_DDR_icm_in_arb_write[48];
      assign icm_groupgmem0_DDR_router_1_arb_burstcount[4] = gmem0_DDR_icm_in_arb_burstcount[48];
      assign icm_groupgmem0_DDR_router_1_arb_address[4] = gmem0_DDR_icm_in_arb_address[48];
      assign icm_groupgmem0_DDR_router_1_arb_writedata[4] = gmem0_DDR_icm_in_arb_writedata[48];
      assign icm_groupgmem0_DDR_router_1_arb_byteenable[4] = gmem0_DDR_icm_in_arb_byteenable[48];
      assign gmem0_DDR_icm_in_arb_stall[48] = icm_groupgmem0_DDR_router_1_arb_stall[4];
      assign gmem0_DDR_icm_in_wrp_ack[48] = icm_groupgmem0_DDR_router_1_wrp_ack[4];
      assign gmem0_DDR_icm_in_rrp_datavalid[48] = icm_groupgmem0_DDR_router_1_rrp_datavalid[4];
      assign gmem0_DDR_icm_in_rrp_data[48] = icm_groupgmem0_DDR_router_1_rrp_data[4];
      assign icm_groupgmem0_DDR_router_1_arb_request[5] = gmem0_DDR_icm_in_arb_request[17];
      assign icm_groupgmem0_DDR_router_1_arb_enable[5] = gmem0_DDR_icm_in_arb_enable[17];
      assign icm_groupgmem0_DDR_router_1_arb_read[5] = gmem0_DDR_icm_in_arb_read[17];
      assign icm_groupgmem0_DDR_router_1_arb_write[5] = gmem0_DDR_icm_in_arb_write[17];
      assign icm_groupgmem0_DDR_router_1_arb_burstcount[5] = gmem0_DDR_icm_in_arb_burstcount[17];
      assign icm_groupgmem0_DDR_router_1_arb_address[5] = gmem0_DDR_icm_in_arb_address[17];
      assign icm_groupgmem0_DDR_router_1_arb_writedata[5] = gmem0_DDR_icm_in_arb_writedata[17];
      assign icm_groupgmem0_DDR_router_1_arb_byteenable[5] = gmem0_DDR_icm_in_arb_byteenable[17];
      assign gmem0_DDR_icm_in_arb_stall[17] = icm_groupgmem0_DDR_router_1_arb_stall[5];
      assign gmem0_DDR_icm_in_wrp_ack[17] = icm_groupgmem0_DDR_router_1_wrp_ack[5];
      assign gmem0_DDR_icm_in_rrp_datavalid[17] = icm_groupgmem0_DDR_router_1_rrp_datavalid[5];
      assign gmem0_DDR_icm_in_rrp_data[17] = icm_groupgmem0_DDR_router_1_rrp_data[5];
      assign icm_groupgmem0_DDR_router_1_arb_request[6] = gmem0_DDR_icm_in_arb_request[40];
      assign icm_groupgmem0_DDR_router_1_arb_enable[6] = gmem0_DDR_icm_in_arb_enable[40];
      assign icm_groupgmem0_DDR_router_1_arb_read[6] = gmem0_DDR_icm_in_arb_read[40];
      assign icm_groupgmem0_DDR_router_1_arb_write[6] = gmem0_DDR_icm_in_arb_write[40];
      assign icm_groupgmem0_DDR_router_1_arb_burstcount[6] = gmem0_DDR_icm_in_arb_burstcount[40];
      assign icm_groupgmem0_DDR_router_1_arb_address[6] = gmem0_DDR_icm_in_arb_address[40];
      assign icm_groupgmem0_DDR_router_1_arb_writedata[6] = gmem0_DDR_icm_in_arb_writedata[40];
      assign icm_groupgmem0_DDR_router_1_arb_byteenable[6] = gmem0_DDR_icm_in_arb_byteenable[40];
      assign gmem0_DDR_icm_in_arb_stall[40] = icm_groupgmem0_DDR_router_1_arb_stall[6];
      assign gmem0_DDR_icm_in_wrp_ack[40] = icm_groupgmem0_DDR_router_1_wrp_ack[6];
      assign gmem0_DDR_icm_in_rrp_datavalid[40] = icm_groupgmem0_DDR_router_1_rrp_datavalid[6];
      assign gmem0_DDR_icm_in_rrp_data[40] = icm_groupgmem0_DDR_router_1_rrp_data[6];
      assign icm_groupgmem0_DDR_router_1_arb_request[7] = gmem0_DDR_icm_in_arb_request[25];
      assign icm_groupgmem0_DDR_router_1_arb_enable[7] = gmem0_DDR_icm_in_arb_enable[25];
      assign icm_groupgmem0_DDR_router_1_arb_read[7] = gmem0_DDR_icm_in_arb_read[25];
      assign icm_groupgmem0_DDR_router_1_arb_write[7] = gmem0_DDR_icm_in_arb_write[25];
      assign icm_groupgmem0_DDR_router_1_arb_burstcount[7] = gmem0_DDR_icm_in_arb_burstcount[25];
      assign icm_groupgmem0_DDR_router_1_arb_address[7] = gmem0_DDR_icm_in_arb_address[25];
      assign icm_groupgmem0_DDR_router_1_arb_writedata[7] = gmem0_DDR_icm_in_arb_writedata[25];
      assign icm_groupgmem0_DDR_router_1_arb_byteenable[7] = gmem0_DDR_icm_in_arb_byteenable[25];
      assign gmem0_DDR_icm_in_arb_stall[25] = icm_groupgmem0_DDR_router_1_arb_stall[7];
      assign gmem0_DDR_icm_in_wrp_ack[25] = icm_groupgmem0_DDR_router_1_wrp_ack[7];
      assign gmem0_DDR_icm_in_rrp_datavalid[25] = icm_groupgmem0_DDR_router_1_rrp_datavalid[7];
      assign gmem0_DDR_icm_in_rrp_data[25] = icm_groupgmem0_DDR_router_1_rrp_data[7];
      assign icm_groupgmem0_DDR_router_1_arb_request[8] = gmem0_DDR_icm_in_arb_request[32];
      assign icm_groupgmem0_DDR_router_1_arb_enable[8] = gmem0_DDR_icm_in_arb_enable[32];
      assign icm_groupgmem0_DDR_router_1_arb_read[8] = gmem0_DDR_icm_in_arb_read[32];
      assign icm_groupgmem0_DDR_router_1_arb_write[8] = gmem0_DDR_icm_in_arb_write[32];
      assign icm_groupgmem0_DDR_router_1_arb_burstcount[8] = gmem0_DDR_icm_in_arb_burstcount[32];
      assign icm_groupgmem0_DDR_router_1_arb_address[8] = gmem0_DDR_icm_in_arb_address[32];
      assign icm_groupgmem0_DDR_router_1_arb_writedata[8] = gmem0_DDR_icm_in_arb_writedata[32];
      assign icm_groupgmem0_DDR_router_1_arb_byteenable[8] = gmem0_DDR_icm_in_arb_byteenable[32];
      assign gmem0_DDR_icm_in_arb_stall[32] = icm_groupgmem0_DDR_router_1_arb_stall[8];
      assign gmem0_DDR_icm_in_wrp_ack[32] = icm_groupgmem0_DDR_router_1_wrp_ack[8];
      assign gmem0_DDR_icm_in_rrp_datavalid[32] = icm_groupgmem0_DDR_router_1_rrp_datavalid[8];
      assign gmem0_DDR_icm_in_rrp_data[32] = icm_groupgmem0_DDR_router_1_rrp_data[8];
      // INST global_ic_preroutegmem0_DDR_router_1 of cnn_sys_ic_4649850629718257126
      cnn_sys_ic_4649850629718257126 global_ic_preroutegmem0_DDR_router_1
      (
         .clock(clock),
         .resetn(resetn),
         // ICM m
         .m_arb_request(icm_groupgmem0_DDR_router_1_arb_request),
         .m_arb_enable(icm_groupgmem0_DDR_router_1_arb_enable),
         .m_arb_read(icm_groupgmem0_DDR_router_1_arb_read),
         .m_arb_write(icm_groupgmem0_DDR_router_1_arb_write),
         .m_arb_burstcount(icm_groupgmem0_DDR_router_1_arb_burstcount),
         .m_arb_address(icm_groupgmem0_DDR_router_1_arb_address),
         .m_arb_writedata(icm_groupgmem0_DDR_router_1_arb_writedata),
         .m_arb_byteenable(icm_groupgmem0_DDR_router_1_arb_byteenable),
         .m_arb_stall(icm_groupgmem0_DDR_router_1_arb_stall),
         .m_wrp_ack(icm_groupgmem0_DDR_router_1_wrp_ack),
         .m_rrp_datavalid(icm_groupgmem0_DDR_router_1_rrp_datavalid),
         .m_rrp_data(icm_groupgmem0_DDR_router_1_rrp_data),
         // ICM mout
         .mout_arb_request(gmem0_DDR_icm_preroute_arb_request[1]),
         .mout_arb_enable(gmem0_DDR_icm_preroute_arb_enable[1]),
         .mout_arb_read(gmem0_DDR_icm_preroute_arb_read[1]),
         .mout_arb_write(gmem0_DDR_icm_preroute_arb_write[1]),
         .mout_arb_burstcount(gmem0_DDR_icm_preroute_arb_burstcount[1]),
         .mout_arb_address(gmem0_DDR_icm_preroute_arb_address[1]),
         .mout_arb_writedata(gmem0_DDR_icm_preroute_arb_writedata[1]),
         .mout_arb_byteenable(gmem0_DDR_icm_preroute_arb_byteenable[1]),
         .mout_arb_id(),
         .mout_arb_stall(gmem0_DDR_icm_preroute_arb_stall[1]),
         .mout_wrp_ack(gmem0_DDR_icm_preroute_wrp_ack[1]),
         .mout_rrp_datavalid(gmem0_DDR_icm_preroute_rrp_datavalid[1]),
         .mout_rrp_data(gmem0_DDR_icm_preroute_rrp_data[1])
      );

      assign icm_groupgmem0_DDR_router_2_arb_request[0] = gmem0_DDR_icm_in_arb_request[63];
      assign icm_groupgmem0_DDR_router_2_arb_enable[0] = gmem0_DDR_icm_in_arb_enable[63];
      assign icm_groupgmem0_DDR_router_2_arb_read[0] = gmem0_DDR_icm_in_arb_read[63];
      assign icm_groupgmem0_DDR_router_2_arb_write[0] = gmem0_DDR_icm_in_arb_write[63];
      assign icm_groupgmem0_DDR_router_2_arb_burstcount[0] = gmem0_DDR_icm_in_arb_burstcount[63];
      assign icm_groupgmem0_DDR_router_2_arb_address[0] = gmem0_DDR_icm_in_arb_address[63];
      assign icm_groupgmem0_DDR_router_2_arb_writedata[0] = gmem0_DDR_icm_in_arb_writedata[63];
      assign icm_groupgmem0_DDR_router_2_arb_byteenable[0] = gmem0_DDR_icm_in_arb_byteenable[63];
      assign gmem0_DDR_icm_in_arb_stall[63] = icm_groupgmem0_DDR_router_2_arb_stall[0];
      assign gmem0_DDR_icm_in_wrp_ack[63] = icm_groupgmem0_DDR_router_2_wrp_ack[0];
      assign gmem0_DDR_icm_in_rrp_datavalid[63] = icm_groupgmem0_DDR_router_2_rrp_datavalid[0];
      assign gmem0_DDR_icm_in_rrp_data[63] = icm_groupgmem0_DDR_router_2_rrp_data[0];
      assign icm_groupgmem0_DDR_router_2_arb_request[1] = gmem0_DDR_icm_in_arb_request[2];
      assign icm_groupgmem0_DDR_router_2_arb_enable[1] = gmem0_DDR_icm_in_arb_enable[2];
      assign icm_groupgmem0_DDR_router_2_arb_read[1] = gmem0_DDR_icm_in_arb_read[2];
      assign icm_groupgmem0_DDR_router_2_arb_write[1] = gmem0_DDR_icm_in_arb_write[2];
      assign icm_groupgmem0_DDR_router_2_arb_burstcount[1] = gmem0_DDR_icm_in_arb_burstcount[2];
      assign icm_groupgmem0_DDR_router_2_arb_address[1] = gmem0_DDR_icm_in_arb_address[2];
      assign icm_groupgmem0_DDR_router_2_arb_writedata[1] = gmem0_DDR_icm_in_arb_writedata[2];
      assign icm_groupgmem0_DDR_router_2_arb_byteenable[1] = gmem0_DDR_icm_in_arb_byteenable[2];
      assign gmem0_DDR_icm_in_arb_stall[2] = icm_groupgmem0_DDR_router_2_arb_stall[1];
      assign gmem0_DDR_icm_in_wrp_ack[2] = icm_groupgmem0_DDR_router_2_wrp_ack[1];
      assign gmem0_DDR_icm_in_rrp_datavalid[2] = icm_groupgmem0_DDR_router_2_rrp_datavalid[1];
      assign gmem0_DDR_icm_in_rrp_data[2] = icm_groupgmem0_DDR_router_2_rrp_data[1];
      assign icm_groupgmem0_DDR_router_2_arb_request[2] = gmem0_DDR_icm_in_arb_request[55];
      assign icm_groupgmem0_DDR_router_2_arb_enable[2] = gmem0_DDR_icm_in_arb_enable[55];
      assign icm_groupgmem0_DDR_router_2_arb_read[2] = gmem0_DDR_icm_in_arb_read[55];
      assign icm_groupgmem0_DDR_router_2_arb_write[2] = gmem0_DDR_icm_in_arb_write[55];
      assign icm_groupgmem0_DDR_router_2_arb_burstcount[2] = gmem0_DDR_icm_in_arb_burstcount[55];
      assign icm_groupgmem0_DDR_router_2_arb_address[2] = gmem0_DDR_icm_in_arb_address[55];
      assign icm_groupgmem0_DDR_router_2_arb_writedata[2] = gmem0_DDR_icm_in_arb_writedata[55];
      assign icm_groupgmem0_DDR_router_2_arb_byteenable[2] = gmem0_DDR_icm_in_arb_byteenable[55];
      assign gmem0_DDR_icm_in_arb_stall[55] = icm_groupgmem0_DDR_router_2_arb_stall[2];
      assign gmem0_DDR_icm_in_wrp_ack[55] = icm_groupgmem0_DDR_router_2_wrp_ack[2];
      assign gmem0_DDR_icm_in_rrp_datavalid[55] = icm_groupgmem0_DDR_router_2_rrp_datavalid[2];
      assign gmem0_DDR_icm_in_rrp_data[55] = icm_groupgmem0_DDR_router_2_rrp_data[2];
      assign icm_groupgmem0_DDR_router_2_arb_request[3] = gmem0_DDR_icm_in_arb_request[10];
      assign icm_groupgmem0_DDR_router_2_arb_enable[3] = gmem0_DDR_icm_in_arb_enable[10];
      assign icm_groupgmem0_DDR_router_2_arb_read[3] = gmem0_DDR_icm_in_arb_read[10];
      assign icm_groupgmem0_DDR_router_2_arb_write[3] = gmem0_DDR_icm_in_arb_write[10];
      assign icm_groupgmem0_DDR_router_2_arb_burstcount[3] = gmem0_DDR_icm_in_arb_burstcount[10];
      assign icm_groupgmem0_DDR_router_2_arb_address[3] = gmem0_DDR_icm_in_arb_address[10];
      assign icm_groupgmem0_DDR_router_2_arb_writedata[3] = gmem0_DDR_icm_in_arb_writedata[10];
      assign icm_groupgmem0_DDR_router_2_arb_byteenable[3] = gmem0_DDR_icm_in_arb_byteenable[10];
      assign gmem0_DDR_icm_in_arb_stall[10] = icm_groupgmem0_DDR_router_2_arb_stall[3];
      assign gmem0_DDR_icm_in_wrp_ack[10] = icm_groupgmem0_DDR_router_2_wrp_ack[3];
      assign gmem0_DDR_icm_in_rrp_datavalid[10] = icm_groupgmem0_DDR_router_2_rrp_datavalid[3];
      assign gmem0_DDR_icm_in_rrp_data[10] = icm_groupgmem0_DDR_router_2_rrp_data[3];
      assign icm_groupgmem0_DDR_router_2_arb_request[4] = gmem0_DDR_icm_in_arb_request[47];
      assign icm_groupgmem0_DDR_router_2_arb_enable[4] = gmem0_DDR_icm_in_arb_enable[47];
      assign icm_groupgmem0_DDR_router_2_arb_read[4] = gmem0_DDR_icm_in_arb_read[47];
      assign icm_groupgmem0_DDR_router_2_arb_write[4] = gmem0_DDR_icm_in_arb_write[47];
      assign icm_groupgmem0_DDR_router_2_arb_burstcount[4] = gmem0_DDR_icm_in_arb_burstcount[47];
      assign icm_groupgmem0_DDR_router_2_arb_address[4] = gmem0_DDR_icm_in_arb_address[47];
      assign icm_groupgmem0_DDR_router_2_arb_writedata[4] = gmem0_DDR_icm_in_arb_writedata[47];
      assign icm_groupgmem0_DDR_router_2_arb_byteenable[4] = gmem0_DDR_icm_in_arb_byteenable[47];
      assign gmem0_DDR_icm_in_arb_stall[47] = icm_groupgmem0_DDR_router_2_arb_stall[4];
      assign gmem0_DDR_icm_in_wrp_ack[47] = icm_groupgmem0_DDR_router_2_wrp_ack[4];
      assign gmem0_DDR_icm_in_rrp_datavalid[47] = icm_groupgmem0_DDR_router_2_rrp_datavalid[4];
      assign gmem0_DDR_icm_in_rrp_data[47] = icm_groupgmem0_DDR_router_2_rrp_data[4];
      assign icm_groupgmem0_DDR_router_2_arb_request[5] = gmem0_DDR_icm_in_arb_request[18];
      assign icm_groupgmem0_DDR_router_2_arb_enable[5] = gmem0_DDR_icm_in_arb_enable[18];
      assign icm_groupgmem0_DDR_router_2_arb_read[5] = gmem0_DDR_icm_in_arb_read[18];
      assign icm_groupgmem0_DDR_router_2_arb_write[5] = gmem0_DDR_icm_in_arb_write[18];
      assign icm_groupgmem0_DDR_router_2_arb_burstcount[5] = gmem0_DDR_icm_in_arb_burstcount[18];
      assign icm_groupgmem0_DDR_router_2_arb_address[5] = gmem0_DDR_icm_in_arb_address[18];
      assign icm_groupgmem0_DDR_router_2_arb_writedata[5] = gmem0_DDR_icm_in_arb_writedata[18];
      assign icm_groupgmem0_DDR_router_2_arb_byteenable[5] = gmem0_DDR_icm_in_arb_byteenable[18];
      assign gmem0_DDR_icm_in_arb_stall[18] = icm_groupgmem0_DDR_router_2_arb_stall[5];
      assign gmem0_DDR_icm_in_wrp_ack[18] = icm_groupgmem0_DDR_router_2_wrp_ack[5];
      assign gmem0_DDR_icm_in_rrp_datavalid[18] = icm_groupgmem0_DDR_router_2_rrp_datavalid[5];
      assign gmem0_DDR_icm_in_rrp_data[18] = icm_groupgmem0_DDR_router_2_rrp_data[5];
      assign icm_groupgmem0_DDR_router_2_arb_request[6] = gmem0_DDR_icm_in_arb_request[39];
      assign icm_groupgmem0_DDR_router_2_arb_enable[6] = gmem0_DDR_icm_in_arb_enable[39];
      assign icm_groupgmem0_DDR_router_2_arb_read[6] = gmem0_DDR_icm_in_arb_read[39];
      assign icm_groupgmem0_DDR_router_2_arb_write[6] = gmem0_DDR_icm_in_arb_write[39];
      assign icm_groupgmem0_DDR_router_2_arb_burstcount[6] = gmem0_DDR_icm_in_arb_burstcount[39];
      assign icm_groupgmem0_DDR_router_2_arb_address[6] = gmem0_DDR_icm_in_arb_address[39];
      assign icm_groupgmem0_DDR_router_2_arb_writedata[6] = gmem0_DDR_icm_in_arb_writedata[39];
      assign icm_groupgmem0_DDR_router_2_arb_byteenable[6] = gmem0_DDR_icm_in_arb_byteenable[39];
      assign gmem0_DDR_icm_in_arb_stall[39] = icm_groupgmem0_DDR_router_2_arb_stall[6];
      assign gmem0_DDR_icm_in_wrp_ack[39] = icm_groupgmem0_DDR_router_2_wrp_ack[6];
      assign gmem0_DDR_icm_in_rrp_datavalid[39] = icm_groupgmem0_DDR_router_2_rrp_datavalid[6];
      assign gmem0_DDR_icm_in_rrp_data[39] = icm_groupgmem0_DDR_router_2_rrp_data[6];
      assign icm_groupgmem0_DDR_router_2_arb_request[7] = gmem0_DDR_icm_in_arb_request[26];
      assign icm_groupgmem0_DDR_router_2_arb_enable[7] = gmem0_DDR_icm_in_arb_enable[26];
      assign icm_groupgmem0_DDR_router_2_arb_read[7] = gmem0_DDR_icm_in_arb_read[26];
      assign icm_groupgmem0_DDR_router_2_arb_write[7] = gmem0_DDR_icm_in_arb_write[26];
      assign icm_groupgmem0_DDR_router_2_arb_burstcount[7] = gmem0_DDR_icm_in_arb_burstcount[26];
      assign icm_groupgmem0_DDR_router_2_arb_address[7] = gmem0_DDR_icm_in_arb_address[26];
      assign icm_groupgmem0_DDR_router_2_arb_writedata[7] = gmem0_DDR_icm_in_arb_writedata[26];
      assign icm_groupgmem0_DDR_router_2_arb_byteenable[7] = gmem0_DDR_icm_in_arb_byteenable[26];
      assign gmem0_DDR_icm_in_arb_stall[26] = icm_groupgmem0_DDR_router_2_arb_stall[7];
      assign gmem0_DDR_icm_in_wrp_ack[26] = icm_groupgmem0_DDR_router_2_wrp_ack[7];
      assign gmem0_DDR_icm_in_rrp_datavalid[26] = icm_groupgmem0_DDR_router_2_rrp_datavalid[7];
      assign gmem0_DDR_icm_in_rrp_data[26] = icm_groupgmem0_DDR_router_2_rrp_data[7];
      // INST global_ic_preroutegmem0_DDR_router_2 of cnn_sys_ic_9767722386003831483
      cnn_sys_ic_9767722386003831483 global_ic_preroutegmem0_DDR_router_2
      (
         .clock(clock),
         .resetn(resetn),
         // ICM m
         .m_arb_request(icm_groupgmem0_DDR_router_2_arb_request),
         .m_arb_enable(icm_groupgmem0_DDR_router_2_arb_enable),
         .m_arb_read(icm_groupgmem0_DDR_router_2_arb_read),
         .m_arb_write(icm_groupgmem0_DDR_router_2_arb_write),
         .m_arb_burstcount(icm_groupgmem0_DDR_router_2_arb_burstcount),
         .m_arb_address(icm_groupgmem0_DDR_router_2_arb_address),
         .m_arb_writedata(icm_groupgmem0_DDR_router_2_arb_writedata),
         .m_arb_byteenable(icm_groupgmem0_DDR_router_2_arb_byteenable),
         .m_arb_stall(icm_groupgmem0_DDR_router_2_arb_stall),
         .m_wrp_ack(icm_groupgmem0_DDR_router_2_wrp_ack),
         .m_rrp_datavalid(icm_groupgmem0_DDR_router_2_rrp_datavalid),
         .m_rrp_data(icm_groupgmem0_DDR_router_2_rrp_data),
         // ICM mout
         .mout_arb_request(gmem0_DDR_icm_preroute_arb_request[2]),
         .mout_arb_enable(gmem0_DDR_icm_preroute_arb_enable[2]),
         .mout_arb_read(gmem0_DDR_icm_preroute_arb_read[2]),
         .mout_arb_write(gmem0_DDR_icm_preroute_arb_write[2]),
         .mout_arb_burstcount(gmem0_DDR_icm_preroute_arb_burstcount[2]),
         .mout_arb_address(gmem0_DDR_icm_preroute_arb_address[2]),
         .mout_arb_writedata(gmem0_DDR_icm_preroute_arb_writedata[2]),
         .mout_arb_byteenable(gmem0_DDR_icm_preroute_arb_byteenable[2]),
         .mout_arb_id(),
         .mout_arb_stall(gmem0_DDR_icm_preroute_arb_stall[2]),
         .mout_wrp_ack(gmem0_DDR_icm_preroute_wrp_ack[2]),
         .mout_rrp_datavalid(gmem0_DDR_icm_preroute_rrp_datavalid[2]),
         .mout_rrp_data(gmem0_DDR_icm_preroute_rrp_data[2])
      );

      assign icm_groupgmem0_DDR_router_3_arb_request[0] = gmem0_DDR_icm_in_arb_request[62];
      assign icm_groupgmem0_DDR_router_3_arb_enable[0] = gmem0_DDR_icm_in_arb_enable[62];
      assign icm_groupgmem0_DDR_router_3_arb_read[0] = gmem0_DDR_icm_in_arb_read[62];
      assign icm_groupgmem0_DDR_router_3_arb_write[0] = gmem0_DDR_icm_in_arb_write[62];
      assign icm_groupgmem0_DDR_router_3_arb_burstcount[0] = gmem0_DDR_icm_in_arb_burstcount[62];
      assign icm_groupgmem0_DDR_router_3_arb_address[0] = gmem0_DDR_icm_in_arb_address[62];
      assign icm_groupgmem0_DDR_router_3_arb_writedata[0] = gmem0_DDR_icm_in_arb_writedata[62];
      assign icm_groupgmem0_DDR_router_3_arb_byteenable[0] = gmem0_DDR_icm_in_arb_byteenable[62];
      assign gmem0_DDR_icm_in_arb_stall[62] = icm_groupgmem0_DDR_router_3_arb_stall[0];
      assign gmem0_DDR_icm_in_wrp_ack[62] = icm_groupgmem0_DDR_router_3_wrp_ack[0];
      assign gmem0_DDR_icm_in_rrp_datavalid[62] = icm_groupgmem0_DDR_router_3_rrp_datavalid[0];
      assign gmem0_DDR_icm_in_rrp_data[62] = icm_groupgmem0_DDR_router_3_rrp_data[0];
      assign icm_groupgmem0_DDR_router_3_arb_request[1] = gmem0_DDR_icm_in_arb_request[3];
      assign icm_groupgmem0_DDR_router_3_arb_enable[1] = gmem0_DDR_icm_in_arb_enable[3];
      assign icm_groupgmem0_DDR_router_3_arb_read[1] = gmem0_DDR_icm_in_arb_read[3];
      assign icm_groupgmem0_DDR_router_3_arb_write[1] = gmem0_DDR_icm_in_arb_write[3];
      assign icm_groupgmem0_DDR_router_3_arb_burstcount[1] = gmem0_DDR_icm_in_arb_burstcount[3];
      assign icm_groupgmem0_DDR_router_3_arb_address[1] = gmem0_DDR_icm_in_arb_address[3];
      assign icm_groupgmem0_DDR_router_3_arb_writedata[1] = gmem0_DDR_icm_in_arb_writedata[3];
      assign icm_groupgmem0_DDR_router_3_arb_byteenable[1] = gmem0_DDR_icm_in_arb_byteenable[3];
      assign gmem0_DDR_icm_in_arb_stall[3] = icm_groupgmem0_DDR_router_3_arb_stall[1];
      assign gmem0_DDR_icm_in_wrp_ack[3] = icm_groupgmem0_DDR_router_3_wrp_ack[1];
      assign gmem0_DDR_icm_in_rrp_datavalid[3] = icm_groupgmem0_DDR_router_3_rrp_datavalid[1];
      assign gmem0_DDR_icm_in_rrp_data[3] = icm_groupgmem0_DDR_router_3_rrp_data[1];
      assign icm_groupgmem0_DDR_router_3_arb_request[2] = gmem0_DDR_icm_in_arb_request[54];
      assign icm_groupgmem0_DDR_router_3_arb_enable[2] = gmem0_DDR_icm_in_arb_enable[54];
      assign icm_groupgmem0_DDR_router_3_arb_read[2] = gmem0_DDR_icm_in_arb_read[54];
      assign icm_groupgmem0_DDR_router_3_arb_write[2] = gmem0_DDR_icm_in_arb_write[54];
      assign icm_groupgmem0_DDR_router_3_arb_burstcount[2] = gmem0_DDR_icm_in_arb_burstcount[54];
      assign icm_groupgmem0_DDR_router_3_arb_address[2] = gmem0_DDR_icm_in_arb_address[54];
      assign icm_groupgmem0_DDR_router_3_arb_writedata[2] = gmem0_DDR_icm_in_arb_writedata[54];
      assign icm_groupgmem0_DDR_router_3_arb_byteenable[2] = gmem0_DDR_icm_in_arb_byteenable[54];
      assign gmem0_DDR_icm_in_arb_stall[54] = icm_groupgmem0_DDR_router_3_arb_stall[2];
      assign gmem0_DDR_icm_in_wrp_ack[54] = icm_groupgmem0_DDR_router_3_wrp_ack[2];
      assign gmem0_DDR_icm_in_rrp_datavalid[54] = icm_groupgmem0_DDR_router_3_rrp_datavalid[2];
      assign gmem0_DDR_icm_in_rrp_data[54] = icm_groupgmem0_DDR_router_3_rrp_data[2];
      assign icm_groupgmem0_DDR_router_3_arb_request[3] = gmem0_DDR_icm_in_arb_request[11];
      assign icm_groupgmem0_DDR_router_3_arb_enable[3] = gmem0_DDR_icm_in_arb_enable[11];
      assign icm_groupgmem0_DDR_router_3_arb_read[3] = gmem0_DDR_icm_in_arb_read[11];
      assign icm_groupgmem0_DDR_router_3_arb_write[3] = gmem0_DDR_icm_in_arb_write[11];
      assign icm_groupgmem0_DDR_router_3_arb_burstcount[3] = gmem0_DDR_icm_in_arb_burstcount[11];
      assign icm_groupgmem0_DDR_router_3_arb_address[3] = gmem0_DDR_icm_in_arb_address[11];
      assign icm_groupgmem0_DDR_router_3_arb_writedata[3] = gmem0_DDR_icm_in_arb_writedata[11];
      assign icm_groupgmem0_DDR_router_3_arb_byteenable[3] = gmem0_DDR_icm_in_arb_byteenable[11];
      assign gmem0_DDR_icm_in_arb_stall[11] = icm_groupgmem0_DDR_router_3_arb_stall[3];
      assign gmem0_DDR_icm_in_wrp_ack[11] = icm_groupgmem0_DDR_router_3_wrp_ack[3];
      assign gmem0_DDR_icm_in_rrp_datavalid[11] = icm_groupgmem0_DDR_router_3_rrp_datavalid[3];
      assign gmem0_DDR_icm_in_rrp_data[11] = icm_groupgmem0_DDR_router_3_rrp_data[3];
      assign icm_groupgmem0_DDR_router_3_arb_request[4] = gmem0_DDR_icm_in_arb_request[46];
      assign icm_groupgmem0_DDR_router_3_arb_enable[4] = gmem0_DDR_icm_in_arb_enable[46];
      assign icm_groupgmem0_DDR_router_3_arb_read[4] = gmem0_DDR_icm_in_arb_read[46];
      assign icm_groupgmem0_DDR_router_3_arb_write[4] = gmem0_DDR_icm_in_arb_write[46];
      assign icm_groupgmem0_DDR_router_3_arb_burstcount[4] = gmem0_DDR_icm_in_arb_burstcount[46];
      assign icm_groupgmem0_DDR_router_3_arb_address[4] = gmem0_DDR_icm_in_arb_address[46];
      assign icm_groupgmem0_DDR_router_3_arb_writedata[4] = gmem0_DDR_icm_in_arb_writedata[46];
      assign icm_groupgmem0_DDR_router_3_arb_byteenable[4] = gmem0_DDR_icm_in_arb_byteenable[46];
      assign gmem0_DDR_icm_in_arb_stall[46] = icm_groupgmem0_DDR_router_3_arb_stall[4];
      assign gmem0_DDR_icm_in_wrp_ack[46] = icm_groupgmem0_DDR_router_3_wrp_ack[4];
      assign gmem0_DDR_icm_in_rrp_datavalid[46] = icm_groupgmem0_DDR_router_3_rrp_datavalid[4];
      assign gmem0_DDR_icm_in_rrp_data[46] = icm_groupgmem0_DDR_router_3_rrp_data[4];
      assign icm_groupgmem0_DDR_router_3_arb_request[5] = gmem0_DDR_icm_in_arb_request[19];
      assign icm_groupgmem0_DDR_router_3_arb_enable[5] = gmem0_DDR_icm_in_arb_enable[19];
      assign icm_groupgmem0_DDR_router_3_arb_read[5] = gmem0_DDR_icm_in_arb_read[19];
      assign icm_groupgmem0_DDR_router_3_arb_write[5] = gmem0_DDR_icm_in_arb_write[19];
      assign icm_groupgmem0_DDR_router_3_arb_burstcount[5] = gmem0_DDR_icm_in_arb_burstcount[19];
      assign icm_groupgmem0_DDR_router_3_arb_address[5] = gmem0_DDR_icm_in_arb_address[19];
      assign icm_groupgmem0_DDR_router_3_arb_writedata[5] = gmem0_DDR_icm_in_arb_writedata[19];
      assign icm_groupgmem0_DDR_router_3_arb_byteenable[5] = gmem0_DDR_icm_in_arb_byteenable[19];
      assign gmem0_DDR_icm_in_arb_stall[19] = icm_groupgmem0_DDR_router_3_arb_stall[5];
      assign gmem0_DDR_icm_in_wrp_ack[19] = icm_groupgmem0_DDR_router_3_wrp_ack[5];
      assign gmem0_DDR_icm_in_rrp_datavalid[19] = icm_groupgmem0_DDR_router_3_rrp_datavalid[5];
      assign gmem0_DDR_icm_in_rrp_data[19] = icm_groupgmem0_DDR_router_3_rrp_data[5];
      assign icm_groupgmem0_DDR_router_3_arb_request[6] = gmem0_DDR_icm_in_arb_request[38];
      assign icm_groupgmem0_DDR_router_3_arb_enable[6] = gmem0_DDR_icm_in_arb_enable[38];
      assign icm_groupgmem0_DDR_router_3_arb_read[6] = gmem0_DDR_icm_in_arb_read[38];
      assign icm_groupgmem0_DDR_router_3_arb_write[6] = gmem0_DDR_icm_in_arb_write[38];
      assign icm_groupgmem0_DDR_router_3_arb_burstcount[6] = gmem0_DDR_icm_in_arb_burstcount[38];
      assign icm_groupgmem0_DDR_router_3_arb_address[6] = gmem0_DDR_icm_in_arb_address[38];
      assign icm_groupgmem0_DDR_router_3_arb_writedata[6] = gmem0_DDR_icm_in_arb_writedata[38];
      assign icm_groupgmem0_DDR_router_3_arb_byteenable[6] = gmem0_DDR_icm_in_arb_byteenable[38];
      assign gmem0_DDR_icm_in_arb_stall[38] = icm_groupgmem0_DDR_router_3_arb_stall[6];
      assign gmem0_DDR_icm_in_wrp_ack[38] = icm_groupgmem0_DDR_router_3_wrp_ack[6];
      assign gmem0_DDR_icm_in_rrp_datavalid[38] = icm_groupgmem0_DDR_router_3_rrp_datavalid[6];
      assign gmem0_DDR_icm_in_rrp_data[38] = icm_groupgmem0_DDR_router_3_rrp_data[6];
      assign icm_groupgmem0_DDR_router_3_arb_request[7] = gmem0_DDR_icm_in_arb_request[27];
      assign icm_groupgmem0_DDR_router_3_arb_enable[7] = gmem0_DDR_icm_in_arb_enable[27];
      assign icm_groupgmem0_DDR_router_3_arb_read[7] = gmem0_DDR_icm_in_arb_read[27];
      assign icm_groupgmem0_DDR_router_3_arb_write[7] = gmem0_DDR_icm_in_arb_write[27];
      assign icm_groupgmem0_DDR_router_3_arb_burstcount[7] = gmem0_DDR_icm_in_arb_burstcount[27];
      assign icm_groupgmem0_DDR_router_3_arb_address[7] = gmem0_DDR_icm_in_arb_address[27];
      assign icm_groupgmem0_DDR_router_3_arb_writedata[7] = gmem0_DDR_icm_in_arb_writedata[27];
      assign icm_groupgmem0_DDR_router_3_arb_byteenable[7] = gmem0_DDR_icm_in_arb_byteenable[27];
      assign gmem0_DDR_icm_in_arb_stall[27] = icm_groupgmem0_DDR_router_3_arb_stall[7];
      assign gmem0_DDR_icm_in_wrp_ack[27] = icm_groupgmem0_DDR_router_3_wrp_ack[7];
      assign gmem0_DDR_icm_in_rrp_datavalid[27] = icm_groupgmem0_DDR_router_3_rrp_datavalid[7];
      assign gmem0_DDR_icm_in_rrp_data[27] = icm_groupgmem0_DDR_router_3_rrp_data[7];
      // INST global_ic_preroutegmem0_DDR_router_3 of cnn_sys_ic_9767722386003831483
      cnn_sys_ic_9767722386003831483 global_ic_preroutegmem0_DDR_router_3
      (
         .clock(clock),
         .resetn(resetn),
         // ICM m
         .m_arb_request(icm_groupgmem0_DDR_router_3_arb_request),
         .m_arb_enable(icm_groupgmem0_DDR_router_3_arb_enable),
         .m_arb_read(icm_groupgmem0_DDR_router_3_arb_read),
         .m_arb_write(icm_groupgmem0_DDR_router_3_arb_write),
         .m_arb_burstcount(icm_groupgmem0_DDR_router_3_arb_burstcount),
         .m_arb_address(icm_groupgmem0_DDR_router_3_arb_address),
         .m_arb_writedata(icm_groupgmem0_DDR_router_3_arb_writedata),
         .m_arb_byteenable(icm_groupgmem0_DDR_router_3_arb_byteenable),
         .m_arb_stall(icm_groupgmem0_DDR_router_3_arb_stall),
         .m_wrp_ack(icm_groupgmem0_DDR_router_3_wrp_ack),
         .m_rrp_datavalid(icm_groupgmem0_DDR_router_3_rrp_datavalid),
         .m_rrp_data(icm_groupgmem0_DDR_router_3_rrp_data),
         // ICM mout
         .mout_arb_request(gmem0_DDR_icm_preroute_arb_request[3]),
         .mout_arb_enable(gmem0_DDR_icm_preroute_arb_enable[3]),
         .mout_arb_read(gmem0_DDR_icm_preroute_arb_read[3]),
         .mout_arb_write(gmem0_DDR_icm_preroute_arb_write[3]),
         .mout_arb_burstcount(gmem0_DDR_icm_preroute_arb_burstcount[3]),
         .mout_arb_address(gmem0_DDR_icm_preroute_arb_address[3]),
         .mout_arb_writedata(gmem0_DDR_icm_preroute_arb_writedata[3]),
         .mout_arb_byteenable(gmem0_DDR_icm_preroute_arb_byteenable[3]),
         .mout_arb_id(),
         .mout_arb_stall(gmem0_DDR_icm_preroute_arb_stall[3]),
         .mout_wrp_ack(gmem0_DDR_icm_preroute_wrp_ack[3]),
         .mout_rrp_datavalid(gmem0_DDR_icm_preroute_rrp_datavalid[3]),
         .mout_rrp_data(gmem0_DDR_icm_preroute_rrp_data[3])
      );

      assign icm_groupgmem0_DDR_router_4_arb_request[0] = gmem0_DDR_icm_in_arb_request[61];
      assign icm_groupgmem0_DDR_router_4_arb_enable[0] = gmem0_DDR_icm_in_arb_enable[61];
      assign icm_groupgmem0_DDR_router_4_arb_read[0] = gmem0_DDR_icm_in_arb_read[61];
      assign icm_groupgmem0_DDR_router_4_arb_write[0] = gmem0_DDR_icm_in_arb_write[61];
      assign icm_groupgmem0_DDR_router_4_arb_burstcount[0] = gmem0_DDR_icm_in_arb_burstcount[61];
      assign icm_groupgmem0_DDR_router_4_arb_address[0] = gmem0_DDR_icm_in_arb_address[61];
      assign icm_groupgmem0_DDR_router_4_arb_writedata[0] = gmem0_DDR_icm_in_arb_writedata[61];
      assign icm_groupgmem0_DDR_router_4_arb_byteenable[0] = gmem0_DDR_icm_in_arb_byteenable[61];
      assign gmem0_DDR_icm_in_arb_stall[61] = icm_groupgmem0_DDR_router_4_arb_stall[0];
      assign gmem0_DDR_icm_in_wrp_ack[61] = icm_groupgmem0_DDR_router_4_wrp_ack[0];
      assign gmem0_DDR_icm_in_rrp_datavalid[61] = icm_groupgmem0_DDR_router_4_rrp_datavalid[0];
      assign gmem0_DDR_icm_in_rrp_data[61] = icm_groupgmem0_DDR_router_4_rrp_data[0];
      assign icm_groupgmem0_DDR_router_4_arb_request[1] = gmem0_DDR_icm_in_arb_request[4];
      assign icm_groupgmem0_DDR_router_4_arb_enable[1] = gmem0_DDR_icm_in_arb_enable[4];
      assign icm_groupgmem0_DDR_router_4_arb_read[1] = gmem0_DDR_icm_in_arb_read[4];
      assign icm_groupgmem0_DDR_router_4_arb_write[1] = gmem0_DDR_icm_in_arb_write[4];
      assign icm_groupgmem0_DDR_router_4_arb_burstcount[1] = gmem0_DDR_icm_in_arb_burstcount[4];
      assign icm_groupgmem0_DDR_router_4_arb_address[1] = gmem0_DDR_icm_in_arb_address[4];
      assign icm_groupgmem0_DDR_router_4_arb_writedata[1] = gmem0_DDR_icm_in_arb_writedata[4];
      assign icm_groupgmem0_DDR_router_4_arb_byteenable[1] = gmem0_DDR_icm_in_arb_byteenable[4];
      assign gmem0_DDR_icm_in_arb_stall[4] = icm_groupgmem0_DDR_router_4_arb_stall[1];
      assign gmem0_DDR_icm_in_wrp_ack[4] = icm_groupgmem0_DDR_router_4_wrp_ack[1];
      assign gmem0_DDR_icm_in_rrp_datavalid[4] = icm_groupgmem0_DDR_router_4_rrp_datavalid[1];
      assign gmem0_DDR_icm_in_rrp_data[4] = icm_groupgmem0_DDR_router_4_rrp_data[1];
      assign icm_groupgmem0_DDR_router_4_arb_request[2] = gmem0_DDR_icm_in_arb_request[53];
      assign icm_groupgmem0_DDR_router_4_arb_enable[2] = gmem0_DDR_icm_in_arb_enable[53];
      assign icm_groupgmem0_DDR_router_4_arb_read[2] = gmem0_DDR_icm_in_arb_read[53];
      assign icm_groupgmem0_DDR_router_4_arb_write[2] = gmem0_DDR_icm_in_arb_write[53];
      assign icm_groupgmem0_DDR_router_4_arb_burstcount[2] = gmem0_DDR_icm_in_arb_burstcount[53];
      assign icm_groupgmem0_DDR_router_4_arb_address[2] = gmem0_DDR_icm_in_arb_address[53];
      assign icm_groupgmem0_DDR_router_4_arb_writedata[2] = gmem0_DDR_icm_in_arb_writedata[53];
      assign icm_groupgmem0_DDR_router_4_arb_byteenable[2] = gmem0_DDR_icm_in_arb_byteenable[53];
      assign gmem0_DDR_icm_in_arb_stall[53] = icm_groupgmem0_DDR_router_4_arb_stall[2];
      assign gmem0_DDR_icm_in_wrp_ack[53] = icm_groupgmem0_DDR_router_4_wrp_ack[2];
      assign gmem0_DDR_icm_in_rrp_datavalid[53] = icm_groupgmem0_DDR_router_4_rrp_datavalid[2];
      assign gmem0_DDR_icm_in_rrp_data[53] = icm_groupgmem0_DDR_router_4_rrp_data[2];
      assign icm_groupgmem0_DDR_router_4_arb_request[3] = gmem0_DDR_icm_in_arb_request[12];
      assign icm_groupgmem0_DDR_router_4_arb_enable[3] = gmem0_DDR_icm_in_arb_enable[12];
      assign icm_groupgmem0_DDR_router_4_arb_read[3] = gmem0_DDR_icm_in_arb_read[12];
      assign icm_groupgmem0_DDR_router_4_arb_write[3] = gmem0_DDR_icm_in_arb_write[12];
      assign icm_groupgmem0_DDR_router_4_arb_burstcount[3] = gmem0_DDR_icm_in_arb_burstcount[12];
      assign icm_groupgmem0_DDR_router_4_arb_address[3] = gmem0_DDR_icm_in_arb_address[12];
      assign icm_groupgmem0_DDR_router_4_arb_writedata[3] = gmem0_DDR_icm_in_arb_writedata[12];
      assign icm_groupgmem0_DDR_router_4_arb_byteenable[3] = gmem0_DDR_icm_in_arb_byteenable[12];
      assign gmem0_DDR_icm_in_arb_stall[12] = icm_groupgmem0_DDR_router_4_arb_stall[3];
      assign gmem0_DDR_icm_in_wrp_ack[12] = icm_groupgmem0_DDR_router_4_wrp_ack[3];
      assign gmem0_DDR_icm_in_rrp_datavalid[12] = icm_groupgmem0_DDR_router_4_rrp_datavalid[3];
      assign gmem0_DDR_icm_in_rrp_data[12] = icm_groupgmem0_DDR_router_4_rrp_data[3];
      assign icm_groupgmem0_DDR_router_4_arb_request[4] = gmem0_DDR_icm_in_arb_request[45];
      assign icm_groupgmem0_DDR_router_4_arb_enable[4] = gmem0_DDR_icm_in_arb_enable[45];
      assign icm_groupgmem0_DDR_router_4_arb_read[4] = gmem0_DDR_icm_in_arb_read[45];
      assign icm_groupgmem0_DDR_router_4_arb_write[4] = gmem0_DDR_icm_in_arb_write[45];
      assign icm_groupgmem0_DDR_router_4_arb_burstcount[4] = gmem0_DDR_icm_in_arb_burstcount[45];
      assign icm_groupgmem0_DDR_router_4_arb_address[4] = gmem0_DDR_icm_in_arb_address[45];
      assign icm_groupgmem0_DDR_router_4_arb_writedata[4] = gmem0_DDR_icm_in_arb_writedata[45];
      assign icm_groupgmem0_DDR_router_4_arb_byteenable[4] = gmem0_DDR_icm_in_arb_byteenable[45];
      assign gmem0_DDR_icm_in_arb_stall[45] = icm_groupgmem0_DDR_router_4_arb_stall[4];
      assign gmem0_DDR_icm_in_wrp_ack[45] = icm_groupgmem0_DDR_router_4_wrp_ack[4];
      assign gmem0_DDR_icm_in_rrp_datavalid[45] = icm_groupgmem0_DDR_router_4_rrp_datavalid[4];
      assign gmem0_DDR_icm_in_rrp_data[45] = icm_groupgmem0_DDR_router_4_rrp_data[4];
      assign icm_groupgmem0_DDR_router_4_arb_request[5] = gmem0_DDR_icm_in_arb_request[20];
      assign icm_groupgmem0_DDR_router_4_arb_enable[5] = gmem0_DDR_icm_in_arb_enable[20];
      assign icm_groupgmem0_DDR_router_4_arb_read[5] = gmem0_DDR_icm_in_arb_read[20];
      assign icm_groupgmem0_DDR_router_4_arb_write[5] = gmem0_DDR_icm_in_arb_write[20];
      assign icm_groupgmem0_DDR_router_4_arb_burstcount[5] = gmem0_DDR_icm_in_arb_burstcount[20];
      assign icm_groupgmem0_DDR_router_4_arb_address[5] = gmem0_DDR_icm_in_arb_address[20];
      assign icm_groupgmem0_DDR_router_4_arb_writedata[5] = gmem0_DDR_icm_in_arb_writedata[20];
      assign icm_groupgmem0_DDR_router_4_arb_byteenable[5] = gmem0_DDR_icm_in_arb_byteenable[20];
      assign gmem0_DDR_icm_in_arb_stall[20] = icm_groupgmem0_DDR_router_4_arb_stall[5];
      assign gmem0_DDR_icm_in_wrp_ack[20] = icm_groupgmem0_DDR_router_4_wrp_ack[5];
      assign gmem0_DDR_icm_in_rrp_datavalid[20] = icm_groupgmem0_DDR_router_4_rrp_datavalid[5];
      assign gmem0_DDR_icm_in_rrp_data[20] = icm_groupgmem0_DDR_router_4_rrp_data[5];
      assign icm_groupgmem0_DDR_router_4_arb_request[6] = gmem0_DDR_icm_in_arb_request[37];
      assign icm_groupgmem0_DDR_router_4_arb_enable[6] = gmem0_DDR_icm_in_arb_enable[37];
      assign icm_groupgmem0_DDR_router_4_arb_read[6] = gmem0_DDR_icm_in_arb_read[37];
      assign icm_groupgmem0_DDR_router_4_arb_write[6] = gmem0_DDR_icm_in_arb_write[37];
      assign icm_groupgmem0_DDR_router_4_arb_burstcount[6] = gmem0_DDR_icm_in_arb_burstcount[37];
      assign icm_groupgmem0_DDR_router_4_arb_address[6] = gmem0_DDR_icm_in_arb_address[37];
      assign icm_groupgmem0_DDR_router_4_arb_writedata[6] = gmem0_DDR_icm_in_arb_writedata[37];
      assign icm_groupgmem0_DDR_router_4_arb_byteenable[6] = gmem0_DDR_icm_in_arb_byteenable[37];
      assign gmem0_DDR_icm_in_arb_stall[37] = icm_groupgmem0_DDR_router_4_arb_stall[6];
      assign gmem0_DDR_icm_in_wrp_ack[37] = icm_groupgmem0_DDR_router_4_wrp_ack[6];
      assign gmem0_DDR_icm_in_rrp_datavalid[37] = icm_groupgmem0_DDR_router_4_rrp_datavalid[6];
      assign gmem0_DDR_icm_in_rrp_data[37] = icm_groupgmem0_DDR_router_4_rrp_data[6];
      assign icm_groupgmem0_DDR_router_4_arb_request[7] = gmem0_DDR_icm_in_arb_request[28];
      assign icm_groupgmem0_DDR_router_4_arb_enable[7] = gmem0_DDR_icm_in_arb_enable[28];
      assign icm_groupgmem0_DDR_router_4_arb_read[7] = gmem0_DDR_icm_in_arb_read[28];
      assign icm_groupgmem0_DDR_router_4_arb_write[7] = gmem0_DDR_icm_in_arb_write[28];
      assign icm_groupgmem0_DDR_router_4_arb_burstcount[7] = gmem0_DDR_icm_in_arb_burstcount[28];
      assign icm_groupgmem0_DDR_router_4_arb_address[7] = gmem0_DDR_icm_in_arb_address[28];
      assign icm_groupgmem0_DDR_router_4_arb_writedata[7] = gmem0_DDR_icm_in_arb_writedata[28];
      assign icm_groupgmem0_DDR_router_4_arb_byteenable[7] = gmem0_DDR_icm_in_arb_byteenable[28];
      assign gmem0_DDR_icm_in_arb_stall[28] = icm_groupgmem0_DDR_router_4_arb_stall[7];
      assign gmem0_DDR_icm_in_wrp_ack[28] = icm_groupgmem0_DDR_router_4_wrp_ack[7];
      assign gmem0_DDR_icm_in_rrp_datavalid[28] = icm_groupgmem0_DDR_router_4_rrp_datavalid[7];
      assign gmem0_DDR_icm_in_rrp_data[28] = icm_groupgmem0_DDR_router_4_rrp_data[7];
      // INST global_ic_preroutegmem0_DDR_router_4 of cnn_sys_ic_9767722386003831483
      cnn_sys_ic_9767722386003831483 global_ic_preroutegmem0_DDR_router_4
      (
         .clock(clock),
         .resetn(resetn),
         // ICM m
         .m_arb_request(icm_groupgmem0_DDR_router_4_arb_request),
         .m_arb_enable(icm_groupgmem0_DDR_router_4_arb_enable),
         .m_arb_read(icm_groupgmem0_DDR_router_4_arb_read),
         .m_arb_write(icm_groupgmem0_DDR_router_4_arb_write),
         .m_arb_burstcount(icm_groupgmem0_DDR_router_4_arb_burstcount),
         .m_arb_address(icm_groupgmem0_DDR_router_4_arb_address),
         .m_arb_writedata(icm_groupgmem0_DDR_router_4_arb_writedata),
         .m_arb_byteenable(icm_groupgmem0_DDR_router_4_arb_byteenable),
         .m_arb_stall(icm_groupgmem0_DDR_router_4_arb_stall),
         .m_wrp_ack(icm_groupgmem0_DDR_router_4_wrp_ack),
         .m_rrp_datavalid(icm_groupgmem0_DDR_router_4_rrp_datavalid),
         .m_rrp_data(icm_groupgmem0_DDR_router_4_rrp_data),
         // ICM mout
         .mout_arb_request(gmem0_DDR_icm_preroute_arb_request[4]),
         .mout_arb_enable(gmem0_DDR_icm_preroute_arb_enable[4]),
         .mout_arb_read(gmem0_DDR_icm_preroute_arb_read[4]),
         .mout_arb_write(gmem0_DDR_icm_preroute_arb_write[4]),
         .mout_arb_burstcount(gmem0_DDR_icm_preroute_arb_burstcount[4]),
         .mout_arb_address(gmem0_DDR_icm_preroute_arb_address[4]),
         .mout_arb_writedata(gmem0_DDR_icm_preroute_arb_writedata[4]),
         .mout_arb_byteenable(gmem0_DDR_icm_preroute_arb_byteenable[4]),
         .mout_arb_id(),
         .mout_arb_stall(gmem0_DDR_icm_preroute_arb_stall[4]),
         .mout_wrp_ack(gmem0_DDR_icm_preroute_wrp_ack[4]),
         .mout_rrp_datavalid(gmem0_DDR_icm_preroute_rrp_datavalid[4]),
         .mout_rrp_data(gmem0_DDR_icm_preroute_rrp_data[4])
      );

      assign icm_groupgmem0_DDR_router_5_arb_request[0] = gmem0_DDR_icm_in_arb_request[60];
      assign icm_groupgmem0_DDR_router_5_arb_enable[0] = gmem0_DDR_icm_in_arb_enable[60];
      assign icm_groupgmem0_DDR_router_5_arb_read[0] = gmem0_DDR_icm_in_arb_read[60];
      assign icm_groupgmem0_DDR_router_5_arb_write[0] = gmem0_DDR_icm_in_arb_write[60];
      assign icm_groupgmem0_DDR_router_5_arb_burstcount[0] = gmem0_DDR_icm_in_arb_burstcount[60];
      assign icm_groupgmem0_DDR_router_5_arb_address[0] = gmem0_DDR_icm_in_arb_address[60];
      assign icm_groupgmem0_DDR_router_5_arb_writedata[0] = gmem0_DDR_icm_in_arb_writedata[60];
      assign icm_groupgmem0_DDR_router_5_arb_byteenable[0] = gmem0_DDR_icm_in_arb_byteenable[60];
      assign gmem0_DDR_icm_in_arb_stall[60] = icm_groupgmem0_DDR_router_5_arb_stall[0];
      assign gmem0_DDR_icm_in_wrp_ack[60] = icm_groupgmem0_DDR_router_5_wrp_ack[0];
      assign gmem0_DDR_icm_in_rrp_datavalid[60] = icm_groupgmem0_DDR_router_5_rrp_datavalid[0];
      assign gmem0_DDR_icm_in_rrp_data[60] = icm_groupgmem0_DDR_router_5_rrp_data[0];
      assign icm_groupgmem0_DDR_router_5_arb_request[1] = gmem0_DDR_icm_in_arb_request[5];
      assign icm_groupgmem0_DDR_router_5_arb_enable[1] = gmem0_DDR_icm_in_arb_enable[5];
      assign icm_groupgmem0_DDR_router_5_arb_read[1] = gmem0_DDR_icm_in_arb_read[5];
      assign icm_groupgmem0_DDR_router_5_arb_write[1] = gmem0_DDR_icm_in_arb_write[5];
      assign icm_groupgmem0_DDR_router_5_arb_burstcount[1] = gmem0_DDR_icm_in_arb_burstcount[5];
      assign icm_groupgmem0_DDR_router_5_arb_address[1] = gmem0_DDR_icm_in_arb_address[5];
      assign icm_groupgmem0_DDR_router_5_arb_writedata[1] = gmem0_DDR_icm_in_arb_writedata[5];
      assign icm_groupgmem0_DDR_router_5_arb_byteenable[1] = gmem0_DDR_icm_in_arb_byteenable[5];
      assign gmem0_DDR_icm_in_arb_stall[5] = icm_groupgmem0_DDR_router_5_arb_stall[1];
      assign gmem0_DDR_icm_in_wrp_ack[5] = icm_groupgmem0_DDR_router_5_wrp_ack[1];
      assign gmem0_DDR_icm_in_rrp_datavalid[5] = icm_groupgmem0_DDR_router_5_rrp_datavalid[1];
      assign gmem0_DDR_icm_in_rrp_data[5] = icm_groupgmem0_DDR_router_5_rrp_data[1];
      assign icm_groupgmem0_DDR_router_5_arb_request[2] = gmem0_DDR_icm_in_arb_request[52];
      assign icm_groupgmem0_DDR_router_5_arb_enable[2] = gmem0_DDR_icm_in_arb_enable[52];
      assign icm_groupgmem0_DDR_router_5_arb_read[2] = gmem0_DDR_icm_in_arb_read[52];
      assign icm_groupgmem0_DDR_router_5_arb_write[2] = gmem0_DDR_icm_in_arb_write[52];
      assign icm_groupgmem0_DDR_router_5_arb_burstcount[2] = gmem0_DDR_icm_in_arb_burstcount[52];
      assign icm_groupgmem0_DDR_router_5_arb_address[2] = gmem0_DDR_icm_in_arb_address[52];
      assign icm_groupgmem0_DDR_router_5_arb_writedata[2] = gmem0_DDR_icm_in_arb_writedata[52];
      assign icm_groupgmem0_DDR_router_5_arb_byteenable[2] = gmem0_DDR_icm_in_arb_byteenable[52];
      assign gmem0_DDR_icm_in_arb_stall[52] = icm_groupgmem0_DDR_router_5_arb_stall[2];
      assign gmem0_DDR_icm_in_wrp_ack[52] = icm_groupgmem0_DDR_router_5_wrp_ack[2];
      assign gmem0_DDR_icm_in_rrp_datavalid[52] = icm_groupgmem0_DDR_router_5_rrp_datavalid[2];
      assign gmem0_DDR_icm_in_rrp_data[52] = icm_groupgmem0_DDR_router_5_rrp_data[2];
      assign icm_groupgmem0_DDR_router_5_arb_request[3] = gmem0_DDR_icm_in_arb_request[13];
      assign icm_groupgmem0_DDR_router_5_arb_enable[3] = gmem0_DDR_icm_in_arb_enable[13];
      assign icm_groupgmem0_DDR_router_5_arb_read[3] = gmem0_DDR_icm_in_arb_read[13];
      assign icm_groupgmem0_DDR_router_5_arb_write[3] = gmem0_DDR_icm_in_arb_write[13];
      assign icm_groupgmem0_DDR_router_5_arb_burstcount[3] = gmem0_DDR_icm_in_arb_burstcount[13];
      assign icm_groupgmem0_DDR_router_5_arb_address[3] = gmem0_DDR_icm_in_arb_address[13];
      assign icm_groupgmem0_DDR_router_5_arb_writedata[3] = gmem0_DDR_icm_in_arb_writedata[13];
      assign icm_groupgmem0_DDR_router_5_arb_byteenable[3] = gmem0_DDR_icm_in_arb_byteenable[13];
      assign gmem0_DDR_icm_in_arb_stall[13] = icm_groupgmem0_DDR_router_5_arb_stall[3];
      assign gmem0_DDR_icm_in_wrp_ack[13] = icm_groupgmem0_DDR_router_5_wrp_ack[3];
      assign gmem0_DDR_icm_in_rrp_datavalid[13] = icm_groupgmem0_DDR_router_5_rrp_datavalid[3];
      assign gmem0_DDR_icm_in_rrp_data[13] = icm_groupgmem0_DDR_router_5_rrp_data[3];
      assign icm_groupgmem0_DDR_router_5_arb_request[4] = gmem0_DDR_icm_in_arb_request[44];
      assign icm_groupgmem0_DDR_router_5_arb_enable[4] = gmem0_DDR_icm_in_arb_enable[44];
      assign icm_groupgmem0_DDR_router_5_arb_read[4] = gmem0_DDR_icm_in_arb_read[44];
      assign icm_groupgmem0_DDR_router_5_arb_write[4] = gmem0_DDR_icm_in_arb_write[44];
      assign icm_groupgmem0_DDR_router_5_arb_burstcount[4] = gmem0_DDR_icm_in_arb_burstcount[44];
      assign icm_groupgmem0_DDR_router_5_arb_address[4] = gmem0_DDR_icm_in_arb_address[44];
      assign icm_groupgmem0_DDR_router_5_arb_writedata[4] = gmem0_DDR_icm_in_arb_writedata[44];
      assign icm_groupgmem0_DDR_router_5_arb_byteenable[4] = gmem0_DDR_icm_in_arb_byteenable[44];
      assign gmem0_DDR_icm_in_arb_stall[44] = icm_groupgmem0_DDR_router_5_arb_stall[4];
      assign gmem0_DDR_icm_in_wrp_ack[44] = icm_groupgmem0_DDR_router_5_wrp_ack[4];
      assign gmem0_DDR_icm_in_rrp_datavalid[44] = icm_groupgmem0_DDR_router_5_rrp_datavalid[4];
      assign gmem0_DDR_icm_in_rrp_data[44] = icm_groupgmem0_DDR_router_5_rrp_data[4];
      assign icm_groupgmem0_DDR_router_5_arb_request[5] = gmem0_DDR_icm_in_arb_request[21];
      assign icm_groupgmem0_DDR_router_5_arb_enable[5] = gmem0_DDR_icm_in_arb_enable[21];
      assign icm_groupgmem0_DDR_router_5_arb_read[5] = gmem0_DDR_icm_in_arb_read[21];
      assign icm_groupgmem0_DDR_router_5_arb_write[5] = gmem0_DDR_icm_in_arb_write[21];
      assign icm_groupgmem0_DDR_router_5_arb_burstcount[5] = gmem0_DDR_icm_in_arb_burstcount[21];
      assign icm_groupgmem0_DDR_router_5_arb_address[5] = gmem0_DDR_icm_in_arb_address[21];
      assign icm_groupgmem0_DDR_router_5_arb_writedata[5] = gmem0_DDR_icm_in_arb_writedata[21];
      assign icm_groupgmem0_DDR_router_5_arb_byteenable[5] = gmem0_DDR_icm_in_arb_byteenable[21];
      assign gmem0_DDR_icm_in_arb_stall[21] = icm_groupgmem0_DDR_router_5_arb_stall[5];
      assign gmem0_DDR_icm_in_wrp_ack[21] = icm_groupgmem0_DDR_router_5_wrp_ack[5];
      assign gmem0_DDR_icm_in_rrp_datavalid[21] = icm_groupgmem0_DDR_router_5_rrp_datavalid[5];
      assign gmem0_DDR_icm_in_rrp_data[21] = icm_groupgmem0_DDR_router_5_rrp_data[5];
      assign icm_groupgmem0_DDR_router_5_arb_request[6] = gmem0_DDR_icm_in_arb_request[36];
      assign icm_groupgmem0_DDR_router_5_arb_enable[6] = gmem0_DDR_icm_in_arb_enable[36];
      assign icm_groupgmem0_DDR_router_5_arb_read[6] = gmem0_DDR_icm_in_arb_read[36];
      assign icm_groupgmem0_DDR_router_5_arb_write[6] = gmem0_DDR_icm_in_arb_write[36];
      assign icm_groupgmem0_DDR_router_5_arb_burstcount[6] = gmem0_DDR_icm_in_arb_burstcount[36];
      assign icm_groupgmem0_DDR_router_5_arb_address[6] = gmem0_DDR_icm_in_arb_address[36];
      assign icm_groupgmem0_DDR_router_5_arb_writedata[6] = gmem0_DDR_icm_in_arb_writedata[36];
      assign icm_groupgmem0_DDR_router_5_arb_byteenable[6] = gmem0_DDR_icm_in_arb_byteenable[36];
      assign gmem0_DDR_icm_in_arb_stall[36] = icm_groupgmem0_DDR_router_5_arb_stall[6];
      assign gmem0_DDR_icm_in_wrp_ack[36] = icm_groupgmem0_DDR_router_5_wrp_ack[6];
      assign gmem0_DDR_icm_in_rrp_datavalid[36] = icm_groupgmem0_DDR_router_5_rrp_datavalid[6];
      assign gmem0_DDR_icm_in_rrp_data[36] = icm_groupgmem0_DDR_router_5_rrp_data[6];
      assign icm_groupgmem0_DDR_router_5_arb_request[7] = gmem0_DDR_icm_in_arb_request[29];
      assign icm_groupgmem0_DDR_router_5_arb_enable[7] = gmem0_DDR_icm_in_arb_enable[29];
      assign icm_groupgmem0_DDR_router_5_arb_read[7] = gmem0_DDR_icm_in_arb_read[29];
      assign icm_groupgmem0_DDR_router_5_arb_write[7] = gmem0_DDR_icm_in_arb_write[29];
      assign icm_groupgmem0_DDR_router_5_arb_burstcount[7] = gmem0_DDR_icm_in_arb_burstcount[29];
      assign icm_groupgmem0_DDR_router_5_arb_address[7] = gmem0_DDR_icm_in_arb_address[29];
      assign icm_groupgmem0_DDR_router_5_arb_writedata[7] = gmem0_DDR_icm_in_arb_writedata[29];
      assign icm_groupgmem0_DDR_router_5_arb_byteenable[7] = gmem0_DDR_icm_in_arb_byteenable[29];
      assign gmem0_DDR_icm_in_arb_stall[29] = icm_groupgmem0_DDR_router_5_arb_stall[7];
      assign gmem0_DDR_icm_in_wrp_ack[29] = icm_groupgmem0_DDR_router_5_wrp_ack[7];
      assign gmem0_DDR_icm_in_rrp_datavalid[29] = icm_groupgmem0_DDR_router_5_rrp_datavalid[7];
      assign gmem0_DDR_icm_in_rrp_data[29] = icm_groupgmem0_DDR_router_5_rrp_data[7];
      // INST global_ic_preroutegmem0_DDR_router_5 of cnn_sys_ic_9767722386003831483
      cnn_sys_ic_9767722386003831483 global_ic_preroutegmem0_DDR_router_5
      (
         .clock(clock),
         .resetn(resetn),
         // ICM m
         .m_arb_request(icm_groupgmem0_DDR_router_5_arb_request),
         .m_arb_enable(icm_groupgmem0_DDR_router_5_arb_enable),
         .m_arb_read(icm_groupgmem0_DDR_router_5_arb_read),
         .m_arb_write(icm_groupgmem0_DDR_router_5_arb_write),
         .m_arb_burstcount(icm_groupgmem0_DDR_router_5_arb_burstcount),
         .m_arb_address(icm_groupgmem0_DDR_router_5_arb_address),
         .m_arb_writedata(icm_groupgmem0_DDR_router_5_arb_writedata),
         .m_arb_byteenable(icm_groupgmem0_DDR_router_5_arb_byteenable),
         .m_arb_stall(icm_groupgmem0_DDR_router_5_arb_stall),
         .m_wrp_ack(icm_groupgmem0_DDR_router_5_wrp_ack),
         .m_rrp_datavalid(icm_groupgmem0_DDR_router_5_rrp_datavalid),
         .m_rrp_data(icm_groupgmem0_DDR_router_5_rrp_data),
         // ICM mout
         .mout_arb_request(gmem0_DDR_icm_preroute_arb_request[5]),
         .mout_arb_enable(gmem0_DDR_icm_preroute_arb_enable[5]),
         .mout_arb_read(gmem0_DDR_icm_preroute_arb_read[5]),
         .mout_arb_write(gmem0_DDR_icm_preroute_arb_write[5]),
         .mout_arb_burstcount(gmem0_DDR_icm_preroute_arb_burstcount[5]),
         .mout_arb_address(gmem0_DDR_icm_preroute_arb_address[5]),
         .mout_arb_writedata(gmem0_DDR_icm_preroute_arb_writedata[5]),
         .mout_arb_byteenable(gmem0_DDR_icm_preroute_arb_byteenable[5]),
         .mout_arb_id(),
         .mout_arb_stall(gmem0_DDR_icm_preroute_arb_stall[5]),
         .mout_wrp_ack(gmem0_DDR_icm_preroute_wrp_ack[5]),
         .mout_rrp_datavalid(gmem0_DDR_icm_preroute_rrp_datavalid[5]),
         .mout_rrp_data(gmem0_DDR_icm_preroute_rrp_data[5])
      );

      assign icm_groupgmem0_DDR_router_6_arb_request[0] = gmem0_DDR_icm_in_arb_request[59];
      assign icm_groupgmem0_DDR_router_6_arb_enable[0] = gmem0_DDR_icm_in_arb_enable[59];
      assign icm_groupgmem0_DDR_router_6_arb_read[0] = gmem0_DDR_icm_in_arb_read[59];
      assign icm_groupgmem0_DDR_router_6_arb_write[0] = gmem0_DDR_icm_in_arb_write[59];
      assign icm_groupgmem0_DDR_router_6_arb_burstcount[0] = gmem0_DDR_icm_in_arb_burstcount[59];
      assign icm_groupgmem0_DDR_router_6_arb_address[0] = gmem0_DDR_icm_in_arb_address[59];
      assign icm_groupgmem0_DDR_router_6_arb_writedata[0] = gmem0_DDR_icm_in_arb_writedata[59];
      assign icm_groupgmem0_DDR_router_6_arb_byteenable[0] = gmem0_DDR_icm_in_arb_byteenable[59];
      assign gmem0_DDR_icm_in_arb_stall[59] = icm_groupgmem0_DDR_router_6_arb_stall[0];
      assign gmem0_DDR_icm_in_wrp_ack[59] = icm_groupgmem0_DDR_router_6_wrp_ack[0];
      assign gmem0_DDR_icm_in_rrp_datavalid[59] = icm_groupgmem0_DDR_router_6_rrp_datavalid[0];
      assign gmem0_DDR_icm_in_rrp_data[59] = icm_groupgmem0_DDR_router_6_rrp_data[0];
      assign icm_groupgmem0_DDR_router_6_arb_request[1] = gmem0_DDR_icm_in_arb_request[6];
      assign icm_groupgmem0_DDR_router_6_arb_enable[1] = gmem0_DDR_icm_in_arb_enable[6];
      assign icm_groupgmem0_DDR_router_6_arb_read[1] = gmem0_DDR_icm_in_arb_read[6];
      assign icm_groupgmem0_DDR_router_6_arb_write[1] = gmem0_DDR_icm_in_arb_write[6];
      assign icm_groupgmem0_DDR_router_6_arb_burstcount[1] = gmem0_DDR_icm_in_arb_burstcount[6];
      assign icm_groupgmem0_DDR_router_6_arb_address[1] = gmem0_DDR_icm_in_arb_address[6];
      assign icm_groupgmem0_DDR_router_6_arb_writedata[1] = gmem0_DDR_icm_in_arb_writedata[6];
      assign icm_groupgmem0_DDR_router_6_arb_byteenable[1] = gmem0_DDR_icm_in_arb_byteenable[6];
      assign gmem0_DDR_icm_in_arb_stall[6] = icm_groupgmem0_DDR_router_6_arb_stall[1];
      assign gmem0_DDR_icm_in_wrp_ack[6] = icm_groupgmem0_DDR_router_6_wrp_ack[1];
      assign gmem0_DDR_icm_in_rrp_datavalid[6] = icm_groupgmem0_DDR_router_6_rrp_datavalid[1];
      assign gmem0_DDR_icm_in_rrp_data[6] = icm_groupgmem0_DDR_router_6_rrp_data[1];
      assign icm_groupgmem0_DDR_router_6_arb_request[2] = gmem0_DDR_icm_in_arb_request[51];
      assign icm_groupgmem0_DDR_router_6_arb_enable[2] = gmem0_DDR_icm_in_arb_enable[51];
      assign icm_groupgmem0_DDR_router_6_arb_read[2] = gmem0_DDR_icm_in_arb_read[51];
      assign icm_groupgmem0_DDR_router_6_arb_write[2] = gmem0_DDR_icm_in_arb_write[51];
      assign icm_groupgmem0_DDR_router_6_arb_burstcount[2] = gmem0_DDR_icm_in_arb_burstcount[51];
      assign icm_groupgmem0_DDR_router_6_arb_address[2] = gmem0_DDR_icm_in_arb_address[51];
      assign icm_groupgmem0_DDR_router_6_arb_writedata[2] = gmem0_DDR_icm_in_arb_writedata[51];
      assign icm_groupgmem0_DDR_router_6_arb_byteenable[2] = gmem0_DDR_icm_in_arb_byteenable[51];
      assign gmem0_DDR_icm_in_arb_stall[51] = icm_groupgmem0_DDR_router_6_arb_stall[2];
      assign gmem0_DDR_icm_in_wrp_ack[51] = icm_groupgmem0_DDR_router_6_wrp_ack[2];
      assign gmem0_DDR_icm_in_rrp_datavalid[51] = icm_groupgmem0_DDR_router_6_rrp_datavalid[2];
      assign gmem0_DDR_icm_in_rrp_data[51] = icm_groupgmem0_DDR_router_6_rrp_data[2];
      assign icm_groupgmem0_DDR_router_6_arb_request[3] = gmem0_DDR_icm_in_arb_request[14];
      assign icm_groupgmem0_DDR_router_6_arb_enable[3] = gmem0_DDR_icm_in_arb_enable[14];
      assign icm_groupgmem0_DDR_router_6_arb_read[3] = gmem0_DDR_icm_in_arb_read[14];
      assign icm_groupgmem0_DDR_router_6_arb_write[3] = gmem0_DDR_icm_in_arb_write[14];
      assign icm_groupgmem0_DDR_router_6_arb_burstcount[3] = gmem0_DDR_icm_in_arb_burstcount[14];
      assign icm_groupgmem0_DDR_router_6_arb_address[3] = gmem0_DDR_icm_in_arb_address[14];
      assign icm_groupgmem0_DDR_router_6_arb_writedata[3] = gmem0_DDR_icm_in_arb_writedata[14];
      assign icm_groupgmem0_DDR_router_6_arb_byteenable[3] = gmem0_DDR_icm_in_arb_byteenable[14];
      assign gmem0_DDR_icm_in_arb_stall[14] = icm_groupgmem0_DDR_router_6_arb_stall[3];
      assign gmem0_DDR_icm_in_wrp_ack[14] = icm_groupgmem0_DDR_router_6_wrp_ack[3];
      assign gmem0_DDR_icm_in_rrp_datavalid[14] = icm_groupgmem0_DDR_router_6_rrp_datavalid[3];
      assign gmem0_DDR_icm_in_rrp_data[14] = icm_groupgmem0_DDR_router_6_rrp_data[3];
      assign icm_groupgmem0_DDR_router_6_arb_request[4] = gmem0_DDR_icm_in_arb_request[43];
      assign icm_groupgmem0_DDR_router_6_arb_enable[4] = gmem0_DDR_icm_in_arb_enable[43];
      assign icm_groupgmem0_DDR_router_6_arb_read[4] = gmem0_DDR_icm_in_arb_read[43];
      assign icm_groupgmem0_DDR_router_6_arb_write[4] = gmem0_DDR_icm_in_arb_write[43];
      assign icm_groupgmem0_DDR_router_6_arb_burstcount[4] = gmem0_DDR_icm_in_arb_burstcount[43];
      assign icm_groupgmem0_DDR_router_6_arb_address[4] = gmem0_DDR_icm_in_arb_address[43];
      assign icm_groupgmem0_DDR_router_6_arb_writedata[4] = gmem0_DDR_icm_in_arb_writedata[43];
      assign icm_groupgmem0_DDR_router_6_arb_byteenable[4] = gmem0_DDR_icm_in_arb_byteenable[43];
      assign gmem0_DDR_icm_in_arb_stall[43] = icm_groupgmem0_DDR_router_6_arb_stall[4];
      assign gmem0_DDR_icm_in_wrp_ack[43] = icm_groupgmem0_DDR_router_6_wrp_ack[4];
      assign gmem0_DDR_icm_in_rrp_datavalid[43] = icm_groupgmem0_DDR_router_6_rrp_datavalid[4];
      assign gmem0_DDR_icm_in_rrp_data[43] = icm_groupgmem0_DDR_router_6_rrp_data[4];
      assign icm_groupgmem0_DDR_router_6_arb_request[5] = gmem0_DDR_icm_in_arb_request[22];
      assign icm_groupgmem0_DDR_router_6_arb_enable[5] = gmem0_DDR_icm_in_arb_enable[22];
      assign icm_groupgmem0_DDR_router_6_arb_read[5] = gmem0_DDR_icm_in_arb_read[22];
      assign icm_groupgmem0_DDR_router_6_arb_write[5] = gmem0_DDR_icm_in_arb_write[22];
      assign icm_groupgmem0_DDR_router_6_arb_burstcount[5] = gmem0_DDR_icm_in_arb_burstcount[22];
      assign icm_groupgmem0_DDR_router_6_arb_address[5] = gmem0_DDR_icm_in_arb_address[22];
      assign icm_groupgmem0_DDR_router_6_arb_writedata[5] = gmem0_DDR_icm_in_arb_writedata[22];
      assign icm_groupgmem0_DDR_router_6_arb_byteenable[5] = gmem0_DDR_icm_in_arb_byteenable[22];
      assign gmem0_DDR_icm_in_arb_stall[22] = icm_groupgmem0_DDR_router_6_arb_stall[5];
      assign gmem0_DDR_icm_in_wrp_ack[22] = icm_groupgmem0_DDR_router_6_wrp_ack[5];
      assign gmem0_DDR_icm_in_rrp_datavalid[22] = icm_groupgmem0_DDR_router_6_rrp_datavalid[5];
      assign gmem0_DDR_icm_in_rrp_data[22] = icm_groupgmem0_DDR_router_6_rrp_data[5];
      assign icm_groupgmem0_DDR_router_6_arb_request[6] = gmem0_DDR_icm_in_arb_request[35];
      assign icm_groupgmem0_DDR_router_6_arb_enable[6] = gmem0_DDR_icm_in_arb_enable[35];
      assign icm_groupgmem0_DDR_router_6_arb_read[6] = gmem0_DDR_icm_in_arb_read[35];
      assign icm_groupgmem0_DDR_router_6_arb_write[6] = gmem0_DDR_icm_in_arb_write[35];
      assign icm_groupgmem0_DDR_router_6_arb_burstcount[6] = gmem0_DDR_icm_in_arb_burstcount[35];
      assign icm_groupgmem0_DDR_router_6_arb_address[6] = gmem0_DDR_icm_in_arb_address[35];
      assign icm_groupgmem0_DDR_router_6_arb_writedata[6] = gmem0_DDR_icm_in_arb_writedata[35];
      assign icm_groupgmem0_DDR_router_6_arb_byteenable[6] = gmem0_DDR_icm_in_arb_byteenable[35];
      assign gmem0_DDR_icm_in_arb_stall[35] = icm_groupgmem0_DDR_router_6_arb_stall[6];
      assign gmem0_DDR_icm_in_wrp_ack[35] = icm_groupgmem0_DDR_router_6_wrp_ack[6];
      assign gmem0_DDR_icm_in_rrp_datavalid[35] = icm_groupgmem0_DDR_router_6_rrp_datavalid[6];
      assign gmem0_DDR_icm_in_rrp_data[35] = icm_groupgmem0_DDR_router_6_rrp_data[6];
      assign icm_groupgmem0_DDR_router_6_arb_request[7] = gmem0_DDR_icm_in_arb_request[30];
      assign icm_groupgmem0_DDR_router_6_arb_enable[7] = gmem0_DDR_icm_in_arb_enable[30];
      assign icm_groupgmem0_DDR_router_6_arb_read[7] = gmem0_DDR_icm_in_arb_read[30];
      assign icm_groupgmem0_DDR_router_6_arb_write[7] = gmem0_DDR_icm_in_arb_write[30];
      assign icm_groupgmem0_DDR_router_6_arb_burstcount[7] = gmem0_DDR_icm_in_arb_burstcount[30];
      assign icm_groupgmem0_DDR_router_6_arb_address[7] = gmem0_DDR_icm_in_arb_address[30];
      assign icm_groupgmem0_DDR_router_6_arb_writedata[7] = gmem0_DDR_icm_in_arb_writedata[30];
      assign icm_groupgmem0_DDR_router_6_arb_byteenable[7] = gmem0_DDR_icm_in_arb_byteenable[30];
      assign gmem0_DDR_icm_in_arb_stall[30] = icm_groupgmem0_DDR_router_6_arb_stall[7];
      assign gmem0_DDR_icm_in_wrp_ack[30] = icm_groupgmem0_DDR_router_6_wrp_ack[7];
      assign gmem0_DDR_icm_in_rrp_datavalid[30] = icm_groupgmem0_DDR_router_6_rrp_datavalid[7];
      assign gmem0_DDR_icm_in_rrp_data[30] = icm_groupgmem0_DDR_router_6_rrp_data[7];
      // INST global_ic_preroutegmem0_DDR_router_6 of cnn_sys_ic_9767722386003831483
      cnn_sys_ic_9767722386003831483 global_ic_preroutegmem0_DDR_router_6
      (
         .clock(clock),
         .resetn(resetn),
         // ICM m
         .m_arb_request(icm_groupgmem0_DDR_router_6_arb_request),
         .m_arb_enable(icm_groupgmem0_DDR_router_6_arb_enable),
         .m_arb_read(icm_groupgmem0_DDR_router_6_arb_read),
         .m_arb_write(icm_groupgmem0_DDR_router_6_arb_write),
         .m_arb_burstcount(icm_groupgmem0_DDR_router_6_arb_burstcount),
         .m_arb_address(icm_groupgmem0_DDR_router_6_arb_address),
         .m_arb_writedata(icm_groupgmem0_DDR_router_6_arb_writedata),
         .m_arb_byteenable(icm_groupgmem0_DDR_router_6_arb_byteenable),
         .m_arb_stall(icm_groupgmem0_DDR_router_6_arb_stall),
         .m_wrp_ack(icm_groupgmem0_DDR_router_6_wrp_ack),
         .m_rrp_datavalid(icm_groupgmem0_DDR_router_6_rrp_datavalid),
         .m_rrp_data(icm_groupgmem0_DDR_router_6_rrp_data),
         // ICM mout
         .mout_arb_request(gmem0_DDR_icm_preroute_arb_request[6]),
         .mout_arb_enable(gmem0_DDR_icm_preroute_arb_enable[6]),
         .mout_arb_read(gmem0_DDR_icm_preroute_arb_read[6]),
         .mout_arb_write(gmem0_DDR_icm_preroute_arb_write[6]),
         .mout_arb_burstcount(gmem0_DDR_icm_preroute_arb_burstcount[6]),
         .mout_arb_address(gmem0_DDR_icm_preroute_arb_address[6]),
         .mout_arb_writedata(gmem0_DDR_icm_preroute_arb_writedata[6]),
         .mout_arb_byteenable(gmem0_DDR_icm_preroute_arb_byteenable[6]),
         .mout_arb_id(),
         .mout_arb_stall(gmem0_DDR_icm_preroute_arb_stall[6]),
         .mout_wrp_ack(gmem0_DDR_icm_preroute_wrp_ack[6]),
         .mout_rrp_datavalid(gmem0_DDR_icm_preroute_rrp_datavalid[6]),
         .mout_rrp_data(gmem0_DDR_icm_preroute_rrp_data[6])
      );

      assign icm_groupgmem0_DDR_router_7_arb_request[0] = gmem0_DDR_icm_in_arb_request[58];
      assign icm_groupgmem0_DDR_router_7_arb_enable[0] = gmem0_DDR_icm_in_arb_enable[58];
      assign icm_groupgmem0_DDR_router_7_arb_read[0] = gmem0_DDR_icm_in_arb_read[58];
      assign icm_groupgmem0_DDR_router_7_arb_write[0] = gmem0_DDR_icm_in_arb_write[58];
      assign icm_groupgmem0_DDR_router_7_arb_burstcount[0] = gmem0_DDR_icm_in_arb_burstcount[58];
      assign icm_groupgmem0_DDR_router_7_arb_address[0] = gmem0_DDR_icm_in_arb_address[58];
      assign icm_groupgmem0_DDR_router_7_arb_writedata[0] = gmem0_DDR_icm_in_arb_writedata[58];
      assign icm_groupgmem0_DDR_router_7_arb_byteenable[0] = gmem0_DDR_icm_in_arb_byteenable[58];
      assign gmem0_DDR_icm_in_arb_stall[58] = icm_groupgmem0_DDR_router_7_arb_stall[0];
      assign gmem0_DDR_icm_in_wrp_ack[58] = icm_groupgmem0_DDR_router_7_wrp_ack[0];
      assign gmem0_DDR_icm_in_rrp_datavalid[58] = icm_groupgmem0_DDR_router_7_rrp_datavalid[0];
      assign gmem0_DDR_icm_in_rrp_data[58] = icm_groupgmem0_DDR_router_7_rrp_data[0];
      assign icm_groupgmem0_DDR_router_7_arb_request[1] = gmem0_DDR_icm_in_arb_request[7];
      assign icm_groupgmem0_DDR_router_7_arb_enable[1] = gmem0_DDR_icm_in_arb_enable[7];
      assign icm_groupgmem0_DDR_router_7_arb_read[1] = gmem0_DDR_icm_in_arb_read[7];
      assign icm_groupgmem0_DDR_router_7_arb_write[1] = gmem0_DDR_icm_in_arb_write[7];
      assign icm_groupgmem0_DDR_router_7_arb_burstcount[1] = gmem0_DDR_icm_in_arb_burstcount[7];
      assign icm_groupgmem0_DDR_router_7_arb_address[1] = gmem0_DDR_icm_in_arb_address[7];
      assign icm_groupgmem0_DDR_router_7_arb_writedata[1] = gmem0_DDR_icm_in_arb_writedata[7];
      assign icm_groupgmem0_DDR_router_7_arb_byteenable[1] = gmem0_DDR_icm_in_arb_byteenable[7];
      assign gmem0_DDR_icm_in_arb_stall[7] = icm_groupgmem0_DDR_router_7_arb_stall[1];
      assign gmem0_DDR_icm_in_wrp_ack[7] = icm_groupgmem0_DDR_router_7_wrp_ack[1];
      assign gmem0_DDR_icm_in_rrp_datavalid[7] = icm_groupgmem0_DDR_router_7_rrp_datavalid[1];
      assign gmem0_DDR_icm_in_rrp_data[7] = icm_groupgmem0_DDR_router_7_rrp_data[1];
      assign icm_groupgmem0_DDR_router_7_arb_request[2] = gmem0_DDR_icm_in_arb_request[50];
      assign icm_groupgmem0_DDR_router_7_arb_enable[2] = gmem0_DDR_icm_in_arb_enable[50];
      assign icm_groupgmem0_DDR_router_7_arb_read[2] = gmem0_DDR_icm_in_arb_read[50];
      assign icm_groupgmem0_DDR_router_7_arb_write[2] = gmem0_DDR_icm_in_arb_write[50];
      assign icm_groupgmem0_DDR_router_7_arb_burstcount[2] = gmem0_DDR_icm_in_arb_burstcount[50];
      assign icm_groupgmem0_DDR_router_7_arb_address[2] = gmem0_DDR_icm_in_arb_address[50];
      assign icm_groupgmem0_DDR_router_7_arb_writedata[2] = gmem0_DDR_icm_in_arb_writedata[50];
      assign icm_groupgmem0_DDR_router_7_arb_byteenable[2] = gmem0_DDR_icm_in_arb_byteenable[50];
      assign gmem0_DDR_icm_in_arb_stall[50] = icm_groupgmem0_DDR_router_7_arb_stall[2];
      assign gmem0_DDR_icm_in_wrp_ack[50] = icm_groupgmem0_DDR_router_7_wrp_ack[2];
      assign gmem0_DDR_icm_in_rrp_datavalid[50] = icm_groupgmem0_DDR_router_7_rrp_datavalid[2];
      assign gmem0_DDR_icm_in_rrp_data[50] = icm_groupgmem0_DDR_router_7_rrp_data[2];
      assign icm_groupgmem0_DDR_router_7_arb_request[3] = gmem0_DDR_icm_in_arb_request[15];
      assign icm_groupgmem0_DDR_router_7_arb_enable[3] = gmem0_DDR_icm_in_arb_enable[15];
      assign icm_groupgmem0_DDR_router_7_arb_read[3] = gmem0_DDR_icm_in_arb_read[15];
      assign icm_groupgmem0_DDR_router_7_arb_write[3] = gmem0_DDR_icm_in_arb_write[15];
      assign icm_groupgmem0_DDR_router_7_arb_burstcount[3] = gmem0_DDR_icm_in_arb_burstcount[15];
      assign icm_groupgmem0_DDR_router_7_arb_address[3] = gmem0_DDR_icm_in_arb_address[15];
      assign icm_groupgmem0_DDR_router_7_arb_writedata[3] = gmem0_DDR_icm_in_arb_writedata[15];
      assign icm_groupgmem0_DDR_router_7_arb_byteenable[3] = gmem0_DDR_icm_in_arb_byteenable[15];
      assign gmem0_DDR_icm_in_arb_stall[15] = icm_groupgmem0_DDR_router_7_arb_stall[3];
      assign gmem0_DDR_icm_in_wrp_ack[15] = icm_groupgmem0_DDR_router_7_wrp_ack[3];
      assign gmem0_DDR_icm_in_rrp_datavalid[15] = icm_groupgmem0_DDR_router_7_rrp_datavalid[3];
      assign gmem0_DDR_icm_in_rrp_data[15] = icm_groupgmem0_DDR_router_7_rrp_data[3];
      assign icm_groupgmem0_DDR_router_7_arb_request[4] = gmem0_DDR_icm_in_arb_request[42];
      assign icm_groupgmem0_DDR_router_7_arb_enable[4] = gmem0_DDR_icm_in_arb_enable[42];
      assign icm_groupgmem0_DDR_router_7_arb_read[4] = gmem0_DDR_icm_in_arb_read[42];
      assign icm_groupgmem0_DDR_router_7_arb_write[4] = gmem0_DDR_icm_in_arb_write[42];
      assign icm_groupgmem0_DDR_router_7_arb_burstcount[4] = gmem0_DDR_icm_in_arb_burstcount[42];
      assign icm_groupgmem0_DDR_router_7_arb_address[4] = gmem0_DDR_icm_in_arb_address[42];
      assign icm_groupgmem0_DDR_router_7_arb_writedata[4] = gmem0_DDR_icm_in_arb_writedata[42];
      assign icm_groupgmem0_DDR_router_7_arb_byteenable[4] = gmem0_DDR_icm_in_arb_byteenable[42];
      assign gmem0_DDR_icm_in_arb_stall[42] = icm_groupgmem0_DDR_router_7_arb_stall[4];
      assign gmem0_DDR_icm_in_wrp_ack[42] = icm_groupgmem0_DDR_router_7_wrp_ack[4];
      assign gmem0_DDR_icm_in_rrp_datavalid[42] = icm_groupgmem0_DDR_router_7_rrp_datavalid[4];
      assign gmem0_DDR_icm_in_rrp_data[42] = icm_groupgmem0_DDR_router_7_rrp_data[4];
      assign icm_groupgmem0_DDR_router_7_arb_request[5] = gmem0_DDR_icm_in_arb_request[23];
      assign icm_groupgmem0_DDR_router_7_arb_enable[5] = gmem0_DDR_icm_in_arb_enable[23];
      assign icm_groupgmem0_DDR_router_7_arb_read[5] = gmem0_DDR_icm_in_arb_read[23];
      assign icm_groupgmem0_DDR_router_7_arb_write[5] = gmem0_DDR_icm_in_arb_write[23];
      assign icm_groupgmem0_DDR_router_7_arb_burstcount[5] = gmem0_DDR_icm_in_arb_burstcount[23];
      assign icm_groupgmem0_DDR_router_7_arb_address[5] = gmem0_DDR_icm_in_arb_address[23];
      assign icm_groupgmem0_DDR_router_7_arb_writedata[5] = gmem0_DDR_icm_in_arb_writedata[23];
      assign icm_groupgmem0_DDR_router_7_arb_byteenable[5] = gmem0_DDR_icm_in_arb_byteenable[23];
      assign gmem0_DDR_icm_in_arb_stall[23] = icm_groupgmem0_DDR_router_7_arb_stall[5];
      assign gmem0_DDR_icm_in_wrp_ack[23] = icm_groupgmem0_DDR_router_7_wrp_ack[5];
      assign gmem0_DDR_icm_in_rrp_datavalid[23] = icm_groupgmem0_DDR_router_7_rrp_datavalid[5];
      assign gmem0_DDR_icm_in_rrp_data[23] = icm_groupgmem0_DDR_router_7_rrp_data[5];
      assign icm_groupgmem0_DDR_router_7_arb_request[6] = gmem0_DDR_icm_in_arb_request[34];
      assign icm_groupgmem0_DDR_router_7_arb_enable[6] = gmem0_DDR_icm_in_arb_enable[34];
      assign icm_groupgmem0_DDR_router_7_arb_read[6] = gmem0_DDR_icm_in_arb_read[34];
      assign icm_groupgmem0_DDR_router_7_arb_write[6] = gmem0_DDR_icm_in_arb_write[34];
      assign icm_groupgmem0_DDR_router_7_arb_burstcount[6] = gmem0_DDR_icm_in_arb_burstcount[34];
      assign icm_groupgmem0_DDR_router_7_arb_address[6] = gmem0_DDR_icm_in_arb_address[34];
      assign icm_groupgmem0_DDR_router_7_arb_writedata[6] = gmem0_DDR_icm_in_arb_writedata[34];
      assign icm_groupgmem0_DDR_router_7_arb_byteenable[6] = gmem0_DDR_icm_in_arb_byteenable[34];
      assign gmem0_DDR_icm_in_arb_stall[34] = icm_groupgmem0_DDR_router_7_arb_stall[6];
      assign gmem0_DDR_icm_in_wrp_ack[34] = icm_groupgmem0_DDR_router_7_wrp_ack[6];
      assign gmem0_DDR_icm_in_rrp_datavalid[34] = icm_groupgmem0_DDR_router_7_rrp_datavalid[6];
      assign gmem0_DDR_icm_in_rrp_data[34] = icm_groupgmem0_DDR_router_7_rrp_data[6];
      assign icm_groupgmem0_DDR_router_7_arb_request[7] = gmem0_DDR_icm_in_arb_request[31];
      assign icm_groupgmem0_DDR_router_7_arb_enable[7] = gmem0_DDR_icm_in_arb_enable[31];
      assign icm_groupgmem0_DDR_router_7_arb_read[7] = gmem0_DDR_icm_in_arb_read[31];
      assign icm_groupgmem0_DDR_router_7_arb_write[7] = gmem0_DDR_icm_in_arb_write[31];
      assign icm_groupgmem0_DDR_router_7_arb_burstcount[7] = gmem0_DDR_icm_in_arb_burstcount[31];
      assign icm_groupgmem0_DDR_router_7_arb_address[7] = gmem0_DDR_icm_in_arb_address[31];
      assign icm_groupgmem0_DDR_router_7_arb_writedata[7] = gmem0_DDR_icm_in_arb_writedata[31];
      assign icm_groupgmem0_DDR_router_7_arb_byteenable[7] = gmem0_DDR_icm_in_arb_byteenable[31];
      assign gmem0_DDR_icm_in_arb_stall[31] = icm_groupgmem0_DDR_router_7_arb_stall[7];
      assign gmem0_DDR_icm_in_wrp_ack[31] = icm_groupgmem0_DDR_router_7_wrp_ack[7];
      assign gmem0_DDR_icm_in_rrp_datavalid[31] = icm_groupgmem0_DDR_router_7_rrp_datavalid[7];
      assign gmem0_DDR_icm_in_rrp_data[31] = icm_groupgmem0_DDR_router_7_rrp_data[7];
      // INST global_ic_preroutegmem0_DDR_router_7 of cnn_sys_ic_9767722386003831483
      cnn_sys_ic_9767722386003831483 global_ic_preroutegmem0_DDR_router_7
      (
         .clock(clock),
         .resetn(resetn),
         // ICM m
         .m_arb_request(icm_groupgmem0_DDR_router_7_arb_request),
         .m_arb_enable(icm_groupgmem0_DDR_router_7_arb_enable),
         .m_arb_read(icm_groupgmem0_DDR_router_7_arb_read),
         .m_arb_write(icm_groupgmem0_DDR_router_7_arb_write),
         .m_arb_burstcount(icm_groupgmem0_DDR_router_7_arb_burstcount),
         .m_arb_address(icm_groupgmem0_DDR_router_7_arb_address),
         .m_arb_writedata(icm_groupgmem0_DDR_router_7_arb_writedata),
         .m_arb_byteenable(icm_groupgmem0_DDR_router_7_arb_byteenable),
         .m_arb_stall(icm_groupgmem0_DDR_router_7_arb_stall),
         .m_wrp_ack(icm_groupgmem0_DDR_router_7_wrp_ack),
         .m_rrp_datavalid(icm_groupgmem0_DDR_router_7_rrp_datavalid),
         .m_rrp_data(icm_groupgmem0_DDR_router_7_rrp_data),
         // ICM mout
         .mout_arb_request(gmem0_DDR_icm_preroute_arb_request[7]),
         .mout_arb_enable(gmem0_DDR_icm_preroute_arb_enable[7]),
         .mout_arb_read(gmem0_DDR_icm_preroute_arb_read[7]),
         .mout_arb_write(gmem0_DDR_icm_preroute_arb_write[7]),
         .mout_arb_burstcount(gmem0_DDR_icm_preroute_arb_burstcount[7]),
         .mout_arb_address(gmem0_DDR_icm_preroute_arb_address[7]),
         .mout_arb_writedata(gmem0_DDR_icm_preroute_arb_writedata[7]),
         .mout_arb_byteenable(gmem0_DDR_icm_preroute_arb_byteenable[7]),
         .mout_arb_id(),
         .mout_arb_stall(gmem0_DDR_icm_preroute_arb_stall[7]),
         .mout_wrp_ack(gmem0_DDR_icm_preroute_wrp_ack[7]),
         .mout_rrp_datavalid(gmem0_DDR_icm_preroute_rrp_datavalid[7]),
         .mout_rrp_data(gmem0_DDR_icm_preroute_rrp_data[7])
      );

      for( __i = 0; __i < 8; __i = __i + 1 )
      begin:router
         logic b_arb_request [4];
         logic b_arb_enable [4];
         logic b_arb_read [4];
         logic b_arb_write [4];
         logic [4:0] b_arb_burstcount [4];
         logic [26:0] b_arb_address [4];
         logic [511:0] b_arb_writedata [4];
         logic [63:0] b_arb_byteenable [4];
         logic b_arb_stall [4];
         logic b_wrp_ack [4];
         logic b_rrp_datavalid [4];
         logic [511:0] b_rrp_data [4];
         logic [3:0] bank_select;

         // INST router of acl_ic_mem_router_reorder
         acl_ic_mem_router_reorder
         #(
            .BANK_SEL_BIT(4),
            .READ_DATA_FIFO_DEPTH(126),
            .WRITE_ACK_FIFO_DEPTH(126),
            .ASYNC_RESET(0),
            .SYNCHRONIZE_RESET(1),
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .NUM_BANKS(4)
         )
         router
         (
            .clock(clock),
            .resetn(resetn),
            .bank_select(bank_select),
            // ICM m
            .m_arb_request(gmem0_DDR_icm_preroute_arb_request[__i]),
            .m_arb_enable(gmem0_DDR_icm_preroute_arb_enable[__i]),
            .m_arb_read(gmem0_DDR_icm_preroute_arb_read[__i]),
            .m_arb_write(gmem0_DDR_icm_preroute_arb_write[__i]),
            .m_arb_burstcount(gmem0_DDR_icm_preroute_arb_burstcount[__i]),
            .m_arb_address(gmem0_DDR_icm_preroute_arb_address[__i]),
            .m_arb_writedata(gmem0_DDR_icm_preroute_arb_writedata[__i]),
            .m_arb_byteenable(gmem0_DDR_icm_preroute_arb_byteenable[__i]),
            .m_arb_stall(gmem0_DDR_icm_preroute_arb_stall[__i]),
            .m_wrp_ack(gmem0_DDR_icm_preroute_wrp_ack[__i]),
            .m_rrp_datavalid(gmem0_DDR_icm_preroute_rrp_datavalid[__i]),
            .m_rrp_data(gmem0_DDR_icm_preroute_rrp_data[__i]),
            // ICM b
            .b_arb_request(b_arb_request),
            .b_arb_enable(b_arb_enable),
            .b_arb_read(b_arb_read),
            .b_arb_write(b_arb_write),
            .b_arb_burstcount(b_arb_burstcount),
            .b_arb_address(b_arb_address),
            .b_arb_writedata(b_arb_writedata),
            .b_arb_byteenable(b_arb_byteenable),
            .b_arb_stall(b_arb_stall),
            .b_wrp_ack(b_wrp_ack),
            .b_rrp_datavalid(b_rrp_datavalid),
            .b_rrp_data(b_rrp_data)
         );

         assign bank_select[0] = (gmem0_DDR_icm_preroute_arb_address[__i][28:27] == 2'b00);
         assign bank_select[1] = (gmem0_DDR_icm_preroute_arb_address[__i][28:27] == 2'b01);
         assign bank_select[2] = (gmem0_DDR_icm_preroute_arb_address[__i][28:27] == 2'b10);
         assign bank_select[3] = (gmem0_DDR_icm_preroute_arb_address[__i][28:27] == 2'b11);
      end

      // INST global_icgmem0_DDR_port_0_0_rw of cnn_sys_ic_5460528340522985863
      cnn_sys_ic_5460528340522985863 global_icgmem0_DDR_port_0_0_rw
      (
         .clock(clock),
         .resetn(resetn),
         // ICM m
         .m_arb_request(icm_routedgmem0_DDR_port_0_0_rw_arb_request),
         .m_arb_enable(icm_routedgmem0_DDR_port_0_0_rw_arb_enable),
         .m_arb_read(icm_routedgmem0_DDR_port_0_0_rw_arb_read),
         .m_arb_write(icm_routedgmem0_DDR_port_0_0_rw_arb_write),
         .m_arb_burstcount(icm_routedgmem0_DDR_port_0_0_rw_arb_burstcount),
         .m_arb_address(icm_routedgmem0_DDR_port_0_0_rw_arb_address),
         .m_arb_writedata(icm_routedgmem0_DDR_port_0_0_rw_arb_writedata),
         .m_arb_byteenable(icm_routedgmem0_DDR_port_0_0_rw_arb_byteenable),
         .m_arb_stall(icm_routedgmem0_DDR_port_0_0_rw_arb_stall),
         .m_wrp_ack(icm_routedgmem0_DDR_port_0_0_rw_wrp_ack),
         .m_rrp_datavalid(icm_routedgmem0_DDR_port_0_0_rw_rrp_datavalid),
         .m_rrp_data(icm_routedgmem0_DDR_port_0_0_rw_rrp_data),
         // ICM mout
         .mout_arb_request(icm_out_0_rw_arb_request[0]),
         .mout_arb_enable(icm_out_0_rw_arb_enable[0]),
         .mout_arb_read(icm_out_0_rw_arb_read[0]),
         .mout_arb_write(icm_out_0_rw_arb_write[0]),
         .mout_arb_burstcount(icm_out_0_rw_arb_burstcount[0]),
         .mout_arb_address(icm_out_0_rw_arb_address[0]),
         .mout_arb_writedata(icm_out_0_rw_arb_writedata[0]),
         .mout_arb_byteenable(icm_out_0_rw_arb_byteenable[0]),
         .mout_arb_id(icm_out_0_rw_arb_id[0]),
         .mout_arb_stall(icm_out_0_rw_arb_stall[0]),
         .mout_wrp_ack(icm_out_0_rw_wrp_ack[0]),
         .mout_rrp_datavalid(icm_out_0_rw_rrp_datavalid[0]),
         .mout_rrp_data(icm_out_0_rw_rrp_data[0])
      );

      for( __i = 0; __i < 8; __i = __i + 1 )
      begin:mgmem0_DDR_port_0_0_rw
         assign icm_routedgmem0_DDR_port_0_0_rw_arb_request[__i] = router[__i].b_arb_request[0];
         assign icm_routedgmem0_DDR_port_0_0_rw_arb_enable[__i] = router[__i].b_arb_enable[0];
         assign icm_routedgmem0_DDR_port_0_0_rw_arb_read[__i] = router[__i].b_arb_read[0];
         assign icm_routedgmem0_DDR_port_0_0_rw_arb_write[__i] = router[__i].b_arb_write[0];
         assign icm_routedgmem0_DDR_port_0_0_rw_arb_burstcount[__i] = router[__i].b_arb_burstcount[0];
         assign icm_routedgmem0_DDR_port_0_0_rw_arb_address[__i] = router[__i].b_arb_address[0];
         assign icm_routedgmem0_DDR_port_0_0_rw_arb_writedata[__i] = router[__i].b_arb_writedata[0];
         assign icm_routedgmem0_DDR_port_0_0_rw_arb_byteenable[__i] = router[__i].b_arb_byteenable[0];
         assign router[__i].b_arb_stall[0] = icm_routedgmem0_DDR_port_0_0_rw_arb_stall[__i];
         assign router[__i].b_wrp_ack[0] = icm_routedgmem0_DDR_port_0_0_rw_wrp_ack[__i];
         assign router[__i].b_rrp_datavalid[0] = icm_routedgmem0_DDR_port_0_0_rw_rrp_datavalid[__i];
         assign router[__i].b_rrp_data[0] = icm_routedgmem0_DDR_port_0_0_rw_rrp_data[__i];
      end

      // INST global_out_ic_to_avmgmem0_DDR_port_0_0_rw of acl_ic_to_avm
      acl_ic_to_avm
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(33),
         .BYTEENA_W(64),
         .LATENCY(0),
         .USE_WRITE_ACK(0),
         .NO_IDLE_STALL(0),
         .ENABLE_WAITREQUEST_ALLOWANCE(0),
         .ID_W(3),
         .ASYNC_RESET(0),
         .SYNCHRONIZE_RESET(1)
      )
      global_out_ic_to_avmgmem0_DDR_port_0_0_rw
      (
         // ICM ic
         .ic_arb_request(icm_out_0_rw_arb_request[0]),
         .ic_arb_enable(icm_out_0_rw_arb_enable[0]),
         .ic_arb_read(icm_out_0_rw_arb_read[0]),
         .ic_arb_write(icm_out_0_rw_arb_write[0]),
         .ic_arb_burstcount(icm_out_0_rw_arb_burstcount[0]),
         .ic_arb_address(icm_out_0_rw_arb_address[0]),
         .ic_arb_writedata(icm_out_0_rw_arb_writedata[0]),
         .ic_arb_byteenable(icm_out_0_rw_arb_byteenable[0]),
         .ic_arb_id(icm_out_0_rw_arb_id[0]),
         .ic_arb_stall(icm_out_0_rw_arb_stall[0]),
         .ic_wrp_ack(icm_out_0_rw_wrp_ack[0]),
         .ic_rrp_datavalid(icm_out_0_rw_rrp_datavalid[0]),
         .ic_rrp_data(icm_out_0_rw_rrp_data[0]),
         // AVM avm
         .avm_enable(mtree_mem_gmem0_DDR_port_0_0_rw_enable),
         .avm_read(mtree_mem_gmem0_DDR_port_0_0_rw_read),
         .avm_write(mtree_mem_gmem0_DDR_port_0_0_rw_write),
         .avm_address(mtree_mem_gmem0_DDR_port_0_0_rw_address),
         .avm_writedata(mtree_mem_gmem0_DDR_port_0_0_rw_writedata),
         .avm_byteenable(mtree_mem_gmem0_DDR_port_0_0_rw_byteenable),
         .avm_waitrequest(mtree_mem_gmem0_DDR_port_0_0_rw_waitrequest),
         .avm_readdata(mtree_mem_gmem0_DDR_port_0_0_rw_readdata),
         .avm_readdatavalid(mtree_mem_gmem0_DDR_port_0_0_rw_readdatavalid),
         .avm_burstcount(mtree_mem_gmem0_DDR_port_0_0_rw_burstcount),
         .avm_writeack(mtree_mem_gmem0_DDR_port_0_0_rw_writeack),
         .clock(),
         .resetn()
      );

      // INST global_icgmem0_DDR_port_1_0_rw of cnn_sys_ic_5460528340522985863
      cnn_sys_ic_5460528340522985863 global_icgmem0_DDR_port_1_0_rw
      (
         .clock(clock),
         .resetn(resetn),
         // ICM m
         .m_arb_request(icm_routedgmem0_DDR_port_1_0_rw_arb_request),
         .m_arb_enable(icm_routedgmem0_DDR_port_1_0_rw_arb_enable),
         .m_arb_read(icm_routedgmem0_DDR_port_1_0_rw_arb_read),
         .m_arb_write(icm_routedgmem0_DDR_port_1_0_rw_arb_write),
         .m_arb_burstcount(icm_routedgmem0_DDR_port_1_0_rw_arb_burstcount),
         .m_arb_address(icm_routedgmem0_DDR_port_1_0_rw_arb_address),
         .m_arb_writedata(icm_routedgmem0_DDR_port_1_0_rw_arb_writedata),
         .m_arb_byteenable(icm_routedgmem0_DDR_port_1_0_rw_arb_byteenable),
         .m_arb_stall(icm_routedgmem0_DDR_port_1_0_rw_arb_stall),
         .m_wrp_ack(icm_routedgmem0_DDR_port_1_0_rw_wrp_ack),
         .m_rrp_datavalid(icm_routedgmem0_DDR_port_1_0_rw_rrp_datavalid),
         .m_rrp_data(icm_routedgmem0_DDR_port_1_0_rw_rrp_data),
         // ICM mout
         .mout_arb_request(icm_out_0_rw_arb_request[1]),
         .mout_arb_enable(icm_out_0_rw_arb_enable[1]),
         .mout_arb_read(icm_out_0_rw_arb_read[1]),
         .mout_arb_write(icm_out_0_rw_arb_write[1]),
         .mout_arb_burstcount(icm_out_0_rw_arb_burstcount[1]),
         .mout_arb_address(icm_out_0_rw_arb_address[1]),
         .mout_arb_writedata(icm_out_0_rw_arb_writedata[1]),
         .mout_arb_byteenable(icm_out_0_rw_arb_byteenable[1]),
         .mout_arb_id(icm_out_0_rw_arb_id[1]),
         .mout_arb_stall(icm_out_0_rw_arb_stall[1]),
         .mout_wrp_ack(icm_out_0_rw_wrp_ack[1]),
         .mout_rrp_datavalid(icm_out_0_rw_rrp_datavalid[1]),
         .mout_rrp_data(icm_out_0_rw_rrp_data[1])
      );

      for( __i = 0; __i < 8; __i = __i + 1 )
      begin:mgmem0_DDR_port_1_0_rw
         assign icm_routedgmem0_DDR_port_1_0_rw_arb_request[__i] = router[__i].b_arb_request[1];
         assign icm_routedgmem0_DDR_port_1_0_rw_arb_enable[__i] = router[__i].b_arb_enable[1];
         assign icm_routedgmem0_DDR_port_1_0_rw_arb_read[__i] = router[__i].b_arb_read[1];
         assign icm_routedgmem0_DDR_port_1_0_rw_arb_write[__i] = router[__i].b_arb_write[1];
         assign icm_routedgmem0_DDR_port_1_0_rw_arb_burstcount[__i] = router[__i].b_arb_burstcount[1];
         assign icm_routedgmem0_DDR_port_1_0_rw_arb_address[__i] = router[__i].b_arb_address[1];
         assign icm_routedgmem0_DDR_port_1_0_rw_arb_writedata[__i] = router[__i].b_arb_writedata[1];
         assign icm_routedgmem0_DDR_port_1_0_rw_arb_byteenable[__i] = router[__i].b_arb_byteenable[1];
         assign router[__i].b_arb_stall[1] = icm_routedgmem0_DDR_port_1_0_rw_arb_stall[__i];
         assign router[__i].b_wrp_ack[1] = icm_routedgmem0_DDR_port_1_0_rw_wrp_ack[__i];
         assign router[__i].b_rrp_datavalid[1] = icm_routedgmem0_DDR_port_1_0_rw_rrp_datavalid[__i];
         assign router[__i].b_rrp_data[1] = icm_routedgmem0_DDR_port_1_0_rw_rrp_data[__i];
      end

      // INST global_out_ic_to_avmgmem0_DDR_port_1_0_rw of acl_ic_to_avm
      acl_ic_to_avm
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(33),
         .BYTEENA_W(64),
         .LATENCY(0),
         .USE_WRITE_ACK(0),
         .NO_IDLE_STALL(0),
         .ENABLE_WAITREQUEST_ALLOWANCE(0),
         .ID_W(3),
         .ASYNC_RESET(0),
         .SYNCHRONIZE_RESET(1)
      )
      global_out_ic_to_avmgmem0_DDR_port_1_0_rw
      (
         // ICM ic
         .ic_arb_request(icm_out_0_rw_arb_request[1]),
         .ic_arb_enable(icm_out_0_rw_arb_enable[1]),
         .ic_arb_read(icm_out_0_rw_arb_read[1]),
         .ic_arb_write(icm_out_0_rw_arb_write[1]),
         .ic_arb_burstcount(icm_out_0_rw_arb_burstcount[1]),
         .ic_arb_address(icm_out_0_rw_arb_address[1]),
         .ic_arb_writedata(icm_out_0_rw_arb_writedata[1]),
         .ic_arb_byteenable(icm_out_0_rw_arb_byteenable[1]),
         .ic_arb_id(icm_out_0_rw_arb_id[1]),
         .ic_arb_stall(icm_out_0_rw_arb_stall[1]),
         .ic_wrp_ack(icm_out_0_rw_wrp_ack[1]),
         .ic_rrp_datavalid(icm_out_0_rw_rrp_datavalid[1]),
         .ic_rrp_data(icm_out_0_rw_rrp_data[1]),
         // AVM avm
         .avm_enable(mtree_mem_gmem0_DDR_port_1_0_rw_enable),
         .avm_read(mtree_mem_gmem0_DDR_port_1_0_rw_read),
         .avm_write(mtree_mem_gmem0_DDR_port_1_0_rw_write),
         .avm_address(mtree_mem_gmem0_DDR_port_1_0_rw_address),
         .avm_writedata(mtree_mem_gmem0_DDR_port_1_0_rw_writedata),
         .avm_byteenable(mtree_mem_gmem0_DDR_port_1_0_rw_byteenable),
         .avm_waitrequest(mtree_mem_gmem0_DDR_port_1_0_rw_waitrequest),
         .avm_readdata(mtree_mem_gmem0_DDR_port_1_0_rw_readdata),
         .avm_readdatavalid(mtree_mem_gmem0_DDR_port_1_0_rw_readdatavalid),
         .avm_burstcount(mtree_mem_gmem0_DDR_port_1_0_rw_burstcount),
         .avm_writeack(mtree_mem_gmem0_DDR_port_1_0_rw_writeack),
         .clock(),
         .resetn()
      );

      // INST global_icgmem0_DDR_port_2_0_rw of cnn_sys_ic_5460528340522985863
      cnn_sys_ic_5460528340522985863 global_icgmem0_DDR_port_2_0_rw
      (
         .clock(clock),
         .resetn(resetn),
         // ICM m
         .m_arb_request(icm_routedgmem0_DDR_port_2_0_rw_arb_request),
         .m_arb_enable(icm_routedgmem0_DDR_port_2_0_rw_arb_enable),
         .m_arb_read(icm_routedgmem0_DDR_port_2_0_rw_arb_read),
         .m_arb_write(icm_routedgmem0_DDR_port_2_0_rw_arb_write),
         .m_arb_burstcount(icm_routedgmem0_DDR_port_2_0_rw_arb_burstcount),
         .m_arb_address(icm_routedgmem0_DDR_port_2_0_rw_arb_address),
         .m_arb_writedata(icm_routedgmem0_DDR_port_2_0_rw_arb_writedata),
         .m_arb_byteenable(icm_routedgmem0_DDR_port_2_0_rw_arb_byteenable),
         .m_arb_stall(icm_routedgmem0_DDR_port_2_0_rw_arb_stall),
         .m_wrp_ack(icm_routedgmem0_DDR_port_2_0_rw_wrp_ack),
         .m_rrp_datavalid(icm_routedgmem0_DDR_port_2_0_rw_rrp_datavalid),
         .m_rrp_data(icm_routedgmem0_DDR_port_2_0_rw_rrp_data),
         // ICM mout
         .mout_arb_request(icm_out_0_rw_arb_request[2]),
         .mout_arb_enable(icm_out_0_rw_arb_enable[2]),
         .mout_arb_read(icm_out_0_rw_arb_read[2]),
         .mout_arb_write(icm_out_0_rw_arb_write[2]),
         .mout_arb_burstcount(icm_out_0_rw_arb_burstcount[2]),
         .mout_arb_address(icm_out_0_rw_arb_address[2]),
         .mout_arb_writedata(icm_out_0_rw_arb_writedata[2]),
         .mout_arb_byteenable(icm_out_0_rw_arb_byteenable[2]),
         .mout_arb_id(icm_out_0_rw_arb_id[2]),
         .mout_arb_stall(icm_out_0_rw_arb_stall[2]),
         .mout_wrp_ack(icm_out_0_rw_wrp_ack[2]),
         .mout_rrp_datavalid(icm_out_0_rw_rrp_datavalid[2]),
         .mout_rrp_data(icm_out_0_rw_rrp_data[2])
      );

      for( __i = 0; __i < 8; __i = __i + 1 )
      begin:mgmem0_DDR_port_2_0_rw
         assign icm_routedgmem0_DDR_port_2_0_rw_arb_request[__i] = router[__i].b_arb_request[2];
         assign icm_routedgmem0_DDR_port_2_0_rw_arb_enable[__i] = router[__i].b_arb_enable[2];
         assign icm_routedgmem0_DDR_port_2_0_rw_arb_read[__i] = router[__i].b_arb_read[2];
         assign icm_routedgmem0_DDR_port_2_0_rw_arb_write[__i] = router[__i].b_arb_write[2];
         assign icm_routedgmem0_DDR_port_2_0_rw_arb_burstcount[__i] = router[__i].b_arb_burstcount[2];
         assign icm_routedgmem0_DDR_port_2_0_rw_arb_address[__i] = router[__i].b_arb_address[2];
         assign icm_routedgmem0_DDR_port_2_0_rw_arb_writedata[__i] = router[__i].b_arb_writedata[2];
         assign icm_routedgmem0_DDR_port_2_0_rw_arb_byteenable[__i] = router[__i].b_arb_byteenable[2];
         assign router[__i].b_arb_stall[2] = icm_routedgmem0_DDR_port_2_0_rw_arb_stall[__i];
         assign router[__i].b_wrp_ack[2] = icm_routedgmem0_DDR_port_2_0_rw_wrp_ack[__i];
         assign router[__i].b_rrp_datavalid[2] = icm_routedgmem0_DDR_port_2_0_rw_rrp_datavalid[__i];
         assign router[__i].b_rrp_data[2] = icm_routedgmem0_DDR_port_2_0_rw_rrp_data[__i];
      end

      // INST global_out_ic_to_avmgmem0_DDR_port_2_0_rw of acl_ic_to_avm
      acl_ic_to_avm
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(33),
         .BYTEENA_W(64),
         .LATENCY(0),
         .USE_WRITE_ACK(0),
         .NO_IDLE_STALL(0),
         .ENABLE_WAITREQUEST_ALLOWANCE(0),
         .ID_W(3),
         .ASYNC_RESET(0),
         .SYNCHRONIZE_RESET(1)
      )
      global_out_ic_to_avmgmem0_DDR_port_2_0_rw
      (
         // ICM ic
         .ic_arb_request(icm_out_0_rw_arb_request[2]),
         .ic_arb_enable(icm_out_0_rw_arb_enable[2]),
         .ic_arb_read(icm_out_0_rw_arb_read[2]),
         .ic_arb_write(icm_out_0_rw_arb_write[2]),
         .ic_arb_burstcount(icm_out_0_rw_arb_burstcount[2]),
         .ic_arb_address(icm_out_0_rw_arb_address[2]),
         .ic_arb_writedata(icm_out_0_rw_arb_writedata[2]),
         .ic_arb_byteenable(icm_out_0_rw_arb_byteenable[2]),
         .ic_arb_id(icm_out_0_rw_arb_id[2]),
         .ic_arb_stall(icm_out_0_rw_arb_stall[2]),
         .ic_wrp_ack(icm_out_0_rw_wrp_ack[2]),
         .ic_rrp_datavalid(icm_out_0_rw_rrp_datavalid[2]),
         .ic_rrp_data(icm_out_0_rw_rrp_data[2]),
         // AVM avm
         .avm_enable(mtree_mem_gmem0_DDR_port_2_0_rw_enable),
         .avm_read(mtree_mem_gmem0_DDR_port_2_0_rw_read),
         .avm_write(mtree_mem_gmem0_DDR_port_2_0_rw_write),
         .avm_address(mtree_mem_gmem0_DDR_port_2_0_rw_address),
         .avm_writedata(mtree_mem_gmem0_DDR_port_2_0_rw_writedata),
         .avm_byteenable(mtree_mem_gmem0_DDR_port_2_0_rw_byteenable),
         .avm_waitrequest(mtree_mem_gmem0_DDR_port_2_0_rw_waitrequest),
         .avm_readdata(mtree_mem_gmem0_DDR_port_2_0_rw_readdata),
         .avm_readdatavalid(mtree_mem_gmem0_DDR_port_2_0_rw_readdatavalid),
         .avm_burstcount(mtree_mem_gmem0_DDR_port_2_0_rw_burstcount),
         .avm_writeack(mtree_mem_gmem0_DDR_port_2_0_rw_writeack),
         .clock(),
         .resetn()
      );

      // INST global_icgmem0_DDR_port_3_0_rw of cnn_sys_ic_5460528340522985863
      cnn_sys_ic_5460528340522985863 global_icgmem0_DDR_port_3_0_rw
      (
         .clock(clock),
         .resetn(resetn),
         // ICM m
         .m_arb_request(icm_routedgmem0_DDR_port_3_0_rw_arb_request),
         .m_arb_enable(icm_routedgmem0_DDR_port_3_0_rw_arb_enable),
         .m_arb_read(icm_routedgmem0_DDR_port_3_0_rw_arb_read),
         .m_arb_write(icm_routedgmem0_DDR_port_3_0_rw_arb_write),
         .m_arb_burstcount(icm_routedgmem0_DDR_port_3_0_rw_arb_burstcount),
         .m_arb_address(icm_routedgmem0_DDR_port_3_0_rw_arb_address),
         .m_arb_writedata(icm_routedgmem0_DDR_port_3_0_rw_arb_writedata),
         .m_arb_byteenable(icm_routedgmem0_DDR_port_3_0_rw_arb_byteenable),
         .m_arb_stall(icm_routedgmem0_DDR_port_3_0_rw_arb_stall),
         .m_wrp_ack(icm_routedgmem0_DDR_port_3_0_rw_wrp_ack),
         .m_rrp_datavalid(icm_routedgmem0_DDR_port_3_0_rw_rrp_datavalid),
         .m_rrp_data(icm_routedgmem0_DDR_port_3_0_rw_rrp_data),
         // ICM mout
         .mout_arb_request(icm_out_0_rw_arb_request[3]),
         .mout_arb_enable(icm_out_0_rw_arb_enable[3]),
         .mout_arb_read(icm_out_0_rw_arb_read[3]),
         .mout_arb_write(icm_out_0_rw_arb_write[3]),
         .mout_arb_burstcount(icm_out_0_rw_arb_burstcount[3]),
         .mout_arb_address(icm_out_0_rw_arb_address[3]),
         .mout_arb_writedata(icm_out_0_rw_arb_writedata[3]),
         .mout_arb_byteenable(icm_out_0_rw_arb_byteenable[3]),
         .mout_arb_id(icm_out_0_rw_arb_id[3]),
         .mout_arb_stall(icm_out_0_rw_arb_stall[3]),
         .mout_wrp_ack(icm_out_0_rw_wrp_ack[3]),
         .mout_rrp_datavalid(icm_out_0_rw_rrp_datavalid[3]),
         .mout_rrp_data(icm_out_0_rw_rrp_data[3])
      );

      for( __i = 0; __i < 8; __i = __i + 1 )
      begin:mgmem0_DDR_port_3_0_rw
         assign icm_routedgmem0_DDR_port_3_0_rw_arb_request[__i] = router[__i].b_arb_request[3];
         assign icm_routedgmem0_DDR_port_3_0_rw_arb_enable[__i] = router[__i].b_arb_enable[3];
         assign icm_routedgmem0_DDR_port_3_0_rw_arb_read[__i] = router[__i].b_arb_read[3];
         assign icm_routedgmem0_DDR_port_3_0_rw_arb_write[__i] = router[__i].b_arb_write[3];
         assign icm_routedgmem0_DDR_port_3_0_rw_arb_burstcount[__i] = router[__i].b_arb_burstcount[3];
         assign icm_routedgmem0_DDR_port_3_0_rw_arb_address[__i] = router[__i].b_arb_address[3];
         assign icm_routedgmem0_DDR_port_3_0_rw_arb_writedata[__i] = router[__i].b_arb_writedata[3];
         assign icm_routedgmem0_DDR_port_3_0_rw_arb_byteenable[__i] = router[__i].b_arb_byteenable[3];
         assign router[__i].b_arb_stall[3] = icm_routedgmem0_DDR_port_3_0_rw_arb_stall[__i];
         assign router[__i].b_wrp_ack[3] = icm_routedgmem0_DDR_port_3_0_rw_wrp_ack[__i];
         assign router[__i].b_rrp_datavalid[3] = icm_routedgmem0_DDR_port_3_0_rw_rrp_datavalid[__i];
         assign router[__i].b_rrp_data[3] = icm_routedgmem0_DDR_port_3_0_rw_rrp_data[__i];
      end

      // INST global_out_ic_to_avmgmem0_DDR_port_3_0_rw of acl_ic_to_avm
      acl_ic_to_avm
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(33),
         .BYTEENA_W(64),
         .LATENCY(0),
         .USE_WRITE_ACK(0),
         .NO_IDLE_STALL(0),
         .ENABLE_WAITREQUEST_ALLOWANCE(0),
         .ID_W(3),
         .ASYNC_RESET(0),
         .SYNCHRONIZE_RESET(1)
      )
      global_out_ic_to_avmgmem0_DDR_port_3_0_rw
      (
         // ICM ic
         .ic_arb_request(icm_out_0_rw_arb_request[3]),
         .ic_arb_enable(icm_out_0_rw_arb_enable[3]),
         .ic_arb_read(icm_out_0_rw_arb_read[3]),
         .ic_arb_write(icm_out_0_rw_arb_write[3]),
         .ic_arb_burstcount(icm_out_0_rw_arb_burstcount[3]),
         .ic_arb_address(icm_out_0_rw_arb_address[3]),
         .ic_arb_writedata(icm_out_0_rw_arb_writedata[3]),
         .ic_arb_byteenable(icm_out_0_rw_arb_byteenable[3]),
         .ic_arb_id(icm_out_0_rw_arb_id[3]),
         .ic_arb_stall(icm_out_0_rw_arb_stall[3]),
         .ic_wrp_ack(icm_out_0_rw_wrp_ack[3]),
         .ic_rrp_datavalid(icm_out_0_rw_rrp_datavalid[3]),
         .ic_rrp_data(icm_out_0_rw_rrp_data[3]),
         // AVM avm
         .avm_enable(mtree_mem_gmem0_DDR_port_3_0_rw_enable),
         .avm_read(mtree_mem_gmem0_DDR_port_3_0_rw_read),
         .avm_write(mtree_mem_gmem0_DDR_port_3_0_rw_write),
         .avm_address(mtree_mem_gmem0_DDR_port_3_0_rw_address),
         .avm_writedata(mtree_mem_gmem0_DDR_port_3_0_rw_writedata),
         .avm_byteenable(mtree_mem_gmem0_DDR_port_3_0_rw_byteenable),
         .avm_waitrequest(mtree_mem_gmem0_DDR_port_3_0_rw_waitrequest),
         .avm_readdata(mtree_mem_gmem0_DDR_port_3_0_rw_readdata),
         .avm_readdatavalid(mtree_mem_gmem0_DDR_port_3_0_rw_readdatavalid),
         .avm_burstcount(mtree_mem_gmem0_DDR_port_3_0_rw_burstcount),
         .avm_writeack(mtree_mem_gmem0_DDR_port_3_0_rw_writeack),
         .clock(),
         .resetn()
      );

   end
   endgenerate

endmodule

/////////////////////////////////////////////////////////////////
// MODULE cnn_sys_ic_2579559376188268950
/////////////////////////////////////////////////////////////////
module cnn_sys_ic_2579559376188268950
(
   input logic clock,
   input logic resetn,
   // ICM m
   input logic m_arb_request [9],
   input logic m_arb_enable [9],
   input logic m_arb_read [9],
   input logic m_arb_write [9],
   input logic [4:0] m_arb_burstcount [9],
   input logic [28:0] m_arb_address [9],
   input logic [511:0] m_arb_writedata [9],
   input logic [63:0] m_arb_byteenable [9],
   output logic m_arb_stall [9],
   output logic m_wrp_ack [9],
   output logic m_rrp_datavalid [9],
   output logic [511:0] m_rrp_data [9],
   // ICM mout
   output logic mout_arb_request,
   output logic mout_arb_enable,
   output logic mout_arb_read,
   output logic mout_arb_write,
   output logic [4:0] mout_arb_burstcount,
   output logic [28:0] mout_arb_address,
   output logic [511:0] mout_arb_writedata,
   output logic [63:0] mout_arb_byteenable,
   output logic [3:0] mout_arb_id,
   input logic mout_arb_stall,
   input logic mout_wrp_ack,
   input logic mout_rrp_datavalid,
   input logic [511:0] mout_rrp_data
);
   genvar __i;
   generate
      for( __i = 0; __i < 9; __i = __i + 1 )
      begin:m
         logic [3:0] id;
         acl_ic_master_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) m_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) arb_intf();
         acl_ic_wrp_intf
         #(
            .ID_W(4)
         ) wrp_intf();
         acl_ic_rrp_intf
         #(
            .DATA_W(512),
            .ID_W(4)
         ) rrp_intf();

         assign id = __i;
         // INST m_endp of acl_ic_master_endpoint
         acl_ic_master_endpoint
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4),
            .NUM_READ_MASTERS(8),
            .NUM_WRITE_MASTERS(1),
            .ID(__i)
         )
         m_endp
         (
            .clock(clock),
            .resetn(resetn),
            .m_intf(m_intf),
            .arb_intf(arb_intf),
            .wrp_intf(wrp_intf),
            .rrp_intf(rrp_intf)
         );

         assign m_intf.arb.req.request = m_arb_request[__i];
         assign m_intf.arb.req.enable = m_arb_enable[__i];
         assign m_intf.arb.req.read = m_arb_read[__i];
         assign m_intf.arb.req.write = m_arb_write[__i];
         assign m_intf.arb.req.burstcount = m_arb_burstcount[__i];
         assign m_intf.arb.req.address = m_arb_address[__i];
         assign m_intf.arb.req.writedata = m_arb_writedata[__i];
         assign m_intf.arb.req.byteenable = m_arb_byteenable[__i];
         assign m_arb_stall[__i] = m_intf.arb.stall;
         assign m_wrp_ack[__i] = m_intf.wrp.ack;
         assign m_rrp_datavalid[__i] = m_intf.rrp.datavalid;
         assign m_rrp_data[__i] = m_intf.rrp.data;
         assign m_intf.arb.req.id = id;
      end

   endgenerate

   generate
   begin:s
      acl_arb_intf
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(29),
         .BYTEENA_W(64),
         .ID_W(4)
      ) in_arb_intf();
      acl_arb_intf
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(29),
         .BYTEENA_W(64),
         .ID_W(4)
      ) out_arb_intf();
      acl_ic_wrp_intf
      #(
         .ID_W(4)
      ) wrp_intf();
      acl_ic_rrp_intf
      #(
         .DATA_W(512),
         .ID_W(4)
      ) rrp_intf();

      // INST s_endp of acl_ic_slave_endpoint
      acl_ic_slave_endpoint
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(29),
         .BYTEENA_W(64),
         .ID_W(4),
         .NUM_READ_MASTERS(8),
         .NUM_WRITE_MASTERS(1),
         .PIPELINE_RETURN_PATHS(1),
         .WRP_FIFO_DEPTH(128),
         .RRP_FIFO_DEPTH(128),
         .RRP_USE_LL_FIFO(1),
         .SLAVE_FIXED_LATENCY(0),
         .SEPARATE_READ_WRITE_STALLS(0),
         .ASYNC_RESET(0),
         .SYNCHRONIZE_RESET(1)
      )
      s_endp
      (
         .clock(clock),
         .resetn(resetn),
         .m_intf(in_arb_intf),
         .s_intf(out_arb_intf),
         .s_readdatavalid(mout_rrp_datavalid),
         .s_readdata(mout_rrp_data),
         .s_writeack(mout_wrp_ack),
         .wrp_intf(wrp_intf),
         .rrp_intf(rrp_intf)
      );

   end
   endgenerate

   generate
   begin:wrp
      assign m[0].wrp_intf.ack = s.wrp_intf.ack;
      assign m[0].wrp_intf.id = s.wrp_intf.id;
   end
   endgenerate

   generate
   begin:rrp
      assign m[1].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[1].rrp_intf.data = s.rrp_intf.data;
      assign m[1].rrp_intf.id = s.rrp_intf.id;
      assign m[2].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[2].rrp_intf.data = s.rrp_intf.data;
      assign m[2].rrp_intf.id = s.rrp_intf.id;
      assign m[3].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[3].rrp_intf.data = s.rrp_intf.data;
      assign m[3].rrp_intf.id = s.rrp_intf.id;
      assign m[4].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[4].rrp_intf.data = s.rrp_intf.data;
      assign m[4].rrp_intf.id = s.rrp_intf.id;
      assign m[5].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[5].rrp_intf.data = s.rrp_intf.data;
      assign m[5].rrp_intf.id = s.rrp_intf.id;
      assign m[6].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[6].rrp_intf.data = s.rrp_intf.data;
      assign m[6].rrp_intf.id = s.rrp_intf.id;
      assign m[7].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[7].rrp_intf.data = s.rrp_intf.data;
      assign m[7].rrp_intf.id = s.rrp_intf.id;
      assign m[8].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[8].rrp_intf.data = s.rrp_intf.data;
      assign m[8].rrp_intf.id = s.rrp_intf.id;
   end
   endgenerate

   generate
      for( __i = 0; __i < 8; __i = __i + 1 )
      begin:a
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) m0_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) m1_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) mout_intf();

         // INST a of acl_arb2
         acl_arb2
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4),
            .PIPELINE("none"),
            .KEEP_LAST_GRANT(1),
            .NO_STALL_NETWORK(0),
            .ASYNC_RESET(0),
            .SYNCHRONIZE_RESET(1)
         )
         a
         (
            .clock(clock),
            .resetn(resetn),
            .m0_intf(m0_intf),
            .m1_intf(m1_intf),
            .mout_intf(mout_intf)
         );

      end

   endgenerate

   generate
      for( __i = 0; __i < 3; __i = __i + 1 )
      begin:dp
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) in_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) out_intf();

         // INST dp of acl_arb_pipeline_reg
         acl_arb_pipeline_reg
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4),
            .ASYNC_RESET(0),
            .SYNCHRONIZE_RESET(1)
         )
         dp
         (
            .clock(clock),
            .resetn(resetn),
            .in_intf(in_intf),
            .out_intf(out_intf)
         );

      end

   endgenerate

   generate
      for( __i = 0; __i < 1; __i = __i + 1 )
      begin:sp
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) in_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) out_intf();

         // INST sp of acl_arb_staging_reg
         acl_arb_staging_reg
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4),
            .ASYNC_RESET(0),
            .SYNCHRONIZE_RESET(1)
         )
         sp
         (
            .clock(clock),
            .resetn(resetn),
            .in_intf(in_intf),
            .out_intf(out_intf)
         );

      end

   endgenerate

   assign mout_arb_request = s.out_arb_intf.req.request;
   assign mout_arb_enable = s.out_arb_intf.req.enable;
   assign mout_arb_read = s.out_arb_intf.req.read;
   assign mout_arb_write = s.out_arb_intf.req.write;
   assign mout_arb_burstcount = s.out_arb_intf.req.burstcount;
   assign mout_arb_address = s.out_arb_intf.req.address;
   assign mout_arb_writedata = s.out_arb_intf.req.writedata;
   assign mout_arb_byteenable = s.out_arb_intf.req.byteenable;
   assign mout_arb_id = s.out_arb_intf.req.id;
   assign s.out_arb_intf.stall = mout_arb_stall;
   assign s.in_arb_intf.req = sp[0].out_intf.req;
   assign sp[0].out_intf.stall = s.in_arb_intf.stall;
   assign sp[0].in_intf.req = dp[0].out_intf.req;
   assign dp[0].out_intf.stall = sp[0].in_intf.stall;
   assign dp[0].in_intf.req = a[7].mout_intf.req;
   assign a[7].mout_intf.stall = dp[0].in_intf.stall;
   assign a[7].m0_intf.req = a[6].mout_intf.req;
   assign a[6].mout_intf.stall = a[7].m0_intf.stall;
   assign a[7].m1_intf.req = m[0].arb_intf.req;
   assign m[0].arb_intf.stall = a[7].m1_intf.stall;
   assign a[6].m0_intf.req = dp[1].out_intf.req;
   assign dp[1].out_intf.stall = a[6].m0_intf.stall;
   assign a[6].m1_intf.req = dp[2].out_intf.req;
   assign dp[2].out_intf.stall = a[6].m1_intf.stall;
   assign dp[1].in_intf.req = a[4].mout_intf.req;
   assign a[4].mout_intf.stall = dp[1].in_intf.stall;
   assign dp[2].in_intf.req = a[5].mout_intf.req;
   assign a[5].mout_intf.stall = dp[2].in_intf.stall;
   assign a[4].m0_intf.req = a[0].mout_intf.req;
   assign a[0].mout_intf.stall = a[4].m0_intf.stall;
   assign a[4].m1_intf.req = a[1].mout_intf.req;
   assign a[1].mout_intf.stall = a[4].m1_intf.stall;
   assign a[5].m0_intf.req = a[2].mout_intf.req;
   assign a[2].mout_intf.stall = a[5].m0_intf.stall;
   assign a[5].m1_intf.req = a[3].mout_intf.req;
   assign a[3].mout_intf.stall = a[5].m1_intf.stall;
   assign a[0].m0_intf.req = m[1].arb_intf.req;
   assign m[1].arb_intf.stall = a[0].m0_intf.stall;
   assign a[0].m1_intf.req = m[2].arb_intf.req;
   assign m[2].arb_intf.stall = a[0].m1_intf.stall;
   assign a[1].m0_intf.req = m[3].arb_intf.req;
   assign m[3].arb_intf.stall = a[1].m0_intf.stall;
   assign a[1].m1_intf.req = m[4].arb_intf.req;
   assign m[4].arb_intf.stall = a[1].m1_intf.stall;
   assign a[2].m0_intf.req = m[5].arb_intf.req;
   assign m[5].arb_intf.stall = a[2].m0_intf.stall;
   assign a[2].m1_intf.req = m[6].arb_intf.req;
   assign m[6].arb_intf.stall = a[2].m1_intf.stall;
   assign a[3].m0_intf.req = m[7].arb_intf.req;
   assign m[7].arb_intf.stall = a[3].m0_intf.stall;
   assign a[3].m1_intf.req = m[8].arb_intf.req;
   assign m[8].arb_intf.stall = a[3].m1_intf.stall;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE cnn_sys_ic_4649850629718257126
/////////////////////////////////////////////////////////////////
module cnn_sys_ic_4649850629718257126
(
   input logic clock,
   input logic resetn,
   // ICM m
   input logic m_arb_request [9],
   input logic m_arb_enable [9],
   input logic m_arb_read [9],
   input logic m_arb_write [9],
   input logic [4:0] m_arb_burstcount [9],
   input logic [28:0] m_arb_address [9],
   input logic [511:0] m_arb_writedata [9],
   input logic [63:0] m_arb_byteenable [9],
   output logic m_arb_stall [9],
   output logic m_wrp_ack [9],
   output logic m_rrp_datavalid [9],
   output logic [511:0] m_rrp_data [9],
   // ICM mout
   output logic mout_arb_request,
   output logic mout_arb_enable,
   output logic mout_arb_read,
   output logic mout_arb_write,
   output logic [4:0] mout_arb_burstcount,
   output logic [28:0] mout_arb_address,
   output logic [511:0] mout_arb_writedata,
   output logic [63:0] mout_arb_byteenable,
   output logic [3:0] mout_arb_id,
   input logic mout_arb_stall,
   input logic mout_wrp_ack,
   input logic mout_rrp_datavalid,
   input logic [511:0] mout_rrp_data
);
   genvar __i;
   generate
      for( __i = 0; __i < 9; __i = __i + 1 )
      begin:m
         logic [3:0] id;
         acl_ic_master_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) m_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) arb_intf();
         acl_ic_wrp_intf
         #(
            .ID_W(4)
         ) wrp_intf();
         acl_ic_rrp_intf
         #(
            .DATA_W(512),
            .ID_W(4)
         ) rrp_intf();

         assign id = __i;
         // INST m_endp of acl_ic_master_endpoint
         acl_ic_master_endpoint
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4),
            .NUM_READ_MASTERS(9),
            .NUM_WRITE_MASTERS(0),
            .ID(__i)
         )
         m_endp
         (
            .clock(clock),
            .resetn(resetn),
            .m_intf(m_intf),
            .arb_intf(arb_intf),
            .wrp_intf(wrp_intf),
            .rrp_intf(rrp_intf)
         );

         assign m_intf.arb.req.request = m_arb_request[__i];
         assign m_intf.arb.req.enable = m_arb_enable[__i];
         assign m_intf.arb.req.read = m_arb_read[__i];
         assign m_intf.arb.req.write = m_arb_write[__i];
         assign m_intf.arb.req.burstcount = m_arb_burstcount[__i];
         assign m_intf.arb.req.address = m_arb_address[__i];
         assign m_intf.arb.req.writedata = m_arb_writedata[__i];
         assign m_intf.arb.req.byteenable = m_arb_byteenable[__i];
         assign m_arb_stall[__i] = m_intf.arb.stall;
         assign m_wrp_ack[__i] = m_intf.wrp.ack;
         assign m_rrp_datavalid[__i] = m_intf.rrp.datavalid;
         assign m_rrp_data[__i] = m_intf.rrp.data;
         assign m_intf.arb.req.id = id;
      end

   endgenerate

   generate
   begin:s
      acl_arb_intf
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(29),
         .BYTEENA_W(64),
         .ID_W(4)
      ) in_arb_intf();
      acl_arb_intf
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(29),
         .BYTEENA_W(64),
         .ID_W(4)
      ) out_arb_intf();
      acl_ic_wrp_intf
      #(
         .ID_W(4)
      ) wrp_intf();
      acl_ic_rrp_intf
      #(
         .DATA_W(512),
         .ID_W(4)
      ) rrp_intf();

      // INST s_endp of acl_ic_slave_endpoint
      acl_ic_slave_endpoint
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(29),
         .BYTEENA_W(64),
         .ID_W(4),
         .NUM_READ_MASTERS(9),
         .NUM_WRITE_MASTERS(0),
         .PIPELINE_RETURN_PATHS(1),
         .WRP_FIFO_DEPTH(128),
         .RRP_FIFO_DEPTH(128),
         .RRP_USE_LL_FIFO(1),
         .SLAVE_FIXED_LATENCY(0),
         .SEPARATE_READ_WRITE_STALLS(0),
         .ASYNC_RESET(0),
         .SYNCHRONIZE_RESET(1)
      )
      s_endp
      (
         .clock(clock),
         .resetn(resetn),
         .m_intf(in_arb_intf),
         .s_intf(out_arb_intf),
         .s_readdatavalid(mout_rrp_datavalid),
         .s_readdata(mout_rrp_data),
         .s_writeack(mout_wrp_ack),
         .wrp_intf(wrp_intf),
         .rrp_intf(rrp_intf)
      );

   end
   endgenerate

   generate
   begin:wrp
   end
   endgenerate

   generate
   begin:rrp
      assign m[0].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[0].rrp_intf.data = s.rrp_intf.data;
      assign m[0].rrp_intf.id = s.rrp_intf.id;
      assign m[1].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[1].rrp_intf.data = s.rrp_intf.data;
      assign m[1].rrp_intf.id = s.rrp_intf.id;
      assign m[2].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[2].rrp_intf.data = s.rrp_intf.data;
      assign m[2].rrp_intf.id = s.rrp_intf.id;
      assign m[3].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[3].rrp_intf.data = s.rrp_intf.data;
      assign m[3].rrp_intf.id = s.rrp_intf.id;
      assign m[4].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[4].rrp_intf.data = s.rrp_intf.data;
      assign m[4].rrp_intf.id = s.rrp_intf.id;
      assign m[5].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[5].rrp_intf.data = s.rrp_intf.data;
      assign m[5].rrp_intf.id = s.rrp_intf.id;
      assign m[6].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[6].rrp_intf.data = s.rrp_intf.data;
      assign m[6].rrp_intf.id = s.rrp_intf.id;
      assign m[7].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[7].rrp_intf.data = s.rrp_intf.data;
      assign m[7].rrp_intf.id = s.rrp_intf.id;
      assign m[8].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[8].rrp_intf.data = s.rrp_intf.data;
      assign m[8].rrp_intf.id = s.rrp_intf.id;
   end
   endgenerate

   generate
      for( __i = 0; __i < 8; __i = __i + 1 )
      begin:a
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) m0_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) m1_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) mout_intf();

         // INST a of acl_arb2
         acl_arb2
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4),
            .PIPELINE("none"),
            .KEEP_LAST_GRANT(1),
            .NO_STALL_NETWORK(0),
            .ASYNC_RESET(0),
            .SYNCHRONIZE_RESET(1)
         )
         a
         (
            .clock(clock),
            .resetn(resetn),
            .m0_intf(m0_intf),
            .m1_intf(m1_intf),
            .mout_intf(mout_intf)
         );

      end

   endgenerate

   generate
      for( __i = 0; __i < 3; __i = __i + 1 )
      begin:dp
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) in_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) out_intf();

         // INST dp of acl_arb_pipeline_reg
         acl_arb_pipeline_reg
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4),
            .ASYNC_RESET(0),
            .SYNCHRONIZE_RESET(1)
         )
         dp
         (
            .clock(clock),
            .resetn(resetn),
            .in_intf(in_intf),
            .out_intf(out_intf)
         );

      end

   endgenerate

   generate
      for( __i = 0; __i < 1; __i = __i + 1 )
      begin:sp
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) in_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4)
         ) out_intf();

         // INST sp of acl_arb_staging_reg
         acl_arb_staging_reg
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(4),
            .ASYNC_RESET(0),
            .SYNCHRONIZE_RESET(1)
         )
         sp
         (
            .clock(clock),
            .resetn(resetn),
            .in_intf(in_intf),
            .out_intf(out_intf)
         );

      end

   endgenerate

   assign mout_arb_request = s.out_arb_intf.req.request;
   assign mout_arb_enable = s.out_arb_intf.req.enable;
   assign mout_arb_read = s.out_arb_intf.req.read;
   assign mout_arb_write = s.out_arb_intf.req.write;
   assign mout_arb_burstcount = s.out_arb_intf.req.burstcount;
   assign mout_arb_address = s.out_arb_intf.req.address;
   assign mout_arb_writedata = s.out_arb_intf.req.writedata;
   assign mout_arb_byteenable = s.out_arb_intf.req.byteenable;
   assign mout_arb_id = s.out_arb_intf.req.id;
   assign s.out_arb_intf.stall = mout_arb_stall;
   assign s.in_arb_intf.req = sp[0].out_intf.req;
   assign sp[0].out_intf.stall = s.in_arb_intf.stall;
   assign sp[0].in_intf.req = dp[0].out_intf.req;
   assign dp[0].out_intf.stall = sp[0].in_intf.stall;
   assign dp[0].in_intf.req = a[7].mout_intf.req;
   assign a[7].mout_intf.stall = dp[0].in_intf.stall;
   assign a[7].m0_intf.req = a[6].mout_intf.req;
   assign a[6].mout_intf.stall = a[7].m0_intf.stall;
   assign a[7].m1_intf.req = m[8].arb_intf.req;
   assign m[8].arb_intf.stall = a[7].m1_intf.stall;
   assign a[6].m0_intf.req = dp[1].out_intf.req;
   assign dp[1].out_intf.stall = a[6].m0_intf.stall;
   assign a[6].m1_intf.req = dp[2].out_intf.req;
   assign dp[2].out_intf.stall = a[6].m1_intf.stall;
   assign dp[1].in_intf.req = a[4].mout_intf.req;
   assign a[4].mout_intf.stall = dp[1].in_intf.stall;
   assign dp[2].in_intf.req = a[5].mout_intf.req;
   assign a[5].mout_intf.stall = dp[2].in_intf.stall;
   assign a[4].m0_intf.req = a[0].mout_intf.req;
   assign a[0].mout_intf.stall = a[4].m0_intf.stall;
   assign a[4].m1_intf.req = a[1].mout_intf.req;
   assign a[1].mout_intf.stall = a[4].m1_intf.stall;
   assign a[5].m0_intf.req = a[2].mout_intf.req;
   assign a[2].mout_intf.stall = a[5].m0_intf.stall;
   assign a[5].m1_intf.req = a[3].mout_intf.req;
   assign a[3].mout_intf.stall = a[5].m1_intf.stall;
   assign a[0].m0_intf.req = m[0].arb_intf.req;
   assign m[0].arb_intf.stall = a[0].m0_intf.stall;
   assign a[0].m1_intf.req = m[1].arb_intf.req;
   assign m[1].arb_intf.stall = a[0].m1_intf.stall;
   assign a[1].m0_intf.req = m[2].arb_intf.req;
   assign m[2].arb_intf.stall = a[1].m0_intf.stall;
   assign a[1].m1_intf.req = m[3].arb_intf.req;
   assign m[3].arb_intf.stall = a[1].m1_intf.stall;
   assign a[2].m0_intf.req = m[4].arb_intf.req;
   assign m[4].arb_intf.stall = a[2].m0_intf.stall;
   assign a[2].m1_intf.req = m[5].arb_intf.req;
   assign m[5].arb_intf.stall = a[2].m1_intf.stall;
   assign a[3].m0_intf.req = m[6].arb_intf.req;
   assign m[6].arb_intf.stall = a[3].m0_intf.stall;
   assign a[3].m1_intf.req = m[7].arb_intf.req;
   assign m[7].arb_intf.stall = a[3].m1_intf.stall;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE cnn_sys_ic_9767722386003831483
/////////////////////////////////////////////////////////////////
module cnn_sys_ic_9767722386003831483
(
   input logic clock,
   input logic resetn,
   // ICM m
   input logic m_arb_request [8],
   input logic m_arb_enable [8],
   input logic m_arb_read [8],
   input logic m_arb_write [8],
   input logic [4:0] m_arb_burstcount [8],
   input logic [28:0] m_arb_address [8],
   input logic [511:0] m_arb_writedata [8],
   input logic [63:0] m_arb_byteenable [8],
   output logic m_arb_stall [8],
   output logic m_wrp_ack [8],
   output logic m_rrp_datavalid [8],
   output logic [511:0] m_rrp_data [8],
   // ICM mout
   output logic mout_arb_request,
   output logic mout_arb_enable,
   output logic mout_arb_read,
   output logic mout_arb_write,
   output logic [4:0] mout_arb_burstcount,
   output logic [28:0] mout_arb_address,
   output logic [511:0] mout_arb_writedata,
   output logic [63:0] mout_arb_byteenable,
   output logic [2:0] mout_arb_id,
   input logic mout_arb_stall,
   input logic mout_wrp_ack,
   input logic mout_rrp_datavalid,
   input logic [511:0] mout_rrp_data
);
   genvar __i;
   generate
      for( __i = 0; __i < 8; __i = __i + 1 )
      begin:m
         logic [2:0] id;
         acl_ic_master_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(3)
         ) m_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(3)
         ) arb_intf();
         acl_ic_wrp_intf
         #(
            .ID_W(3)
         ) wrp_intf();
         acl_ic_rrp_intf
         #(
            .DATA_W(512),
            .ID_W(3)
         ) rrp_intf();

         assign id = __i;
         // INST m_endp of acl_ic_master_endpoint
         acl_ic_master_endpoint
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(3),
            .NUM_READ_MASTERS(8),
            .NUM_WRITE_MASTERS(0),
            .ID(__i)
         )
         m_endp
         (
            .clock(clock),
            .resetn(resetn),
            .m_intf(m_intf),
            .arb_intf(arb_intf),
            .wrp_intf(wrp_intf),
            .rrp_intf(rrp_intf)
         );

         assign m_intf.arb.req.request = m_arb_request[__i];
         assign m_intf.arb.req.enable = m_arb_enable[__i];
         assign m_intf.arb.req.read = m_arb_read[__i];
         assign m_intf.arb.req.write = m_arb_write[__i];
         assign m_intf.arb.req.burstcount = m_arb_burstcount[__i];
         assign m_intf.arb.req.address = m_arb_address[__i];
         assign m_intf.arb.req.writedata = m_arb_writedata[__i];
         assign m_intf.arb.req.byteenable = m_arb_byteenable[__i];
         assign m_arb_stall[__i] = m_intf.arb.stall;
         assign m_wrp_ack[__i] = m_intf.wrp.ack;
         assign m_rrp_datavalid[__i] = m_intf.rrp.datavalid;
         assign m_rrp_data[__i] = m_intf.rrp.data;
         assign m_intf.arb.req.id = id;
      end

   endgenerate

   generate
   begin:s
      acl_arb_intf
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(29),
         .BYTEENA_W(64),
         .ID_W(3)
      ) in_arb_intf();
      acl_arb_intf
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(29),
         .BYTEENA_W(64),
         .ID_W(3)
      ) out_arb_intf();
      acl_ic_wrp_intf
      #(
         .ID_W(3)
      ) wrp_intf();
      acl_ic_rrp_intf
      #(
         .DATA_W(512),
         .ID_W(3)
      ) rrp_intf();

      // INST s_endp of acl_ic_slave_endpoint
      acl_ic_slave_endpoint
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(29),
         .BYTEENA_W(64),
         .ID_W(3),
         .NUM_READ_MASTERS(8),
         .NUM_WRITE_MASTERS(0),
         .PIPELINE_RETURN_PATHS(1),
         .WRP_FIFO_DEPTH(128),
         .RRP_FIFO_DEPTH(128),
         .RRP_USE_LL_FIFO(1),
         .SLAVE_FIXED_LATENCY(0),
         .SEPARATE_READ_WRITE_STALLS(0),
         .ASYNC_RESET(0),
         .SYNCHRONIZE_RESET(1)
      )
      s_endp
      (
         .clock(clock),
         .resetn(resetn),
         .m_intf(in_arb_intf),
         .s_intf(out_arb_intf),
         .s_readdatavalid(mout_rrp_datavalid),
         .s_readdata(mout_rrp_data),
         .s_writeack(mout_wrp_ack),
         .wrp_intf(wrp_intf),
         .rrp_intf(rrp_intf)
      );

   end
   endgenerate

   generate
   begin:wrp
   end
   endgenerate

   generate
   begin:rrp
      assign m[0].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[0].rrp_intf.data = s.rrp_intf.data;
      assign m[0].rrp_intf.id = s.rrp_intf.id;
      assign m[1].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[1].rrp_intf.data = s.rrp_intf.data;
      assign m[1].rrp_intf.id = s.rrp_intf.id;
      assign m[2].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[2].rrp_intf.data = s.rrp_intf.data;
      assign m[2].rrp_intf.id = s.rrp_intf.id;
      assign m[3].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[3].rrp_intf.data = s.rrp_intf.data;
      assign m[3].rrp_intf.id = s.rrp_intf.id;
      assign m[4].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[4].rrp_intf.data = s.rrp_intf.data;
      assign m[4].rrp_intf.id = s.rrp_intf.id;
      assign m[5].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[5].rrp_intf.data = s.rrp_intf.data;
      assign m[5].rrp_intf.id = s.rrp_intf.id;
      assign m[6].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[6].rrp_intf.data = s.rrp_intf.data;
      assign m[6].rrp_intf.id = s.rrp_intf.id;
      assign m[7].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[7].rrp_intf.data = s.rrp_intf.data;
      assign m[7].rrp_intf.id = s.rrp_intf.id;
   end
   endgenerate

   generate
      for( __i = 0; __i < 7; __i = __i + 1 )
      begin:a
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(3)
         ) m0_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(3)
         ) m1_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(3)
         ) mout_intf();

         // INST a of acl_arb2
         acl_arb2
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(3),
            .PIPELINE("none"),
            .KEEP_LAST_GRANT(1),
            .NO_STALL_NETWORK(0),
            .ASYNC_RESET(0),
            .SYNCHRONIZE_RESET(1)
         )
         a
         (
            .clock(clock),
            .resetn(resetn),
            .m0_intf(m0_intf),
            .m1_intf(m1_intf),
            .mout_intf(mout_intf)
         );

      end

   endgenerate

   generate
      for( __i = 0; __i < 2; __i = __i + 1 )
      begin:dp
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(3)
         ) in_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(3)
         ) out_intf();

         // INST dp of acl_arb_pipeline_reg
         acl_arb_pipeline_reg
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(29),
            .BYTEENA_W(64),
            .ID_W(3),
            .ASYNC_RESET(0),
            .SYNCHRONIZE_RESET(1)
         )
         dp
         (
            .clock(clock),
            .resetn(resetn),
            .in_intf(in_intf),
            .out_intf(out_intf)
         );

      end

   endgenerate

   assign mout_arb_request = s.out_arb_intf.req.request;
   assign mout_arb_enable = s.out_arb_intf.req.enable;
   assign mout_arb_read = s.out_arb_intf.req.read;
   assign mout_arb_write = s.out_arb_intf.req.write;
   assign mout_arb_burstcount = s.out_arb_intf.req.burstcount;
   assign mout_arb_address = s.out_arb_intf.req.address;
   assign mout_arb_writedata = s.out_arb_intf.req.writedata;
   assign mout_arb_byteenable = s.out_arb_intf.req.byteenable;
   assign mout_arb_id = s.out_arb_intf.req.id;
   assign s.out_arb_intf.stall = mout_arb_stall;
   assign s.in_arb_intf.req = a[6].mout_intf.req;
   assign a[6].mout_intf.stall = s.in_arb_intf.stall;
   assign a[6].m0_intf.req = dp[0].out_intf.req;
   assign dp[0].out_intf.stall = a[6].m0_intf.stall;
   assign a[6].m1_intf.req = dp[1].out_intf.req;
   assign dp[1].out_intf.stall = a[6].m1_intf.stall;
   assign dp[0].in_intf.req = a[4].mout_intf.req;
   assign a[4].mout_intf.stall = dp[0].in_intf.stall;
   assign dp[1].in_intf.req = a[5].mout_intf.req;
   assign a[5].mout_intf.stall = dp[1].in_intf.stall;
   assign a[4].m0_intf.req = a[0].mout_intf.req;
   assign a[0].mout_intf.stall = a[4].m0_intf.stall;
   assign a[4].m1_intf.req = a[1].mout_intf.req;
   assign a[1].mout_intf.stall = a[4].m1_intf.stall;
   assign a[5].m0_intf.req = a[2].mout_intf.req;
   assign a[2].mout_intf.stall = a[5].m0_intf.stall;
   assign a[5].m1_intf.req = a[3].mout_intf.req;
   assign a[3].mout_intf.stall = a[5].m1_intf.stall;
   assign a[0].m0_intf.req = m[0].arb_intf.req;
   assign m[0].arb_intf.stall = a[0].m0_intf.stall;
   assign a[0].m1_intf.req = m[1].arb_intf.req;
   assign m[1].arb_intf.stall = a[0].m1_intf.stall;
   assign a[1].m0_intf.req = m[2].arb_intf.req;
   assign m[2].arb_intf.stall = a[1].m0_intf.stall;
   assign a[1].m1_intf.req = m[3].arb_intf.req;
   assign m[3].arb_intf.stall = a[1].m1_intf.stall;
   assign a[2].m0_intf.req = m[4].arb_intf.req;
   assign m[4].arb_intf.stall = a[2].m0_intf.stall;
   assign a[2].m1_intf.req = m[5].arb_intf.req;
   assign m[5].arb_intf.stall = a[2].m1_intf.stall;
   assign a[3].m0_intf.req = m[6].arb_intf.req;
   assign m[6].arb_intf.stall = a[3].m0_intf.stall;
   assign a[3].m1_intf.req = m[7].arb_intf.req;
   assign m[7].arb_intf.stall = a[3].m1_intf.stall;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE cnn_sys_ic_5460528340522985863
/////////////////////////////////////////////////////////////////
module cnn_sys_ic_5460528340522985863
(
   input logic clock,
   input logic resetn,
   // ICM m
   input logic m_arb_request [8],
   input logic m_arb_enable [8],
   input logic m_arb_read [8],
   input logic m_arb_write [8],
   input logic [4:0] m_arb_burstcount [8],
   input logic [26:0] m_arb_address [8],
   input logic [511:0] m_arb_writedata [8],
   input logic [63:0] m_arb_byteenable [8],
   output logic m_arb_stall [8],
   output logic m_wrp_ack [8],
   output logic m_rrp_datavalid [8],
   output logic [511:0] m_rrp_data [8],
   // ICM mout
   output logic mout_arb_request,
   output logic mout_arb_enable,
   output logic mout_arb_read,
   output logic mout_arb_write,
   output logic [4:0] mout_arb_burstcount,
   output logic [26:0] mout_arb_address,
   output logic [511:0] mout_arb_writedata,
   output logic [63:0] mout_arb_byteenable,
   output logic [2:0] mout_arb_id,
   input logic mout_arb_stall,
   input logic mout_wrp_ack,
   input logic mout_rrp_datavalid,
   input logic [511:0] mout_rrp_data
);
   genvar __i;
   generate
      for( __i = 0; __i < 8; __i = __i + 1 )
      begin:m
         logic [2:0] id;
         acl_ic_master_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3)
         ) m_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3)
         ) arb_intf();
         acl_ic_wrp_intf
         #(
            .ID_W(3)
         ) wrp_intf();
         acl_ic_rrp_intf
         #(
            .DATA_W(512),
            .ID_W(3)
         ) rrp_intf();

         assign id = __i;
         // INST m_endp of acl_ic_master_endpoint
         acl_ic_master_endpoint
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3),
            .NUM_READ_MASTERS(8),
            .NUM_WRITE_MASTERS(8),
            .ID(__i)
         )
         m_endp
         (
            .clock(clock),
            .resetn(resetn),
            .m_intf(m_intf),
            .arb_intf(arb_intf),
            .wrp_intf(wrp_intf),
            .rrp_intf(rrp_intf)
         );

         assign m_intf.arb.req.request = m_arb_request[__i];
         assign m_intf.arb.req.enable = m_arb_enable[__i];
         assign m_intf.arb.req.read = m_arb_read[__i];
         assign m_intf.arb.req.write = m_arb_write[__i];
         assign m_intf.arb.req.burstcount = m_arb_burstcount[__i];
         assign m_intf.arb.req.address = m_arb_address[__i];
         assign m_intf.arb.req.writedata = m_arb_writedata[__i];
         assign m_intf.arb.req.byteenable = m_arb_byteenable[__i];
         assign m_arb_stall[__i] = m_intf.arb.stall;
         assign m_wrp_ack[__i] = m_intf.wrp.ack;
         assign m_rrp_datavalid[__i] = m_intf.rrp.datavalid;
         assign m_rrp_data[__i] = m_intf.rrp.data;
         assign m_intf.arb.req.id = id;
      end

   endgenerate

   generate
   begin:s
      acl_arb_intf
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(27),
         .BYTEENA_W(64),
         .ID_W(3)
      ) in_arb_intf();
      acl_arb_intf
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(27),
         .BYTEENA_W(64),
         .ID_W(3)
      ) out_arb_intf();
      acl_ic_wrp_intf
      #(
         .ID_W(3)
      ) wrp_intf();
      acl_ic_rrp_intf
      #(
         .DATA_W(512),
         .ID_W(3)
      ) rrp_intf();

      // INST s_endp of acl_ic_slave_endpoint
      acl_ic_slave_endpoint
      #(
         .DATA_W(512),
         .BURSTCOUNT_W(5),
         .ADDRESS_W(27),
         .BYTEENA_W(64),
         .ID_W(3),
         .NUM_READ_MASTERS(8),
         .NUM_WRITE_MASTERS(8),
         .PIPELINE_RETURN_PATHS(1),
         .WRP_FIFO_DEPTH(0),
         .RRP_FIFO_DEPTH(128),
         .RRP_USE_LL_FIFO(1),
         .SLAVE_FIXED_LATENCY(0),
         .SEPARATE_READ_WRITE_STALLS(0),
         .ASYNC_RESET(0),
         .SYNCHRONIZE_RESET(1)
      )
      s_endp
      (
         .clock(clock),
         .resetn(resetn),
         .m_intf(in_arb_intf),
         .s_intf(out_arb_intf),
         .s_readdatavalid(mout_rrp_datavalid),
         .s_readdata(mout_rrp_data),
         .s_writeack(mout_wrp_ack),
         .wrp_intf(wrp_intf),
         .rrp_intf(rrp_intf)
      );

   end
   endgenerate

   generate
   begin:wrp
      assign m[0].wrp_intf.ack = s.wrp_intf.ack;
      assign m[0].wrp_intf.id = s.wrp_intf.id;
      assign m[1].wrp_intf.ack = s.wrp_intf.ack;
      assign m[1].wrp_intf.id = s.wrp_intf.id;
      assign m[2].wrp_intf.ack = s.wrp_intf.ack;
      assign m[2].wrp_intf.id = s.wrp_intf.id;
      assign m[3].wrp_intf.ack = s.wrp_intf.ack;
      assign m[3].wrp_intf.id = s.wrp_intf.id;
      assign m[4].wrp_intf.ack = s.wrp_intf.ack;
      assign m[4].wrp_intf.id = s.wrp_intf.id;
      assign m[5].wrp_intf.ack = s.wrp_intf.ack;
      assign m[5].wrp_intf.id = s.wrp_intf.id;
      assign m[6].wrp_intf.ack = s.wrp_intf.ack;
      assign m[6].wrp_intf.id = s.wrp_intf.id;
      assign m[7].wrp_intf.ack = s.wrp_intf.ack;
      assign m[7].wrp_intf.id = s.wrp_intf.id;
   end
   endgenerate

   generate
   begin:rrp
      assign m[0].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[0].rrp_intf.data = s.rrp_intf.data;
      assign m[0].rrp_intf.id = s.rrp_intf.id;
      assign m[1].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[1].rrp_intf.data = s.rrp_intf.data;
      assign m[1].rrp_intf.id = s.rrp_intf.id;
      assign m[2].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[2].rrp_intf.data = s.rrp_intf.data;
      assign m[2].rrp_intf.id = s.rrp_intf.id;
      assign m[3].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[3].rrp_intf.data = s.rrp_intf.data;
      assign m[3].rrp_intf.id = s.rrp_intf.id;
      assign m[4].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[4].rrp_intf.data = s.rrp_intf.data;
      assign m[4].rrp_intf.id = s.rrp_intf.id;
      assign m[5].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[5].rrp_intf.data = s.rrp_intf.data;
      assign m[5].rrp_intf.id = s.rrp_intf.id;
      assign m[6].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[6].rrp_intf.data = s.rrp_intf.data;
      assign m[6].rrp_intf.id = s.rrp_intf.id;
      assign m[7].rrp_intf.datavalid = s.rrp_intf.datavalid;
      assign m[7].rrp_intf.data = s.rrp_intf.data;
      assign m[7].rrp_intf.id = s.rrp_intf.id;
   end
   endgenerate

   generate
      for( __i = 0; __i < 7; __i = __i + 1 )
      begin:a
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3)
         ) m0_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3)
         ) m1_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3)
         ) mout_intf();

         // INST a of acl_arb2
         acl_arb2
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3),
            .PIPELINE("none"),
            .KEEP_LAST_GRANT(1),
            .NO_STALL_NETWORK(0),
            .ASYNC_RESET(0),
            .SYNCHRONIZE_RESET(1)
         )
         a
         (
            .clock(clock),
            .resetn(resetn),
            .m0_intf(m0_intf),
            .m1_intf(m1_intf),
            .mout_intf(mout_intf)
         );

      end

   endgenerate

   generate
      for( __i = 0; __i < 11; __i = __i + 1 )
      begin:dp
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3)
         ) in_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3)
         ) out_intf();

         // INST dp of acl_arb_pipeline_reg
         acl_arb_pipeline_reg
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3),
            .ASYNC_RESET(0),
            .SYNCHRONIZE_RESET(1)
         )
         dp
         (
            .clock(clock),
            .resetn(resetn),
            .in_intf(in_intf),
            .out_intf(out_intf)
         );

      end

   endgenerate

   generate
      for( __i = 0; __i < 1; __i = __i + 1 )
      begin:sp
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3)
         ) in_intf();
         acl_arb_intf
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3)
         ) out_intf();

         // INST sp of acl_arb_staging_reg
         acl_arb_staging_reg
         #(
            .DATA_W(512),
            .BURSTCOUNT_W(5),
            .ADDRESS_W(27),
            .BYTEENA_W(64),
            .ID_W(3),
            .ASYNC_RESET(0),
            .SYNCHRONIZE_RESET(1)
         )
         sp
         (
            .clock(clock),
            .resetn(resetn),
            .in_intf(in_intf),
            .out_intf(out_intf)
         );

      end

   endgenerate

   assign mout_arb_request = dp[0].out_intf.req.request;
   assign mout_arb_enable = dp[0].out_intf.req.enable;
   assign mout_arb_read = dp[0].out_intf.req.read;
   assign mout_arb_write = dp[0].out_intf.req.write;
   assign mout_arb_burstcount = dp[0].out_intf.req.burstcount;
   assign mout_arb_address = dp[0].out_intf.req.address;
   assign mout_arb_writedata = dp[0].out_intf.req.writedata;
   assign mout_arb_byteenable = dp[0].out_intf.req.byteenable;
   assign mout_arb_id = dp[0].out_intf.req.id;
   assign dp[0].out_intf.stall = mout_arb_stall;
   assign dp[0].in_intf.req = sp[0].out_intf.req;
   assign sp[0].out_intf.stall = dp[0].in_intf.stall;
   assign sp[0].in_intf.req = s.out_arb_intf.req;
   assign s.out_arb_intf.stall = sp[0].in_intf.stall;
   assign s.in_arb_intf.req = a[6].mout_intf.req;
   assign a[6].mout_intf.stall = s.in_arb_intf.stall;
   assign a[6].m0_intf.req = dp[1].out_intf.req;
   assign dp[1].out_intf.stall = a[6].m0_intf.stall;
   assign a[6].m1_intf.req = dp[2].out_intf.req;
   assign dp[2].out_intf.stall = a[6].m1_intf.stall;
   assign dp[1].in_intf.req = a[4].mout_intf.req;
   assign a[4].mout_intf.stall = dp[1].in_intf.stall;
   assign dp[2].in_intf.req = a[5].mout_intf.req;
   assign a[5].mout_intf.stall = dp[2].in_intf.stall;
   assign a[4].m0_intf.req = a[0].mout_intf.req;
   assign a[0].mout_intf.stall = a[4].m0_intf.stall;
   assign a[4].m1_intf.req = a[1].mout_intf.req;
   assign a[1].mout_intf.stall = a[4].m1_intf.stall;
   assign a[5].m0_intf.req = a[2].mout_intf.req;
   assign a[2].mout_intf.stall = a[5].m0_intf.stall;
   assign a[5].m1_intf.req = a[3].mout_intf.req;
   assign a[3].mout_intf.stall = a[5].m1_intf.stall;
   assign a[0].m0_intf.req = dp[3].out_intf.req;
   assign dp[3].out_intf.stall = a[0].m0_intf.stall;
   assign a[0].m1_intf.req = dp[4].out_intf.req;
   assign dp[4].out_intf.stall = a[0].m1_intf.stall;
   assign a[1].m0_intf.req = dp[5].out_intf.req;
   assign dp[5].out_intf.stall = a[1].m0_intf.stall;
   assign a[1].m1_intf.req = dp[6].out_intf.req;
   assign dp[6].out_intf.stall = a[1].m1_intf.stall;
   assign a[2].m0_intf.req = dp[7].out_intf.req;
   assign dp[7].out_intf.stall = a[2].m0_intf.stall;
   assign a[2].m1_intf.req = dp[8].out_intf.req;
   assign dp[8].out_intf.stall = a[2].m1_intf.stall;
   assign a[3].m0_intf.req = dp[9].out_intf.req;
   assign dp[9].out_intf.stall = a[3].m0_intf.stall;
   assign a[3].m1_intf.req = dp[10].out_intf.req;
   assign dp[10].out_intf.stall = a[3].m1_intf.stall;
   assign dp[3].in_intf.req = m[0].arb_intf.req;
   assign m[0].arb_intf.stall = dp[3].in_intf.stall;
   assign dp[4].in_intf.req = m[1].arb_intf.req;
   assign m[1].arb_intf.stall = dp[4].in_intf.stall;
   assign dp[5].in_intf.req = m[2].arb_intf.req;
   assign m[2].arb_intf.stall = dp[5].in_intf.stall;
   assign dp[6].in_intf.req = m[3].arb_intf.req;
   assign m[3].arb_intf.stall = dp[6].in_intf.stall;
   assign dp[7].in_intf.req = m[4].arb_intf.req;
   assign m[4].arb_intf.stall = dp[7].in_intf.stall;
   assign dp[8].in_intf.req = m[5].arb_intf.req;
   assign m[5].arb_intf.stall = dp[8].in_intf.stall;
   assign dp[9].in_intf.req = m[6].arb_intf.req;
   assign m[6].arb_intf.stall = dp[9].in_intf.stall;
   assign dp[10].in_intf.req = m[7].arb_intf.req;
   assign m[7].arb_intf.stall = dp[10].in_intf.stall;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE cra_ring_wrapper
/////////////////////////////////////////////////////////////////
module cra_ring_wrapper
(
   input logic clock,
   input logic resetn,
   // AVS cra_ring_root_avs
   input logic cra_ring_root_avs_enable,
   input logic cra_ring_root_avs_read,
   input logic cra_ring_root_avs_write,
   input logic [5:0] cra_ring_root_avs_address,
   input logic [63:0] cra_ring_root_avs_writedata,
   input logic [7:0] cra_ring_root_avs_byteenable,
   output logic cra_ring_root_avs_waitrequest,
   output logic [63:0] cra_ring_root_avs_readdata,
   output logic cra_ring_root_avs_readdatavalid,
   // AVM cra_ring_avm_0
   output logic cra_ring_avm_0_enable,
   output logic cra_ring_avm_0_read,
   output logic cra_ring_avm_0_write,
   output logic [4:0] cra_ring_avm_0_address,
   output logic [63:0] cra_ring_avm_0_writedata,
   output logic [7:0] cra_ring_avm_0_byteenable,
   input logic [63:0] cra_ring_avm_0_readdata,
   input logic cra_ring_avm_0_readdatavalid,
   output logic cra_ring_avm_0_burstcount
);
   logic cra_ring_root_ring_in_wire_read;
   logic cra_ring_root_ring_in_wire_write;
   logic [4:0] cra_ring_root_ring_in_wire_addr;
   logic [63:0] cra_ring_root_ring_in_wire_data;
   logic [7:0] cra_ring_root_ring_in_wire_byteena;
   logic cra_ring_root_ring_in_wire_datavalid;
   logic cra_ring_root_ring_out_wire_read;
   logic cra_ring_root_ring_out_wire_write;
   logic [5:0] cra_ring_root_ring_out_wire_addr;
   logic [63:0] cra_ring_root_ring_out_wire_data;
   logic [7:0] cra_ring_root_ring_out_wire_byteena;
   logic cra_ring_root_ring_out_wire_datavalid;
   logic cra_ring_rom_avm_enable;
   logic cra_ring_rom_avm_read;
   logic cra_ring_rom_avm_write;
   logic [4:0] cra_ring_rom_avm_address;
   logic [63:0] cra_ring_rom_avm_writedata;
   logic [7:0] cra_ring_rom_avm_byteenable;
   logic [63:0] cra_ring_rom_avm_readdata;
   logic cra_ring_rom_avm_readdatavalid;
   logic cra_ring_rom_avm_burstcount;
   logic cra_ring_rom_ring_out_wire_read;
   logic cra_ring_rom_ring_out_wire_write;
   logic [4:0] cra_ring_rom_ring_out_wire_addr;
   logic [63:0] cra_ring_rom_ring_out_wire_data;
   logic [7:0] cra_ring_rom_ring_out_wire_byteena;
   logic cra_ring_rom_ring_out_wire_datavalid;
   logic cra_ring_node_ring_out_wire_0_read;
   logic cra_ring_node_ring_out_wire_0_write;
   logic [4:0] cra_ring_node_ring_out_wire_0_addr;
   logic [63:0] cra_ring_node_ring_out_wire_0_data;
   logic [7:0] cra_ring_node_ring_out_wire_0_byteena;
   logic cra_ring_node_ring_out_wire_0_datavalid;

   // INST cra_root of cra_ring_root
   cra_ring_root
   #(
      .ADDR_W(5),
      .ASYNC_RESET(0),
      .DATA_W(64),
      .ID_W(0),
      .ROM_ENABLE(1),
      .ROM_EXT_W(0),
      .SLAVE_PORT_WAITREQUEST_ALLOWANCE(0),
      .SYNCHRONIZE_RESET(1)
   )
   cra_root
   (
      // AVS avs
      .avs_enable(cra_ring_root_avs_enable),
      .avs_read(cra_ring_root_avs_read),
      .avs_write(cra_ring_root_avs_write),
      .avs_addr(cra_ring_root_avs_address),
      .avs_writedata(cra_ring_root_avs_writedata),
      .avs_byteena(cra_ring_root_avs_byteenable),
      .avs_waitrequest(cra_ring_root_avs_waitrequest),
      .avs_readdata(cra_ring_root_avs_readdata),
      .avs_readdatavalid(cra_ring_root_avs_readdatavalid),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_0_read),
      .ri_write(cra_ring_node_ring_out_wire_0_write),
      .ri_addr(cra_ring_node_ring_out_wire_0_addr),
      .ri_data(cra_ring_node_ring_out_wire_0_data),
      .ri_byteena(cra_ring_node_ring_out_wire_0_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_0_datavalid),
      // AVS ro
      .ro_read(cra_ring_root_ring_out_wire_read),
      .ro_write(cra_ring_root_ring_out_wire_write),
      .ro_addr(cra_ring_root_ring_out_wire_addr),
      .ro_data(cra_ring_root_ring_out_wire_data),
      .ro_byteena(cra_ring_root_ring_out_wire_byteena),
      .ro_datavalid(cra_ring_root_ring_out_wire_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_rom of cra_ring_rom
   cra_ring_rom
   #(
      .ASYNC_RESET(0),
      .DATA_W(64),
      .ID_W(0),
      .RING_ADDR_W(5),
      .ROM_EXT_W(0),
      .ROM_W(5),
      .SYNCHRONIZE_RESET(1)
   )
   cra_ring_rom
   (
      // AVM avm
      .avm_enable(cra_ring_rom_avm_enable),
      .avm_read(cra_ring_rom_avm_read),
      .avm_write(cra_ring_rom_avm_write),
      .avm_addr(cra_ring_rom_avm_address),
      .avm_writedata(cra_ring_rom_avm_writedata),
      .avm_byteenable(cra_ring_rom_avm_byteenable),
      .avm_readdata(cra_ring_rom_avm_readdata),
      .avm_readdatavalid(cra_ring_rom_avm_readdatavalid),
      .avm_burstcount(cra_ring_rom_avm_burstcount),
      // AVS ri
      .ri_read(cra_ring_root_ring_out_wire_read),
      .ri_write(cra_ring_root_ring_out_wire_write),
      .ri_addr(cra_ring_root_ring_out_wire_addr),
      .ri_data(cra_ring_root_ring_out_wire_data),
      .ri_byteena(cra_ring_root_ring_out_wire_byteena),
      .ri_datavalid(cra_ring_root_ring_out_wire_datavalid),
      // AVS ro
      .ro_read(cra_ring_rom_ring_out_wire_read),
      .ro_write(cra_ring_rom_ring_out_wire_write),
      .ro_addr(cra_ring_rom_ring_out_wire_addr),
      .ro_data(cra_ring_rom_ring_out_wire_data),
      .ro_byteena(cra_ring_rom_ring_out_wire_byteena),
      .ro_datavalid(cra_ring_rom_ring_out_wire_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_0_cra_ring_inst_0 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(0),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(0),
      .ID_W(0),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(1)
   )
   cra_ring_node_avm_wire_0_cra_ring_inst_0
   (
      // AVM avm
      .avm_enable(cra_ring_avm_0_enable),
      .avm_read(cra_ring_avm_0_read),
      .avm_write(cra_ring_avm_0_write),
      .avm_addr(cra_ring_avm_0_address),
      .avm_writedata(cra_ring_avm_0_writedata),
      .avm_byteena(cra_ring_avm_0_byteenable),
      .avm_readdata(cra_ring_avm_0_readdata),
      .avm_readdatavalid(cra_ring_avm_0_readdatavalid),
      .avm_burstcount(cra_ring_avm_0_burstcount),
      // AVS ri
      .ri_read(cra_ring_rom_ring_out_wire_read),
      .ri_write(cra_ring_rom_ring_out_wire_write),
      .ri_addr(cra_ring_rom_ring_out_wire_addr),
      .ri_data(cra_ring_rom_ring_out_wire_data),
      .ri_byteena(cra_ring_rom_ring_out_wire_byteena),
      .ri_datavalid(cra_ring_rom_ring_out_wire_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_0_read),
      .ro_write(cra_ring_node_ring_out_wire_0_write),
      .ro_addr(cra_ring_node_ring_out_wire_0_addr),
      .ro_data(cra_ring_node_ring_out_wire_0_data),
      .ro_byteena(cra_ring_node_ring_out_wire_0_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_0_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST sys_description_rom of acl_rom_module
   acl_rom_module
   #(
      .ADDRESS_WIDTH(5),
      .ASYNC_RESET(0),
      .DATA_WIDTH(64),
      .FAMILY("Stratix 10"),
      .INIT_FILE("sys_description.hex"),
      .SYNCHRONIZE_RESET(1)
   )
   sys_description_rom
   (
      .clk(clock),
      .rst_n(resetn),
      .read(cra_ring_rom_avm_read),
      .readdatavalid(cra_ring_rom_avm_readdatavalid),
      .address(cra_ring_rom_avm_address),
      .readdata(cra_ring_rom_avm_readdata)
   );

endmodule

