\hypertarget{classdpram__sclk}{}\doxysection{dpram\+\_\+sclk Entity Reference}
\label{classdpram__sclk}\index{dpram\_sclk@{dpram\_sclk}}


Inheritance diagram for dpram\+\_\+sclk\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=153pt]{classdpram__sclk__inherit__graph}
\end{center}
\end{figure}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdpram__sclk_1_1rtl}{rtl}} architecture
\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdpram__sclk_a0a6af6eef40212dbaf130d57ce711256}\label{classdpram__sclk_a0a6af6eef40212dbaf130d57ce711256}} 
\mbox{\hyperlink{classdpram__sclk_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdpram__sclk_acd03516902501cd1c7296a98e22c6fcb}\label{classdpram__sclk_acd03516902501cd1c7296a98e22c6fcb}} 
\mbox{\hyperlink{classdpram__sclk_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\Hypertarget{classdpram__sclk_a2edc34402b573437d5f25fa90ba4013e}\label{classdpram__sclk_a2edc34402b573437d5f25fa90ba4013e}} 
\mbox{\hyperlink{classdpram__sclk_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\end{DoxyCompactItemize}
\doxysubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdpram__sclk_ac62bbb4497ccbfdc33ba600afbd5070e}\label{classdpram__sclk_ac62bbb4497ccbfdc33ba600afbd5070e}} 
\mbox{\hyperlink{classdpram__sclk_ac62bbb4497ccbfdc33ba600afbd5070e}{D\+A\+T\+A\+\_\+\+N\+B\+I\+TS}} {\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }}}
\item 
\mbox{\Hypertarget{classdpram__sclk_ae906cf6bcf475c4bf17bc3a40fd986a9}\label{classdpram__sclk_ae906cf6bcf475c4bf17bc3a40fd986a9}} 
\mbox{\hyperlink{classdpram__sclk_ae906cf6bcf475c4bf17bc3a40fd986a9}{A\+D\+D\+R\+\_\+\+N\+B\+I\+TS}} {\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\doxysubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdpram__sclk_a95ddb76f0ffa2d4c9f6793a6502f583f}\label{classdpram__sclk_a95ddb76f0ffa2d4c9f6793a6502f583f}} 
\mbox{\hyperlink{classdpram__sclk_a95ddb76f0ffa2d4c9f6793a6502f583f}{i\+Clk}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdpram__sclk_a3461c7ca61500d4875473760569e422b}\label{classdpram__sclk_a3461c7ca61500d4875473760569e422b}} 
\mbox{\hyperlink{classdpram__sclk_a3461c7ca61500d4875473760569e422b}{i\+Rd\+\_\+en}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Read enable. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classdpram__sclk_a2067589dc3d18e2685147eacf04cf25b}\label{classdpram__sclk_a2067589dc3d18e2685147eacf04cf25b}} 
\mbox{\hyperlink{classdpram__sclk_a2067589dc3d18e2685147eacf04cf25b}{i\+Rd\+\_\+addr}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{A\+D\+D\+R\+\_\+\+N\+B\+I\+TS}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Read address. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classdpram__sclk_ac0e08f6e8d6c596df766f6f1cc9c1299}\label{classdpram__sclk_ac0e08f6e8d6c596df766f6f1cc9c1299}} 
\mbox{\hyperlink{classdpram__sclk_ac0e08f6e8d6c596df766f6f1cc9c1299}{o\+Rd\+\_\+data}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{D\+A\+T\+A\+\_\+\+N\+B\+I\+TS}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Read data. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classdpram__sclk_ad11d4dd456c08ce3571966798e70180d}\label{classdpram__sclk_ad11d4dd456c08ce3571966798e70180d}} 
\mbox{\hyperlink{classdpram__sclk_ad11d4dd456c08ce3571966798e70180d}{i\+Wr\+\_\+en}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Write enable. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classdpram__sclk_a8184846a1b8c82ec000fa7e12c96a43a}\label{classdpram__sclk_a8184846a1b8c82ec000fa7e12c96a43a}} 
\mbox{\hyperlink{classdpram__sclk_a8184846a1b8c82ec000fa7e12c96a43a}{i\+Wr\+\_\+addr}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{A\+D\+D\+R\+\_\+\+N\+B\+I\+TS}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Write address. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classdpram__sclk_a5997571103d3beb3232b3a04f903cf79}\label{classdpram__sclk_a5997571103d3beb3232b3a04f903cf79}} 
\mbox{\hyperlink{classdpram__sclk_a5997571103d3beb3232b3a04f903cf79}{i\+Wr\+\_\+data}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{D\+A\+T\+A\+\_\+\+N\+B\+I\+TS}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Write data. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 11 of file dpram\+\_\+sclk.\+vhd.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/serg/ws/eda/fifo/\+H\+D\+L/\+R\+T\+L/dpram\+\_\+sclk.\+vhd\end{DoxyCompactItemize}
