// Seed: 567118578
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd59
) (
    output wire id_0,
    output wand id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor _id_6,
    output tri0 id_7,
    output wire id_8,
    input tri id_9
);
  logic [id_6 : 1 'd0] id_11;
  supply0 id_12 = -1;
  tri  id_13  =  -1  ,  id_14  =  id_12  ,  id_15  =  1  ,  id_16  =  1  ,  id_17  =  1  ,  id_18  =  -1  ,  id_19  =  -1 'b0 ,  id_20  =  id_4  &&  1  ,  id_21  =  1  ,  id_22  =  -1  ,  id_23  =  1 'b0 ,  id_24  =  1 'b0 ;
  wire id_25 = id_15;
  module_0 modCall_1 (id_20);
  assign id_21 = id_11;
endmodule
