
---------- Begin Simulation Statistics ----------
final_tick                               112798107000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 412893                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663808                       # Number of bytes of host memory used
host_op_rate                                   451800                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   242.19                       # Real time elapsed on the host
host_tick_rate                              465734768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.112798                       # Number of seconds simulated
sim_ticks                                112798107000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.127981                       # CPI: cycles per instruction
system.cpu.discardedOps                        460155                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3723061                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.886540                       # IPC: instructions per cycle
system.cpu.numCycles                        112798107                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978377     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521784     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       109075046                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        94186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          773                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       190931                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            776                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20399635                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16340872                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80961                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8732033                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8730695                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984677                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049794                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433640                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299766                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133874                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1034                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35536546                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35536546                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35539841                       # number of overall hits
system.cpu.dcache.overall_hits::total        35539841                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       117972                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117972                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118020                       # number of overall misses
system.cpu.dcache.overall_misses::total        118020                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7360204000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7360204000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7360204000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7360204000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35654518                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35654518                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35657861                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35657861                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003310                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62389.414437                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62389.414437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62364.039993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62364.039993                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70345                       # number of writebacks
system.cpu.dcache.writebacks::total             70345                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21793                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21793                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21793                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21793                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        96179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        96179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        96223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        96223                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5843776000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5843776000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5846148000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5846148000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002698                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002698                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002699                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002699                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60759.375747                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60759.375747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60756.243310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60756.243310                       # average overall mshr miss latency
system.cpu.dcache.replacements                  94176                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21353655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21353655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        58894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         58894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1921549000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1921549000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21412549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21412549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002750                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002750                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32627.245560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32627.245560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        55261                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        55261                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1697252000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1697252000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30713.378332                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30713.378332                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14182891                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14182891                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59078                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59078                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5438655000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5438655000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004148                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004148                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92058.888249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92058.888249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18160                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18160                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40918                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40918                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4146524000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4146524000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101337.406520                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101337.406520                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3295                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3295                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           48                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           48                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.014358                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014358                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2372000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2372000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013162                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013162                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 53909.090909                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 53909.090909                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        54000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        54000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        54000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        54000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        52000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        52000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        52000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2034.816651                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35814077                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             96224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            372.194847                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2034.816651                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35932098                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35932098                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49406234                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17098814                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9762472                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27807579                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27807579                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27807579                       # number of overall hits
system.cpu.icache.overall_hits::total        27807579                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          526                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            526                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          526                       # number of overall misses
system.cpu.icache.overall_misses::total           526                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53413000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53413000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53413000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53413000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27808105                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27808105                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27808105                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27808105                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101545.627376                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101545.627376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101545.627376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101545.627376                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.icache.writebacks::total                 5                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          526                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          526                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52361000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52361000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99545.627376                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99545.627376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99545.627376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99545.627376                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27807579                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27807579                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          526                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           526                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53413000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53413000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27808105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27808105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101545.627376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101545.627376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52361000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52361000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99545.627376                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99545.627376                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           519.708172                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27808105                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               526                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          52867.119772                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   519.708172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.253764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.253764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          521                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          521                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.254395                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55616736                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55616736                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 112798107000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                53434                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53442                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data               53434                       # number of overall hits
system.l2.overall_hits::total                   53442                       # number of overall hits
system.l2.demand_misses::.cpu.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42790                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43308                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               518                       # number of overall misses
system.l2.overall_misses::.cpu.data             42790                       # number of overall misses
system.l2.overall_misses::total                 43308                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50598000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4415394000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4465992000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50598000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4415394000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4465992000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              526                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            96224                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                96750                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             526                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           96224                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               96750                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984791                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.444692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.447628                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984791                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.444692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.447628                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97679.536680                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103187.520449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103121.640344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97679.536680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103187.520449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103121.640344                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26312                       # number of writebacks
system.l2.writebacks::total                     26312                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43303                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43303                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40238000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3559282000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3599520000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40238000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3559282000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3599520000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.444640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.447576                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.444640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.447576                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77679.536680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83189.949749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83124.032977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77679.536680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83189.949749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83124.032977                       # average overall mshr miss latency
system.l2.replacements                          27156                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70345                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70345                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2126                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3970154000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3970154000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.948042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102344.658693                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102344.658693                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3194314000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3194314000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.948042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82344.658693                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82344.658693                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50598000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50598000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97679.536680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97679.536680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40238000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40238000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77679.536680                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77679.536680                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         51308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             51308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3998                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3998                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    445240000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    445240000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        55306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         55306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072289                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072289                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111365.682841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111365.682841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    364968000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    364968000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91401.953418                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91401.953418                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15562.811541                       # Cycle average of tags in use
system.l2.tags.total_refs                      190443                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43540                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.373978                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.975731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        41.741284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15465.094525                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.943914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949879                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2505                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13626                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    424476                       # Number of tag accesses
system.l2.tags.data_accesses                   424476                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     26312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009126188500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1463                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1463                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              141600                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24892                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43303                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26312                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43303                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26312                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43303                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26312                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.587150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.295134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    424.959757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1462     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1463                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.971975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.964651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.501605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               68      4.65%      4.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.07%      4.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1298     88.72%     93.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               96      6.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1463                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2771392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1683968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     24.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  112797080000                       # Total gap between requests
system.mem_ctrls.avgGap                    1620298.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2737408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1682752                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 293905.641519320896                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 24268208.685452498496                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14918264.541443059221                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          518                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        42785                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        26312                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13654500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1361346500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2415276208500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26360.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31818.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  91793714.22                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2738240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2771392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1683968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1683968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          518                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        42785                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          43303                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        26312                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         26312                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       293906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     24275585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         24569490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       293906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       293906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     14929045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        14929045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     14929045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       293906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     24275585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        39498535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                43290                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               26293                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1650                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1711                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1687                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               563313500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             216450000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1375001000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13012.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31762.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21801                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              20378                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.36                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.50                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        27403                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   162.507171                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.397075                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   194.889460                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14254     52.02%     52.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8624     31.47%     83.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1486      5.42%     88.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1144      4.17%     93.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          690      2.52%     95.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          189      0.69%     96.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          198      0.72%     97.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          238      0.87%     97.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          580      2.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        27403                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2770560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1682752                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               24.562114                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               14.918265                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        98160720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        52169865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      153488580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      68126220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8903675040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22228476390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  24595756320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   56099853135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.347470                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  63723232500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3766360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45308514500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        97503840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        51824520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      155602020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      69123240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8903675040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22354503390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  24489628320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   56121860370                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   497.542573                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  63445211250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3766360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  45586535750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4511                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26312                       # Transaction distribution
system.membus.trans_dist::CleanEvict               88                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4511                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       113006                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 113006                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4455360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4455360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43303                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43303    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               43303                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           174951000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          232694750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             55832                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        96657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24675                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40918                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           526                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        55306                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1057                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       286624                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                287681                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10660416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10694400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           27156                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1683968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           123906                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010064                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.100056                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 122662     99.00%     99.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1241      1.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             123906                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 112798107000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          331631000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1578000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         288676995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
