--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Test_KbdVGA.twx Test_KbdVGA.ncd -o Test_KbdVGA.twr
Test_KbdVGA.pcf

Design file:              Test_KbdVGA.ncd
Physical constraint file: Test_KbdVGA.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3049 paths analyzed, 548 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.067ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/I_ModeCtrl/iLineNo_4 (SLICE_X64Y34.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.067ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_7 to XLXI_2/I_ModeCtrl/iLineNo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y35.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_7
    SLICE_X52Y35.G2      net (fanout=9)        0.676   XLXI_2/I_ModeCtrl/cntX<7>
    SLICE_X52Y35.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y35.F3      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y35.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y34.G2      net (fanout=2)        0.455   XLXI_2/I_ModeCtrl/N5
    SLICE_X54Y34.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X61Y89.F4      net (fanout=19)       4.041   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X61Y89.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X64Y34.SR      net (fanout=8)        3.394   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X64Y34.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<4>
                                                       XLXI_2/I_ModeCtrl/iLineNo_4
    -------------------------------------------------  ---------------------------
    Total                                     13.067ns (4.478ns logic, 8.589ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_5 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.036ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_5 to XLXI_2/I_ModeCtrl/iLineNo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<4>
                                                       XLXI_2/I_ModeCtrl/cntX_5
    SLICE_X52Y35.F2      net (fanout=8)        1.427   XLXI_2/I_ModeCtrl/cntX<5>
    SLICE_X52Y35.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y34.G2      net (fanout=2)        0.455   XLXI_2/I_ModeCtrl/N5
    SLICE_X54Y34.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X61Y89.F4      net (fanout=19)       4.041   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X61Y89.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X64Y34.SR      net (fanout=8)        3.394   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X64Y34.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<4>
                                                       XLXI_2/I_ModeCtrl/iLineNo_4
    -------------------------------------------------  ---------------------------
    Total                                     13.036ns (3.719ns logic, 9.317ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.019ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_10 to XLXI_2/I_ModeCtrl/iLineNo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.XQ      Tcko                  0.591   XLXI_2/I_ModeCtrl/cntX<10>
                                                       XLXI_2/I_ModeCtrl/cntX_10
    SLICE_X52Y35.G1      net (fanout=4)        0.624   XLXI_2/I_ModeCtrl/cntX<10>
    SLICE_X52Y35.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y35.F3      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y35.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y34.G2      net (fanout=2)        0.455   XLXI_2/I_ModeCtrl/N5
    SLICE_X54Y34.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X61Y89.F4      net (fanout=19)       4.041   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X61Y89.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X64Y34.SR      net (fanout=8)        3.394   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X64Y34.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<4>
                                                       XLXI_2/I_ModeCtrl/iLineNo_4
    -------------------------------------------------  ---------------------------
    Total                                     13.019ns (4.482ns logic, 8.537ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/I_ModeCtrl/iLineNo_3 (SLICE_X64Y35.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.067ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_7 to XLXI_2/I_ModeCtrl/iLineNo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y35.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_7
    SLICE_X52Y35.G2      net (fanout=9)        0.676   XLXI_2/I_ModeCtrl/cntX<7>
    SLICE_X52Y35.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y35.F3      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y35.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y34.G2      net (fanout=2)        0.455   XLXI_2/I_ModeCtrl/N5
    SLICE_X54Y34.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X61Y89.F4      net (fanout=19)       4.041   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X61Y89.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X64Y35.SR      net (fanout=8)        3.394   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X64Y35.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<3>
                                                       XLXI_2/I_ModeCtrl/iLineNo_3
    -------------------------------------------------  ---------------------------
    Total                                     13.067ns (4.478ns logic, 8.589ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_5 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.036ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_5 to XLXI_2/I_ModeCtrl/iLineNo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<4>
                                                       XLXI_2/I_ModeCtrl/cntX_5
    SLICE_X52Y35.F2      net (fanout=8)        1.427   XLXI_2/I_ModeCtrl/cntX<5>
    SLICE_X52Y35.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y34.G2      net (fanout=2)        0.455   XLXI_2/I_ModeCtrl/N5
    SLICE_X54Y34.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X61Y89.F4      net (fanout=19)       4.041   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X61Y89.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X64Y35.SR      net (fanout=8)        3.394   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X64Y35.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<3>
                                                       XLXI_2/I_ModeCtrl/iLineNo_3
    -------------------------------------------------  ---------------------------
    Total                                     13.036ns (3.719ns logic, 9.317ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.019ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_10 to XLXI_2/I_ModeCtrl/iLineNo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.XQ      Tcko                  0.591   XLXI_2/I_ModeCtrl/cntX<10>
                                                       XLXI_2/I_ModeCtrl/cntX_10
    SLICE_X52Y35.G1      net (fanout=4)        0.624   XLXI_2/I_ModeCtrl/cntX<10>
    SLICE_X52Y35.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y35.F3      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y35.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y34.G2      net (fanout=2)        0.455   XLXI_2/I_ModeCtrl/N5
    SLICE_X54Y34.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X61Y89.F4      net (fanout=19)       4.041   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X61Y89.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X64Y35.SR      net (fanout=8)        3.394   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X64Y35.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<3>
                                                       XLXI_2/I_ModeCtrl/iLineNo_3
    -------------------------------------------------  ---------------------------
    Total                                     13.019ns (4.482ns logic, 8.537ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/I_ModeCtrl/iLineNo_2 (SLICE_X64Y35.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.067ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_7 to XLXI_2/I_ModeCtrl/iLineNo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y35.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_7
    SLICE_X52Y35.G2      net (fanout=9)        0.676   XLXI_2/I_ModeCtrl/cntX<7>
    SLICE_X52Y35.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y35.F3      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y35.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y34.G2      net (fanout=2)        0.455   XLXI_2/I_ModeCtrl/N5
    SLICE_X54Y34.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X61Y89.F4      net (fanout=19)       4.041   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X61Y89.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X64Y35.SR      net (fanout=8)        3.394   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X64Y35.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<3>
                                                       XLXI_2/I_ModeCtrl/iLineNo_2
    -------------------------------------------------  ---------------------------
    Total                                     13.067ns (4.478ns logic, 8.589ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_5 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.036ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_5 to XLXI_2/I_ModeCtrl/iLineNo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<4>
                                                       XLXI_2/I_ModeCtrl/cntX_5
    SLICE_X52Y35.F2      net (fanout=8)        1.427   XLXI_2/I_ModeCtrl/cntX<5>
    SLICE_X52Y35.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y34.G2      net (fanout=2)        0.455   XLXI_2/I_ModeCtrl/N5
    SLICE_X54Y34.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X61Y89.F4      net (fanout=19)       4.041   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X61Y89.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X64Y35.SR      net (fanout=8)        3.394   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X64Y35.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<3>
                                                       XLXI_2/I_ModeCtrl/iLineNo_2
    -------------------------------------------------  ---------------------------
    Total                                     13.036ns (3.719ns logic, 9.317ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.019ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_10 to XLXI_2/I_ModeCtrl/iLineNo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.XQ      Tcko                  0.591   XLXI_2/I_ModeCtrl/cntX<10>
                                                       XLXI_2/I_ModeCtrl/cntX_10
    SLICE_X52Y35.G1      net (fanout=4)        0.624   XLXI_2/I_ModeCtrl/cntX<10>
    SLICE_X52Y35.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y35.F3      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y35.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y34.G2      net (fanout=2)        0.455   XLXI_2/I_ModeCtrl/N5
    SLICE_X54Y34.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X61Y89.F4      net (fanout=19)       4.041   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X61Y89.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X64Y35.SR      net (fanout=8)        3.394   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X64Y35.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<3>
                                                       XLXI_2/I_ModeCtrl/iLineNo_2
    -------------------------------------------------  ---------------------------
    Total                                     13.019ns (4.482ns logic, 8.537ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/F0 (SLICE_X53Y61.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/qF0 (FF)
  Destination:          XLXI_1/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/qF0 to XLXI_1/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y60.YQ      Tcko                  0.470   XLXI_1/qF0
                                                       XLXI_1/qF0
    SLICE_X53Y61.BY      net (fanout=1)        0.379   XLXI_1/qF0
    SLICE_X53Y61.CLK     Tckdi       (-Th)    -0.135   XLXN_16
                                                       XLXI_1/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.605ns logic, 0.379ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/ResDORdy/DInToggle (SLICE_X53Y56.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/ResDORdy/DInToggle (FF)
  Destination:          XLXI_1/ResDORdy/DInToggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.033ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/ResDORdy/DInToggle to XLXI_1/ResDORdy/DInToggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y56.YQ      Tcko                  0.470   XLXI_1/ResDORdy/DInToggle
                                                       XLXI_1/ResDORdy/DInToggle
    SLICE_X53Y56.BY      net (fanout=2)        0.428   XLXI_1/ResDORdy/DInToggle
    SLICE_X53Y56.CLK     Tckdi       (-Th)    -0.135   XLXI_1/ResDORdy/DInToggle
                                                       XLXI_1/ResDORdy/DInToggle
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.605ns logic, 0.428ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/ResDORdy/prevDIn (SLICE_X52Y49.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/ResDORdy/qDIn (FF)
  Destination:          XLXI_1/ResDORdy/prevDIn (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.017 - 0.016)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/ResDORdy/qDIn to XLXI_1/ResDORdy/prevDIn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y51.YQ      Tcko                  0.522   XLXI_1/ResDORdy/qDIn
                                                       XLXI_1/ResDORdy/qDIn
    SLICE_X52Y49.BY      net (fanout=2)        0.362   XLXI_1/ResDORdy/qDIn
    SLICE_X52Y49.CLK     Tckdi       (-Th)    -0.152   XLXI_1/ResDORdy/prevDIn
                                                       XLXI_1/ResDORdy/prevDIn
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.674ns logic, 0.362ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   13.067|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3049 paths, 0 nets, and 1039 connections

Design statistics:
   Minimum period:  13.067ns{1}   (Maximum frequency:  76.529MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 22 09:19:56 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



