============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           May 07 2023  12:26:56 pm
  Module:                 TOP_wcount256_wlength4
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (18 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     112                  
             Slack:=      18                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       3  2.3    18    26      36    (-,-) 
  g28030/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          2  1.5    12     8      44    (-,-) 
  g28016/Y                       -       B->Y    F     NOR2xp33_ASAP7_75t_SL       2  1.8    29    15      59    (-,-) 
  g27885/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          1  0.7    11     7      66    (-,-) 
  g27719__9315/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        4  3.6    52    28      94    (-,-) 
  g25849__8428/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    25    16     109    (-,-) 
  g25846__5107/Y                 -       D->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    13     122    (-,-) 
  dataout[1]                     -       -       F     (port)                      -    -     -     0     122    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 2: MET (19 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     111                  
             Slack:=      19                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       3  2.3    18    26      36    (-,-) 
  g28030/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          2  1.5    12     8      44    (-,-) 
  g28016/Y                       -       B->Y    F     NOR2xp33_ASAP7_75t_SL       2  1.8    29    15      59    (-,-) 
  g27885/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          1  0.7    11     7      66    (-,-) 
  g27719__9315/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        4  3.6    52    28      94    (-,-) 
  g25863__4733/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    12     106    (-,-) 
  g25848__4319/Y                 -       B->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     121    (-,-) 
  dataout[3]                     -       -       F     (port)                      -    -     -     0     121    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 3: MET (20 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     110                  
             Slack:=      20                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  2.8    21    30      40    (-,-) 
  g28016/Y                       -       A->Y    F     NOR2xp33_ASAP7_75t_SL       2  1.8    29    17      57    (-,-) 
  g27885/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          1  0.7    11     7      64    (-,-) 
  g27719__9315/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        4  3.6    52    28      92    (-,-) 
  g25849__8428/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    25    16     107    (-,-) 
  g25846__5107/Y                 -       D->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    13     120    (-,-) 
  dataout[1]                     -       -       F     (port)                      -    -     -     0     120    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 4: MET (20 ps) Late External Delay Assertion at pin dataout[0]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     110                  
             Slack:=      20                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_16_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       3  2.3    18    26      36    (-,-) 
  g28030/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          2  1.5    12     8      44    (-,-) 
  g28016/Y                       -       B->Y    F     NOR2xp33_ASAP7_75t_SL       2  1.8    29    15      59    (-,-) 
  g27885/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          1  0.7    11     7      66    (-,-) 
  g27719__9315/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        4  3.6    52    28      94    (-,-) 
  g25851__6783/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    12     106    (-,-) 
  g25845__2398/Y                 -       C->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    14     120    (-,-) 
  dataout[0]                     -       -       F     (port)                      -    -     -     0     120    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 5: MET (20 ps) Late External Delay Assertion at pin dataout[2]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     110                  
             Slack:=      20                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_14_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       3  2.3    18    26      36    (-,-) 
  g28030/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          2  1.5    12     8      44    (-,-) 
  g28016/Y                       -       B->Y    F     NOR2xp33_ASAP7_75t_SL       2  1.8    29    15      59    (-,-) 
  g27885/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          1  0.7    11     7      66    (-,-) 
  g27719__9315/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        4  3.6    52    28      94    (-,-) 
  g25850__5526/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    12     106    (-,-) 
  g25847__6260/Y                 -       C->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    14     120    (-,-) 
  dataout[2]                     -       -       F     (port)                      -    -     -     0     120    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 6: MET (20 ps) Late External Delay Assertion at pin dataout[0]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     110                  
             Slack:=      20                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_16_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       3  2.3    19    28      38    (-,-) 
  g28030/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          2  1.5    11     6      45    (-,-) 
  g28015/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.6    19    10      55    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        5  4.2    59    33      88    (-,-) 
  g25852__3680/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    27    16     104    (-,-) 
  g25845__2398/Y                 -       A->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    16     120    (-,-) 
  dataout[0]                     -       -       F     (port)                      -    -     -     0     120    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 7: MET (20 ps) Late External Delay Assertion at pin dataout[2]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     110                  
             Slack:=      20                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_14_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       3  2.3    19    28      38    (-,-) 
  g28030/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          2  1.5    11     6      45    (-,-) 
  g28015/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.6    19    10      55    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        5  4.2    59    33      88    (-,-) 
  g25853__1617/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    27    16     104    (-,-) 
  g25847__6260/Y                 -       A->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    16     120    (-,-) 
  dataout[2]                     -       -       F     (port)                      -    -     -     0     120    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 8: MET (21 ps) Late External Delay Assertion at pin dataout[0]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) dataout[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     109                  
             Slack:=      21                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_16_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       3  2.3    19    28      38    (-,-) 
  g28030/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          2  1.5    11     6      45    (-,-) 
  g28016/Y                       -       B->Y    R     NOR2xp33_ASAP7_75t_SL       2  1.8    29    15      60    (-,-) 
  g27885/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          1  0.7    10     5      64    (-,-) 
  g27719__9315/Y                 -       B->Y    R     NOR2xp33_ASAP7_75t_L        4  3.6    56    28      93    (-,-) 
  g25851__6783/Y                 -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       1  0.9    27    12     105    (-,-) 
  g25845__2398/Y                 -       C->Y    R     NAND4xp25_ASAP7_75t_SL      2  1.3    22    14     119    (-,-) 
  dataout[0]                     -       -       R     (port)                      -    -     -     0     119    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 9: MET (21 ps) Late External Delay Assertion at pin dataout[2]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) dataout[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     109                  
             Slack:=      21                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_14_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       3  2.3    19    28      38    (-,-) 
  g28030/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          2  1.5    11     6      45    (-,-) 
  g28016/Y                       -       B->Y    R     NOR2xp33_ASAP7_75t_SL       2  1.8    29    15      60    (-,-) 
  g27885/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          1  0.7    10     5      64    (-,-) 
  g27719__9315/Y                 -       B->Y    R     NOR2xp33_ASAP7_75t_L        4  3.6    56    28      93    (-,-) 
  g25850__5526/Y                 -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       1  0.9    27    12     105    (-,-) 
  g25847__6260/Y                 -       C->Y    R     NAND4xp25_ASAP7_75t_SL      2  1.3    22    14     119    (-,-) 
  dataout[2]                     -       -       R     (port)                      -    -     -     0     119    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 10: MET (22 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     108                  
             Slack:=      22                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  2.8    21    30      40    (-,-) 
  g28016/Y                       -       A->Y    F     NOR2xp33_ASAP7_75t_SL       2  1.8    29    17      57    (-,-) 
  g27885/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          1  0.7    11     7      64    (-,-) 
  g27719__9315/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        4  3.6    52    28      92    (-,-) 
  g25863__4733/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    12     104    (-,-) 
  g25848__4319/Y                 -       B->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     118    (-,-) 
  dataout[3]                     -       -       F     (port)                      -    -     -     0     118    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 11: MET (22 ps) Late External Delay Assertion at pin dataout[0]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     108                  
             Slack:=      22                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_16_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  2.8    21    30      40    (-,-) 
  g28016/Y                       -       A->Y    F     NOR2xp33_ASAP7_75t_SL       2  1.8    29    17      57    (-,-) 
  g27885/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          1  0.7    11     7      64    (-,-) 
  g27719__9315/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        4  3.6    52    28      92    (-,-) 
  g25851__6783/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    12     104    (-,-) 
  g25845__2398/Y                 -       C->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    14     118    (-,-) 
  dataout[0]                     -       -       F     (port)                      -    -     -     0     118    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 12: MET (22 ps) Late External Delay Assertion at pin dataout[2]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     108                  
             Slack:=      22                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_14_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  2.8    21    30      40    (-,-) 
  g28016/Y                       -       A->Y    F     NOR2xp33_ASAP7_75t_SL       2  1.8    29    17      57    (-,-) 
  g27885/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          1  0.7    11     7      64    (-,-) 
  g27719__9315/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        4  3.6    52    28      92    (-,-) 
  g25850__5526/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    12     104    (-,-) 
  g25847__6260/Y                 -       C->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    14     118    (-,-) 
  dataout[2]                     -       -       F     (port)                      -    -     -     0     118    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 13: MET (22 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     108                  
             Slack:=      22                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       3  2.3    19    28      38    (-,-) 
  g28030/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          2  1.5    11     6      45    (-,-) 
  g28016/Y                       -       B->Y    R     NOR2xp33_ASAP7_75t_SL       2  1.8    29    15      60    (-,-) 
  g27885/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          1  0.7    10     5      64    (-,-) 
  g27719__9315/Y                 -       B->Y    R     NOR2xp33_ASAP7_75t_L        4  3.6    56    28      93    (-,-) 
  g25863__4733/Y                 -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       1  0.9    27    12     105    (-,-) 
  g25848__4319/Y                 -       B->Y    R     NAND4xp25_ASAP7_75t_SL      2  1.3    21    13     118    (-,-) 
  dataout[3]                     -       -       R     (port)                      -    -     -     0     118    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 14: MET (24 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     106                  
             Slack:=      24                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       3  2.3    19    28      38    (-,-) 
  g28030/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          2  1.5    11     6      45    (-,-) 
  g28016/Y                       -       B->Y    R     NOR2xp33_ASAP7_75t_SL       2  1.8    29    15      60    (-,-) 
  g27885/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          1  0.7    10     5      64    (-,-) 
  g27719__9315/Y                 -       B->Y    R     NOR2xp33_ASAP7_75t_L        4  3.6    56    28      93    (-,-) 
  g25849__8428/Y                 -       B2->Y   F     AOI22xp5_ASAP7_75t_SL       1  0.9    24    10     103    (-,-) 
  g25846__5107/Y                 -       D->Y    R     NAND4xp25_ASAP7_75t_SL      2  1.3    22    14     116    (-,-) 
  dataout[1]                     -       -       R     (port)                      -    -     -     0     116    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 15: MET (24 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     106                  
             Slack:=      24                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       3  2.3    19    28      38    (-,-) 
  g28030/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          2  1.5    11     6      45    (-,-) 
  g28015/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.6    19    10      55    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        5  4.2    59    33      88    (-,-) 
  g25864__6161/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    26    13     100    (-,-) 
  g25848__4319/Y                 -       A->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     116    (-,-) 
  dataout[3]                     -       -       F     (port)                      -    -     -     0     116    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 16: MET (25 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     105                  
             Slack:=      25                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       3  2.3    19    28      38    (-,-) 
  g28030/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          2  1.5    11     6      45    (-,-) 
  g28015/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.6    19    10      55    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        5  4.2    59    33      88    (-,-) 
  g25855__1705/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    26    13     100    (-,-) 
  g25846__5107/Y                 -       B->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     115    (-,-) 
  dataout[1]                     -       -       F     (port)                      -    -     -     0     115    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 17: MET (25 ps) Late External Delay Assertion at pin dataout[0]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     105                  
             Slack:=      25                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_16_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       4  2.8    20    28      38    (-,-) 
  g28015/Y                       -       A->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.6    19    12      50    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        5  4.2    59    33      83    (-,-) 
  g25852__3680/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    27    16      99    (-,-) 
  g25845__2398/Y                 -       A->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    16     115    (-,-) 
  dataout[0]                     -       -       F     (port)                      -    -     -     0     115    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 18: MET (25 ps) Late External Delay Assertion at pin dataout[2]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     105                  
             Slack:=      25                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_14_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       4  2.8    20    28      38    (-,-) 
  g28015/Y                       -       A->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.6    19    12      50    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        5  4.2    59    33      83    (-,-) 
  g25853__1617/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    27    16      99    (-,-) 
  g25847__6260/Y                 -       A->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    16     115    (-,-) 
  dataout[2]                     -       -       F     (port)                      -    -     -     0     115    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 19: MET (27 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     103                  
             Slack:=      27                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       3  2.3    18    26      36    (-,-) 
  g28030/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          2  1.5    12     8      44    (-,-) 
  g28015/Y                       -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  1.6    17     9      53    (-,-) 
  g27721__2883/Y                 -       B->Y    R     NOR2xp33_ASAP7_75t_L        5  4.2    66    34      87    (-,-) 
  g25855__1705/Y                 -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       1  0.9    29    13     100    (-,-) 
  g25846__5107/Y                 -       B->Y    R     NAND4xp25_ASAP7_75t_SL      2  1.3    22    13     113    (-,-) 
  dataout[1]                     -       -       R     (port)                      -    -     -     0     113    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 20: MET (28 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     102                  
             Slack:=      28                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       3  2.3    18    26      36    (-,-) 
  g28030/Y                       -       A->Y    R     INVx1_ASAP7_75t_SL          2  1.5    12     8      44    (-,-) 
  g28015/Y                       -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  1.6    17     9      53    (-,-) 
  g27721__2883/Y                 -       B->Y    R     NOR2xp33_ASAP7_75t_L        5  4.2    66    34      87    (-,-) 
  g25864__6161/Y                 -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       1  0.9    29    13     100    (-,-) 
  g25848__4319/Y                 -       A->Y    R     NAND4xp25_ASAP7_75t_SL      2  1.3    21    12     112    (-,-) 
  dataout[3]                     -       -       R     (port)                      -    -     -     0     112    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 21: MET (28 ps) Late External Delay Assertion at pin dataout[0]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) dataout[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     102                  
             Slack:=      28                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_16_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       4  2.8    20    28      38    (-,-) 
  g28016/Y                       -       A->Y    R     NOR2xp33_ASAP7_75t_SL       2  1.8    29    15      53    (-,-) 
  g27885/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          1  0.7    10     5      57    (-,-) 
  g27719__9315/Y                 -       B->Y    R     NOR2xp33_ASAP7_75t_L        4  3.6    56    28      86    (-,-) 
  g25851__6783/Y                 -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       1  0.9    27    12      98    (-,-) 
  g25845__2398/Y                 -       C->Y    R     NAND4xp25_ASAP7_75t_SL      2  1.3    22    14     112    (-,-) 
  dataout[0]                     -       -       R     (port)                      -    -     -     0     112    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 22: MET (28 ps) Late External Delay Assertion at pin dataout[2]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) dataout[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     102                  
             Slack:=      28                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_14_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       4  2.8    20    28      38    (-,-) 
  g28016/Y                       -       A->Y    R     NOR2xp33_ASAP7_75t_SL       2  1.8    29    15      53    (-,-) 
  g27885/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          1  0.7    10     5      57    (-,-) 
  g27719__9315/Y                 -       B->Y    R     NOR2xp33_ASAP7_75t_L        4  3.6    56    28      86    (-,-) 
  g25850__5526/Y                 -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       1  0.9    27    12      98    (-,-) 
  g25847__6260/Y                 -       C->Y    R     NAND4xp25_ASAP7_75t_SL      2  1.3    22    14     112    (-,-) 
  dataout[2]                     -       -       R     (port)                      -    -     -     0     112    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 23: MET (29 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     101                  
             Slack:=      29                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       4  2.8    20    28      38    (-,-) 
  g28015/Y                       -       A->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.6    19    12      50    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        5  4.2    59    33      83    (-,-) 
  g25864__6161/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    26    13      96    (-,-) 
  g25848__4319/Y                 -       A->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     111    (-,-) 
  dataout[3]                     -       -       F     (port)                      -    -     -     0     111    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 24: MET (29 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     101                  
             Slack:=      29                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       4  2.8    20    28      38    (-,-) 
  g28016/Y                       -       A->Y    R     NOR2xp33_ASAP7_75t_SL       2  1.8    29    15      53    (-,-) 
  g27885/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          1  0.7    10     5      57    (-,-) 
  g27719__9315/Y                 -       B->Y    R     NOR2xp33_ASAP7_75t_L        4  3.6    56    28      86    (-,-) 
  g25863__4733/Y                 -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       1  0.9    27    12      98    (-,-) 
  g25848__4319/Y                 -       B->Y    R     NAND4xp25_ASAP7_75t_SL      2  1.3    21    13     111    (-,-) 
  dataout[3]                     -       -       R     (port)                      -    -     -     0     111    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 25: MET (30 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     300            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     300           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     140                  
      Launch Clock:-      10                  
         Data Path:-     100                  
             Slack:=      30                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       4  2.8    20    28      38    (-,-) 
  g28015/Y                       -       A->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.6    19    12      50    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_L        5  4.2    59    33      83    (-,-) 
  g25855__1705/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    26    13      96    (-,-) 
  g25846__5107/Y                 -       B->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     110    (-,-) 
  dataout[1]                     -       -       F     (port)                      -    -     -     0     110    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

