Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 05 14:33:49 2016
| Host         : ECE400-F6N3KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.923        0.000                      0                 2724        0.062        0.000                      0                 2724        3.750        0.000                       0                   812  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.923        0.000                      0                 2724        0.062        0.000                      0                 2724        3.750        0.000                       0                   812  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.043ns  (logic 2.497ns (27.612%)  route 6.546ns (72.388%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.720     5.323    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[53]/Q
                         net (fo=4, routed)           1.025     6.804    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[54]
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.928 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/g0_b0__74/O
                         net (fo=6, routed)           0.818     7.745    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/g0_b0__74_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.150     7.895 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_54/O
                         net (fo=2, routed)           1.105     9.000    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_54_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I3_O)        0.326     9.326 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_36/O
                         net (fo=2, routed)           1.031    10.357    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[17]_1
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.124    10.481 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_12__0/O
                         net (fo=4, routed)           0.844    11.325    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_12__0_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124    11.449 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_9/O
                         net (fo=4, routed)           0.641    12.091    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_9_n_0
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.124    12.215 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_14__0/O
                         net (fo=3, routed)           0.684    12.899    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_14__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124    13.023 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.398    13.421    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I2_O)        0.124    13.545 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.545    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.095 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.095    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.366 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    14.366    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]_i_1_n_3
    SLICE_X7Y84          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.597    15.020    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.046    15.289    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -14.366    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 3.023ns (33.622%)  route 5.968ns (66.378%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.642     5.245    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/Q
                         net (fo=7, routed)           0.948     6.710    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[94]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__18/O
                         net (fo=2, routed)           0.643     7.477    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__18_n_0
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.150     7.627 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_114/O
                         net (fo=3, routed)           1.133     8.760    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_1
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.352     9.112 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_64/O
                         net (fo=4, routed)           0.585     9.697    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_16
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.355    10.052 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_84/O
                         net (fo=1, routed)           0.580    10.632    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[23]_4
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.327    10.959 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36__0/O
                         net (fo=3, routed)           1.092    12.050    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36__0_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I2_O)        0.150    12.200 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.658    12.858    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.328    13.186 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_2/O
                         net (fo=1, routed)           0.331    13.517    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.902 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.236 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.236    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_6
    SLICE_X7Y83          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.596    15.019    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.062    15.304    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 3.002ns (33.467%)  route 5.968ns (66.533%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.642     5.245    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/Q
                         net (fo=7, routed)           0.948     6.710    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[94]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__18/O
                         net (fo=2, routed)           0.643     7.477    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__18_n_0
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.150     7.627 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_114/O
                         net (fo=3, routed)           1.133     8.760    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_1
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.352     9.112 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_64/O
                         net (fo=4, routed)           0.585     9.697    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_16
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.355    10.052 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_84/O
                         net (fo=1, routed)           0.580    10.632    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[23]_4
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.327    10.959 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36__0/O
                         net (fo=3, routed)           1.092    12.050    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36__0_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I2_O)        0.150    12.200 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.658    12.858    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.328    13.186 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_2/O
                         net (fo=1, routed)           0.331    13.517    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.902 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.215 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.215    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_4
    SLICE_X7Y83          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.596    15.019    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.062    15.304    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.928ns (32.913%)  route 5.968ns (67.087%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.642     5.245    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/Q
                         net (fo=7, routed)           0.948     6.710    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[94]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__18/O
                         net (fo=2, routed)           0.643     7.477    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__18_n_0
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.150     7.627 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_114/O
                         net (fo=3, routed)           1.133     8.760    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_1
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.352     9.112 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_64/O
                         net (fo=4, routed)           0.585     9.697    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_16
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.355    10.052 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_84/O
                         net (fo=1, routed)           0.580    10.632    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[23]_4
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.327    10.959 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36__0/O
                         net (fo=3, routed)           1.092    12.050    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36__0_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I2_O)        0.150    12.200 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.658    12.858    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.328    13.186 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_2/O
                         net (fo=1, routed)           0.331    13.517    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.902 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.141 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.141    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_5
    SLICE_X7Y83          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.596    15.019    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.062    15.304    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -14.141    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 2.912ns (32.792%)  route 5.968ns (67.208%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.642     5.245    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/Q
                         net (fo=7, routed)           0.948     6.710    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[94]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__18/O
                         net (fo=2, routed)           0.643     7.477    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__18_n_0
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.150     7.627 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_114/O
                         net (fo=3, routed)           1.133     8.760    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_1
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.352     9.112 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_64/O
                         net (fo=4, routed)           0.585     9.697    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_16
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.355    10.052 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_84/O
                         net (fo=1, routed)           0.580    10.632    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[23]_4
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.327    10.959 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36__0/O
                         net (fo=3, routed)           1.092    12.050    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36__0_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I2_O)        0.150    12.200 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.658    12.858    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.328    13.186 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_2/O
                         net (fo=1, routed)           0.331    13.517    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.902 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.125 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.125    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_7
    SLICE_X7Y83          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.596    15.019    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.062    15.304    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.031ns  (logic 2.526ns (31.452%)  route 5.505ns (68.548%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.639     5.242    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/Q
                         net (fo=7, routed)           1.000     6.698    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[125][0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13/O
                         net (fo=2, routed)           0.976     7.798    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.124     7.922 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36/O
                         net (fo=2, routed)           0.560     8.482    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.116     8.598 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           0.972     9.570    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[111]_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.354     9.924 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.764    10.687    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.354    11.041 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.415    11.457    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I3_O)        0.348    11.805 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.433    12.238    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124    12.362 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.385    12.747    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.273 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.273    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.598    15.021    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)       -0.198    15.046    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 2.552ns (31.541%)  route 5.539ns (68.459%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.642     5.245    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[94]/Q
                         net (fo=7, routed)           0.948     6.710    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[94]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__18/O
                         net (fo=2, routed)           0.643     7.477    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__18_n_0
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.150     7.627 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_114/O
                         net (fo=3, routed)           1.133     8.760    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_1
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.352     9.112 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_64/O
                         net (fo=4, routed)           0.585     9.697    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_16
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.355    10.052 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_84/O
                         net (fo=1, routed)           0.580    10.632    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[23]_4
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.327    10.959 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36__0/O
                         net (fo=3, routed)           1.092    12.050    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36__0_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I2_O)        0.150    12.200 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.559    12.760    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I2_O)        0.328    13.088 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_6/O
                         net (fo=1, routed)           0.000    13.088    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_6_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.336 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.336    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_4
    SLICE_X7Y82          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.595    15.018    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X7Y82          FDRE (Setup_fdre_C_D)        0.062    15.303    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -13.336    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 2.556ns (31.707%)  route 5.505ns (68.293%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.639     5.242    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/Q
                         net (fo=7, routed)           1.000     6.698    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[125][0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13/O
                         net (fo=2, routed)           0.976     7.798    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.124     7.922 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36/O
                         net (fo=2, routed)           0.560     8.482    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.116     8.598 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           0.972     9.570    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[111]_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.354     9.924 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.764    10.687    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.354    11.041 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.415    11.457    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I3_O)        0.348    11.805 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.433    12.238    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124    12.362 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.385    12.747    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    13.303 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.303    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_5
    SLICE_X4Y86          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.598    15.021    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.062    15.306    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -13.303    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 2.407ns (30.421%)  route 5.505ns (69.579%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.639     5.242    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/Q
                         net (fo=7, routed)           1.000     6.698    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[125][0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13/O
                         net (fo=2, routed)           0.976     7.798    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.124     7.922 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36/O
                         net (fo=2, routed)           0.560     8.482    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.116     8.598 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           0.972     9.570    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[111]_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.354     9.924 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.764    10.687    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.354    11.041 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.415    11.457    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I3_O)        0.348    11.805 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.433    12.238    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124    12.362 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.385    12.747    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    13.154 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.154    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_6
    SLICE_X4Y86          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.598    15.021    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[5]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.062    15.306    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_FIFO/rp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 1.360ns (19.316%)  route 5.681ns (80.684%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.724     5.327    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDCE                                         r  U_RX_UNIT/U_FIFO/rp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_RX_UNIT/U_FIFO/rp_reg[0]/Q
                         net (fo=137, routed)         2.239     8.022    U_RX_UNIT/U_FIFO/rp_reg[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  U_RX_UNIT/U_FIFO/full0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.146    U_RX_UNIT/U_FIFO/full0_carry_i_4_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.678 f  U_RX_UNIT/U_FIFO/full0_carry/CO[3]
                         net (fo=6, routed)           0.983     9.661    U_RX_UNIT/U_FIFO/CO[0]
    SLICE_X3Y95          LUT4 (Prop_lut4_I2_O)        0.124     9.785 r  U_RX_UNIT/U_FIFO/mem_reg_0_63_0_2_i_2/O
                         net (fo=16, routed)          1.561    11.346    U_RX_UNIT/U_FIFO/mem_reg_0_63_0_2_i_2_n_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.124    11.470 r  U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2_i_1/O
                         net (fo=12, routed)          0.897    12.368    U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/WE
    SLICE_X10Y93         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.527    14.950    U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/WCLK
    SLICE_X10Y93         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y93         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.640    U_RX_UNIT/U_FIFO/mem_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  2.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.646%)  route 0.244ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.604     1.523    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_RX_UNIT/U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.244     1.908    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/ADDRD0
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.877     2.042    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/WCLK
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.846    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.646%)  route 0.244ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.604     1.523    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_RX_UNIT/U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.244     1.908    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/ADDRD0
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.877     2.042    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/WCLK
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMB/CLK
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.846    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.646%)  route 0.244ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.604     1.523    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_RX_UNIT/U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.244     1.908    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/ADDRD0
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.877     2.042    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/WCLK
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMC/CLK
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.846    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.646%)  route 0.244ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.604     1.523    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_RX_UNIT/U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.244     1.908    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/ADDRD0
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.877     2.042    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/WCLK
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMD/CLK
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.846    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_RX/U_DATA/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_768_831_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.446%)  route 0.139ns (49.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.574     1.493    U_RX_UNIT/U_RX/U_DATA/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  U_RX_UNIT/U_RX/U_DATA/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  U_RX_UNIT/U_RX/U_DATA/data_reg[0]/Q
                         net (fo=17, routed)          0.139     1.773    U_RX_UNIT/U_FIFO/mem_reg_768_831_0_2/DIA
    SLICE_X8Y93          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_768_831_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.846     2.011    U_RX_UNIT/U_FIFO/mem_reg_768_831_0_2/WCLK
    SLICE_X8Y93          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_768_831_0_2/RAMA/CLK
                         clock pessimism             -0.479     1.531    
    SLICE_X8Y93          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.678    U_RX_UNIT/U_FIFO/mem_reg_768_831_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_RX/U_FSM/U_PLL/min_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.379%)  route 0.275ns (59.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.604     1.523    U_RX_UNIT/U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_PLL/min_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_RX_UNIT/U_RX/U_FSM/U_PLL/min_time_reg[5]/Q
                         net (fo=1, routed)           0.275     1.939    U_RX_UNIT/U_RX/U_FSM/U_PLL/min_time[5]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.045     1.984 r  U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time[5]_i_2/O
                         net (fo=1, routed)           0.000     1.984    U_RX_UNIT/U_RX/U_FSM/U_PLL/next_final_time[5]
    SLICE_X5Y100         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.868     2.034    U_RX_UNIT/U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.091     1.879    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.415%)  route 0.255ns (66.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.604     1.523    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  U_RX_UNIT/U_FIFO/wp_reg[1]/Q
                         net (fo=265, routed)         0.255     1.906    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/ADDRD1
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.877     2.042    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/WCLK
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255     1.791    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.415%)  route 0.255ns (66.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.604     1.523    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  U_RX_UNIT/U_FIFO/wp_reg[1]/Q
                         net (fo=265, routed)         0.255     1.906    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/ADDRD1
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.877     2.042    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/WCLK
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMB/CLK
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255     1.791    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.415%)  route 0.255ns (66.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.604     1.523    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  U_RX_UNIT/U_FIFO/wp_reg[1]/Q
                         net (fo=265, routed)         0.255     1.906    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/ADDRD1
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.877     2.042    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/WCLK
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMC/CLK
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255     1.791    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.415%)  route 0.255ns (66.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.604     1.523    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  U_RX_UNIT/U_FIFO/wp_reg[1]/Q
                         net (fo=265, routed)         0.255     1.906    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/ADDRD1
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.877     2.042    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/WCLK
    SLICE_X2Y96          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMD/CLK
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255     1.791    U_RX_UNIT/U_FIFO/mem_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y95    U_RX_UNIT/U_RX/U_BIT_COUNT/q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y95    U_RX_UNIT/U_RX/U_BIT_COUNT/q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y95    U_RX_UNIT/U_RX/U_BIT_COUNT/q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y100    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y100    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y99     U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y100    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y100    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y100    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[5]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y92    U_RX_UNIT/U_FIFO/mem_reg_512_575_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y92    U_RX_UNIT/U_FIFO/mem_reg_512_575_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y91     U_RX_UNIT/U_FIFO/mem_reg_576_639_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y91     U_RX_UNIT/U_FIFO/mem_reg_576_639_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y91     U_RX_UNIT/U_FIFO/mem_reg_576_639_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y91     U_RX_UNIT/U_FIFO/mem_reg_576_639_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     U_RX_UNIT/U_FIFO/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     U_RX_UNIT/U_FIFO/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     U_RX_UNIT/U_FIFO/mem_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     U_RX_UNIT/U_FIFO/mem_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y93    U_RX_UNIT/U_FIFO/mem_reg_128_191_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y93    U_RX_UNIT/U_FIFO/mem_reg_128_191_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y93    U_RX_UNIT/U_FIFO/mem_reg_128_191_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y93    U_RX_UNIT/U_FIFO/mem_reg_128_191_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMB/CLK



