INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/fullsine/fullsine.srcs/sources_1/imports/sources/Debounce_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/fullsine/fullsine.srcs/sim_3/new/Debounce_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce_module_tb
