

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2'
================================================================
* Date:           Mon Aug 12 18:53:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.646 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131074|   131074|  0.655 ms|  0.655 ms|  131074|  131074|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_50_1_VITIS_LOOP_53_2  |   131072|   131072|         3|          2|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln50 = store i9 0, i9 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 10 'store' 'store_ln50' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln53 = store i9 0, i9 %j" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 11 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.48>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.split"   --->   Operation 13 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.10ns)   --->   "%icmp_ln50 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 15 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.10ns)   --->   "%add_ln50 = add i17 %indvar_flatten_load, i17 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 16 'add' 'add_ln50' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc15, void %for.body27.preheader.exitStub" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 17 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%icmp_ln53 = icmp_eq  i9 %j_load, i9 256" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 20 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "%or_ln50 = or i1 %icmp_ln53, i1 %first_iter_0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 21 'or' 'or_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%select_ln50 = select i1 %icmp_ln53, i9 0, i9 %j_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 22 'select' 'select_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln50_1 = add i9 %i_load, i9 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 23 'add' 'add_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.96ns)   --->   "%select_ln50_1 = select i1 %icmp_ln53, i9 %add_ln50_1, i9 %i_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 24 'select' 'select_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_9 = trunc i9 %select_ln50_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 25 'trunc' 'empty_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%select_ln51 = select i1 %empty_9, i32 1, i32 -1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:51]   --->   Operation 26 'select' 'select_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %or_ln50, void %for.inc.split, void %for.first.iter.for.inc" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 27 'br' 'br_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_1_VITIS_LOOP_53_2_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i9 %select_ln50_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 30 'zext' 'zext_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln50" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:51]   --->   Operation 31 'getelementptr' 'A_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln50" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:52]   --->   Operation 32 'getelementptr' 'B_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %select_ln51, i8 %A_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:51]   --->   Operation 33 'store' 'store_ln51' <Predicate = (!icmp_ln50 & or_ln50)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln52 = store i32 %select_ln51, i8 %B_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:52]   --->   Operation 34 'store' 'store_ln52' <Predicate = (!icmp_ln50 & or_ln50)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc.split" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 35 'br' 'br_ln53' <Predicate = (!icmp_ln50 & or_ln50)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = trunc i9 %select_ln50_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 36 'trunc' 'empty' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 37 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i9 %select_ln50" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 38 'zext' 'zext_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.07ns)   --->   "%add_ln54 = add i16 %zext_ln53, i16 %tmp_8" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:54]   --->   Operation 39 'add' 'add_ln54' <Predicate = (!icmp_ln50)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%add_ln53 = add i9 %select_ln50, i9 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 40 'add' 'add_ln53' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.82ns)   --->   "%icmp_ln53_1 = icmp_eq  i9 %add_ln53, i9 256" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 41 'icmp' 'icmp_ln53_1' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum, i64 0, i64 %zext_ln50" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:55]   --->   Operation 42 'getelementptr' 'sum_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sum_addr_8 = getelementptr i32 %sum_s, i64 0, i64 %zext_ln50" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:56]   --->   Operation 43 'getelementptr' 'sum_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 44 'br' 'br_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln50 = store i17 %add_ln50, i17 %indvar_flatten" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 45 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln50 = store i9 %select_ln50_1, i9 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 46 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln53 = store i9 %add_ln53, i9 %j" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 47 'store' 'store_ln53' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 48 'br' 'br_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 49 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i16 %add_ln54" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:54]   --->   Operation 50 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln54" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:54]   --->   Operation 51 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln54 = store i32 0, i16 %w_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:54]   --->   Operation 52 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 53 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 0, i8 %sum_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:55]   --->   Operation 53 'store' 'store_ln55' <Predicate = (icmp_ln53_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 0, i8 %sum_addr_8" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:56]   --->   Operation 54 'store' 'store_ln56' <Predicate = (icmp_ln53_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln53 = br void %new.latch.for.inc.split" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 55 'br' 'br_ln53' <Predicate = (icmp_ln53_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten') [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [9]  (1.588 ns)

 <State 2>: 3.488ns
The critical path consists of the following:
	'load' operation 9 bit ('j_load', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53) on local variable 'j', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln53', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53) [24]  (1.823 ns)
	'select' operation 9 bit ('select_ln50_1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50) [28]  (0.968 ns)
	'select' operation 32 bit ('select_ln51', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:51) [31]  (0.698 ns)

 <State 3>: 3.646ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln53', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53) [48]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln53_1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53) [49]  (1.823 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln55', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:55) of constant 0 on array 'sum' [54]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
