DSCH 2.6h
VERSION 23-Oct-19 09:12:17 AM
BB(-15,-15,104,80)
SYM  #pmos
BB(30,-5,50,15)
TITLE 45 10  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                       
REC(31,0,19,15,r)
VIS 1
PIN(50,-5,0.000,0.000)s
PIN(30,5,0.000,0.000)g
PIN(50,15,0.030,0.210)d
LIG(30,5,36,5)
LIG(38,5,38,5)
LIG(40,11,40,-1)
LIG(42,11,42,-1)
LIG(50,-1,42,-1)
LIG(50,-5,50,-1)
LIG(50,11,42,11)
LIG(50,15,50,11)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(75,-5,95,15)
TITLE 80 10  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                       
REC(75,0,19,15,r)
VIS 1
PIN(75,-5,0.000,0.000)s
PIN(95,5,0.000,0.000)g
PIN(75,15,0.030,0.210)d
LIG(95,5,89,5)
LIG(87,5,87,5)
LIG(85,11,85,-1)
LIG(83,11,83,-1)
LIG(75,-1,83,-1)
LIG(75,-5,75,-1)
LIG(75,11,83,11)
LIG(75,15,75,11)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(45,25,65,45)
TITLE 60 40  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(46,30,19,15,r)
VIS 3
PIN(65,45,0.000,0.000)s
PIN(45,35,0.000,0.000)g
PIN(65,25,0.030,0.210)d
LIG(55,35,45,35)
LIG(55,41,55,29)
LIG(57,41,57,29)
LIG(65,29,57,29)
LIG(65,25,65,29)
LIG(65,41,57,41)
LIG(65,45,65,41)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(45,50,65,70)
TITLE 60 65  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(46,55,19,15,r)
VIS 1
PIN(65,70,0.000,0.000)s
PIN(45,60,0.000,0.000)g
PIN(65,50,0.030,0.070)d
LIG(55,60,45,60)
LIG(55,66,55,54)
LIG(57,66,57,54)
LIG(65,54,57,54)
LIG(65,50,65,54)
LIG(65,66,57,66)
LIG(65,70,65,66)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #vdd
BB(55,-15,65,-5)
TITLE 58 -9  #vdd
MODEL 1
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(60,-5,0.000,0.000)vdd
LIG(60,-5,60,-10)
LIG(60,-10,55,-10)
LIG(55,-10,60,-15)
LIG(60,-15,65,-10)
LIG(65,-10,60,-10)
FSYM
SYM  #vss
BB(60,72,70,80)
TITLE 64 77  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(60,70,0,0,b)
VIS 0
PIN(65,70,0.000,0.000)vss
LIG(65,70,65,75)
LIG(60,75,70,75)
LIG(60,78,62,75)
LIG(62,78,64,75)
LIG(64,78,66,75)
LIG(66,78,68,75)
FSYM
SYM  #light1
BB(98,5,104,19)
TITLE 100 19  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(99,6,4,4,r)
VIS 1
PIN(100,20,0.000,0.000)out1
LIG(103,11,103,6)
LIG(103,6,102,5)
LIG(99,6,99,11)
LIG(102,16,102,13)
LIG(101,16,104,16)
LIG(101,18,103,16)
LIG(102,18,104,16)
LIG(98,13,104,13)
LIG(100,13,100,20)
LIG(98,11,98,13)
LIG(104,11,98,11)
LIG(104,13,104,11)
LIG(100,5,99,6)
LIG(102,5,100,5)
FSYM
SYM  #clock3
BB(-15,2,0,8)
TITLE -10 5  #clock
MODEL 69
PROP   40.000 40.000                                                                                                                                                                                                       
REC(-13,3,6,4,r)
VIS 1
PIN(0,5,1.500,0.140)A
LIG(-5,5,0,5)
LIG(-10,3,-12,3)
LIG(-6,3,-8,3)
LIG(-5,2,-5,8)
LIG(-15,8,-15,2)
LIG(-10,7,-10,3)
LIG(-8,3,-8,7)
LIG(-8,7,-10,7)
LIG(-12,7,-14,7)
LIG(-12,3,-12,7)
LIG(-5,8,-15,8)
LIG(-5,2,-15,2)
FSYM
SYM  #clock4
BB(-15,17,0,23)
TITLE -10 20  #clock
MODEL 69
PROP   80.000 80.000                                                                                                                                                                                                       
REC(-13,18,6,4,r)
VIS 1
PIN(0,20,1.500,0.140)B
LIG(-5,20,0,20)
LIG(-10,18,-12,18)
LIG(-6,18,-8,18)
LIG(-5,17,-5,23)
LIG(-15,23,-15,17)
LIG(-10,22,-10,18)
LIG(-8,18,-8,22)
LIG(-8,22,-10,22)
LIG(-12,22,-14,22)
LIG(-12,18,-12,22)
LIG(-5,23,-15,23)
LIG(-5,17,-15,17)
FSYM
CNC(65 15)
CNC(20 5)
CNC(5 20)
CNC(65 20)
LIG(50,-5,75,-5)
LIG(65,45,65,50)
LIG(50,15,65,15)
LIG(65,25,65,20)
LIG(65,15,75,15)
LIG(0,5,20,5)
LIG(20,5,20,35)
LIG(20,5,30,5)
LIG(20,35,45,35)
LIG(0,20,5,20)
LIG(10,20,10,60)
LIG(10,60,45,60)
LIG(5,20,5,-15)
LIG(5,20,10,20)
LIG(5,-15,95,-15)
LIG(95,-15,95,5)
LIG(65,20,100,20)
LIG(65,20,65,15)
FFIG D:\VLSI\lab1.sch
