{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "22", "@year": "2021", "@timestamp": "2021-07-22T00:50:35.000035-04:00", "@month": "07"}, "ait:date-sort": {"@day": "01", "@year": "2005", "@month": "05"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "Portuguese Foundation of Science and Technology", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": "POSI/43140/CHS/2001", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, "xocs:funding-addon-generated-timestamp": "2021-05-21T10:48:00.461Z", "xocs:funding-text": "Manuscript received March 11, 2004; revised September 21, 2004. This work was supported in part by the Portuguese Foundation of Science and Technology under Grant POSI/43140/CHS/2001.", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Department of Electronics and Telecommunications"}, {"$": "Instituto de Engenharia Electr\u00f3nica/Telem\u00e1tica de Aveiro"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Teaching reconfigurable systems: Methods, tools, tutorials, and projects", "abstracts": "This paper presents an approach that has been used for teaching disciplines on reconfigurable computing and advanced digital systems, which are intended to cover such topics as architectures and capabilities of field-programmable logic devices; languages for the specification, modeling, and synthesis of digital systems; design methods; computer-aided design tools; reconfiguration techniques; and practical applications. To assist the educational process, the following units have been developed and employed in the pedagogical practice: animated tutorials, miniprojects, hardware templates, and course-oriented library of digital circuits. To stimulate the student's activity, an optional project-based evaluation technique has been applied. All the materials that are required for students are available on the university website (WebCT) and can easily be used for studying inside the university, for obtaining additional information during practical classes and for distance learning. \u00a9 2005 IEEE.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics and Telecommunications"}, {"$": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:degrees": "Dr.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Animated tutorials", "@xml:lang": "eng"}, {"$": "Educational technology", "@xml:lang": "eng"}, {"$": "Field-programmable gate array (FPGA)", "@xml:lang": "eng"}, {"$": "Miniprojects", "@xml:lang": "eng"}, {"$": "Reconfigurable architectures", "@xml:lang": "eng"}, {"$": "Reconfigurable computing", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"codencode": "IEEDA", "sourcetitle-abbrev": "IEEE Trans Educ", "@country": "usa", "issn": "00189359", "volisspag": {"voliss": {"@volume": "48", "@issue": "2"}, "pagerange": {"@first": "290", "@last": "300"}}, "@type": "j", "publicationyear": {"@first": "2005"}, "sourcetitle": "IEEE Transactions on Education", "@srcid": "17344", "publicationdate": {"month": "05", "year": "2005", "date-text": {"@xfab-added": "true", "$": "May 2005"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"$": "721.2"}, {"$": "721.3"}, {"$": "722.4"}, {"$": "723.1.1"}, {"$": "723.5"}, {"$": "901.2"}]}, {"@type": "ASJC", "classification": [{"$": "3304"}, {"$": "2208"}]}, {"@type": "SUBJABBR", "classification": [{"$": "SOCI"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "20", "@year": "2005", "@month": "06"}}, "itemidlist": {"itemid": [{"$": "40784514", "@idtype": "PUI"}, {"$": "2005259162586", "@idtype": "CPX"}, {"$": "20344363169", "@idtype": "SCP"}, {"$": "20344363169", "@idtype": "SGR"}], "ce:doi": "10.1109/TE.2004.842909"}}, "tail": {"bibliography": {"@refcount": "33", "reference": [{"ref-fulltext": "S. Hauck. \"The roles of FPGA's in reprogrammable systems,\" Proc. IEEE, vol. 86, pp. 615-638, Apr. 1998.", "@id": "130892682", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "\"The roles of FPGA's in reprogrammable systems\""}, "refd-itemidlist": {"itemid": {"$": "0000950606", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "86"}, "pagerange": {"@first": "615", "@last": "638"}}, "ref-text": "Apr", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Hauck", "ce:indexed-name": "Hauck S."}]}, "ref-sourcetitle": "Proc. IEEE"}}, {"ref-fulltext": "(2004). Xilinx, Inc., Products and Services. [Online]. Available: http://www.xilinx.com/", "@id": "130892683", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "20344398804", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc., Products and Services. [Online]. Available"}}, {"ref-fulltext": "M. Butts, \"Molecular electronics: All chips will be reconfigurable,\" presented at the 13th Int. Conf. Field Programmable Logic and Applications, Lisbon, Portugal, Sep. 2003.", "@id": "130892684", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "\"Molecular electronics: All chips will be reconfigurable\""}, "refd-itemidlist": {"itemid": {"$": "20344387353", "@idtype": "SGR"}}, "ref-text": "presented at the 13th Int. Conf. Field Programmable Logic and Applications, Lisbon, Portugal, Sep", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Butts", "ce:indexed-name": "Butts M."}]}}}, {"ref-fulltext": "L. Benini and G. De Micheli, \"Networks on chip: A new SoC paradigm,\" IEEE Computer, pp. 70-78, Jan. 2002.", "@id": "130892685", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "\"Networks on chip: A new SoC paradigm\""}, "refd-itemidlist": {"itemid": {"$": "0036149420", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "70", "@last": "78"}}, "ref-text": "Jan", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Benini", "ce:indexed-name": "Benini L."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "De Micheli", "ce:indexed-name": "De Micheli G."}]}, "ref-sourcetitle": "IEEE Computer"}}, {"ref-fulltext": "D. MacMillen, M. Butts, R. Camposano, D. Hill, and T. W. Williams, \"An industrial view of electronic design automation,\" IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 19, no. 12, pp. 1428-1448, Dec. 2000.", "@id": "130892686", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "\"An industrial view of electronic design automation\""}, "refd-itemidlist": {"itemid": {"$": "0034428916", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "19", "@issue": "12"}, "pagerange": {"@first": "1428", "@last": "1448"}}, "ref-text": "Dec", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Macmillen", "ce:indexed-name": "Macmillen D."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Butts", "ce:indexed-name": "Butts M."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Camposano", "ce:indexed-name": "Camposano R."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Hill", "ce:indexed-name": "Hill D."}, {"@seq": "5", "ce:initials": "T.W.", "@_fa": "true", "ce:surname": "Williams", "ce:indexed-name": "Williams T.W."}]}, "ref-sourcetitle": "IEEE Trans. Computer-Aided Design Integr. Circuits Syst."}}, {"ref-fulltext": "(2004, Sep.). Celoxica, Software Tools and Development Boards. [Online]. Available: http://www.celoxica.com/products/default.asp", "@id": "130892687", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://www.celoxica.com/products/default.asp", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "20344371626", "@idtype": "SGR"}}, "ref-text": "Sep. Celoxica, Software Tools and Development Boards. [Online]. Available"}}, {"ref-fulltext": "(2004, Sep.). SystemC. [Online]. Available: http://www.systemc.org/", "@id": "130892688", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://www.systemc.org/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "20344400269", "@idtype": "SGR"}}, "ref-text": "Sep. SystemC. [Online]. Available"}}, {"ref-fulltext": "Computing Curricula 2001, Computer Science (2004, Sep. 10). [Online]. Available: http://computer.org/educate/cc2001/", "@id": "130892689", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://computer.org/educate/cc2001/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "20344398574", "@idtype": "SGR"}}, "ref-text": "Computing Curricula 2001, Computer Science, Sep. 10. [Online], Available"}}, {"ref-fulltext": "A. McGettrick, M. D. Theys, D. L. Soldan, and P. K. Srimani, \"Computer engineering curriculum in the new millennium,\" IEEE Trans. Educ., vol. 46, no. 4, pp. 456-462, Nov. 2003.", "@id": "130892690", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "\"Computer engineering curriculum in the new millennium\""}, "refd-itemidlist": {"itemid": {"$": "0344395631", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "46", "@issue": "4"}, "pagerange": {"@first": "456", "@last": "462"}}, "ref-text": "Nov", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "McGettrick", "ce:indexed-name": "McGettrick A."}, {"@seq": "2", "ce:initials": "M.D.", "@_fa": "true", "ce:surname": "Theys", "ce:indexed-name": "Theys M.D."}, {"@seq": "3", "ce:initials": "D.L.", "@_fa": "true", "ce:surname": "Soldan", "ce:indexed-name": "Soldan D.L."}, {"@seq": "4", "ce:initials": "P.K.", "@_fa": "true", "ce:surname": "Srimani", "ce:indexed-name": "Srimani P.K."}]}, "ref-sourcetitle": "IEEE Trans. Educ."}}, {"ref-fulltext": "(2004, Sep.). WebCT, Inc. [Online]. Available: http://www.webct.com/", "@id": "130892691", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://www.webct.com/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "20344372560", "@idtype": "SGR"}}, "ref-text": "Sep. WebCT, Inc. [Online]. Available"}}, {"ref-fulltext": "LogicWorks 5 Interactive Circuit Design Software, Capilano Computing Systems, Ltd., Pearson Prentice-Hall, 2004.", "@id": "130892692", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "refd-itemidlist": {"itemid": {"$": "20344398079", "@idtype": "SGR"}}, "ref-text": "LogicWorks 5 Interactive Circuit Design Software, Capilano Computing Systems, Ltd., Pearson Prentice-Hall"}}, {"ref-fulltext": "(2004) All the materials for the discipline on reconfigurable computing in the University of Aveiro, Aveiro, Portugal. The discipline Computa\u00e7\u00e3o Reconfigur\u00e1vel for the second semester (login: alunoreconf2; password: reconf2. [Online]. Available: http://webct.ua.pt", "@id": "130892693", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://webct.ua.pt", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "20344385669", "@idtype": "SGR"}}, "ref-text": "All the materials for the discipline on reconfigurable computing in the University of Aveiro, Aveiro, Portugal. The discipline Computa\u00e7\u00e3o Reconfigur\u00e1vel for the second semester (login: alunoreconf2; password: reconf2. [Online]. Available"}}, {"ref-fulltext": "K. Parnell and N. Mehta, Programmable Logic Design Quick Start Hand Book: Xilinx, 2003.", "@id": "130892694", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "refd-itemidlist": {"itemid": {"$": "20344393512", "@idtype": "SGR"}}, "ref-text": "Xilinx", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Parnell", "ce:indexed-name": "Parnell K."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Mehta", "ce:indexed-name": "Mehta N."}]}, "ref-sourcetitle": "Programmable Logic Design Quick Start Hand Book"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Oliveira, and A. Ferrari, \"A dynamically reconfigurable accelerator for operations over boolean and ternary vectors,\" in Proc. Euromicro Symp. Digital Syst. Design, Belek, Turkey, Sep. 2003, pp. 222-229.", "@id": "130892695", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "\"A dynamically reconfigurable accelerator for operations over boolean and ternary vectors\""}, "refd-itemidlist": {"itemid": {"$": "20344362539", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "222", "@last": "229"}}, "ref-text": "Belek, Turkey, Sep", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}]}, "ref-sourcetitle": "Proc. Euromicro Symp. Digital Syst. Design"}}, {"ref-fulltext": "P. J. Ashenden, The Designer's Guide to VHDL. San Mateo, CA: Morgan Kaufmann, 1996.", "@id": "130892696", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "refd-itemidlist": {"itemid": {"$": "0003736877", "@idtype": "SGR"}}, "ref-text": "San Mateo, CA: Morgan Kaufmann", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.J.", "@_fa": "true", "ce:surname": "Ashenden", "ce:indexed-name": "Ashenden P.J."}]}, "ref-sourcetitle": "The Designer's Guide to VHDL"}}, {"ref-fulltext": "A. A. Sagahyroon, \"From AHPL to VHDL: A course in hardware description languages,\" IEEE Trans. Educ., vol. 43, no. 4, pp. 449-454, Nov. 2000.", "@id": "130892697", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "\"From AHPL to VHDL: A course in hardware description languages\""}, "refd-itemidlist": {"itemid": {"$": "0034314921", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "4"}, "pagerange": {"@first": "449", "@last": "454"}}, "ref-text": "Nov", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.A.", "@_fa": "true", "ce:surname": "Sagahyroon", "ce:indexed-name": "Sagahyroon A.A."}]}, "ref-sourcetitle": "IEEE Trans. Educ."}}, {"ref-fulltext": "R.D. Williams, R. H. Klenke, and J. H. Aylor, \"Teaching computer design using virtual prototyping,\" IEEE Trans. Educ., vol. 46, no. 3, pp. 296-301, May 2003.", "@id": "130892698", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "\"Teaching computer design using virtual prototyping\""}, "refd-itemidlist": {"itemid": {"$": "0037608844", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "46", "@issue": "3"}, "pagerange": {"@first": "296", "@last": "301"}}, "ref-text": "May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Williams", "ce:indexed-name": "Williams R.D."}, {"@seq": "2", "ce:initials": "R.H.", "@_fa": "true", "ce:surname": "Klenke", "ce:indexed-name": "Klenke R.H."}, {"@seq": "3", "ce:initials": "J.H.", "@_fa": "true", "ce:surname": "Aylor", "ce:indexed-name": "Aylor J.H."}]}, "ref-sourcetitle": "IEEE Trans. Educ."}}, {"ref-fulltext": "(2004, Sep.). ModelSim, Products and Solutions. [Online]. Available: http://www.model.com/products/default.asp", "@id": "130892699", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://www.model.com/products/default.asp", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "20344365958", "@idtype": "SGR"}}, "ref-text": "Sep. ModelSim, Products and Solutions. [Online]. Available"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design of digital circuits on the basis of hardware templates,\" in Proc. Int. Conf. Embedded Systems Applications (ESA 2003), Las Vegas, NV, Jun. 2003, pp. 56-62.", "@id": "130892700", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "\"Design of digital circuits on the basis of hardware templates\""}, "refd-itemidlist": {"itemid": {"$": "1642294944", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "56", "@last": "62"}}, "ref-text": "Las Vegas, NV, Jun", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. Int. Conf. Embedded Systems Applications (ESA 2003)"}}, {"ref-fulltext": "V. Sklyarov, \"Reconfigurable models of finite state machines and their implementation in FPGA,\" J. Syst. Architecture, vol. 47, pp. 1043-1064, 2002.", "@id": "130892701", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "\"Reconfigurable models of finite state machines and their implementation in FPGA\""}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "J. Syst. Architecture"}}, {"ref-fulltext": "(2004, Sep.). Trenz Electronic GmbH, Products. [Online]. Available: http://www.trenz-electronic.de/home/indexen.htm", "@id": "130892702", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://www.trenz-electronic.de/home/indexen.htm", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "20344370865", "@idtype": "SGR"}}, "ref-text": "Sep. Trenz Electronic GmbH, Products. [Online]. Available"}}, {"ref-fulltext": "(2004, Sep.). XESS Corp., Products. [Online]. Available: http://www.xess. com/", "@id": "130892703", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://www.xess.com/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "20344369894", "@idtype": "SGR"}}, "ref-text": "Sep. XESS Corp., Products. [Online]. Available"}}, {"ref-fulltext": "(2004, Sep.). Alpha Data, Products. [Online]. Available: http://www.alpha-data.com", "@id": "130892704", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://www.alpha-data.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "20344368140", "@idtype": "SGR"}}, "ref-text": "Sep. Alpha Data, Products. [Online]. Available"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova,, \"Architecture of a reconfigurable processor for implementing search algorithms over discrete matrices,\" in Proc. Int. Conf. Engineering Reconfigurable Systems Algorithms (ERSA 2003), Las Vegas, NV, Jun. 2003, pp. 127-133.", "@id": "130892705", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "\"Architecture of a reconfigurable processor for implementing search algorithms over discrete matrices\""}, "refd-itemidlist": {"itemid": {"$": "1642322114", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "127", "@last": "133"}}, "ref-text": "Las Vegas, NV, Jun", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. Int. Conf. Engineering Reconfigurable Systems Algorithms (ERSA 2003)"}}, {"ref-fulltext": "V. Sklyarov, \"Hardware/software modeling of FPGA-based systems,\" Parallel Algorithms Applications, vol. 17. no. 1, pp. 19-39, 2002.", "@id": "130892706", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "\"Hardware/software modeling of FPGA-based systems\""}, "refd-itemidlist": {"itemid": {"$": "20344405844", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "17", "@issue": "1"}, "pagerange": {"@first": "19", "@last": "39"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Parallel Algorithms Applications"}}, {"ref-fulltext": "I. Skliarova and A. Ferrari, \"The design and implementation of a reconfigurable processor for problems of combinatorial computations,\" J. Syst. Architecture, vol. 49, pp. 211-226, 2003.", "@id": "130892707", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "\"The design and implementation of a reconfigurable processor for problems of combinatorial computations\""}, "refd-itemidlist": {"itemid": {"$": "0141963420", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "49"}, "pagerange": {"@first": "211", "@last": "226"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}]}, "ref-sourcetitle": "J. Syst. Architecture"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms,\" Microprocessors and Microsystems, Special Issue on FPGAs: Applications and Designs, vol. 28, no. 5-6. pp. 197-211, 2004.", "@id": "130892708", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "\"FPGA-based implementation of recursive algorithms\""}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems, Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "Data Compression (2004, Sep. 10). [Online]. Available: http://www.data-compression.com", "@id": "130892709", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://www.data-compression.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "20344365718", "@idtype": "SGR"}}, "ref-text": "Data Compression, Sep. 10 [Online]. Available"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, P. Almeida, and M. Almeida, \"Design tools and reusable libraries for FPGA-based digital circuits,\" in Proc. Euromicro Symp. Digital System Design, Belek, Turkey, Sep. 2003, pp. 255-263.", "@id": "130892710", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "\"Design tools and reusable libraries for FPGA-based digital circuits\""}, "refd-itemidlist": {"itemid": {"$": "20344374529", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "255", "@last": "263"}}, "ref-text": "Belek, Turkey, Sep", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida P."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}]}, "ref-sourcetitle": "Proc. Euromicro Symp. Digital System Design"}}, {"ref-fulltext": "(2004, Sep.). Electronic Assembly GmbH. [Online]. Available: http://www.lcd-module.de/english.htm", "@id": "130892711", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://www.lcd-module.de/english.htm", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "20344377288", "@idtype": "SGR"}}, "ref-text": "Sep. Electronic Assembly GmbH. [Online]. Available"}}, {"ref-fulltext": "B. W. Kernighan and D. M. Ritchie, The C Programming Language. Englewood Cliffs, NJ: Prentice-Hall, 1988.", "@id": "130892712", "ref-info": {"ref-publicationyear": {"@first": "1988"}, "refd-itemidlist": {"itemid": {"$": "0003405432", "@idtype": "SGR"}}, "ref-text": "Englewood Cliffs, NJ: Prentice-Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Kernighan", "ce:indexed-name": "Kernighan B.W."}, {"@seq": "2", "ce:initials": "D.M.", "@_fa": "true", "ce:surname": "Ritchie", "ce:indexed-name": "Ritchie D.M."}]}, "ref-sourcetitle": "The C Programming Language"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical finite-state machines and their use for digital control,\" IEEE Trans. Very Large Scale (VLSI) Syst., vol. 7, no. 2, pp. 222-228, 1999.", "@id": "130892713", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "\"Hierarchical finite-state machines and their use for digital control\""}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. Very Large Scale (VLSI) Syst."}}, {"ref-fulltext": "K. Compton and S. Hauck, \"Reconfigurable computing: A survey of systems and software,\" ACM Comput. Surv., vol. 34, no. 2, pp. 171-210, Jun. 2002.", "@id": "130892714", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "\"Reconfigurable computing: A survey of systems and software\""}, "refd-itemidlist": {"itemid": {"$": "0000227930", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "34", "@issue": "2"}, "pagerange": {"@first": "171", "@last": "210"}}, "ref-text": "Jun", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Compton", "ce:indexed-name": "Compton K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Hauck", "ce:indexed-name": "Hauck S."}]}, "ref-sourcetitle": "ACM Comput. Surv."}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "prism:issueIdentifier": "2", "eid": "2-s2.0-20344363169", "dc:description": "This paper presents an approach that has been used for teaching disciplines on reconfigurable computing and advanced digital systems, which are intended to cover such topics as architectures and capabilities of field-programmable logic devices; languages for the specification, modeling, and synthesis of digital systems; design methods; computer-aided design tools; reconfiguration techniques; and practical applications. To assist the educational process, the following units have been developed and employed in the pedagogical practice: animated tutorials, miniprojects, hardware templates, and course-oriented library of digital circuits. To stimulate the student's activity, an optional project-based evaluation technique has been applied. All the materials that are required for students are available on the university website (WebCT) and can easily be used for studying inside the university, for obtaining additional information during practical classes and for distance learning. \u00a9 2005 IEEE.", "prism:coverDate": "2005-05-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/20344363169", "subtypeDescription": "Article", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/20344363169"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=20344363169&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=20344363169&origin=inward"}], "prism:publicationName": "IEEE Transactions on Education", "source-id": "17344", "citedby-count": "38", "prism:volume": "48", "subtype": "ar", "prism:pageRange": "290-300", "dc:title": "Teaching reconfigurable systems: Methods, tools, tutorials, and projects", "prism:endingPage": "300", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/TE.2004.842909", "prism:issn": "00189359", "prism:startingPage": "290", "dc:identifier": "SCOPUS_ID:20344363169"}, "idxterms": {"mainterm": [{"$": "Animated tutorials", "@weight": "a", "@candidate": "n"}, {"$": "Educational technology", "@weight": "a", "@candidate": "n"}, {"$": "Miniprojects", "@weight": "a", "@candidate": "n"}, {"$": "Reconfigurable architectures", "@weight": "a", "@candidate": "n"}, {"$": "Reconfigurable computing", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Animated tutorials"}, {"@_fa": "true", "$": "Educational technology"}, {"@_fa": "true", "$": "Field-programmable gate array (FPGA)"}, {"@_fa": "true", "$": "Miniprojects"}, {"@_fa": "true", "$": "Reconfigurable architectures"}, {"@_fa": "true", "$": "Reconfigurable computing"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Education", "@code": "3304", "@abbrev": "SOCI"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}