// Seed: 724844303
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output wand id_2,
    input tri0 id_3,
    input wire id_4
);
  logic id_6;
  final $signed(47);
  ;
  logic id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd52,
    parameter id_9 = 32'd34
) (
    input  wand id_0,
    input  wand id_1,
    input  tri1 id_2,
    output tri0 id_3
);
  logic [7:0] id_5;
  logic _id_6;
  assign id_6 = id_5;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_0
  );
  wire [id_6 : -1 'b0] id_7;
  static logic id_8;
  logic _id_9;
  wire id_10;
  wire id_11;
  ;
  logic id_12;
  ;
  wire id_13;
  wire id_14;
  ;
endmodule
