#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Feb 14 13:42:28 2026
# Process ID: 8416
# Current directory: C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1\vivado.jou
# Running On        :VLSI-25
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-4590S CPU @ 3.00GHz
# CPU Frequency     :2993 MHz
# CPU Physical cores:4
# CPU Logical cores :4
# Host memory       :8512 MB
# Swap memory       :8383 MB
# Total Virtual     :16895 MB
# Available Virtual :7683 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 619.879 ; gain = 201.039
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 682.086 ; gain = 42.266
Command: synth_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6976
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.895 ; gain = 405.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:200]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:200]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:200]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:200]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:200]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 59 given [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:200]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_cnn_accelerator_0_0' [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_cnn_accelerator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cnn_accelerator_0_0' (0#1) [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_cnn_accelerator_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_cnn_accelerator_0_0' is unconnected for instance 'cnn_accelerator_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:329]
WARNING: [Synth 8-7071] port 'out_stream_TDEST' of module 'design_1_cnn_accelerator_0_0' is unconnected for instance 'cnn_accelerator_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:329]
WARNING: [Synth 8-7071] port 'out_stream_TID' of module 'design_1_cnn_accelerator_0_0' is unconnected for instance 'cnn_accelerator_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:329]
WARNING: [Synth 8-7071] port 'out_stream_TSTRB' of module 'design_1_cnn_accelerator_0_0' is unconnected for instance 'cnn_accelerator_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:329]
WARNING: [Synth 8-7071] port 'out_stream_TUSER' of module 'design_1_cnn_accelerator_0_0' is unconnected for instance 'cnn_accelerator_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:329]
WARNING: [Synth 8-7023] instance 'cnn_accelerator_0' of module 'design_1_cnn_accelerator_0_0' has 38 connections declared, but only 33 given [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:329]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:608]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:1374]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:1374]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:1499]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:1499]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:1631]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:1631]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:2041]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:2041]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:1333]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:1333]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:1333]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:608]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (0#1) [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:481]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:481]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:481]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:481]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:481]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/.Xil/Vivado-8416-VLSI-25/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 123 connections declared, but only 117 given [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:488]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2347.504 ; gain = 526.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2347.504 ; gain = 526.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2347.504 ; gain = 526.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2347.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2347.504 ; gain = 0.000
Finished Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_cnn_accelerator_0_0/design_1_cnn_accelerator_0_0/design_1_cnn_accelerator_0_0_in_context.xdc] for cell 'design_1_i/cnn_accelerator_0'
Finished Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_cnn_accelerator_0_0/design_1_cnn_accelerator_0_0/design_1_cnn_accelerator_0_0_in_context.xdc] for cell 'design_1_i/cnn_accelerator_0'
Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2347.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2347.504 ; gain = 526.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2347.504 ; gain = 526.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cnn_accelerator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2347.504 ; gain = 526.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2347.504 ; gain = 526.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2347.504 ; gain = 526.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2844.125 ; gain = 1023.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2844.125 ; gain = 1023.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2855.227 ; gain = 1034.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2871.020 ; gain = 1050.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2871.020 ; gain = 1050.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2871.020 ; gain = 1050.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2871.020 ; gain = 1050.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2871.020 ; gain = 1050.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2871.020 ; gain = 1050.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_axi_dma_0_0         |         1|
|2     |design_1_axi_smc_0           |         1|
|3     |design_1_cnn_accelerator_0_0 |         1|
|4     |design_1_xbar_0              |         1|
|5     |design_1_auto_ds_0           |         1|
|6     |design_1_auto_pc_0           |         1|
|7     |design_1_auto_ds_1           |         1|
|8     |design_1_auto_pc_1           |         1|
|9     |design_1_rst_ps8_0_100M_0    |         1|
|10    |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     2|
|3     |design_1_auto_pc           |     2|
|5     |design_1_axi_dma_0         |     1|
|6     |design_1_axi_smc           |     1|
|7     |design_1_cnn_accelerator_0 |     1|
|8     |design_1_rst_ps8_0_100M    |     1|
|9     |design_1_xbar              |     1|
|10    |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2871.020 ; gain = 1050.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 2871.020 ; gain = 1050.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2871.020 ; gain = 1050.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2871.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9fc6359f
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:24 . Memory (MB): peak = 2871.020 ; gain = 2188.934
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Desktop/HackArm/zynq_cnn_hw/zynq_cnn_hw.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 14 13:45:18 2026...
