{
  "module_name": "dcn201_resource.c",
  "hash_id": "0def3ec00f531ddc17a5fc5a26730deb1e89690cd8eb030b2e6f5a7f9cf36cb6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn201/dcn201_resource.c",
  "human_readable_source": " \n\n#include \"dm_services.h\"\n#include \"dc.h\"\n\n#include \"dcn201_init.h\"\n#include \"dml/dcn20/dcn20_fpu.h\"\n#include \"resource.h\"\n#include \"include/irq_service_interface.h\"\n#include \"dcn201_resource.h\"\n\n#include \"dcn20/dcn20_resource.h\"\n\n#include \"dcn10/dcn10_hubp.h\"\n#include \"dcn10/dcn10_ipp.h\"\n#include \"dcn201_mpc.h\"\n#include \"dcn201_hubp.h\"\n#include \"irq/dcn201/irq_service_dcn201.h\"\n#include \"dcn201/dcn201_dpp.h\"\n#include \"dcn201/dcn201_hubbub.h\"\n#include \"dcn201_dccg.h\"\n#include \"dcn201_optc.h\"\n#include \"dcn201_hwseq.h\"\n#include \"dce110/dce110_hw_sequencer.h\"\n#include \"dcn201_opp.h\"\n#include \"dcn201/dcn201_link_encoder.h\"\n#include \"dcn20/dcn20_stream_encoder.h\"\n#include \"dce/dce_clock_source.h\"\n#include \"dce/dce_audio.h\"\n#include \"dce/dce_hwseq.h\"\n#include \"virtual/virtual_stream_encoder.h\"\n#include \"dce110/dce110_resource.h\"\n#include \"dce/dce_aux.h\"\n#include \"dce/dce_i2c.h\"\n#include \"dcn201_hubbub.h\"\n#include \"dcn10/dcn10_resource.h\"\n\n#include \"cyan_skillfish_ip_offset.h\"\n\n#include \"dcn/dcn_2_0_3_offset.h\"\n#include \"dcn/dcn_2_0_3_sh_mask.h\"\n#include \"dpcs/dpcs_2_0_3_offset.h\"\n#include \"dpcs/dpcs_2_0_3_sh_mask.h\"\n\n#include \"mmhub/mmhub_2_0_0_offset.h\"\n#include \"mmhub/mmhub_2_0_0_sh_mask.h\"\n#include \"nbio/nbio_7_4_offset.h\"\n\n#include \"reg_helper.h\"\n\n#define MIN_DISP_CLK_KHZ 100000\n#define MIN_DPP_CLK_KHZ 100000\n\nstatic struct _vcs_dpi_ip_params_st dcn201_ip = {\n\t.gpuvm_enable = 0,\n\t.hostvm_enable = 0,\n\t.gpuvm_max_page_table_levels = 4,\n\t.hostvm_max_page_table_levels = 4,\n\t.hostvm_cached_page_table_levels = 0,\n\t.pte_group_size_bytes = 2048,\n\t.rob_buffer_size_kbytes = 168,\n\t.det_buffer_size_kbytes = 164,\n\t.dpte_buffer_size_in_pte_reqs_luma = 84,\n\t.pde_proc_buffer_size_64k_reqs = 48,\n\t.dpp_output_buffer_pixels = 2560,\n\t.opp_output_buffer_lines = 1,\n\t.pixel_chunk_size_kbytes = 8,\n\t.pte_chunk_size_kbytes = 2,\n\t.meta_chunk_size_kbytes = 2,\n\t.writeback_chunk_size_kbytes = 2,\n\t.line_buffer_size_bits = 789504,\n\t.is_line_buffer_bpp_fixed = 0,\n\t.line_buffer_fixed_bpp = 0,\n\t.dcc_supported = true,\n\t.max_line_buffer_lines = 12,\n\t.writeback_luma_buffer_size_kbytes = 12,\n\t.writeback_chroma_buffer_size_kbytes = 8,\n\t.writeback_chroma_line_buffer_width_pixels = 4,\n\t.writeback_max_hscl_ratio = 1,\n\t.writeback_max_vscl_ratio = 1,\n\t.writeback_min_hscl_ratio = 1,\n\t.writeback_min_vscl_ratio = 1,\n\t.writeback_max_hscl_taps = 12,\n\t.writeback_max_vscl_taps = 12,\n\t.writeback_line_buffer_luma_buffer_size = 0,\n\t.writeback_line_buffer_chroma_buffer_size = 9600,\n\t.cursor_buffer_size = 8,\n\t.cursor_chunk_size = 2,\n\t.max_num_otg = 2,\n\t.max_num_dpp = 4,\n\t.max_num_wb = 0,\n\t.max_dchub_pscl_bw_pix_per_clk = 4,\n\t.max_pscl_lb_bw_pix_per_clk = 2,\n\t.max_lb_vscl_bw_pix_per_clk = 4,\n\t.max_vscl_hscl_bw_pix_per_clk = 4,\n\t.max_hscl_ratio = 8,\n\t.max_vscl_ratio = 8,\n\t.hscl_mults = 4,\n\t.vscl_mults = 4,\n\t.max_hscl_taps = 8,\n\t.max_vscl_taps = 8,\n\t.dispclk_ramp_margin_percent = 1,\n\t.underscan_factor = 1.10,\n\t.min_vblank_lines = 30,\n\t.dppclk_delay_subtotal = 77,\n\t.dppclk_delay_scl_lb_only = 16,\n\t.dppclk_delay_scl = 50,\n\t.dppclk_delay_cnvc_formatter = 8,\n\t.dppclk_delay_cnvc_cursor = 6,\n\t.dispclk_delay_subtotal = 87,\n\t.dcfclk_cstate_latency = 10,\n\t.max_inter_dcn_tile_repeaters = 8,\n\t.number_of_cursors = 1,\n};\n\nstatic struct _vcs_dpi_soc_bounding_box_st dcn201_soc = {\n\t.clock_limits = {\n\t\t\t{\n\t\t\t\t.state = 0,\n\t\t\t\t.dscclk_mhz = 400.0,\n\t\t\t\t.dcfclk_mhz = 1000.0,\n\t\t\t\t.fabricclk_mhz = 200.0,\n\t\t\t\t.dispclk_mhz = 300.0,\n\t\t\t\t.dppclk_mhz = 300.0,\n\t\t\t\t.phyclk_mhz = 810.0,\n\t\t\t\t.socclk_mhz = 1254.0,\n\t\t\t\t.dram_speed_mts = 2000.0,\n\t\t\t},\n\t\t\t{\n\t\t\t\t.state = 1,\n\t\t\t\t.dscclk_mhz = 400.0,\n\t\t\t\t.dcfclk_mhz = 1000.0,\n\t\t\t\t.fabricclk_mhz = 250.0,\n\t\t\t\t.dispclk_mhz = 1200.0,\n\t\t\t\t.dppclk_mhz = 1200.0,\n\t\t\t\t.phyclk_mhz = 810.0,\n\t\t\t\t.socclk_mhz = 1254.0,\n\t\t\t\t.dram_speed_mts = 3600.0,\n\t\t\t},\n\t\t\t{\n\t\t\t\t.state = 2,\n\t\t\t\t.dscclk_mhz = 400.0,\n\t\t\t\t.dcfclk_mhz = 1000.0,\n\t\t\t\t.fabricclk_mhz = 750.0,\n\t\t\t\t.dispclk_mhz = 1200.0,\n\t\t\t\t.dppclk_mhz = 1200.0,\n\t\t\t\t.phyclk_mhz = 810.0,\n\t\t\t\t.socclk_mhz = 1254.0,\n\t\t\t\t.dram_speed_mts = 6800.0,\n\t\t\t},\n\t\t\t{\n\t\t\t\t.state = 3,\n\t\t\t\t.dscclk_mhz = 400.0,\n\t\t\t\t.dcfclk_mhz = 1000.0,\n\t\t\t\t.fabricclk_mhz = 250.0,\n\t\t\t\t.dispclk_mhz = 1200.0,\n\t\t\t\t.dppclk_mhz = 1200.0,\n\t\t\t\t.phyclk_mhz = 810.0,\n\t\t\t\t.socclk_mhz = 1254.0,\n\t\t\t\t.dram_speed_mts = 14000.0,\n\t\t\t},\n\t\t\t{\n\t\t\t\t.state = 4,\n\t\t\t\t.dscclk_mhz = 400.0,\n\t\t\t\t.dcfclk_mhz = 1000.0,\n\t\t\t\t.fabricclk_mhz = 750.0,\n\t\t\t\t.dispclk_mhz = 1200.0,\n\t\t\t\t.dppclk_mhz = 1200.0,\n\t\t\t\t.phyclk_mhz = 810.0,\n\t\t\t\t.socclk_mhz = 1254.0,\n\t\t\t\t.dram_speed_mts = 14000.0,\n\t\t\t}\n\t\t},\n\t.num_states = 4,\n\t.sr_exit_time_us = 9.0,\n\t.sr_enter_plus_exit_time_us = 11.0,\n\t.urgent_latency_us = 4.0,\n\t.urgent_latency_pixel_data_only_us = 4.0,\n\t.urgent_latency_pixel_mixed_with_vm_data_us = 4.0,\n\t.urgent_latency_vm_data_only_us = 4.0,\n\t.urgent_out_of_order_return_per_channel_pixel_only_bytes = 256,\n\t.urgent_out_of_order_return_per_channel_pixel_and_vm_bytes = 256,\n\t.urgent_out_of_order_return_per_channel_vm_only_bytes = 256,\n\t.pct_ideal_dram_sdp_bw_after_urgent_pixel_only = 80.0,\n\t.pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm = 80.0,\n\t.pct_ideal_dram_sdp_bw_after_urgent_vm_only = 80.0,\n\t.max_avg_sdp_bw_use_normal_percent = 80.0,\n\t.max_avg_dram_bw_use_normal_percent = 69.0,\n\t.writeback_latency_us = 12.0,\n\t.ideal_dram_bw_after_urgent_percent = 80.0,\n\t.max_request_size_bytes = 256,\n\t.dram_channel_width_bytes = 2,\n\t.fabric_datapath_to_dcn_data_return_bytes = 64,\n\t.dcn_downspread_percent = 0.3,\n\t.downspread_percent = 0.3,\n\t.dram_page_open_time_ns = 50.0,\n\t.dram_rw_turnaround_time_ns = 17.5,\n\t.dram_return_buffer_per_channel_bytes = 8192,\n\t.round_trip_ping_latency_dcfclk_cycles = 128,\n\t.urgent_out_of_order_return_per_channel_bytes = 256,\n\t.channel_interleave_bytes = 256,\n\t.num_banks = 8,\n\t.num_chans = 16,\n\t.vmm_page_size_bytes = 4096,\n\t.dram_clock_change_latency_us = 250.0,\n\t.writeback_dram_clock_change_latency_us = 23.0,\n\t.return_bus_width_bytes = 64,\n\t.dispclk_dppclk_vco_speed_mhz = 3000,\n\t.use_urgent_burst_bw = 0,\n};\n\nenum dcn20_clk_src_array_id {\n\tDCN20_CLK_SRC_PLL0,\n\tDCN20_CLK_SRC_PLL1,\n\tDCN20_CLK_SRC_TOTAL_DCN201\n};\n\n \n\n \n\n#undef BASE_INNER\n#define BASE_INNER(seg) DMU_BASE__INST0_SEG ## seg\n\n#define BASE(seg) BASE_INNER(seg)\n\n#define SR(reg_name)\\\n\t\t.reg_name = BASE(mm ## reg_name ## _BASE_IDX) +  \\\n\t\t\t\t\tmm ## reg_name\n\n#define SRI(reg_name, block, id)\\\n\t.reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define SRIR(var_name, reg_name, block, id)\\\n\t.var_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define SRI_IX(reg_name, block, id)\\\n\t.reg_name = ix ## block ## id ## _ ## reg_name\n\n#define DCCG_SRII(reg_name, block, id)\\\n\t.block ## _ ## reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define VUPDATE_SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(mm ## reg_name ## _ ## block ## id ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## reg_name ## _ ## block ## id\n\n \n#define NBIO_BASE_INNER(seg) \\\n\tNBIO_BASE__INST0_SEG ## seg\n\n#define NBIO_BASE(seg) \\\n\tNBIO_BASE_INNER(seg)\n\n#define NBIO_SR(reg_name)\\\n\t\t.reg_name = NBIO_BASE(mm ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## reg_name\n\n \n#define MMHUB_BASE_INNER(seg) \\\n\tMMHUB_BASE__INST0_SEG ## seg\n\n#define MMHUB_BASE(seg) \\\n\tMMHUB_BASE_INNER(seg)\n\n#define MMHUB_SR(reg_name)\\\n\t\t.reg_name = MMHUB_BASE(mmMM ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmmMM ## reg_name\n\nstatic const struct bios_registers bios_regs = {\n\t\tNBIO_SR(BIOS_SCRATCH_3),\n\t\tNBIO_SR(BIOS_SCRATCH_6)\n};\n\n#define clk_src_regs(index, pllid)\\\n[index] = {\\\n\tCS_COMMON_REG_LIST_DCN201(index, pllid),\\\n}\n\nstatic const struct dce110_clk_src_regs clk_src_regs[] = {\n\tclk_src_regs(0, A),\n\tclk_src_regs(1, B)\n};\n\nstatic const struct dce110_clk_src_shift cs_shift = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN2_0(__SHIFT)\n};\n\nstatic const struct dce110_clk_src_mask cs_mask = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN2_0(_MASK)\n};\n\n#define audio_regs(id)\\\n[id] = {\\\n\t\tAUD_COMMON_REG_LIST(id)\\\n}\n\nstatic const struct dce_audio_registers audio_regs[] = {\n\taudio_regs(0),\n\taudio_regs(1),\n};\n\n#define DCE120_AUD_COMMON_MASK_SH_LIST(mask_sh)\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX, AZALIA_ENDPOINT_REG_INDEX, mask_sh),\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA, AZALIA_ENDPOINT_REG_DATA, mask_sh),\\\n\t\tAUD_COMMON_MASK_SH_LIST_BASE(mask_sh)\n\nstatic const struct dce_audio_shift audio_shift = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_audio_mask audio_mask = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(_MASK)\n};\n\n#define stream_enc_regs(id)\\\n[id] = {\\\n\tSE_DCN2_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_stream_enc_registers stream_enc_regs[] = {\n\tstream_enc_regs(0),\n\tstream_enc_regs(1)\n};\n\nstatic const struct dcn10_stream_encoder_shift se_shift = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn10_stream_encoder_mask se_mask = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN20(_MASK)\n};\n\nstatic const struct dce110_aux_registers_shift aux_shift = {\n\tDCN_AUX_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce110_aux_registers_mask aux_mask = {\n\tDCN_AUX_MASK_SH_LIST(_MASK)\n};\n\n#define aux_regs(id)\\\n[id] = {\\\n\tDCN2_AUX_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_link_enc_aux_registers link_enc_aux_regs[] = {\n\t\taux_regs(0),\n\t\taux_regs(1),\n};\n\n#define hpd_regs(id)\\\n[id] = {\\\n\tHPD_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_link_enc_hpd_registers link_enc_hpd_regs[] = {\n\t\thpd_regs(0),\n\t\thpd_regs(1),\n};\n\n#define link_regs(id, phyid)\\\n[id] = {\\\n\tLE_DCN_COMMON_REG_LIST(id), \\\n\tUNIPHY_DCN2_REG_LIST(phyid) \\\n}\n\nstatic const struct dcn10_link_enc_registers link_enc_regs[] = {\n\tlink_regs(0, A),\n\tlink_regs(1, B),\n};\n\n#define LINK_ENCODER_MASK_SH_LIST_DCN201(mask_sh)\\\n\tLINK_ENCODER_MASK_SH_LIST_DCN20(mask_sh)\n\nstatic const struct dcn10_link_enc_shift le_shift = {\n\t\tLINK_ENCODER_MASK_SH_LIST_DCN201(__SHIFT)\n};\n\nstatic const struct dcn10_link_enc_mask le_mask = {\n\t\tLINK_ENCODER_MASK_SH_LIST_DCN201(_MASK)\n};\n\n#define ipp_regs(id)\\\n[id] = {\\\n\t\tIPP_REG_LIST_DCN201(id),\\\n}\n\nstatic const struct dcn10_ipp_registers ipp_regs[] = {\n\tipp_regs(0),\n\tipp_regs(1),\n\tipp_regs(2),\n\tipp_regs(3),\n};\n\nstatic const struct dcn10_ipp_shift ipp_shift = {\n\t\tIPP_MASK_SH_LIST_DCN201(__SHIFT)\n};\n\nstatic const struct dcn10_ipp_mask ipp_mask = {\n\t\tIPP_MASK_SH_LIST_DCN201(_MASK)\n};\n\n#define opp_regs(id)\\\n[id] = {\\\n\tOPP_REG_LIST_DCN201(id),\\\n}\n\nstatic const struct dcn201_opp_registers opp_regs[] = {\n\topp_regs(0),\n\topp_regs(1),\n};\n\nstatic const struct dcn201_opp_shift opp_shift = {\n\t\tOPP_MASK_SH_LIST_DCN201(__SHIFT)\n};\n\nstatic const struct dcn201_opp_mask opp_mask = {\n\t\tOPP_MASK_SH_LIST_DCN201(_MASK)\n};\n\n#define aux_engine_regs(id)\\\n[id] = {\\\n\tAUX_COMMON_REG_LIST0(id), \\\n\t.AUX_RESET_MASK = 0 \\\n}\n\nstatic const struct dce110_aux_registers aux_engine_regs[] = {\n\t\taux_engine_regs(0),\n\t\taux_engine_regs(1)\n};\n\n#define tf_regs(id)\\\n[id] = {\\\n\tTF_REG_LIST_DCN201(id),\\\n}\n\nstatic const struct dcn201_dpp_registers tf_regs[] = {\n\ttf_regs(0),\n\ttf_regs(1),\n\ttf_regs(2),\n\ttf_regs(3),\n};\n\nstatic const struct dcn201_dpp_shift tf_shift = {\n\t\tTF_REG_LIST_SH_MASK_DCN201(__SHIFT)\n};\n\nstatic const struct dcn201_dpp_mask tf_mask = {\n\t\tTF_REG_LIST_SH_MASK_DCN201(_MASK)\n};\n\nstatic const struct dcn201_mpc_registers mpc_regs = {\n\t\tMPC_REG_LIST_DCN201(0),\n\t\tMPC_REG_LIST_DCN201(1),\n\t\tMPC_REG_LIST_DCN201(2),\n\t\tMPC_REG_LIST_DCN201(3),\n\t\tMPC_REG_LIST_DCN201(4),\n\t\tMPC_OUT_MUX_REG_LIST_DCN201(0),\n\t\tMPC_OUT_MUX_REG_LIST_DCN201(1),\n};\n\nstatic const struct dcn201_mpc_shift mpc_shift = {\n\tMPC_COMMON_MASK_SH_LIST_DCN201(__SHIFT)\n};\n\nstatic const struct dcn201_mpc_mask mpc_mask = {\n\tMPC_COMMON_MASK_SH_LIST_DCN201(_MASK)\n};\n\n#define tg_regs_dcn201(id)\\\n[id] = {TG_COMMON_REG_LIST_DCN201(id)}\n\nstatic const struct dcn_optc_registers tg_regs[] = {\n\ttg_regs_dcn201(0),\n\ttg_regs_dcn201(1)\n};\n\nstatic const struct dcn_optc_shift tg_shift = {\n\tTG_COMMON_MASK_SH_LIST_DCN201(__SHIFT)\n};\n\nstatic const struct dcn_optc_mask tg_mask = {\n\tTG_COMMON_MASK_SH_LIST_DCN201(_MASK)\n};\n\n#define hubp_regsDCN201(id)\\\n[id] = {\\\n\tHUBP_REG_LIST_DCN201(id)\\\n}\n\nstatic const struct dcn201_hubp_registers hubp_regs[] = {\n\t\thubp_regsDCN201(0),\n\t\thubp_regsDCN201(1),\n\t\thubp_regsDCN201(2),\n\t\thubp_regsDCN201(3)\n};\n\nstatic const struct dcn201_hubp_shift hubp_shift = {\n\t\tHUBP_MASK_SH_LIST_DCN201(__SHIFT)\n};\n\nstatic const struct dcn201_hubp_mask hubp_mask = {\n\t\tHUBP_MASK_SH_LIST_DCN201(_MASK)\n};\n\nstatic const struct dcn_hubbub_registers hubbub_reg = {\n\t\tHUBBUB_REG_LIST_DCN201(0)\n};\n\nstatic const struct dcn_hubbub_shift hubbub_shift = {\n\t\tHUBBUB_MASK_SH_LIST_DCN201(__SHIFT)\n};\n\nstatic const struct dcn_hubbub_mask hubbub_mask = {\n\t\tHUBBUB_MASK_SH_LIST_DCN201(_MASK)\n};\n\n\nstatic const struct dccg_registers dccg_regs = {\n\t\tDCCG_COMMON_REG_LIST_DCN_BASE()\n};\n\nstatic const struct dccg_shift dccg_shift = {\n\t\tDCCG_COMMON_MASK_SH_LIST_DCN_COMMON_BASE(__SHIFT)\n};\n\nstatic const struct dccg_mask dccg_mask = {\n\t\tDCCG_COMMON_MASK_SH_LIST_DCN_COMMON_BASE(_MASK)\n};\n\nstatic const struct resource_caps res_cap_dnc201 = {\n\t\t.num_timing_generator = 2,\n\t\t.num_opp = 2,\n\t\t.num_video_plane = 4,\n\t\t.num_audio = 2,\n\t\t.num_stream_encoder = 2,\n\t\t.num_pll = 2,\n\t\t.num_ddc = 2,\n};\n\nstatic const struct dc_plane_cap plane_cap = {\n\t.type = DC_PLANE_TYPE_DCN_UNIVERSAL,\n\t.per_pixel_alpha = true,\n\n\t.pixel_format_support = {\n\t\t\t.argb8888 = true,\n\t\t\t.nv12 = false,\n\t\t\t.fp16 = true,\n\t\t\t.p010 = false,\n\t},\n\n\t.max_upscale_factor = {\n\t\t\t.argb8888 = 16000,\n\t\t\t.nv12 = 16000,\n\t\t\t.fp16 = 1\n\t},\n\n\t.max_downscale_factor = {\n\t\t\t.argb8888 = 250,\n\t\t\t.nv12 = 250,\n\t\t\t.fp16 = 250\n\t},\n\t64,\n\t64\n};\n\nstatic const struct dc_debug_options debug_defaults_drv = {\n\t\t.disable_dmcu = true,\n\t\t.force_abm_enable = false,\n\t\t.timing_trace = false,\n\t\t.clock_trace = true,\n\t\t.disable_pplib_clock_request = true,\n\t\t.pipe_split_policy = MPC_SPLIT_DYNAMIC,\n\t\t.force_single_disp_pipe_split = false,\n\t\t.disable_dcc = DCC_ENABLE,\n\t\t.vsr_support = true,\n\t\t.performance_trace = false,\n\t\t.az_endpoint_mute_only = true,\n\t\t.max_downscale_src_width = 3840,\n\t\t.disable_pplib_wm_range = true,\n\t\t.scl_reset_length10 = true,\n\t\t.sanity_checks = false,\n\t\t.underflow_assert_delay_us = 0xFFFFFFFF,\n\t\t.enable_tri_buf = false,\n\t\t.enable_legacy_fast_update = true,\n};\n\nstatic void dcn201_dpp_destroy(struct dpp **dpp)\n{\n\tkfree(TO_DCN201_DPP(*dpp));\n\t*dpp = NULL;\n}\n\nstatic struct dpp *dcn201_dpp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn201_dpp *dpp =\n\t\tkzalloc(sizeof(struct dcn201_dpp), GFP_ATOMIC);\n\n\tif (!dpp)\n\t\treturn NULL;\n\n\tif (dpp201_construct(dpp, ctx, inst,\n\t\t\t&tf_regs[inst], &tf_shift, &tf_mask))\n\t\treturn &dpp->base;\n\n\tkfree(dpp);\n\treturn NULL;\n}\n\nstatic struct input_pixel_processor *dcn201_ipp_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn10_ipp *ipp =\n\t\tkzalloc(sizeof(struct dcn10_ipp), GFP_ATOMIC);\n\n\tif (!ipp) {\n\t\treturn NULL;\n\t}\n\n\tdcn20_ipp_construct(ipp, ctx, inst,\n\t\t\t&ipp_regs[inst], &ipp_shift, &ipp_mask);\n\treturn &ipp->base;\n}\n\n\nstatic struct output_pixel_processor *dcn201_opp_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn201_opp *opp =\n\t\tkzalloc(sizeof(struct dcn201_opp), GFP_ATOMIC);\n\n\tif (!opp) {\n\t\treturn NULL;\n\t}\n\n\tdcn201_opp_construct(opp, ctx, inst,\n\t\t\t&opp_regs[inst], &opp_shift, &opp_mask);\n\treturn &opp->base;\n}\n\nstatic struct dce_aux *dcn201_aux_engine_create(struct dc_context *ctx,\n\t\t\t\t\t\tuint32_t inst)\n{\n\tstruct aux_engine_dce110 *aux_engine =\n\t\tkzalloc(sizeof(struct aux_engine_dce110), GFP_ATOMIC);\n\n\tif (!aux_engine)\n\t\treturn NULL;\n\n\tdce110_aux_engine_construct(aux_engine, ctx, inst,\n\t\t\t\t    SW_AUX_TIMEOUT_PERIOD_MULTIPLIER * AUX_TIMEOUT_PERIOD,\n\t\t\t\t    &aux_engine_regs[inst],\n\t\t\t\t\t&aux_mask,\n\t\t\t\t\t&aux_shift,\n\t\t\t\t\tctx->dc->caps.extended_aux_timeout_support);\n\n\treturn &aux_engine->base;\n}\n#define i2c_inst_regs(id) { I2C_HW_ENGINE_COMMON_REG_LIST(id) }\n\nstatic const struct dce_i2c_registers i2c_hw_regs[] = {\n\t\ti2c_inst_regs(1),\n\t\ti2c_inst_regs(2),\n};\n\nstatic const struct dce_i2c_shift i2c_shifts = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN2(__SHIFT)\n};\n\nstatic const struct dce_i2c_mask i2c_masks = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN2(_MASK)\n};\n\nstatic struct dce_i2c_hw *dcn201_i2c_hw_create(struct dc_context *ctx,\n\t\t\t\t\t       uint32_t inst)\n{\n\tstruct dce_i2c_hw *dce_i2c_hw =\n\t\tkzalloc(sizeof(struct dce_i2c_hw), GFP_ATOMIC);\n\n\tif (!dce_i2c_hw)\n\t\treturn NULL;\n\n\tdcn2_i2c_hw_construct(dce_i2c_hw, ctx, inst,\n\t\t\t\t    &i2c_hw_regs[inst], &i2c_shifts, &i2c_masks);\n\n\treturn dce_i2c_hw;\n}\n\nstatic struct mpc *dcn201_mpc_create(struct dc_context *ctx, uint32_t num_mpcc)\n{\n\tstruct dcn201_mpc *mpc201 = kzalloc(sizeof(struct dcn201_mpc),\n\t\t\t\t\t    GFP_ATOMIC);\n\n\tif (!mpc201)\n\t\treturn NULL;\n\n\tdcn201_mpc_construct(mpc201, ctx,\n\t\t\t&mpc_regs,\n\t\t\t&mpc_shift,\n\t\t\t&mpc_mask,\n\t\t\tnum_mpcc);\n\n\treturn &mpc201->base;\n}\n\nstatic struct hubbub *dcn201_hubbub_create(struct dc_context *ctx)\n{\n\tstruct dcn20_hubbub *hubbub = kzalloc(sizeof(struct dcn20_hubbub),\n\t\t\t\t\t  GFP_ATOMIC);\n\n\tif (!hubbub)\n\t\treturn NULL;\n\n\thubbub201_construct(hubbub, ctx,\n\t\t\t&hubbub_reg,\n\t\t\t&hubbub_shift,\n\t\t\t&hubbub_mask);\n\n\treturn &hubbub->base;\n}\n\nstatic struct timing_generator *dcn201_timing_generator_create(\n\t\tstruct dc_context *ctx,\n\t\tuint32_t instance)\n{\n\tstruct optc *tgn10 =\n\t\tkzalloc(sizeof(struct optc), GFP_ATOMIC);\n\n\tif (!tgn10)\n\t\treturn NULL;\n\n\ttgn10->base.inst = instance;\n\ttgn10->base.ctx = ctx;\n\n\ttgn10->tg_regs = &tg_regs[instance];\n\ttgn10->tg_shift = &tg_shift;\n\ttgn10->tg_mask = &tg_mask;\n\n\tdcn201_timing_generator_init(tgn10);\n\n\treturn &tgn10->base;\n}\n\nstatic const struct encoder_feature_support link_enc_feature = {\n\t\t.max_hdmi_deep_color = COLOR_DEPTH_121212,\n\t\t.max_hdmi_pixel_clock = 600000,\n\t\t.hdmi_ycbcr420_supported = true,\n\t\t.dp_ycbcr420_supported = true,\n\t\t.fec_supported = true,\n\t\t.flags.bits.IS_HBR2_CAPABLE = true,\n\t\t.flags.bits.IS_HBR3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS4_CAPABLE = true\n};\n\nstatic struct link_encoder *dcn201_link_encoder_create(\n\tstruct dc_context *ctx,\n\tconst struct encoder_init_data *enc_init_data)\n{\n\tstruct dcn20_link_encoder *enc20 =\n\t\tkzalloc(sizeof(struct dcn20_link_encoder), GFP_ATOMIC);\n\tstruct dcn10_link_encoder *enc10 = &enc20->enc10;\n\n\tif (!enc20)\n\t\treturn NULL;\n\n\tdcn201_link_encoder_construct(enc20,\n\t\t\tenc_init_data,\n\t\t\t&link_enc_feature,\n\t\t\t&link_enc_regs[enc_init_data->transmitter],\n\t\t\t&link_enc_aux_regs[enc_init_data->channel - 1],\n\t\t\t&link_enc_hpd_regs[enc_init_data->hpd_source],\n\t\t\t&le_shift,\n\t\t\t&le_mask);\n\n\treturn &enc10->base;\n}\n\nstatic struct clock_source *dcn201_clock_source_create(\n\tstruct dc_context *ctx,\n\tstruct dc_bios *bios,\n\tenum clock_source_id id,\n\tconst struct dce110_clk_src_regs *regs,\n\tbool dp_clk_src)\n{\n\tstruct dce110_clk_src *clk_src =\n\t\tkzalloc(sizeof(struct dce110_clk_src), GFP_ATOMIC);\n\n\tif (!clk_src)\n\t\treturn NULL;\n\n\tif (dce112_clk_src_construct(clk_src, ctx, bios, id,\n\t\t\tregs, &cs_shift, &cs_mask)) {\n\t\tclk_src->base.dp_clk_src = dp_clk_src;\n\t\treturn &clk_src->base;\n\t}\n\tkfree(clk_src);\n\treturn NULL;\n}\n\nstatic void read_dce_straps(\n\tstruct dc_context *ctx,\n\tstruct resource_straps *straps)\n{\n\tgeneric_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX),\n\n\t\tFN(DC_PINSTRAPS, DC_PINSTRAPS_AUDIO), &straps->dc_pinstraps_audio);\n}\n\nstatic struct audio *dcn201_create_audio(\n\t\tstruct dc_context *ctx, unsigned int inst)\n{\n\treturn dce_audio_create(ctx, inst,\n\t\t\t&audio_regs[inst], &audio_shift, &audio_mask);\n}\n\nstatic struct stream_encoder *dcn201_stream_encoder_create(\n\tenum engine_id eng_id,\n\tstruct dc_context *ctx)\n{\n\tstruct dcn10_stream_encoder *enc1 =\n\t\tkzalloc(sizeof(struct dcn10_stream_encoder), GFP_ATOMIC);\n\n\tif (!enc1)\n\t\treturn NULL;\n\n\tdcn20_stream_encoder_construct(enc1, ctx, ctx->dc_bios, eng_id,\n\t\t\t\t\t&stream_enc_regs[eng_id],\n\t\t\t\t\t&se_shift, &se_mask);\n\n\treturn &enc1->base;\n}\n\nstatic const struct dce_hwseq_registers hwseq_reg = {\n\t\tHWSEQ_DCN201_REG_LIST()\n};\n\nstatic const struct dce_hwseq_shift hwseq_shift = {\n\t\tHWSEQ_DCN201_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_hwseq_mask hwseq_mask = {\n\t\tHWSEQ_DCN201_MASK_SH_LIST(_MASK)\n};\n\nstatic struct dce_hwseq *dcn201_hwseq_create(\n\tstruct dc_context *ctx)\n{\n\tstruct dce_hwseq *hws = kzalloc(sizeof(struct dce_hwseq), GFP_ATOMIC);\n\n\tif (hws) {\n\t\thws->ctx = ctx;\n\t\thws->regs = &hwseq_reg;\n\t\thws->shifts = &hwseq_shift;\n\t\thws->masks = &hwseq_mask;\n\t}\n\treturn hws;\n}\n\nstatic const struct resource_create_funcs res_create_funcs = {\n\t.read_dce_straps = read_dce_straps,\n\t.create_audio = dcn201_create_audio,\n\t.create_stream_encoder = dcn201_stream_encoder_create,\n\t.create_hwseq = dcn201_hwseq_create,\n};\n\nstatic void dcn201_clock_source_destroy(struct clock_source **clk_src)\n{\n\tkfree(TO_DCE110_CLK_SRC(*clk_src));\n\t*clk_src = NULL;\n}\n\nstatic void dcn201_resource_destruct(struct dcn201_resource_pool *pool)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < pool->base.stream_enc_count; i++) {\n\t\tif (pool->base.stream_enc[i] != NULL) {\n\t\t\tkfree(DCN10STRENC_FROM_STRENC(pool->base.stream_enc[i]));\n\t\t\tpool->base.stream_enc[i] = NULL;\n\t\t}\n\t}\n\n\n\tif (pool->base.mpc != NULL) {\n\t\tkfree(TO_DCN201_MPC(pool->base.mpc));\n\t\tpool->base.mpc = NULL;\n\t}\n\n\tif (pool->base.hubbub != NULL) {\n\t\tkfree(pool->base.hubbub);\n\t\tpool->base.hubbub = NULL;\n\t}\n\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tif (pool->base.dpps[i] != NULL)\n\t\t\tdcn201_dpp_destroy(&pool->base.dpps[i]);\n\n\t\tif (pool->base.ipps[i] != NULL)\n\t\t\tpool->base.ipps[i]->funcs->ipp_destroy(&pool->base.ipps[i]);\n\n\t\tif (pool->base.hubps[i] != NULL) {\n\t\t\tkfree(TO_DCN10_HUBP(pool->base.hubps[i]));\n\t\t\tpool->base.hubps[i] = NULL;\n\t\t}\n\n\t\tif (pool->base.irqs != NULL) {\n\t\t\tdal_irq_service_destroy(&pool->base.irqs);\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_opp; i++) {\n\t\tif (pool->base.opps[i] != NULL)\n\t\t\tpool->base.opps[i]->funcs->opp_destroy(&pool->base.opps[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tif (pool->base.timing_generators[i] != NULL)\t{\n\t\t\tkfree(DCN10TG_FROM_TG(pool->base.timing_generators[i]));\n\t\t\tpool->base.timing_generators[i] = NULL;\n\t\t}\n\t}\n\tfor (i = 0; i < pool->base.audio_count; i++) {\n\t\tif (pool->base.audios[i])\n\t\t\tdce_aud_destroy(&pool->base.audios[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] != NULL) {\n\t\t\tdcn201_clock_source_destroy(&pool->base.clock_sources[i]);\n\t\t\tpool->base.clock_sources[i] = NULL;\n\t\t}\n\t}\n\n\tif (pool->base.dp_clock_source != NULL) {\n\t\tdcn201_clock_source_destroy(&pool->base.dp_clock_source);\n\t\tpool->base.dp_clock_source = NULL;\n\t}\n\n\tif (pool->base.dccg != NULL)\n\t\tdcn_dccg_destroy(&pool->base.dccg);\n}\n\nstatic struct hubp *dcn201_hubp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn201_hubp *hubp201 =\n\t\tkzalloc(sizeof(struct dcn201_hubp), GFP_ATOMIC);\n\n\tif (!hubp201)\n\t\treturn NULL;\n\n\tif (dcn201_hubp_construct(hubp201, ctx, inst,\n\t\t\t&hubp_regs[inst], &hubp_shift, &hubp_mask))\n\t\treturn &hubp201->base;\n\n\tkfree(hubp201);\n\treturn NULL;\n}\n\nstatic struct pipe_ctx *dcn201_acquire_free_pipe_for_layer(\n\t\tconst struct dc_state *cur_ctx,\n\t\tstruct dc_state *new_ctx,\n\t\tconst struct resource_pool *pool,\n\t\tconst struct pipe_ctx *opp_head_pipe)\n{\n\tstruct resource_context *res_ctx = &new_ctx->res_ctx;\n\tstruct pipe_ctx *head_pipe = resource_get_otg_master_for_stream(res_ctx, opp_head_pipe->stream);\n\tstruct pipe_ctx *idle_pipe = resource_find_free_secondary_pipe_legacy(res_ctx, pool, head_pipe);\n\n\tif (!head_pipe)\n\t\tASSERT(0);\n\n\tif (!idle_pipe)\n\t\treturn NULL;\n\n\tidle_pipe->stream = head_pipe->stream;\n\tidle_pipe->stream_res.tg = head_pipe->stream_res.tg;\n\tidle_pipe->stream_res.opp = head_pipe->stream_res.opp;\n\n\tidle_pipe->plane_res.hubp = pool->hubps[idle_pipe->pipe_idx];\n\tidle_pipe->plane_res.ipp = pool->ipps[idle_pipe->pipe_idx];\n\tidle_pipe->plane_res.dpp = pool->dpps[idle_pipe->pipe_idx];\n\tidle_pipe->plane_res.mpcc_inst = pool->dpps[idle_pipe->pipe_idx]->inst;\n\n\treturn idle_pipe;\n}\n\nstatic bool dcn201_get_dcc_compression_cap(const struct dc *dc,\n\t\tconst struct dc_dcc_surface_param *input,\n\t\tstruct dc_surface_dcc_cap *output)\n{\n\treturn dc->res_pool->hubbub->funcs->get_dcc_compression_cap(\n\t\t\tdc->res_pool->hubbub,\n\t\t\tinput,\n\t\t\toutput);\n}\n\nstatic void dcn201_populate_dml_writeback_from_context(struct dc *dc,\n\t\t\t\t\t\t       struct resource_context *res_ctx,\n\t\t\t\t\t\t       display_e2e_pipe_params_st *pipes)\n{\n\tDC_FP_START();\n\tdcn201_populate_dml_writeback_from_context_fpu(dc, res_ctx, pipes);\n\tDC_FP_END();\n}\n\nstatic void dcn201_destroy_resource_pool(struct resource_pool **pool)\n{\n\tstruct dcn201_resource_pool *dcn201_pool = TO_DCN201_RES_POOL(*pool);\n\n\tdcn201_resource_destruct(dcn201_pool);\n\tkfree(dcn201_pool);\n\t*pool = NULL;\n}\n\nstatic void dcn201_link_init(struct dc_link *link)\n{\n\tif (link->ctx->dc_bios->integrated_info)\n\t\tlink->dp_ss_off = !link->ctx->dc_bios->integrated_info->dp_ss_control;\n}\n\nstatic struct dc_cap_funcs cap_funcs = {\n\t.get_dcc_compression_cap = dcn201_get_dcc_compression_cap,\n};\n\nstatic struct resource_funcs dcn201_res_pool_funcs = {\n\t.link_init = dcn201_link_init,\n\t.destroy = dcn201_destroy_resource_pool,\n\t.link_enc_create = dcn201_link_encoder_create,\n\t.panel_cntl_create = NULL,\n\t.validate_bandwidth = dcn20_validate_bandwidth,\n\t.populate_dml_pipes = dcn20_populate_dml_pipes_from_context,\n\t.add_stream_to_ctx = dcn20_add_stream_to_ctx,\n\t.add_dsc_to_stream_resource = NULL,\n\t.remove_stream_from_ctx = dcn20_remove_stream_from_ctx,\n\t.acquire_free_pipe_as_secondary_dpp_pipe = dcn201_acquire_free_pipe_for_layer,\n\t.populate_dml_writeback_from_context = dcn201_populate_dml_writeback_from_context,\n\t.patch_unknown_plane_state = dcn20_patch_unknown_plane_state,\n\t.set_mcif_arb_params = dcn20_set_mcif_arb_params,\n\t.find_first_free_match_stream_enc_for_link = dcn10_find_first_free_match_stream_enc_for_link\n};\n\nstatic bool dcn201_resource_construct(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc,\n\tstruct dcn201_resource_pool *pool)\n{\n\tint i;\n\tstruct dc_context *ctx = dc->ctx;\n\n\tctx->dc_bios->regs = &bios_regs;\n\n\tpool->base.res_cap = &res_cap_dnc201;\n\tpool->base.funcs = &dcn201_res_pool_funcs;\n\n\t \n\tpool->base.underlay_pipe_index = NO_UNDERLAY_PIPE;\n\n\tpool->base.pipe_count = 4;\n\tpool->base.mpcc_count = 5;\n\tdc->caps.max_downscale_ratio = 200;\n\tdc->caps.i2c_speed_in_khz = 100;\n\tdc->caps.i2c_speed_in_khz_hdcp = 5;  \n\tdc->caps.max_cursor_size = 256;\n\tdc->caps.min_horizontal_blanking_period = 80;\n\tdc->caps.dmdata_alloc_size = 2048;\n\n\tdc->caps.max_slave_planes = 1;\n\tdc->caps.max_slave_yuv_planes = 1;\n\tdc->caps.max_slave_rgb_planes = 1;\n\tdc->caps.post_blend_color_processing = true;\n\tdc->caps.force_dp_tps4_for_cp2520 = true;\n\tdc->caps.extended_aux_timeout_support = true;\n\n\t \n\tdc->caps.color.dpp.dcn_arch = 1;\n\tdc->caps.color.dpp.input_lut_shared = 0;\n\tdc->caps.color.dpp.icsc = 1;\n\tdc->caps.color.dpp.dgam_ram = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.srgb = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.bt2020 = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.dpp.dgam_rom_caps.pq = 0;\n\tdc->caps.color.dpp.dgam_rom_caps.hlg = 0;\n\tdc->caps.color.dpp.post_csc = 0;\n\tdc->caps.color.dpp.gamma_corr = 0;\n\tdc->caps.color.dpp.dgam_rom_for_yuv = 1;\n\n\tdc->caps.color.dpp.hw_3d_lut = 1;\n\tdc->caps.color.dpp.ogam_ram = 1;\n\t\n\tdc->caps.color.dpp.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.pq = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.dpp.ocsc = 0;\n\n\tdc->caps.color.mpc.gamut_remap = 0;\n\tdc->caps.color.mpc.num_3dluts = 0;\n\tdc->caps.color.mpc.shared_3d_lut = 0;\n\tdc->caps.color.mpc.ogam_ram = 1;\n\tdc->caps.color.mpc.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.pq = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.mpc.ocsc = 1;\n\n\tdc->debug = debug_defaults_drv;\n\n\t \n\tdc->work_arounds.no_connect_phy_config  = true;\n\tdc->work_arounds.dedcn20_305_wa = true;\n\t \n\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL0] =\n\t\t\tdcn201_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL0,\n\t\t\t\t&clk_src_regs[0], false);\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL1] =\n\t\t\tdcn201_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL1,\n\t\t\t\t&clk_src_regs[1], false);\n\n\tpool->base.clk_src_count = DCN20_CLK_SRC_TOTAL_DCN201;\n\n\t \n\tpool->base.dp_clock_source =\n\t\t\tdcn201_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_ID_DP_DTO,\n\t\t\t\t&clk_src_regs[0], true);\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create clock sources!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tpool->base.dccg = dccg201_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask);\n\tif (pool->base.dccg == NULL) {\n\t\tdm_error(\"DC: failed to create dccg!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tdcn201_ip.max_num_otg = pool->base.res_cap->num_timing_generator;\n\tdcn201_ip.max_num_dpp = pool->base.pipe_count;\n\tdml_init_instance(&dc->dml, &dcn201_soc, &dcn201_ip, DML_PROJECT_DCN201);\n\t{\n\t\tstruct irq_service_init_data init_data;\n\t\tinit_data.ctx = dc->ctx;\n\t\tpool->base.irqs = dal_irq_service_dcn201_create(&init_data);\n\t\tif (!pool->base.irqs)\n\t\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tpool->base.hubps[i] = dcn201_hubp_create(ctx, i);\n\t\tif (pool->base.hubps[i] == NULL) {\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create memory input!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.ipps[i] = dcn201_ipp_create(ctx, i);\n\t\tif (pool->base.ipps[i] == NULL) {\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create input pixel processor!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.dpps[i] = dcn201_dpp_create(ctx, i);\n\t\tif (pool->base.dpps[i] == NULL) {\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create dpps!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_opp; i++) {\n\t\tpool->base.opps[i] = dcn201_opp_create(ctx, i);\n\t\tif (pool->base.opps[i] == NULL) {\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create output pixel processor!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tpool->base.engines[i] = dcn201_aux_engine_create(ctx, i);\n\t\tif (pool->base.engines[i] == NULL) {\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create aux engine!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->base.hw_i2cs[i] = dcn201_i2c_hw_create(ctx, i);\n\t\tif (pool->base.hw_i2cs[i] == NULL) {\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create hw i2c!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->base.sw_i2cs[i] = NULL;\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tpool->base.timing_generators[i] = dcn201_timing_generator_create(\n\t\t\t\tctx, i);\n\t\tif (pool->base.timing_generators[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create tg!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tpool->base.timing_generator_count = i;\n\n\tpool->base.mpc = dcn201_mpc_create(ctx, pool->base.mpcc_count);\n\tif (pool->base.mpc == NULL) {\n\t\tdm_error(\"DC: failed to create mpc!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tpool->base.hubbub = dcn201_hubbub_create(ctx);\n\tif (pool->base.hubbub == NULL) {\n\t\tdm_error(\"DC: failed to create hubbub!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tif (!resource_construct(num_virtual_links, dc, &pool->base,\n\t\t\t&res_create_funcs))\n\t\tgoto create_fail;\n\n\tdcn201_hw_sequencer_construct(dc);\n\n\tdc->caps.max_planes =  pool->base.pipe_count;\n\n\tfor (i = 0; i < dc->caps.max_planes; ++i)\n\t\tdc->caps.planes[i] = plane_cap;\n\n\tdc->cap_funcs = cap_funcs;\n\n\treturn true;\n\ncreate_fail:\n\n\tdcn201_resource_destruct(pool);\n\n\treturn false;\n}\n\nstruct resource_pool *dcn201_create_resource_pool(\n\t\tconst struct dc_init_data *init_data,\n\t\tstruct dc *dc)\n{\n\tstruct dcn201_resource_pool *pool =\n\t\tkzalloc(sizeof(struct dcn201_resource_pool), GFP_ATOMIC);\n\n\tif (!pool)\n\t\treturn NULL;\n\n\tif (dcn201_resource_construct(init_data->num_virtual_links, dc, pool))\n\t\treturn &pool->base;\n\n\tkfree(pool);\n\treturn NULL;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}