Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:42:28
gem5 executing on mnemosyne.ecn.purdue.edu, pid 15904
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/raytrace/lpbt_m_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/raytrace --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c95fe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c963ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c970ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c979ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c982ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c90bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c914ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c91eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c927ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c92fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c939ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c941ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c8caef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c8d3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c8dcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c8e6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c8efef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c8f8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c900ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c88bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c893ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c89def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c8a5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c8b0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c8b8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c8c1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c84aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c852ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c85cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c865ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c86fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c878ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c882ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c80aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c813ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c81cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c824ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c82eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c836ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c840ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c848ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c7d2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c7daef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c7e5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c7eeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c7f7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c801ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c809ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c794ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c79cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c7a6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c7aeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c7b7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c7c0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c7c9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c753ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c75cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c766ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c76eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c777ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c77fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c788ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c711ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b6c71aef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c723be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c72b668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c7350f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c735b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c73d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c747048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c747a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6cf518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6cff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6d79e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6e1470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6e1eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6e9940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6f33c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6f3e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6fc898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c704320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c704d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c68e7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c697278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c697cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6a1748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6aa1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6aac18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6b26a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6bc128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6bcb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6c45f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c64d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c64dac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c657550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c657f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c65fa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6694a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c669ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c672978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c679400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c679e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6838d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c60c358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c60cda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c615828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6202b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c620cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c627780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c631208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c631c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c6396d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c642160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c642ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c5cb630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c5d30b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c5d3b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c5db588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c5dbfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c5e6a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c5ee4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c5eef28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c5f89b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c602438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c602e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c58a908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c593390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b6c593dd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c59b748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c59b978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c59bba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c59bdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5a7048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5a7278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5a74a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5a76d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5a7908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5a7b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5a7d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5a7f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5b1208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5b1438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5b1668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5b1898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5b1ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5b1cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5b1f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5bd198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5bd3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5bd5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5bd828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5bda58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5bdc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5bdeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5c9128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5c9358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5c9588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5c97b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5c99e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b6c5c9c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9b6c52d5f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9b6c52dc18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_raytrace
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/raytrace/cpt.654040285469000
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/raytrace/cpt.654040285469000
Real time: 195.73s
Total real time: 195.73s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/raytrace/lpbt_m_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 654040285469000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 654040286073811.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 654040286073811 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  654.040286073811  simulated seconds
Real time: 0.70s
Total real time: 196.42s
Dumping and resetting stats...
Switched CPUS @ tick 654040286073811
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 654040286074600.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 654040292032339 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  654.040292032339  simulated seconds
Real time: 3.16s
Total real time: 205.97s
Dumping and resetting stats...
Done with simulation! Completely exiting...
