Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,857
design__instance__area,11457.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004171135660726577
power__switching__total,0.00020538934040814638
power__leakage__total,0.0000011749837085517356
power__total,0.0006236778572201729
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2638780380004927
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2659742501525724
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10850687322440639
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.32482983888776
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108507
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.423641
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.28333022840952
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.28744538118898005
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6116485269171915
timing__setup__ws__corner:nom_slow_1p08V_125C,13.15604995515254
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.611648
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.156050
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27132138970172637
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27416664159412935
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29321529367786814
timing__setup__ws__corner:nom_typ_1p20V_25C,15.102442390803178
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.293215
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.243284
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2638780380004927
clock__skew__worst_setup,0.2659742501525724
timing__hold__ws,0.10850687322440639
timing__setup__ws,13.15604995515254
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108507
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.156050
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,857
design__instance__area__stdcell,11457.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.3959
design__instance__utilization__stdcell,0.3959
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,32
design__instance__area__class:inverter,175.997
design__instance__count__class:sequential_cell,68
design__instance__area__class:sequential_cell,3207.86
design__instance__count__class:multi_input_combinational_cell,610
design__instance__area__class:multi_input_combinational_cell,6179.85
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,118
design__instance__area__class:timing_repair_buffer,1674.69
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,15234.4
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,12
design__instance__area__class:clock_inverter,65.3184
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,81
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,932
route__net__special,2
route__drc_errors__iter:0,627
route__wirelength__iter:0,17133
route__drc_errors__iter:1,232
route__wirelength__iter:1,16944
route__drc_errors__iter:2,250
route__wirelength__iter:2,16909
route__drc_errors__iter:3,82
route__wirelength__iter:3,16794
route__drc_errors__iter:4,16
route__wirelength__iter:4,16745
route__drc_errors__iter:5,13
route__wirelength__iter:5,16751
route__drc_errors__iter:6,10
route__wirelength__iter:6,16750
route__drc_errors__iter:7,0
route__wirelength__iter:7,16749
route__drc_errors,0
route__wirelength,16749
route__vias,5144
route__vias__singlecut,5144
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,349.46
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,78
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,78
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,78
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,78
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000232747
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000241429
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000671997
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000241429
design_powergrid__voltage__worst,0.0000241429
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000241429
design_powergrid__drop__worst__net:VPWR,0.0000232747
design_powergrid__voltage__worst__net:VGND,0.0000241429
design_powergrid__drop__worst__net:VGND,0.0000241429
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000074900000000000002857501561759345776181362452916800975799560546875
ir__drop__worst,0.00002330000000000000053381778164496296312790946103632450103759765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
