{
  "processor": "AMD Am486",
  "manufacturer": "AMD",
  "year": 1993,
  "schema_version": "1.0",
  "source": "Am486DX/DX2 Microprocessor datasheet, AMD 1993; Intel i486 Programmer's Reference Manual",
  "base_architecture": "i80486",
  "base_timing_reference": "models/intel/i80486/timing/i80486_timing.json",
  "timing_notes": "The Am486 is a pin-compatible clone of the Intel 80486 with nearly identical instruction timings. Features a 5-stage pipeline and 8KB write-back cache (vs Intel's write-through). Some instructions may differ by 1 cycle due to different cache implementation. Most common instructions execute in 1-2 cycles with cache hits.",
  "clock_mhz": 40.0,
  "instruction_count": 76,
  "notes": "Am486 timings closely match Intel 80486 specifications. The 5-stage pipeline (fetch, decode1, decode2, execute, writeback) allows many single-cycle operations. On-chip 8KB cache significantly reduces memory access penalties vs Am386. Write-back cache policy differs from Intel's write-through but cycle counts are functionally identical for most instructions.",
  "instructions": [
    {"mnemonic": "NOP", "opcode": "0x90", "bytes": 1, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "", "notes": "No operation. Single cycle due to pipeline"},
    {"mnemonic": "MOV r32,r32", "opcode": "0x89", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Register to register move. Single cycle"},
    {"mnemonic": "MOV r32,imm32", "opcode": "0xB8+r", "bytes": 5, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": "Load 32-bit immediate"},
    {"mnemonic": "MOV r32,m32", "opcode": "0x8B", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": "Load from memory. 1 cycle with cache hit"},
    {"mnemonic": "MOV m32,r32", "opcode": "0x89", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": "Store to memory. 1 cycle with cache hit"},
    {"mnemonic": "MOVSX r32,r8", "opcode": "0x0FBE", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Move with sign extension"},
    {"mnemonic": "MOVZX r32,r8", "opcode": "0x0FB6", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Move with zero extension"},
    {"mnemonic": "XCHG r32,r32", "opcode": "0x87", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Exchange registers"},
    {"mnemonic": "LEA r32,m", "opcode": "0x8D", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": "Load effective address. Single cycle"},
    {"mnemonic": "PUSH r32", "opcode": "0x50+r", "bytes": 1, "cycles": 1, "category": "stack", "addressing_mode": "register", "flags_affected": "", "notes": "Push register to stack"},
    {"mnemonic": "POP r32", "opcode": "0x58+r", "bytes": 1, "cycles": 1, "category": "stack", "addressing_mode": "register", "flags_affected": "", "notes": "Pop from stack. Pipelined 1-cycle"},
    {"mnemonic": "PUSHA", "opcode": "0x60", "bytes": 1, "cycles": 11, "category": "stack", "addressing_mode": "implied", "flags_affected": "", "notes": "Push all general registers"},
    {"mnemonic": "POPA", "opcode": "0x61", "bytes": 1, "cycles": 9, "category": "stack", "addressing_mode": "implied", "flags_affected": "", "notes": "Pop all general registers"},
    {"mnemonic": "PUSHF", "opcode": "0x9C", "bytes": 1, "cycles": 4, "category": "stack", "addressing_mode": "implied", "flags_affected": "", "notes": "Push flags register"},
    {"mnemonic": "POPF", "opcode": "0x9D", "bytes": 1, "cycles": 9, "category": "stack", "addressing_mode": "implied", "flags_affected": "OSZAPC", "notes": "Pop flags register"},
    {"mnemonic": "ADD r32,r32", "opcode": "0x01", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZAPC", "notes": "32-bit add. Single cycle pipelined"},
    {"mnemonic": "ADD r32,imm32", "opcode": "0x81/0", "bytes": 6, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OSZAPC", "notes": "Add immediate"},
    {"mnemonic": "ADD r32,m32", "opcode": "0x03", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "direct", "flags_affected": "OSZAPC", "notes": "Add memory to register. 2 cycles with cache hit"},
    {"mnemonic": "ADC r32,r32", "opcode": "0x11", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZAPC", "notes": "Add with carry"},
    {"mnemonic": "SUB r32,r32", "opcode": "0x29", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZAPC", "notes": "32-bit subtract"},
    {"mnemonic": "SUB r32,imm32", "opcode": "0x81/5", "bytes": 6, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OSZAPC", "notes": "Subtract immediate"},
    {"mnemonic": "SBB r32,r32", "opcode": "0x19", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZAPC", "notes": "Subtract with borrow"},
    {"mnemonic": "CMP r32,r32", "opcode": "0x39", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZAPC", "notes": "Compare (subtract without store)"},
    {"mnemonic": "CMP r32,imm32", "opcode": "0x81/7", "bytes": 6, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OSZAPC", "notes": "Compare with immediate"},
    {"mnemonic": "TEST r32,r32", "opcode": "0x85", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZPC", "notes": "Logical compare"},
    {"mnemonic": "AND r32,r32", "opcode": "0x21", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZPC", "notes": "Logical AND"},
    {"mnemonic": "OR r32,r32", "opcode": "0x09", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZPC", "notes": "Logical OR"},
    {"mnemonic": "XOR r32,r32", "opcode": "0x31", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZPC", "notes": "Logical XOR"},
    {"mnemonic": "NOT r32", "opcode": "0xF7/2", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "Ones complement"},
    {"mnemonic": "NEG r32", "opcode": "0xF7/3", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZAPC", "notes": "Twos complement negate"},
    {"mnemonic": "INC r32", "opcode": "0x40+r", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZAP", "notes": "Increment by 1"},
    {"mnemonic": "DEC r32", "opcode": "0x48+r", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZAP", "notes": "Decrement by 1"},
    {"mnemonic": "SHL r32,1", "opcode": "0xD1/4", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZPC", "notes": "Shift left by 1"},
    {"mnemonic": "SHL r32,CL", "opcode": "0xD3/4", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZPC", "notes": "Shift left by CL"},
    {"mnemonic": "SHR r32,1", "opcode": "0xD1/5", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZPC", "notes": "Shift right logical"},
    {"mnemonic": "SAR r32,1", "opcode": "0xD1/7", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZPC", "notes": "Shift right arithmetic"},
    {"mnemonic": "IMUL r32,r32", "opcode": "0x0FAF", "bytes": 3, "cycles": 13, "category": "multiply", "addressing_mode": "register", "flags_affected": "OC", "notes": "Signed multiply 32-bit. 13-26 cycles"},
    {"mnemonic": "MUL r32", "opcode": "0xF7/4", "bytes": 2, "cycles": 13, "category": "multiply", "addressing_mode": "register", "flags_affected": "OC", "notes": "Unsigned multiply EAX*r32. 13-26 cycles"},
    {"mnemonic": "IDIV r32", "opcode": "0xF7/7", "bytes": 2, "cycles": 27, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide. 27 cycles"},
    {"mnemonic": "DIV r32", "opcode": "0xF7/6", "bytes": 2, "cycles": 27, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide. 27 cycles"},
    {"mnemonic": "JMP rel32", "opcode": "0xE9", "bytes": 5, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Near jump relative"},
    {"mnemonic": "JMP r32", "opcode": "0xFF/4", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Near jump indirect"},
    {"mnemonic": "Jcc rel8", "opcode": "0x70-7F", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Conditional jump short. 3 if taken, 1 if not"},
    {"mnemonic": "Jcc rel32", "opcode": "0x0F80-8F", "bytes": 6, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Conditional jump near. 3 if taken, 1 if not"},
    {"mnemonic": "CALL rel32", "opcode": "0xE8", "bytes": 5, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Near call relative"},
    {"mnemonic": "CALL r32", "opcode": "0xFF/2", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Near call indirect"},
    {"mnemonic": "RET", "opcode": "0xC3", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Near return"},
    {"mnemonic": "RET imm16", "opcode": "0xC2", "bytes": 3, "cycles": 5, "category": "control", "addressing_mode": "immediate", "flags_affected": "", "notes": "Near return and pop"},
    {"mnemonic": "LOOP rel8", "opcode": "0xE2", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Loop (dec ECX, jump if not zero). 7 if taken, 6 if not"},
    {"mnemonic": "INT imm8", "opcode": "0xCD", "bytes": 2, "cycles": 26, "category": "control", "addressing_mode": "immediate", "flags_affected": "IF,TF", "notes": "Software interrupt. 26 cycles real mode, 44 protected"},
    {"mnemonic": "IRET", "opcode": "0xCF", "bytes": 1, "cycles": 15, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Interrupt return. 15 cycles real mode"},
    {"mnemonic": "MOVS", "opcode": "0xA4/A5", "bytes": 1, "cycles": 7, "category": "string", "addressing_mode": "implied", "flags_affected": "", "notes": "Move string element. 7 cycles per element"},
    {"mnemonic": "REP MOVS", "opcode": "0xF3 A4/A5", "bytes": 2, "cycles": 3, "category": "string", "addressing_mode": "implied", "flags_affected": "", "notes": "Repeat move string. 12+3n for n byte elements"},
    {"mnemonic": "CMPS", "opcode": "0xA6/A7", "bytes": 1, "cycles": 8, "category": "string", "addressing_mode": "implied", "flags_affected": "OSZAPC", "notes": "Compare string element"},
    {"mnemonic": "STOS", "opcode": "0xAA/AB", "bytes": 1, "cycles": 5, "category": "string", "addressing_mode": "implied", "flags_affected": "", "notes": "Store string element"},
    {"mnemonic": "LODS", "opcode": "0xAC/AD", "bytes": 1, "cycles": 5, "category": "string", "addressing_mode": "implied", "flags_affected": "", "notes": "Load string element"},
    {"mnemonic": "SCAS", "opcode": "0xAE/AF", "bytes": 1, "cycles": 6, "category": "string", "addressing_mode": "implied", "flags_affected": "OSZAPC", "notes": "Scan string element"},
    {"mnemonic": "IN AL,imm8", "opcode": "0xE4", "bytes": 2, "cycles": 14, "category": "io", "addressing_mode": "immediate", "flags_affected": "", "notes": "Input byte from port"},
    {"mnemonic": "OUT imm8,AL", "opcode": "0xE6", "bytes": 2, "cycles": 16, "category": "io", "addressing_mode": "immediate", "flags_affected": "", "notes": "Output byte to port"},
    {"mnemonic": "CLC", "opcode": "0xF8", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Clear carry flag"},
    {"mnemonic": "STC", "opcode": "0xF9", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Set carry flag"},
    {"mnemonic": "CLI", "opcode": "0xFA", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "IF", "notes": "Clear interrupt flag"},
    {"mnemonic": "STI", "opcode": "0xFB", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "IF", "notes": "Set interrupt flag"},
    {"mnemonic": "HLT", "opcode": "0xF4", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Halt until interrupt"},
    {"mnemonic": "BT r32,r32", "opcode": "0x0FA3", "bytes": 3, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "C", "notes": "Bit test"},
    {"mnemonic": "BTS r32,r32", "opcode": "0x0FAB", "bytes": 3, "cycles": 6, "category": "bit", "addressing_mode": "register", "flags_affected": "C", "notes": "Bit test and set"},
    {"mnemonic": "BTR r32,r32", "opcode": "0x0FB3", "bytes": 3, "cycles": 6, "category": "bit", "addressing_mode": "register", "flags_affected": "C", "notes": "Bit test and reset"},
    {"mnemonic": "BSF r32,r32", "opcode": "0x0FBC", "bytes": 3, "cycles": 7, "category": "bit", "addressing_mode": "register", "flags_affected": "Z", "notes": "Bit scan forward. 6-42 cycles"},
    {"mnemonic": "BSR r32,r32", "opcode": "0x0FBD", "bytes": 3, "cycles": 7, "category": "bit", "addressing_mode": "register", "flags_affected": "Z", "notes": "Bit scan reverse. 6-103 cycles"},
    {"mnemonic": "SETcc r8", "opcode": "0x0F90-9F", "bytes": 3, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "Set byte on condition"},
    {"mnemonic": "BSWAP r32", "opcode": "0x0FC8+r", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Byte swap 32-bit register. 486-specific instruction"},
    {"mnemonic": "CMPXCHG r32,r32", "opcode": "0x0FB1", "bytes": 3, "cycles": 6, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "OSZAPC", "notes": "Compare and exchange. 486-specific instruction"},
    {"mnemonic": "XADD r32,r32", "opcode": "0x0FC1", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "OSZAPC", "notes": "Exchange and add. 486-specific instruction"},
    {"mnemonic": "INVD", "opcode": "0x0F08", "bytes": 2, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Invalidate cache. 486-specific"},
    {"mnemonic": "WBINVD", "opcode": "0x0F09", "bytes": 2, "cycles": 5, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Write-back and invalidate cache. Am486 write-back specific"},
    {"mnemonic": "INVLPG m", "opcode": "0x0F01/7", "bytes": 2, "cycles": 12, "category": "special", "addressing_mode": "direct", "flags_affected": "", "notes": "Invalidate TLB entry. 486-specific"}
  ]
}
