// Seed: 4115662909
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri id_6,
    inout tri id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wire id_10,
    output wire id_11,
    input wor id_12,
    input wand id_13
);
  assign id_7 = id_10;
  assign id_4 = 1'h0;
  wire id_15;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    output tri1  id_2,
    input  wire  id_3,
    input  tri0  id_4
);
  uwire id_6;
  nand (id_1, id_0, id_6, id_4);
  assign id_6 = id_0;
  tri id_7;
  assign id_7 = 1;
  wire id_8;
  module_0(
      id_6, id_6, id_6, id_1, id_1, id_4, id_6, id_6, id_3, id_3, id_0, id_6, id_6, id_3
  );
endmodule
