

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-gpgpu_dram_pcie_queues                    8 # d2p
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:N:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dram_cache 1024:1024:4,L:B:m:N:L,A:32:4,4:0,32 # DRAM Cache config {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-dram_cache_prefetch                    1 # DRAM Cache Prefetch Enable
-redram                                 0 # DRAM Cache Reconfig Enable
-redram_cache                           1 # DRAM Cache Reconfig Cache Ratio
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt rows=64:nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40:CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid;00000000.00000000.00000000.00000000.0RRRRRRR.RRRRRBBB.BDDDCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0:100.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>:<PCIe Frequency>}
-gpgpu_pinned                           0 # Pinned Memory
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
rows                                   64 # number of rows
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000007000 	high:15 low:12
addr_dec_mask[BK]    = 0000000000078000 	high:19 low:15
addr_dec_mask[ROW]   = 000000007ff80000 	high:31 low:19
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000008000
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000:100000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225:0.00000001000000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
4eddb4c901c65ae2f652889332fd50e3  /home/soumya/GPGPUSIM-CHANGE/test/STO
GPGPU-Sim uArch: performance model initialization complete.
hi
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /home/soumya/GPGPUSIM-CHANGE/test/STO
Running md5sum using "md5sum /home/soumya/GPGPUSIM-CHANGE/test/STO "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/soumya/GPGPUSIM-CHANGE/test/STO > _cuobjdump_complete_output_MOjGVd"
Parsing file _cuobjdump_complete_output_MOjGVd
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_30
Adding identifier: storeGPU.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: storeGPU.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: storeGPU.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: storeGPU.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: storeGPU.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_10
Adding identifier: storeGPU.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=storeGPU.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12sha1_overlapPhiiiiS_ : hostFun 0x0x407f20, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating global region for "md5_padding" from 0x100 to 0x140 (global memory space)
GPGPU-Sim PTX: allocating global region for "sha1_padding" from 0x140 to 0x180 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z14macroRFunctioniPj_param_0" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z14macroRFunctioniPj_param_1" from 0xc to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z14macroRFunctioniPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14macroRFunctioniPj'...
GPGPU-Sim PTX: Finding dominators for '_Z14macroRFunctioniPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14macroRFunctioniPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z14macroRFunctioniPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14macroRFunctioniPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14macroRFunctioniPj'...
GPGPU-Sim PTX: reconvergence points for _Z14macroRFunctioniPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14macroRFunctioniPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14macroRFunctioniPj'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17946_40_non_const_sharedMemory" from 0x0 to 0x3f80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3md5PhiiiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3md5PhiiiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z3md5PhiiiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3md5PhiiiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3md5PhiiiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3md5PhiiiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3md5PhiiiS_'...
GPGPU-Sim PTX: reconvergence points for _Z3md5PhiiiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x150 (_2.ptx:96) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x198 (_2.ptx:112) @!%p5 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_2.ptx:137) mov.u32 %r402, %tid.x;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x210 (_2.ptx:133) @%p6 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_2.ptx:137) mov.u32 %r402, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x288 (_2.ptx:156) @%p7 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2158 (_2.ptx:1339) ld.param.u64 %rl749, [_Z3md5PhiiiS__param_4];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2b0 (_2.ptx:162) bra.uni BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2158 (_2.ptx:1339) ld.param.u64 %rl749, [_Z3md5PhiiiS__param_4];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x458 (_2.ptx:237) @%p8 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c0 (_2.ptx:261) st.shared.u32 [%rl10+1920], %r410;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x488 (_2.ptx:247) bra.uni BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c0 (_2.ptx:261) st.shared.u32 [%rl10+1920], %r410;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2118 (_2.ptx:1328) @%p9 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2120 (_2.ptx:1330) cvt.u8.u64 %rc14, %rl12;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3md5PhiiiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3md5PhiiiS_'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17981_40_non_const_sharedMemory" from 0x0 to 0x3f80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11md5_overlapPhiiiiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11md5_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z11md5_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11md5_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11md5_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11md5_overlapPhiiiiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11md5_overlapPhiiiiS_'...
GPGPU-Sim PTX: reconvergence points for _Z11md5_overlapPhiiiiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21d8 (_2.ptx:1378) @%p1 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2270 (_2.ptx:1405) @%p3 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44c0 (_2.ptx:2752) ld.param.u64 %rl774, [_Z11md5_overlapPhiiiiS__param_5];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2298 (_2.ptx:1411) bra.uni BB2_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44c0 (_2.ptx:2752) ld.param.u64 %rl774, [_Z11md5_overlapPhiiiiS__param_5];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2330 (_2.ptx:1438) @%p4 bra BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e8 (_2.ptx:1663) and.b32 %r188, %r5, 31;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x24b8 (_2.ptx:1510) bra.uni BB2_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e8 (_2.ptx:1663) and.b32 %r188, %r5, 31;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2528 (_2.ptx:1530) @%p6 bra BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d0 (_2.ptx:1565) ld.param.u32 %r476, [_Z11md5_overlapPhiiiiS__param_3];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2538 (_2.ptx:1533) bra.uni BB2_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d0 (_2.ptx:1565) ld.param.u32 %r476, [_Z11md5_overlapPhiiiiS__param_3];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x25c0 (_2.ptx:1560) @%p7 bra BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c8 (_2.ptx:1562) mov.u32 %r492, %r25;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2640 (_2.ptx:1583) @%p9 bra BB2_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2718 (_2.ptx:1625) sub.s32 %r168, %r62, %r492;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2710 (_2.ptx:1621) @%p10 bra BB2_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2718 (_2.ptx:1625) sub.s32 %r168, %r62, %r492;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4480 (_2.ptx:2741) @%p12 bra BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4488 (_2.ptx:2743) cvt.u8.u64 %rc13, %rl6;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11md5_overlapPhiiiiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11md5_overlapPhiiiiS_'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18512_40_non_const_sharedMemory" from 0x0 to 0x3f80 (shared memory space)
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:3495 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:3496 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z4sha1PhiiiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sha1PhiiiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z4sha1PhiiiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sha1PhiiiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sha1PhiiiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sha1PhiiiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sha1PhiiiS_'...
GPGPU-Sim PTX: reconvergence points for _Z4sha1PhiiiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4550 (_2.ptx:2792) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4598 (_2.ptx:2808) @!%p5 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4618 (_2.ptx:2833) mov.u32 %r1241, %tid.x;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4610 (_2.ptx:2829) @%p6 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4618 (_2.ptx:2833) mov.u32 %r1241, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4658 (_2.ptx:2843) @%p7 bra BB3_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d10 (_2.ptx:5803) ld.param.u64 %rl1302, [_Z4sha1PhiiiS__param_4];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4808 (_2.ptx:2918) @%p8 bra BB3_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4900 (_2.ptx:2964) mul.wide.u32 %rl29, %r35, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4840 (_2.ptx:2929) bra.uni BB3_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4900 (_2.ptx:2964) mul.wide.u32 %rl29, %r35, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8ca8 (_2.ptx:5785) @%p9 bra BB3_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cb0 (_2.ptx:5787) cvt.u8.u64 %rc15, %rl12;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x8ce8 (_2.ptx:5794) bra.uni BB3_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d10 (_2.ptx:5803) ld.param.u64 %rl1302, [_Z4sha1PhiiiS__param_4];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sha1PhiiiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sha1PhiiiS_'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18544_40_non_const_sharedMemory" from 0x0 to 0x3f80 (shared memory space)
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: Warning %lhs was declared previous at _2.ptx:6690 skipping new declaration
GPGPU-Sim PTX: Warning %rhs was declared previous at _2.ptx:6691 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12sha1_overlapPhiiiiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12sha1_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z12sha1_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12sha1_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12sha1_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12sha1_overlapPhiiiiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12sha1_overlapPhiiiiS_'...
GPGPU-Sim PTX: reconvergence points for _Z12sha1_overlapPhiiiiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d90 (_2.ptx:5842) @%p1 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8e08 (_2.ptx:5864) @%p3 bra BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8a8 (_2.ptx:9007) ld.param.u64 %rl1332, [_Z12sha1_overlapPhiiiiS__param_5];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8ee0 (_2.ptx:5900) @%p5 bra BB4_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9408 (_2.ptx:6144) and.b32 %r203, %r5, 31;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9070 (_2.ptx:5973) bra.uni BB4_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9408 (_2.ptx:6144) and.b32 %r203, %r5, 31;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x90e0 (_2.ptx:5994) @%p7 bra BB4_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9188 (_2.ptx:6029) ld.param.u32 %r1330, [_Z12sha1_overlapPhiiiiS__param_3];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x90f0 (_2.ptx:5997) bra.uni BB4_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9188 (_2.ptx:6029) ld.param.u32 %r1330, [_Z12sha1_overlapPhiiiiS__param_3];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9178 (_2.ptx:6024) @%p8 bra BB4_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9180 (_2.ptx:6026) mov.u32 %r1350, %r25;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x91f8 (_2.ptx:6048) @%p10 bra BB4_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92d0 (_2.ptx:6090) sub.s32 %r172, %r58, %r1350;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x92c8 (_2.ptx:6086) @%p11 bra BB4_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92d0 (_2.ptx:6090) sub.s32 %r172, %r58, %r1350;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xd840 (_2.ptx:8989) @%p14 bra BB4_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd848 (_2.ptx:8991) cvt.u8.u64 %rc14, %rl6;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xd880 (_2.ptx:8998) bra.uni BB4_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8a8 (_2.ptx:9007) ld.param.u64 %rl1332, [_Z12sha1_overlapPhiiiiS__param_5];
GPGPU-Sim PTX: ... end of reconvergence points for _Z12sha1_overlapPhiiiiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12sha1_overlapPhiiiiS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_5.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_R6wPm3"
Running: cat _ptx_R6wPm3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6tt8NS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6tt8NS --output-file  /dev/null 2> _ptx_R6wPm3info"
GPGPU-Sim PTX: Kernel '_Z4sha1PhiiiS_' : regs=34, lmem=0, smem=16256, cmem=84
GPGPU-Sim PTX: Kernel '_Z3md5PhiiiS_' : regs=43, lmem=0, smem=16256, cmem=80
GPGPU-Sim PTX: Kernel '_Z12sha1_overlapPhiiiiS_' : regs=33, lmem=0, smem=16256, cmem=84
GPGPU-Sim PTX: Kernel '_Z11md5_overlapPhiiiiS_' : regs=43, lmem=0, smem=16256, cmem=80
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_R6wPm3 _ptx2_6tt8NS _ptx_R6wPm3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing 'md5_padding' ...  wrote 64 bytes
GPGPU-Sim PTX:     initializing 'sha1_padding' ...  wrote 64 bytes
GPGPU-Sim PTX: finished loading globals (128 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z4sha1PhiiiS_ : hostFun 0x0x407fe0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z11md5_overlapPhiiiiS_ : hostFun 0x0x4080d0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z3md5PhiiiS_ : hostFun 0x0x408190, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x702400; deviceAddress = md5_padding; deviceName = md5_padding
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering global md5_padding hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x702440; deviceAddress = sha1_padding; deviceName = sha1_padding
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering global sha1_padding hostVar to name mapping
Shared Memory Enabled
Pinned Memory Enabled
Reduced Hash Size Enabled
Running SHA1 Overlap Test..
SHA1 Overlap Test


== GPU Execution Context ==
Threads       : 128
Blocks        : 384
Total Threads : 49152
Total size    : 196656
Chunk Size    : 52
Padding       : 0


GPGPU-Sim PTX: cudaLaunch for 0x0x407f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12sha1_overlapPhiiiiS_' to stream 0, gridDim= (384,1,1) blockDim = (128,1,1) 
kernel '_Z12sha1_overlapPhiiiiS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: CTA/core = 3, limited by: shmem
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 17280 (ipc=34.6) sim_rate=8640 (inst/sec) elapsed = 0:0:00:02 / Tue Nov 17 12:38:23 2020
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(37,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(40,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(21,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 443520 (ipc=177.4) sim_rate=147840 (inst/sec) elapsed = 0:0:00:03 / Tue Nov 17 12:38:24 2020
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(24,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(14,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 722240 (ipc=180.6) sim_rate=180560 (inst/sec) elapsed = 0:0:00:04 / Tue Nov 17 12:38:25 2020
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(24,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(2,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(21,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(20,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(39,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1471872 (ipc=294.4) sim_rate=294374 (inst/sec) elapsed = 0:0:00:05 / Tue Nov 17 12:38:26 2020
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(34,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(10,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(13,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(39,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1880928 (ipc=342.0) sim_rate=313488 (inst/sec) elapsed = 0:0:00:06 / Tue Nov 17 12:38:27 2020
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(8,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(12,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(36,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(13,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(33,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2511264 (ipc=386.3) sim_rate=358752 (inst/sec) elapsed = 0:0:00:07 / Tue Nov 17 12:38:28 2020
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(11,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(26,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(14,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2842432 (ipc=379.0) sim_rate=355304 (inst/sec) elapsed = 0:0:00:08 / Tue Nov 17 12:38:29 2020
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(5,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(23,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(28,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3090144 (ipc=363.5) sim_rate=343349 (inst/sec) elapsed = 0:0:00:09 / Tue Nov 17 12:38:30 2020
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(26,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(36,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(39,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(40,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 3513632 (ipc=351.4) sim_rate=351363 (inst/sec) elapsed = 0:0:00:10 / Tue Nov 17 12:38:31 2020
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(7,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(11,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(26,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3889152 (ipc=338.2) sim_rate=353559 (inst/sec) elapsed = 0:0:00:11 / Tue Nov 17 12:38:32 2020
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(40,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(33,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 4165632 (ipc=333.3) sim_rate=347136 (inst/sec) elapsed = 0:0:00:12 / Tue Nov 17 12:38:33 2020
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(19,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(34,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(5,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 4442112 (ipc=329.0) sim_rate=341700 (inst/sec) elapsed = 0:0:00:13 / Tue Nov 17 12:38:34 2020
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(26,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(26,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(8,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(40,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(41,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4878336 (ipc=325.2) sim_rate=348452 (inst/sec) elapsed = 0:0:00:14 / Tue Nov 17 12:38:35 2020
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(17,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(20,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(34,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(19,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 5313888 (ipc=322.1) sim_rate=354259 (inst/sec) elapsed = 0:0:00:15 / Tue Nov 17 12:38:36 2020
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(27,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(35,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(44,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(7,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 5707008 (ipc=317.1) sim_rate=356688 (inst/sec) elapsed = 0:0:00:16 / Tue Nov 17 12:38:37 2020
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(30,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(12,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(8,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 6220480 (ipc=311.0) sim_rate=365910 (inst/sec) elapsed = 0:0:00:17 / Tue Nov 17 12:38:38 2020
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(22,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(44,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(44,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(37,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 6629376 (ipc=308.3) sim_rate=368298 (inst/sec) elapsed = 0:0:00:18 / Tue Nov 17 12:38:39 2020
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(3,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 6903840 (ipc=306.8) sim_rate=363360 (inst/sec) elapsed = 0:0:00:19 / Tue Nov 17 12:38:40 2020
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(20,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(35,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(41,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 7274496 (ipc=303.1) sim_rate=363724 (inst/sec) elapsed = 0:0:00:20 / Tue Nov 17 12:38:41 2020
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(29,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(28,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(41,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(42,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 7833568 (ipc=301.3) sim_rate=373027 (inst/sec) elapsed = 0:0:00:21 / Tue Nov 17 12:38:42 2020
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(33,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(12,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(36,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(11,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 8212544 (ipc=298.6) sim_rate=373297 (inst/sec) elapsed = 0:0:00:22 / Tue Nov 17 12:38:43 2020
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(23,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(26,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(41,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(17,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(20,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 8755200 (ipc=296.8) sim_rate=380660 (inst/sec) elapsed = 0:0:00:23 / Tue Nov 17 12:38:44 2020
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(32,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(39,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(23,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 9134016 (ipc=294.6) sim_rate=380584 (inst/sec) elapsed = 0:0:00:24 / Tue Nov 17 12:38:45 2020
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(3,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(21,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(20,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(38,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(38,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 9583936 (ipc=294.9) sim_rate=383357 (inst/sec) elapsed = 0:0:00:25 / Tue Nov 17 12:38:46 2020
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(29,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(31,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(13,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 10085856 (ipc=292.3) sim_rate=387917 (inst/sec) elapsed = 0:0:00:26 / Tue Nov 17 12:38:47 2020
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(11,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(33,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(39,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 10506240 (ipc=291.8) sim_rate=389120 (inst/sec) elapsed = 0:0:00:27 / Tue Nov 17 12:38:48 2020
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(25,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(43,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(34,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(15,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(16,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 11042816 (ipc=290.6) sim_rate=394386 (inst/sec) elapsed = 0:0:00:28 / Tue Nov 17 12:38:49 2020
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(18,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(34,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 11427840 (ipc=289.3) sim_rate=394063 (inst/sec) elapsed = 0:0:00:29 / Tue Nov 17 12:38:50 2020
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(26,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(44,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(6,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 11798208 (ipc=287.8) sim_rate=393273 (inst/sec) elapsed = 0:0:00:30 / Tue Nov 17 12:38:51 2020
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(31,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(19,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(2,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(35,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 12349440 (ipc=287.2) sim_rate=398369 (inst/sec) elapsed = 0:0:00:31 / Tue Nov 17 12:38:52 2020
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(15,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(17,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(3,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(10,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 12719136 (ipc=285.8) sim_rate=385428 (inst/sec) elapsed = 0:0:00:33 / Tue Nov 17 12:38:54 2020
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(28,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(33,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(24,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 12995264 (ipc=285.6) sim_rate=382213 (inst/sec) elapsed = 0:0:00:34 / Tue Nov 17 12:38:55 2020
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(6,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(37,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(44,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(9,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(25,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 13547520 (ipc=285.2) sim_rate=387072 (inst/sec) elapsed = 0:0:00:35 / Tue Nov 17 12:38:56 2020
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(28,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(28,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(29,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(14,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 13937728 (ipc=284.4) sim_rate=387159 (inst/sec) elapsed = 0:0:00:36 / Tue Nov 17 12:38:57 2020
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(16,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(9,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(38,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(36,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 14469120 (ipc=283.7) sim_rate=391057 (inst/sec) elapsed = 0:0:00:37 / Tue Nov 17 12:38:58 2020
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(30,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(39,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(31,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(17,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(40,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 14905632 (ipc=283.9) sim_rate=392253 (inst/sec) elapsed = 0:0:00:38 / Tue Nov 17 12:38:59 2020
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(4,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 15048512 (ipc=281.3) sim_rate=385859 (inst/sec) elapsed = 0:0:00:39 / Tue Nov 17 12:39:00 2020
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 15049088 (ipc=271.2) sim_rate=376227 (inst/sec) elapsed = 0:0:00:40 / Tue Nov 17 12:39:01 2020
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 15049760 (ipc=259.5) sim_rate=367067 (inst/sec) elapsed = 0:0:00:41 / Tue Nov 17 12:39:02 2020
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 15050336 (ipc=248.8) sim_rate=358341 (inst/sec) elapsed = 0:0:00:42 / Tue Nov 17 12:39:03 2020
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 15051648 (ipc=240.8) sim_rate=350038 (inst/sec) elapsed = 0:0:00:43 / Tue Nov 17 12:39:04 2020
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 15051776 (ipc=231.6) sim_rate=342085 (inst/sec) elapsed = 0:0:00:44 / Tue Nov 17 12:39:05 2020
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 15052512 (ipc=223.0) sim_rate=334500 (inst/sec) elapsed = 0:0:00:45 / Tue Nov 17 12:39:06 2020
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 15052928 (ipc=216.6) sim_rate=327237 (inst/sec) elapsed = 0:0:00:46 / Tue Nov 17 12:39:07 2020
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 15053888 (ipc=209.1) sim_rate=320295 (inst/sec) elapsed = 0:0:00:47 / Tue Nov 17 12:39:08 2020
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 15054368 (ipc=203.4) sim_rate=313632 (inst/sec) elapsed = 0:0:00:48 / Tue Nov 17 12:39:09 2020
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 15054592 (ipc=195.5) sim_rate=307236 (inst/sec) elapsed = 0:0:00:49 / Tue Nov 17 12:39:10 2020
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 15055136 (ipc=190.6) sim_rate=301102 (inst/sec) elapsed = 0:0:00:50 / Tue Nov 17 12:39:11 2020
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 15055936 (ipc=184.7) sim_rate=295214 (inst/sec) elapsed = 0:0:00:51 / Tue Nov 17 12:39:12 2020
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 15056064 (ipc=178.2) sim_rate=289539 (inst/sec) elapsed = 0:0:00:52 / Tue Nov 17 12:39:13 2020
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 15056992 (ipc=173.1) sim_rate=284094 (inst/sec) elapsed = 0:0:00:53 / Tue Nov 17 12:39:14 2020
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 15057664 (ipc=168.2) sim_rate=278845 (inst/sec) elapsed = 0:0:00:54 / Tue Nov 17 12:39:15 2020
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 15058400 (ipc=163.7) sim_rate=273789 (inst/sec) elapsed = 0:0:00:55 / Tue Nov 17 12:39:16 2020
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 15059328 (ipc=159.4) sim_rate=268916 (inst/sec) elapsed = 0:0:00:56 / Tue Nov 17 12:39:17 2020
GPGPU-Sim uArch: Shader 1 finished CTA #2 (96165,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(96166,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(45,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 15071360 (ipc=155.4) sim_rate=264409 (inst/sec) elapsed = 0:0:00:57 / Tue Nov 17 12:39:18 2020
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 15072192 (ipc=151.5) sim_rate=259865 (inst/sec) elapsed = 0:0:00:58 / Tue Nov 17 12:39:19 2020
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 15072896 (ipc=147.8) sim_rate=255472 (inst/sec) elapsed = 0:0:00:59 / Tue Nov 17 12:39:20 2020
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 15073504 (ipc=144.2) sim_rate=251225 (inst/sec) elapsed = 0:0:01:00 / Tue Nov 17 12:39:21 2020
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 15074016 (ipc=140.9) sim_rate=247115 (inst/sec) elapsed = 0:0:01:01 / Tue Nov 17 12:39:22 2020
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 15074528 (ipc=137.7) sim_rate=243137 (inst/sec) elapsed = 0:0:01:02 / Tue Nov 17 12:39:23 2020
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 15079872 (ipc=134.6) sim_rate=239363 (inst/sec) elapsed = 0:0:01:03 / Tue Nov 17 12:39:24 2020
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 15118496 (ipc=132.6) sim_rate=236226 (inst/sec) elapsed = 0:0:01:04 / Tue Nov 17 12:39:25 2020
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(45,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 15172192 (ipc=130.2) sim_rate=233418 (inst/sec) elapsed = 0:0:01:05 / Tue Nov 17 12:39:26 2020
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 15221792 (ipc=127.9) sim_rate=230633 (inst/sec) elapsed = 0:0:01:06 / Tue Nov 17 12:39:27 2020
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(45,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 15281216 (ipc=125.3) sim_rate=228077 (inst/sec) elapsed = 0:0:01:07 / Tue Nov 17 12:39:28 2020
GPGPU-Sim uArch: Shader 1 finished CTA #0 (122378,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(122379,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(46,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 15368320 (ipc=123.4) sim_rate=226004 (inst/sec) elapsed = 0:0:01:08 / Tue Nov 17 12:39:29 2020
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 15465280 (ipc=121.8) sim_rate=224134 (inst/sec) elapsed = 0:0:01:09 / Tue Nov 17 12:39:30 2020
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(45,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (127710,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(127711,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (128484,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(128485,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 15492064 (ipc=120.1) sim_rate=221315 (inst/sec) elapsed = 0:0:01:10 / Tue Nov 17 12:39:31 2020
GPGPU-Sim uArch: Shader 3 finished CTA #0 (129000,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(129001,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (129043,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(129044,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (129086,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(129087,0)
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 15492576 (ipc=117.4) sim_rate=218205 (inst/sec) elapsed = 0:0:01:11 / Tue Nov 17 12:39:32 2020
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 15493184 (ipc=115.2) sim_rate=215183 (inst/sec) elapsed = 0:0:01:12 / Tue Nov 17 12:39:33 2020
GPGPU-Sim uArch: Shader 12 finished CTA #0 (136699,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(136700,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (136785,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(136786,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 15494336 (ipc=112.7) sim_rate=212251 (inst/sec) elapsed = 0:0:01:13 / Tue Nov 17 12:39:34 2020
GPGPU-Sim uArch: Shader 9 finished CTA #0 (137516,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(137517,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (138290,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(138291,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (138806,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(138807,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (138849,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(138850,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (138892,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(138893,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (139582,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(139583,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 15494592 (ipc=110.3) sim_rate=209386 (inst/sec) elapsed = 0:0:01:14 / Tue Nov 17 12:39:35 2020
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 15496160 (ipc=108.0) sim_rate=206615 (inst/sec) elapsed = 0:0:01:15 / Tue Nov 17 12:39:36 2020
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 15497728 (ipc=106.1) sim_rate=203917 (inst/sec) elapsed = 0:0:01:16 / Tue Nov 17 12:39:37 2020
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 15517888 (ipc=103.8) sim_rate=201531 (inst/sec) elapsed = 0:0:01:17 / Tue Nov 17 12:39:38 2020
GPGPU-Sim uArch: Shader 7 finished CTA #1 (150719,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(150720,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (150805,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(150806,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (150848,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(150849,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (150891,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(150892,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (150934,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(150935,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (151278,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(151279,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 15541184 (ipc=101.9) sim_rate=199245 (inst/sec) elapsed = 0:0:01:18 / Tue Nov 17 12:39:39 2020
GPGPU-Sim uArch: Shader 12 finished CTA #1 (152785,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(152786,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 15546432 (ipc=100.0) sim_rate=196790 (inst/sec) elapsed = 0:0:01:19 / Tue Nov 17 12:39:40 2020
GPGPU-Sim uArch: Shader 2 finished CTA #2 (157644,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(157645,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(67,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (157687,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(157688,0)
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 15583424 (ipc=98.3) sim_rate=194792 (inst/sec) elapsed = 0:0:01:20 / Tue Nov 17 12:39:41 2020
GPGPU-Sim uArch: Shader 14 finished CTA #1 (159364,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(159365,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (160783,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(160784,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (160826,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(160827,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (160869,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(160870,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (160912,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(160913,0)
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 15602656 (ipc=96.3) sim_rate=192625 (inst/sec) elapsed = 0:0:01:21 / Tue Nov 17 12:39:42 2020
GPGPU-Sim uArch: Shader 7 finished CTA #2 (162333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(162334,0)
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 15635040 (ipc=94.8) sim_rate=190671 (inst/sec) elapsed = 0:0:01:22 / Tue Nov 17 12:39:43 2020
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(63,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (167235,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(167236,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (167278,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(167279,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (167321,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(167322,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (167364,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(167365,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (167407,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(167408,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(79,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 15774176 (ipc=93.9) sim_rate=190050 (inst/sec) elapsed = 0:0:01:23 / Tue Nov 17 12:39:44 2020
GPGPU-Sim uArch: Shader 6 finished CTA #2 (168826,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(168827,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (169170,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(169171,0)
GPGPU-Sim uArch: cycles simulated: 171500  inst.: 15797600 (ipc=92.1) sim_rate=188066 (inst/sec) elapsed = 0:0:01:24 / Tue Nov 17 12:39:45 2020
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(46,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 15871904 (ipc=91.0) sim_rate=186728 (inst/sec) elapsed = 0:0:01:25 / Tue Nov 17 12:39:46 2020
GPGPU-Sim uArch: Shader 11 finished CTA #2 (174504,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(174505,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (174590,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(174591,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (174633,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(174634,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (174676,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(174677,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (175536,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(175537,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (176053,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(176054,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(51,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(51,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(46,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 177500  inst.: 16173632 (ipc=91.1) sim_rate=188065 (inst/sec) elapsed = 0:0:01:26 / Tue Nov 17 12:39:47 2020
GPGPU-Sim uArch: Shader 6 finished CTA #0 (177634,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(177635,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(62,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(73,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(67,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 16473344 (ipc=92.0) sim_rate=189348 (inst/sec) elapsed = 0:0:01:27 / Tue Nov 17 12:39:48 2020
GPGPU-Sim uArch: Shader 8 finished CTA #0 (179085,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(179086,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(71,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (180522,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(180523,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(74,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(90,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(46,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(63,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 17047072 (ipc=93.9) sim_rate=193716 (inst/sec) elapsed = 0:0:01:28 / Tue Nov 17 12:39:49 2020
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(65,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(65,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(55,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 17378848 (ipc=95.5) sim_rate=195267 (inst/sec) elapsed = 0:0:01:29 / Tue Nov 17 12:39:50 2020
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(86,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(71,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(49,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(73,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(74,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(67,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(56,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(81,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 18215840 (ipc=99.5) sim_rate=202398 (inst/sec) elapsed = 0:0:01:30 / Tue Nov 17 12:39:51 2020
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(65,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(49,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(52,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(70,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 18615392 (ipc=101.4) sim_rate=204564 (inst/sec) elapsed = 0:0:01:31 / Tue Nov 17 12:39:52 2020
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(53,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(75,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(68,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(90,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(83,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(48,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(65,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(61,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 184500  inst.: 19355520 (ipc=104.9) sim_rate=210386 (inst/sec) elapsed = 0:0:01:32 / Tue Nov 17 12:39:53 2020
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(69,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(58,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(73,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 19723840 (ipc=106.6) sim_rate=212084 (inst/sec) elapsed = 0:0:01:33 / Tue Nov 17 12:39:54 2020
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(63,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(54,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(54,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(48,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(63,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(59,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(53,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(70,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 20468384 (ipc=110.0) sim_rate=217748 (inst/sec) elapsed = 0:0:01:34 / Tue Nov 17 12:39:55 2020
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(64,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(87,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(59,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 20828480 (ipc=111.7) sim_rate=219247 (inst/sec) elapsed = 0:0:01:35 / Tue Nov 17 12:39:56 2020
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(73,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (186600,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(186601,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(58,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(56,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(53,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(86,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(72,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(75,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(91,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 21542560 (ipc=114.9) sim_rate=224401 (inst/sec) elapsed = 0:0:01:36 / Tue Nov 17 12:39:57 2020
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(59,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(49,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(75,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 21878816 (ipc=116.4) sim_rate=225554 (inst/sec) elapsed = 0:0:01:37 / Tue Nov 17 12:39:58 2020
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(58,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(47,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(65,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(61,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(86,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(84,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(91,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 22625120 (ipc=119.7) sim_rate=230868 (inst/sec) elapsed = 0:0:01:38 / Tue Nov 17 12:39:59 2020
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(76,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(79,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(49,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(89,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 22989824 (ipc=121.3) sim_rate=232220 (inst/sec) elapsed = 0:0:01:39 / Tue Nov 17 12:40:00 2020
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(58,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(63,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(65,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(82,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 23347040 (ipc=122.9) sim_rate=233470 (inst/sec) elapsed = 0:0:01:40 / Tue Nov 17 12:40:01 2020
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(78,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(69,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(89,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(79,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(72,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(63,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(75,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 24078304 (ipc=126.1) sim_rate=238399 (inst/sec) elapsed = 0:0:01:41 / Tue Nov 17 12:40:02 2020
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(72,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(72,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(82,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 24435168 (ipc=127.6) sim_rate=239560 (inst/sec) elapsed = 0:0:01:42 / Tue Nov 17 12:40:03 2020
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(73,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(60,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(78,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(54,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(63,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(61,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(51,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 25150560 (ipc=130.7) sim_rate=244180 (inst/sec) elapsed = 0:0:01:43 / Tue Nov 17 12:40:04 2020
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(81,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(85,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(81,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(74,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(71,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(75,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 25834944 (ipc=133.5) sim_rate=248412 (inst/sec) elapsed = 0:0:01:44 / Tue Nov 17 12:40:05 2020
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(51,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(53,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(85,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(86,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 26178016 (ipc=134.9) sim_rate=249314 (inst/sec) elapsed = 0:0:01:45 / Tue Nov 17 12:40:06 2020
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(58,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(71,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(54,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 26517760 (ipc=136.3) sim_rate=250167 (inst/sec) elapsed = 0:0:01:46 / Tue Nov 17 12:40:07 2020
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(71,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(50,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(50,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(81,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(76,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(83,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(58,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(68,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 27248608 (ipc=139.4) sim_rate=254659 (inst/sec) elapsed = 0:0:01:47 / Tue Nov 17 12:40:08 2020
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(57,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(55,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(67,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 27621632 (ipc=140.9) sim_rate=255755 (inst/sec) elapsed = 0:0:01:48 / Tue Nov 17 12:40:09 2020
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(83,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(76,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(71,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(56,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(65,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(77,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(73,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 28363424 (ipc=144.0) sim_rate=260214 (inst/sec) elapsed = 0:0:01:49 / Tue Nov 17 12:40:10 2020
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(69,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(78,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(55,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 28692896 (ipc=145.3) sim_rate=260844 (inst/sec) elapsed = 0:0:01:50 / Tue Nov 17 12:40:11 2020
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(91,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(70,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 28891648 (ipc=145.9) sim_rate=260285 (inst/sec) elapsed = 0:0:01:51 / Tue Nov 17 12:40:12 2020
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(55,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(57,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(89,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(89,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 29289568 (ipc=147.2) sim_rate=261514 (inst/sec) elapsed = 0:0:01:52 / Tue Nov 17 12:40:13 2020
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(91,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(69,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(73,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(72,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 29697504 (ipc=148.5) sim_rate=262809 (inst/sec) elapsed = 0:0:01:53 / Tue Nov 17 12:40:14 2020
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(59,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(83,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 29890368 (ipc=149.1) sim_rate=262196 (inst/sec) elapsed = 0:0:01:54 / Tue Nov 17 12:40:15 2020
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(90,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 29987200 (ipc=148.1) sim_rate=260758 (inst/sec) elapsed = 0:0:01:55 / Tue Nov 17 12:40:16 2020
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 29988672 (ipc=146.3) sim_rate=258523 (inst/sec) elapsed = 0:0:01:56 / Tue Nov 17 12:40:17 2020
GPGPU-Sim uArch: cycles simulated: 207500  inst.: 29989664 (ipc=144.5) sim_rate=256321 (inst/sec) elapsed = 0:0:01:57 / Tue Nov 17 12:40:18 2020
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 29990016 (ipc=142.8) sim_rate=254152 (inst/sec) elapsed = 0:0:01:58 / Tue Nov 17 12:40:19 2020
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 29991200 (ipc=141.5) sim_rate=252026 (inst/sec) elapsed = 0:0:01:59 / Tue Nov 17 12:40:20 2020
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 29992800 (ipc=139.8) sim_rate=249940 (inst/sec) elapsed = 0:0:02:00 / Tue Nov 17 12:40:21 2020
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 29995168 (ipc=137.9) sim_rate=247893 (inst/sec) elapsed = 0:0:02:01 / Tue Nov 17 12:40:22 2020
GPGPU-Sim uArch: cycles simulated: 219500  inst.: 30002176 (ipc=136.7) sim_rate=245919 (inst/sec) elapsed = 0:0:02:02 / Tue Nov 17 12:40:23 2020
GPGPU-Sim uArch: Shader 3 finished CTA #1 (221619,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(221620,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(77,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 30042240 (ipc=135.3) sim_rate=244245 (inst/sec) elapsed = 0:0:02:03 / Tue Nov 17 12:40:24 2020
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 30077632 (ipc=134.0) sim_rate=242561 (inst/sec) elapsed = 0:0:02:04 / Tue Nov 17 12:40:25 2020
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 30079776 (ipc=132.5) sim_rate=240638 (inst/sec) elapsed = 0:0:02:05 / Tue Nov 17 12:40:26 2020
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 30087680 (ipc=131.1) sim_rate=238791 (inst/sec) elapsed = 0:0:02:06 / Tue Nov 17 12:40:27 2020
GPGPU-Sim uArch: Shader 6 finished CTA #1 (230437,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(230438,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 30089248 (ipc=129.7) sim_rate=236923 (inst/sec) elapsed = 0:0:02:07 / Tue Nov 17 12:40:28 2020
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 30092512 (ipc=128.3) sim_rate=235097 (inst/sec) elapsed = 0:0:02:08 / Tue Nov 17 12:40:29 2020
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 30097568 (ipc=127.3) sim_rate=233314 (inst/sec) elapsed = 0:0:02:09 / Tue Nov 17 12:40:30 2020
GPGPU-Sim uArch: Shader 3 finished CTA #2 (237964,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(237965,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(92,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 239000  inst.: 30149760 (ipc=126.1) sim_rate=231921 (inst/sec) elapsed = 0:0:02:10 / Tue Nov 17 12:40:31 2020
GPGPU-Sim uArch: cycles simulated: 241500  inst.: 30207680 (ipc=125.1) sim_rate=230592 (inst/sec) elapsed = 0:0:02:11 / Tue Nov 17 12:40:32 2020
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(80,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 30239648 (ipc=124.2) sim_rate=229088 (inst/sec) elapsed = 0:0:02:12 / Tue Nov 17 12:40:33 2020
