# FPGA_RLS
Implementation of Recursively Least Square on FPGA using Verilog hdl
