#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000019ec90aedf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000019ec90eb010_0 .net "PC", 31 0, v0000019ec90e4fe0_0;  1 drivers
v0000019ec90ea2f0_0 .var "clk", 0 0;
v0000019ec90ea9d0_0 .net "clkout", 0 0, L_0000019ec917f2e0;  1 drivers
v0000019ec90ea4d0_0 .net "cycles_consumed", 31 0, v0000019ec90eb6f0_0;  1 drivers
v0000019ec90ea610_0 .var "rst", 0 0;
S_0000019ec9055d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000019ec90aedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000019ec90c3190 .param/l "RType" 0 4 2, C4<000000>;
P_0000019ec90c31c8 .param/l "add" 0 4 5, C4<100000>;
P_0000019ec90c3200 .param/l "addi" 0 4 8, C4<001000>;
P_0000019ec90c3238 .param/l "addu" 0 4 5, C4<100001>;
P_0000019ec90c3270 .param/l "and_" 0 4 5, C4<100100>;
P_0000019ec90c32a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000019ec90c32e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000019ec90c3318 .param/l "bne" 0 4 10, C4<000101>;
P_0000019ec90c3350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019ec90c3388 .param/l "j" 0 4 12, C4<000010>;
P_0000019ec90c33c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000019ec90c33f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000019ec90c3430 .param/l "lw" 0 4 8, C4<100011>;
P_0000019ec90c3468 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019ec90c34a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000019ec90c34d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000019ec90c3510 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019ec90c3548 .param/l "sll" 0 4 6, C4<000000>;
P_0000019ec90c3580 .param/l "slt" 0 4 5, C4<101010>;
P_0000019ec90c35b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000019ec90c35f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000019ec90c3628 .param/l "sub" 0 4 5, C4<100010>;
P_0000019ec90c3660 .param/l "subu" 0 4 5, C4<100011>;
P_0000019ec90c3698 .param/l "sw" 0 4 8, C4<101011>;
P_0000019ec90c36d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019ec90c3708 .param/l "xori" 0 4 8, C4<001110>;
L_0000019ec917ec50 .functor NOT 1, v0000019ec90ea610_0, C4<0>, C4<0>, C4<0>;
L_0000019ec917efd0 .functor NOT 1, v0000019ec90ea610_0, C4<0>, C4<0>, C4<0>;
L_0000019ec917f0b0 .functor NOT 1, v0000019ec90ea610_0, C4<0>, C4<0>, C4<0>;
L_0000019ec917f3c0 .functor NOT 1, v0000019ec90ea610_0, C4<0>, C4<0>, C4<0>;
L_0000019ec917e7f0 .functor NOT 1, v0000019ec90ea610_0, C4<0>, C4<0>, C4<0>;
L_0000019ec917ef60 .functor NOT 1, v0000019ec90ea610_0, C4<0>, C4<0>, C4<0>;
L_0000019ec917f510 .functor NOT 1, v0000019ec90ea610_0, C4<0>, C4<0>, C4<0>;
L_0000019ec917ecc0 .functor NOT 1, v0000019ec90ea610_0, C4<0>, C4<0>, C4<0>;
L_0000019ec917f2e0 .functor OR 1, v0000019ec90ea2f0_0, v0000019ec90b7320_0, C4<0>, C4<0>;
L_0000019ec917f430 .functor OR 1, L_0000019ec90ee1a0, L_0000019ec90ec6c0, C4<0>, C4<0>;
L_0000019ec917ee80 .functor AND 1, L_0000019ec90ed2a0, L_0000019ec90ec580, C4<1>, C4<1>;
L_0000019ec917ee10 .functor NOT 1, v0000019ec90ea610_0, C4<0>, C4<0>, C4<0>;
L_0000019ec917f190 .functor OR 1, L_0000019ec90ed660, L_0000019ec90ec620, C4<0>, C4<0>;
L_0000019ec917e8d0 .functor OR 1, L_0000019ec917f190, L_0000019ec90ec800, C4<0>, C4<0>;
L_0000019ec917e940 .functor OR 1, L_0000019ec90ed200, L_0000019ec91d82e0, C4<0>, C4<0>;
L_0000019ec917e9b0 .functor AND 1, L_0000019ec90ed160, L_0000019ec917e940, C4<1>, C4<1>;
L_0000019ec917ebe0 .functor OR 1, L_0000019ec91d78e0, L_0000019ec91d8600, C4<0>, C4<0>;
L_0000019ec917f200 .functor AND 1, L_0000019ec91d8ec0, L_0000019ec917ebe0, C4<1>, C4<1>;
L_0000019ec917eef0 .functor NOT 1, L_0000019ec917f2e0, C4<0>, C4<0>, C4<0>;
v0000019ec90e51c0_0 .net "ALUOp", 3 0, v0000019ec90b6240_0;  1 drivers
v0000019ec90e5300_0 .net "ALUResult", 31 0, v0000019ec90e5120_0;  1 drivers
v0000019ec90e5580_0 .net "ALUSrc", 0 0, v0000019ec90b67e0_0;  1 drivers
v0000019ec90e7090_0 .net "ALUin2", 31 0, L_0000019ec91d8100;  1 drivers
v0000019ec90e6370_0 .net "MemReadEn", 0 0, v0000019ec90b7280_0;  1 drivers
v0000019ec90e6410_0 .net "MemWriteEn", 0 0, v0000019ec90b7aa0_0;  1 drivers
v0000019ec90e8030_0 .net "MemtoReg", 0 0, v0000019ec90b7b40_0;  1 drivers
v0000019ec90e7b30_0 .net "PC", 31 0, v0000019ec90e4fe0_0;  alias, 1 drivers
v0000019ec90e7bd0_0 .net "PCPlus1", 31 0, L_0000019ec90ecee0;  1 drivers
v0000019ec90e7c70_0 .net "PCsrc", 0 0, v0000019ec90e5620_0;  1 drivers
v0000019ec90e71d0_0 .net "RegDst", 0 0, v0000019ec90b6060_0;  1 drivers
v0000019ec90e6e10_0 .net "RegWriteEn", 0 0, v0000019ec90b6100_0;  1 drivers
v0000019ec90e6550_0 .net "WriteRegister", 4 0, L_0000019ec90ed840;  1 drivers
v0000019ec90e65f0_0 .net *"_ivl_0", 0 0, L_0000019ec917ec50;  1 drivers
L_0000019ec917f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e6690_0 .net/2u *"_ivl_10", 4 0, L_0000019ec917f640;  1 drivers
L_0000019ec917fa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e7950_0 .net *"_ivl_101", 15 0, L_0000019ec917fa30;  1 drivers
v0000019ec90e6eb0_0 .net *"_ivl_102", 31 0, L_0000019ec90edf20;  1 drivers
L_0000019ec917fa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e67d0_0 .net *"_ivl_105", 25 0, L_0000019ec917fa78;  1 drivers
L_0000019ec917fac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e7e50_0 .net/2u *"_ivl_106", 31 0, L_0000019ec917fac0;  1 drivers
v0000019ec90e6730_0 .net *"_ivl_108", 0 0, L_0000019ec90ed2a0;  1 drivers
L_0000019ec917fb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e7ef0_0 .net/2u *"_ivl_110", 5 0, L_0000019ec917fb08;  1 drivers
v0000019ec90e7770_0 .net *"_ivl_112", 0 0, L_0000019ec90ec580;  1 drivers
v0000019ec90e6870_0 .net *"_ivl_115", 0 0, L_0000019ec917ee80;  1 drivers
v0000019ec90e6cd0_0 .net *"_ivl_116", 47 0, L_0000019ec90edb60;  1 drivers
L_0000019ec917fb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e6910_0 .net *"_ivl_119", 15 0, L_0000019ec917fb50;  1 drivers
L_0000019ec917f688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019ec90e7f90_0 .net/2u *"_ivl_12", 5 0, L_0000019ec917f688;  1 drivers
v0000019ec90e69b0_0 .net *"_ivl_120", 47 0, L_0000019ec90ed980;  1 drivers
L_0000019ec917fb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e7130_0 .net *"_ivl_123", 15 0, L_0000019ec917fb98;  1 drivers
v0000019ec90e8170_0 .net *"_ivl_125", 0 0, L_0000019ec90ed7a0;  1 drivers
v0000019ec90e6a50_0 .net *"_ivl_126", 31 0, L_0000019ec90ecc60;  1 drivers
v0000019ec90e7d10_0 .net *"_ivl_128", 47 0, L_0000019ec90eda20;  1 drivers
v0000019ec90e6c30_0 .net *"_ivl_130", 47 0, L_0000019ec90edfc0;  1 drivers
v0000019ec90e7270_0 .net *"_ivl_132", 47 0, L_0000019ec90edd40;  1 drivers
v0000019ec90e7db0_0 .net *"_ivl_134", 47 0, L_0000019ec90ed5c0;  1 drivers
v0000019ec90e7310_0 .net *"_ivl_14", 0 0, L_0000019ec90ebab0;  1 drivers
v0000019ec90e73b0_0 .net *"_ivl_140", 0 0, L_0000019ec917ee10;  1 drivers
L_0000019ec917fc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e79f0_0 .net/2u *"_ivl_142", 31 0, L_0000019ec917fc28;  1 drivers
L_0000019ec917fd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000019ec90e7a90_0 .net/2u *"_ivl_146", 5 0, L_0000019ec917fd00;  1 drivers
v0000019ec90e6af0_0 .net *"_ivl_148", 0 0, L_0000019ec90ed660;  1 drivers
L_0000019ec917fd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000019ec90e80d0_0 .net/2u *"_ivl_150", 5 0, L_0000019ec917fd48;  1 drivers
v0000019ec90e64b0_0 .net *"_ivl_152", 0 0, L_0000019ec90ec620;  1 drivers
v0000019ec90e7590_0 .net *"_ivl_155", 0 0, L_0000019ec917f190;  1 drivers
L_0000019ec917fd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000019ec90e6b90_0 .net/2u *"_ivl_156", 5 0, L_0000019ec917fd90;  1 drivers
v0000019ec90e62d0_0 .net *"_ivl_158", 0 0, L_0000019ec90ec800;  1 drivers
L_0000019ec917f6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000019ec90e6d70_0 .net/2u *"_ivl_16", 4 0, L_0000019ec917f6d0;  1 drivers
v0000019ec90e6f50_0 .net *"_ivl_161", 0 0, L_0000019ec917e8d0;  1 drivers
L_0000019ec917fdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e7450_0 .net/2u *"_ivl_162", 15 0, L_0000019ec917fdd8;  1 drivers
v0000019ec90e74f0_0 .net *"_ivl_164", 31 0, L_0000019ec90ecda0;  1 drivers
v0000019ec90e6ff0_0 .net *"_ivl_167", 0 0, L_0000019ec90ed700;  1 drivers
v0000019ec90e7630_0 .net *"_ivl_168", 15 0, L_0000019ec90ec940;  1 drivers
v0000019ec90e76d0_0 .net *"_ivl_170", 31 0, L_0000019ec90ece40;  1 drivers
v0000019ec90e7810_0 .net *"_ivl_174", 31 0, L_0000019ec90ed020;  1 drivers
L_0000019ec917fe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e78b0_0 .net *"_ivl_177", 25 0, L_0000019ec917fe20;  1 drivers
L_0000019ec917fe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e9e60_0 .net/2u *"_ivl_178", 31 0, L_0000019ec917fe68;  1 drivers
v0000019ec90e9d20_0 .net *"_ivl_180", 0 0, L_0000019ec90ed160;  1 drivers
L_0000019ec917feb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e9dc0_0 .net/2u *"_ivl_182", 5 0, L_0000019ec917feb0;  1 drivers
v0000019ec90e9780_0 .net *"_ivl_184", 0 0, L_0000019ec90ed200;  1 drivers
L_0000019ec917fef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000019ec90e8ec0_0 .net/2u *"_ivl_186", 5 0, L_0000019ec917fef8;  1 drivers
v0000019ec90e9280_0 .net *"_ivl_188", 0 0, L_0000019ec91d82e0;  1 drivers
v0000019ec90e8ce0_0 .net *"_ivl_19", 4 0, L_0000019ec90eb150;  1 drivers
v0000019ec90e84c0_0 .net *"_ivl_191", 0 0, L_0000019ec917e940;  1 drivers
v0000019ec90e86a0_0 .net *"_ivl_193", 0 0, L_0000019ec917e9b0;  1 drivers
L_0000019ec917ff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019ec90e9f00_0 .net/2u *"_ivl_194", 5 0, L_0000019ec917ff40;  1 drivers
v0000019ec90e9820_0 .net *"_ivl_196", 0 0, L_0000019ec91d86a0;  1 drivers
L_0000019ec917ff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000019ec90e8880_0 .net/2u *"_ivl_198", 31 0, L_0000019ec917ff88;  1 drivers
L_0000019ec917f5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e8600_0 .net/2u *"_ivl_2", 5 0, L_0000019ec917f5f8;  1 drivers
v0000019ec90e8920_0 .net *"_ivl_20", 4 0, L_0000019ec90eacf0;  1 drivers
v0000019ec90e9460_0 .net *"_ivl_200", 31 0, L_0000019ec91d9280;  1 drivers
v0000019ec90e8d80_0 .net *"_ivl_204", 31 0, L_0000019ec91d9500;  1 drivers
L_0000019ec917ffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e93c0_0 .net *"_ivl_207", 25 0, L_0000019ec917ffd0;  1 drivers
L_0000019ec9180018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e9aa0_0 .net/2u *"_ivl_208", 31 0, L_0000019ec9180018;  1 drivers
v0000019ec90ea0e0_0 .net *"_ivl_210", 0 0, L_0000019ec91d8ec0;  1 drivers
L_0000019ec9180060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e9b40_0 .net/2u *"_ivl_212", 5 0, L_0000019ec9180060;  1 drivers
v0000019ec90e8c40_0 .net *"_ivl_214", 0 0, L_0000019ec91d78e0;  1 drivers
L_0000019ec91800a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000019ec90e8560_0 .net/2u *"_ivl_216", 5 0, L_0000019ec91800a8;  1 drivers
v0000019ec90e89c0_0 .net *"_ivl_218", 0 0, L_0000019ec91d8600;  1 drivers
v0000019ec90ea180_0 .net *"_ivl_221", 0 0, L_0000019ec917ebe0;  1 drivers
v0000019ec90e91e0_0 .net *"_ivl_223", 0 0, L_0000019ec917f200;  1 drivers
L_0000019ec91800f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019ec90e98c0_0 .net/2u *"_ivl_224", 5 0, L_0000019ec91800f0;  1 drivers
v0000019ec90e8f60_0 .net *"_ivl_226", 0 0, L_0000019ec91d7700;  1 drivers
v0000019ec90e9640_0 .net *"_ivl_228", 31 0, L_0000019ec91d8ce0;  1 drivers
v0000019ec90e9be0_0 .net *"_ivl_24", 0 0, L_0000019ec917f0b0;  1 drivers
L_0000019ec917f718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e8e20_0 .net/2u *"_ivl_26", 4 0, L_0000019ec917f718;  1 drivers
v0000019ec90e9000_0 .net *"_ivl_29", 4 0, L_0000019ec90eb8d0;  1 drivers
v0000019ec90e82e0_0 .net *"_ivl_32", 0 0, L_0000019ec917f3c0;  1 drivers
L_0000019ec917f760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e8740_0 .net/2u *"_ivl_34", 4 0, L_0000019ec917f760;  1 drivers
v0000019ec90e9960_0 .net *"_ivl_37", 4 0, L_0000019ec90ead90;  1 drivers
v0000019ec90e8b00_0 .net *"_ivl_40", 0 0, L_0000019ec917e7f0;  1 drivers
L_0000019ec917f7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e9a00_0 .net/2u *"_ivl_42", 15 0, L_0000019ec917f7a8;  1 drivers
v0000019ec90e8380_0 .net *"_ivl_45", 15 0, L_0000019ec90edc00;  1 drivers
v0000019ec90e9fa0_0 .net *"_ivl_48", 0 0, L_0000019ec917ef60;  1 drivers
v0000019ec90e9c80_0 .net *"_ivl_5", 5 0, L_0000019ec90eb0b0;  1 drivers
L_0000019ec917f7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90ea040_0 .net/2u *"_ivl_50", 36 0, L_0000019ec917f7f0;  1 drivers
L_0000019ec917f838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e8420_0 .net/2u *"_ivl_52", 31 0, L_0000019ec917f838;  1 drivers
v0000019ec90e87e0_0 .net *"_ivl_55", 4 0, L_0000019ec90ed520;  1 drivers
v0000019ec90e8a60_0 .net *"_ivl_56", 36 0, L_0000019ec90eca80;  1 drivers
v0000019ec90e8ba0_0 .net *"_ivl_58", 36 0, L_0000019ec90edac0;  1 drivers
v0000019ec90e90a0_0 .net *"_ivl_62", 0 0, L_0000019ec917f510;  1 drivers
L_0000019ec917f880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e9140_0 .net/2u *"_ivl_64", 5 0, L_0000019ec917f880;  1 drivers
v0000019ec90e96e0_0 .net *"_ivl_67", 5 0, L_0000019ec90ee100;  1 drivers
v0000019ec90e9320_0 .net *"_ivl_70", 0 0, L_0000019ec917ecc0;  1 drivers
L_0000019ec917f8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e9500_0 .net/2u *"_ivl_72", 57 0, L_0000019ec917f8c8;  1 drivers
L_0000019ec917f910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e95a0_0 .net/2u *"_ivl_74", 31 0, L_0000019ec917f910;  1 drivers
v0000019ec90ebfb0_0 .net *"_ivl_77", 25 0, L_0000019ec90ee060;  1 drivers
v0000019ec90eba10_0 .net *"_ivl_78", 57 0, L_0000019ec90ecb20;  1 drivers
v0000019ec90eb330_0 .net *"_ivl_8", 0 0, L_0000019ec917efd0;  1 drivers
v0000019ec90eaf70_0 .net *"_ivl_80", 57 0, L_0000019ec90ed3e0;  1 drivers
L_0000019ec917f958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000019ec90ea390_0 .net/2u *"_ivl_84", 31 0, L_0000019ec917f958;  1 drivers
L_0000019ec917f9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019ec90ebc90_0 .net/2u *"_ivl_88", 5 0, L_0000019ec917f9a0;  1 drivers
v0000019ec90ebf10_0 .net *"_ivl_90", 0 0, L_0000019ec90ee1a0;  1 drivers
L_0000019ec917f9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000019ec90ebdd0_0 .net/2u *"_ivl_92", 5 0, L_0000019ec917f9e8;  1 drivers
v0000019ec90eb3d0_0 .net *"_ivl_94", 0 0, L_0000019ec90ec6c0;  1 drivers
v0000019ec90eb1f0_0 .net *"_ivl_97", 0 0, L_0000019ec917f430;  1 drivers
v0000019ec90eaed0_0 .net *"_ivl_98", 47 0, L_0000019ec90ecd00;  1 drivers
v0000019ec90ec050_0 .net "adderResult", 31 0, L_0000019ec90ed480;  1 drivers
v0000019ec90ec190_0 .net "address", 31 0, L_0000019ec90ede80;  1 drivers
v0000019ec90ebd30_0 .net "clk", 0 0, L_0000019ec917f2e0;  alias, 1 drivers
v0000019ec90eb6f0_0 .var "cycles_consumed", 31 0;
v0000019ec90ebe70_0 .net "extImm", 31 0, L_0000019ec90ed0c0;  1 drivers
v0000019ec90ea890_0 .net "funct", 5 0, L_0000019ec90ec9e0;  1 drivers
v0000019ec90eab10_0 .net "hlt", 0 0, v0000019ec90b7320_0;  1 drivers
v0000019ec90eb5b0_0 .net "imm", 15 0, L_0000019ec90ecbc0;  1 drivers
v0000019ec90eb470_0 .net "immediate", 31 0, L_0000019ec91d8060;  1 drivers
v0000019ec90ea7f0_0 .net "input_clk", 0 0, v0000019ec90ea2f0_0;  1 drivers
v0000019ec90eb510_0 .net "instruction", 31 0, L_0000019ec90ec440;  1 drivers
v0000019ec90eaa70_0 .net "memoryReadData", 31 0, v0000019ec90e5260_0;  1 drivers
v0000019ec90eb650_0 .net "nextPC", 31 0, L_0000019ec90ed340;  1 drivers
v0000019ec90eb790_0 .net "opcode", 5 0, L_0000019ec90ebbf0;  1 drivers
v0000019ec90eb290_0 .net "rd", 4 0, L_0000019ec90ea6b0;  1 drivers
v0000019ec90eabb0_0 .net "readData1", 31 0, L_0000019ec917e860;  1 drivers
v0000019ec90ea930_0 .net "readData1_w", 31 0, L_0000019ec91d90a0;  1 drivers
v0000019ec90ea430_0 .net "readData2", 31 0, L_0000019ec917f040;  1 drivers
v0000019ec90ebb50_0 .net "rs", 4 0, L_0000019ec90eb970;  1 drivers
v0000019ec90eae30_0 .net "rst", 0 0, v0000019ec90ea610_0;  1 drivers
v0000019ec90ec0f0_0 .net "rt", 4 0, L_0000019ec90ed8e0;  1 drivers
v0000019ec90eb830_0 .net "shamt", 31 0, L_0000019ec90edca0;  1 drivers
v0000019ec90ea750_0 .net "wire_instruction", 31 0, L_0000019ec917f120;  1 drivers
v0000019ec90ea570_0 .net "writeData", 31 0, L_0000019ec91d8f60;  1 drivers
v0000019ec90eac50_0 .net "zero", 0 0, L_0000019ec91d8380;  1 drivers
L_0000019ec90eb0b0 .part L_0000019ec90ec440, 26, 6;
L_0000019ec90ebbf0 .functor MUXZ 6, L_0000019ec90eb0b0, L_0000019ec917f5f8, L_0000019ec917ec50, C4<>;
L_0000019ec90ebab0 .cmp/eq 6, L_0000019ec90ebbf0, L_0000019ec917f688;
L_0000019ec90eb150 .part L_0000019ec90ec440, 11, 5;
L_0000019ec90eacf0 .functor MUXZ 5, L_0000019ec90eb150, L_0000019ec917f6d0, L_0000019ec90ebab0, C4<>;
L_0000019ec90ea6b0 .functor MUXZ 5, L_0000019ec90eacf0, L_0000019ec917f640, L_0000019ec917efd0, C4<>;
L_0000019ec90eb8d0 .part L_0000019ec90ec440, 21, 5;
L_0000019ec90eb970 .functor MUXZ 5, L_0000019ec90eb8d0, L_0000019ec917f718, L_0000019ec917f0b0, C4<>;
L_0000019ec90ead90 .part L_0000019ec90ec440, 16, 5;
L_0000019ec90ed8e0 .functor MUXZ 5, L_0000019ec90ead90, L_0000019ec917f760, L_0000019ec917f3c0, C4<>;
L_0000019ec90edc00 .part L_0000019ec90ec440, 0, 16;
L_0000019ec90ecbc0 .functor MUXZ 16, L_0000019ec90edc00, L_0000019ec917f7a8, L_0000019ec917e7f0, C4<>;
L_0000019ec90ed520 .part L_0000019ec90ec440, 6, 5;
L_0000019ec90eca80 .concat [ 5 32 0 0], L_0000019ec90ed520, L_0000019ec917f838;
L_0000019ec90edac0 .functor MUXZ 37, L_0000019ec90eca80, L_0000019ec917f7f0, L_0000019ec917ef60, C4<>;
L_0000019ec90edca0 .part L_0000019ec90edac0, 0, 32;
L_0000019ec90ee100 .part L_0000019ec90ec440, 0, 6;
L_0000019ec90ec9e0 .functor MUXZ 6, L_0000019ec90ee100, L_0000019ec917f880, L_0000019ec917f510, C4<>;
L_0000019ec90ee060 .part L_0000019ec90ec440, 0, 26;
L_0000019ec90ecb20 .concat [ 26 32 0 0], L_0000019ec90ee060, L_0000019ec917f910;
L_0000019ec90ed3e0 .functor MUXZ 58, L_0000019ec90ecb20, L_0000019ec917f8c8, L_0000019ec917ecc0, C4<>;
L_0000019ec90ede80 .part L_0000019ec90ed3e0, 0, 32;
L_0000019ec90ecee0 .arith/sum 32, v0000019ec90e4fe0_0, L_0000019ec917f958;
L_0000019ec90ee1a0 .cmp/eq 6, L_0000019ec90ebbf0, L_0000019ec917f9a0;
L_0000019ec90ec6c0 .cmp/eq 6, L_0000019ec90ebbf0, L_0000019ec917f9e8;
L_0000019ec90ecd00 .concat [ 32 16 0 0], L_0000019ec90ede80, L_0000019ec917fa30;
L_0000019ec90edf20 .concat [ 6 26 0 0], L_0000019ec90ebbf0, L_0000019ec917fa78;
L_0000019ec90ed2a0 .cmp/eq 32, L_0000019ec90edf20, L_0000019ec917fac0;
L_0000019ec90ec580 .cmp/eq 6, L_0000019ec90ec9e0, L_0000019ec917fb08;
L_0000019ec90edb60 .concat [ 32 16 0 0], L_0000019ec917e860, L_0000019ec917fb50;
L_0000019ec90ed980 .concat [ 32 16 0 0], v0000019ec90e4fe0_0, L_0000019ec917fb98;
L_0000019ec90ed7a0 .part L_0000019ec90ecbc0, 15, 1;
LS_0000019ec90ecc60_0_0 .concat [ 1 1 1 1], L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0;
LS_0000019ec90ecc60_0_4 .concat [ 1 1 1 1], L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0;
LS_0000019ec90ecc60_0_8 .concat [ 1 1 1 1], L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0;
LS_0000019ec90ecc60_0_12 .concat [ 1 1 1 1], L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0;
LS_0000019ec90ecc60_0_16 .concat [ 1 1 1 1], L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0;
LS_0000019ec90ecc60_0_20 .concat [ 1 1 1 1], L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0;
LS_0000019ec90ecc60_0_24 .concat [ 1 1 1 1], L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0;
LS_0000019ec90ecc60_0_28 .concat [ 1 1 1 1], L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0, L_0000019ec90ed7a0;
LS_0000019ec90ecc60_1_0 .concat [ 4 4 4 4], LS_0000019ec90ecc60_0_0, LS_0000019ec90ecc60_0_4, LS_0000019ec90ecc60_0_8, LS_0000019ec90ecc60_0_12;
LS_0000019ec90ecc60_1_4 .concat [ 4 4 4 4], LS_0000019ec90ecc60_0_16, LS_0000019ec90ecc60_0_20, LS_0000019ec90ecc60_0_24, LS_0000019ec90ecc60_0_28;
L_0000019ec90ecc60 .concat [ 16 16 0 0], LS_0000019ec90ecc60_1_0, LS_0000019ec90ecc60_1_4;
L_0000019ec90eda20 .concat [ 16 32 0 0], L_0000019ec90ecbc0, L_0000019ec90ecc60;
L_0000019ec90edfc0 .arith/sum 48, L_0000019ec90ed980, L_0000019ec90eda20;
L_0000019ec90edd40 .functor MUXZ 48, L_0000019ec90edfc0, L_0000019ec90edb60, L_0000019ec917ee80, C4<>;
L_0000019ec90ed5c0 .functor MUXZ 48, L_0000019ec90edd40, L_0000019ec90ecd00, L_0000019ec917f430, C4<>;
L_0000019ec90ed480 .part L_0000019ec90ed5c0, 0, 32;
L_0000019ec90ed340 .functor MUXZ 32, L_0000019ec90ecee0, L_0000019ec90ed480, v0000019ec90e5620_0, C4<>;
L_0000019ec90ec440 .functor MUXZ 32, L_0000019ec917f120, L_0000019ec917fc28, L_0000019ec917ee10, C4<>;
L_0000019ec90ed660 .cmp/eq 6, L_0000019ec90ebbf0, L_0000019ec917fd00;
L_0000019ec90ec620 .cmp/eq 6, L_0000019ec90ebbf0, L_0000019ec917fd48;
L_0000019ec90ec800 .cmp/eq 6, L_0000019ec90ebbf0, L_0000019ec917fd90;
L_0000019ec90ecda0 .concat [ 16 16 0 0], L_0000019ec90ecbc0, L_0000019ec917fdd8;
L_0000019ec90ed700 .part L_0000019ec90ecbc0, 15, 1;
LS_0000019ec90ec940_0_0 .concat [ 1 1 1 1], L_0000019ec90ed700, L_0000019ec90ed700, L_0000019ec90ed700, L_0000019ec90ed700;
LS_0000019ec90ec940_0_4 .concat [ 1 1 1 1], L_0000019ec90ed700, L_0000019ec90ed700, L_0000019ec90ed700, L_0000019ec90ed700;
LS_0000019ec90ec940_0_8 .concat [ 1 1 1 1], L_0000019ec90ed700, L_0000019ec90ed700, L_0000019ec90ed700, L_0000019ec90ed700;
LS_0000019ec90ec940_0_12 .concat [ 1 1 1 1], L_0000019ec90ed700, L_0000019ec90ed700, L_0000019ec90ed700, L_0000019ec90ed700;
L_0000019ec90ec940 .concat [ 4 4 4 4], LS_0000019ec90ec940_0_0, LS_0000019ec90ec940_0_4, LS_0000019ec90ec940_0_8, LS_0000019ec90ec940_0_12;
L_0000019ec90ece40 .concat [ 16 16 0 0], L_0000019ec90ecbc0, L_0000019ec90ec940;
L_0000019ec90ed0c0 .functor MUXZ 32, L_0000019ec90ece40, L_0000019ec90ecda0, L_0000019ec917e8d0, C4<>;
L_0000019ec90ed020 .concat [ 6 26 0 0], L_0000019ec90ebbf0, L_0000019ec917fe20;
L_0000019ec90ed160 .cmp/eq 32, L_0000019ec90ed020, L_0000019ec917fe68;
L_0000019ec90ed200 .cmp/eq 6, L_0000019ec90ec9e0, L_0000019ec917feb0;
L_0000019ec91d82e0 .cmp/eq 6, L_0000019ec90ec9e0, L_0000019ec917fef8;
L_0000019ec91d86a0 .cmp/eq 6, L_0000019ec90ebbf0, L_0000019ec917ff40;
L_0000019ec91d9280 .functor MUXZ 32, L_0000019ec90ed0c0, L_0000019ec917ff88, L_0000019ec91d86a0, C4<>;
L_0000019ec91d8060 .functor MUXZ 32, L_0000019ec91d9280, L_0000019ec90edca0, L_0000019ec917e9b0, C4<>;
L_0000019ec91d9500 .concat [ 6 26 0 0], L_0000019ec90ebbf0, L_0000019ec917ffd0;
L_0000019ec91d8ec0 .cmp/eq 32, L_0000019ec91d9500, L_0000019ec9180018;
L_0000019ec91d78e0 .cmp/eq 6, L_0000019ec90ec9e0, L_0000019ec9180060;
L_0000019ec91d8600 .cmp/eq 6, L_0000019ec90ec9e0, L_0000019ec91800a8;
L_0000019ec91d7700 .cmp/eq 6, L_0000019ec90ebbf0, L_0000019ec91800f0;
L_0000019ec91d8ce0 .functor MUXZ 32, L_0000019ec917e860, v0000019ec90e4fe0_0, L_0000019ec91d7700, C4<>;
L_0000019ec91d90a0 .functor MUXZ 32, L_0000019ec91d8ce0, L_0000019ec917f040, L_0000019ec917f200, C4<>;
S_0000019ec9055ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000019ec9055d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019ec90a6e60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000019ec917f4a0 .functor NOT 1, v0000019ec90b67e0_0, C4<0>, C4<0>, C4<0>;
v0000019ec90b6560_0 .net *"_ivl_0", 0 0, L_0000019ec917f4a0;  1 drivers
v0000019ec90b66a0_0 .net "in1", 31 0, L_0000019ec917f040;  alias, 1 drivers
v0000019ec90b71e0_0 .net "in2", 31 0, L_0000019ec91d8060;  alias, 1 drivers
v0000019ec90b6a60_0 .net "out", 31 0, L_0000019ec91d8100;  alias, 1 drivers
v0000019ec90b6740_0 .net "s", 0 0, v0000019ec90b67e0_0;  alias, 1 drivers
L_0000019ec91d8100 .functor MUXZ 32, L_0000019ec91d8060, L_0000019ec917f040, L_0000019ec917f4a0, C4<>;
S_0000019ec91369c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000019ec9055d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000019ec9170090 .param/l "RType" 0 4 2, C4<000000>;
P_0000019ec91700c8 .param/l "add" 0 4 5, C4<100000>;
P_0000019ec9170100 .param/l "addi" 0 4 8, C4<001000>;
P_0000019ec9170138 .param/l "addu" 0 4 5, C4<100001>;
P_0000019ec9170170 .param/l "and_" 0 4 5, C4<100100>;
P_0000019ec91701a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000019ec91701e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000019ec9170218 .param/l "bne" 0 4 10, C4<000101>;
P_0000019ec9170250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019ec9170288 .param/l "j" 0 4 12, C4<000010>;
P_0000019ec91702c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000019ec91702f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000019ec9170330 .param/l "lw" 0 4 8, C4<100011>;
P_0000019ec9170368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019ec91703a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000019ec91703d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000019ec9170410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019ec9170448 .param/l "sll" 0 4 6, C4<000000>;
P_0000019ec9170480 .param/l "slt" 0 4 5, C4<101010>;
P_0000019ec91704b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000019ec91704f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000019ec9170528 .param/l "sub" 0 4 5, C4<100010>;
P_0000019ec9170560 .param/l "subu" 0 4 5, C4<100011>;
P_0000019ec9170598 .param/l "sw" 0 4 8, C4<101011>;
P_0000019ec91705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019ec9170608 .param/l "xori" 0 4 8, C4<001110>;
v0000019ec90b6240_0 .var "ALUOp", 3 0;
v0000019ec90b67e0_0 .var "ALUSrc", 0 0;
v0000019ec90b7280_0 .var "MemReadEn", 0 0;
v0000019ec90b7aa0_0 .var "MemWriteEn", 0 0;
v0000019ec90b7b40_0 .var "MemtoReg", 0 0;
v0000019ec90b6060_0 .var "RegDst", 0 0;
v0000019ec90b6100_0 .var "RegWriteEn", 0 0;
v0000019ec90b61a0_0 .net "funct", 5 0, L_0000019ec90ec9e0;  alias, 1 drivers
v0000019ec90b7320_0 .var "hlt", 0 0;
v0000019ec90b6f60_0 .net "opcode", 5 0, L_0000019ec90ebbf0;  alias, 1 drivers
v0000019ec90b62e0_0 .net "rst", 0 0, v0000019ec90ea610_0;  alias, 1 drivers
E_0000019ec90a63a0 .event anyedge, v0000019ec90b62e0_0, v0000019ec90b6f60_0, v0000019ec90b61a0_0;
S_0000019ec9136b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000019ec9055d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000019ec90a6f20 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000019ec917f120 .functor BUFZ 32, L_0000019ec90ec760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019ec90b6880_0 .net "Data_Out", 31 0, L_0000019ec917f120;  alias, 1 drivers
v0000019ec90b6380 .array "InstMem", 0 1023, 31 0;
v0000019ec90b6ba0_0 .net *"_ivl_0", 31 0, L_0000019ec90ec760;  1 drivers
v0000019ec90b6600_0 .net *"_ivl_3", 9 0, L_0000019ec90ec300;  1 drivers
v0000019ec90b6c40_0 .net *"_ivl_4", 11 0, L_0000019ec90edde0;  1 drivers
L_0000019ec917fbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019ec90b7780_0 .net *"_ivl_7", 1 0, L_0000019ec917fbe0;  1 drivers
v0000019ec90b7460_0 .net "addr", 31 0, v0000019ec90e4fe0_0;  alias, 1 drivers
v0000019ec90b6e20_0 .var/i "i", 31 0;
L_0000019ec90ec760 .array/port v0000019ec90b6380, L_0000019ec90edde0;
L_0000019ec90ec300 .part v0000019ec90e4fe0_0, 0, 10;
L_0000019ec90edde0 .concat [ 10 2 0 0], L_0000019ec90ec300, L_0000019ec917fbe0;
S_0000019ec90553d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000019ec9055d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000019ec917e860 .functor BUFZ 32, L_0000019ec90ec8a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019ec917f040 .functor BUFZ 32, L_0000019ec90ec4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019ec90b7820_0 .net *"_ivl_0", 31 0, L_0000019ec90ec8a0;  1 drivers
v0000019ec90b7960_0 .net *"_ivl_10", 6 0, L_0000019ec90ecf80;  1 drivers
L_0000019ec917fcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019ec9094340_0 .net *"_ivl_13", 1 0, L_0000019ec917fcb8;  1 drivers
v0000019ec9095880_0 .net *"_ivl_2", 6 0, L_0000019ec90ec3a0;  1 drivers
L_0000019ec917fc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019ec90e49a0_0 .net *"_ivl_5", 1 0, L_0000019ec917fc70;  1 drivers
v0000019ec90e4360_0 .net *"_ivl_8", 31 0, L_0000019ec90ec4e0;  1 drivers
v0000019ec90e53a0_0 .net "clk", 0 0, L_0000019ec917f2e0;  alias, 1 drivers
v0000019ec90e4e00_0 .var/i "i", 31 0;
v0000019ec90e5760_0 .net "readData1", 31 0, L_0000019ec917e860;  alias, 1 drivers
v0000019ec90e5440_0 .net "readData2", 31 0, L_0000019ec917f040;  alias, 1 drivers
v0000019ec90e5b20_0 .net "readRegister1", 4 0, L_0000019ec90eb970;  alias, 1 drivers
v0000019ec90e6160_0 .net "readRegister2", 4 0, L_0000019ec90ed8e0;  alias, 1 drivers
v0000019ec90e5bc0 .array "registers", 31 0, 31 0;
v0000019ec90e4680_0 .net "rst", 0 0, v0000019ec90ea610_0;  alias, 1 drivers
v0000019ec90e5c60_0 .net "we", 0 0, v0000019ec90b6100_0;  alias, 1 drivers
v0000019ec90e56c0_0 .net "writeData", 31 0, L_0000019ec91d8f60;  alias, 1 drivers
v0000019ec90e5da0_0 .net "writeRegister", 4 0, L_0000019ec90ed840;  alias, 1 drivers
E_0000019ec90a6560/0 .event negedge, v0000019ec90b62e0_0;
E_0000019ec90a6560/1 .event posedge, v0000019ec90e53a0_0;
E_0000019ec90a6560 .event/or E_0000019ec90a6560/0, E_0000019ec90a6560/1;
L_0000019ec90ec8a0 .array/port v0000019ec90e5bc0, L_0000019ec90ec3a0;
L_0000019ec90ec3a0 .concat [ 5 2 0 0], L_0000019ec90eb970, L_0000019ec917fc70;
L_0000019ec90ec4e0 .array/port v0000019ec90e5bc0, L_0000019ec90ecf80;
L_0000019ec90ecf80 .concat [ 5 2 0 0], L_0000019ec90ed8e0, L_0000019ec917fcb8;
S_0000019ec9055560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000019ec90553d0;
 .timescale 0 0;
v0000019ec90b76e0_0 .var/i "i", 31 0;
S_0000019ec903e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000019ec9055d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000019ec90a6720 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000019ec917f270 .functor NOT 1, v0000019ec90b6060_0, C4<0>, C4<0>, C4<0>;
v0000019ec90e5800_0 .net *"_ivl_0", 0 0, L_0000019ec917f270;  1 drivers
v0000019ec90e5a80_0 .net "in1", 4 0, L_0000019ec90ed8e0;  alias, 1 drivers
v0000019ec90e4400_0 .net "in2", 4 0, L_0000019ec90ea6b0;  alias, 1 drivers
v0000019ec90e4a40_0 .net "out", 4 0, L_0000019ec90ed840;  alias, 1 drivers
v0000019ec90e42c0_0 .net "s", 0 0, v0000019ec90b6060_0;  alias, 1 drivers
L_0000019ec90ed840 .functor MUXZ 5, L_0000019ec90ea6b0, L_0000019ec90ed8e0, L_0000019ec917f270, C4<>;
S_0000019ec903e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000019ec9055d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019ec90a7ee0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000019ec917f350 .functor NOT 1, v0000019ec90b7b40_0, C4<0>, C4<0>, C4<0>;
v0000019ec90e5d00_0 .net *"_ivl_0", 0 0, L_0000019ec917f350;  1 drivers
v0000019ec90e4540_0 .net "in1", 31 0, v0000019ec90e5120_0;  alias, 1 drivers
v0000019ec90e5e40_0 .net "in2", 31 0, v0000019ec90e5260_0;  alias, 1 drivers
v0000019ec90e44a0_0 .net "out", 31 0, L_0000019ec91d8f60;  alias, 1 drivers
v0000019ec90e5f80_0 .net "s", 0 0, v0000019ec90b7b40_0;  alias, 1 drivers
L_0000019ec91d8f60 .functor MUXZ 32, v0000019ec90e5260_0, v0000019ec90e5120_0, L_0000019ec917f350, C4<>;
S_0000019ec9083200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000019ec9055d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000019ec9083390 .param/l "ADD" 0 9 12, C4<0000>;
P_0000019ec90833c8 .param/l "AND" 0 9 12, C4<0010>;
P_0000019ec9083400 .param/l "NOR" 0 9 12, C4<0101>;
P_0000019ec9083438 .param/l "OR" 0 9 12, C4<0011>;
P_0000019ec9083470 .param/l "SGT" 0 9 12, C4<0111>;
P_0000019ec90834a8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000019ec90834e0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000019ec9083518 .param/l "SRL" 0 9 12, C4<1001>;
P_0000019ec9083550 .param/l "SUB" 0 9 12, C4<0001>;
P_0000019ec9083588 .param/l "XOR" 0 9 12, C4<0100>;
P_0000019ec90835c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000019ec90835f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000019ec9180138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019ec90e58a0_0 .net/2u *"_ivl_0", 31 0, L_0000019ec9180138;  1 drivers
v0000019ec90e4ea0_0 .net "opSel", 3 0, v0000019ec90b6240_0;  alias, 1 drivers
v0000019ec90e5ee0_0 .net "operand1", 31 0, L_0000019ec91d90a0;  alias, 1 drivers
v0000019ec90e6020_0 .net "operand2", 31 0, L_0000019ec91d8100;  alias, 1 drivers
v0000019ec90e5120_0 .var "result", 31 0;
v0000019ec90e4ae0_0 .net "zero", 0 0, L_0000019ec91d8380;  alias, 1 drivers
E_0000019ec90a76e0 .event anyedge, v0000019ec90b6240_0, v0000019ec90e5ee0_0, v0000019ec90b6a60_0;
L_0000019ec91d8380 .cmp/eq 32, v0000019ec90e5120_0, L_0000019ec9180138;
S_0000019ec906b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000019ec9055d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000019ec9171660 .param/l "RType" 0 4 2, C4<000000>;
P_0000019ec9171698 .param/l "add" 0 4 5, C4<100000>;
P_0000019ec91716d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000019ec9171708 .param/l "addu" 0 4 5, C4<100001>;
P_0000019ec9171740 .param/l "and_" 0 4 5, C4<100100>;
P_0000019ec9171778 .param/l "andi" 0 4 8, C4<001100>;
P_0000019ec91717b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000019ec91717e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000019ec9171820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019ec9171858 .param/l "j" 0 4 12, C4<000010>;
P_0000019ec9171890 .param/l "jal" 0 4 12, C4<000011>;
P_0000019ec91718c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000019ec9171900 .param/l "lw" 0 4 8, C4<100011>;
P_0000019ec9171938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019ec9171970 .param/l "or_" 0 4 5, C4<100101>;
P_0000019ec91719a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000019ec91719e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019ec9171a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000019ec9171a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000019ec9171a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000019ec9171ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000019ec9171af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000019ec9171b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000019ec9171b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000019ec9171ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019ec9171bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000019ec90e5620_0 .var "PCsrc", 0 0;
v0000019ec90e4cc0_0 .net "funct", 5 0, L_0000019ec90ec9e0;  alias, 1 drivers
v0000019ec90e45e0_0 .net "opcode", 5 0, L_0000019ec90ebbf0;  alias, 1 drivers
v0000019ec90e4d60_0 .net "operand1", 31 0, L_0000019ec917e860;  alias, 1 drivers
v0000019ec90e4720_0 .net "operand2", 31 0, L_0000019ec91d8100;  alias, 1 drivers
v0000019ec90e5940_0 .net "rst", 0 0, v0000019ec90ea610_0;  alias, 1 drivers
E_0000019ec90a7360/0 .event anyedge, v0000019ec90b62e0_0, v0000019ec90b6f60_0, v0000019ec90e5760_0, v0000019ec90b6a60_0;
E_0000019ec90a7360/1 .event anyedge, v0000019ec90b61a0_0;
E_0000019ec90a7360 .event/or E_0000019ec90a7360/0, E_0000019ec90a7360/1;
S_0000019ec906ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000019ec9055d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000019ec90e60c0 .array "DataMem", 0 1023, 31 0;
v0000019ec90e47c0_0 .net "address", 31 0, v0000019ec90e5120_0;  alias, 1 drivers
v0000019ec90e4860_0 .net "clock", 0 0, L_0000019ec917eef0;  1 drivers
v0000019ec90e4900_0 .net "data", 31 0, L_0000019ec917f040;  alias, 1 drivers
v0000019ec90e4b80_0 .var/i "i", 31 0;
v0000019ec90e5260_0 .var "q", 31 0;
v0000019ec90e4f40_0 .net "rden", 0 0, v0000019ec90b7280_0;  alias, 1 drivers
v0000019ec90e54e0_0 .net "wren", 0 0, v0000019ec90b7aa0_0;  alias, 1 drivers
E_0000019ec90a7a20 .event posedge, v0000019ec90e4860_0;
S_0000019ec9171c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000019ec9055d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000019ec90a7aa0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000019ec90e4c20_0 .net "PCin", 31 0, L_0000019ec90ed340;  alias, 1 drivers
v0000019ec90e4fe0_0 .var "PCout", 31 0;
v0000019ec90e5080_0 .net "clk", 0 0, L_0000019ec917f2e0;  alias, 1 drivers
v0000019ec90e59e0_0 .net "rst", 0 0, v0000019ec90ea610_0;  alias, 1 drivers
    .scope S_0000019ec906b890;
T_0 ;
    %wait E_0000019ec90a7360;
    %load/vec4 v0000019ec90e5940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019ec90e5620_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019ec90e45e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000019ec90e4d60_0;
    %load/vec4 v0000019ec90e4720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000019ec90e45e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000019ec90e4d60_0;
    %load/vec4 v0000019ec90e4720_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000019ec90e45e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000019ec90e45e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000019ec90e45e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000019ec90e4cc0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000019ec90e5620_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000019ec9171c20;
T_1 ;
    %wait E_0000019ec90a6560;
    %load/vec4 v0000019ec90e59e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000019ec90e4fe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019ec90e4c20_0;
    %assign/vec4 v0000019ec90e4fe0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019ec9136b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019ec90b6e20_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000019ec90b6e20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019ec90b6e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %load/vec4 v0000019ec90b6e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019ec90b6e20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90b6380, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000019ec91369c0;
T_3 ;
    %wait E_0000019ec90a63a0;
    %load/vec4 v0000019ec90b62e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000019ec90b7320_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019ec90b67e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019ec90b6100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019ec90b7aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019ec90b7b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019ec90b7280_0, 0;
    %assign/vec4 v0000019ec90b6060_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000019ec90b7320_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000019ec90b6240_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000019ec90b67e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019ec90b6100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019ec90b7aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019ec90b7b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019ec90b7280_0, 0, 1;
    %store/vec4 v0000019ec90b6060_0, 0, 1;
    %load/vec4 v0000019ec90b6f60_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b7320_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b6060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b6100_0, 0;
    %load/vec4 v0000019ec90b61a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b67e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b67e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b6060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b67e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b6100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019ec90b6060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b67e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b67e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b67e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b67e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b67e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b7280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b67e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b7b40_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b7aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ec90b67e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019ec90b6240_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000019ec90553d0;
T_4 ;
    %wait E_0000019ec90a6560;
    %fork t_1, S_0000019ec9055560;
    %jmp t_0;
    .scope S_0000019ec9055560;
t_1 ;
    %load/vec4 v0000019ec90e4680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019ec90b76e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000019ec90b76e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019ec90b76e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90e5bc0, 0, 4;
    %load/vec4 v0000019ec90b76e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019ec90b76e0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000019ec90e5c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000019ec90e56c0_0;
    %load/vec4 v0000019ec90e5da0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90e5bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90e5bc0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000019ec90553d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019ec90553d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019ec90e4e00_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000019ec90e4e00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000019ec90e4e00_0;
    %ix/getv/s 4, v0000019ec90e4e00_0;
    %load/vec4a v0000019ec90e5bc0, 4;
    %ix/getv/s 4, v0000019ec90e4e00_0;
    %load/vec4a v0000019ec90e5bc0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000019ec90e4e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019ec90e4e00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000019ec9083200;
T_6 ;
    %wait E_0000019ec90a76e0;
    %load/vec4 v0000019ec90e4ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000019ec90e5120_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000019ec90e5ee0_0;
    %load/vec4 v0000019ec90e6020_0;
    %add;
    %assign/vec4 v0000019ec90e5120_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000019ec90e5ee0_0;
    %load/vec4 v0000019ec90e6020_0;
    %sub;
    %assign/vec4 v0000019ec90e5120_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000019ec90e5ee0_0;
    %load/vec4 v0000019ec90e6020_0;
    %and;
    %assign/vec4 v0000019ec90e5120_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000019ec90e5ee0_0;
    %load/vec4 v0000019ec90e6020_0;
    %or;
    %assign/vec4 v0000019ec90e5120_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000019ec90e5ee0_0;
    %load/vec4 v0000019ec90e6020_0;
    %xor;
    %assign/vec4 v0000019ec90e5120_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000019ec90e5ee0_0;
    %load/vec4 v0000019ec90e6020_0;
    %or;
    %inv;
    %assign/vec4 v0000019ec90e5120_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000019ec90e5ee0_0;
    %load/vec4 v0000019ec90e6020_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000019ec90e5120_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000019ec90e6020_0;
    %load/vec4 v0000019ec90e5ee0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000019ec90e5120_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000019ec90e5ee0_0;
    %ix/getv 4, v0000019ec90e6020_0;
    %shiftl 4;
    %assign/vec4 v0000019ec90e5120_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000019ec90e5ee0_0;
    %ix/getv 4, v0000019ec90e6020_0;
    %shiftr 4;
    %assign/vec4 v0000019ec90e5120_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000019ec906ba20;
T_7 ;
    %wait E_0000019ec90a7a20;
    %load/vec4 v0000019ec90e4f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000019ec90e47c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019ec90e60c0, 4;
    %assign/vec4 v0000019ec90e5260_0, 0;
T_7.0 ;
    %load/vec4 v0000019ec90e54e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000019ec90e4900_0;
    %ix/getv 3, v0000019ec90e47c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90e60c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000019ec906ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019ec90e4b80_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000019ec90e4b80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019ec90e4b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019ec90e60c0, 0, 4;
    %load/vec4 v0000019ec90e4b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019ec90e4b80_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000019ec906ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019ec90e4b80_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000019ec90e4b80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000019ec90e4b80_0;
    %load/vec4a v0000019ec90e60c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000019ec90e4b80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000019ec90e4b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019ec90e4b80_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000019ec9055d10;
T_10 ;
    %wait E_0000019ec90a6560;
    %load/vec4 v0000019ec90eae30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019ec90eb6f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000019ec90eb6f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000019ec90eb6f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000019ec90aedf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019ec90ea2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019ec90ea610_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000019ec90aedf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000019ec90ea2f0_0;
    %inv;
    %assign/vec4 v0000019ec90ea2f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000019ec90aedf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019ec90ea610_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019ec90ea610_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000019ec90ea4d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
