# RTL Module Authorship

This directory contains the SystemVerilog source code for the RISC-V Processor.

| Filename | Author | Role & Description |
| :--- | :--- | :--- |
| `program_counter.sv` | **Taehun** | **Role 1 Lead.** Implemented Program Counter with Synchronous Reset and internal Next-PC logic (Branch/JAL/JALR). |
| `top.sv` | Team | Top-level module connecting PC, Memory, and Control Unit. |
