
build/program.elf:     file format elf32-littlearm


Disassembly of section .text:

00400000 <vectors>:
  400000:	20460000 	subcs	r0, r6, r0
  400004:	004001e1 	subeq	r0, r0, r1, ror #3
  400008:	0040026d 	subeq	r0, r0, sp, ror #4
  40000c:	0040026d 	subeq	r0, r0, sp, ror #4
  400010:	0040026d 	subeq	r0, r0, sp, ror #4
  400014:	0040026d 	subeq	r0, r0, sp, ror #4
  400018:	0040026d 	subeq	r0, r0, sp, ror #4
	...
  40002c:	0040026d 	subeq	r0, r0, sp, ror #4
  400030:	0040026d 	subeq	r0, r0, sp, ror #4
  400034:	00000000 	andeq	r0, r0, r0
  400038:	0040026d 	subeq	r0, r0, sp, ror #4
  40003c:	0040026d 	subeq	r0, r0, sp, ror #4
  400040:	0040026d 	subeq	r0, r0, sp, ror #4
  400044:	0040026d 	subeq	r0, r0, sp, ror #4
  400048:	0040026d 	subeq	r0, r0, sp, ror #4
  40004c:	0040026d 	subeq	r0, r0, sp, ror #4
  400050:	0040026d 	subeq	r0, r0, sp, ror #4
  400054:	0040026d 	subeq	r0, r0, sp, ror #4
  400058:	0040026d 	subeq	r0, r0, sp, ror #4
  40005c:	0040026d 	subeq	r0, r0, sp, ror #4
  400060:	0040026d 	subeq	r0, r0, sp, ror #4
  400064:	00000000 	andeq	r0, r0, r0
  400068:	0040026d 	subeq	r0, r0, sp, ror #4
  40006c:	0040026d 	subeq	r0, r0, sp, ror #4
  400070:	0040026d 	subeq	r0, r0, sp, ror #4
  400074:	0040026d 	subeq	r0, r0, sp, ror #4
  400078:	0040026d 	subeq	r0, r0, sp, ror #4
  40007c:	0040026d 	subeq	r0, r0, sp, ror #4
  400080:	0040026d 	subeq	r0, r0, sp, ror #4
  400084:	0040026d 	subeq	r0, r0, sp, ror #4
  400088:	0040026d 	subeq	r0, r0, sp, ror #4
  40008c:	0040026d 	subeq	r0, r0, sp, ror #4
  400090:	0040026d 	subeq	r0, r0, sp, ror #4
  400094:	0040026d 	subeq	r0, r0, sp, ror #4
  400098:	0040026d 	subeq	r0, r0, sp, ror #4
  40009c:	0040149d 	umaaleq	r1, r0, sp, r4
  4000a0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000ac:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000bc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000cc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000d0:	00000000 	andeq	r0, r0, r0
  4000d4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000d8:	00000000 	andeq	r0, r0, r0
  4000dc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000ec:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000fc:	0040026d 	subeq	r0, r0, sp, ror #4
  400100:	0040026d 	subeq	r0, r0, sp, ror #4
  400104:	0040026d 	subeq	r0, r0, sp, ror #4
  400108:	0040026d 	subeq	r0, r0, sp, ror #4
  40010c:	0040026d 	subeq	r0, r0, sp, ror #4
  400110:	0040026d 	subeq	r0, r0, sp, ror #4
	...
  400120:	0040026d 	subeq	r0, r0, sp, ror #4
  400124:	0040026d 	subeq	r0, r0, sp, ror #4
  400128:	0040026d 	subeq	r0, r0, sp, ror #4
  40012c:	0040026d 	subeq	r0, r0, sp, ror #4
  400130:	0040026d 	subeq	r0, r0, sp, ror #4
  400134:	00000000 	andeq	r0, r0, r0
  400138:	0040026d 	subeq	r0, r0, sp, ror #4
  40013c:	0040026d 	subeq	r0, r0, sp, ror #4

00400140 <sysclk_init>:
  400140:	b480      	push	{r7}
  400142:	af00      	add	r7, sp, #0
  400144:	4b1f      	ldr	r3, [pc, #124]	; (4001c4 <sysclk_init+0x84>)
  400146:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40014a:	605a      	str	r2, [r3, #4]
  40014c:	4b1e      	ldr	r3, [pc, #120]	; (4001c8 <sysclk_init+0x88>)
  40014e:	4a1f      	ldr	r2, [pc, #124]	; (4001cc <sysclk_init+0x8c>)
  400150:	601a      	str	r2, [r3, #0]
  400152:	4b1f      	ldr	r3, [pc, #124]	; (4001d0 <sysclk_init+0x90>)
  400154:	4a1f      	ldr	r2, [pc, #124]	; (4001d4 <sysclk_init+0x94>)
  400156:	621a      	str	r2, [r3, #32]
  400158:	bf00      	nop
  40015a:	4b1d      	ldr	r3, [pc, #116]	; (4001d0 <sysclk_init+0x90>)
  40015c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40015e:	f003 0301 	and.w	r3, r3, #1
  400162:	2b00      	cmp	r3, #0
  400164:	d0f9      	beq.n	40015a <sysclk_init+0x1a>
  400166:	4b1a      	ldr	r3, [pc, #104]	; (4001d0 <sysclk_init+0x90>)
  400168:	4a1b      	ldr	r2, [pc, #108]	; (4001d8 <sysclk_init+0x98>)
  40016a:	621a      	str	r2, [r3, #32]
  40016c:	bf00      	nop
  40016e:	4b18      	ldr	r3, [pc, #96]	; (4001d0 <sysclk_init+0x90>)
  400170:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400172:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400176:	2b00      	cmp	r3, #0
  400178:	d0f9      	beq.n	40016e <sysclk_init+0x2e>
  40017a:	4b15      	ldr	r3, [pc, #84]	; (4001d0 <sysclk_init+0x90>)
  40017c:	4a17      	ldr	r2, [pc, #92]	; (4001dc <sysclk_init+0x9c>)
  40017e:	629a      	str	r2, [r3, #40]	; 0x28
  400180:	bf00      	nop
  400182:	4b13      	ldr	r3, [pc, #76]	; (4001d0 <sysclk_init+0x90>)
  400184:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400186:	f003 0302 	and.w	r3, r3, #2
  40018a:	2b00      	cmp	r3, #0
  40018c:	d0f9      	beq.n	400182 <sysclk_init+0x42>
  40018e:	4b10      	ldr	r3, [pc, #64]	; (4001d0 <sysclk_init+0x90>)
  400190:	f240 1201 	movw	r2, #257	; 0x101
  400194:	631a      	str	r2, [r3, #48]	; 0x30
  400196:	bf00      	nop
  400198:	4b0d      	ldr	r3, [pc, #52]	; (4001d0 <sysclk_init+0x90>)
  40019a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40019c:	f003 0308 	and.w	r3, r3, #8
  4001a0:	2b00      	cmp	r3, #0
  4001a2:	d0f9      	beq.n	400198 <sysclk_init+0x58>
  4001a4:	4b0a      	ldr	r3, [pc, #40]	; (4001d0 <sysclk_init+0x90>)
  4001a6:	f44f 7281 	mov.w	r2, #258	; 0x102
  4001aa:	631a      	str	r2, [r3, #48]	; 0x30
  4001ac:	bf00      	nop
  4001ae:	4b08      	ldr	r3, [pc, #32]	; (4001d0 <sysclk_init+0x90>)
  4001b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4001b2:	f003 0308 	and.w	r3, r3, #8
  4001b6:	2b00      	cmp	r3, #0
  4001b8:	d0f9      	beq.n	4001ae <sysclk_init+0x6e>
  4001ba:	bf00      	nop
  4001bc:	46bd      	mov	sp, r7
  4001be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c2:	4770      	bx	lr
  4001c4:	400e1850 	andmi	r1, lr, r0, asr r8
  4001c8:	400e0c00 	andmi	r0, lr, r0, lsl #24
  4001cc:	04000500 	streq	r0, [r0], #-1280	; 0xfffffb00
  4001d0:	400e0600 	andmi	r0, lr, r0, lsl #12
  4001d4:	00370809 	eorseq	r0, r7, r9, lsl #16
  4001d8:	01370809 	teqeq	r7, r9, lsl #16
  4001dc:	20183f01 	andscs	r3, r8, r1, lsl #30

004001e0 <irq_handler_reset>:
  4001e0:	b580      	push	{r7, lr}
  4001e2:	b082      	sub	sp, #8
  4001e4:	af00      	add	r7, sp, #0
  4001e6:	4b1a      	ldr	r3, [pc, #104]	; (400250 <irq_handler_reset+0x70>)
  4001e8:	607b      	str	r3, [r7, #4]
  4001ea:	4b1a      	ldr	r3, [pc, #104]	; (400254 <irq_handler_reset+0x74>)
  4001ec:	603b      	str	r3, [r7, #0]
  4001ee:	e007      	b.n	400200 <irq_handler_reset+0x20>
  4001f0:	683b      	ldr	r3, [r7, #0]
  4001f2:	1d1a      	adds	r2, r3, #4
  4001f4:	603a      	str	r2, [r7, #0]
  4001f6:	687a      	ldr	r2, [r7, #4]
  4001f8:	1d11      	adds	r1, r2, #4
  4001fa:	6079      	str	r1, [r7, #4]
  4001fc:	6812      	ldr	r2, [r2, #0]
  4001fe:	601a      	str	r2, [r3, #0]
  400200:	683b      	ldr	r3, [r7, #0]
  400202:	4a15      	ldr	r2, [pc, #84]	; (400258 <irq_handler_reset+0x78>)
  400204:	4293      	cmp	r3, r2
  400206:	d3f3      	bcc.n	4001f0 <irq_handler_reset+0x10>
  400208:	4b14      	ldr	r3, [pc, #80]	; (40025c <irq_handler_reset+0x7c>)
  40020a:	603b      	str	r3, [r7, #0]
  40020c:	e004      	b.n	400218 <irq_handler_reset+0x38>
  40020e:	683b      	ldr	r3, [r7, #0]
  400210:	1d1a      	adds	r2, r3, #4
  400212:	603a      	str	r2, [r7, #0]
  400214:	2200      	movs	r2, #0
  400216:	601a      	str	r2, [r3, #0]
  400218:	683b      	ldr	r3, [r7, #0]
  40021a:	4a11      	ldr	r2, [pc, #68]	; (400260 <irq_handler_reset+0x80>)
  40021c:	4293      	cmp	r3, r2
  40021e:	d3f6      	bcc.n	40020e <irq_handler_reset+0x2e>
  400220:	4a10      	ldr	r2, [pc, #64]	; (400264 <irq_handler_reset+0x84>)
  400222:	4b10      	ldr	r3, [pc, #64]	; (400264 <irq_handler_reset+0x84>)
  400224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
  400228:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40022c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  400230:	f3bf 8f4f 	dsb	sy
  400234:	f3bf 8f6f 	isb	sy
  400238:	4b0a      	ldr	r3, [pc, #40]	; (400264 <irq_handler_reset+0x84>)
  40023a:	4a0b      	ldr	r2, [pc, #44]	; (400268 <irq_handler_reset+0x88>)
  40023c:	609a      	str	r2, [r3, #8]
  40023e:	f3bf 8f4f 	dsb	sy
  400242:	f3bf 8f6f 	isb	sy
  400246:	f7ff ff7b 	bl	400140 <sysclk_init>
  40024a:	f001 f96f 	bl	40152c <main>
  40024e:	e7fe      	b.n	40024e <irq_handler_reset+0x6e>
  400250:	0040196c 	subeq	r1, r0, ip, ror #18
  400254:	20400000 	subcs	r0, r0, r0
  400258:	20400070 	subcs	r0, r0, r0, ror r0
  40025c:	20400070 	subcs	r0, r0, r0, ror r0
  400260:	20400184 	subcs	r0, r0, r4, lsl #3
  400264:	e000ed00 	and	lr, r0, r0, lsl #26
  400268:	00400000 	subeq	r0, r0, r0

0040026c <irq_handler_dummy>:
  40026c:	b480      	push	{r7}
  40026e:	af00      	add	r7, sp, #0
  400270:	e7fe      	b.n	400270 <irq_handler_dummy+0x4>
  400272:	ffff b480 	vraddhn.i<illegal width 128>	d27, <illegal reg q15.5>, q0

00400274 <gpio_conf>:
  400274:	b480      	push	{r7}
  400276:	b085      	sub	sp, #20
  400278:	af00      	add	r7, sp, #0
  40027a:	60f8      	str	r0, [r7, #12]
  40027c:	60b9      	str	r1, [r7, #8]
  40027e:	607a      	str	r2, [r7, #4]
  400280:	68fb      	ldr	r3, [r7, #12]
  400282:	4a91      	ldr	r2, [pc, #580]	; (4004c8 <gpio_conf+0x254>)
  400284:	4293      	cmp	r3, r2
  400286:	d10c      	bne.n	4002a2 <gpio_conf+0x2e>
  400288:	4b90      	ldr	r3, [pc, #576]	; (4004cc <gpio_conf+0x258>)
  40028a:	699b      	ldr	r3, [r3, #24]
  40028c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  400290:	2b00      	cmp	r3, #0
  400292:	d106      	bne.n	4002a2 <gpio_conf+0x2e>
  400294:	4a8d      	ldr	r2, [pc, #564]	; (4004cc <gpio_conf+0x258>)
  400296:	4b8d      	ldr	r3, [pc, #564]	; (4004cc <gpio_conf+0x258>)
  400298:	691b      	ldr	r3, [r3, #16]
  40029a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40029e:	6113      	str	r3, [r2, #16]
  4002a0:	e04e      	b.n	400340 <gpio_conf+0xcc>
  4002a2:	68fb      	ldr	r3, [r7, #12]
  4002a4:	4a8a      	ldr	r2, [pc, #552]	; (4004d0 <gpio_conf+0x25c>)
  4002a6:	4293      	cmp	r3, r2
  4002a8:	d118      	bne.n	4002dc <gpio_conf+0x68>
  4002aa:	4b88      	ldr	r3, [pc, #544]	; (4004cc <gpio_conf+0x258>)
  4002ac:	699b      	ldr	r3, [r3, #24]
  4002ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  4002b2:	2b00      	cmp	r3, #0
  4002b4:	d112      	bne.n	4002dc <gpio_conf+0x68>
  4002b6:	4a85      	ldr	r2, [pc, #532]	; (4004cc <gpio_conf+0x258>)
  4002b8:	4b84      	ldr	r3, [pc, #528]	; (4004cc <gpio_conf+0x258>)
  4002ba:	691b      	ldr	r3, [r3, #16]
  4002bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4002c0:	6113      	str	r3, [r2, #16]
  4002c2:	68bb      	ldr	r3, [r7, #8]
  4002c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  4002c8:	d83a      	bhi.n	400340 <gpio_conf+0xcc>
  4002ca:	4982      	ldr	r1, [pc, #520]	; (4004d4 <gpio_conf+0x260>)
  4002cc:	4b81      	ldr	r3, [pc, #516]	; (4004d4 <gpio_conf+0x260>)
  4002ce:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
  4002d2:	68bb      	ldr	r3, [r7, #8]
  4002d4:	4313      	orrs	r3, r2
  4002d6:	f8c1 3114 	str.w	r3, [r1, #276]	; 0x114
  4002da:	e031      	b.n	400340 <gpio_conf+0xcc>
  4002dc:	68fb      	ldr	r3, [r7, #12]
  4002de:	4a7e      	ldr	r2, [pc, #504]	; (4004d8 <gpio_conf+0x264>)
  4002e0:	4293      	cmp	r3, r2
  4002e2:	d10c      	bne.n	4002fe <gpio_conf+0x8a>
  4002e4:	4b79      	ldr	r3, [pc, #484]	; (4004cc <gpio_conf+0x258>)
  4002e6:	699b      	ldr	r3, [r3, #24]
  4002e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d106      	bne.n	4002fe <gpio_conf+0x8a>
  4002f0:	4a76      	ldr	r2, [pc, #472]	; (4004cc <gpio_conf+0x258>)
  4002f2:	4b76      	ldr	r3, [pc, #472]	; (4004cc <gpio_conf+0x258>)
  4002f4:	691b      	ldr	r3, [r3, #16]
  4002f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4002fa:	6113      	str	r3, [r2, #16]
  4002fc:	e020      	b.n	400340 <gpio_conf+0xcc>
  4002fe:	68fb      	ldr	r3, [r7, #12]
  400300:	4a76      	ldr	r2, [pc, #472]	; (4004dc <gpio_conf+0x268>)
  400302:	4293      	cmp	r3, r2
  400304:	d10c      	bne.n	400320 <gpio_conf+0xac>
  400306:	4b71      	ldr	r3, [pc, #452]	; (4004cc <gpio_conf+0x258>)
  400308:	699b      	ldr	r3, [r3, #24]
  40030a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40030e:	2b00      	cmp	r3, #0
  400310:	d106      	bne.n	400320 <gpio_conf+0xac>
  400312:	4a6e      	ldr	r2, [pc, #440]	; (4004cc <gpio_conf+0x258>)
  400314:	4b6d      	ldr	r3, [pc, #436]	; (4004cc <gpio_conf+0x258>)
  400316:	691b      	ldr	r3, [r3, #16]
  400318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40031c:	6113      	str	r3, [r2, #16]
  40031e:	e00f      	b.n	400340 <gpio_conf+0xcc>
  400320:	68fb      	ldr	r3, [r7, #12]
  400322:	4a6f      	ldr	r2, [pc, #444]	; (4004e0 <gpio_conf+0x26c>)
  400324:	4293      	cmp	r3, r2
  400326:	d10b      	bne.n	400340 <gpio_conf+0xcc>
  400328:	4b68      	ldr	r3, [pc, #416]	; (4004cc <gpio_conf+0x258>)
  40032a:	699b      	ldr	r3, [r3, #24]
  40032c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400330:	2b00      	cmp	r3, #0
  400332:	d105      	bne.n	400340 <gpio_conf+0xcc>
  400334:	4a65      	ldr	r2, [pc, #404]	; (4004cc <gpio_conf+0x258>)
  400336:	4b65      	ldr	r3, [pc, #404]	; (4004cc <gpio_conf+0x258>)
  400338:	691b      	ldr	r3, [r3, #16]
  40033a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  40033e:	6113      	str	r3, [r2, #16]
  400340:	687b      	ldr	r3, [r7, #4]
  400342:	f003 0301 	and.w	r3, r3, #1
  400346:	2b00      	cmp	r3, #0
  400348:	d00c      	beq.n	400364 <gpio_conf+0xf0>
  40034a:	68fb      	ldr	r3, [r7, #12]
  40034c:	681a      	ldr	r2, [r3, #0]
  40034e:	68bb      	ldr	r3, [r7, #8]
  400350:	431a      	orrs	r2, r3
  400352:	68fb      	ldr	r3, [r7, #12]
  400354:	601a      	str	r2, [r3, #0]
  400356:	68fb      	ldr	r3, [r7, #12]
  400358:	695a      	ldr	r2, [r3, #20]
  40035a:	68bb      	ldr	r3, [r7, #8]
  40035c:	431a      	orrs	r2, r3
  40035e:	68fb      	ldr	r3, [r7, #12]
  400360:	615a      	str	r2, [r3, #20]
  400362:	e024      	b.n	4003ae <gpio_conf+0x13a>
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	f003 0302 	and.w	r3, r3, #2
  40036a:	2b00      	cmp	r3, #0
  40036c:	d014      	beq.n	400398 <gpio_conf+0x124>
  40036e:	68fb      	ldr	r3, [r7, #12]
  400370:	681a      	ldr	r2, [r3, #0]
  400372:	68bb      	ldr	r3, [r7, #8]
  400374:	431a      	orrs	r2, r3
  400376:	68fb      	ldr	r3, [r7, #12]
  400378:	601a      	str	r2, [r3, #0]
  40037a:	68fb      	ldr	r3, [r7, #12]
  40037c:	691a      	ldr	r2, [r3, #16]
  40037e:	68bb      	ldr	r3, [r7, #8]
  400380:	431a      	orrs	r2, r3
  400382:	68fb      	ldr	r3, [r7, #12]
  400384:	611a      	str	r2, [r3, #16]
  400386:	68fb      	ldr	r3, [r7, #12]
  400388:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
  40038c:	68bb      	ldr	r3, [r7, #8]
  40038e:	431a      	orrs	r2, r3
  400390:	68fb      	ldr	r3, [r7, #12]
  400392:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  400396:	e00a      	b.n	4003ae <gpio_conf+0x13a>
  400398:	687b      	ldr	r3, [r7, #4]
  40039a:	f003 0304 	and.w	r3, r3, #4
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d005      	beq.n	4003ae <gpio_conf+0x13a>
  4003a2:	68fb      	ldr	r3, [r7, #12]
  4003a4:	685a      	ldr	r2, [r3, #4]
  4003a6:	68bb      	ldr	r3, [r7, #8]
  4003a8:	431a      	orrs	r2, r3
  4003aa:	68fb      	ldr	r3, [r7, #12]
  4003ac:	605a      	str	r2, [r3, #4]
  4003ae:	687b      	ldr	r3, [r7, #4]
  4003b0:	f003 0308 	and.w	r3, r3, #8
  4003b4:	2b00      	cmp	r3, #0
  4003b6:	d00e      	beq.n	4003d6 <gpio_conf+0x162>
  4003b8:	68fb      	ldr	r3, [r7, #12]
  4003ba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  4003be:	68bb      	ldr	r3, [r7, #8]
  4003c0:	431a      	orrs	r2, r3
  4003c2:	68fb      	ldr	r3, [r7, #12]
  4003c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4003c8:	68fb      	ldr	r3, [r7, #12]
  4003ca:	6e5a      	ldr	r2, [r3, #100]	; 0x64
  4003cc:	68bb      	ldr	r3, [r7, #8]
  4003ce:	431a      	orrs	r2, r3
  4003d0:	68fb      	ldr	r3, [r7, #12]
  4003d2:	665a      	str	r2, [r3, #100]	; 0x64
  4003d4:	e026      	b.n	400424 <gpio_conf+0x1b0>
  4003d6:	687b      	ldr	r3, [r7, #4]
  4003d8:	f003 0310 	and.w	r3, r3, #16
  4003dc:	2b00      	cmp	r3, #0
  4003de:	d00e      	beq.n	4003fe <gpio_conf+0x18a>
  4003e0:	68fb      	ldr	r3, [r7, #12]
  4003e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  4003e4:	68bb      	ldr	r3, [r7, #8]
  4003e6:	431a      	orrs	r2, r3
  4003e8:	68fb      	ldr	r3, [r7, #12]
  4003ea:	661a      	str	r2, [r3, #96]	; 0x60
  4003ec:	68fb      	ldr	r3, [r7, #12]
  4003ee:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
  4003f2:	68bb      	ldr	r3, [r7, #8]
  4003f4:	431a      	orrs	r2, r3
  4003f6:	68fb      	ldr	r3, [r7, #12]
  4003f8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4003fc:	e012      	b.n	400424 <gpio_conf+0x1b0>
  4003fe:	687b      	ldr	r3, [r7, #4]
  400400:	f003 0320 	and.w	r3, r3, #32
  400404:	2b00      	cmp	r3, #0
  400406:	d00d      	beq.n	400424 <gpio_conf+0x1b0>
  400408:	68fb      	ldr	r3, [r7, #12]
  40040a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  40040c:	68bb      	ldr	r3, [r7, #8]
  40040e:	431a      	orrs	r2, r3
  400410:	68fb      	ldr	r3, [r7, #12]
  400412:	661a      	str	r2, [r3, #96]	; 0x60
  400414:	68fb      	ldr	r3, [r7, #12]
  400416:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  40041a:	68bb      	ldr	r3, [r7, #8]
  40041c:	431a      	orrs	r2, r3
  40041e:	68fb      	ldr	r3, [r7, #12]
  400420:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400424:	687b      	ldr	r3, [r7, #4]
  400426:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40042a:	2b00      	cmp	r3, #0
  40042c:	d014      	beq.n	400458 <gpio_conf+0x1e4>
  40042e:	68fb      	ldr	r3, [r7, #12]
  400430:	681a      	ldr	r2, [r3, #0]
  400432:	68bb      	ldr	r3, [r7, #8]
  400434:	431a      	orrs	r2, r3
  400436:	68fb      	ldr	r3, [r7, #12]
  400438:	601a      	str	r2, [r3, #0]
  40043a:	68fb      	ldr	r3, [r7, #12]
  40043c:	695a      	ldr	r2, [r3, #20]
  40043e:	68bb      	ldr	r3, [r7, #8]
  400440:	431a      	orrs	r2, r3
  400442:	68fb      	ldr	r3, [r7, #12]
  400444:	615a      	str	r2, [r3, #20]
  400446:	68fb      	ldr	r3, [r7, #12]
  400448:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  40044c:	68bb      	ldr	r3, [r7, #8]
  40044e:	431a      	orrs	r2, r3
  400450:	68fb      	ldr	r3, [r7, #12]
  400452:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400456:	e00d      	b.n	400474 <gpio_conf+0x200>
  400458:	687b      	ldr	r3, [r7, #4]
  40045a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40045e:	2b00      	cmp	r3, #0
  400460:	d008      	beq.n	400474 <gpio_conf+0x200>
  400462:	68fb      	ldr	r3, [r7, #12]
  400464:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  400468:	68bb      	ldr	r3, [r7, #8]
  40046a:	43db      	mvns	r3, r3
  40046c:	401a      	ands	r2, r3
  40046e:	68fb      	ldr	r3, [r7, #12]
  400470:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400474:	687b      	ldr	r3, [r7, #4]
  400476:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40047a:	2b00      	cmp	r3, #0
  40047c:	d012      	beq.n	4004a4 <gpio_conf+0x230>
  40047e:	68fb      	ldr	r3, [r7, #12]
  400480:	681a      	ldr	r2, [r3, #0]
  400482:	68bb      	ldr	r3, [r7, #8]
  400484:	431a      	orrs	r2, r3
  400486:	68fb      	ldr	r3, [r7, #12]
  400488:	601a      	str	r2, [r3, #0]
  40048a:	68fb      	ldr	r3, [r7, #12]
  40048c:	695a      	ldr	r2, [r3, #20]
  40048e:	68bb      	ldr	r3, [r7, #8]
  400490:	431a      	orrs	r2, r3
  400492:	68fb      	ldr	r3, [r7, #12]
  400494:	615a      	str	r2, [r3, #20]
  400496:	68fb      	ldr	r3, [r7, #12]
  400498:	6a1a      	ldr	r2, [r3, #32]
  40049a:	68bb      	ldr	r3, [r7, #8]
  40049c:	431a      	orrs	r2, r3
  40049e:	68fb      	ldr	r3, [r7, #12]
  4004a0:	621a      	str	r2, [r3, #32]
  4004a2:	e00a      	b.n	4004ba <gpio_conf+0x246>
  4004a4:	687b      	ldr	r3, [r7, #4]
  4004a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4004aa:	2b00      	cmp	r3, #0
  4004ac:	d005      	beq.n	4004ba <gpio_conf+0x246>
  4004ae:	68fb      	ldr	r3, [r7, #12]
  4004b0:	6a1a      	ldr	r2, [r3, #32]
  4004b2:	68bb      	ldr	r3, [r7, #8]
  4004b4:	431a      	orrs	r2, r3
  4004b6:	68fb      	ldr	r3, [r7, #12]
  4004b8:	621a      	str	r2, [r3, #32]
  4004ba:	bf00      	nop
  4004bc:	3714      	adds	r7, #20
  4004be:	46bd      	mov	sp, r7
  4004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004c4:	4770      	bx	lr
  4004c6:	bf00      	nop
  4004c8:	400e0e00 	andmi	r0, lr, r0, lsl #28
  4004cc:	400e0600 	andmi	r0, lr, r0, lsl #12
  4004d0:	400e1000 	andmi	r1, lr, r0
  4004d4:	40088000 	andmi	r8, r8, r0
  4004d8:	400e1200 	andmi	r1, lr, r0, lsl #4
  4004dc:	400e1400 	andmi	r1, lr, r0, lsl #8
  4004e0:	400e1600 	andmi	r1, lr, r0, lsl #12

004004e4 <gpio_set>:
  4004e4:	b480      	push	{r7}
  4004e6:	b083      	sub	sp, #12
  4004e8:	af00      	add	r7, sp, #0
  4004ea:	6078      	str	r0, [r7, #4]
  4004ec:	6039      	str	r1, [r7, #0]
  4004ee:	687b      	ldr	r3, [r7, #4]
  4004f0:	683a      	ldr	r2, [r7, #0]
  4004f2:	631a      	str	r2, [r3, #48]	; 0x30
  4004f4:	bf00      	nop
  4004f6:	370c      	adds	r7, #12
  4004f8:	46bd      	mov	sp, r7
  4004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004fe:	4770      	bx	lr

00400500 <gpio_clr>:
  400500:	b480      	push	{r7}
  400502:	b083      	sub	sp, #12
  400504:	af00      	add	r7, sp, #0
  400506:	6078      	str	r0, [r7, #4]
  400508:	6039      	str	r1, [r7, #0]
  40050a:	687b      	ldr	r3, [r7, #4]
  40050c:	683a      	ldr	r2, [r7, #0]
  40050e:	635a      	str	r2, [r3, #52]	; 0x34
  400510:	bf00      	nop
  400512:	370c      	adds	r7, #12
  400514:	46bd      	mov	sp, r7
  400516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40051a:	4770      	bx	lr

0040051c <gpio_write>:
  40051c:	b580      	push	{r7, lr}
  40051e:	b084      	sub	sp, #16
  400520:	af00      	add	r7, sp, #0
  400522:	60f8      	str	r0, [r7, #12]
  400524:	60b9      	str	r1, [r7, #8]
  400526:	4613      	mov	r3, r2
  400528:	71fb      	strb	r3, [r7, #7]
  40052a:	79fb      	ldrb	r3, [r7, #7]
  40052c:	2b00      	cmp	r3, #0
  40052e:	d004      	beq.n	40053a <gpio_write+0x1e>
  400530:	68b9      	ldr	r1, [r7, #8]
  400532:	68f8      	ldr	r0, [r7, #12]
  400534:	f7ff ffd6 	bl	4004e4 <gpio_set>
  400538:	e003      	b.n	400542 <gpio_write+0x26>
  40053a:	68b9      	ldr	r1, [r7, #8]
  40053c:	68f8      	ldr	r0, [r7, #12]
  40053e:	f7ff ffdf 	bl	400500 <gpio_clr>
  400542:	bf00      	nop
  400544:	3710      	adds	r7, #16
  400546:	46bd      	mov	sp, r7
  400548:	bd80      	pop	{r7, pc}

0040054a <gpio_set_alt>:
  40054a:	b580      	push	{r7, lr}
  40054c:	b084      	sub	sp, #16
  40054e:	af00      	add	r7, sp, #0
  400550:	60f8      	str	r0, [r7, #12]
  400552:	60b9      	str	r1, [r7, #8]
  400554:	4613      	mov	r3, r2
  400556:	71fb      	strb	r3, [r7, #7]
  400558:	2204      	movs	r2, #4
  40055a:	68b9      	ldr	r1, [r7, #8]
  40055c:	68f8      	ldr	r0, [r7, #12]
  40055e:	f7ff fe89 	bl	400274 <gpio_conf>
  400562:	79fb      	ldrb	r3, [r7, #7]
  400564:	f003 0301 	and.w	r3, r3, #1
  400568:	2b00      	cmp	r3, #0
  40056a:	d006      	beq.n	40057a <gpio_set_alt+0x30>
  40056c:	68fb      	ldr	r3, [r7, #12]
  40056e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400570:	68bb      	ldr	r3, [r7, #8]
  400572:	431a      	orrs	r2, r3
  400574:	68fb      	ldr	r3, [r7, #12]
  400576:	671a      	str	r2, [r3, #112]	; 0x70
  400578:	e006      	b.n	400588 <gpio_set_alt+0x3e>
  40057a:	68fb      	ldr	r3, [r7, #12]
  40057c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40057e:	68bb      	ldr	r3, [r7, #8]
  400580:	43db      	mvns	r3, r3
  400582:	401a      	ands	r2, r3
  400584:	68fb      	ldr	r3, [r7, #12]
  400586:	671a      	str	r2, [r3, #112]	; 0x70
  400588:	79fb      	ldrb	r3, [r7, #7]
  40058a:	f003 0302 	and.w	r3, r3, #2
  40058e:	2b00      	cmp	r3, #0
  400590:	d006      	beq.n	4005a0 <gpio_set_alt+0x56>
  400592:	68fb      	ldr	r3, [r7, #12]
  400594:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400596:	68bb      	ldr	r3, [r7, #8]
  400598:	431a      	orrs	r2, r3
  40059a:	68fb      	ldr	r3, [r7, #12]
  40059c:	675a      	str	r2, [r3, #116]	; 0x74
  40059e:	e006      	b.n	4005ae <gpio_set_alt+0x64>
  4005a0:	68fb      	ldr	r3, [r7, #12]
  4005a2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005a4:	68bb      	ldr	r3, [r7, #8]
  4005a6:	43db      	mvns	r3, r3
  4005a8:	401a      	ands	r2, r3
  4005aa:	68fb      	ldr	r3, [r7, #12]
  4005ac:	675a      	str	r2, [r3, #116]	; 0x74
  4005ae:	bf00      	nop
  4005b0:	3710      	adds	r7, #16
  4005b2:	46bd      	mov	sp, r7
  4005b4:	bd80      	pop	{r7, pc}
  4005b6:	ffff b4b0 	vsri.64	d27, d16, #1

004005b8 <pwm_clocks_generate>:
  4005b8:	b4b0      	push	{r4, r5, r7}
  4005ba:	b091      	sub	sp, #68	; 0x44
  4005bc:	af00      	add	r7, sp, #0
  4005be:	6078      	str	r0, [r7, #4]
  4005c0:	4b1a      	ldr	r3, [pc, #104]	; (40062c <pwm_clocks_generate+0x74>)
  4005c2:	f107 040c 	add.w	r4, r7, #12
  4005c6:	461d      	mov	r5, r3
  4005c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4005ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4005cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4005ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4005d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  4005d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  4005d8:	2300      	movs	r3, #0
  4005da:	63fb      	str	r3, [r7, #60]	; 0x3c
  4005dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4005de:	009b      	lsls	r3, r3, #2
  4005e0:	f107 0240 	add.w	r2, r7, #64	; 0x40
  4005e4:	4413      	add	r3, r2
  4005e6:	f853 3c34 	ldr.w	r3, [r3, #-52]
  4005ea:	4a11      	ldr	r2, [pc, #68]	; (400630 <pwm_clocks_generate+0x78>)
  4005ec:	fbb2 f2f3 	udiv	r2, r2, r3
  4005f0:	687b      	ldr	r3, [r7, #4]
  4005f2:	fbb2 f3f3 	udiv	r3, r2, r3
  4005f6:	63bb      	str	r3, [r7, #56]	; 0x38
  4005f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4005fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  4005fe:	d906      	bls.n	40060e <pwm_clocks_generate+0x56>
  400600:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400602:	3301      	adds	r3, #1
  400604:	63fb      	str	r3, [r7, #60]	; 0x3c
  400606:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400608:	2b0a      	cmp	r3, #10
  40060a:	d9e7      	bls.n	4005dc <pwm_clocks_generate+0x24>
  40060c:	e000      	b.n	400610 <pwm_clocks_generate+0x58>
  40060e:	bf00      	nop
  400610:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400612:	2b0a      	cmp	r3, #10
  400614:	d804      	bhi.n	400620 <pwm_clocks_generate+0x68>
  400616:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400618:	021a      	lsls	r2, r3, #8
  40061a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40061c:	4313      	orrs	r3, r2
  40061e:	e000      	b.n	400622 <pwm_clocks_generate+0x6a>
  400620:	2300      	movs	r3, #0
  400622:	4618      	mov	r0, r3
  400624:	3744      	adds	r7, #68	; 0x44
  400626:	46bd      	mov	sp, r7
  400628:	bcb0      	pop	{r4, r5, r7}
  40062a:	4770      	bx	lr
  40062c:	004017c4 	subeq	r1, r0, r4, asr #15
  400630:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^

00400634 <pwm_conf>:
  400634:	b580      	push	{r7, lr}
  400636:	b084      	sub	sp, #16
  400638:	af00      	add	r7, sp, #0
  40063a:	6078      	str	r0, [r7, #4]
  40063c:	6039      	str	r1, [r7, #0]
  40063e:	687b      	ldr	r3, [r7, #4]
  400640:	4a14      	ldr	r2, [pc, #80]	; (400694 <pwm_conf+0x60>)
  400642:	4293      	cmp	r3, r2
  400644:	d106      	bne.n	400654 <pwm_conf+0x20>
  400646:	4a14      	ldr	r2, [pc, #80]	; (400698 <pwm_conf+0x64>)
  400648:	4b13      	ldr	r3, [pc, #76]	; (400698 <pwm_conf+0x64>)
  40064a:	691b      	ldr	r3, [r3, #16]
  40064c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  400650:	6113      	str	r3, [r2, #16]
  400652:	e00b      	b.n	40066c <pwm_conf+0x38>
  400654:	687b      	ldr	r3, [r7, #4]
  400656:	4a11      	ldr	r2, [pc, #68]	; (40069c <pwm_conf+0x68>)
  400658:	4293      	cmp	r3, r2
  40065a:	d115      	bne.n	400688 <pwm_conf+0x54>
  40065c:	4a0e      	ldr	r2, [pc, #56]	; (400698 <pwm_conf+0x64>)
  40065e:	4b0e      	ldr	r3, [pc, #56]	; (400698 <pwm_conf+0x64>)
  400660:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  400664:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
  400668:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
  40066c:	687b      	ldr	r3, [r7, #4]
  40066e:	220f      	movs	r2, #15
  400670:	609a      	str	r2, [r3, #8]
  400672:	6838      	ldr	r0, [r7, #0]
  400674:	f7ff ffa0 	bl	4005b8 <pwm_clocks_generate>
  400678:	60f8      	str	r0, [r7, #12]
  40067a:	68fb      	ldr	r3, [r7, #12]
  40067c:	2b00      	cmp	r3, #0
  40067e:	d005      	beq.n	40068c <pwm_conf+0x58>
  400680:	687b      	ldr	r3, [r7, #4]
  400682:	68fa      	ldr	r2, [r7, #12]
  400684:	601a      	str	r2, [r3, #0]
  400686:	e002      	b.n	40068e <pwm_conf+0x5a>
  400688:	bf00      	nop
  40068a:	e000      	b.n	40068e <pwm_conf+0x5a>
  40068c:	bf00      	nop
  40068e:	3710      	adds	r7, #16
  400690:	46bd      	mov	sp, r7
  400692:	bd80      	pop	{r7, pc}
  400694:	40020000 	andmi	r0, r2, r0
  400698:	400e0600 	andmi	r0, lr, r0, lsl #12
  40069c:	4005c000 	andmi	ip, r5, r0

004006a0 <pwm_channel_conf>:
  4006a0:	b480      	push	{r7}
  4006a2:	b085      	sub	sp, #20
  4006a4:	af00      	add	r7, sp, #0
  4006a6:	60f8      	str	r0, [r7, #12]
  4006a8:	460b      	mov	r3, r1
  4006aa:	607a      	str	r2, [r7, #4]
  4006ac:	72fb      	strb	r3, [r7, #11]
  4006ae:	7afb      	ldrb	r3, [r7, #11]
  4006b0:	687a      	ldr	r2, [r7, #4]
  4006b2:	4936      	ldr	r1, [pc, #216]	; (40078c <pwm_channel_conf+0xec>)
  4006b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  4006b8:	7afb      	ldrb	r3, [r7, #11]
  4006ba:	68fa      	ldr	r2, [r7, #12]
  4006bc:	3310      	adds	r3, #16
  4006be:	015b      	lsls	r3, r3, #5
  4006c0:	4413      	add	r3, r2
  4006c2:	220b      	movs	r2, #11
  4006c4:	601a      	str	r2, [r3, #0]
  4006c6:	7afb      	ldrb	r3, [r7, #11]
  4006c8:	68fa      	ldr	r2, [r7, #12]
  4006ca:	3310      	adds	r3, #16
  4006cc:	015b      	lsls	r3, r3, #5
  4006ce:	4413      	add	r3, r2
  4006d0:	3304      	adds	r3, #4
  4006d2:	2264      	movs	r2, #100	; 0x64
  4006d4:	601a      	str	r2, [r3, #0]
  4006d6:	7afb      	ldrb	r3, [r7, #11]
  4006d8:	68fa      	ldr	r2, [r7, #12]
  4006da:	015b      	lsls	r3, r3, #5
  4006dc:	4413      	add	r3, r2
  4006de:	f503 7303 	add.w	r3, r3, #524	; 0x20c
  4006e2:	687a      	ldr	r2, [r7, #4]
  4006e4:	601a      	str	r2, [r3, #0]
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	2200      	movs	r2, #0
  4006ea:	649a      	str	r2, [r3, #72]	; 0x48
  4006ec:	68fb      	ldr	r3, [r7, #12]
  4006ee:	6a1b      	ldr	r3, [r3, #32]
  4006f0:	7afa      	ldrb	r2, [r7, #11]
  4006f2:	2101      	movs	r1, #1
  4006f4:	fa01 f202 	lsl.w	r2, r1, r2
  4006f8:	431a      	orrs	r2, r3
  4006fa:	68fb      	ldr	r3, [r7, #12]
  4006fc:	621a      	str	r2, [r3, #32]
  4006fe:	68fb      	ldr	r3, [r7, #12]
  400700:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400702:	7afa      	ldrb	r2, [r7, #11]
  400704:	2101      	movs	r1, #1
  400706:	4091      	lsls	r1, r2
  400708:	7afa      	ldrb	r2, [r7, #11]
  40070a:	3210      	adds	r2, #16
  40070c:	2001      	movs	r0, #1
  40070e:	fa00 f202 	lsl.w	r2, r0, r2
  400712:	400a      	ands	r2, r1
  400714:	43d2      	mvns	r2, r2
  400716:	401a      	ands	r2, r3
  400718:	68fb      	ldr	r3, [r7, #12]
  40071a:	669a      	str	r2, [r3, #104]	; 0x68
  40071c:	68fb      	ldr	r3, [r7, #12]
  40071e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  400722:	7afa      	ldrb	r2, [r7, #11]
  400724:	2101      	movs	r1, #1
  400726:	4091      	lsls	r1, r2
  400728:	7afa      	ldrb	r2, [r7, #11]
  40072a:	3210      	adds	r2, #16
  40072c:	2001      	movs	r0, #1
  40072e:	fa00 f202 	lsl.w	r2, r0, r2
  400732:	400a      	ands	r2, r1
  400734:	43d2      	mvns	r2, r2
  400736:	401a      	ands	r2, r3
  400738:	68fb      	ldr	r3, [r7, #12]
  40073a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  40073e:	68fb      	ldr	r3, [r7, #12]
  400740:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  400742:	7afa      	ldrb	r2, [r7, #11]
  400744:	00d2      	lsls	r2, r2, #3
  400746:	21ff      	movs	r1, #255	; 0xff
  400748:	fa01 f202 	lsl.w	r2, r1, r2
  40074c:	43d2      	mvns	r2, r2
  40074e:	401a      	ands	r2, r3
  400750:	68fb      	ldr	r3, [r7, #12]
  400752:	66da      	str	r2, [r3, #108]	; 0x6c
  400754:	7afb      	ldrb	r3, [r7, #11]
  400756:	7afa      	ldrb	r2, [r7, #11]
  400758:	68f9      	ldr	r1, [r7, #12]
  40075a:	3210      	adds	r2, #16
  40075c:	0152      	lsls	r2, r2, #5
  40075e:	440a      	add	r2, r1
  400760:	6812      	ldr	r2, [r2, #0]
  400762:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
  400766:	68f9      	ldr	r1, [r7, #12]
  400768:	3310      	adds	r3, #16
  40076a:	015b      	lsls	r3, r3, #5
  40076c:	440b      	add	r3, r1
  40076e:	601a      	str	r2, [r3, #0]
  400770:	7afb      	ldrb	r3, [r7, #11]
  400772:	2201      	movs	r2, #1
  400774:	fa02 f303 	lsl.w	r3, r2, r3
  400778:	461a      	mov	r2, r3
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	605a      	str	r2, [r3, #4]
  40077e:	bf00      	nop
  400780:	3714      	adds	r7, #20
  400782:	46bd      	mov	sp, r7
  400784:	f85d 7b04 	ldr.w	r7, [sp], #4
  400788:	4770      	bx	lr
  40078a:	bf00      	nop
  40078c:	20400070 	subcs	r0, r0, r0, ror r0

00400790 <pwm_channel_set_duty>:
  400790:	b480      	push	{r7}
  400792:	b085      	sub	sp, #20
  400794:	af00      	add	r7, sp, #0
  400796:	6078      	str	r0, [r7, #4]
  400798:	460b      	mov	r3, r1
  40079a:	70fb      	strb	r3, [r7, #3]
  40079c:	4613      	mov	r3, r2
  40079e:	70bb      	strb	r3, [r7, #2]
  4007a0:	78bb      	ldrb	r3, [r7, #2]
  4007a2:	ee07 3a90 	vmov	s15, r3
  4007a6:	eeb8 6be7 	vcvt.f64.s32	d6, s15
  4007aa:	ed9f 5b19 	vldr	d5, [pc, #100]	; 400810 <pwm_channel_set_duty+0x80>
  4007ae:	ee86 7b05 	vdiv.f64	d7, d6, d5
  4007b2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
  4007b6:	edc7 7a03 	vstr	s15, [r7, #12]
  4007ba:	78fb      	ldrb	r3, [r7, #3]
  4007bc:	4a16      	ldr	r2, [pc, #88]	; (400818 <pwm_channel_set_duty+0x88>)
  4007be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4007c2:	ee07 3a90 	vmov	s15, r3
  4007c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  4007ca:	78fb      	ldrb	r3, [r7, #3]
  4007cc:	4a12      	ldr	r2, [pc, #72]	; (400818 <pwm_channel_set_duty+0x88>)
  4007ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4007d2:	ee07 3a90 	vmov	s15, r3
  4007d6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  4007da:	edd7 7a03 	vldr	s15, [r7, #12]
  4007de:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4007e2:	ee77 7a67 	vsub.f32	s15, s14, s15
  4007e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  4007ea:	ee17 3a90 	vmov	r3, s15
  4007ee:	60bb      	str	r3, [r7, #8]
  4007f0:	78fb      	ldrb	r3, [r7, #3]
  4007f2:	687a      	ldr	r2, [r7, #4]
  4007f4:	3310      	adds	r3, #16
  4007f6:	015b      	lsls	r3, r3, #5
  4007f8:	4413      	add	r3, r2
  4007fa:	3304      	adds	r3, #4
  4007fc:	68ba      	ldr	r2, [r7, #8]
  4007fe:	601a      	str	r2, [r3, #0]
  400800:	bf00      	nop
  400802:	3714      	adds	r7, #20
  400804:	46bd      	mov	sp, r7
  400806:	f85d 7b04 	ldr.w	r7, [sp], #4
  40080a:	4770      	bx	lr
  40080c:	f3af 8000 	nop.w
  400810:	00000000 	andeq	r0, r0, r0
  400814:	40590000 	subsmi	r0, r9, r0
  400818:	20400070 	subcs	r0, r0, r0, ror r0

0040081c <spi_conf>:
  40081c:	b580      	push	{r7, lr}
  40081e:	b086      	sub	sp, #24
  400820:	af00      	add	r7, sp, #0
  400822:	60f8      	str	r0, [r7, #12]
  400824:	60b9      	str	r1, [r7, #8]
  400826:	4613      	mov	r3, r2
  400828:	71fb      	strb	r3, [r7, #7]
  40082a:	68fb      	ldr	r3, [r7, #12]
  40082c:	4a59      	ldr	r2, [pc, #356]	; (400994 <spi_conf+0x178>)
  40082e:	4293      	cmp	r3, r2
  400830:	d10c      	bne.n	40084c <spi_conf+0x30>
  400832:	4b59      	ldr	r3, [pc, #356]	; (400998 <spi_conf+0x17c>)
  400834:	691b      	ldr	r3, [r3, #16]
  400836:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  40083a:	2b00      	cmp	r3, #0
  40083c:	d106      	bne.n	40084c <spi_conf+0x30>
  40083e:	4a56      	ldr	r2, [pc, #344]	; (400998 <spi_conf+0x17c>)
  400840:	4b55      	ldr	r3, [pc, #340]	; (400998 <spi_conf+0x17c>)
  400842:	691b      	ldr	r3, [r3, #16]
  400844:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  400848:	6113      	str	r3, [r2, #16]
  40084a:	e012      	b.n	400872 <spi_conf+0x56>
  40084c:	68fb      	ldr	r3, [r7, #12]
  40084e:	4a53      	ldr	r2, [pc, #332]	; (40099c <spi_conf+0x180>)
  400850:	4293      	cmp	r3, r2
  400852:	d10e      	bne.n	400872 <spi_conf+0x56>
  400854:	4b50      	ldr	r3, [pc, #320]	; (400998 <spi_conf+0x17c>)
  400856:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  40085a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  40085e:	2b00      	cmp	r3, #0
  400860:	d107      	bne.n	400872 <spi_conf+0x56>
  400862:	4a4d      	ldr	r2, [pc, #308]	; (400998 <spi_conf+0x17c>)
  400864:	4b4c      	ldr	r3, [pc, #304]	; (400998 <spi_conf+0x17c>)
  400866:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  40086a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40086e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
  400872:	68fb      	ldr	r3, [r7, #12]
  400874:	2200      	movs	r2, #0
  400876:	605a      	str	r2, [r3, #4]
  400878:	68fb      	ldr	r3, [r7, #12]
  40087a:	2200      	movs	r2, #0
  40087c:	631a      	str	r2, [r3, #48]	; 0x30
  40087e:	68fb      	ldr	r3, [r7, #12]
  400880:	2200      	movs	r2, #0
  400882:	635a      	str	r2, [r3, #52]	; 0x34
  400884:	68fb      	ldr	r3, [r7, #12]
  400886:	2200      	movs	r2, #0
  400888:	639a      	str	r2, [r3, #56]	; 0x38
  40088a:	68fb      	ldr	r3, [r7, #12]
  40088c:	2200      	movs	r2, #0
  40088e:	63da      	str	r2, [r3, #60]	; 0x3c
  400890:	68fb      	ldr	r3, [r7, #12]
  400892:	22ff      	movs	r2, #255	; 0xff
  400894:	619a      	str	r2, [r3, #24]
  400896:	68fb      	ldr	r3, [r7, #12]
  400898:	2282      	movs	r2, #130	; 0x82
  40089a:	601a      	str	r2, [r3, #0]
  40089c:	68fb      	ldr	r3, [r7, #12]
  40089e:	685b      	ldr	r3, [r3, #4]
  4008a0:	f043 0211 	orr.w	r2, r3, #17
  4008a4:	68fb      	ldr	r3, [r7, #12]
  4008a6:	605a      	str	r2, [r3, #4]
  4008a8:	68fb      	ldr	r3, [r7, #12]
  4008aa:	685a      	ldr	r2, [r3, #4]
  4008ac:	68fb      	ldr	r3, [r7, #12]
  4008ae:	605a      	str	r2, [r3, #4]
  4008b0:	79fb      	ldrb	r3, [r7, #7]
  4008b2:	f003 0308 	and.w	r3, r3, #8
  4008b6:	2b00      	cmp	r3, #0
  4008b8:	d068      	beq.n	40098c <spi_conf+0x170>
  4008ba:	68fb      	ldr	r3, [r7, #12]
  4008bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4008be:	79fb      	ldrb	r3, [r7, #7]
  4008c0:	f003 0303 	and.w	r3, r3, #3
  4008c4:	431a      	orrs	r2, r3
  4008c6:	68fb      	ldr	r3, [r7, #12]
  4008c8:	631a      	str	r2, [r3, #48]	; 0x30
  4008ca:	68fb      	ldr	r3, [r7, #12]
  4008cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4008ce:	68fb      	ldr	r3, [r7, #12]
  4008d0:	631a      	str	r2, [r3, #48]	; 0x30
  4008d2:	68bb      	ldr	r3, [r7, #8]
  4008d4:	2b00      	cmp	r3, #0
  4008d6:	d101      	bne.n	4008dc <spi_conf+0xc0>
  4008d8:	2301      	movs	r3, #1
  4008da:	60bb      	str	r3, [r7, #8]
  4008dc:	4a30      	ldr	r2, [pc, #192]	; (4009a0 <spi_conf+0x184>)
  4008de:	68bb      	ldr	r3, [r7, #8]
  4008e0:	fbb2 f3f3 	udiv	r3, r2, r3
  4008e4:	75fb      	strb	r3, [r7, #23]
  4008e6:	7dfb      	ldrb	r3, [r7, #23]
  4008e8:	2b00      	cmp	r3, #0
  4008ea:	d101      	bne.n	4008f0 <spi_conf+0xd4>
  4008ec:	2301      	movs	r3, #1
  4008ee:	75fb      	strb	r3, [r7, #23]
  4008f0:	68fb      	ldr	r3, [r7, #12]
  4008f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008f4:	7dfa      	ldrb	r2, [r7, #23]
  4008f6:	0212      	lsls	r2, r2, #8
  4008f8:	431a      	orrs	r2, r3
  4008fa:	68fb      	ldr	r3, [r7, #12]
  4008fc:	631a      	str	r2, [r3, #48]	; 0x30
  4008fe:	68fb      	ldr	r3, [r7, #12]
  400900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  400902:	7dfa      	ldrb	r2, [r7, #23]
  400904:	0212      	lsls	r2, r2, #8
  400906:	431a      	orrs	r2, r3
  400908:	68fb      	ldr	r3, [r7, #12]
  40090a:	635a      	str	r2, [r3, #52]	; 0x34
  40090c:	68fb      	ldr	r3, [r7, #12]
  40090e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  400910:	7dfa      	ldrb	r2, [r7, #23]
  400912:	0212      	lsls	r2, r2, #8
  400914:	431a      	orrs	r2, r3
  400916:	68fb      	ldr	r3, [r7, #12]
  400918:	639a      	str	r2, [r3, #56]	; 0x38
  40091a:	68fb      	ldr	r3, [r7, #12]
  40091c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40091e:	7dfa      	ldrb	r2, [r7, #23]
  400920:	0212      	lsls	r2, r2, #8
  400922:	431a      	orrs	r2, r3
  400924:	68fb      	ldr	r3, [r7, #12]
  400926:	63da      	str	r2, [r3, #60]	; 0x3c
  400928:	2204      	movs	r2, #4
  40092a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  40092e:	481d      	ldr	r0, [pc, #116]	; (4009a4 <spi_conf+0x188>)
  400930:	f7ff fca0 	bl	400274 <gpio_conf>
  400934:	2201      	movs	r2, #1
  400936:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  40093a:	481a      	ldr	r0, [pc, #104]	; (4009a4 <spi_conf+0x188>)
  40093c:	f7ff fe05 	bl	40054a <gpio_set_alt>
  400940:	2204      	movs	r2, #4
  400942:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400946:	4817      	ldr	r0, [pc, #92]	; (4009a4 <spi_conf+0x188>)
  400948:	f7ff fc94 	bl	400274 <gpio_conf>
  40094c:	2201      	movs	r2, #1
  40094e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400952:	4814      	ldr	r0, [pc, #80]	; (4009a4 <spi_conf+0x188>)
  400954:	f7ff fdf9 	bl	40054a <gpio_set_alt>
  400958:	2204      	movs	r2, #4
  40095a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  40095e:	4811      	ldr	r0, [pc, #68]	; (4009a4 <spi_conf+0x188>)
  400960:	f7ff fc88 	bl	400274 <gpio_conf>
  400964:	2201      	movs	r2, #1
  400966:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  40096a:	480e      	ldr	r0, [pc, #56]	; (4009a4 <spi_conf+0x188>)
  40096c:	f7ff fded 	bl	40054a <gpio_set_alt>
  400970:	68fb      	ldr	r3, [r7, #12]
  400972:	681b      	ldr	r3, [r3, #0]
  400974:	f043 0201 	orr.w	r2, r3, #1
  400978:	68fb      	ldr	r3, [r7, #12]
  40097a:	601a      	str	r2, [r3, #0]
  40097c:	bf00      	nop
  40097e:	68fb      	ldr	r3, [r7, #12]
  400980:	691b      	ldr	r3, [r3, #16]
  400982:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400986:	2b00      	cmp	r3, #0
  400988:	d0f9      	beq.n	40097e <spi_conf+0x162>
  40098a:	e000      	b.n	40098e <spi_conf+0x172>
  40098c:	bf00      	nop
  40098e:	3718      	adds	r7, #24
  400990:	46bd      	mov	sp, r7
  400992:	bd80      	pop	{r7, pc}
  400994:	40008000 	andmi	r8, r0, r0
  400998:	400e0600 	andmi	r0, lr, r0, lsl #12
  40099c:	40058000 	andmi	r8, r5, r0
  4009a0:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^
  4009a4:	400e1400 	andmi	r1, lr, r0, lsl #8

004009a8 <spi_send_byte>:
  4009a8:	b480      	push	{r7}
  4009aa:	b083      	sub	sp, #12
  4009ac:	af00      	add	r7, sp, #0
  4009ae:	6078      	str	r0, [r7, #4]
  4009b0:	460b      	mov	r3, r1
  4009b2:	70fb      	strb	r3, [r7, #3]
  4009b4:	bf00      	nop
  4009b6:	687b      	ldr	r3, [r7, #4]
  4009b8:	691b      	ldr	r3, [r3, #16]
  4009ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4009be:	2b00      	cmp	r3, #0
  4009c0:	d0f9      	beq.n	4009b6 <spi_send_byte+0xe>
  4009c2:	78fa      	ldrb	r2, [r7, #3]
  4009c4:	687b      	ldr	r3, [r7, #4]
  4009c6:	60da      	str	r2, [r3, #12]
  4009c8:	bf00      	nop
  4009ca:	370c      	adds	r7, #12
  4009cc:	46bd      	mov	sp, r7
  4009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009d2:	4770      	bx	lr

004009d4 <spi_available>:
  4009d4:	b480      	push	{r7}
  4009d6:	b085      	sub	sp, #20
  4009d8:	af00      	add	r7, sp, #0
  4009da:	6078      	str	r0, [r7, #4]
  4009dc:	687b      	ldr	r3, [r7, #4]
  4009de:	691b      	ldr	r3, [r3, #16]
  4009e0:	b2db      	uxtb	r3, r3
  4009e2:	f003 0301 	and.w	r3, r3, #1
  4009e6:	73fb      	strb	r3, [r7, #15]
  4009e8:	7bfb      	ldrb	r3, [r7, #15]
  4009ea:	4618      	mov	r0, r3
  4009ec:	3714      	adds	r7, #20
  4009ee:	46bd      	mov	sp, r7
  4009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009f4:	4770      	bx	lr

004009f6 <spi_read_byte>:
  4009f6:	b480      	push	{r7}
  4009f8:	b085      	sub	sp, #20
  4009fa:	af00      	add	r7, sp, #0
  4009fc:	6078      	str	r0, [r7, #4]
  4009fe:	687b      	ldr	r3, [r7, #4]
  400a00:	689b      	ldr	r3, [r3, #8]
  400a02:	73fb      	strb	r3, [r7, #15]
  400a04:	7bfb      	ldrb	r3, [r7, #15]
  400a06:	4618      	mov	r0, r3
  400a08:	3714      	adds	r7, #20
  400a0a:	46bd      	mov	sp, r7
  400a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a10:	4770      	bx	lr

00400a12 <spi_transfer_byte>:
  400a12:	b580      	push	{r7, lr}
  400a14:	b082      	sub	sp, #8
  400a16:	af00      	add	r7, sp, #0
  400a18:	6078      	str	r0, [r7, #4]
  400a1a:	460b      	mov	r3, r1
  400a1c:	70fb      	strb	r3, [r7, #3]
  400a1e:	78fb      	ldrb	r3, [r7, #3]
  400a20:	4619      	mov	r1, r3
  400a22:	6878      	ldr	r0, [r7, #4]
  400a24:	f7ff ffc0 	bl	4009a8 <spi_send_byte>
  400a28:	bf00      	nop
  400a2a:	6878      	ldr	r0, [r7, #4]
  400a2c:	f7ff ffd2 	bl	4009d4 <spi_available>
  400a30:	4603      	mov	r3, r0
  400a32:	2b00      	cmp	r3, #0
  400a34:	d0f9      	beq.n	400a2a <spi_transfer_byte+0x18>
  400a36:	6878      	ldr	r0, [r7, #4]
  400a38:	f7ff ffdd 	bl	4009f6 <spi_read_byte>
  400a3c:	4603      	mov	r3, r0
  400a3e:	4618      	mov	r0, r3
  400a40:	3708      	adds	r7, #8
  400a42:	46bd      	mov	sp, r7
  400a44:	bd80      	pop	{r7, pc}
  400a46:	ffff b580 	vabal.u<illegal width 64>	<illegal reg q13.5>, d31, d0

00400a48 <nrf_read_reg_single>:
  400a48:	b580      	push	{r7, lr}
  400a4a:	b084      	sub	sp, #16
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	4603      	mov	r3, r0
  400a50:	71fb      	strb	r3, [r7, #7]
  400a52:	79fb      	ldrb	r3, [r7, #7]
  400a54:	f003 031f 	and.w	r3, r3, #31
  400a58:	71fb      	strb	r3, [r7, #7]
  400a5a:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400a5e:	480c      	ldr	r0, [pc, #48]	; (400a90 <nrf_read_reg_single+0x48>)
  400a60:	f7ff fd4e 	bl	400500 <gpio_clr>
  400a64:	79fb      	ldrb	r3, [r7, #7]
  400a66:	4619      	mov	r1, r3
  400a68:	480a      	ldr	r0, [pc, #40]	; (400a94 <nrf_read_reg_single+0x4c>)
  400a6a:	f7ff ffd2 	bl	400a12 <spi_transfer_byte>
  400a6e:	2100      	movs	r1, #0
  400a70:	4808      	ldr	r0, [pc, #32]	; (400a94 <nrf_read_reg_single+0x4c>)
  400a72:	f7ff ffce 	bl	400a12 <spi_transfer_byte>
  400a76:	4603      	mov	r3, r0
  400a78:	73fb      	strb	r3, [r7, #15]
  400a7a:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400a7e:	4804      	ldr	r0, [pc, #16]	; (400a90 <nrf_read_reg_single+0x48>)
  400a80:	f7ff fd30 	bl	4004e4 <gpio_set>
  400a84:	7bfb      	ldrb	r3, [r7, #15]
  400a86:	4618      	mov	r0, r3
  400a88:	3710      	adds	r7, #16
  400a8a:	46bd      	mov	sp, r7
  400a8c:	bd80      	pop	{r7, pc}
  400a8e:	bf00      	nop
  400a90:	400e1400 	andmi	r1, lr, r0, lsl #8
  400a94:	40008000 	andmi	r8, r0, r0

00400a98 <nrf_write_reg>:
  400a98:	b580      	push	{r7, lr}
  400a9a:	b084      	sub	sp, #16
  400a9c:	af00      	add	r7, sp, #0
  400a9e:	4603      	mov	r3, r0
  400aa0:	6039      	str	r1, [r7, #0]
  400aa2:	71fb      	strb	r3, [r7, #7]
  400aa4:	4613      	mov	r3, r2
  400aa6:	71bb      	strb	r3, [r7, #6]
  400aa8:	79fb      	ldrb	r3, [r7, #7]
  400aaa:	f003 031f 	and.w	r3, r3, #31
  400aae:	71fb      	strb	r3, [r7, #7]
  400ab0:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400ab4:	4812      	ldr	r0, [pc, #72]	; (400b00 <nrf_write_reg+0x68>)
  400ab6:	f7ff fd23 	bl	400500 <gpio_clr>
  400aba:	79fb      	ldrb	r3, [r7, #7]
  400abc:	f043 0320 	orr.w	r3, r3, #32
  400ac0:	b2db      	uxtb	r3, r3
  400ac2:	4619      	mov	r1, r3
  400ac4:	480f      	ldr	r0, [pc, #60]	; (400b04 <nrf_write_reg+0x6c>)
  400ac6:	f7ff ffa4 	bl	400a12 <spi_transfer_byte>
  400aca:	2300      	movs	r3, #0
  400acc:	73fb      	strb	r3, [r7, #15]
  400ace:	e00a      	b.n	400ae6 <nrf_write_reg+0x4e>
  400ad0:	683b      	ldr	r3, [r7, #0]
  400ad2:	1c5a      	adds	r2, r3, #1
  400ad4:	603a      	str	r2, [r7, #0]
  400ad6:	781b      	ldrb	r3, [r3, #0]
  400ad8:	4619      	mov	r1, r3
  400ada:	480a      	ldr	r0, [pc, #40]	; (400b04 <nrf_write_reg+0x6c>)
  400adc:	f7ff ff99 	bl	400a12 <spi_transfer_byte>
  400ae0:	7bfb      	ldrb	r3, [r7, #15]
  400ae2:	3301      	adds	r3, #1
  400ae4:	73fb      	strb	r3, [r7, #15]
  400ae6:	7bfa      	ldrb	r2, [r7, #15]
  400ae8:	79bb      	ldrb	r3, [r7, #6]
  400aea:	429a      	cmp	r2, r3
  400aec:	d3f0      	bcc.n	400ad0 <nrf_write_reg+0x38>
  400aee:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400af2:	4803      	ldr	r0, [pc, #12]	; (400b00 <nrf_write_reg+0x68>)
  400af4:	f7ff fcf6 	bl	4004e4 <gpio_set>
  400af8:	bf00      	nop
  400afa:	3710      	adds	r7, #16
  400afc:	46bd      	mov	sp, r7
  400afe:	bd80      	pop	{r7, pc}
  400b00:	400e1400 	andmi	r1, lr, r0, lsl #8
  400b04:	40008000 	andmi	r8, r0, r0

00400b08 <nrf_write_reg_single>:
  400b08:	b580      	push	{r7, lr}
  400b0a:	b082      	sub	sp, #8
  400b0c:	af00      	add	r7, sp, #0
  400b0e:	4603      	mov	r3, r0
  400b10:	460a      	mov	r2, r1
  400b12:	71fb      	strb	r3, [r7, #7]
  400b14:	4613      	mov	r3, r2
  400b16:	71bb      	strb	r3, [r7, #6]
  400b18:	79fb      	ldrb	r3, [r7, #7]
  400b1a:	f003 031f 	and.w	r3, r3, #31
  400b1e:	71fb      	strb	r3, [r7, #7]
  400b20:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b24:	480c      	ldr	r0, [pc, #48]	; (400b58 <nrf_write_reg_single+0x50>)
  400b26:	f7ff fceb 	bl	400500 <gpio_clr>
  400b2a:	79fb      	ldrb	r3, [r7, #7]
  400b2c:	f043 0320 	orr.w	r3, r3, #32
  400b30:	b2db      	uxtb	r3, r3
  400b32:	4619      	mov	r1, r3
  400b34:	4809      	ldr	r0, [pc, #36]	; (400b5c <nrf_write_reg_single+0x54>)
  400b36:	f7ff ff6c 	bl	400a12 <spi_transfer_byte>
  400b3a:	79bb      	ldrb	r3, [r7, #6]
  400b3c:	4619      	mov	r1, r3
  400b3e:	4807      	ldr	r0, [pc, #28]	; (400b5c <nrf_write_reg_single+0x54>)
  400b40:	f7ff ff67 	bl	400a12 <spi_transfer_byte>
  400b44:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b48:	4803      	ldr	r0, [pc, #12]	; (400b58 <nrf_write_reg_single+0x50>)
  400b4a:	f7ff fccb 	bl	4004e4 <gpio_set>
  400b4e:	bf00      	nop
  400b50:	3708      	adds	r7, #8
  400b52:	46bd      	mov	sp, r7
  400b54:	bd80      	pop	{r7, pc}
  400b56:	bf00      	nop
  400b58:	400e1400 	andmi	r1, lr, r0, lsl #8
  400b5c:	40008000 	andmi	r8, r0, r0

00400b60 <nrf_read_status>:
  400b60:	b580      	push	{r7, lr}
  400b62:	b082      	sub	sp, #8
  400b64:	af00      	add	r7, sp, #0
  400b66:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b6a:	4809      	ldr	r0, [pc, #36]	; (400b90 <nrf_read_status+0x30>)
  400b6c:	f7ff fcc8 	bl	400500 <gpio_clr>
  400b70:	21ff      	movs	r1, #255	; 0xff
  400b72:	4808      	ldr	r0, [pc, #32]	; (400b94 <nrf_read_status+0x34>)
  400b74:	f7ff ff4d 	bl	400a12 <spi_transfer_byte>
  400b78:	4603      	mov	r3, r0
  400b7a:	71fb      	strb	r3, [r7, #7]
  400b7c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b80:	4803      	ldr	r0, [pc, #12]	; (400b90 <nrf_read_status+0x30>)
  400b82:	f7ff fcaf 	bl	4004e4 <gpio_set>
  400b86:	79fb      	ldrb	r3, [r7, #7]
  400b88:	4618      	mov	r0, r3
  400b8a:	3708      	adds	r7, #8
  400b8c:	46bd      	mov	sp, r7
  400b8e:	bd80      	pop	{r7, pc}
  400b90:	400e1400 	andmi	r1, lr, r0, lsl #8
  400b94:	40008000 	andmi	r8, r0, r0

00400b98 <nrf_rx_pipe_size>:
  400b98:	b580      	push	{r7, lr}
  400b9a:	b082      	sub	sp, #8
  400b9c:	af00      	add	r7, sp, #0
  400b9e:	4603      	mov	r3, r0
  400ba0:	71fb      	strb	r3, [r7, #7]
  400ba2:	79fb      	ldrb	r3, [r7, #7]
  400ba4:	2b10      	cmp	r3, #16
  400ba6:	d802      	bhi.n	400bae <nrf_rx_pipe_size+0x16>
  400ba8:	79fb      	ldrb	r3, [r7, #7]
  400baa:	3311      	adds	r3, #17
  400bac:	71fb      	strb	r3, [r7, #7]
  400bae:	79fb      	ldrb	r3, [r7, #7]
  400bb0:	4618      	mov	r0, r3
  400bb2:	f7ff ff49 	bl	400a48 <nrf_read_reg_single>
  400bb6:	4603      	mov	r3, r0
  400bb8:	4618      	mov	r0, r3
  400bba:	3708      	adds	r7, #8
  400bbc:	46bd      	mov	sp, r7
  400bbe:	bd80      	pop	{r7, pc}

00400bc0 <nrf_read_rx_payload>:
  400bc0:	b590      	push	{r4, r7, lr}
  400bc2:	b085      	sub	sp, #20
  400bc4:	af00      	add	r7, sp, #0
  400bc6:	4603      	mov	r3, r0
  400bc8:	71fb      	strb	r3, [r7, #7]
  400bca:	79fb      	ldrb	r3, [r7, #7]
  400bcc:	4618      	mov	r0, r3
  400bce:	f7ff ffe3 	bl	400b98 <nrf_rx_pipe_size>
  400bd2:	4603      	mov	r3, r0
  400bd4:	73bb      	strb	r3, [r7, #14]
  400bd6:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400bda:	4818      	ldr	r0, [pc, #96]	; (400c3c <nrf_read_rx_payload+0x7c>)
  400bdc:	f7ff fc90 	bl	400500 <gpio_clr>
  400be0:	2161      	movs	r1, #97	; 0x61
  400be2:	4817      	ldr	r0, [pc, #92]	; (400c40 <nrf_read_rx_payload+0x80>)
  400be4:	f7ff ff15 	bl	400a12 <spi_transfer_byte>
  400be8:	2300      	movs	r3, #0
  400bea:	73fb      	strb	r3, [r7, #15]
  400bec:	e012      	b.n	400c14 <nrf_read_rx_payload+0x54>
  400bee:	4b15      	ldr	r3, [pc, #84]	; (400c44 <nrf_read_rx_payload+0x84>)
  400bf0:	781b      	ldrb	r3, [r3, #0]
  400bf2:	b2db      	uxtb	r3, r3
  400bf4:	1c5a      	adds	r2, r3, #1
  400bf6:	b2d1      	uxtb	r1, r2
  400bf8:	4a12      	ldr	r2, [pc, #72]	; (400c44 <nrf_read_rx_payload+0x84>)
  400bfa:	7011      	strb	r1, [r2, #0]
  400bfc:	461c      	mov	r4, r3
  400bfe:	21ff      	movs	r1, #255	; 0xff
  400c00:	480f      	ldr	r0, [pc, #60]	; (400c40 <nrf_read_rx_payload+0x80>)
  400c02:	f7ff ff06 	bl	400a12 <spi_transfer_byte>
  400c06:	4603      	mov	r3, r0
  400c08:	461a      	mov	r2, r3
  400c0a:	4b0f      	ldr	r3, [pc, #60]	; (400c48 <nrf_read_rx_payload+0x88>)
  400c0c:	551a      	strb	r2, [r3, r4]
  400c0e:	7bfb      	ldrb	r3, [r7, #15]
  400c10:	3301      	adds	r3, #1
  400c12:	73fb      	strb	r3, [r7, #15]
  400c14:	7bfa      	ldrb	r2, [r7, #15]
  400c16:	7bbb      	ldrb	r3, [r7, #14]
  400c18:	429a      	cmp	r2, r3
  400c1a:	d3e8      	bcc.n	400bee <nrf_read_rx_payload+0x2e>
  400c1c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400c20:	4806      	ldr	r0, [pc, #24]	; (400c3c <nrf_read_rx_payload+0x7c>)
  400c22:	f7ff fc5f 	bl	4004e4 <gpio_set>
  400c26:	4b07      	ldr	r3, [pc, #28]	; (400c44 <nrf_read_rx_payload+0x84>)
  400c28:	781b      	ldrb	r3, [r3, #0]
  400c2a:	b2da      	uxtb	r2, r3
  400c2c:	7bbb      	ldrb	r3, [r7, #14]
  400c2e:	1ad3      	subs	r3, r2, r3
  400c30:	b2db      	uxtb	r3, r3
  400c32:	4618      	mov	r0, r3
  400c34:	3714      	adds	r7, #20
  400c36:	46bd      	mov	sp, r7
  400c38:	bd90      	pop	{r4, r7, pc}
  400c3a:	bf00      	nop
  400c3c:	400e1400 	andmi	r1, lr, r0, lsl #8
  400c40:	40008000 	andmi	r8, r0, r0
  400c44:	20400080 	subcs	r0, r0, r0, lsl #1
  400c48:	20400084 	subcs	r0, r0, r4, lsl #1

00400c4c <nrf_flush_tx>:
  400c4c:	b580      	push	{r7, lr}
  400c4e:	af00      	add	r7, sp, #0
  400c50:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400c54:	4806      	ldr	r0, [pc, #24]	; (400c70 <nrf_flush_tx+0x24>)
  400c56:	f7ff fc53 	bl	400500 <gpio_clr>
  400c5a:	21e1      	movs	r1, #225	; 0xe1
  400c5c:	4805      	ldr	r0, [pc, #20]	; (400c74 <nrf_flush_tx+0x28>)
  400c5e:	f7ff fed8 	bl	400a12 <spi_transfer_byte>
  400c62:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400c66:	4802      	ldr	r0, [pc, #8]	; (400c70 <nrf_flush_tx+0x24>)
  400c68:	f7ff fc3c 	bl	4004e4 <gpio_set>
  400c6c:	bf00      	nop
  400c6e:	bd80      	pop	{r7, pc}
  400c70:	400e1400 	andmi	r1, lr, r0, lsl #8
  400c74:	40008000 	andmi	r8, r0, r0

00400c78 <nrf_flush_rx>:
  400c78:	b580      	push	{r7, lr}
  400c7a:	af00      	add	r7, sp, #0
  400c7c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400c80:	4806      	ldr	r0, [pc, #24]	; (400c9c <nrf_flush_rx+0x24>)
  400c82:	f7ff fc3d 	bl	400500 <gpio_clr>
  400c86:	21e2      	movs	r1, #226	; 0xe2
  400c88:	4805      	ldr	r0, [pc, #20]	; (400ca0 <nrf_flush_rx+0x28>)
  400c8a:	f7ff fec2 	bl	400a12 <spi_transfer_byte>
  400c8e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400c92:	4802      	ldr	r0, [pc, #8]	; (400c9c <nrf_flush_rx+0x24>)
  400c94:	f7ff fc26 	bl	4004e4 <gpio_set>
  400c98:	bf00      	nop
  400c9a:	bd80      	pop	{r7, pc}
  400c9c:	400e1400 	andmi	r1, lr, r0, lsl #8
  400ca0:	40008000 	andmi	r8, r0, r0

00400ca4 <nrf_enable_autoack>:
  400ca4:	b580      	push	{r7, lr}
  400ca6:	b082      	sub	sp, #8
  400ca8:	af00      	add	r7, sp, #0
  400caa:	4603      	mov	r3, r0
  400cac:	71fb      	strb	r3, [r7, #7]
  400cae:	79fb      	ldrb	r3, [r7, #7]
  400cb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400cb4:	b2db      	uxtb	r3, r3
  400cb6:	4619      	mov	r1, r3
  400cb8:	2001      	movs	r0, #1
  400cba:	f7ff ff25 	bl	400b08 <nrf_write_reg_single>
  400cbe:	bf00      	nop
  400cc0:	3708      	adds	r7, #8
  400cc2:	46bd      	mov	sp, r7
  400cc4:	bd80      	pop	{r7, pc}

00400cc6 <nrf_set_mode>:
  400cc6:	b580      	push	{r7, lr}
  400cc8:	b084      	sub	sp, #16
  400cca:	af00      	add	r7, sp, #0
  400ccc:	4603      	mov	r3, r0
  400cce:	71fb      	strb	r3, [r7, #7]
  400cd0:	2000      	movs	r0, #0
  400cd2:	f7ff feb9 	bl	400a48 <nrf_read_reg_single>
  400cd6:	4603      	mov	r3, r0
  400cd8:	73fb      	strb	r3, [r7, #15]
  400cda:	7bfb      	ldrb	r3, [r7, #15]
  400cdc:	f023 0301 	bic.w	r3, r3, #1
  400ce0:	73fb      	strb	r3, [r7, #15]
  400ce2:	79fb      	ldrb	r3, [r7, #7]
  400ce4:	2b01      	cmp	r3, #1
  400ce6:	d103      	bne.n	400cf0 <nrf_set_mode+0x2a>
  400ce8:	7bfb      	ldrb	r3, [r7, #15]
  400cea:	f043 0301 	orr.w	r3, r3, #1
  400cee:	73fb      	strb	r3, [r7, #15]
  400cf0:	7bfb      	ldrb	r3, [r7, #15]
  400cf2:	4619      	mov	r1, r3
  400cf4:	2000      	movs	r0, #0
  400cf6:	f7ff ff07 	bl	400b08 <nrf_write_reg_single>
  400cfa:	bf00      	nop
  400cfc:	3710      	adds	r7, #16
  400cfe:	46bd      	mov	sp, r7
  400d00:	bd80      	pop	{r7, pc}
  400d02:	ffff b580 	vabal.u<illegal width 64>	<illegal reg q13.5>, d31, d0

00400d04 <nrf_stop_listening>:
  400d04:	b580      	push	{r7, lr}
  400d06:	b082      	sub	sp, #8
  400d08:	af00      	add	r7, sp, #0
  400d0a:	2000      	movs	r0, #0
  400d0c:	f7ff fe9c 	bl	400a48 <nrf_read_reg_single>
  400d10:	4603      	mov	r3, r0
  400d12:	71fb      	strb	r3, [r7, #7]
  400d14:	79fb      	ldrb	r3, [r7, #7]
  400d16:	f003 0301 	and.w	r3, r3, #1
  400d1a:	2b00      	cmp	r3, #0
  400d1c:	d005      	beq.n	400d2a <nrf_stop_listening+0x26>
  400d1e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400d22:	4804      	ldr	r0, [pc, #16]	; (400d34 <nrf_stop_listening+0x30>)
  400d24:	f7ff fbec 	bl	400500 <gpio_clr>
  400d28:	e000      	b.n	400d2c <nrf_stop_listening+0x28>
  400d2a:	bf00      	nop
  400d2c:	3708      	adds	r7, #8
  400d2e:	46bd      	mov	sp, r7
  400d30:	bd80      	pop	{r7, pc}
  400d32:	bf00      	nop
  400d34:	400e1400 	andmi	r1, lr, r0, lsl #8

00400d38 <nrf_start_listening>:
  400d38:	b580      	push	{r7, lr}
  400d3a:	b082      	sub	sp, #8
  400d3c:	af00      	add	r7, sp, #0
  400d3e:	2000      	movs	r0, #0
  400d40:	f7ff fe82 	bl	400a48 <nrf_read_reg_single>
  400d44:	4603      	mov	r3, r0
  400d46:	71fb      	strb	r3, [r7, #7]
  400d48:	79fb      	ldrb	r3, [r7, #7]
  400d4a:	f003 0301 	and.w	r3, r3, #1
  400d4e:	2b00      	cmp	r3, #0
  400d50:	d005      	beq.n	400d5e <nrf_start_listening+0x26>
  400d52:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400d56:	4804      	ldr	r0, [pc, #16]	; (400d68 <nrf_start_listening+0x30>)
  400d58:	f7ff fbc4 	bl	4004e4 <gpio_set>
  400d5c:	e000      	b.n	400d60 <nrf_start_listening+0x28>
  400d5e:	bf00      	nop
  400d60:	3708      	adds	r7, #8
  400d62:	46bd      	mov	sp, r7
  400d64:	bd80      	pop	{r7, pc}
  400d66:	bf00      	nop
  400d68:	400e1400 	andmi	r1, lr, r0, lsl #8

00400d6c <nrf_conf>:
  400d6c:	b580      	push	{r7, lr}
  400d6e:	b084      	sub	sp, #16
  400d70:	af00      	add	r7, sp, #0
  400d72:	2202      	movs	r2, #2
  400d74:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400d78:	482a      	ldr	r0, [pc, #168]	; (400e24 <nrf_conf+0xb8>)
  400d7a:	f7ff fa7b 	bl	400274 <gpio_conf>
  400d7e:	2202      	movs	r2, #2
  400d80:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400d84:	4827      	ldr	r0, [pc, #156]	; (400e24 <nrf_conf+0xb8>)
  400d86:	f7ff fa75 	bl	400274 <gpio_conf>
  400d8a:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400d8e:	4825      	ldr	r0, [pc, #148]	; (400e24 <nrf_conf+0xb8>)
  400d90:	f7ff fba8 	bl	4004e4 <gpio_set>
  400d94:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400d98:	4822      	ldr	r0, [pc, #136]	; (400e24 <nrf_conf+0xb8>)
  400d9a:	f7ff fbb1 	bl	400500 <gpio_clr>
  400d9e:	2300      	movs	r3, #0
  400da0:	60fb      	str	r3, [r7, #12]
  400da2:	e003      	b.n	400dac <nrf_conf+0x40>
  400da4:	bf00      	nop
  400da6:	68fb      	ldr	r3, [r7, #12]
  400da8:	3301      	adds	r3, #1
  400daa:	60fb      	str	r3, [r7, #12]
  400dac:	68fb      	ldr	r3, [r7, #12]
  400dae:	4a1e      	ldr	r2, [pc, #120]	; (400e28 <nrf_conf+0xbc>)
  400db0:	4293      	cmp	r3, r2
  400db2:	d9f7      	bls.n	400da4 <nrf_conf+0x38>
  400db4:	210c      	movs	r1, #12
  400db6:	2000      	movs	r0, #0
  400db8:	f7ff fea6 	bl	400b08 <nrf_write_reg_single>
  400dbc:	203f      	movs	r0, #63	; 0x3f
  400dbe:	f7ff ff71 	bl	400ca4 <nrf_enable_autoack>
  400dc2:	2100      	movs	r1, #0
  400dc4:	201d      	movs	r0, #29
  400dc6:	f7ff fe9f 	bl	400b08 <nrf_write_reg_single>
  400dca:	2100      	movs	r1, #0
  400dcc:	201c      	movs	r0, #28
  400dce:	f7ff fe9b 	bl	400b08 <nrf_write_reg_single>
  400dd2:	2170      	movs	r1, #112	; 0x70
  400dd4:	2007      	movs	r0, #7
  400dd6:	f7ff fe97 	bl	400b08 <nrf_write_reg_single>
  400dda:	f7ff ff4d 	bl	400c78 <nrf_flush_rx>
  400dde:	f7ff ff35 	bl	400c4c <nrf_flush_tx>
  400de2:	2000      	movs	r0, #0
  400de4:	f7ff fe30 	bl	400a48 <nrf_read_reg_single>
  400de8:	4603      	mov	r3, r0
  400dea:	71fb      	strb	r3, [r7, #7]
  400dec:	79fb      	ldrb	r3, [r7, #7]
  400dee:	f043 0302 	orr.w	r3, r3, #2
  400df2:	71fb      	strb	r3, [r7, #7]
  400df4:	79fb      	ldrb	r3, [r7, #7]
  400df6:	4619      	mov	r1, r3
  400df8:	2000      	movs	r0, #0
  400dfa:	f7ff fe85 	bl	400b08 <nrf_write_reg_single>
  400dfe:	2300      	movs	r3, #0
  400e00:	60bb      	str	r3, [r7, #8]
  400e02:	e002      	b.n	400e0a <nrf_conf+0x9e>
  400e04:	68bb      	ldr	r3, [r7, #8]
  400e06:	3301      	adds	r3, #1
  400e08:	60bb      	str	r3, [r7, #8]
  400e0a:	68bb      	ldr	r3, [r7, #8]
  400e0c:	4a07      	ldr	r2, [pc, #28]	; (400e2c <nrf_conf+0xc0>)
  400e0e:	4293      	cmp	r3, r2
  400e10:	d9f8      	bls.n	400e04 <nrf_conf+0x98>
  400e12:	2000      	movs	r0, #0
  400e14:	f7ff ff57 	bl	400cc6 <nrf_set_mode>
  400e18:	2301      	movs	r3, #1
  400e1a:	4618      	mov	r0, r3
  400e1c:	3710      	adds	r7, #16
  400e1e:	46bd      	mov	sp, r7
  400e20:	bd80      	pop	{r7, pc}
  400e22:	bf00      	nop
  400e24:	400e1400 	andmi	r1, lr, r0, lsl #8
  400e28:	000f423f 	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
  400e2c:	0001869f 	muleq	r1, pc, r6	; <UNPREDICTABLE>

00400e30 <nrf_set_channel>:
  400e30:	b580      	push	{r7, lr}
  400e32:	b082      	sub	sp, #8
  400e34:	af00      	add	r7, sp, #0
  400e36:	4603      	mov	r3, r0
  400e38:	71fb      	strb	r3, [r7, #7]
  400e3a:	79fb      	ldrb	r3, [r7, #7]
  400e3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400e40:	71fb      	strb	r3, [r7, #7]
  400e42:	79fb      	ldrb	r3, [r7, #7]
  400e44:	4619      	mov	r1, r3
  400e46:	2005      	movs	r0, #5
  400e48:	f7ff fe5e 	bl	400b08 <nrf_write_reg_single>
  400e4c:	bf00      	nop
  400e4e:	3708      	adds	r7, #8
  400e50:	46bd      	mov	sp, r7
  400e52:	bd80      	pop	{r7, pc}

00400e54 <nrf_set_data_rate>:
  400e54:	b580      	push	{r7, lr}
  400e56:	b084      	sub	sp, #16
  400e58:	af00      	add	r7, sp, #0
  400e5a:	4603      	mov	r3, r0
  400e5c:	71fb      	strb	r3, [r7, #7]
  400e5e:	2006      	movs	r0, #6
  400e60:	f7ff fdf2 	bl	400a48 <nrf_read_reg_single>
  400e64:	4603      	mov	r3, r0
  400e66:	73fb      	strb	r3, [r7, #15]
  400e68:	7bfb      	ldrb	r3, [r7, #15]
  400e6a:	f023 0328 	bic.w	r3, r3, #40	; 0x28
  400e6e:	73fb      	strb	r3, [r7, #15]
  400e70:	79fb      	ldrb	r3, [r7, #7]
  400e72:	2b01      	cmp	r3, #1
  400e74:	d00e      	beq.n	400e94 <nrf_set_data_rate+0x40>
  400e76:	2b02      	cmp	r3, #2
  400e78:	d007      	beq.n	400e8a <nrf_set_data_rate+0x36>
  400e7a:	2b00      	cmp	r3, #0
  400e7c:	d000      	beq.n	400e80 <nrf_set_data_rate+0x2c>
  400e7e:	e00f      	b.n	400ea0 <nrf_set_data_rate+0x4c>
  400e80:	7bfb      	ldrb	r3, [r7, #15]
  400e82:	f043 0320 	orr.w	r3, r3, #32
  400e86:	73fb      	strb	r3, [r7, #15]
  400e88:	e005      	b.n	400e96 <nrf_set_data_rate+0x42>
  400e8a:	7bfb      	ldrb	r3, [r7, #15]
  400e8c:	f043 0308 	orr.w	r3, r3, #8
  400e90:	73fb      	strb	r3, [r7, #15]
  400e92:	e000      	b.n	400e96 <nrf_set_data_rate+0x42>
  400e94:	bf00      	nop
  400e96:	7bfb      	ldrb	r3, [r7, #15]
  400e98:	4619      	mov	r1, r3
  400e9a:	2006      	movs	r0, #6
  400e9c:	f7ff fe34 	bl	400b08 <nrf_write_reg_single>
  400ea0:	3710      	adds	r7, #16
  400ea2:	46bd      	mov	sp, r7
  400ea4:	bd80      	pop	{r7, pc}

00400ea6 <nrf_set_power_output>:
  400ea6:	b580      	push	{r7, lr}
  400ea8:	b084      	sub	sp, #16
  400eaa:	af00      	add	r7, sp, #0
  400eac:	4603      	mov	r3, r0
  400eae:	71fb      	strb	r3, [r7, #7]
  400eb0:	2006      	movs	r0, #6
  400eb2:	f7ff fdc9 	bl	400a48 <nrf_read_reg_single>
  400eb6:	4603      	mov	r3, r0
  400eb8:	73fb      	strb	r3, [r7, #15]
  400eba:	7bfb      	ldrb	r3, [r7, #15]
  400ebc:	f023 0306 	bic.w	r3, r3, #6
  400ec0:	73fb      	strb	r3, [r7, #15]
  400ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400ec6:	f003 0306 	and.w	r3, r3, #6
  400eca:	b25a      	sxtb	r2, r3
  400ecc:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400ed0:	4313      	orrs	r3, r2
  400ed2:	b25b      	sxtb	r3, r3
  400ed4:	73fb      	strb	r3, [r7, #15]
  400ed6:	7bfb      	ldrb	r3, [r7, #15]
  400ed8:	4619      	mov	r1, r3
  400eda:	2006      	movs	r0, #6
  400edc:	f7ff fe14 	bl	400b08 <nrf_write_reg_single>
  400ee0:	bf00      	nop
  400ee2:	3710      	adds	r7, #16
  400ee4:	46bd      	mov	sp, r7
  400ee6:	bd80      	pop	{r7, pc}

00400ee8 <nrf_open_reading_pipe>:
  400ee8:	b580      	push	{r7, lr}
  400eea:	b082      	sub	sp, #8
  400eec:	af00      	add	r7, sp, #0
  400eee:	6039      	str	r1, [r7, #0]
  400ef0:	4611      	mov	r1, r2
  400ef2:	461a      	mov	r2, r3
  400ef4:	4603      	mov	r3, r0
  400ef6:	71fb      	strb	r3, [r7, #7]
  400ef8:	460b      	mov	r3, r1
  400efa:	71bb      	strb	r3, [r7, #6]
  400efc:	4613      	mov	r3, r2
  400efe:	717b      	strb	r3, [r7, #5]
  400f00:	79fb      	ldrb	r3, [r7, #7]
  400f02:	2b09      	cmp	r3, #9
  400f04:	d802      	bhi.n	400f0c <nrf_open_reading_pipe+0x24>
  400f06:	79fb      	ldrb	r3, [r7, #7]
  400f08:	330a      	adds	r3, #10
  400f0a:	71fb      	strb	r3, [r7, #7]
  400f0c:	79fb      	ldrb	r3, [r7, #7]
  400f0e:	f003 030f 	and.w	r3, r3, #15
  400f12:	71fb      	strb	r3, [r7, #7]
  400f14:	79fb      	ldrb	r3, [r7, #7]
  400f16:	2b0b      	cmp	r3, #11
  400f18:	d902      	bls.n	400f20 <nrf_open_reading_pipe+0x38>
  400f1a:	79bb      	ldrb	r3, [r7, #6]
  400f1c:	2b01      	cmp	r3, #1
  400f1e:	d80e      	bhi.n	400f3e <nrf_open_reading_pipe+0x56>
  400f20:	79ba      	ldrb	r2, [r7, #6]
  400f22:	79fb      	ldrb	r3, [r7, #7]
  400f24:	6839      	ldr	r1, [r7, #0]
  400f26:	4618      	mov	r0, r3
  400f28:	f7ff fdb6 	bl	400a98 <nrf_write_reg>
  400f2c:	79fb      	ldrb	r3, [r7, #7]
  400f2e:	3307      	adds	r3, #7
  400f30:	b2db      	uxtb	r3, r3
  400f32:	797a      	ldrb	r2, [r7, #5]
  400f34:	4611      	mov	r1, r2
  400f36:	4618      	mov	r0, r3
  400f38:	f7ff fde6 	bl	400b08 <nrf_write_reg_single>
  400f3c:	e000      	b.n	400f40 <nrf_open_reading_pipe+0x58>
  400f3e:	bf00      	nop
  400f40:	3708      	adds	r7, #8
  400f42:	46bd      	mov	sp, r7
  400f44:	bd80      	pop	{r7, pc}

00400f46 <nrf_which_pipe>:
  400f46:	b580      	push	{r7, lr}
  400f48:	b082      	sub	sp, #8
  400f4a:	af00      	add	r7, sp, #0
  400f4c:	f7ff fe08 	bl	400b60 <nrf_read_status>
  400f50:	4603      	mov	r3, r0
  400f52:	71fb      	strb	r3, [r7, #7]
  400f54:	79fb      	ldrb	r3, [r7, #7]
  400f56:	085b      	lsrs	r3, r3, #1
  400f58:	b2db      	uxtb	r3, r3
  400f5a:	f003 0307 	and.w	r3, r3, #7
  400f5e:	b2db      	uxtb	r3, r3
  400f60:	4618      	mov	r0, r3
  400f62:	3708      	adds	r7, #8
  400f64:	46bd      	mov	sp, r7
  400f66:	bd80      	pop	{r7, pc}

00400f68 <nrf_receive_packet>:
  400f68:	b580      	push	{r7, lr}
  400f6a:	b084      	sub	sp, #16
  400f6c:	af00      	add	r7, sp, #0
  400f6e:	6078      	str	r0, [r7, #4]
  400f70:	bf00      	nop
  400f72:	f000 f81c 	bl	400fae <nrf_is_data_ready>
  400f76:	4603      	mov	r3, r0
  400f78:	2b00      	cmp	r3, #0
  400f7a:	d0fa      	beq.n	400f72 <nrf_receive_packet+0xa>
  400f7c:	f7ff ffe3 	bl	400f46 <nrf_which_pipe>
  400f80:	4603      	mov	r3, r0
  400f82:	73fb      	strb	r3, [r7, #15]
  400f84:	f7ff febe 	bl	400d04 <nrf_stop_listening>
  400f88:	7bfb      	ldrb	r3, [r7, #15]
  400f8a:	4618      	mov	r0, r3
  400f8c:	f7ff fe18 	bl	400bc0 <nrf_read_rx_payload>
  400f90:	4603      	mov	r3, r0
  400f92:	461a      	mov	r2, r3
  400f94:	687b      	ldr	r3, [r7, #4]
  400f96:	701a      	strb	r2, [r3, #0]
  400f98:	2140      	movs	r1, #64	; 0x40
  400f9a:	2007      	movs	r0, #7
  400f9c:	f7ff fdb4 	bl	400b08 <nrf_write_reg_single>
  400fa0:	f7ff feca 	bl	400d38 <nrf_start_listening>
  400fa4:	7bfb      	ldrb	r3, [r7, #15]
  400fa6:	4618      	mov	r0, r3
  400fa8:	3710      	adds	r7, #16
  400faa:	46bd      	mov	sp, r7
  400fac:	bd80      	pop	{r7, pc}

00400fae <nrf_is_data_ready>:
  400fae:	b580      	push	{r7, lr}
  400fb0:	b082      	sub	sp, #8
  400fb2:	af00      	add	r7, sp, #0
  400fb4:	f7ff fdd4 	bl	400b60 <nrf_read_status>
  400fb8:	4603      	mov	r3, r0
  400fba:	71fb      	strb	r3, [r7, #7]
  400fbc:	79fb      	ldrb	r3, [r7, #7]
  400fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400fc2:	2b00      	cmp	r3, #0
  400fc4:	d006      	beq.n	400fd4 <nrf_is_data_ready+0x26>
  400fc6:	f7ff ffbe 	bl	400f46 <nrf_which_pipe>
  400fca:	4603      	mov	r3, r0
  400fcc:	2b07      	cmp	r3, #7
  400fce:	d001      	beq.n	400fd4 <nrf_is_data_ready+0x26>
  400fd0:	2301      	movs	r3, #1
  400fd2:	e000      	b.n	400fd6 <nrf_is_data_ready+0x28>
  400fd4:	2300      	movs	r3, #0
  400fd6:	4618      	mov	r0, r3
  400fd8:	3708      	adds	r7, #8
  400fda:	46bd      	mov	sp, r7
  400fdc:	bd80      	pop	{r7, pc}
  400fde:	ffff b480 	vraddhn.i<illegal width 128>	d27, <illegal reg q15.5>, q0

00400fe0 <NVIC_EnableIRQ>:
  400fe0:	b480      	push	{r7}
  400fe2:	b083      	sub	sp, #12
  400fe4:	af00      	add	r7, sp, #0
  400fe6:	4603      	mov	r3, r0
  400fe8:	71fb      	strb	r3, [r7, #7]
  400fea:	4909      	ldr	r1, [pc, #36]	; (401010 <NVIC_EnableIRQ+0x30>)
  400fec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400ff0:	095b      	lsrs	r3, r3, #5
  400ff2:	79fa      	ldrb	r2, [r7, #7]
  400ff4:	f002 021f 	and.w	r2, r2, #31
  400ff8:	2001      	movs	r0, #1
  400ffa:	fa00 f202 	lsl.w	r2, r0, r2
  400ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  401002:	bf00      	nop
  401004:	370c      	adds	r7, #12
  401006:	46bd      	mov	sp, r7
  401008:	f85d 7b04 	ldr.w	r7, [sp], #4
  40100c:	4770      	bx	lr
  40100e:	bf00      	nop
  401010:	e000e100 	and	lr, r0, r0, lsl #2

00401014 <fast_sin>:
  401014:	b580      	push	{r7, lr}
  401016:	b0de      	sub	sp, #376	; 0x178
  401018:	af00      	add	r7, sp, #0
  40101a:	1d3b      	adds	r3, r7, #4
  40101c:	6018      	str	r0, [r3, #0]
  40101e:	f107 030c 	add.w	r3, r7, #12
  401022:	4a3c      	ldr	r2, [pc, #240]	; (401114 <fast_sin+0x100>)
  401024:	4618      	mov	r0, r3
  401026:	4611      	mov	r1, r2
  401028:	f44f 73b6 	mov.w	r3, #364	; 0x16c
  40102c:	461a      	mov	r2, r3
  40102e:	f000 fb2f 	bl	401690 <memcpy>
  401032:	e005      	b.n	401040 <fast_sin+0x2c>
  401034:	1d3b      	adds	r3, r7, #4
  401036:	1d3a      	adds	r2, r7, #4
  401038:	6812      	ldr	r2, [r2, #0]
  40103a:	f5a2 72b4 	sub.w	r2, r2, #360	; 0x168
  40103e:	601a      	str	r2, [r3, #0]
  401040:	1d3b      	adds	r3, r7, #4
  401042:	681b      	ldr	r3, [r3, #0]
  401044:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
  401048:	daf4      	bge.n	401034 <fast_sin+0x20>
  40104a:	e005      	b.n	401058 <fast_sin+0x44>
  40104c:	1d3b      	adds	r3, r7, #4
  40104e:	1d3a      	adds	r2, r7, #4
  401050:	6812      	ldr	r2, [r2, #0]
  401052:	f502 72b4 	add.w	r2, r2, #360	; 0x168
  401056:	601a      	str	r2, [r3, #0]
  401058:	1d3b      	adds	r3, r7, #4
  40105a:	681b      	ldr	r3, [r3, #0]
  40105c:	2b00      	cmp	r3, #0
  40105e:	dbf5      	blt.n	40104c <fast_sin+0x38>
  401060:	1d3b      	adds	r3, r7, #4
  401062:	681b      	ldr	r3, [r3, #0]
  401064:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
  401068:	da15      	bge.n	401096 <fast_sin+0x82>
  40106a:	1d3b      	adds	r3, r7, #4
  40106c:	681b      	ldr	r3, [r3, #0]
  40106e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
  401072:	db10      	blt.n	401096 <fast_sin+0x82>
  401074:	1d3b      	adds	r3, r7, #4
  401076:	1d3a      	adds	r2, r7, #4
  401078:	6812      	ldr	r2, [r2, #0]
  40107a:	f5c2 72b4 	rsb	r2, r2, #360	; 0x168
  40107e:	601a      	str	r2, [r3, #0]
  401080:	f107 020c 	add.w	r2, r7, #12
  401084:	1d3b      	adds	r3, r7, #4
  401086:	681b      	ldr	r3, [r3, #0]
  401088:	009b      	lsls	r3, r3, #2
  40108a:	4413      	add	r3, r2
  40108c:	edd3 7a00 	vldr	s15, [r3]
  401090:	eef1 7a67 	vneg.f32	s15, s15
  401094:	e037      	b.n	401106 <fast_sin+0xf2>
  401096:	1d3b      	adds	r3, r7, #4
  401098:	681b      	ldr	r3, [r3, #0]
  40109a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
  40109e:	da13      	bge.n	4010c8 <fast_sin+0xb4>
  4010a0:	1d3b      	adds	r3, r7, #4
  4010a2:	681b      	ldr	r3, [r3, #0]
  4010a4:	2bb3      	cmp	r3, #179	; 0xb3
  4010a6:	dd0f      	ble.n	4010c8 <fast_sin+0xb4>
  4010a8:	1d3b      	adds	r3, r7, #4
  4010aa:	1d3a      	adds	r2, r7, #4
  4010ac:	6812      	ldr	r2, [r2, #0]
  4010ae:	3ab4      	subs	r2, #180	; 0xb4
  4010b0:	601a      	str	r2, [r3, #0]
  4010b2:	f107 020c 	add.w	r2, r7, #12
  4010b6:	1d3b      	adds	r3, r7, #4
  4010b8:	681b      	ldr	r3, [r3, #0]
  4010ba:	009b      	lsls	r3, r3, #2
  4010bc:	4413      	add	r3, r2
  4010be:	edd3 7a00 	vldr	s15, [r3]
  4010c2:	eef1 7a67 	vneg.f32	s15, s15
  4010c6:	e01e      	b.n	401106 <fast_sin+0xf2>
  4010c8:	1d3b      	adds	r3, r7, #4
  4010ca:	681b      	ldr	r3, [r3, #0]
  4010cc:	2bb3      	cmp	r3, #179	; 0xb3
  4010ce:	dc12      	bgt.n	4010f6 <fast_sin+0xe2>
  4010d0:	1d3b      	adds	r3, r7, #4
  4010d2:	681b      	ldr	r3, [r3, #0]
  4010d4:	2b5a      	cmp	r3, #90	; 0x5a
  4010d6:	dd0e      	ble.n	4010f6 <fast_sin+0xe2>
  4010d8:	1d3b      	adds	r3, r7, #4
  4010da:	1d3a      	adds	r2, r7, #4
  4010dc:	6812      	ldr	r2, [r2, #0]
  4010de:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
  4010e2:	601a      	str	r2, [r3, #0]
  4010e4:	f107 020c 	add.w	r2, r7, #12
  4010e8:	1d3b      	adds	r3, r7, #4
  4010ea:	681b      	ldr	r3, [r3, #0]
  4010ec:	009b      	lsls	r3, r3, #2
  4010ee:	4413      	add	r3, r2
  4010f0:	edd3 7a00 	vldr	s15, [r3]
  4010f4:	e007      	b.n	401106 <fast_sin+0xf2>
  4010f6:	f107 020c 	add.w	r2, r7, #12
  4010fa:	1d3b      	adds	r3, r7, #4
  4010fc:	681b      	ldr	r3, [r3, #0]
  4010fe:	009b      	lsls	r3, r3, #2
  401100:	4413      	add	r3, r2
  401102:	edd3 7a00 	vldr	s15, [r3]
  401106:	eeb0 0a67 	vmov.f32	s0, s15
  40110a:	f507 77bc 	add.w	r7, r7, #376	; 0x178
  40110e:	46bd      	mov	sp, r7
  401110:	bd80      	pop	{r7, pc}
  401112:	bf00      	nop
  401114:	004017f0 	strdeq	r1, [r0], #-112	; 0xffffff90

00401118 <_sign>:
  401118:	b480      	push	{r7}
  40111a:	b083      	sub	sp, #12
  40111c:	af00      	add	r7, sp, #0
  40111e:	6078      	str	r0, [r7, #4]
  401120:	687b      	ldr	r3, [r7, #4]
  401122:	2b00      	cmp	r3, #0
  401124:	db01      	blt.n	40112a <_sign+0x12>
  401126:	2301      	movs	r3, #1
  401128:	e001      	b.n	40112e <_sign+0x16>
  40112a:	f04f 33ff 	mov.w	r3, #4294967295
  40112e:	4618      	mov	r0, r3
  401130:	370c      	adds	r7, #12
  401132:	46bd      	mov	sp, r7
  401134:	f85d 7b04 	ldr.w	r7, [sp], #4
  401138:	4770      	bx	lr

0040113a <_abs>:
  40113a:	b480      	push	{r7}
  40113c:	b083      	sub	sp, #12
  40113e:	af00      	add	r7, sp, #0
  401140:	6078      	str	r0, [r7, #4]
  401142:	687b      	ldr	r3, [r7, #4]
  401144:	2b00      	cmp	r3, #0
  401146:	bfb8      	it	lt
  401148:	425b      	neglt	r3, r3
  40114a:	4618      	mov	r0, r3
  40114c:	370c      	adds	r7, #12
  40114e:	46bd      	mov	sp, r7
  401150:	f85d 7b04 	ldr.w	r7, [sp], #4
  401154:	4770      	bx	lr
  401156:	ffff b580 	vabal.u<illegal width 64>	<illegal reg q13.5>, d31, d0

00401158 <motors_conf>:
  401158:	b580      	push	{r7, lr}
  40115a:	b084      	sub	sp, #16
  40115c:	af00      	add	r7, sp, #0
  40115e:	6078      	str	r0, [r7, #4]
  401160:	4946      	ldr	r1, [pc, #280]	; (40127c <motors_conf+0x124>)
  401162:	4847      	ldr	r0, [pc, #284]	; (401280 <motors_conf+0x128>)
  401164:	f7ff fa66 	bl	400634 <pwm_conf>
  401168:	2300      	movs	r3, #0
  40116a:	73fb      	strb	r3, [r7, #15]
  40116c:	e041      	b.n	4011f2 <motors_conf+0x9a>
  40116e:	7bfb      	ldrb	r3, [r7, #15]
  401170:	009b      	lsls	r3, r3, #2
  401172:	687a      	ldr	r2, [r7, #4]
  401174:	4413      	add	r3, r2
  401176:	681b      	ldr	r3, [r3, #0]
  401178:	7d5b      	ldrb	r3, [r3, #21]
  40117a:	f242 1234 	movw	r2, #8500	; 0x2134
  40117e:	4619      	mov	r1, r3
  401180:	483f      	ldr	r0, [pc, #252]	; (401280 <motors_conf+0x128>)
  401182:	f7ff fa8d 	bl	4006a0 <pwm_channel_conf>
  401186:	7bfb      	ldrb	r3, [r7, #15]
  401188:	009b      	lsls	r3, r3, #2
  40118a:	687a      	ldr	r2, [r7, #4]
  40118c:	4413      	add	r3, r2
  40118e:	681b      	ldr	r3, [r3, #0]
  401190:	6858      	ldr	r0, [r3, #4]
  401192:	7bfb      	ldrb	r3, [r7, #15]
  401194:	009b      	lsls	r3, r3, #2
  401196:	687a      	ldr	r2, [r7, #4]
  401198:	4413      	add	r3, r2
  40119a:	681b      	ldr	r3, [r3, #0]
  40119c:	689b      	ldr	r3, [r3, #8]
  40119e:	2202      	movs	r2, #2
  4011a0:	4619      	mov	r1, r3
  4011a2:	f7ff f867 	bl	400274 <gpio_conf>
  4011a6:	7bfb      	ldrb	r3, [r7, #15]
  4011a8:	009b      	lsls	r3, r3, #2
  4011aa:	687a      	ldr	r2, [r7, #4]
  4011ac:	4413      	add	r3, r2
  4011ae:	681b      	ldr	r3, [r3, #0]
  4011b0:	68d8      	ldr	r0, [r3, #12]
  4011b2:	7bfb      	ldrb	r3, [r7, #15]
  4011b4:	009b      	lsls	r3, r3, #2
  4011b6:	687a      	ldr	r2, [r7, #4]
  4011b8:	4413      	add	r3, r2
  4011ba:	681b      	ldr	r3, [r3, #0]
  4011bc:	6919      	ldr	r1, [r3, #16]
  4011be:	7bfb      	ldrb	r3, [r7, #15]
  4011c0:	009b      	lsls	r3, r3, #2
  4011c2:	687a      	ldr	r2, [r7, #4]
  4011c4:	4413      	add	r3, r2
  4011c6:	681b      	ldr	r3, [r3, #0]
  4011c8:	7d1b      	ldrb	r3, [r3, #20]
  4011ca:	461a      	mov	r2, r3
  4011cc:	f7ff f9bd 	bl	40054a <gpio_set_alt>
  4011d0:	7bfb      	ldrb	r3, [r7, #15]
  4011d2:	009b      	lsls	r3, r3, #2
  4011d4:	687a      	ldr	r2, [r7, #4]
  4011d6:	4413      	add	r3, r2
  4011d8:	681b      	ldr	r3, [r3, #0]
  4011da:	2200      	movs	r2, #0
  4011dc:	75da      	strb	r2, [r3, #23]
  4011de:	7bfb      	ldrb	r3, [r7, #15]
  4011e0:	009b      	lsls	r3, r3, #2
  4011e2:	687a      	ldr	r2, [r7, #4]
  4011e4:	4413      	add	r3, r2
  4011e6:	681b      	ldr	r3, [r3, #0]
  4011e8:	2200      	movs	r2, #0
  4011ea:	759a      	strb	r2, [r3, #22]
  4011ec:	7bfb      	ldrb	r3, [r7, #15]
  4011ee:	3301      	adds	r3, #1
  4011f0:	73fb      	strb	r3, [r7, #15]
  4011f2:	7bfb      	ldrb	r3, [r7, #15]
  4011f4:	2b03      	cmp	r3, #3
  4011f6:	d9ba      	bls.n	40116e <motors_conf+0x16>
  4011f8:	2200      	movs	r2, #0
  4011fa:	2100      	movs	r1, #0
  4011fc:	4820      	ldr	r0, [pc, #128]	; (401280 <motors_conf+0x128>)
  4011fe:	f7ff fac7 	bl	400790 <pwm_channel_set_duty>
  401202:	2200      	movs	r2, #0
  401204:	2101      	movs	r1, #1
  401206:	481e      	ldr	r0, [pc, #120]	; (401280 <motors_conf+0x128>)
  401208:	f7ff fac2 	bl	400790 <pwm_channel_set_duty>
  40120c:	2200      	movs	r2, #0
  40120e:	2102      	movs	r1, #2
  401210:	481b      	ldr	r0, [pc, #108]	; (401280 <motors_conf+0x128>)
  401212:	f7ff fabd 	bl	400790 <pwm_channel_set_duty>
  401216:	2200      	movs	r2, #0
  401218:	2103      	movs	r1, #3
  40121a:	4819      	ldr	r0, [pc, #100]	; (401280 <motors_conf+0x128>)
  40121c:	f7ff fab8 	bl	400790 <pwm_channel_set_duty>
  401220:	2202      	movs	r2, #2
  401222:	2108      	movs	r1, #8
  401224:	4817      	ldr	r0, [pc, #92]	; (401284 <motors_conf+0x12c>)
  401226:	f7ff f825 	bl	400274 <gpio_conf>
  40122a:	2202      	movs	r2, #2
  40122c:	f44f 7100 	mov.w	r1, #512	; 0x200
  401230:	4814      	ldr	r0, [pc, #80]	; (401284 <motors_conf+0x12c>)
  401232:	f7ff f81f 	bl	400274 <gpio_conf>
  401236:	2202      	movs	r2, #2
  401238:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  40123c:	4811      	ldr	r0, [pc, #68]	; (401284 <motors_conf+0x12c>)
  40123e:	f7ff f819 	bl	400274 <gpio_conf>
  401242:	2202      	movs	r2, #2
  401244:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  401248:	480e      	ldr	r0, [pc, #56]	; (401284 <motors_conf+0x12c>)
  40124a:	f7ff f813 	bl	400274 <gpio_conf>
  40124e:	2108      	movs	r1, #8
  401250:	480c      	ldr	r0, [pc, #48]	; (401284 <motors_conf+0x12c>)
  401252:	f7ff f947 	bl	4004e4 <gpio_set>
  401256:	f44f 7100 	mov.w	r1, #512	; 0x200
  40125a:	480a      	ldr	r0, [pc, #40]	; (401284 <motors_conf+0x12c>)
  40125c:	f7ff f942 	bl	4004e4 <gpio_set>
  401260:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  401264:	4807      	ldr	r0, [pc, #28]	; (401284 <motors_conf+0x12c>)
  401266:	f7ff f93d 	bl	4004e4 <gpio_set>
  40126a:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  40126e:	4805      	ldr	r0, [pc, #20]	; (401284 <motors_conf+0x12c>)
  401270:	f7ff f938 	bl	4004e4 <gpio_set>
  401274:	bf00      	nop
  401276:	3710      	adds	r7, #16
  401278:	46bd      	mov	sp, r7
  40127a:	bd80      	pop	{r7, pc}
  40127c:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^
  401280:	40020000 	andmi	r0, r2, r0
  401284:	400e1200 	andmi	r1, lr, r0, lsl #4

00401288 <motor_write_individual>:
  401288:	b084      	sub	sp, #16
  40128a:	b580      	push	{r7, lr}
  40128c:	af00      	add	r7, sp, #0
  40128e:	f107 0e08 	add.w	lr, r7, #8
  401292:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
  401296:	f897 3020 	ldrb.w	r3, [r7, #32]
  40129a:	2b64      	cmp	r3, #100	; 0x64
  40129c:	d902      	bls.n	4012a4 <motor_write_individual+0x1c>
  40129e:	2364      	movs	r3, #100	; 0x64
  4012a0:	f887 3020 	strb.w	r3, [r7, #32]
  4012a4:	f897 3020 	ldrb.w	r3, [r7, #32]
  4012a8:	77fb      	strb	r3, [r7, #31]
  4012aa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
  4012ae:	77bb      	strb	r3, [r7, #30]
  4012b0:	68f8      	ldr	r0, [r7, #12]
  4012b2:	6939      	ldr	r1, [r7, #16]
  4012b4:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
  4012b8:	2b01      	cmp	r3, #1
  4012ba:	bf0c      	ite	eq
  4012bc:	2301      	moveq	r3, #1
  4012be:	2300      	movne	r3, #0
  4012c0:	b2db      	uxtb	r3, r3
  4012c2:	461a      	mov	r2, r3
  4012c4:	f7ff f92a 	bl	40051c <gpio_write>
  4012c8:	7f7b      	ldrb	r3, [r7, #29]
  4012ca:	7ffa      	ldrb	r2, [r7, #31]
  4012cc:	4619      	mov	r1, r3
  4012ce:	4804      	ldr	r0, [pc, #16]	; (4012e0 <motor_write_individual+0x58>)
  4012d0:	f7ff fa5e 	bl	400790 <pwm_channel_set_duty>
  4012d4:	bf00      	nop
  4012d6:	46bd      	mov	sp, r7
  4012d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  4012dc:	b004      	add	sp, #16
  4012de:	4770      	bx	lr
  4012e0:	40020000 	andmi	r0, r2, r0

004012e4 <motors_write_direction>:
  4012e4:	b5b0      	push	{r4, r5, r7, lr}
  4012e6:	ed2d 8b02 	vpush	{d8}
  4012ea:	b08a      	sub	sp, #40	; 0x28
  4012ec:	af04      	add	r7, sp, #16
  4012ee:	60f8      	str	r0, [r7, #12]
  4012f0:	4608      	mov	r0, r1
  4012f2:	4611      	mov	r1, r2
  4012f4:	461a      	mov	r2, r3
  4012f6:	4603      	mov	r3, r0
  4012f8:	72fb      	strb	r3, [r7, #11]
  4012fa:	460b      	mov	r3, r1
  4012fc:	813b      	strh	r3, [r7, #8]
  4012fe:	4613      	mov	r3, r2
  401300:	80fb      	strh	r3, [r7, #6]
  401302:	7afb      	ldrb	r3, [r7, #11]
  401304:	2b64      	cmp	r3, #100	; 0x64
  401306:	d901      	bls.n	40130c <motors_write_direction+0x28>
  401308:	2364      	movs	r3, #100	; 0x64
  40130a:	72fb      	strb	r3, [r7, #11]
  40130c:	2300      	movs	r3, #0
  40130e:	75bb      	strb	r3, [r7, #22]
  401310:	e0b8      	b.n	401484 <motors_write_direction+0x1a0>
  401312:	7dbb      	ldrb	r3, [r7, #22]
  401314:	009b      	lsls	r3, r3, #2
  401316:	68fa      	ldr	r2, [r7, #12]
  401318:	4413      	add	r3, r2
  40131a:	681b      	ldr	r3, [r3, #0]
  40131c:	781b      	ldrb	r3, [r3, #0]
  40131e:	2b01      	cmp	r3, #1
  401320:	d11d      	bne.n	40135e <motors_write_direction+0x7a>
  401322:	7afb      	ldrb	r3, [r7, #11]
  401324:	ee07 3a90 	vmov	s15, r3
  401328:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
  40132c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
  401330:	333c      	adds	r3, #60	; 0x3c
  401332:	4618      	mov	r0, r3
  401334:	f7ff fe6e 	bl	401014 <fast_sin>
  401338:	eef0 7a40 	vmov.f32	s15, s0
  40133c:	ee28 7a27 	vmul.f32	s14, s16, s15
  401340:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
  401344:	ee07 3a90 	vmov	s15, r3
  401348:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40134c:	ee77 7a67 	vsub.f32	s15, s14, s15
  401350:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  401354:	edc7 7a00 	vstr	s15, [r7]
  401358:	783b      	ldrb	r3, [r7, #0]
  40135a:	75fb      	strb	r3, [r7, #23]
  40135c:	e070      	b.n	401440 <motors_write_direction+0x15c>
  40135e:	7dbb      	ldrb	r3, [r7, #22]
  401360:	009b      	lsls	r3, r3, #2
  401362:	68fa      	ldr	r2, [r7, #12]
  401364:	4413      	add	r3, r2
  401366:	681b      	ldr	r3, [r3, #0]
  401368:	781b      	ldrb	r3, [r3, #0]
  40136a:	2b02      	cmp	r3, #2
  40136c:	d11d      	bne.n	4013aa <motors_write_direction+0xc6>
  40136e:	7afb      	ldrb	r3, [r7, #11]
  401370:	ee07 3a90 	vmov	s15, r3
  401374:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
  401378:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
  40137c:	3b3c      	subs	r3, #60	; 0x3c
  40137e:	4618      	mov	r0, r3
  401380:	f7ff fe48 	bl	401014 <fast_sin>
  401384:	eef0 7a40 	vmov.f32	s15, s0
  401388:	ee28 7a27 	vmul.f32	s14, s16, s15
  40138c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
  401390:	ee07 3a90 	vmov	s15, r3
  401394:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  401398:	ee77 7a27 	vadd.f32	s15, s14, s15
  40139c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4013a0:	edc7 7a00 	vstr	s15, [r7]
  4013a4:	783b      	ldrb	r3, [r7, #0]
  4013a6:	75fb      	strb	r3, [r7, #23]
  4013a8:	e04a      	b.n	401440 <motors_write_direction+0x15c>
  4013aa:	7dbb      	ldrb	r3, [r7, #22]
  4013ac:	009b      	lsls	r3, r3, #2
  4013ae:	68fa      	ldr	r2, [r7, #12]
  4013b0:	4413      	add	r3, r2
  4013b2:	681b      	ldr	r3, [r3, #0]
  4013b4:	781b      	ldrb	r3, [r3, #0]
  4013b6:	2b03      	cmp	r3, #3
  4013b8:	d11d      	bne.n	4013f6 <motors_write_direction+0x112>
  4013ba:	7afb      	ldrb	r3, [r7, #11]
  4013bc:	ee07 3a90 	vmov	s15, r3
  4013c0:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
  4013c4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
  4013c8:	3382      	adds	r3, #130	; 0x82
  4013ca:	4618      	mov	r0, r3
  4013cc:	f7ff fe22 	bl	401014 <fast_sin>
  4013d0:	eef0 7a40 	vmov.f32	s15, s0
  4013d4:	ee28 7a27 	vmul.f32	s14, s16, s15
  4013d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
  4013dc:	ee07 3a90 	vmov	s15, r3
  4013e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4013e4:	ee77 7a67 	vsub.f32	s15, s14, s15
  4013e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4013ec:	edc7 7a00 	vstr	s15, [r7]
  4013f0:	783b      	ldrb	r3, [r7, #0]
  4013f2:	75fb      	strb	r3, [r7, #23]
  4013f4:	e024      	b.n	401440 <motors_write_direction+0x15c>
  4013f6:	7dbb      	ldrb	r3, [r7, #22]
  4013f8:	009b      	lsls	r3, r3, #2
  4013fa:	68fa      	ldr	r2, [r7, #12]
  4013fc:	4413      	add	r3, r2
  4013fe:	681b      	ldr	r3, [r3, #0]
  401400:	781b      	ldrb	r3, [r3, #0]
  401402:	2b04      	cmp	r3, #4
  401404:	d143      	bne.n	40148e <motors_write_direction+0x1aa>
  401406:	7afb      	ldrb	r3, [r7, #11]
  401408:	ee07 3a90 	vmov	s15, r3
  40140c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
  401410:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
  401414:	3b82      	subs	r3, #130	; 0x82
  401416:	4618      	mov	r0, r3
  401418:	f7ff fdfc 	bl	401014 <fast_sin>
  40141c:	eef0 7a40 	vmov.f32	s15, s0
  401420:	ee28 7a27 	vmul.f32	s14, s16, s15
  401424:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
  401428:	ee07 3a90 	vmov	s15, r3
  40142c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  401430:	ee77 7a27 	vadd.f32	s15, s14, s15
  401434:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  401438:	edc7 7a00 	vstr	s15, [r7]
  40143c:	783b      	ldrb	r3, [r7, #0]
  40143e:	75fb      	strb	r3, [r7, #23]
  401440:	7dbb      	ldrb	r3, [r7, #22]
  401442:	009b      	lsls	r3, r3, #2
  401444:	68fa      	ldr	r2, [r7, #12]
  401446:	4413      	add	r3, r2
  401448:	681c      	ldr	r4, [r3, #0]
  40144a:	f997 3017 	ldrsb.w	r3, [r7, #23]
  40144e:	4618      	mov	r0, r3
  401450:	f7ff fe73 	bl	40113a <_abs>
  401454:	4603      	mov	r3, r0
  401456:	b2dd      	uxtb	r5, r3
  401458:	f997 3017 	ldrsb.w	r3, [r7, #23]
  40145c:	4618      	mov	r0, r3
  40145e:	f7ff fe5b 	bl	401118 <_sign>
  401462:	4603      	mov	r3, r0
  401464:	9303      	str	r3, [sp, #12]
  401466:	9502      	str	r5, [sp, #8]
  401468:	466a      	mov	r2, sp
  40146a:	f104 0310 	add.w	r3, r4, #16
  40146e:	e893 0003 	ldmia.w	r3, {r0, r1}
  401472:	e882 0003 	stmia.w	r2, {r0, r1}
  401476:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  40147a:	f7ff ff05 	bl	401288 <motor_write_individual>
  40147e:	7dbb      	ldrb	r3, [r7, #22]
  401480:	3301      	adds	r3, #1
  401482:	75bb      	strb	r3, [r7, #22]
  401484:	7dbb      	ldrb	r3, [r7, #22]
  401486:	2b03      	cmp	r3, #3
  401488:	f67f af43 	bls.w	401312 <motors_write_direction+0x2e>
  40148c:	e000      	b.n	401490 <motors_write_direction+0x1ac>
  40148e:	bf00      	nop
  401490:	bf00      	nop
  401492:	3718      	adds	r7, #24
  401494:	46bd      	mov	sp, r7
  401496:	ecbd 8b02 	vpop	{d8}
  40149a:	bdb0      	pop	{r4, r5, r7, pc}

0040149c <irq_handler_tc0>:
  40149c:	b580      	push	{r7, lr}
  40149e:	af00      	add	r7, sp, #0
  4014a0:	4b0e      	ldr	r3, [pc, #56]	; (4014dc <irq_handler_tc0+0x40>)
  4014a2:	6a1b      	ldr	r3, [r3, #32]
  4014a4:	f003 0310 	and.w	r3, r3, #16
  4014a8:	2b00      	cmp	r3, #0
  4014aa:	d015      	beq.n	4014d8 <irq_handler_tc0+0x3c>
  4014ac:	2300      	movs	r3, #0
  4014ae:	2200      	movs	r2, #0
  4014b0:	2100      	movs	r1, #0
  4014b2:	480b      	ldr	r0, [pc, #44]	; (4014e0 <irq_handler_tc0+0x44>)
  4014b4:	f7ff ff16 	bl	4012e4 <motors_write_direction>
  4014b8:	4b0a      	ldr	r3, [pc, #40]	; (4014e4 <irq_handler_tc0+0x48>)
  4014ba:	781b      	ldrb	r3, [r3, #0]
  4014bc:	b2db      	uxtb	r3, r3
  4014be:	43db      	mvns	r3, r3
  4014c0:	b2da      	uxtb	r2, r3
  4014c2:	4b08      	ldr	r3, [pc, #32]	; (4014e4 <irq_handler_tc0+0x48>)
  4014c4:	4611      	mov	r1, r2
  4014c6:	7019      	strb	r1, [r3, #0]
  4014c8:	2101      	movs	r1, #1
  4014ca:	4807      	ldr	r0, [pc, #28]	; (4014e8 <irq_handler_tc0+0x4c>)
  4014cc:	f7ff f826 	bl	40051c <gpio_write>
  4014d0:	2102      	movs	r1, #2
  4014d2:	4805      	ldr	r0, [pc, #20]	; (4014e8 <irq_handler_tc0+0x4c>)
  4014d4:	f7ff f814 	bl	400500 <gpio_clr>
  4014d8:	bf00      	nop
  4014da:	bd80      	pop	{r7, pc}
  4014dc:	4000c000 	andmi	ip, r0, r0
  4014e0:	20400060 	subcs	r0, r0, r0, rrx
  4014e4:	20400081 	subcs	r0, r0, r1, lsl #1
  4014e8:	400e1000 	andmi	r1, lr, r0

004014ec <timer_conf>:
  4014ec:	b580      	push	{r7, lr}
  4014ee:	af00      	add	r7, sp, #0
  4014f0:	4b0c      	ldr	r3, [pc, #48]	; (401524 <timer_conf+0x38>)
  4014f2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4014f6:	611a      	str	r2, [r3, #16]
  4014f8:	4b0b      	ldr	r3, [pc, #44]	; (401528 <timer_conf+0x3c>)
  4014fa:	f244 0204 	movw	r2, #16388	; 0x4004
  4014fe:	605a      	str	r2, [r3, #4]
  401500:	4b09      	ldr	r3, [pc, #36]	; (401528 <timer_conf+0x3c>)
  401502:	f644 6220 	movw	r2, #20000	; 0x4e20
  401506:	61da      	str	r2, [r3, #28]
  401508:	4b07      	ldr	r3, [pc, #28]	; (401528 <timer_conf+0x3c>)
  40150a:	2205      	movs	r2, #5
  40150c:	601a      	str	r2, [r3, #0]
  40150e:	4b06      	ldr	r3, [pc, #24]	; (401528 <timer_conf+0x3c>)
  401510:	2210      	movs	r2, #16
  401512:	625a      	str	r2, [r3, #36]	; 0x24
  401514:	4b04      	ldr	r3, [pc, #16]	; (401528 <timer_conf+0x3c>)
  401516:	2205      	movs	r2, #5
  401518:	601a      	str	r2, [r3, #0]
  40151a:	2017      	movs	r0, #23
  40151c:	f7ff fd60 	bl	400fe0 <NVIC_EnableIRQ>
  401520:	bf00      	nop
  401522:	bd80      	pop	{r7, pc}
  401524:	400e0600 	andmi	r0, lr, r0, lsl #12
  401528:	4000c000 	andmi	ip, r0, r0

0040152c <main>:
  40152c:	b580      	push	{r7, lr}
  40152e:	b084      	sub	sp, #16
  401530:	af00      	add	r7, sp, #0
  401532:	2202      	movs	r2, #2
  401534:	2101      	movs	r1, #1
  401536:	484f      	ldr	r0, [pc, #316]	; (401674 <main+0x148>)
  401538:	f7fe fe9c 	bl	400274 <gpio_conf>
  40153c:	2202      	movs	r2, #2
  40153e:	2102      	movs	r1, #2
  401540:	484c      	ldr	r0, [pc, #304]	; (401674 <main+0x148>)
  401542:	f7fe fe97 	bl	400274 <gpio_conf>
  401546:	484c      	ldr	r0, [pc, #304]	; (401678 <main+0x14c>)
  401548:	f7ff fe06 	bl	401158 <motors_conf>
  40154c:	f7ff ffce 	bl	4014ec <timer_conf>
  401550:	220a      	movs	r2, #10
  401552:	494a      	ldr	r1, [pc, #296]	; (40167c <main+0x150>)
  401554:	484a      	ldr	r0, [pc, #296]	; (401680 <main+0x154>)
  401556:	f7ff f961 	bl	40081c <spi_conf>
  40155a:	f7ff fc07 	bl	400d6c <nrf_conf>
  40155e:	2001      	movs	r0, #1
  401560:	f7ff fbb1 	bl	400cc6 <nrf_set_mode>
  401564:	201f      	movs	r0, #31
  401566:	f7ff fc63 	bl	400e30 <nrf_set_channel>
  40156a:	2001      	movs	r0, #1
  40156c:	f7ff fc72 	bl	400e54 <nrf_set_data_rate>
  401570:	2006      	movs	r0, #6
  401572:	f7ff fc98 	bl	400ea6 <nrf_set_power_output>
  401576:	4a43      	ldr	r2, [pc, #268]	; (401684 <main+0x158>)
  401578:	f107 0308 	add.w	r3, r7, #8
  40157c:	e892 0003 	ldmia.w	r2, {r0, r1}
  401580:	6018      	str	r0, [r3, #0]
  401582:	3304      	adds	r3, #4
  401584:	7019      	strb	r1, [r3, #0]
  401586:	f107 0108 	add.w	r1, r7, #8
  40158a:	2301      	movs	r3, #1
  40158c:	2205      	movs	r2, #5
  40158e:	2001      	movs	r0, #1
  401590:	f7ff fcaa 	bl	400ee8 <nrf_open_reading_pipe>
  401594:	f7ff fbd0 	bl	400d38 <nrf_start_listening>
  401598:	bf00      	nop
  40159a:	f7ff fd08 	bl	400fae <nrf_is_data_ready>
  40159e:	4603      	mov	r3, r0
  4015a0:	2b00      	cmp	r3, #0
  4015a2:	d0fa      	beq.n	40159a <main+0x6e>
  4015a4:	2102      	movs	r1, #2
  4015a6:	4833      	ldr	r0, [pc, #204]	; (401674 <main+0x148>)
  4015a8:	f7fe ff9c 	bl	4004e4 <gpio_set>
  4015ac:	2300      	movs	r3, #0
  4015ae:	71fb      	strb	r3, [r7, #7]
  4015b0:	1dfb      	adds	r3, r7, #7
  4015b2:	4618      	mov	r0, r3
  4015b4:	f7ff fcd8 	bl	400f68 <nrf_receive_packet>
  4015b8:	4603      	mov	r3, r0
  4015ba:	73fb      	strb	r3, [r7, #15]
  4015bc:	7bfb      	ldrb	r3, [r7, #15]
  4015be:	4618      	mov	r0, r3
  4015c0:	f7ff faea 	bl	400b98 <nrf_rx_pipe_size>
  4015c4:	4603      	mov	r3, r0
  4015c6:	73bb      	strb	r3, [r7, #14]
  4015c8:	79fb      	ldrb	r3, [r7, #7]
  4015ca:	461a      	mov	r2, r3
  4015cc:	4b2e      	ldr	r3, [pc, #184]	; (401688 <main+0x15c>)
  4015ce:	5c9b      	ldrb	r3, [r3, r2]
  4015d0:	2b57      	cmp	r3, #87	; 0x57
  4015d2:	d106      	bne.n	4015e2 <main+0xb6>
  4015d4:	2300      	movs	r3, #0
  4015d6:	2200      	movs	r2, #0
  4015d8:	2114      	movs	r1, #20
  4015da:	4827      	ldr	r0, [pc, #156]	; (401678 <main+0x14c>)
  4015dc:	f7ff fe82 	bl	4012e4 <motors_write_direction>
  4015e0:	e041      	b.n	401666 <main+0x13a>
  4015e2:	79fb      	ldrb	r3, [r7, #7]
  4015e4:	461a      	mov	r2, r3
  4015e6:	4b28      	ldr	r3, [pc, #160]	; (401688 <main+0x15c>)
  4015e8:	5c9b      	ldrb	r3, [r3, r2]
  4015ea:	2b41      	cmp	r3, #65	; 0x41
  4015ec:	d107      	bne.n	4015fe <main+0xd2>
  4015ee:	2300      	movs	r3, #0
  4015f0:	f06f 0259 	mvn.w	r2, #89	; 0x59
  4015f4:	2114      	movs	r1, #20
  4015f6:	4820      	ldr	r0, [pc, #128]	; (401678 <main+0x14c>)
  4015f8:	f7ff fe74 	bl	4012e4 <motors_write_direction>
  4015fc:	e033      	b.n	401666 <main+0x13a>
  4015fe:	79fb      	ldrb	r3, [r7, #7]
  401600:	461a      	mov	r2, r3
  401602:	4b21      	ldr	r3, [pc, #132]	; (401688 <main+0x15c>)
  401604:	5c9b      	ldrb	r3, [r3, r2]
  401606:	2b53      	cmp	r3, #83	; 0x53
  401608:	d106      	bne.n	401618 <main+0xec>
  40160a:	2300      	movs	r3, #0
  40160c:	22b4      	movs	r2, #180	; 0xb4
  40160e:	2114      	movs	r1, #20
  401610:	4819      	ldr	r0, [pc, #100]	; (401678 <main+0x14c>)
  401612:	f7ff fe67 	bl	4012e4 <motors_write_direction>
  401616:	e026      	b.n	401666 <main+0x13a>
  401618:	79fb      	ldrb	r3, [r7, #7]
  40161a:	461a      	mov	r2, r3
  40161c:	4b1a      	ldr	r3, [pc, #104]	; (401688 <main+0x15c>)
  40161e:	5c9b      	ldrb	r3, [r3, r2]
  401620:	2b44      	cmp	r3, #68	; 0x44
  401622:	d106      	bne.n	401632 <main+0x106>
  401624:	2300      	movs	r3, #0
  401626:	225a      	movs	r2, #90	; 0x5a
  401628:	2114      	movs	r1, #20
  40162a:	4813      	ldr	r0, [pc, #76]	; (401678 <main+0x14c>)
  40162c:	f7ff fe5a 	bl	4012e4 <motors_write_direction>
  401630:	e019      	b.n	401666 <main+0x13a>
  401632:	79fb      	ldrb	r3, [r7, #7]
  401634:	461a      	mov	r2, r3
  401636:	4b14      	ldr	r3, [pc, #80]	; (401688 <main+0x15c>)
  401638:	5c9b      	ldrb	r3, [r3, r2]
  40163a:	2b51      	cmp	r3, #81	; 0x51
  40163c:	d107      	bne.n	40164e <main+0x122>
  40163e:	f06f 0309 	mvn.w	r3, #9
  401642:	2200      	movs	r2, #0
  401644:	2100      	movs	r1, #0
  401646:	480c      	ldr	r0, [pc, #48]	; (401678 <main+0x14c>)
  401648:	f7ff fe4c 	bl	4012e4 <motors_write_direction>
  40164c:	e00b      	b.n	401666 <main+0x13a>
  40164e:	79fb      	ldrb	r3, [r7, #7]
  401650:	461a      	mov	r2, r3
  401652:	4b0d      	ldr	r3, [pc, #52]	; (401688 <main+0x15c>)
  401654:	5c9b      	ldrb	r3, [r3, r2]
  401656:	2b45      	cmp	r3, #69	; 0x45
  401658:	d105      	bne.n	401666 <main+0x13a>
  40165a:	230a      	movs	r3, #10
  40165c:	2200      	movs	r2, #0
  40165e:	2100      	movs	r1, #0
  401660:	4805      	ldr	r0, [pc, #20]	; (401678 <main+0x14c>)
  401662:	f7ff fe3f 	bl	4012e4 <motors_write_direction>
  401666:	4a09      	ldr	r2, [pc, #36]	; (40168c <main+0x160>)
  401668:	4b08      	ldr	r3, [pc, #32]	; (40168c <main+0x160>)
  40166a:	681b      	ldr	r3, [r3, #0]
  40166c:	f043 0304 	orr.w	r3, r3, #4
  401670:	6013      	str	r3, [r2, #0]
  401672:	e791      	b.n	401598 <main+0x6c>
  401674:	400e1000 	andmi	r1, lr, r0
  401678:	20400060 	subcs	r0, r0, r0, rrx
  40167c:	000f4240 	andeq	r4, pc, r0, asr #4
  401680:	40008000 	andmi	r8, r0, r0
  401684:	0040195c 	subeq	r1, r0, ip, asr r9
  401688:	20400084 	subcs	r0, r0, r4, lsl #1
  40168c:	4000c000 	andmi	ip, r0, r0

00401690 <memcpy>:
  401690:	4684      	mov	ip, r0
  401692:	ea41 0300 	orr.w	r3, r1, r0
  401696:	f013 0303 	ands.w	r3, r3, #3
  40169a:	d16d      	bne.n	401778 <memcpy+0xe8>
  40169c:	3a40      	subs	r2, #64	; 0x40
  40169e:	d341      	bcc.n	401724 <memcpy+0x94>
  4016a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4016a4:	f840 3b04 	str.w	r3, [r0], #4
  4016a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4016ac:	f840 3b04 	str.w	r3, [r0], #4
  4016b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4016b4:	f840 3b04 	str.w	r3, [r0], #4
  4016b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4016bc:	f840 3b04 	str.w	r3, [r0], #4
  4016c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4016c4:	f840 3b04 	str.w	r3, [r0], #4
  4016c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4016cc:	f840 3b04 	str.w	r3, [r0], #4
  4016d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4016d4:	f840 3b04 	str.w	r3, [r0], #4
  4016d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4016dc:	f840 3b04 	str.w	r3, [r0], #4
  4016e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4016e4:	f840 3b04 	str.w	r3, [r0], #4
  4016e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4016ec:	f840 3b04 	str.w	r3, [r0], #4
  4016f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4016f4:	f840 3b04 	str.w	r3, [r0], #4
  4016f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4016fc:	f840 3b04 	str.w	r3, [r0], #4
  401700:	f851 3b04 	ldr.w	r3, [r1], #4
  401704:	f840 3b04 	str.w	r3, [r0], #4
  401708:	f851 3b04 	ldr.w	r3, [r1], #4
  40170c:	f840 3b04 	str.w	r3, [r0], #4
  401710:	f851 3b04 	ldr.w	r3, [r1], #4
  401714:	f840 3b04 	str.w	r3, [r0], #4
  401718:	f851 3b04 	ldr.w	r3, [r1], #4
  40171c:	f840 3b04 	str.w	r3, [r0], #4
  401720:	3a40      	subs	r2, #64	; 0x40
  401722:	d2bd      	bcs.n	4016a0 <memcpy+0x10>
  401724:	3230      	adds	r2, #48	; 0x30
  401726:	d311      	bcc.n	40174c <memcpy+0xbc>
  401728:	f851 3b04 	ldr.w	r3, [r1], #4
  40172c:	f840 3b04 	str.w	r3, [r0], #4
  401730:	f851 3b04 	ldr.w	r3, [r1], #4
  401734:	f840 3b04 	str.w	r3, [r0], #4
  401738:	f851 3b04 	ldr.w	r3, [r1], #4
  40173c:	f840 3b04 	str.w	r3, [r0], #4
  401740:	f851 3b04 	ldr.w	r3, [r1], #4
  401744:	f840 3b04 	str.w	r3, [r0], #4
  401748:	3a10      	subs	r2, #16
  40174a:	d2ed      	bcs.n	401728 <memcpy+0x98>
  40174c:	320c      	adds	r2, #12
  40174e:	d305      	bcc.n	40175c <memcpy+0xcc>
  401750:	f851 3b04 	ldr.w	r3, [r1], #4
  401754:	f840 3b04 	str.w	r3, [r0], #4
  401758:	3a04      	subs	r2, #4
  40175a:	d2f9      	bcs.n	401750 <memcpy+0xc0>
  40175c:	3204      	adds	r2, #4
  40175e:	d008      	beq.n	401772 <memcpy+0xe2>
  401760:	07d2      	lsls	r2, r2, #31
  401762:	bf1c      	itt	ne
  401764:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401768:	f800 3b01 	strbne.w	r3, [r0], #1
  40176c:	d301      	bcc.n	401772 <memcpy+0xe2>
  40176e:	880b      	ldrh	r3, [r1, #0]
  401770:	8003      	strh	r3, [r0, #0]
  401772:	4660      	mov	r0, ip
  401774:	4770      	bx	lr
  401776:	bf00      	nop
  401778:	2a08      	cmp	r2, #8
  40177a:	d313      	bcc.n	4017a4 <memcpy+0x114>
  40177c:	078b      	lsls	r3, r1, #30
  40177e:	d08d      	beq.n	40169c <memcpy+0xc>
  401780:	f010 0303 	ands.w	r3, r0, #3
  401784:	d08a      	beq.n	40169c <memcpy+0xc>
  401786:	f1c3 0304 	rsb	r3, r3, #4
  40178a:	1ad2      	subs	r2, r2, r3
  40178c:	07db      	lsls	r3, r3, #31
  40178e:	bf1c      	itt	ne
  401790:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401794:	f800 3b01 	strbne.w	r3, [r0], #1
  401798:	d380      	bcc.n	40169c <memcpy+0xc>
  40179a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40179e:	f820 3b02 	strh.w	r3, [r0], #2
  4017a2:	e77b      	b.n	40169c <memcpy+0xc>
  4017a4:	3a04      	subs	r2, #4
  4017a6:	d3d9      	bcc.n	40175c <memcpy+0xcc>
  4017a8:	3a01      	subs	r2, #1
  4017aa:	f811 3b01 	ldrb.w	r3, [r1], #1
  4017ae:	f800 3b01 	strb.w	r3, [r0], #1
  4017b2:	d2f9      	bcs.n	4017a8 <memcpy+0x118>
  4017b4:	780b      	ldrb	r3, [r1, #0]
  4017b6:	7003      	strb	r3, [r0, #0]
  4017b8:	784b      	ldrb	r3, [r1, #1]
  4017ba:	7043      	strb	r3, [r0, #1]
  4017bc:	788b      	ldrb	r3, [r1, #2]
  4017be:	7083      	strb	r3, [r0, #2]
  4017c0:	4660      	mov	r0, ip
  4017c2:	4770      	bx	lr
  4017c4:	00000001 	andeq	r0, r0, r1
  4017c8:	00000002 	andeq	r0, r0, r2
  4017cc:	00000004 	andeq	r0, r0, r4
  4017d0:	00000008 	andeq	r0, r0, r8
  4017d4:	00000010 	andeq	r0, r0, r0, lsl r0
  4017d8:	00000020 	andeq	r0, r0, r0, lsr #32
  4017dc:	00000040 	andeq	r0, r0, r0, asr #32
  4017e0:	00000080 	andeq	r0, r0, r0, lsl #1
  4017e4:	00000100 	andeq	r0, r0, r0, lsl #2
  4017e8:	00000200 	andeq	r0, r0, r0, lsl #4
  4017ec:	00000400 	andeq	r0, r0, r0, lsl #8
  4017f0:	00000000 	andeq	r0, r0, r0
  4017f4:	3c8ef77f 	stccc	7, cr15, [lr], {127}	; 0x7f
  4017f8:	3d0ef241 	sfmcc	f7, 1, [lr, #-260]	; 0xfffffefc
  4017fc:	3d565e46 	ldclcc	14, cr5, [r6, #-280]	; 0xfffffee8
  401800:	3d8edc3c 	stccc	12, cr13, [lr, #240]	; 0xf0
  401804:	3db27ed8 	ldccc	14, cr7, [r2, #864]!	; 0x360
  401808:	3dd612c7 	lfmcc	f1, 2, [r6, #796]	; 0x31c
  40180c:	3df99674 	ldclcc	6, cr9, [r9, #464]!	; 0x1d0
  401810:	3e0e835e 	mcrcc	3, 0, r8, cr14, cr14, {2}
  401814:	3e20303c 	mcrcc	0, 1, r3, cr0, cr12, {1}
  401818:	3e31d0c8 	cdpcc	0, 3, cr13, cr1, cr8, {6}
  40181c:	3e43636f 	cdpcc	3, 4, cr6, cr3, cr15, {3}
  401820:	3e54e6e2 	cdpcc	6, 5, cr14, cr4, cr2, {7}
  401824:	3e66598e 	vmulcc.f16	s11, s13, s28	; <UNPREDICTABLE>
  401828:	3e77ba67 	vsubcc.f32	s23, s14, s15
  40182c:	3e8483ed 	cdpcc	3, 8, cr8, cr4, cr13, {7}
  401830:	3e8d204b 	cdpcc	0, 8, cr2, cr13, cr11, {2}
  401834:	3e95b1c8 	cosccdm	f3, #0.0
  401838:	3e9e377a 	mrccc	7, 4, r3, cr14, cr10, {3}
  40183c:	3ea6b0d9 	mcrcc	0, 5, fp, cr6, cr9, {6}
  401840:	3eaf1d3f 	mcrcc	13, 5, r1, cr15, cr15, {1}
  401844:	3eb77c03 	cdpcc	12, 11, cr7, cr7, cr3, {0}
  401848:	3ebfcc5c 	mrccc	12, 5, ip, cr15, cr12, {2}
  40184c:	3ec80de5 	cdpcc	13, 12, cr0, cr8, cr5, {7}
  401850:	3ed03fb3 	mrccc	15, 6, r3, cr0, cr3, {5}
  401854:	3ed86163 	cdpcc	1, 13, cr6, cr8, cr3, {3}
  401858:	3ee0722a 	cdpcc	2, 14, cr7, cr0, cr10, {1}
  40185c:	3ee87161 	cdpcc	1, 14, cr7, cr8, cr1, {3}
  401860:	3ef05e81 	cdpcc	14, 15, cr5, cr0, cr1, {4}
  401864:	3ef838e3 	cdpcc	8, 15, cr3, cr8, cr3, {7}
  401868:	3f000000 	svccc	0x00000000
  40186c:	3f03d988 	svccc	0x0003d988
  401870:	3f07a8c6 	svccc	0x0007a8c6
  401874:	3f0b6d76 	svccc	0x000b6d76
  401878:	3f0f2746 	svccc	0x000f2746
  40187c:	3f12d5e0 	svccc	0x0012d5e0
  401880:	3f167914 	svccc	0x00167914
  401884:	3f1a108c 	svccc	0x001a108c
  401888:	3f1d9c06 	svccc	0x001d9c06
  40188c:	3f211b1e 	svccc	0x00211b1e
  401890:	3f248dc1 	svccc	0x00248dc1
  401894:	3f27f37c 	svccc	0x0027f37c
  401898:	3f2b4c2b 	svccc	0x002b4c2b
  40189c:	3f2e976c 	svccc	0x002e976c
  4018a0:	3f31d51b 	svccc	0x0031d51b
  4018a4:	3f3504f7 	svccc	0x003504f7
  4018a8:	3f3826ab 	svccc	0x003826ab
  4018ac:	3f3b3a04 	svccc	0x003b3a04
  4018b0:	3f3e3ec0 	svccc	0x003e3ec0
  4018b4:	3f4134ad 	svccc	0x004134ad
  4018b8:	3f441b86 	svccc	0x00441b86
  4018bc:	3f46f30a 	svccc	0x0046f30a
  4018c0:	3f49bb17 	svccc	0x0049bb17
  4018c4:	3f4c7369 	svccc	0x004c7369
  4018c8:	3f4f1bbd 	svccc	0x004f1bbd
  4018cc:	3f51b3f2 	svccc	0x0051b3f2
  4018d0:	3f543bd6 	svccc	0x00543bd6
  4018d4:	3f56b325 	svccc	0x0056b325
  4018d8:	3f5919ac 	svccc	0x005919ac
  4018dc:	3f5b6f4c 	svccc	0x005b6f4c
  4018e0:	3f5db3e1 	svccc	0x005db3e1
  4018e4:	3f5fe719 	svccc	0x005fe719
  4018e8:	3f6208e1 	svccc	0x006208e1
  4018ec:	3f641909 	svccc	0x00641909
  4018f0:	3f66175d 	svccc	0x0066175d
  4018f4:	3f6803cd 	svccc	0x006803cd
  4018f8:	3f69de27 	svccc	0x0069de27
  4018fc:	3f6ba637 	svccc	0x006ba637
  401900:	3f6d5bee 	svccc	0x006d5bee
  401904:	3f6eff2a 	svccc	0x006eff2a
  401908:	3f708fb8 	svccc	0x00708fb8
  40190c:	3f720d88 	svccc	0x00720d88
  401910:	3f737879 	svccc	0x00737879
  401914:	3f74d068 	svccc	0x0074d068
  401918:	3f761544 	svccc	0x00761544
  40191c:	3f7746ed 	svccc	0x007746ed
  401920:	3f786552 	svccc	0x00786552
  401924:	3f797050 	svccc	0x00797050
  401928:	3f7a67e8 	svccc	0x007a67e8
  40192c:	3f7b4be8 	svccc	0x007b4be8
  401930:	3f7c1c61 	svccc	0x007c1c61
  401934:	3f7cd91f 	svccc	0x007cd91f
  401938:	3f7d8234 	svccc	0x007d8234
  40193c:	3f7e177f 	svccc	0x007e177f
  401940:	3f7e98fe 	svccc	0x007e98fe
  401944:	3f7f06a3 	svccc	0x007f06a3
  401948:	3f7f605b 	svccc	0x007f605b
  40194c:	3f7fa637 	svccc	0x007fa637
  401950:	3f7fd817 	svccc	0x007fd817
  401954:	3f7ff60a 	svccc	0x007ff60a
  401958:	3f800000 	svccc	0x00800000
  40195c:	03020100 	movweq	r0, #8448	; 0x2100
  401960:	ffffff04 			; <UNDEFINED> instruction: 0xffffff04

Disassembly of section .init:

00401964 <_init>:
  401964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401966:	bf00      	nop

Disassembly of section .fini:

00401968 <_fini>:
  401968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40196a:	bf00      	nop

Disassembly of section .data:

20400000 <motor_FL>:
20400000:	00000001 	andeq	r0, r0, r1
20400004:	400e1200 	andmi	r1, lr, r0, lsl #4
20400008:	00000004 	andeq	r0, r0, r4
2040000c:	400e0e00 	andmi	r0, lr, r0, lsl #28
20400010:	00000001 	andeq	r0, r0, r1
20400014:	00000000 	andeq	r0, r0, r0

20400018 <motor_FR>:
20400018:	00000002 	andeq	r0, r0, r2
2040001c:	400e1200 	andmi	r1, lr, r0, lsl #4
20400020:	00000100 	andeq	r0, r0, r0, lsl #2
20400024:	400e0e00 	andmi	r0, lr, r0, lsl #28
20400028:	00001000 	andeq	r1, r0, r0
2040002c:	00000101 	andeq	r0, r0, r1, lsl #2

20400030 <motor_BL>:
20400030:	00000003 	andeq	r0, r0, r3
20400034:	400e1200 	andmi	r1, lr, r0, lsl #4
20400038:	00010000 	andeq	r0, r1, r0
2040003c:	400e0e00 	andmi	r0, lr, r0, lsl #28
20400040:	02000000 	andeq	r0, r0, #0
20400044:	00000201 	andeq	r0, r0, r1, lsl #4

20400048 <motor_BR>:
20400048:	00000004 	andeq	r0, r0, r4
2040004c:	400e1200 	andmi	r1, lr, r0, lsl #4
20400050:	00400000 	subeq	r0, r0, r0
20400054:	400e1200 	andmi	r1, lr, r0, lsl #4
20400058:	00002000 	andeq	r2, r0, r0
2040005c:	00000301 	andeq	r0, r0, r1, lsl #6

20400060 <motors>:
20400060:	20400000 	subcs	r0, r0, r0
20400064:	20400030 	subcs	r0, r0, r0, lsr r0
20400068:	20400018 	subcs	r0, r0, r8, lsl r0
2040006c:	20400048 	subcs	r0, r0, r8, asr #32

Disassembly of section .bss:

20400070 <_bss>:
	...

20400080 <nrf_rx_buf_idx>:
	...

20400081 <ledstate>:
20400081:	00000000 	andeq	r0, r0, r0

20400084 <nrf_rx_buf>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002d41 	andeq	r2, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000023 	andeq	r0, r0, r3, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412080a 	ldreq	r0, [r2], #-2058	; 0xfffff7f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011c011a 	tsteq	ip, sl, lsl r1
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__top_flash+0xad0d24>
   4:	74412820 	strbvc	r2, [r1], #-2080	; 0xfffff7e0
   8:	206c656d 	rsbcs	r6, ip, sp, ror #10
   c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  10:	35203a64 	strcc	r3, [r0, #-2660]!	; 0xfffff59c
  14:	20293830 	eorcs	r3, r9, r0, lsr r8
  18:	2e332e36 	mrccs	14, 1, r2, cr3, cr6, {1}
  1c:	30322031 	eorscc	r2, r2, r1, lsr r0
  20:	36303731 			; <UNDEFINED> instruction: 0x36303731
  24:	28203032 	stmdacs	r0!, {r1, r4, r5, ip, sp}
  28:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  2c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  30:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  34:	6d652f4d 	stclvs	15, cr2, [r5, #-308]!	; 0xfffffecc
  38:	64646562 	strbtvs	r6, [r4], #-1378	; 0xfffffa9e
  3c:	362d6465 	strtcc	r6, [sp], -r5, ror #8
  40:	6172622d 	cmnvs	r2, sp, lsr #4
  44:	2068636e 	rsbcs	r6, r8, lr, ror #6
  48:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  4c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  50:	39343220 	ldmdbcc	r4!, {r5, r9, ip, sp}
  54:	5d373334 	ldcpl	3, cr3, [r7, #-208]!	; 0xffffff30
	...
