Analysis & Synthesis report for iic_ctrl
Sat Mar 14 13:06:25 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Top-level Entity: |iic_top
 16. Source assignments for iic_ctrl:iic_ctrl_inst
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: key_ctrl:key_ctrl_inst
 19. Parameter Settings for User Entity Instance: iic_ctrl:iic_ctrl_inst
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. SignalTap II Logic Analyzer Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Connections to In-System Debugging Instance "auto_signaltap_0"
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 14 13:06:25 2020       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; iic_ctrl                                    ;
; Top-level Entity Name              ; iic_top                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,092                                       ;
;     Total combinational functions  ; 683                                         ;
;     Dedicated logic registers      ; 804                                         ;
; Total registers                    ; 804                                         ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 79,872                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; iic_top            ; iic_ctrl           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; ../sor/key_ctrl.v                                                  ; yes             ; User Verilog HDL File                        ; E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/key_ctrl.v                                                        ;             ;
; ../sor/iic_top.v                                                   ; yes             ; User Verilog HDL File                        ; E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_top.v                                                         ;             ;
; ../sor/iic_ctrl.v                                                  ; yes             ; User Verilog HDL File                        ; E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v                                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                       ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                   ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                              ;             ;
; db/sld_ela_trigger_ppo.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/sld_ela_trigger_ppo.tdf                                         ;             ;
; db/sld_reserved_iic_ctrl_auto_signaltap_0_1_786a.v                 ; yes             ; Encrypted Auto-Generated Megafunction        ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/sld_reserved_iic_ctrl_auto_signaltap_0_1_786a.v                 ;             ;
; lpm_compare.tdf                                                    ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf                                                  ;             ;
; comptree.inc                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/comptree.inc                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                     ;             ;
; db/cmpr_i9l.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cmpr_i9l.tdf                                                    ;             ;
; db/cmpr_g9l.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cmpr_g9l.tdf                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_e124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/altsyncram_e124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                     ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                  ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                          ;             ;
; db/cntr_mgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cntr_mgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sld86d241de/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,092       ;
;                                             ;             ;
; Total combinational functions               ; 683         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 271         ;
;     -- 3 input functions                    ; 209         ;
;     -- <=2 input functions                  ; 203         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 566         ;
;     -- arithmetic mode                      ; 117         ;
;                                             ;             ;
; Total registers                             ; 804         ;
;     -- Dedicated logic registers            ; 804         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 14          ;
; Total memory bits                           ; 79872       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; s_clk~input ;
; Maximum fan-out                             ; 496         ;
; Total fan-out                               ; 5604        ;
; Average fan-out                             ; 3.58        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |iic_top                                                                                            ; 683 (2)           ; 804 (0)      ; 79872       ; 0            ; 0       ; 0         ; 14   ; 0            ; |iic_top                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |iic_ctrl:iic_ctrl_inst|                                                                         ; 126 (126)         ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|iic_ctrl:iic_ctrl_inst                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |key_ctrl:key_ctrl_inst|                                                                         ; 31 (31)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|key_ctrl:key_ctrl_inst                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 124 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                 ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 123 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                     ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 123 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 122 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                     ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 122 (83)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                        ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                              ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                 ; 400 (2)           ; 636 (78)     ; 79872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                       ; 398 (0)           ; 558 (0)      ; 79872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                   ; 398 (88)          ; 558 (238)    ; 79872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                        ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                   ; work         ;
;                   |decode_dvf:auto_generated|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                         ; work         ;
;                |lpm_mux:mux|                                                                        ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                           ; work         ;
;                   |mux_rsc:auto_generated|                                                          ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                                                    ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                       ; 0 (0)             ; 0 (0)        ; 79872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                      ; work         ;
;                |altsyncram_e124:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 79872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated                                                                                                                                                                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                        ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                       ; work         ;
;             |lpm_shiftreg:status_register|                                                          ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                               ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                            ; 85 (85)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                           ; work         ;
;             |sld_ela_control:ela_control|                                                           ; 15 (1)            ; 29 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                  ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|         ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                               ; work         ;
;                   |sld_ela_trigger_ppo:auto_generated|                                              ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ppo:auto_generated                                                                                                            ; work         ;
;                      |sld_reserved_iic_ctrl_auto_signaltap_0_1_786a:mgl_prim1|                      ; 13 (6)            ; 13 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ppo:auto_generated|sld_reserved_iic_ctrl_auto_signaltap_0_1_786a:mgl_prim1                                                    ; work         ;
;                         |lpm_compare:comparison_0_1|                                                ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ppo:auto_generated|sld_reserved_iic_ctrl_auto_signaltap_0_1_786a:mgl_prim1|lpm_compare:comparison_0_1                         ; work         ;
;                            |cmpr_i9l:auto_generated|                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ppo:auto_generated|sld_reserved_iic_ctrl_auto_signaltap_0_1_786a:mgl_prim1|lpm_compare:comparison_0_1|cmpr_i9l:auto_generated ; work         ;
;                         |lpm_compare:comparison_1_4|                                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ppo:auto_generated|sld_reserved_iic_ctrl_auto_signaltap_0_1_786a:mgl_prim1|lpm_compare:comparison_1_4                         ; work         ;
;                            |cmpr_g9l:auto_generated|                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ppo:auto_generated|sld_reserved_iic_ctrl_auto_signaltap_0_1_786a:mgl_prim1|lpm_compare:comparison_1_4|cmpr_g9l:auto_generated ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ppo:auto_generated|sld_reserved_iic_ctrl_auto_signaltap_0_1_786a:mgl_prim1|lpm_shiftreg:config_shiftreg_2                     ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ppo:auto_generated|sld_reserved_iic_ctrl_auto_signaltap_0_1_786a:mgl_prim1|lpm_shiftreg:config_shiftreg_3                     ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ppo:auto_generated|sld_reserved_iic_ctrl_auto_signaltap_0_1_786a:mgl_prim1|lpm_shiftreg:config_shiftreg_5                     ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ppo:auto_generated|sld_reserved_iic_ctrl_auto_signaltap_0_1_786a:mgl_prim1|lpm_shiftreg:config_shiftreg_6                     ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                      ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                            ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|      ; 124 (10)          ; 108 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                     ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                          ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                           ; work         ;
;                   |cntr_mgi:auto_generated|                                                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                                                   ; work         ;
;                |lpm_counter:read_pointer_counter|                                                   ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                    ; work         ;
;                   |cntr_g9j:auto_generated|                                                         ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                                            ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                         ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                          ; work         ;
;                   |cntr_egi:auto_generated|                                                         ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                            ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                             ; work         ;
;                   |cntr_23j:auto_generated|                                                         ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                     ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                   ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                    ; 39 (39)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                     ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                 ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                 ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 39           ; 2048         ; 39           ; 79872 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |iic_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |iic_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |iic_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |iic_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |iic_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |iic_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ppo:auto_generated|sld_reserved_iic_ctrl_auto_signaltap_0_1_786a:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                ;
+---------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------+------------------------------------------------------------------+--------------------------------------------+
; iic_ctrl:iic_ctrl_inst|state[6] ; yes                                                              ; yes                                        ;
; iic_ctrl:iic_ctrl_inst|state[5] ; yes                                                              ; yes                                        ;
; iic_ctrl:iic_ctrl_inst|state[4] ; yes                                                              ; yes                                        ;
; iic_ctrl:iic_ctrl_inst|state[3] ; yes                                                              ; yes                                        ;
; iic_ctrl:iic_ctrl_inst|state[2] ; yes                                                              ; yes                                        ;
; iic_ctrl:iic_ctrl_inst|state[1] ; yes                                                              ; yes                                        ;
; iic_ctrl:iic_ctrl_inst|state[0] ; yes                                                              ; yes                                        ;
+---------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal              ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------------+------------------------+
; iic_ctrl:iic_ctrl_inst|rx_sda                      ; iic_ctrl:iic_ctrl_inst|Selector7 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                  ;                        ;
+----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 804   ;
; Number of registers using Synchronous Clear  ; 75    ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 301   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 341   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; iic_ctrl:iic_ctrl_inst|i_clk                                                                                                                                                                                                                             ; 2       ;
; iic_ctrl:iic_ctrl_inst|div_clk                                                                                                                                                                                                                           ; 13      ;
; iic_ctrl:iic_ctrl_inst|rx_clk_r1                                                                                                                                                                                                                         ; 1       ;
; iic_ctrl:iic_ctrl_inst|rx_clk                                                                                                                                                                                                                            ; 11      ;
; iic_ctrl:iic_ctrl_inst|state[0]                                                                                                                                                                                                                          ; 10      ;
; key_ctrl:key_ctrl_inst|key_out2                                                                                                                                                                                                                          ; 1       ;
; key_ctrl:key_ctrl_inst|key_out2_r1                                                                                                                                                                                                                       ; 2       ;
; key_ctrl:key_ctrl_inst|key_out1                                                                                                                                                                                                                          ; 1       ;
; key_ctrl:key_ctrl_inst|key_out1_r1                                                                                                                                                                                                                       ; 2       ;
; iic_ctrl:iic_ctrl_inst|sda_r1                                                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |iic_top|iic_ctrl:iic_ctrl_inst|div_cnt[0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |iic_top|iic_ctrl:iic_ctrl_inst|rd_bit_cnt[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |iic_top|iic_ctrl:iic_ctrl_inst|wr_bit_cnt[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------+
; Source assignments for Top-level Entity: |iic_top      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_en ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_en ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_en  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_en  ;
+------------------------------+-------+------+----------+


+-----------------------------------------------+
; Source assignments for iic_ctrl:iic_ctrl_inst ;
+-------------------+-------+------+------------+
; Assignment        ; Value ; From ; To         ;
+-------------------+-------+------+------------+
; PRESERVE_REGISTER ; on    ; -    ; state[6]   ;
; PRESERVE_REGISTER ; on    ; -    ; state[5]   ;
; PRESERVE_REGISTER ; on    ; -    ; state[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; state[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; state[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; state[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; state[0]   ;
+-------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_ctrl:key_ctrl_inst ;
+----------------+--------+-------------------------------------------+
; Parameter Name ; Value  ; Type                                      ;
+----------------+--------+-------------------------------------------+
; DELAY_20MS     ; 999999 ; Signed Integer                            ;
+----------------+--------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iic_ctrl:iic_ctrl_inst ;
+----------------+---------+------------------------------------------+
; Parameter Name ; Value   ; Type                                     ;
+----------------+---------+------------------------------------------+
; H_CYC          ; 1111100 ; Unsigned Binary                          ;
; IDLE           ; 0000001 ; Unsigned Binary                          ;
; START          ; 0000010 ; Unsigned Binary                          ;
; WRITE          ; 0000100 ; Unsigned Binary                          ;
; READ           ; 0001000 ; Unsigned Binary                          ;
; CHK_ACK        ; 0010000 ; Unsigned Binary                          ;
; GEN_STOP       ; 1000000 ; Unsigned Binary                          ;
; GEN_ACK_NCK    ; 0100000 ; Unsigned Binary                          ;
+----------------+---------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 39                                             ; Untyped        ;
; sld_trigger_bits                                ; 39                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 2048                                           ; Untyped        ;
; sld_segment_size                                ; 2048                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_iic_ctrl_auto_signaltap_0_1_786a, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 25                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000                      ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 39                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 39                  ; 39               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 43                          ;
; cycloneiii_ff         ; 78                          ;
;     CLR               ; 37                          ;
;     CLR SCLR          ; 27                          ;
;     ENA CLR           ; 10                          ;
;     plain             ; 4                           ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 159                         ;
;     arith             ; 25                          ;
;         2 data inputs ; 25                          ;
;     normal            ; 134                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 87                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                               ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+---------+
; Name                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                        ; Details ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+---------+
; i_clk                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|i_clk~_wirecell   ; N/A     ;
; i_clk                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|i_clk~_wirecell   ; N/A     ;
; iic_ctrl:iic_ctrl_inst|ack_end         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|ack_end           ; N/A     ;
; iic_ctrl:iic_ctrl_inst|ack_end         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|ack_end           ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_clk         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_clk~_wirecell ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_clk         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_clk~_wirecell ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[0]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[0]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[1]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[1]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[2]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[2]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[3]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[3]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[4]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[4]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[5]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[5]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[6]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|div_cnt[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|div_cnt[6]        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|gen_ack_nck_end ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|gen_ack_nck_end   ; N/A     ;
; iic_ctrl:iic_ctrl_inst|gen_ack_nck_end ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|gen_ack_nck_end   ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[0]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[0]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[1]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[1]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[2]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[2]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[3]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_bit_cnt[3]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_byte_cnt[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_byte_cnt[0]    ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_byte_cnt[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_byte_cnt[0]    ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_byte_cnt[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_byte_cnt[1]    ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_byte_cnt[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_byte_cnt[1]    ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_sta_flag     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_sta_flag       ; N/A     ;
; iic_ctrl:iic_ctrl_inst|rd_sta_flag     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_sta_flag       ; N/A     ;
; iic_ctrl:iic_ctrl_inst|read_flag       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|read_flag         ; N/A     ;
; iic_ctrl:iic_ctrl_inst|read_flag       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|read_flag         ; N/A     ;
; iic_ctrl:iic_ctrl_inst|start_flag      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|start_flag        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|start_flag      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|start_flag        ; N/A     ;
; iic_ctrl:iic_ctrl_inst|stop_end        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|stop_end          ; N/A     ;
; iic_ctrl:iic_ctrl_inst|stop_end        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|stop_end          ; N/A     ;
; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[0]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[0]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[1]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[1]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[2]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[2]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[3]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|wr_bit_cnt[3]     ; N/A     ;
; iic_ctrl:iic_ctrl_inst|wr_byte_cnt[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|wr_byte_cnt[0]    ; N/A     ;
; iic_ctrl:iic_ctrl_inst|wr_byte_cnt[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|wr_byte_cnt[0]    ; N/A     ;
; iic_ctrl:iic_ctrl_inst|wr_byte_cnt[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|wr_byte_cnt[1]    ; N/A     ;
; iic_ctrl:iic_ctrl_inst|wr_byte_cnt[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|wr_byte_cnt[1]    ; N/A     ;
; iic_ctrl:iic_ctrl_inst|write_end       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|write_end         ; N/A     ;
; iic_ctrl:iic_ctrl_inst|write_end       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|write_end         ; N/A     ;
; led[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[0]        ; N/A     ;
; led[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[0]        ; N/A     ;
; led[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[1]        ; N/A     ;
; led[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[1]        ; N/A     ;
; led[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[2]        ; N/A     ;
; led[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[2]        ; N/A     ;
; led[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[3]        ; N/A     ;
; led[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[3]        ; N/A     ;
; led[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[4]        ; N/A     ;
; led[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[4]        ; N/A     ;
; led[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[5]        ; N/A     ;
; led[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[5]        ; N/A     ;
; led[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[6]        ; N/A     ;
; led[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[6]        ; N/A     ;
; led[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[7]        ; N/A     ;
; led[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:iic_ctrl_inst|rd_data[7]        ; N/A     ;
; read_en                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_en                                  ; N/A     ;
; read_en                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_en                                  ; N/A     ;
; s_clk                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_clk                                    ; N/A     ;
; sda                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sda                                      ; N/A     ;
; sda                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sda                                      ; N/A     ;
; write_en                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_en                                 ; N/A     ;
; write_en                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_en                                 ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sat Mar 14 13:06:00 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iic_ctrl -c iic_ctrl
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /git_project/project/alteraprj/iic_ctrl/sor/key_ctrl.v
    Info (12023): Found entity 1: key_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /git_project/project/alteraprj/iic_ctrl/sor/iic_top.v
    Info (12023): Found entity 1: iic_top
Info (12021): Found 1 design units, including 1 entities, in source file /git_project/project/alteraprj/iic_ctrl/sor/iic_ctrl.v
    Info (12023): Found entity 1: iic_ctrl
Info (12127): Elaborating entity "iic_top" for the top level hierarchy
Info (12128): Elaborating entity "key_ctrl" for hierarchy "key_ctrl:key_ctrl_inst"
Info (12128): Elaborating entity "iic_ctrl" for hierarchy "iic_ctrl:iic_ctrl_inst"
Info (10264): Verilog HDL Case Statement information at iic_ctrl.v(64): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at iic_ctrl.v(482): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at iic_ctrl.v(482): inferring latch(es) for variable "rx_sda", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rx_sda" at iic_ctrl.v(482)
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_ppo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_ppo
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_iic_ctrl_auto_signaltap_0_1_786a.v
    Info (12023): Found entity 1: sld_reserved_iic_ctrl_auto_signaltap_0_1_786a
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_i9l.tdf
    Info (12023): Found entity 1: cmpr_i9l
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9l.tdf
    Info (12023): Found entity 1: cmpr_g9l
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e124.tdf
    Info (12023): Found entity 1: altsyncram_e124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2020.03.14.13:06:12 Progress: Loading sld86d241de/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (13012): Latch iic_ctrl:iic_ctrl_inst|rx_sda has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal iic_ctrl:iic_ctrl_inst|state[4]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file E:/GIT_Project/project/Alteraprj/iic_ctrl/db/output_files/iic_ctrl.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 111 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1169 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1111 logic cells
    Info (21064): Implemented 39 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4911 megabytes
    Info: Processing ended: Sat Mar 14 13:06:25 2020
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/GIT_Project/project/Alteraprj/iic_ctrl/db/output_files/iic_ctrl.map.smsg.


