-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    empty_11 : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_12 : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_13 : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_14 : IN STD_LOGIC_VECTOR (7 downto 0);
    empty : IN STD_LOGIC_VECTOR (7 downto 0);
    boundary : IN STD_LOGIC_VECTOR (23 downto 0);
    inStream_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    inStream_empty_n : IN STD_LOGIC;
    inStream_read : OUT STD_LOGIC;
    compressdStream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    compressdStream_full_n : IN STD_LOGIC;
    compressdStream_write : OUT STD_LOGIC;
    compressdStream_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    compressdStream_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    outValue_4_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outValue_4_out_ap_vld : OUT STD_LOGIC;
    outValue_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outValue_3_out_ap_vld : OUT STD_LOGIC;
    outValue_2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outValue_2_out_ap_vld : OUT STD_LOGIC;
    outValue_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outValue_1_out_ap_vld : OUT STD_LOGIC;
    outValue_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outValue_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv24_5 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv24_FFFFFB : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111011";
    constant ap_const_lv24_4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv25_1FFFFFF : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111111111111";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_187 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000111";
    constant ap_const_lv32_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln88_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal dict_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dict_q0 : STD_LOGIC_VECTOR (431 downto 0);
    signal inStream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal icmp_ln88_reg_2666 : STD_LOGIC_VECTOR (0 downto 0);
    signal compressdStream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal i_2_reg_2612 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal outValue_1_load_reg_2618 : STD_LOGIC_VECTOR (7 downto 0);
    signal outValue_2_load_reg_2630 : STD_LOGIC_VECTOR (7 downto 0);
    signal outValue_3_load_reg_2642 : STD_LOGIC_VECTOR (7 downto 0);
    signal outValue_4_load_reg_2654 : STD_LOGIC_VECTOR (7 downto 0);
    signal outValue_load_1_reg_2670 : STD_LOGIC_VECTOR (7 downto 0);
    signal outValue_load_1_reg_2670_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal dict_addr_reg_2682 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln128_fu_602_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln128_reg_2687 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_block_state3_pp0_stage0_iter1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal sub_ln156_fu_837_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln156_reg_2693 : STD_LOGIC_VECTOR (24 downto 0);
    signal len_18_fu_891_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_18_reg_2698 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln156_1_fu_1136_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln156_1_reg_2705 : STD_LOGIC_VECTOR (24 downto 0);
    signal len_19_fu_1190_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_19_reg_2710 : STD_LOGIC_VECTOR (2 downto 0);
    signal compareIdx_2_fu_1208_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal compareIdx_2_reg_2716 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln142_12_fu_1224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_12_reg_2721 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_13_fu_1239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_13_reg_2726 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_14_fu_1254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_14_reg_2731 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_15_fu_1269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_15_reg_2736 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_16_fu_1284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_16_reg_2741 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_17_fu_1299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_17_reg_2746 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_4_fu_1305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_4_reg_2751 : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_3_fu_1321_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal compareIdx_3_reg_2756 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln142_18_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_18_reg_2761 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_19_fu_1352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_19_reg_2766 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_20_fu_1367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_20_reg_2771 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_21_fu_1382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_21_reg_2776 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_22_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_22_reg_2781 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_23_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_23_reg_2786 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_6_fu_1418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_6_reg_2791 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln156_4_fu_1661_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln156_4_reg_2796 : STD_LOGIC_VECTOR (24 downto 0);
    signal len_22_fu_1715_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_22_reg_2801 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln156_5_fu_1960_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln156_5_reg_2807 : STD_LOGIC_VECTOR (24 downto 0);
    signal len_17_fu_2014_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_17_reg_2812 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln172_2_fu_2396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_2_reg_2818 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_3_fu_2410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_3_reg_2823 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_len_4_fu_2416_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_len_4_reg_2828 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln172_3_fu_2458_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_3_reg_2834 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_5_fu_2466_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_5_reg_2839 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln109_fu_536_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal i_fu_308 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal i_3_fu_541_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal outValue_fu_312 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal outValue_1_fu_316 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal outValue_2_fu_320 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal outValue_3_fu_324 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal outValue_4_fu_328 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp0 : BOOLEAN;
    signal dict_ce0_local : STD_LOGIC;
    signal dict_address0_local : STD_LOGIC_VECTOR (11 downto 0);
    signal dict_we0_local : STD_LOGIC;
    signal dictWriteValue_fu_586_p9 : STD_LOGIC_VECTOR (431 downto 0);
    signal shl_ln105_2_fu_498_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln105_fu_506_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln105_fu_510_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln105_1_fu_490_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln105_1_fu_516_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln105_1_fu_520_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln_fu_482_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln105_2_fu_526_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal hash_fu_530_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln110_fu_577_p1 : STD_LOGIC_VECTOR (359 downto 0);
    signal sub_ln115_fu_581_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal currIdx_fu_572_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_fu_606_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal cand_fu_622_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_1_fu_631_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_2_fu_646_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_3_fu_661_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_4_fu_676_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_5_fu_691_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln142_5_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_4_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_3_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_2_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_1_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal eq_fu_707_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln147_fu_729_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mm_fu_723_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal lowbit_fu_735_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_741_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_765_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_fu_749_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln152_fu_775_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_757_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln152_1_fu_791_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln_fu_783_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln154_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_fu_799_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_1_fu_811_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal compareIdx_fu_616_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln166_fu_833_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_16_fu_843_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln156_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_1_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_819_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln157_fu_871_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln157_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_1_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln156_fu_883_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_899_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal cand_6_fu_915_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_7_fu_930_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_8_fu_945_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_9_fu_960_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_10_fu_975_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_11_fu_990_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln142_11_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_10_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_9_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_8_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_7_fu_940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_6_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal eq_1_fu_1006_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln147_1_fu_1028_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mm_1_fu_1022_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal lowbit_1_fu_1034_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1040_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1064_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_1048_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln152_2_fu_1074_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_1056_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln152_3_fu_1090_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln152_s_fu_1082_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln154_1_fu_1104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_3_fu_1098_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_4_fu_1110_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal compareIdx_1_fu_909_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln166_1_fu_1132_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_23_fu_1142_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln156_2_fu_1126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_3_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_2_fu_1158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln157_1_fu_1170_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln157_1_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_3_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln156_1_fu_1182_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1198_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal cand_12_fu_1214_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_13_fu_1229_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_14_fu_1244_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_15_fu_1259_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_16_fu_1274_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_17_fu_1289_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_1311_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal cand_18_fu_1327_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_19_fu_1342_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_20_fu_1357_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_21_fu_1372_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_22_fu_1387_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_23_fu_1402_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_1424_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal cand_24_fu_1440_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_25_fu_1455_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_26_fu_1470_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_27_fu_1485_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_28_fu_1500_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_29_fu_1515_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln142_29_fu_1525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_28_fu_1510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_27_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_26_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_25_fu_1465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_24_fu_1450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal eq_4_fu_1531_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln147_4_fu_1553_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mm_4_fu_1547_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal lowbit_4_fu_1559_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1565_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1589_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_1573_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln152_8_fu_1599_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_1581_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln152_9_fu_1615_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln152_6_fu_1607_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln154_4_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_12_fu_1623_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_13_fu_1635_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal compareIdx_4_fu_1434_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln166_4_fu_1657_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_41_fu_1667_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln156_8_fu_1651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_9_fu_1677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_8_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1643_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln157_4_fu_1695_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln157_4_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_9_fu_1689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln156_4_fu_1707_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_24_fu_1723_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal cand_30_fu_1739_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_31_fu_1754_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_32_fu_1769_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_33_fu_1784_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_34_fu_1799_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cand_35_fu_1814_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln142_35_fu_1824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_34_fu_1809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_33_fu_1794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_32_fu_1779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_31_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_30_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal eq_5_fu_1830_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln147_5_fu_1852_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mm_5_fu_1846_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal lowbit_5_fu_1858_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_42_fu_1864_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1888_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_1872_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln152_10_fu_1898_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_1880_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln152_11_fu_1914_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln152_8_fu_1906_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln154_5_fu_1928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_15_fu_1922_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_16_fu_1934_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal compareIdx_5_fu_1733_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln166_5_fu_1956_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_46_fu_1966_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln156_10_fu_1950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_11_fu_1976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_10_fu_1982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_1942_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln157_5_fu_1994_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln157_5_fu_2000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_11_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln156_5_fu_2006_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal eq_2_fu_2027_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln147_2_fu_2043_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mm_2_fu_2037_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal lowbit_2_fu_2049_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_26_fu_2055_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_2079_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_2063_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln152_4_fu_2089_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_fu_2071_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln152_5_fu_2105_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln152_2_fu_2097_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln154_2_fu_2119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_6_fu_2113_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_7_fu_2125_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln166_2_fu_2141_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln156_2_fu_2144_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_31_fu_2149_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln156_5_fu_2159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_4_fu_2165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_2133_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln157_2_fu_2176_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln157_2_fu_2182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_5_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln156_2_fu_2188_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal eq_3_fu_2204_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln147_3_fu_2220_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mm_3_fu_2214_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal lowbit_3_fu_2226_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_32_fu_2232_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_2256_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_2240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln152_6_fu_2266_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_2248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln152_7_fu_2282_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln152_4_fu_2274_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln154_3_fu_2296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_9_fu_2290_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_10_fu_2302_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln166_3_fu_2318_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln156_3_fu_2321_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_36_fu_2326_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln156_7_fu_2336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_6_fu_2342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_2310_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln157_3_fu_2353_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln157_3_fu_2359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_7_fu_2347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln156_3_fu_2365_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln172_1_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_20_fu_2196_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_len_1_fu_2390_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_21_fu_2373_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_len_3_fu_2402_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln172_fu_2424_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln172_1_fu_2427_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_1_fu_2430_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln172_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln172_4_fu_2450_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln172_5_fu_2454_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln172_2_fu_2444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln172_fu_2438_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln172_4_fu_2474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_len_6_fu_2478_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln172_5_fu_2484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_len_7_fu_2489_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln172_2_fu_2510_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln172_3_fu_2513_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln172_fu_2500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln172_2_fu_2516_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_4_fu_2524_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln172_1_fu_2506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln172_3_fu_2537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln172_1_fu_2531_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_6_fu_2543_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_fu_2496_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_49 : BOOLEAN;
    signal ap_enable_state2_pp0_iter0_stage1 : BOOLEAN;
    signal ap_enable_operation_58 : BOOLEAN;
    signal ap_enable_state3_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_62 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_1719 : BOOLEAN;
    signal ap_condition_1723 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_dict_RAM_T2P_BRAM_1bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (431 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (431 downto 0) );
    end component;


    component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    dict_U : component lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_dict_RAM_T2P_BRAM_1bkb
    generic map (
        DataWidth => 432,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dict_address0,
        ce0 => dict_ce0_local,
        we0 => dict_we0_local,
        d0 => dictWriteValue_fu_586_p9,
        q0 => dict_q0);

    flow_control_loop_pipe_sequential_init_U : component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    i_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_fu_308 <= ap_const_lv24_5;
            elsif (((icmp_ln88_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                i_fu_308 <= i_3_fu_541_p2;
            end if; 
        end if;
    end process;

    outValue_1_fu_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outValue_1_fu_316 <= empty_14;
            elsif (((icmp_ln88_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                outValue_1_fu_316 <= outValue_2_fu_320;
            end if; 
        end if;
    end process;

    outValue_2_fu_320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outValue_2_fu_320 <= empty_13;
            elsif (((icmp_ln88_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                outValue_2_fu_320 <= outValue_3_fu_324;
            end if; 
        end if;
    end process;

    outValue_3_fu_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outValue_3_fu_324 <= empty_12;
            elsif (((icmp_ln88_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                outValue_3_fu_324 <= outValue_4_fu_328;
            end if; 
        end if;
    end process;

    outValue_4_fu_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                if ((ap_const_boolean_1 = ap_condition_1723)) then 
                    outValue_4_fu_328 <= empty_11;
                elsif ((ap_const_boolean_1 = ap_condition_1719)) then 
                    outValue_4_fu_328 <= inStream_dout;
                end if;
            end if; 
        end if;
    end process;

    outValue_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outValue_fu_312 <= empty;
            elsif (((icmp_ln88_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                outValue_fu_312 <= outValue_1_fu_316;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                compareIdx_2_reg_2716 <= compareIdx_2_fu_1208_p2;
                compareIdx_3_reg_2756 <= compareIdx_3_fu_1321_p2;
                icmp_ln142_12_reg_2721 <= icmp_ln142_12_fu_1224_p2;
                icmp_ln142_13_reg_2726 <= icmp_ln142_13_fu_1239_p2;
                icmp_ln142_14_reg_2731 <= icmp_ln142_14_fu_1254_p2;
                icmp_ln142_15_reg_2736 <= icmp_ln142_15_fu_1269_p2;
                icmp_ln142_16_reg_2741 <= icmp_ln142_16_fu_1284_p2;
                icmp_ln142_17_reg_2746 <= icmp_ln142_17_fu_1299_p2;
                icmp_ln142_18_reg_2761 <= icmp_ln142_18_fu_1337_p2;
                icmp_ln142_19_reg_2766 <= icmp_ln142_19_fu_1352_p2;
                icmp_ln142_20_reg_2771 <= icmp_ln142_20_fu_1367_p2;
                icmp_ln142_21_reg_2776 <= icmp_ln142_21_fu_1382_p2;
                icmp_ln142_22_reg_2781 <= icmp_ln142_22_fu_1397_p2;
                icmp_ln142_23_reg_2786 <= icmp_ln142_23_fu_1412_p2;
                icmp_ln156_4_reg_2751 <= icmp_ln156_4_fu_1305_p2;
                icmp_ln156_6_reg_2791 <= icmp_ln156_6_fu_1418_p2;
                len_17_reg_2812 <= len_17_fu_2014_p3;
                len_18_reg_2698 <= len_18_fu_891_p3;
                len_19_reg_2710 <= len_19_fu_1190_p3;
                len_22_reg_2801 <= len_22_fu_1715_p3;
                sub_ln156_1_reg_2705 <= sub_ln156_1_fu_1136_p2;
                sub_ln156_4_reg_2796 <= sub_ln156_4_fu_1661_p2;
                sub_ln156_5_reg_2807 <= sub_ln156_5_fu_1960_p2;
                sub_ln156_reg_2693 <= sub_ln156_fu_837_p2;
                    zext_ln128_reg_2687(23 downto 0) <= zext_ln128_fu_602_p1(23 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                dict_addr_reg_2682 <= zext_ln109_fu_536_p1(12 - 1 downto 0);
                i_2_reg_2612 <= i_fu_308;
                icmp_ln172_2_reg_2818 <= icmp_ln172_2_fu_2396_p2;
                icmp_ln172_3_reg_2823 <= icmp_ln172_3_fu_2410_p2;
                icmp_ln88_reg_2666 <= icmp_ln88_fu_474_p2;
                match_len_4_reg_2828 <= match_len_4_fu_2416_p3;
                outValue_load_1_reg_2670 <= outValue_fu_312;
                outValue_load_1_reg_2670_pp0_iter1_reg <= outValue_load_1_reg_2670;
                select_ln172_3_reg_2834 <= select_ln172_3_fu_2458_p3;
                select_ln172_5_reg_2839 <= select_ln172_5_fu_2466_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                outValue_1_load_reg_2618 <= outValue_1_fu_316;
                outValue_2_load_reg_2630 <= outValue_2_fu_320;
                outValue_3_load_reg_2642 <= outValue_3_fu_324;
                outValue_4_load_reg_2654 <= outValue_4_fu_328;
            end if;
        end if;
    end process;
    zext_ln128_reg_2687(24) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter1_stage0, ap_idle_pp0_0to0, ap_idle_pp0_1to2, ap_done_pending_pp0, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln147_1_fu_1028_p2 <= std_logic_vector(unsigned(eq_1_fu_1006_p7) + unsigned(ap_const_lv6_1));
    add_ln147_2_fu_2043_p2 <= std_logic_vector(unsigned(eq_2_fu_2027_p7) + unsigned(ap_const_lv6_1));
    add_ln147_3_fu_2220_p2 <= std_logic_vector(unsigned(eq_3_fu_2204_p7) + unsigned(ap_const_lv6_1));
    add_ln147_4_fu_1553_p2 <= std_logic_vector(unsigned(eq_4_fu_1531_p7) + unsigned(ap_const_lv6_1));
    add_ln147_5_fu_1852_p2 <= std_logic_vector(unsigned(eq_5_fu_1830_p7) + unsigned(ap_const_lv6_1));
    add_ln147_fu_729_p2 <= std_logic_vector(unsigned(eq_fu_707_p7) + unsigned(ap_const_lv6_1));
    add_ln157_1_fu_1170_p2 <= std_logic_vector(unsigned(sub_ln156_1_fu_1136_p2) + unsigned(ap_const_lv25_1FFFFFF));
    add_ln157_2_fu_2176_p2 <= std_logic_vector(unsigned(sub_ln156_2_fu_2144_p2) + unsigned(ap_const_lv25_1FFFFFF));
    add_ln157_3_fu_2353_p2 <= std_logic_vector(unsigned(sub_ln156_3_fu_2321_p2) + unsigned(ap_const_lv25_1FFFFFF));
    add_ln157_4_fu_1695_p2 <= std_logic_vector(unsigned(sub_ln156_4_fu_1661_p2) + unsigned(ap_const_lv25_1FFFFFF));
    add_ln157_5_fu_1994_p2 <= std_logic_vector(unsigned(sub_ln156_5_fu_1960_p2) + unsigned(ap_const_lv25_1FFFFFF));
    add_ln157_fu_871_p2 <= std_logic_vector(unsigned(sub_ln156_fu_837_p2) + unsigned(ap_const_lv25_1FFFFFF));
    add_ln172_1_fu_2531_p2 <= std_logic_vector(unsigned(select_ln172_4_fu_2524_p3) + unsigned(ap_const_lv16_FFFF));
    add_ln172_fu_2438_p2 <= std_logic_vector(unsigned(select_ln172_1_fu_2430_p3) + unsigned(ap_const_lv16_FFFF));
    and_ln156_10_fu_1982_p2 <= (icmp_ln156_11_fu_1976_p2 and icmp_ln156_10_fu_1950_p2);
    and_ln156_11_fu_1988_p2 <= (tmp_45_fu_1942_p3 and and_ln156_10_fu_1982_p2);
    and_ln156_1_fu_865_p2 <= (tmp_13_fu_819_p3 and and_ln156_fu_859_p2);
    and_ln156_2_fu_1158_p2 <= (icmp_ln156_3_fu_1152_p2 and icmp_ln156_2_fu_1126_p2);
    and_ln156_3_fu_1164_p2 <= (tmp_22_fu_1118_p3 and and_ln156_2_fu_1158_p2);
    and_ln156_4_fu_2165_p2 <= (icmp_ln156_5_fu_2159_p2 and icmp_ln156_4_reg_2751);
    and_ln156_5_fu_2170_p2 <= (tmp_30_fu_2133_p3 and and_ln156_4_fu_2165_p2);
    and_ln156_6_fu_2342_p2 <= (icmp_ln156_7_fu_2336_p2 and icmp_ln156_6_reg_2791);
    and_ln156_7_fu_2347_p2 <= (tmp_35_fu_2310_p3 and and_ln156_6_fu_2342_p2);
    and_ln156_8_fu_1683_p2 <= (icmp_ln156_9_fu_1677_p2 and icmp_ln156_8_fu_1651_p2);
    and_ln156_9_fu_1689_p2 <= (tmp_40_fu_1643_p3 and and_ln156_8_fu_1683_p2);
    and_ln156_fu_859_p2 <= (icmp_ln156_fu_827_p2 and icmp_ln156_1_fu_853_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= (((ap_ST_fsm_pp0_stage1 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage1_subdone)) or ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone)));
    end process;

        ap_block_pp0_stage0_01001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, compressdStream_full_n, ap_block_state3_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1)) or ((compressdStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, compressdStream_full_n, ap_block_state3_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1)) or ((compressdStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, compressdStream_full_n, ap_block_state3_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1)) or ((compressdStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_grp1_assign_proc : process(inStream_empty_n, icmp_ln88_reg_2666)
    begin
                ap_block_state3_pp0_stage0_iter1_grp1 <= ((icmp_ln88_reg_2666 = ap_const_lv1_1) and (inStream_empty_n = ap_const_logic_0));
    end process;


    ap_condition_1719_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln88_reg_2666, ap_block_pp0_stage0_11001_grp1)
    begin
                ap_condition_1719 <= ((icmp_ln88_reg_2666 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_1723_assign_proc : process(ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_loop_init)
    begin
                ap_condition_1723 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln88_fu_474_p2)
    begin
        if (((icmp_ln88_fu_474_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln88_reg_2666, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln88_reg_2666 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_49_assign_proc : process(icmp_ln88_fu_474_p2)
    begin
                ap_enable_operation_49 <= (icmp_ln88_fu_474_p2 = ap_const_lv1_1);
    end process;


    ap_enable_operation_58_assign_proc : process(icmp_ln88_reg_2666)
    begin
                ap_enable_operation_58 <= (icmp_ln88_reg_2666 = ap_const_lv1_1);
    end process;


    ap_enable_operation_62_assign_proc : process(icmp_ln88_reg_2666)
    begin
                ap_enable_operation_62 <= (icmp_ln88_reg_2666 = ap_const_lv1_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_enable_state2_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_enable_state2_pp0_iter0_stage1 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_enable_state3_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state3_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    cand_10_fu_975_p4 <= dict_q0(111 downto 104);
    cand_11_fu_990_p4 <= dict_q0(119 downto 112);
    cand_12_fu_1214_p4 <= dict_q0(151 downto 144);
    cand_13_fu_1229_p4 <= dict_q0(159 downto 152);
    cand_14_fu_1244_p4 <= dict_q0(167 downto 160);
    cand_15_fu_1259_p4 <= dict_q0(175 downto 168);
    cand_16_fu_1274_p4 <= dict_q0(183 downto 176);
    cand_17_fu_1289_p4 <= dict_q0(191 downto 184);
    cand_18_fu_1327_p4 <= dict_q0(223 downto 216);
    cand_19_fu_1342_p4 <= dict_q0(231 downto 224);
    cand_1_fu_631_p4 <= dict_q0(15 downto 8);
    cand_20_fu_1357_p4 <= dict_q0(239 downto 232);
    cand_21_fu_1372_p4 <= dict_q0(247 downto 240);
    cand_22_fu_1387_p4 <= dict_q0(255 downto 248);
    cand_23_fu_1402_p4 <= dict_q0(263 downto 256);
    cand_24_fu_1440_p4 <= dict_q0(295 downto 288);
    cand_25_fu_1455_p4 <= dict_q0(303 downto 296);
    cand_26_fu_1470_p4 <= dict_q0(311 downto 304);
    cand_27_fu_1485_p4 <= dict_q0(319 downto 312);
    cand_28_fu_1500_p4 <= dict_q0(327 downto 320);
    cand_29_fu_1515_p4 <= dict_q0(335 downto 328);
    cand_2_fu_646_p4 <= dict_q0(23 downto 16);
    cand_30_fu_1739_p4 <= dict_q0(367 downto 360);
    cand_31_fu_1754_p4 <= dict_q0(375 downto 368);
    cand_32_fu_1769_p4 <= dict_q0(383 downto 376);
    cand_33_fu_1784_p4 <= dict_q0(391 downto 384);
    cand_34_fu_1799_p4 <= dict_q0(399 downto 392);
    cand_35_fu_1814_p4 <= dict_q0(407 downto 400);
    cand_3_fu_661_p4 <= dict_q0(31 downto 24);
    cand_4_fu_676_p4 <= dict_q0(39 downto 32);
    cand_5_fu_691_p4 <= dict_q0(47 downto 40);
    cand_6_fu_915_p4 <= dict_q0(79 downto 72);
    cand_7_fu_930_p4 <= dict_q0(87 downto 80);
    cand_8_fu_945_p4 <= dict_q0(95 downto 88);
    cand_9_fu_960_p4 <= dict_q0(103 downto 96);
    cand_fu_622_p1 <= dict_q0(8 - 1 downto 0);
    compareIdx_1_fu_909_p2 <= (tmp_3_fu_899_p4 xor ap_const_lv24_FFFFFF);
    compareIdx_2_fu_1208_p2 <= (tmp_s_fu_1198_p4 xor ap_const_lv24_FFFFFF);
    compareIdx_3_fu_1321_p2 <= (tmp_14_fu_1311_p4 xor ap_const_lv24_FFFFFF);
    compareIdx_4_fu_1434_p2 <= (tmp_19_fu_1424_p4 xor ap_const_lv24_FFFFFF);
    compareIdx_5_fu_1733_p2 <= (tmp_24_fu_1723_p4 xor ap_const_lv24_FFFFFF);
    compareIdx_fu_616_p2 <= (tmp_fu_606_p4 xor ap_const_lv24_FFFFFF);

    compressdStream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, compressdStream_full_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compressdStream_blk_n <= compressdStream_full_n;
        else 
            compressdStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    compressdStream_din <= ((select_ln172_6_fu_2543_p3 & zext_ln172_fu_2496_p1) & outValue_load_1_reg_2670_pp0_iter1_reg);

    compressdStream_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compressdStream_write <= ap_const_logic_1;
        else 
            compressdStream_write <= ap_const_logic_0;
        end if; 
    end process;

    currIdx_fu_572_p2 <= std_logic_vector(unsigned(i_2_reg_2612) + unsigned(ap_const_lv24_FFFFFB));
    dictWriteValue_fu_586_p9 <= (((((((trunc_ln110_fu_577_p1 & sub_ln115_fu_581_p2) & inStream_dout) & outValue_4_load_reg_2654) & outValue_3_load_reg_2642) & outValue_2_load_reg_2630) & outValue_1_load_reg_2618) & outValue_load_1_reg_2670);
    dict_address0 <= dict_address0_local;

    dict_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_grp1, dict_addr_reg_2682, zext_ln109_fu_536_p1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dict_address0_local <= dict_addr_reg_2682;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            dict_address0_local <= zext_ln109_fu_536_p1(12 - 1 downto 0);
        else 
            dict_address0_local <= "XXXXXXXXXXXX";
        end if; 
    end process;


    dict_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001_grp1)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            dict_ce0_local <= ap_const_logic_1;
        else 
            dict_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    dict_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln88_reg_2666, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln88_reg_2666 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dict_we0_local <= ap_const_logic_1;
        else 
            dict_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    eq_1_fu_1006_p7 <= (((((icmp_ln142_11_fu_1000_p2 & icmp_ln142_10_fu_985_p2) & icmp_ln142_9_fu_970_p2) & icmp_ln142_8_fu_955_p2) & icmp_ln142_7_fu_940_p2) & icmp_ln142_6_fu_925_p2);
    eq_2_fu_2027_p7 <= (((((icmp_ln142_17_reg_2746 & icmp_ln142_16_reg_2741) & icmp_ln142_15_reg_2736) & icmp_ln142_14_reg_2731) & icmp_ln142_13_reg_2726) & icmp_ln142_12_reg_2721);
    eq_3_fu_2204_p7 <= (((((icmp_ln142_23_reg_2786 & icmp_ln142_22_reg_2781) & icmp_ln142_21_reg_2776) & icmp_ln142_20_reg_2771) & icmp_ln142_19_reg_2766) & icmp_ln142_18_reg_2761);
    eq_4_fu_1531_p7 <= (((((icmp_ln142_29_fu_1525_p2 & icmp_ln142_28_fu_1510_p2) & icmp_ln142_27_fu_1495_p2) & icmp_ln142_26_fu_1480_p2) & icmp_ln142_25_fu_1465_p2) & icmp_ln142_24_fu_1450_p2);
    eq_5_fu_1830_p7 <= (((((icmp_ln142_35_fu_1824_p2 & icmp_ln142_34_fu_1809_p2) & icmp_ln142_33_fu_1794_p2) & icmp_ln142_32_fu_1779_p2) & icmp_ln142_31_fu_1764_p2) & icmp_ln142_30_fu_1749_p2);
    eq_fu_707_p7 <= (((((icmp_ln142_5_fu_701_p2 & icmp_ln142_4_fu_686_p2) & icmp_ln142_3_fu_671_p2) & icmp_ln142_2_fu_656_p2) & icmp_ln142_1_fu_641_p2) & icmp_ln142_fu_626_p2);
    hash_fu_530_p2 <= (zext_ln105_2_fu_526_p1 xor shl_ln_fu_482_p3);
    i_3_fu_541_p2 <= std_logic_vector(unsigned(i_fu_308) + unsigned(ap_const_lv24_1));
    icmp_ln142_10_fu_985_p2 <= "1" when (outValue_4_load_reg_2654 = cand_10_fu_975_p4) else "0";
    icmp_ln142_11_fu_1000_p2 <= "1" when (inStream_dout = cand_11_fu_990_p4) else "0";
    icmp_ln142_12_fu_1224_p2 <= "1" when (outValue_load_1_reg_2670 = cand_12_fu_1214_p4) else "0";
    icmp_ln142_13_fu_1239_p2 <= "1" when (outValue_1_load_reg_2618 = cand_13_fu_1229_p4) else "0";
    icmp_ln142_14_fu_1254_p2 <= "1" when (outValue_2_load_reg_2630 = cand_14_fu_1244_p4) else "0";
    icmp_ln142_15_fu_1269_p2 <= "1" when (outValue_3_load_reg_2642 = cand_15_fu_1259_p4) else "0";
    icmp_ln142_16_fu_1284_p2 <= "1" when (outValue_4_load_reg_2654 = cand_16_fu_1274_p4) else "0";
    icmp_ln142_17_fu_1299_p2 <= "1" when (inStream_dout = cand_17_fu_1289_p4) else "0";
    icmp_ln142_18_fu_1337_p2 <= "1" when (outValue_load_1_reg_2670 = cand_18_fu_1327_p4) else "0";
    icmp_ln142_19_fu_1352_p2 <= "1" when (outValue_1_load_reg_2618 = cand_19_fu_1342_p4) else "0";
    icmp_ln142_1_fu_641_p2 <= "1" when (outValue_1_load_reg_2618 = cand_1_fu_631_p4) else "0";
    icmp_ln142_20_fu_1367_p2 <= "1" when (outValue_2_load_reg_2630 = cand_20_fu_1357_p4) else "0";
    icmp_ln142_21_fu_1382_p2 <= "1" when (outValue_3_load_reg_2642 = cand_21_fu_1372_p4) else "0";
    icmp_ln142_22_fu_1397_p2 <= "1" when (outValue_4_load_reg_2654 = cand_22_fu_1387_p4) else "0";
    icmp_ln142_23_fu_1412_p2 <= "1" when (inStream_dout = cand_23_fu_1402_p4) else "0";
    icmp_ln142_24_fu_1450_p2 <= "1" when (outValue_load_1_reg_2670 = cand_24_fu_1440_p4) else "0";
    icmp_ln142_25_fu_1465_p2 <= "1" when (outValue_1_load_reg_2618 = cand_25_fu_1455_p4) else "0";
    icmp_ln142_26_fu_1480_p2 <= "1" when (outValue_2_load_reg_2630 = cand_26_fu_1470_p4) else "0";
    icmp_ln142_27_fu_1495_p2 <= "1" when (outValue_3_load_reg_2642 = cand_27_fu_1485_p4) else "0";
    icmp_ln142_28_fu_1510_p2 <= "1" when (outValue_4_load_reg_2654 = cand_28_fu_1500_p4) else "0";
    icmp_ln142_29_fu_1525_p2 <= "1" when (inStream_dout = cand_29_fu_1515_p4) else "0";
    icmp_ln142_2_fu_656_p2 <= "1" when (outValue_2_load_reg_2630 = cand_2_fu_646_p4) else "0";
    icmp_ln142_30_fu_1749_p2 <= "1" when (outValue_load_1_reg_2670 = cand_30_fu_1739_p4) else "0";
    icmp_ln142_31_fu_1764_p2 <= "1" when (outValue_1_load_reg_2618 = cand_31_fu_1754_p4) else "0";
    icmp_ln142_32_fu_1779_p2 <= "1" when (outValue_2_load_reg_2630 = cand_32_fu_1769_p4) else "0";
    icmp_ln142_33_fu_1794_p2 <= "1" when (outValue_3_load_reg_2642 = cand_33_fu_1784_p4) else "0";
    icmp_ln142_34_fu_1809_p2 <= "1" when (outValue_4_load_reg_2654 = cand_34_fu_1799_p4) else "0";
    icmp_ln142_35_fu_1824_p2 <= "1" when (inStream_dout = cand_35_fu_1814_p4) else "0";
    icmp_ln142_3_fu_671_p2 <= "1" when (outValue_3_load_reg_2642 = cand_3_fu_661_p4) else "0";
    icmp_ln142_4_fu_686_p2 <= "1" when (outValue_4_load_reg_2654 = cand_4_fu_676_p4) else "0";
    icmp_ln142_5_fu_701_p2 <= "1" when (inStream_dout = cand_5_fu_691_p4) else "0";
    icmp_ln142_6_fu_925_p2 <= "1" when (outValue_load_1_reg_2670 = cand_6_fu_915_p4) else "0";
    icmp_ln142_7_fu_940_p2 <= "1" when (outValue_1_load_reg_2618 = cand_7_fu_930_p4) else "0";
    icmp_ln142_8_fu_955_p2 <= "1" when (outValue_2_load_reg_2630 = cand_8_fu_945_p4) else "0";
    icmp_ln142_9_fu_970_p2 <= "1" when (outValue_3_load_reg_2642 = cand_9_fu_960_p4) else "0";
    icmp_ln142_fu_626_p2 <= "1" when (outValue_load_1_reg_2670 = cand_fu_622_p1) else "0";
    icmp_ln154_1_fu_1104_p2 <= "1" when (eq_1_fu_1006_p7 = ap_const_lv6_3F) else "0";
    icmp_ln154_2_fu_2119_p2 <= "1" when (eq_2_fu_2027_p7 = ap_const_lv6_3F) else "0";
    icmp_ln154_3_fu_2296_p2 <= "1" when (eq_3_fu_2204_p7 = ap_const_lv6_3F) else "0";
    icmp_ln154_4_fu_1629_p2 <= "1" when (eq_4_fu_1531_p7 = ap_const_lv6_3F) else "0";
    icmp_ln154_5_fu_1928_p2 <= "1" when (eq_5_fu_1830_p7 = ap_const_lv6_3F) else "0";
    icmp_ln154_fu_805_p2 <= "1" when (eq_fu_707_p7 = ap_const_lv6_3F) else "0";
    icmp_ln156_10_fu_1950_p2 <= "1" when (unsigned(currIdx_fu_572_p2) > unsigned(compareIdx_5_fu_1733_p2)) else "0";
    icmp_ln156_11_fu_1976_p2 <= "1" when (signed(tmp_46_fu_1966_p4) < signed(ap_const_lv9_1)) else "0";
    icmp_ln156_1_fu_853_p2 <= "1" when (signed(tmp_16_fu_843_p4) < signed(ap_const_lv9_1)) else "0";
    icmp_ln156_2_fu_1126_p2 <= "1" when (unsigned(currIdx_fu_572_p2) > unsigned(compareIdx_1_fu_909_p2)) else "0";
    icmp_ln156_3_fu_1152_p2 <= "1" when (signed(tmp_23_fu_1142_p4) < signed(ap_const_lv9_1)) else "0";
    icmp_ln156_4_fu_1305_p2 <= "1" when (unsigned(currIdx_fu_572_p2) > unsigned(compareIdx_2_fu_1208_p2)) else "0";
    icmp_ln156_5_fu_2159_p2 <= "1" when (signed(tmp_31_fu_2149_p4) < signed(ap_const_lv9_1)) else "0";
    icmp_ln156_6_fu_1418_p2 <= "1" when (unsigned(currIdx_fu_572_p2) > unsigned(compareIdx_3_fu_1321_p2)) else "0";
    icmp_ln156_7_fu_2336_p2 <= "1" when (signed(tmp_36_fu_2326_p4) < signed(ap_const_lv9_1)) else "0";
    icmp_ln156_8_fu_1651_p2 <= "1" when (unsigned(currIdx_fu_572_p2) > unsigned(compareIdx_4_fu_1434_p2)) else "0";
    icmp_ln156_9_fu_1677_p2 <= "1" when (signed(tmp_41_fu_1667_p4) < signed(ap_const_lv9_1)) else "0";
    icmp_ln156_fu_827_p2 <= "1" when (unsigned(currIdx_fu_572_p2) > unsigned(compareIdx_fu_616_p2)) else "0";
    icmp_ln157_1_fu_1176_p2 <= "1" when (signed(add_ln157_1_fu_1170_p2) > signed(ap_const_lv25_0)) else "0";
    icmp_ln157_2_fu_2182_p2 <= "1" when (signed(add_ln157_2_fu_2176_p2) > signed(ap_const_lv25_0)) else "0";
    icmp_ln157_3_fu_2359_p2 <= "1" when (signed(add_ln157_3_fu_2353_p2) > signed(ap_const_lv25_0)) else "0";
    icmp_ln157_4_fu_1701_p2 <= "1" when (signed(add_ln157_4_fu_1695_p2) > signed(ap_const_lv25_0)) else "0";
    icmp_ln157_5_fu_2000_p2 <= "1" when (signed(add_ln157_5_fu_1994_p2) > signed(ap_const_lv25_0)) else "0";
    icmp_ln157_fu_877_p2 <= "1" when (signed(add_ln157_fu_871_p2) > signed(ap_const_lv25_0)) else "0";
    icmp_ln172_1_fu_2386_p2 <= "1" when (unsigned(len_19_reg_2710) > unsigned(len_18_reg_2698)) else "0";
    icmp_ln172_2_fu_2396_p2 <= "1" when (unsigned(len_20_fu_2196_p3) > unsigned(match_len_1_fu_2390_p3)) else "0";
    icmp_ln172_3_fu_2410_p2 <= "1" when (unsigned(len_21_fu_2373_p3) > unsigned(match_len_3_fu_2402_p3)) else "0";
    icmp_ln172_4_fu_2474_p2 <= "1" when (unsigned(len_22_reg_2801) > unsigned(match_len_4_reg_2828)) else "0";
    icmp_ln172_5_fu_2484_p2 <= "1" when (unsigned(len_17_reg_2812) > unsigned(match_len_6_fu_2478_p3)) else "0";
    icmp_ln172_fu_2381_p2 <= "0" when (len_18_reg_2698 = ap_const_lv3_0) else "1";
    icmp_ln88_fu_474_p2 <= "1" when (unsigned(i_fu_308) < unsigned(boundary)) else "0";

    inStream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, inStream_empty_n, ap_block_pp0_stage0_grp1, icmp_ln88_reg_2666)
    begin
        if (((icmp_ln88_reg_2666 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inStream_blk_n <= inStream_empty_n;
        else 
            inStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    inStream_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln88_reg_2666, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln88_reg_2666 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inStream_read <= ap_const_logic_1;
        else 
            inStream_read <= ap_const_logic_0;
        end if; 
    end process;

    len_10_fu_2302_p3 <= 
        ap_const_lv3_6 when (icmp_ln154_3_fu_2296_p2(0) = '1') else 
        len_9_fu_2290_p2;
    len_12_fu_1623_p2 <= (select_ln152_9_fu_1615_p3 or or_ln152_6_fu_1607_p3);
    len_13_fu_1635_p3 <= 
        ap_const_lv3_6 when (icmp_ln154_4_fu_1629_p2(0) = '1') else 
        len_12_fu_1623_p2;
    len_15_fu_1922_p2 <= (select_ln152_11_fu_1914_p3 or or_ln152_8_fu_1906_p3);
    len_16_fu_1934_p3 <= 
        ap_const_lv3_6 when (icmp_ln154_5_fu_1928_p2(0) = '1') else 
        len_15_fu_1922_p2;
    len_17_fu_2014_p3 <= 
        select_ln156_5_fu_2006_p3 when (and_ln156_11_fu_1988_p2(0) = '1') else 
        ap_const_lv3_0;
    len_18_fu_891_p3 <= 
        select_ln156_fu_883_p3 when (and_ln156_1_fu_865_p2(0) = '1') else 
        ap_const_lv3_0;
    len_19_fu_1190_p3 <= 
        select_ln156_1_fu_1182_p3 when (and_ln156_3_fu_1164_p2(0) = '1') else 
        ap_const_lv3_0;
    len_1_fu_811_p3 <= 
        ap_const_lv3_6 when (icmp_ln154_fu_805_p2(0) = '1') else 
        len_fu_799_p2;
    len_20_fu_2196_p3 <= 
        select_ln156_2_fu_2188_p3 when (and_ln156_5_fu_2170_p2(0) = '1') else 
        ap_const_lv3_0;
    len_21_fu_2373_p3 <= 
        select_ln156_3_fu_2365_p3 when (and_ln156_7_fu_2347_p2(0) = '1') else 
        ap_const_lv3_0;
    len_22_fu_1715_p3 <= 
        select_ln156_4_fu_1707_p3 when (and_ln156_9_fu_1689_p2(0) = '1') else 
        ap_const_lv3_0;
    len_3_fu_1098_p2 <= (select_ln152_3_fu_1090_p3 or or_ln152_s_fu_1082_p3);
    len_4_fu_1110_p3 <= 
        ap_const_lv3_6 when (icmp_ln154_1_fu_1104_p2(0) = '1') else 
        len_3_fu_1098_p2;
    len_6_fu_2113_p2 <= (select_ln152_5_fu_2105_p3 or or_ln152_2_fu_2097_p3);
    len_7_fu_2125_p3 <= 
        ap_const_lv3_6 when (icmp_ln154_2_fu_2119_p2(0) = '1') else 
        len_6_fu_2113_p2;
    len_9_fu_2290_p2 <= (select_ln152_7_fu_2282_p3 or or_ln152_4_fu_2274_p3);
    len_fu_799_p2 <= (select_ln152_1_fu_791_p3 or or_ln_fu_783_p3);
    lowbit_1_fu_1034_p2 <= (mm_1_fu_1022_p2 and add_ln147_1_fu_1028_p2);
    lowbit_2_fu_2049_p2 <= (mm_2_fu_2037_p2 and add_ln147_2_fu_2043_p2);
    lowbit_3_fu_2226_p2 <= (mm_3_fu_2214_p2 and add_ln147_3_fu_2220_p2);
    lowbit_4_fu_1559_p2 <= (mm_4_fu_1547_p2 and add_ln147_4_fu_1553_p2);
    lowbit_5_fu_1858_p2 <= (mm_5_fu_1846_p2 and add_ln147_5_fu_1852_p2);
    lowbit_fu_735_p2 <= (mm_fu_723_p2 and add_ln147_fu_729_p2);
    match_len_1_fu_2390_p3 <= 
        len_19_reg_2710 when (icmp_ln172_1_fu_2386_p2(0) = '1') else 
        len_18_reg_2698;
    match_len_3_fu_2402_p3 <= 
        len_20_fu_2196_p3 when (icmp_ln172_2_fu_2396_p2(0) = '1') else 
        match_len_1_fu_2390_p3;
    match_len_4_fu_2416_p3 <= 
        len_21_fu_2373_p3 when (icmp_ln172_3_fu_2410_p2(0) = '1') else 
        match_len_3_fu_2402_p3;
    match_len_6_fu_2478_p3 <= 
        len_22_reg_2801 when (icmp_ln172_4_fu_2474_p2(0) = '1') else 
        match_len_4_reg_2828;
    match_len_7_fu_2489_p3 <= 
        len_17_reg_2812 when (icmp_ln172_5_fu_2484_p2(0) = '1') else 
        match_len_6_fu_2478_p3;
    mm_1_fu_1022_p2 <= (eq_1_fu_1006_p7 xor ap_const_lv6_3F);
    mm_2_fu_2037_p2 <= (eq_2_fu_2027_p7 xor ap_const_lv6_3F);
    mm_3_fu_2214_p2 <= (eq_3_fu_2204_p7 xor ap_const_lv6_3F);
    mm_4_fu_1547_p2 <= (eq_4_fu_1531_p7 xor ap_const_lv6_3F);
    mm_5_fu_1846_p2 <= (eq_5_fu_1830_p7 xor ap_const_lv6_3F);
    mm_fu_723_p2 <= (eq_fu_707_p7 xor ap_const_lv6_3F);
    or_ln152_2_fu_2097_p3 <= (tmp_27_fu_2063_p3 & select_ln152_4_fu_2089_p3);
    or_ln152_4_fu_2274_p3 <= (tmp_33_fu_2240_p3 & select_ln152_6_fu_2266_p3);
    or_ln152_6_fu_1607_p3 <= (tmp_38_fu_1573_p3 & select_ln152_8_fu_1599_p3);
    or_ln152_8_fu_1906_p3 <= (tmp_43_fu_1872_p3 & select_ln152_10_fu_1898_p3);
    or_ln152_s_fu_1082_p3 <= (tmp_18_fu_1048_p3 & select_ln152_2_fu_1074_p3);
    or_ln172_1_fu_2506_p2 <= (icmp_ln172_3_reg_2823 or icmp_ln172_2_reg_2818);
    or_ln172_2_fu_2444_p2 <= (icmp_ln172_fu_2381_p2 or icmp_ln172_1_fu_2386_p2);
    or_ln172_3_fu_2537_p2 <= (or_ln172_fu_2500_p2 or or_ln172_1_fu_2506_p2);
    or_ln172_fu_2500_p2 <= (icmp_ln172_5_fu_2484_p2 or icmp_ln172_4_fu_2474_p2);
    or_ln_fu_783_p3 <= (tmp_11_fu_749_p3 & select_ln152_fu_775_p3);
    outValue_1_out <= outValue_1_load_reg_2618;

    outValue_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln88_reg_2666, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln88_reg_2666 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outValue_1_out_ap_vld <= ap_const_logic_1;
        else 
            outValue_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outValue_2_out <= outValue_2_load_reg_2630;

    outValue_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln88_reg_2666, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln88_reg_2666 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outValue_2_out_ap_vld <= ap_const_logic_1;
        else 
            outValue_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outValue_3_out <= outValue_3_load_reg_2642;

    outValue_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln88_reg_2666, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln88_reg_2666 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outValue_3_out_ap_vld <= ap_const_logic_1;
        else 
            outValue_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outValue_4_out <= outValue_4_load_reg_2654;

    outValue_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln88_reg_2666, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln88_reg_2666 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outValue_4_out_ap_vld <= ap_const_logic_1;
        else 
            outValue_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outValue_out <= outValue_fu_312;

    outValue_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln88_reg_2666, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln88_reg_2666 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outValue_out_ap_vld <= ap_const_logic_1;
        else 
            outValue_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln152_10_fu_1898_p3 <= 
        ap_const_lv2_3 when (tmp_42_fu_1864_p3(0) = '1') else 
        tmp_25_fu_1888_p4;
    select_ln152_11_fu_1914_p3 <= 
        ap_const_lv3_5 when (tmp_44_fu_1880_p3(0) = '1') else 
        ap_const_lv3_0;
    select_ln152_1_fu_791_p3 <= 
        ap_const_lv3_5 when (tmp_12_fu_757_p3(0) = '1') else 
        ap_const_lv3_0;
    select_ln152_2_fu_1074_p3 <= 
        ap_const_lv2_3 when (tmp_17_fu_1040_p3(0) = '1') else 
        tmp_9_fu_1064_p4;
    select_ln152_3_fu_1090_p3 <= 
        ap_const_lv3_5 when (tmp_21_fu_1056_p3(0) = '1') else 
        ap_const_lv3_0;
    select_ln152_4_fu_2089_p3 <= 
        ap_const_lv2_3 when (tmp_26_fu_2055_p3(0) = '1') else 
        tmp_10_fu_2079_p4;
    select_ln152_5_fu_2105_p3 <= 
        ap_const_lv3_5 when (tmp_28_fu_2071_p3(0) = '1') else 
        ap_const_lv3_0;
    select_ln152_6_fu_2266_p3 <= 
        ap_const_lv2_3 when (tmp_32_fu_2232_p3(0) = '1') else 
        tmp_15_fu_2256_p4;
    select_ln152_7_fu_2282_p3 <= 
        ap_const_lv3_5 when (tmp_34_fu_2248_p3(0) = '1') else 
        ap_const_lv3_0;
    select_ln152_8_fu_1599_p3 <= 
        ap_const_lv2_3 when (tmp_37_fu_1565_p3(0) = '1') else 
        tmp_20_fu_1589_p4;
    select_ln152_9_fu_1615_p3 <= 
        ap_const_lv3_5 when (tmp_39_fu_1581_p3(0) = '1') else 
        ap_const_lv3_0;
    select_ln152_fu_775_p3 <= 
        ap_const_lv2_3 when (tmp_8_fu_741_p3(0) = '1') else 
        tmp_5_fu_765_p4;
    select_ln156_1_fu_1182_p3 <= 
        len_4_fu_1110_p3 when (icmp_ln157_1_fu_1176_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln156_2_fu_2188_p3 <= 
        len_7_fu_2125_p3 when (icmp_ln157_2_fu_2182_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln156_3_fu_2365_p3 <= 
        len_10_fu_2302_p3 when (icmp_ln157_3_fu_2359_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln156_4_fu_1707_p3 <= 
        len_13_fu_1635_p3 when (icmp_ln157_4_fu_1701_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln156_5_fu_2006_p3 <= 
        len_16_fu_1934_p3 when (icmp_ln157_5_fu_2000_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln156_fu_883_p3 <= 
        len_1_fu_811_p3 when (icmp_ln157_fu_877_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln172_1_fu_2430_p3 <= 
        trunc_ln172_fu_2424_p1 when (icmp_ln172_1_fu_2386_p2(0) = '1') else 
        trunc_ln172_1_fu_2427_p1;
    select_ln172_2_fu_2516_p3 <= 
        trunc_ln172_2_fu_2510_p1 when (icmp_ln172_5_fu_2484_p2(0) = '1') else 
        trunc_ln172_3_fu_2513_p1;
    select_ln172_3_fu_2458_p3 <= 
        trunc_ln172_4_fu_2450_p1 when (icmp_ln172_3_fu_2410_p2(0) = '1') else 
        trunc_ln172_5_fu_2454_p1;
    select_ln172_4_fu_2524_p3 <= 
        select_ln172_2_fu_2516_p3 when (or_ln172_fu_2500_p2(0) = '1') else 
        select_ln172_3_reg_2834;
    select_ln172_5_fu_2466_p3 <= 
        add_ln172_fu_2438_p2 when (or_ln172_2_fu_2444_p2(0) = '1') else 
        ap_const_lv16_0;
    select_ln172_6_fu_2543_p3 <= 
        add_ln172_1_fu_2531_p2 when (or_ln172_3_fu_2537_p2(0) = '1') else 
        select_ln172_5_reg_2839;
    shl_ln105_1_fu_490_p3 <= (outValue_1_fu_316 & ap_const_lv3_0);
    shl_ln105_2_fu_498_p3 <= (outValue_2_fu_320 & ap_const_lv2_0);
    shl_ln_fu_482_p3 <= (outValue_fu_312 & ap_const_lv4_0);
    sub_ln115_fu_581_p2 <= std_logic_vector(unsigned(ap_const_lv24_4) - unsigned(i_2_reg_2612));
    sub_ln156_1_fu_1136_p2 <= std_logic_vector(unsigned(zext_ln128_fu_602_p1) - unsigned(zext_ln166_1_fu_1132_p1));
    sub_ln156_2_fu_2144_p2 <= std_logic_vector(unsigned(zext_ln128_reg_2687) - unsigned(zext_ln166_2_fu_2141_p1));
    sub_ln156_3_fu_2321_p2 <= std_logic_vector(unsigned(zext_ln128_reg_2687) - unsigned(zext_ln166_3_fu_2318_p1));
    sub_ln156_4_fu_1661_p2 <= std_logic_vector(unsigned(zext_ln128_fu_602_p1) - unsigned(zext_ln166_4_fu_1657_p1));
    sub_ln156_5_fu_1960_p2 <= std_logic_vector(unsigned(zext_ln128_fu_602_p1) - unsigned(zext_ln166_5_fu_1956_p1));
    sub_ln156_fu_837_p2 <= std_logic_vector(unsigned(zext_ln128_fu_602_p1) - unsigned(zext_ln166_fu_833_p1));
    tmp_10_fu_2079_p4 <= lowbit_2_fu_2049_p2(2 downto 1);
    tmp_11_fu_749_p3 <= lowbit_fu_735_p2(4 downto 4);
    tmp_12_fu_757_p3 <= lowbit_fu_735_p2(5 downto 5);
    tmp_13_fu_819_p3 <= len_1_fu_811_p3(2 downto 2);
    tmp_14_fu_1311_p4 <= dict_q0(287 downto 264);
    tmp_15_fu_2256_p4 <= lowbit_3_fu_2226_p2(2 downto 1);
    tmp_16_fu_843_p4 <= sub_ln156_fu_837_p2(24 downto 16);
    tmp_17_fu_1040_p3 <= lowbit_1_fu_1034_p2(3 downto 3);
    tmp_18_fu_1048_p3 <= lowbit_1_fu_1034_p2(4 downto 4);
    tmp_19_fu_1424_p4 <= dict_q0(359 downto 336);
    tmp_20_fu_1589_p4 <= lowbit_4_fu_1559_p2(2 downto 1);
    tmp_21_fu_1056_p3 <= lowbit_1_fu_1034_p2(5 downto 5);
    tmp_22_fu_1118_p3 <= len_4_fu_1110_p3(2 downto 2);
    tmp_23_fu_1142_p4 <= sub_ln156_1_fu_1136_p2(24 downto 16);
    tmp_24_fu_1723_p4 <= dict_q0(431 downto 408);
    tmp_25_fu_1888_p4 <= lowbit_5_fu_1858_p2(2 downto 1);
    tmp_26_fu_2055_p3 <= lowbit_2_fu_2049_p2(3 downto 3);
    tmp_27_fu_2063_p3 <= lowbit_2_fu_2049_p2(4 downto 4);
    tmp_28_fu_2071_p3 <= lowbit_2_fu_2049_p2(5 downto 5);
    tmp_30_fu_2133_p3 <= len_7_fu_2125_p3(2 downto 2);
    tmp_31_fu_2149_p4 <= sub_ln156_2_fu_2144_p2(24 downto 16);
    tmp_32_fu_2232_p3 <= lowbit_3_fu_2226_p2(3 downto 3);
    tmp_33_fu_2240_p3 <= lowbit_3_fu_2226_p2(4 downto 4);
    tmp_34_fu_2248_p3 <= lowbit_3_fu_2226_p2(5 downto 5);
    tmp_35_fu_2310_p3 <= len_10_fu_2302_p3(2 downto 2);
    tmp_36_fu_2326_p4 <= sub_ln156_3_fu_2321_p2(24 downto 16);
    tmp_37_fu_1565_p3 <= lowbit_4_fu_1559_p2(3 downto 3);
    tmp_38_fu_1573_p3 <= lowbit_4_fu_1559_p2(4 downto 4);
    tmp_39_fu_1581_p3 <= lowbit_4_fu_1559_p2(5 downto 5);
    tmp_3_fu_899_p4 <= dict_q0(143 downto 120);
    tmp_40_fu_1643_p3 <= len_13_fu_1635_p3(2 downto 2);
    tmp_41_fu_1667_p4 <= sub_ln156_4_fu_1661_p2(24 downto 16);
    tmp_42_fu_1864_p3 <= lowbit_5_fu_1858_p2(3 downto 3);
    tmp_43_fu_1872_p3 <= lowbit_5_fu_1858_p2(4 downto 4);
    tmp_44_fu_1880_p3 <= lowbit_5_fu_1858_p2(5 downto 5);
    tmp_45_fu_1942_p3 <= len_16_fu_1934_p3(2 downto 2);
    tmp_46_fu_1966_p4 <= sub_ln156_5_fu_1960_p2(24 downto 16);
    tmp_5_fu_765_p4 <= lowbit_fu_735_p2(2 downto 1);
    tmp_8_fu_741_p3 <= lowbit_fu_735_p2(3 downto 3);
    tmp_9_fu_1064_p4 <= lowbit_1_fu_1034_p2(2 downto 1);
    tmp_fu_606_p4 <= dict_q0(71 downto 48);
    tmp_s_fu_1198_p4 <= dict_q0(215 downto 192);
    trunc_ln110_fu_577_p1 <= dict_q0(360 - 1 downto 0);
    trunc_ln172_1_fu_2427_p1 <= sub_ln156_reg_2693(16 - 1 downto 0);
    trunc_ln172_2_fu_2510_p1 <= sub_ln156_5_reg_2807(16 - 1 downto 0);
    trunc_ln172_3_fu_2513_p1 <= sub_ln156_4_reg_2796(16 - 1 downto 0);
    trunc_ln172_4_fu_2450_p1 <= sub_ln156_3_fu_2321_p2(16 - 1 downto 0);
    trunc_ln172_5_fu_2454_p1 <= sub_ln156_2_fu_2144_p2(16 - 1 downto 0);
    trunc_ln172_fu_2424_p1 <= sub_ln156_1_reg_2705(16 - 1 downto 0);
    xor_ln105_1_fu_520_p2 <= (zext_ln105_1_fu_516_p1 xor shl_ln105_1_fu_490_p3);
    xor_ln105_fu_510_p2 <= (zext_ln105_fu_506_p1 xor shl_ln105_2_fu_498_p3);
    zext_ln105_1_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln105_fu_510_p2),11));
    zext_ln105_2_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln105_1_fu_520_p2),12));
    zext_ln105_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outValue_3_fu_324),10));
    zext_ln109_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hash_fu_530_p2),64));
    zext_ln128_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(currIdx_fu_572_p2),25));
    zext_ln166_1_fu_1132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_1_fu_909_p2),25));
    zext_ln166_2_fu_2141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_2_reg_2716),25));
    zext_ln166_3_fu_2318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_3_reg_2756),25));
    zext_ln166_4_fu_1657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_4_fu_1434_p2),25));
    zext_ln166_5_fu_1956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_5_fu_1733_p2),25));
    zext_ln166_fu_833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_fu_616_p2),25));
    zext_ln172_fu_2496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(match_len_7_fu_2489_p3),8));
end behav;
