# ğŸ§  6-bit CPU Design in Verilog

This project showcases a simple yet functional **6-bit CPU** architecture designed using **Verilog HDL**, ideal for educational purposes, digital logic design demonstrations, and VLSI portfolio projects.

## âš™ï¸ Components

- **Program Counter (PC)**: Manages instruction sequencing.
- **6-bit ALU**:
  - Arithmetic: `ADD`, `SUB`
  - Logic: `XOR`, `OR`
  - Bitwise: `Shift Right`
- **Register File**:
  - Two general-purpose registers: `A` and `B`
- **Instruction Set**:
  - `LOAD`, `STORE`, `ADD`, `SUB`, `JMP`, `NOP`
- **FSM Controller**:
  - Five states: `START`, `ONE`, `TWO`, `THREE`, `FINISH`

## ğŸ’» Tools & Technologies

- `Verilog HDL` â€“ for designing all digital modules
- `Testbenches` â€“ for verifying module functionality
- `OpenLane` â€“ for synthesis with **130nm Skywater PDK**
  - RTL Synthesis
  - Floorplanning
  - Power Analysis
  - GDSII Layout
  - Heatmap generation

## ğŸ“‚ File Structure

```plaintext
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ ALU.v
â”‚   â”œâ”€â”€ ALU_ADD_SUB_Nbit.v
â”‚   â”œâ”€â”€ ALU_SHL_Nbit.v
â”‚   â”œâ”€â”€ Register_File.v
â”‚   â”œâ”€â”€ FSM_Controller.v
â”‚   â””â”€â”€ CPU_Top.v
â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ ALU_tb.v
â”œâ”€â”€ synthesis/
â”‚   â”œâ”€â”€ reports/
â”‚   â””â”€â”€ layout/
â””â”€â”€ README.md
