0.6
2019.1
May 24 2019
15:06:07
D:/FPGA/verilog/Booth/Booth.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/FPGA/verilog/Booth/Booth.srcs/sim_1/new/Booth_top_tb.v,1718273186,verilog,,,,Booth_top_tb,,,,,,,,
D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_multiply.v,1718273186,verilog,,D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_top.v,,Booth_multiply,,,,,,,,
D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/Booth_top.v,1718268491,verilog,,D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/smg_drive.v,,Booth_top,,,,,,,,
D:/FPGA/verilog/Booth/Booth.srcs/sources_1/new/smg_drive.v,1718267611,verilog,,D:/FPGA/verilog/Booth/Booth.srcs/sim_1/new/Booth_top_tb.v,,smg_drive,,,,,,,,
