#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 10 23:03:25 2023
# Process ID: 18372
# Current directory: D:/Harry/university/CPU/Pipeline/Pipeline.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: D:/Harry/university/CPU/Pipeline/Pipeline.runs/synth_1/Top.vds
# Journal file: D:/Harry/university/CPU/Pipeline/Pipeline.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14152 
WARNING: [Synth 8-2306] macro DM_WORD redefined [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Pipeline.v:4]
WARNING: [Synth 8-2306] macro DM_WORD redefined [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Defines.v:11]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 406.027 ; gain = 114.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/new/Top.v:33]
INFO: [Synth 8-6085] Hierarchical reference on 'registers' stops possible memory inference [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/RegisterFile.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/new/Top.v:80]
INFO: [Synth 8-6157] synthesizing module 'Pipeline' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Pipeline.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/InstructionMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'imem' [D:/Harry/university/CPU/Pipeline/Pipeline.runs/synth_1/.Xil/Vivado-18372-DESKTOP-QTJ7392/realtime/imem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'imem' (2#1) [D:/Harry/university/CPU/Pipeline/Pipeline.runs/synth_1/.Xil/Vivado-18372-DESKTOP-QTJ7392/realtime/imem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/InstructionMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Adder4' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Adder4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Adder4' (4#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Adder4.v:3]
INFO: [Synth 8-6157] synthesizing module 'IFIDReg' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/IFIDReg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IFIDReg' (5#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/IFIDReg.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Control.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Control.v:135]
INFO: [Synth 8-6155] done synthesizing module 'Control' (6#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Control.v:35]
INFO: [Synth 8-6157] synthesizing module 'Mux' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (7#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/RegisterFile.v:3]
INFO: [Synth 8-6085] Hierarchical reference on 'registers' stops possible memory inference [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/RegisterFile.v:14]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (8#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/RegisterFile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ImmGen.v:14]
WARNING: [Synth 8-567] referenced signal 'immediate' should be on the sensitivity list [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ImmGen.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (9#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ImmGen.v:14]
INFO: [Synth 8-6157] synthesizing module 'BranchForwardingUnit' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/BranchForwardingUnit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'BranchForwardingUnit' (10#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/BranchForwardingUnit.v:2]
INFO: [Synth 8-6157] synthesizing module 'Mux_4' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Mux_4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4' (11#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Mux_4.v:3]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Comparator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (12#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Comparator.v:3]
INFO: [Synth 8-6157] synthesizing module 'BranchControl' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/BranchControl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BranchControl' (13#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/BranchControl.v:1]
INFO: [Synth 8-6157] synthesizing module 'AdderJump' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/AdderJump.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AdderJump' (14#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/AdderJump.v:3]
INFO: [Synth 8-6157] synthesizing module 'IDEXReg' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/IDEXReg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IDEXReg' (15#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/IDEXReg.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ALU.v:16]
WARNING: [Synth 8-567] referenced signal 'C' should be on the sensitivity list [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ALU.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (16#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ALU.v:16]
INFO: [Synth 8-6157] synthesizing module 'AluControl' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/AluControl.v:27]
INFO: [Synth 8-6155] done synthesizing module 'AluControl' (17#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/AluControl.v:27]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ForwardingUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (18#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ForwardingUnit.v:4]
INFO: [Synth 8-6157] synthesizing module 'EXMEMReg' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/EXMEMReg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'EXMEMReg' (19#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/EXMEMReg.v:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/DataMemory.v:3]
	Parameter byte bound to: 7 - type: integer 
	Parameter width bound to: 63 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/DataMemory.v:70]
INFO: [Synth 8-6157] synthesizing module 'blk_mem' [D:/Harry/university/CPU/Pipeline/Pipeline.runs/synth_1/.Xil/Vivado-18372-DESKTOP-QTJ7392/realtime/blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem' (20#1) [D:/Harry/university/CPU/Pipeline/Pipeline.runs/synth_1/.Xil/Vivado-18372-DESKTOP-QTJ7392/realtime/blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (21#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/DataMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEMWBReg' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/MEMWBReg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBReg' (22#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/MEMWBReg.v:2]
INFO: [Synth 8-6157] synthesizing module 'HazardDetectionUnit' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/HazardDetectionUnit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetectionUnit' (23#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/HazardDetectionUnit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline' (24#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Pipeline.v:6]
INFO: [Synth 8-6157] synthesizing module 'seg7x16' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/new/seg7x16.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/new/seg7x16.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/new/seg7x16.v:126]
INFO: [Synth 8-6155] done synthesizing module 'seg7x16' (25#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/new/seg7x16.v:46]
INFO: [Synth 8-6155] done synthesizing module 'Top' (26#1) [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/new/Top.v:33]
WARNING: [Synth 8-3331] design BranchControl has unconnected port Branch[3]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 450.637 ; gain = 158.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 450.637 ; gain = 158.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 450.637 ; gain = 158.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/ip/imem/imem/imem_in_context.xdc] for cell 'cpu/im/memory'
Finished Parsing XDC File [d:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/ip/imem/imem/imem_in_context.xdc] for cell 'cpu/im/memory'
Parsing XDC File [d:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/ip/blk_mem/blk_mem/blk_mem_in_context.xdc] for cell 'cpu/dm/memory'
Finished Parsing XDC File [d:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/ip/blk_mem/blk_mem/blk_mem_in_context.xdc] for cell 'cpu/dm/memory'
Parsing XDC File [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc]
WARNING: [Vivado 12-507] No nets matched 'sw_i_IBUF[15]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led_o[8]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led_o[9]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led_o[10]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led_o[11]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led_o[12]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led_o[13]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led_o[14]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led_o[15]'. [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc:60]
Finished Parsing XDC File [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/constrs_1/imports/Download/icf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Harry/university/CPU/Pipeline/Pipeline.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Harry/university/CPU/Pipeline/Pipeline.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 820.102 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 820.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 820.145 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 820.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 820.145 ; gain = 528.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 820.145 ; gain = 528.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu/im/memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/dm/memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 820.145 ; gain = 528.254
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RegSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "BaseSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "LoadSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSelect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "MemOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "immediate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "C" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "seg_data_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Control.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Control.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'MemOp_reg' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Control.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'immediate_reg' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ImmGen.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ALU.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'outData_reg' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/DataMemory.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'seg_data_r_reg' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/new/seg7x16.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'display_data_reg' [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/new/Top.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 820.145 ; gain = 528.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 49    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 68    
	   4 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module Adder4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module IFIDReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 1     
Module Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 39    
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BranchForwardingUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module Mux_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module Comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module BranchControl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module AdderJump 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module IDEXReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
Module AluControl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module ForwardingUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module EXMEMReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module MEMWBReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Pipeline 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ctrl/MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ctrl/RegSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ctrl/BaseSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl/ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl/MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ctrl/ALUSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ctrl/RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ctrl/LoadSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl/PCSelect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl/MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ctrl/MemOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'cpu/ifidreg/nextPC_reg[0]' (FDCE_1) to 'cpu/ifidreg/pcout_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seg/seg_data_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seg/seg_data_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seg/seg_data_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seg/seg_data_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg/o_seg_r_reg[7] )
WARNING: [Synth 8-3332] Sequential element (seg/seg_data_r_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (seg/seg_data_r_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (seg/seg_data_r_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (seg/seg_data_r_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (seg/seg_data_r_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (seg/seg_data_r_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (seg/seg_data_r_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (seg/seg_data_r_reg[0]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 820.145 ; gain = 528.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 820.145 ; gain = 528.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 828.086 ; gain = 536.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 893.461 ; gain = 601.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 893.461 ; gain = 601.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 893.461 ; gain = 601.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 893.461 ; gain = 601.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 893.461 ; gain = 601.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 893.461 ; gain = 601.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 893.461 ; gain = 601.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem       |         1|
|2     |imem          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |blk_mem |     1|
|2     |imem    |     1|
|3     |BUFG    |     6|
|4     |CARRY4  |    62|
|5     |LUT1    |    11|
|6     |LUT2    |    70|
|7     |LUT3    |   101|
|8     |LUT4    |   265|
|9     |LUT5    |   333|
|10    |LUT6    |  1817|
|11    |MUXF7   |   442|
|12    |MUXF8   |   139|
|13    |FDCE    |   566|
|14    |FDPE    |     7|
|15    |FDRE    |  1114|
|16    |LD      |   105|
|17    |LDP     |    32|
|18    |IBUF    |    18|
|19    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+--------------+------------------+------+
|      |Instance      |Module            |Cells |
+------+--------------+------------------+------+
|1     |top           |                  |  5168|
|2     |  cpu         |Pipeline          |  4349|
|3     |    adder4    |Adder4            |     8|
|4     |    adderjump |AdderJump         |     8|
|5     |    alu       |ALU               |    56|
|6     |    cmp       |Comparator        |    11|
|7     |    ctrl      |Control           |    86|
|8     |    dm        |DataMemory        |    81|
|9     |    exmemreg  |EXMEMReg          |   238|
|10    |    idexreg   |IDEXReg           |   497|
|11    |    ifidreg   |IFIDReg           |   227|
|12    |    ig        |ImmGen            |    32|
|13    |    im        |InstructionMemory |    32|
|14    |    memwbreg  |MEMWBReg          |  1088|
|15    |    pc        |PC                |    65|
|16    |    rf        |RegisterFile      |  1920|
|17    |  seg         |seg7x16           |    93|
+------+--------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 893.461 ; gain = 601.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 893.461 ; gain = 232.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 893.461 ; gain = 601.570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 780 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 893.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  LD => LDCE: 105 instances
  LDP => LDPE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 893.461 ; gain = 613.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 893.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Harry/university/CPU/Pipeline/Pipeline.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 23:04:07 2023...
