Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\CA_LABS\2B\ripple_carry_counter\D_FF.v" into library work
Parsing module <D_FF>.
Analyzing Verilog file "C:\CA_LABS\2B\UART\tx_rx_controller.v" into library work
Parsing module <tx_rx_controller>.
Analyzing Verilog file "C:\CA_LABS\2B\UART\tx.v" into library work
Parsing module <tx>.
Analyzing Verilog file "C:\CA_LABS\2B\UART\rx.v" into library work
Parsing module <rx>.
Analyzing Verilog file "C:\CA_LABS\2B\UART\mod_m_counter.v" into library work
Parsing module <mod_m_counter>.
Analyzing Verilog file "C:\CA_LABS\2B\ripple_carry_counter\T_FF.v" into library work
Parsing module <T_FF>.
Analyzing Verilog file "C:\CA_LABS\2B\ripple_carry_counter\ClockDivider.v" into library work
Parsing module <ClockDivider>.
Analyzing Verilog file "C:\CA_LABS\2B\UART\uart_top.v" into library work
Parsing module <uart_top>.
Analyzing Verilog file "C:\CA_LABS\2B\ripple_carry_counter\ripple_carry_counter.v" into library work
Parsing module <ripple_carry_counter>.
Analyzing Verilog file "C:\CA_LABS\2B\UART_RCC_INTEGRATION\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <ripple_carry_counter>.

Elaborating module <ClockDivider>.

Elaborating module <T_FF>.

Elaborating module <D_FF>.

Elaborating module <uart_top>.
WARNING:HDLCompiler:413 - "C:\CA_LABS\2B\UART\uart_top.v" Line 41: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\CA_LABS\2B\UART\uart_top.v" Line 41: Assignment to frame_out ignored, since the identifier is never used

Elaborating module <mod_m_counter(M=65,N=8)>.
WARNING:HDLCompiler:413 - "C:\CA_LABS\2B\UART\mod_m_counter.v" Line 48: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <rx>.
WARNING:HDLCompiler:1127 - "C:\CA_LABS\2B\UART\uart_top.v" Line 57: Assignment to rx_done_tick ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\CA_LABS\2B\UART\uart_top.v" Line 58: Size mismatch in connection of port <dout>. Formal port size is 8-bit while actual signal size is 1-bit.

Elaborating module <tx>.
WARNING:HDLCompiler:1127 - "C:\CA_LABS\2B\UART\uart_top.v" Line 68: Assignment to tx_done_tick ignored, since the identifier is never used

Elaborating module <tx_rx_controller>.
WARNING:HDLCompiler:189 - "C:\CA_LABS\2B\UART\uart_top.v" Line 81: Size mismatch in connection of port <data_received>. Formal port size is 8-bit while actual signal size is 1-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\CA_LABS\2B\UART_RCC_INTEGRATION\top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <ripple_carry_counter>.
    Related source file is "C:\CA_LABS\2B\ripple_carry_counter\ripple_carry_counter.v".
    Summary:
	no macro.
Unit <ripple_carry_counter> synthesized.

Synthesizing Unit <ClockDivider>.
    Related source file is "C:\CA_LABS\2B\ripple_carry_counter\ClockDivider.v".
        max_count = 40000000
    Found 32-bit register for signal <counter>.
    Found 1-bit register for signal <div_clk>.
    Found 32-bit adder for signal <counter[31]_GND_3_o_add_1_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClockDivider> synthesized.

Synthesizing Unit <T_FF>.
    Related source file is "C:\CA_LABS\2B\ripple_carry_counter\T_FF.v".
    Summary:
	no macro.
Unit <T_FF> synthesized.

Synthesizing Unit <D_FF>.
    Related source file is "C:\CA_LABS\2B\ripple_carry_counter\D_FF.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_FF> synthesized.

Synthesizing Unit <uart_top>.
    Related source file is "C:\CA_LABS\2B\UART\uart_top.v".
        M = 65
        N = 8
INFO:Xst:3210 - "C:\CA_LABS\2B\UART\uart_top.v" line 51: Output port <rx_done_tick> of the instance <uart_rx_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\CA_LABS\2B\UART\uart_top.v" line 61: Output port <tx_done_tick> of the instance <uart_tx_unit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <uart_top> synthesized.

Synthesizing Unit <mod_m_counter>.
    Related source file is "C:\CA_LABS\2B\UART\mod_m_counter.v".
        M = 65
        N = 8
    Found 8-bit register for signal <r_reg>.
    Found 9-bit adder for signal <n0011[8:0]> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mod_m_counter> synthesized.

Synthesizing Unit <rx>.
    Related source file is "C:\CA_LABS\2B\UART\rx.v".
        DBIT = 8
        SB_TICK = 16
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_8_o_add_16_OUT> created at line 114.
    Found 4-bit adder for signal <s_reg[3]_GND_8_o_add_29_OUT> created at line 131.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <state_reg[1]_s_tick_Mux_40_o> created at line 78.
WARNING:Xst:737 - Found 1-bit latch for signal <rx_done_tick>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rx> synthesized.

Synthesizing Unit <tx>.
    Related source file is "C:\CA_LABS\2B\UART\tx.v".
        DBIT = 8
        SB_TICK = 16
    Found 1-bit register for signal <tx_reg>.
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found 1-bit register for signal <s>.
    Found 1-bit register for signal <count>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_10_o_add_18_OUT> created at line 148.
    Found 4-bit adder for signal <s_reg[3]_GND_10_o_add_31_OUT> created at line 164.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 111.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tx> synthesized.

Synthesizing Unit <tx_rx_controller>.
    Related source file is "C:\CA_LABS\2B\UART\tx_rx_controller.v".
WARNING:Xst:647 - Input <data_received> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <frame_out>.
    Found 8-bit register for signal <data_to_tx_last_St>.
    Found 1-bit register for signal <tx_start>.
    Found 8-bit comparator equal for signal <n0000> created at line 54
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <tx_rx_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 9-bit adder                                           : 1
# Registers                                            : 19
 1-bit register                                        : 9
 3-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 5
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <uart_rx_unit> is unconnected in block <uart_top0>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <data_to_tx_last_St_4> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_to_tx_last_St_5> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_to_tx_last_St_6> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_to_tx_last_St_7> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_out_4> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_out_5> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_out_6> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_out_7> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ClockDivider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ClockDivider> synthesized (advanced).

Synthesizing (advanced) Unit <rx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <rx> synthesized (advanced).

Synthesizing (advanced) Unit <tx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 2
 9-bit adder                                           : 1
# Counters                                             : 3
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
# Registers                                            : 57
 Flip-Flops                                            : 57
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <frame_out_4> in Unit <tx_rx_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <frame_out_5> <frame_out_6> <frame_out_7> 
INFO:Xst:2261 - The FF/Latch <data_to_tx_last_St_4> in Unit <tx_rx_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <data_to_tx_last_St_5> <data_to_tx_last_St_6> <data_to_tx_last_St_7> 
WARNING:Xst:1710 - FF/Latch <data_to_tx_last_St_4> (without init value) has a constant value of 0 in block <tx_rx_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_out_4> (without init value) has a constant value of 0 in block <tx_rx_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_top0/uart_rx_unit/FSM_0> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_top0/uart_tx_unit/FSM_1> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Optimizing unit <top> ...

Optimizing unit <tx_rx_controller> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <rx> ...

Optimizing unit <tx> ...
WARNING:Xst:1710 - FF/Latch <uart_top0/uart_tx_unit/b_reg_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top0/uart_tx_unit/b_reg_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top0/uart_tx_unit/b_reg_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top0/uart_tx_unit/b_reg_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/state_reg_FSM_FFd1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/state_reg_FSM_FFd2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/n_reg_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/n_reg_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/n_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/s_reg_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/s_reg_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/s_reg_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/s_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/rx_done_tick> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/b_reg_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/b_reg_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/b_reg_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/b_reg_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/b_reg_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/b_reg_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/b_reg_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_top0/uart_rx_unit/b_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <r_cc0/CD0/counter_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_cc0/CD0/counter_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_cc0/CD0/counter_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_cc0/CD0/counter_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_cc0/CD0/counter_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_cc0/CD0/counter_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top0/baud_gen_unit/r_reg_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <uart_top0/controller/data_to_tx_last_St_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <uart_top0/controller/frame_out_0> 
INFO:Xst:2261 - The FF/Latch <uart_top0/controller/data_to_tx_last_St_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <uart_top0/controller/frame_out_1> 
INFO:Xst:2261 - The FF/Latch <uart_top0/controller/data_to_tx_last_St_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <uart_top0/controller/frame_out_2> 
INFO:Xst:2261 - The FF/Latch <uart_top0/controller/data_to_tx_last_St_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <uart_top0/controller/frame_out_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 152
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 25
#      LUT2                        : 32
#      LUT3                        : 5
#      LUT4                        : 4
#      LUT5                        : 7
#      LUT6                        : 20
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 59
#      FDC                         : 54
#      FDC_1                       : 1
#      FDCE                        : 3
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              59  out of  11440     0%  
 Number of Slice LUTs:                   99  out of   5720     1%  
    Number used as Logic:                99  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    104
   Number with an unused Flip Flop:      45  out of    104    43%  
   Number with an unused LUT:             5  out of    104     4%  
   Number of fully used LUT-FF pairs:    54  out of    104    51%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   7  out of    200     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
r_cc0/CD0/div_clk                  | NONE(r_cc0/tff0/dff0/q)| 1     |
r_cc0/tff0/dff0/q                  | NONE(r_cc0/tff1/dff0/q)| 1     |
r_cc0/tff1/dff0/q                  | NONE(r_cc0/tff2/dff0/q)| 1     |
r_cc0/tff2/dff0/q                  | NONE(r_cc0/tff3/dff0/q)| 1     |
clk                                | BUFGP                  | 55    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.964ns (Maximum Frequency: 252.296MHz)
   Minimum input arrival time before clock: 3.258ns
   Maximum output required time after clock: 3.732ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'r_cc0/CD0/div_clk'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            r_cc0/tff0/dff0/q (FF)
  Destination:       r_cc0/tff0/dff0/q (FF)
  Source Clock:      r_cc0/CD0/div_clk rising
  Destination Clock: r_cc0/CD0/div_clk rising

  Data Path: r_cc0/tff0/dff0/q to r_cc0/tff0/dff0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  r_cc0/tff0/dff0/q (r_cc0/tff0/dff0/q)
     INV:I->O              1   0.206   0.579  r_cc0/tff0/d1_INV_0 (r_cc0/tff0/d)
     FDC:D                     0.102          r_cc0/tff0/dff0/q
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r_cc0/tff0/dff0/q'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            r_cc0/tff1/dff0/q (FF)
  Destination:       r_cc0/tff1/dff0/q (FF)
  Source Clock:      r_cc0/tff0/dff0/q rising
  Destination Clock: r_cc0/tff0/dff0/q rising

  Data Path: r_cc0/tff1/dff0/q to r_cc0/tff1/dff0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  r_cc0/tff1/dff0/q (r_cc0/tff1/dff0/q)
     INV:I->O              1   0.206   0.579  r_cc0/tff1/d1_INV_0 (r_cc0/tff1/d)
     FDC:D                     0.102          r_cc0/tff1/dff0/q
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r_cc0/tff1/dff0/q'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            r_cc0/tff2/dff0/q (FF)
  Destination:       r_cc0/tff2/dff0/q (FF)
  Source Clock:      r_cc0/tff1/dff0/q rising
  Destination Clock: r_cc0/tff1/dff0/q rising

  Data Path: r_cc0/tff2/dff0/q to r_cc0/tff2/dff0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  r_cc0/tff2/dff0/q (r_cc0/tff2/dff0/q)
     INV:I->O              1   0.206   0.579  r_cc0/tff2/d1_INV_0 (r_cc0/tff2/d)
     FDC:D                     0.102          r_cc0/tff2/dff0/q
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r_cc0/tff2/dff0/q'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            r_cc0/tff3/dff0/q (FF)
  Destination:       r_cc0/tff3/dff0/q (FF)
  Source Clock:      r_cc0/tff2/dff0/q rising
  Destination Clock: r_cc0/tff2/dff0/q rising

  Data Path: r_cc0/tff3/dff0/q to r_cc0/tff3/dff0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  r_cc0/tff3/dff0/q (r_cc0/tff3/dff0/q)
     INV:I->O              1   0.206   0.579  r_cc0/tff3/d1_INV_0 (r_cc0/tff3/d)
     FDC:D                     0.102          r_cc0/tff3/dff0/q
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.964ns (frequency: 252.296MHz)
  Total number of paths / destination ports: 1365 / 54
-------------------------------------------------------------------------
Delay:               3.964ns (Levels of Logic = 3)
  Source:            r_cc0/CD0/counter_15 (FF)
  Destination:       r_cc0/CD0/counter_0 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: r_cc0/CD0/counter_15 to r_cc0/CD0/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  r_cc0/CD0/counter_15 (r_cc0/CD0/counter_15)
     LUT6:I0->O            2   0.203   0.864  r_cc0/CD0/counter[31]_GND_3_o_equal_1_o<31>4 (r_cc0/CD0/counter[31]_GND_3_o_equal_1_o<31>3)
     LUT6:I2->O           14   0.203   0.958  r_cc0/CD0/counter[31]_GND_3_o_equal_1_o<31>5 (r_cc0/CD0/counter[31]_GND_3_o_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  r_cc0/CD0/Mcount_counter_eqn_01 (r_cc0/CD0/Mcount_counter_eqn_0)
     FDC:D                     0.102          r_cc0/CD0/counter_0
    ----------------------------------------
    Total                      3.964ns (1.160ns logic, 2.804ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_cc0/CD0/div_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.258ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       r_cc0/tff0/dff0/q (FF)
  Destination Clock: r_cc0/CD0/div_clk rising

  Data Path: reset to r_cc0/tff0/dff0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   1.222   1.606  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          r_cc0/tff0/dff0/q
    ----------------------------------------
    Total                      3.258ns (1.652ns logic, 1.606ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_cc0/tff0/dff0/q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.258ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       r_cc0/tff1/dff0/q (FF)
  Destination Clock: r_cc0/tff0/dff0/q rising

  Data Path: reset to r_cc0/tff1/dff0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   1.222   1.606  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          r_cc0/tff1/dff0/q
    ----------------------------------------
    Total                      3.258ns (1.652ns logic, 1.606ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_cc0/tff1/dff0/q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.258ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       r_cc0/tff2/dff0/q (FF)
  Destination Clock: r_cc0/tff1/dff0/q rising

  Data Path: reset to r_cc0/tff2/dff0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   1.222   1.606  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          r_cc0/tff2/dff0/q
    ----------------------------------------
    Total                      3.258ns (1.652ns logic, 1.606ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_cc0/tff2/dff0/q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.258ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       r_cc0/tff3/dff0/q (FF)
  Destination Clock: r_cc0/tff2/dff0/q rising

  Data Path: reset to r_cc0/tff3/dff0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   1.222   1.606  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          r_cc0/tff3/dff0/q
    ----------------------------------------
    Total                      3.258ns (1.652ns logic, 1.606ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 55 / 55
-------------------------------------------------------------------------
Offset:              3.258ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       r_cc0/CD0/counter_0 (FF)
  Destination Clock: clk falling

  Data Path: reset to r_cc0/CD0/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   1.222   1.606  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          r_cc0/CD0/counter_0
    ----------------------------------------
    Total                      3.258ns (1.652ns logic, 1.606ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r_cc0/tff2/dff0/q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 1)
  Source:            r_cc0/tff3/dff0/q (FF)
  Destination:       q<3> (PAD)
  Source Clock:      r_cc0/tff2/dff0/q rising

  Data Path: r_cc0/tff3/dff0/q to q<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  r_cc0/tff3/dff0/q (r_cc0/tff3/dff0/q)
     OBUF:I->O                 2.571          q_3_OBUF (q<3>)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r_cc0/tff1/dff0/q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            r_cc0/tff2/dff0/q (FF)
  Destination:       q<2> (PAD)
  Source Clock:      r_cc0/tff1/dff0/q rising

  Data Path: r_cc0/tff2/dff0/q to q<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  r_cc0/tff2/dff0/q (r_cc0/tff2/dff0/q)
     OBUF:I->O                 2.571          q_2_OBUF (q<2>)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r_cc0/tff0/dff0/q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            r_cc0/tff1/dff0/q (FF)
  Destination:       q<1> (PAD)
  Source Clock:      r_cc0/tff0/dff0/q rising

  Data Path: r_cc0/tff1/dff0/q to q<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  r_cc0/tff1/dff0/q (r_cc0/tff1/dff0/q)
     OBUF:I->O                 2.571          q_1_OBUF (q<1>)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r_cc0/CD0/div_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            r_cc0/tff0/dff0/q (FF)
  Destination:       q<0> (PAD)
  Source Clock:      r_cc0/CD0/div_clk rising

  Data Path: r_cc0/tff0/dff0/q to q<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  r_cc0/tff0/dff0/q (r_cc0/tff0/dff0/q)
     OBUF:I->O                 2.571          q_0_OBUF (q<0>)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            uart_top0/uart_tx_unit/tx_reg (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: uart_top0/uart_tx_unit/tx_reg to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  uart_top0/uart_tx_unit/tx_reg (uart_top0/uart_tx_unit/tx_reg)
     OBUF:I->O                 2.571          tx_OBUF (tx)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk              |    3.612|         |    3.964|         |
r_cc0/CD0/div_clk|    1.697|         |         |         |
r_cc0/tff0/dff0/q|    2.499|         |         |         |
r_cc0/tff1/dff0/q|    2.356|         |         |         |
r_cc0/tff2/dff0/q|    1.780|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_cc0/CD0/div_clk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
r_cc0/CD0/div_clk|    2.048|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_cc0/tff0/dff0/q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
r_cc0/tff0/dff0/q|    2.048|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_cc0/tff1/dff0/q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
r_cc0/tff1/dff0/q|    2.048|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_cc0/tff2/dff0/q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
r_cc0/tff2/dff0/q|    2.016|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.96 secs
 
--> 

Total memory usage is 313664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :    9 (   0 filtered)

