
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F5)
	S8= FU.OutID1=>A_EX.In                                      Premise(F6)
	S9= FU.OutID2=>B_EX.In                                      Premise(F7)
	S10= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F8)
	S11= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F9)
	S12= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F10)
	S13= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F11)
	S14= FU.Bub_ID=>CU_ID.Bub                                   Premise(F12)
	S15= FU.Halt_ID=>CU_ID.Halt                                 Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S18= FU.Bub_IF=>CU_IF.Bub                                   Premise(F16)
	S19= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F18)
	S21= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F22)
	S25= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F23)
	S26= ICache.Hit=>FU.ICacheHit                               Premise(F24)
	S27= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F25)
	S28= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F26)
	S29= IR_ID.Out=>FU.IR_ID                                    Premise(F27)
	S30= IR_WB.Out=>FU.IR_WB                                    Premise(F28)
	S31= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F29)
	S32= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F30)
	S33= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F31)
	S34= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F32)
	S35= GPR.Rdata1=>FU.InID1                                   Premise(F33)
	S36= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F34)
	S37= GPR.Rdata2=>FU.InID2                                   Premise(F35)
	S38= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F36)
	S39= ALUOut_WB.Out=>FU.InWB                                 Premise(F37)
	S40= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F38)
	S41= IR_ID.Out25_21=>GPR.RReg1                              Premise(F39)
	S42= IR_ID.Out20_16=>GPR.RReg2                              Premise(F40)
	S43= ALUOut_WB.Out=>GPR.WData                               Premise(F41)
	S44= IR_WB.Out15_11=>GPR.WReg                               Premise(F42)
	S45= IMMU.Addr=>IAddrReg.In                                 Premise(F43)
	S46= PC.Out=>ICache.IEA                                     Premise(F44)
	S47= ICache.IEA=addr                                        Path(S5,S46)
	S48= ICache.Hit=ICacheHit(addr)                             ICache-Search(S47)
	S49= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S47,S3)
	S50= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S48,S20)
	S51= FU.ICacheHit=ICacheHit(addr)                           Path(S48,S26)
	S52= ICache.Out=>ICacheReg.In                               Premise(F45)
	S53= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S49,S52)
	S54= PC.Out=>IMMU.IEA                                       Premise(F46)
	S55= IMMU.IEA=addr                                          Path(S5,S54)
	S56= CP0.ASID=>IMMU.PID                                     Premise(F47)
	S57= IMMU.PID=pid                                           Path(S4,S56)
	S58= IMMU.Addr={pid,addr}                                   IMMU-Search(S57,S55)
	S59= IAddrReg.In={pid,addr}                                 Path(S58,S45)
	S60= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S57,S55)
	S61= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S60,S21)
	S62= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F48)
	S63= IR_ID.Out=>IR_EX.In                                    Premise(F49)
	S64= ICache.Out=>IR_ID.In                                   Premise(F50)
	S65= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S49,S64)
	S66= ICache.Out=>IR_IMMU.In                                 Premise(F51)
	S67= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S49,S66)
	S68= IR_DMMU2.Out=>IR_WB.In                                 Premise(F52)
	S69= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F53)
	S70= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F54)
	S71= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F55)
	S72= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F56)
	S73= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F57)
	S74= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F58)
	S75= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F59)
	S76= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F60)
	S77= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F61)
	S78= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F62)
	S79= IR_EX.Out31_26=>CU_EX.Op                               Premise(F63)
	S80= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F64)
	S81= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F65)
	S82= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F66)
	S83= IR_ID.Out31_26=>CU_ID.Op                               Premise(F67)
	S84= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F68)
	S85= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F69)
	S86= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F70)
	S87= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F71)
	S88= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F72)
	S89= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F73)
	S90= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F74)
	S91= IR_WB.Out31_26=>CU_WB.Op                               Premise(F75)
	S92= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F76)
	S93= CtrlA_EX=0                                             Premise(F77)
	S94= CtrlB_EX=0                                             Premise(F78)
	S95= CtrlALUOut_MEM=0                                       Premise(F79)
	S96= CtrlALUOut_DMMU1=0                                     Premise(F80)
	S97= CtrlALUOut_DMMU2=0                                     Premise(F81)
	S98= CtrlALUOut_WB=0                                        Premise(F82)
	S99= CtrlA_MEM=0                                            Premise(F83)
	S100= CtrlA_WB=0                                            Premise(F84)
	S101= CtrlB_MEM=0                                           Premise(F85)
	S102= CtrlB_WB=0                                            Premise(F86)
	S103= CtrlICache=0                                          Premise(F87)
	S104= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S103)
	S105= CtrlIMMU=0                                            Premise(F88)
	S106= CtrlIR_DMMU1=0                                        Premise(F89)
	S107= CtrlIR_DMMU2=0                                        Premise(F90)
	S108= CtrlIR_EX=0                                           Premise(F91)
	S109= CtrlIR_ID=1                                           Premise(F92)
	S110= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S65,S109)
	S111= CtrlIR_IMMU=0                                         Premise(F93)
	S112= CtrlIR_MEM=0                                          Premise(F94)
	S113= CtrlIR_WB=0                                           Premise(F95)
	S114= CtrlGPR=0                                             Premise(F96)
	S115= CtrlIAddrReg=0                                        Premise(F97)
	S116= CtrlPC=0                                              Premise(F98)
	S117= CtrlPCInc=1                                           Premise(F99)
	S118= PC[Out]=addr+4                                        PC-Inc(S1,S116,S117)
	S119= PC[CIA]=addr                                          PC-Inc(S1,S116,S117)
	S120= CtrlIMem=0                                            Premise(F100)
	S121= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S120)
	S122= CtrlICacheReg=0                                       Premise(F101)
	S123= CtrlASIDIn=0                                          Premise(F102)
	S124= CtrlCP0=0                                             Premise(F103)
	S125= CP0[ASID]=pid                                         CP0-Hold(S0,S124)
	S126= CtrlEPCIn=0                                           Premise(F104)
	S127= CtrlExCodeIn=0                                        Premise(F105)
	S128= CtrlIRMux=0                                           Premise(F106)
	S129= GPR[rS]=a                                             Premise(F107)
	S130= GPR[rT]=b                                             Premise(F108)

ID	S131= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S110)
	S132= IR_ID.Out31_26=0                                      IR-Out(S110)
	S133= IR_ID.Out25_21=rS                                     IR-Out(S110)
	S134= IR_ID.Out20_16=rT                                     IR-Out(S110)
	S135= IR_ID.Out15_11=rD                                     IR-Out(S110)
	S136= IR_ID.Out10_6=0                                       IR-Out(S110)
	S137= IR_ID.Out5_0=37                                       IR-Out(S110)
	S138= PC.Out=addr+4                                         PC-Out(S118)
	S139= PC.CIA=addr                                           PC-Out(S119)
	S140= PC.CIA31_28=addr[31:28]                               PC-Out(S119)
	S141= CP0.ASID=pid                                          CP0-Read-ASID(S125)
	S142= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F212)
	S143= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F213)
	S144= FU.OutID1=>A_EX.In                                    Premise(F214)
	S145= FU.OutID2=>B_EX.In                                    Premise(F215)
	S146= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F216)
	S147= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F217)
	S148= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F218)
	S149= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F219)
	S150= FU.Bub_ID=>CU_ID.Bub                                  Premise(F220)
	S151= FU.Halt_ID=>CU_ID.Halt                                Premise(F221)
	S152= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F222)
	S153= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F223)
	S154= FU.Bub_IF=>CU_IF.Bub                                  Premise(F224)
	S155= FU.Halt_IF=>CU_IF.Halt                                Premise(F225)
	S156= ICache.Hit=>CU_IF.ICacheHit                           Premise(F226)
	S157= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F227)
	S158= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F228)
	S159= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F229)
	S160= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F230)
	S161= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F231)
	S162= ICache.Hit=>FU.ICacheHit                              Premise(F232)
	S163= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F233)
	S164= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F234)
	S165= IR_ID.Out=>FU.IR_ID                                   Premise(F235)
	S166= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S131,S165)
	S167= IR_WB.Out=>FU.IR_WB                                   Premise(F236)
	S168= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F237)
	S169= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F238)
	S170= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F239)
	S171= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F240)
	S172= GPR.Rdata1=>FU.InID1                                  Premise(F241)
	S173= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F242)
	S174= FU.InID1_RReg=rS                                      Path(S133,S173)
	S175= GPR.Rdata2=>FU.InID2                                  Premise(F243)
	S176= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F244)
	S177= FU.InID2_RReg=rT                                      Path(S134,S176)
	S178= ALUOut_WB.Out=>FU.InWB                                Premise(F245)
	S179= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F246)
	S180= IR_ID.Out25_21=>GPR.RReg1                             Premise(F247)
	S181= GPR.RReg1=rS                                          Path(S133,S180)
	S182= GPR.Rdata1=a                                          GPR-Read(S181,S129)
	S183= FU.InID1=a                                            Path(S182,S172)
	S184= FU.OutID1=FU(a)                                       FU-Forward(S183)
	S185= A_EX.In=FU(a)                                         Path(S184,S144)
	S186= IR_ID.Out20_16=>GPR.RReg2                             Premise(F248)
	S187= GPR.RReg2=rT                                          Path(S134,S186)
	S188= GPR.Rdata2=b                                          GPR-Read(S187,S130)
	S189= FU.InID2=b                                            Path(S188,S175)
	S190= FU.OutID2=FU(b)                                       FU-Forward(S189)
	S191= B_EX.In=FU(b)                                         Path(S190,S145)
	S192= ALUOut_WB.Out=>GPR.WData                              Premise(F249)
	S193= IR_WB.Out15_11=>GPR.WReg                              Premise(F250)
	S194= IMMU.Addr=>IAddrReg.In                                Premise(F251)
	S195= PC.Out=>ICache.IEA                                    Premise(F252)
	S196= ICache.IEA=addr+4                                     Path(S138,S195)
	S197= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S196)
	S198= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S197,S156)
	S199= FU.ICacheHit=ICacheHit(addr+4)                        Path(S197,S162)
	S200= ICache.Out=>ICacheReg.In                              Premise(F253)
	S201= PC.Out=>IMMU.IEA                                      Premise(F254)
	S202= IMMU.IEA=addr+4                                       Path(S138,S201)
	S203= CP0.ASID=>IMMU.PID                                    Premise(F255)
	S204= IMMU.PID=pid                                          Path(S141,S203)
	S205= IMMU.Addr={pid,addr+4}                                IMMU-Search(S204,S202)
	S206= IAddrReg.In={pid,addr+4}                              Path(S205,S194)
	S207= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S204,S202)
	S208= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S207,S157)
	S209= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F256)
	S210= IR_ID.Out=>IR_EX.In                                   Premise(F257)
	S211= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S131,S210)
	S212= ICache.Out=>IR_ID.In                                  Premise(F258)
	S213= ICache.Out=>IR_IMMU.In                                Premise(F259)
	S214= IR_DMMU2.Out=>IR_WB.In                                Premise(F260)
	S215= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F261)
	S216= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F262)
	S217= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F263)
	S218= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F264)
	S219= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F265)
	S220= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F266)
	S221= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F267)
	S222= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F268)
	S223= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F269)
	S224= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F270)
	S225= IR_EX.Out31_26=>CU_EX.Op                              Premise(F271)
	S226= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F272)
	S227= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F273)
	S228= CU_ID.IRFunc1=rT                                      Path(S134,S227)
	S229= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F274)
	S230= CU_ID.IRFunc2=rS                                      Path(S133,S229)
	S231= IR_ID.Out31_26=>CU_ID.Op                              Premise(F275)
	S232= CU_ID.Op=0                                            Path(S132,S231)
	S233= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F276)
	S234= CU_ID.IRFunc=37                                       Path(S137,S233)
	S235= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F277)
	S236= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F278)
	S237= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F279)
	S238= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F280)
	S239= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F281)
	S240= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F282)
	S241= IR_WB.Out31_26=>CU_WB.Op                              Premise(F283)
	S242= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F284)
	S243= CtrlA_EX=1                                            Premise(F285)
	S244= [A_EX]=FU(a)                                          A_EX-Write(S185,S243)
	S245= CtrlB_EX=1                                            Premise(F286)
	S246= [B_EX]=FU(b)                                          B_EX-Write(S191,S245)
	S247= CtrlALUOut_MEM=0                                      Premise(F287)
	S248= CtrlALUOut_DMMU1=0                                    Premise(F288)
	S249= CtrlALUOut_DMMU2=0                                    Premise(F289)
	S250= CtrlALUOut_WB=0                                       Premise(F290)
	S251= CtrlA_MEM=0                                           Premise(F291)
	S252= CtrlA_WB=0                                            Premise(F292)
	S253= CtrlB_MEM=0                                           Premise(F293)
	S254= CtrlB_WB=0                                            Premise(F294)
	S255= CtrlICache=0                                          Premise(F295)
	S256= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S104,S255)
	S257= CtrlIMMU=0                                            Premise(F296)
	S258= CtrlIR_DMMU1=0                                        Premise(F297)
	S259= CtrlIR_DMMU2=0                                        Premise(F298)
	S260= CtrlIR_EX=1                                           Premise(F299)
	S261= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S211,S260)
	S262= CtrlIR_ID=0                                           Premise(F300)
	S263= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S110,S262)
	S264= CtrlIR_IMMU=0                                         Premise(F301)
	S265= CtrlIR_MEM=0                                          Premise(F302)
	S266= CtrlIR_WB=0                                           Premise(F303)
	S267= CtrlGPR=0                                             Premise(F304)
	S268= GPR[rS]=a                                             GPR-Hold(S129,S267)
	S269= GPR[rT]=b                                             GPR-Hold(S130,S267)
	S270= CtrlIAddrReg=0                                        Premise(F305)
	S271= CtrlPC=0                                              Premise(F306)
	S272= CtrlPCInc=0                                           Premise(F307)
	S273= PC[CIA]=addr                                          PC-Hold(S119,S272)
	S274= PC[Out]=addr+4                                        PC-Hold(S118,S271,S272)
	S275= CtrlIMem=0                                            Premise(F308)
	S276= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S121,S275)
	S277= CtrlICacheReg=0                                       Premise(F309)
	S278= CtrlASIDIn=0                                          Premise(F310)
	S279= CtrlCP0=0                                             Premise(F311)
	S280= CP0[ASID]=pid                                         CP0-Hold(S125,S279)
	S281= CtrlEPCIn=0                                           Premise(F312)
	S282= CtrlExCodeIn=0                                        Premise(F313)
	S283= CtrlIRMux=0                                           Premise(F314)

EX	S284= A_EX.Out=FU(a)                                        A_EX-Out(S244)
	S285= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S244)
	S286= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S244)
	S287= B_EX.Out=FU(b)                                        B_EX-Out(S246)
	S288= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S246)
	S289= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S246)
	S290= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S261)
	S291= IR_EX.Out31_26=0                                      IR_EX-Out(S261)
	S292= IR_EX.Out25_21=rS                                     IR_EX-Out(S261)
	S293= IR_EX.Out20_16=rT                                     IR_EX-Out(S261)
	S294= IR_EX.Out15_11=rD                                     IR_EX-Out(S261)
	S295= IR_EX.Out10_6=0                                       IR_EX-Out(S261)
	S296= IR_EX.Out5_0=37                                       IR_EX-Out(S261)
	S297= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S263)
	S298= IR_ID.Out31_26=0                                      IR-Out(S263)
	S299= IR_ID.Out25_21=rS                                     IR-Out(S263)
	S300= IR_ID.Out20_16=rT                                     IR-Out(S263)
	S301= IR_ID.Out15_11=rD                                     IR-Out(S263)
	S302= IR_ID.Out10_6=0                                       IR-Out(S263)
	S303= IR_ID.Out5_0=37                                       IR-Out(S263)
	S304= PC.CIA=addr                                           PC-Out(S273)
	S305= PC.CIA31_28=addr[31:28]                               PC-Out(S273)
	S306= PC.Out=addr+4                                         PC-Out(S274)
	S307= CP0.ASID=pid                                          CP0-Read-ASID(S280)
	S308= ALU.Func=6'b000001                                    Premise(F315)
	S309= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F316)
	S310= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F317)
	S311= FU.OutID1=>A_EX.In                                    Premise(F318)
	S312= FU.OutID2=>B_EX.In                                    Premise(F319)
	S313= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F320)
	S314= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F321)
	S315= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F322)
	S316= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F323)
	S317= FU.Bub_ID=>CU_ID.Bub                                  Premise(F324)
	S318= FU.Halt_ID=>CU_ID.Halt                                Premise(F325)
	S319= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F326)
	S320= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F327)
	S321= FU.Bub_IF=>CU_IF.Bub                                  Premise(F328)
	S322= FU.Halt_IF=>CU_IF.Halt                                Premise(F329)
	S323= ICache.Hit=>CU_IF.ICacheHit                           Premise(F330)
	S324= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F331)
	S325= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F332)
	S326= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F333)
	S327= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F334)
	S328= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F335)
	S329= ICache.Hit=>FU.ICacheHit                              Premise(F336)
	S330= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F337)
	S331= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F338)
	S332= IR_ID.Out=>FU.IR_ID                                   Premise(F339)
	S333= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S297,S332)
	S334= IR_WB.Out=>FU.IR_WB                                   Premise(F340)
	S335= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F341)
	S336= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F342)
	S337= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F343)
	S338= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F344)
	S339= GPR.Rdata1=>FU.InID1                                  Premise(F345)
	S340= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F346)
	S341= FU.InID1_RReg=rS                                      Path(S299,S340)
	S342= GPR.Rdata2=>FU.InID2                                  Premise(F347)
	S343= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F348)
	S344= FU.InID2_RReg=rT                                      Path(S300,S343)
	S345= ALUOut_WB.Out=>FU.InWB                                Premise(F349)
	S346= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F350)
	S347= IR_ID.Out25_21=>GPR.RReg1                             Premise(F351)
	S348= GPR.RReg1=rS                                          Path(S299,S347)
	S349= GPR.Rdata1=a                                          GPR-Read(S348,S268)
	S350= FU.InID1=a                                            Path(S349,S339)
	S351= FU.OutID1=FU(a)                                       FU-Forward(S350)
	S352= A_EX.In=FU(a)                                         Path(S351,S311)
	S353= IR_ID.Out20_16=>GPR.RReg2                             Premise(F352)
	S354= GPR.RReg2=rT                                          Path(S300,S353)
	S355= GPR.Rdata2=b                                          GPR-Read(S354,S269)
	S356= FU.InID2=b                                            Path(S355,S342)
	S357= FU.OutID2=FU(b)                                       FU-Forward(S356)
	S358= B_EX.In=FU(b)                                         Path(S357,S312)
	S359= ALUOut_WB.Out=>GPR.WData                              Premise(F353)
	S360= IR_WB.Out15_11=>GPR.WReg                              Premise(F354)
	S361= IMMU.Addr=>IAddrReg.In                                Premise(F355)
	S362= PC.Out=>ICache.IEA                                    Premise(F356)
	S363= ICache.IEA=addr+4                                     Path(S306,S362)
	S364= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S363)
	S365= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S364,S323)
	S366= FU.ICacheHit=ICacheHit(addr+4)                        Path(S364,S329)
	S367= ICache.Out=>ICacheReg.In                              Premise(F357)
	S368= PC.Out=>IMMU.IEA                                      Premise(F358)
	S369= IMMU.IEA=addr+4                                       Path(S306,S368)
	S370= CP0.ASID=>IMMU.PID                                    Premise(F359)
	S371= IMMU.PID=pid                                          Path(S307,S370)
	S372= IMMU.Addr={pid,addr+4}                                IMMU-Search(S371,S369)
	S373= IAddrReg.In={pid,addr+4}                              Path(S372,S361)
	S374= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S371,S369)
	S375= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S374,S324)
	S376= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F360)
	S377= IR_ID.Out=>IR_EX.In                                   Premise(F361)
	S378= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S297,S377)
	S379= ICache.Out=>IR_ID.In                                  Premise(F362)
	S380= ICache.Out=>IR_IMMU.In                                Premise(F363)
	S381= IR_DMMU2.Out=>IR_WB.In                                Premise(F364)
	S382= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F365)
	S383= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F366)
	S384= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F367)
	S385= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F368)
	S386= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F369)
	S387= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F370)
	S388= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F371)
	S389= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F372)
	S390= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F373)
	S391= CU_EX.IRFunc1=rT                                      Path(S293,S390)
	S392= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F374)
	S393= CU_EX.IRFunc2=rS                                      Path(S292,S392)
	S394= IR_EX.Out31_26=>CU_EX.Op                              Premise(F375)
	S395= CU_EX.Op=0                                            Path(S291,S394)
	S396= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F376)
	S397= CU_EX.IRFunc=37                                       Path(S296,S396)
	S398= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F377)
	S399= CU_ID.IRFunc1=rT                                      Path(S300,S398)
	S400= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F378)
	S401= CU_ID.IRFunc2=rS                                      Path(S299,S400)
	S402= IR_ID.Out31_26=>CU_ID.Op                              Premise(F379)
	S403= CU_ID.Op=0                                            Path(S298,S402)
	S404= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F380)
	S405= CU_ID.IRFunc=37                                       Path(S303,S404)
	S406= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F381)
	S407= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F382)
	S408= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F383)
	S409= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F384)
	S410= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F385)
	S411= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F386)
	S412= IR_WB.Out31_26=>CU_WB.Op                              Premise(F387)
	S413= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F388)
	S414= CtrlA_EX=0                                            Premise(F389)
	S415= [A_EX]=FU(a)                                          A_EX-Hold(S244,S414)
	S416= CtrlB_EX=0                                            Premise(F390)
	S417= [B_EX]=FU(b)                                          B_EX-Hold(S246,S416)
	S418= CtrlALUOut_MEM=1                                      Premise(F391)
	S419= CtrlALUOut_DMMU1=0                                    Premise(F392)
	S420= CtrlALUOut_DMMU2=0                                    Premise(F393)
	S421= CtrlALUOut_WB=0                                       Premise(F394)
	S422= CtrlA_MEM=0                                           Premise(F395)
	S423= CtrlA_WB=0                                            Premise(F396)
	S424= CtrlB_MEM=0                                           Premise(F397)
	S425= CtrlB_WB=0                                            Premise(F398)
	S426= CtrlICache=0                                          Premise(F399)
	S427= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S256,S426)
	S428= CtrlIMMU=0                                            Premise(F400)
	S429= CtrlIR_DMMU1=0                                        Premise(F401)
	S430= CtrlIR_DMMU2=0                                        Premise(F402)
	S431= CtrlIR_EX=0                                           Premise(F403)
	S432= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S261,S431)
	S433= CtrlIR_ID=0                                           Premise(F404)
	S434= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S263,S433)
	S435= CtrlIR_IMMU=0                                         Premise(F405)
	S436= CtrlIR_MEM=1                                          Premise(F406)
	S437= CtrlIR_WB=0                                           Premise(F407)
	S438= CtrlGPR=0                                             Premise(F408)
	S439= GPR[rS]=a                                             GPR-Hold(S268,S438)
	S440= GPR[rT]=b                                             GPR-Hold(S269,S438)
	S441= CtrlIAddrReg=0                                        Premise(F409)
	S442= CtrlPC=0                                              Premise(F410)
	S443= CtrlPCInc=0                                           Premise(F411)
	S444= PC[CIA]=addr                                          PC-Hold(S273,S443)
	S445= PC[Out]=addr+4                                        PC-Hold(S274,S442,S443)
	S446= CtrlIMem=0                                            Premise(F412)
	S447= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S276,S446)
	S448= CtrlICacheReg=0                                       Premise(F413)
	S449= CtrlASIDIn=0                                          Premise(F414)
	S450= CtrlCP0=0                                             Premise(F415)
	S451= CP0[ASID]=pid                                         CP0-Hold(S280,S450)
	S452= CtrlEPCIn=0                                           Premise(F416)
	S453= CtrlExCodeIn=0                                        Premise(F417)
	S454= CtrlIRMux=0                                           Premise(F418)

MEM	S455= A_EX.Out=FU(a)                                        A_EX-Out(S415)
	S456= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S415)
	S457= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S415)
	S458= B_EX.Out=FU(b)                                        B_EX-Out(S417)
	S459= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S417)
	S460= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S417)
	S461= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S432)
	S462= IR_EX.Out31_26=0                                      IR_EX-Out(S432)
	S463= IR_EX.Out25_21=rS                                     IR_EX-Out(S432)
	S464= IR_EX.Out20_16=rT                                     IR_EX-Out(S432)
	S465= IR_EX.Out15_11=rD                                     IR_EX-Out(S432)
	S466= IR_EX.Out10_6=0                                       IR_EX-Out(S432)
	S467= IR_EX.Out5_0=37                                       IR_EX-Out(S432)
	S468= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S434)
	S469= IR_ID.Out31_26=0                                      IR-Out(S434)
	S470= IR_ID.Out25_21=rS                                     IR-Out(S434)
	S471= IR_ID.Out20_16=rT                                     IR-Out(S434)
	S472= IR_ID.Out15_11=rD                                     IR-Out(S434)
	S473= IR_ID.Out10_6=0                                       IR-Out(S434)
	S474= IR_ID.Out5_0=37                                       IR-Out(S434)
	S475= PC.CIA=addr                                           PC-Out(S444)
	S476= PC.CIA31_28=addr[31:28]                               PC-Out(S444)
	S477= PC.Out=addr+4                                         PC-Out(S445)
	S478= CP0.ASID=pid                                          CP0-Read-ASID(S451)
	S479= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F419)
	S480= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F420)
	S481= FU.OutID1=>A_EX.In                                    Premise(F421)
	S482= FU.OutID2=>B_EX.In                                    Premise(F422)
	S483= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F423)
	S484= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F424)
	S485= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F425)
	S486= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F426)
	S487= FU.Bub_ID=>CU_ID.Bub                                  Premise(F427)
	S488= FU.Halt_ID=>CU_ID.Halt                                Premise(F428)
	S489= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F429)
	S490= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F430)
	S491= FU.Bub_IF=>CU_IF.Bub                                  Premise(F431)
	S492= FU.Halt_IF=>CU_IF.Halt                                Premise(F432)
	S493= ICache.Hit=>CU_IF.ICacheHit                           Premise(F433)
	S494= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F434)
	S495= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F435)
	S496= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F436)
	S497= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F437)
	S498= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F438)
	S499= ICache.Hit=>FU.ICacheHit                              Premise(F439)
	S500= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F440)
	S501= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F441)
	S502= IR_ID.Out=>FU.IR_ID                                   Premise(F442)
	S503= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S468,S502)
	S504= IR_WB.Out=>FU.IR_WB                                   Premise(F443)
	S505= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F444)
	S506= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F445)
	S507= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F446)
	S508= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F447)
	S509= GPR.Rdata1=>FU.InID1                                  Premise(F448)
	S510= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F449)
	S511= FU.InID1_RReg=rS                                      Path(S470,S510)
	S512= GPR.Rdata2=>FU.InID2                                  Premise(F450)
	S513= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F451)
	S514= FU.InID2_RReg=rT                                      Path(S471,S513)
	S515= ALUOut_WB.Out=>FU.InWB                                Premise(F452)
	S516= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F453)
	S517= IR_ID.Out25_21=>GPR.RReg1                             Premise(F454)
	S518= GPR.RReg1=rS                                          Path(S470,S517)
	S519= GPR.Rdata1=a                                          GPR-Read(S518,S439)
	S520= FU.InID1=a                                            Path(S519,S509)
	S521= FU.OutID1=FU(a)                                       FU-Forward(S520)
	S522= A_EX.In=FU(a)                                         Path(S521,S481)
	S523= IR_ID.Out20_16=>GPR.RReg2                             Premise(F455)
	S524= GPR.RReg2=rT                                          Path(S471,S523)
	S525= GPR.Rdata2=b                                          GPR-Read(S524,S440)
	S526= FU.InID2=b                                            Path(S525,S512)
	S527= FU.OutID2=FU(b)                                       FU-Forward(S526)
	S528= B_EX.In=FU(b)                                         Path(S527,S482)
	S529= ALUOut_WB.Out=>GPR.WData                              Premise(F456)
	S530= IR_WB.Out15_11=>GPR.WReg                              Premise(F457)
	S531= IMMU.Addr=>IAddrReg.In                                Premise(F458)
	S532= PC.Out=>ICache.IEA                                    Premise(F459)
	S533= ICache.IEA=addr+4                                     Path(S477,S532)
	S534= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S533)
	S535= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S534,S493)
	S536= FU.ICacheHit=ICacheHit(addr+4)                        Path(S534,S499)
	S537= ICache.Out=>ICacheReg.In                              Premise(F460)
	S538= PC.Out=>IMMU.IEA                                      Premise(F461)
	S539= IMMU.IEA=addr+4                                       Path(S477,S538)
	S540= CP0.ASID=>IMMU.PID                                    Premise(F462)
	S541= IMMU.PID=pid                                          Path(S478,S540)
	S542= IMMU.Addr={pid,addr+4}                                IMMU-Search(S541,S539)
	S543= IAddrReg.In={pid,addr+4}                              Path(S542,S531)
	S544= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S541,S539)
	S545= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S544,S494)
	S546= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F463)
	S547= IR_ID.Out=>IR_EX.In                                   Premise(F464)
	S548= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S468,S547)
	S549= ICache.Out=>IR_ID.In                                  Premise(F465)
	S550= ICache.Out=>IR_IMMU.In                                Premise(F466)
	S551= IR_DMMU2.Out=>IR_WB.In                                Premise(F467)
	S552= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F468)
	S553= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F469)
	S554= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F470)
	S555= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F471)
	S556= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F472)
	S557= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F473)
	S558= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F474)
	S559= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F475)
	S560= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F476)
	S561= CU_EX.IRFunc1=rT                                      Path(S464,S560)
	S562= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F477)
	S563= CU_EX.IRFunc2=rS                                      Path(S463,S562)
	S564= IR_EX.Out31_26=>CU_EX.Op                              Premise(F478)
	S565= CU_EX.Op=0                                            Path(S462,S564)
	S566= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F479)
	S567= CU_EX.IRFunc=37                                       Path(S467,S566)
	S568= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F480)
	S569= CU_ID.IRFunc1=rT                                      Path(S471,S568)
	S570= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F481)
	S571= CU_ID.IRFunc2=rS                                      Path(S470,S570)
	S572= IR_ID.Out31_26=>CU_ID.Op                              Premise(F482)
	S573= CU_ID.Op=0                                            Path(S469,S572)
	S574= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F483)
	S575= CU_ID.IRFunc=37                                       Path(S474,S574)
	S576= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F484)
	S577= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F485)
	S578= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F486)
	S579= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F487)
	S580= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F488)
	S581= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F489)
	S582= IR_WB.Out31_26=>CU_WB.Op                              Premise(F490)
	S583= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F491)
	S584= CtrlA_EX=0                                            Premise(F492)
	S585= [A_EX]=FU(a)                                          A_EX-Hold(S415,S584)
	S586= CtrlB_EX=0                                            Premise(F493)
	S587= [B_EX]=FU(b)                                          B_EX-Hold(S417,S586)
	S588= CtrlALUOut_MEM=0                                      Premise(F494)
	S589= CtrlALUOut_DMMU1=1                                    Premise(F495)
	S590= CtrlALUOut_DMMU2=0                                    Premise(F496)
	S591= CtrlALUOut_WB=1                                       Premise(F497)
	S592= CtrlA_MEM=0                                           Premise(F498)
	S593= CtrlA_WB=1                                            Premise(F499)
	S594= CtrlB_MEM=0                                           Premise(F500)
	S595= CtrlB_WB=1                                            Premise(F501)
	S596= CtrlICache=0                                          Premise(F502)
	S597= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S427,S596)
	S598= CtrlIMMU=0                                            Premise(F503)
	S599= CtrlIR_DMMU1=1                                        Premise(F504)
	S600= CtrlIR_DMMU2=0                                        Premise(F505)
	S601= CtrlIR_EX=0                                           Premise(F506)
	S602= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S432,S601)
	S603= CtrlIR_ID=0                                           Premise(F507)
	S604= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S434,S603)
	S605= CtrlIR_IMMU=0                                         Premise(F508)
	S606= CtrlIR_MEM=0                                          Premise(F509)
	S607= CtrlIR_WB=1                                           Premise(F510)
	S608= CtrlGPR=0                                             Premise(F511)
	S609= GPR[rS]=a                                             GPR-Hold(S439,S608)
	S610= GPR[rT]=b                                             GPR-Hold(S440,S608)
	S611= CtrlIAddrReg=0                                        Premise(F512)
	S612= CtrlPC=0                                              Premise(F513)
	S613= CtrlPCInc=0                                           Premise(F514)
	S614= PC[CIA]=addr                                          PC-Hold(S444,S613)
	S615= PC[Out]=addr+4                                        PC-Hold(S445,S612,S613)
	S616= CtrlIMem=0                                            Premise(F515)
	S617= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S447,S616)
	S618= CtrlICacheReg=0                                       Premise(F516)
	S619= CtrlASIDIn=0                                          Premise(F517)
	S620= CtrlCP0=0                                             Premise(F518)
	S621= CP0[ASID]=pid                                         CP0-Hold(S451,S620)
	S622= CtrlEPCIn=0                                           Premise(F519)
	S623= CtrlExCodeIn=0                                        Premise(F520)
	S624= CtrlIRMux=0                                           Premise(F521)

WB	S625= A_EX.Out=FU(a)                                        A_EX-Out(S585)
	S626= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S585)
	S627= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S585)
	S628= B_EX.Out=FU(b)                                        B_EX-Out(S587)
	S629= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S587)
	S630= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S587)
	S631= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S602)
	S632= IR_EX.Out31_26=0                                      IR_EX-Out(S602)
	S633= IR_EX.Out25_21=rS                                     IR_EX-Out(S602)
	S634= IR_EX.Out20_16=rT                                     IR_EX-Out(S602)
	S635= IR_EX.Out15_11=rD                                     IR_EX-Out(S602)
	S636= IR_EX.Out10_6=0                                       IR_EX-Out(S602)
	S637= IR_EX.Out5_0=37                                       IR_EX-Out(S602)
	S638= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S604)
	S639= IR_ID.Out31_26=0                                      IR-Out(S604)
	S640= IR_ID.Out25_21=rS                                     IR-Out(S604)
	S641= IR_ID.Out20_16=rT                                     IR-Out(S604)
	S642= IR_ID.Out15_11=rD                                     IR-Out(S604)
	S643= IR_ID.Out10_6=0                                       IR-Out(S604)
	S644= IR_ID.Out5_0=37                                       IR-Out(S604)
	S645= PC.CIA=addr                                           PC-Out(S614)
	S646= PC.CIA31_28=addr[31:28]                               PC-Out(S614)
	S647= PC.Out=addr+4                                         PC-Out(S615)
	S648= CP0.ASID=pid                                          CP0-Read-ASID(S621)
	S649= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F728)
	S650= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F729)
	S651= FU.OutID1=>A_EX.In                                    Premise(F730)
	S652= FU.OutID2=>B_EX.In                                    Premise(F731)
	S653= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F732)
	S654= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F733)
	S655= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F734)
	S656= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F735)
	S657= FU.Bub_ID=>CU_ID.Bub                                  Premise(F736)
	S658= FU.Halt_ID=>CU_ID.Halt                                Premise(F737)
	S659= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F738)
	S660= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F739)
	S661= FU.Bub_IF=>CU_IF.Bub                                  Premise(F740)
	S662= FU.Halt_IF=>CU_IF.Halt                                Premise(F741)
	S663= ICache.Hit=>CU_IF.ICacheHit                           Premise(F742)
	S664= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F743)
	S665= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F744)
	S666= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F745)
	S667= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F746)
	S668= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F747)
	S669= ICache.Hit=>FU.ICacheHit                              Premise(F748)
	S670= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F749)
	S671= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F750)
	S672= IR_ID.Out=>FU.IR_ID                                   Premise(F751)
	S673= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S638,S672)
	S674= IR_WB.Out=>FU.IR_WB                                   Premise(F752)
	S675= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F753)
	S676= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F754)
	S677= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F755)
	S678= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F756)
	S679= GPR.Rdata1=>FU.InID1                                  Premise(F757)
	S680= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F758)
	S681= FU.InID1_RReg=rS                                      Path(S640,S680)
	S682= GPR.Rdata2=>FU.InID2                                  Premise(F759)
	S683= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F760)
	S684= FU.InID2_RReg=rT                                      Path(S641,S683)
	S685= ALUOut_WB.Out=>FU.InWB                                Premise(F761)
	S686= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F762)
	S687= IR_ID.Out25_21=>GPR.RReg1                             Premise(F763)
	S688= GPR.RReg1=rS                                          Path(S640,S687)
	S689= GPR.Rdata1=a                                          GPR-Read(S688,S609)
	S690= FU.InID1=a                                            Path(S689,S679)
	S691= FU.OutID1=FU(a)                                       FU-Forward(S690)
	S692= A_EX.In=FU(a)                                         Path(S691,S651)
	S693= IR_ID.Out20_16=>GPR.RReg2                             Premise(F764)
	S694= GPR.RReg2=rT                                          Path(S641,S693)
	S695= GPR.Rdata2=b                                          GPR-Read(S694,S610)
	S696= FU.InID2=b                                            Path(S695,S682)
	S697= FU.OutID2=FU(b)                                       FU-Forward(S696)
	S698= B_EX.In=FU(b)                                         Path(S697,S652)
	S699= ALUOut_WB.Out=>GPR.WData                              Premise(F765)
	S700= IR_WB.Out15_11=>GPR.WReg                              Premise(F766)
	S701= IMMU.Addr=>IAddrReg.In                                Premise(F767)
	S702= PC.Out=>ICache.IEA                                    Premise(F768)
	S703= ICache.IEA=addr+4                                     Path(S647,S702)
	S704= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S703)
	S705= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S704,S663)
	S706= FU.ICacheHit=ICacheHit(addr+4)                        Path(S704,S669)
	S707= ICache.Out=>ICacheReg.In                              Premise(F769)
	S708= PC.Out=>IMMU.IEA                                      Premise(F770)
	S709= IMMU.IEA=addr+4                                       Path(S647,S708)
	S710= CP0.ASID=>IMMU.PID                                    Premise(F771)
	S711= IMMU.PID=pid                                          Path(S648,S710)
	S712= IMMU.Addr={pid,addr+4}                                IMMU-Search(S711,S709)
	S713= IAddrReg.In={pid,addr+4}                              Path(S712,S701)
	S714= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S711,S709)
	S715= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S714,S664)
	S716= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F772)
	S717= IR_ID.Out=>IR_EX.In                                   Premise(F773)
	S718= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S638,S717)
	S719= ICache.Out=>IR_ID.In                                  Premise(F774)
	S720= ICache.Out=>IR_IMMU.In                                Premise(F775)
	S721= IR_DMMU2.Out=>IR_WB.In                                Premise(F776)
	S722= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F777)
	S723= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F778)
	S724= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F779)
	S725= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F780)
	S726= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F781)
	S727= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F782)
	S728= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F783)
	S729= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F784)
	S730= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F785)
	S731= CU_EX.IRFunc1=rT                                      Path(S634,S730)
	S732= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F786)
	S733= CU_EX.IRFunc2=rS                                      Path(S633,S732)
	S734= IR_EX.Out31_26=>CU_EX.Op                              Premise(F787)
	S735= CU_EX.Op=0                                            Path(S632,S734)
	S736= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F788)
	S737= CU_EX.IRFunc=37                                       Path(S637,S736)
	S738= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F789)
	S739= CU_ID.IRFunc1=rT                                      Path(S641,S738)
	S740= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F790)
	S741= CU_ID.IRFunc2=rS                                      Path(S640,S740)
	S742= IR_ID.Out31_26=>CU_ID.Op                              Premise(F791)
	S743= CU_ID.Op=0                                            Path(S639,S742)
	S744= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F792)
	S745= CU_ID.IRFunc=37                                       Path(S644,S744)
	S746= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F793)
	S747= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F794)
	S748= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F795)
	S749= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F796)
	S750= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F797)
	S751= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F798)
	S752= IR_WB.Out31_26=>CU_WB.Op                              Premise(F799)
	S753= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F800)
	S754= CtrlA_EX=0                                            Premise(F801)
	S755= [A_EX]=FU(a)                                          A_EX-Hold(S585,S754)
	S756= CtrlB_EX=0                                            Premise(F802)
	S757= [B_EX]=FU(b)                                          B_EX-Hold(S587,S756)
	S758= CtrlALUOut_MEM=0                                      Premise(F803)
	S759= CtrlALUOut_DMMU1=0                                    Premise(F804)
	S760= CtrlALUOut_DMMU2=0                                    Premise(F805)
	S761= CtrlALUOut_WB=0                                       Premise(F806)
	S762= CtrlA_MEM=0                                           Premise(F807)
	S763= CtrlA_WB=0                                            Premise(F808)
	S764= CtrlB_MEM=0                                           Premise(F809)
	S765= CtrlB_WB=0                                            Premise(F810)
	S766= CtrlICache=0                                          Premise(F811)
	S767= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S597,S766)
	S768= CtrlIMMU=0                                            Premise(F812)
	S769= CtrlIR_DMMU1=0                                        Premise(F813)
	S770= CtrlIR_DMMU2=0                                        Premise(F814)
	S771= CtrlIR_EX=0                                           Premise(F815)
	S772= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S602,S771)
	S773= CtrlIR_ID=0                                           Premise(F816)
	S774= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S604,S773)
	S775= CtrlIR_IMMU=0                                         Premise(F817)
	S776= CtrlIR_MEM=0                                          Premise(F818)
	S777= CtrlIR_WB=0                                           Premise(F819)
	S778= CtrlGPR=1                                             Premise(F820)
	S779= CtrlIAddrReg=0                                        Premise(F821)
	S780= CtrlPC=0                                              Premise(F822)
	S781= CtrlPCInc=0                                           Premise(F823)
	S782= PC[CIA]=addr                                          PC-Hold(S614,S781)
	S783= PC[Out]=addr+4                                        PC-Hold(S615,S780,S781)
	S784= CtrlIMem=0                                            Premise(F824)
	S785= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S617,S784)
	S786= CtrlICacheReg=0                                       Premise(F825)
	S787= CtrlASIDIn=0                                          Premise(F826)
	S788= CtrlCP0=0                                             Premise(F827)
	S789= CP0[ASID]=pid                                         CP0-Hold(S621,S788)
	S790= CtrlEPCIn=0                                           Premise(F828)
	S791= CtrlExCodeIn=0                                        Premise(F829)
	S792= CtrlIRMux=0                                           Premise(F830)

POST	S755= [A_EX]=FU(a)                                          A_EX-Hold(S585,S754)
	S757= [B_EX]=FU(b)                                          B_EX-Hold(S587,S756)
	S767= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S597,S766)
	S772= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S602,S771)
	S774= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S604,S773)
	S782= PC[CIA]=addr                                          PC-Hold(S614,S781)
	S783= PC[Out]=addr+4                                        PC-Hold(S615,S780,S781)
	S785= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S617,S784)
	S789= CP0[ASID]=pid                                         CP0-Hold(S621,S788)

