**** 1- Setup Information ****

Forest project name:mnist_bnn

Absolute ROS2 dev_ws path:/home/xilinx/work/dev_ws

Absolute FPGA .bit file path:/home/xilinx/work/case_studies/mnist_cnn/mnist_bnn/overlays/mnist_bnn.bit

User IP name:bnn_top_0

**** 2- Input definitions ****

// Input 1

Input name:image_in

Protocol:stream

Type:uint8[784]

Address Offset (if AXI-Lite):

**** 3- Output definitions ****

// Output 1

Output name:digit

Protocol:stream

Type:uint8[1]

Address Offset (if AXI-Lite):

