// Seed: 3655209725
module module_0 (
    output wor   id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output tri   id_4,
    input  wand  id_5,
    input  wand  id_6,
    input  uwire id_7,
    output wire  id_8
);
  wire id_10;
  wire id_11;
  wire id_12, id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    input uwire id_4,
    output tri1 id_5
    , id_8,
    input supply1 id_6
);
  assign id_0 = 1;
  wire id_9;
  wire id_11;
  wire id_12;
  module_0(
      id_0, id_6, id_6, id_6, id_3, id_2, id_4, id_6, id_0
  );
endmodule
