=====
SETUP
-4.561
24.318
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0
3.517
4.339
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s
10.042
10.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30
12.069
12.891
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14
12.891
13.040
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.040
13.203
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.203
13.366
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.366
13.529
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
15.487
16.113
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
16.119
17.218
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1
19.822
20.644
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0
21.783
22.882
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s
24.318
=====
SETUP
-4.389
24.146
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0
3.517
4.339
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s
10.042
10.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30
12.069
12.891
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14
12.891
13.040
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.040
13.203
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.203
13.366
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.366
13.529
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
15.487
16.113
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
16.119
17.218
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1
19.172
20.204
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0
21.344
22.376
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s
24.146
=====
SETUP
-4.105
23.861
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0
3.517
4.339
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s
10.042
10.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30
12.069
12.891
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14
12.891
13.040
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.040
13.203
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.203
13.366
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.366
13.529
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
15.487
16.113
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
16.119
17.218
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1
18.859
19.681
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0
21.134
21.760
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s
23.861
=====
SETUP
-4.051
23.808
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0
3.517
4.339
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s
10.042
10.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30
12.069
12.891
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14
12.891
13.040
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.040
13.203
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.203
13.366
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.366
13.529
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
15.487
16.113
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
16.119
17.218
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1
19.029
20.128
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0
21.267
21.893
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s
23.808
=====
SETUP
-3.578
23.692
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0
3.517
4.339
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s
10.042
10.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30
12.069
12.891
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14
12.891
13.040
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.040
13.203
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.203
13.366
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.366
13.529
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
15.487
16.113
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
16.119
17.218
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1
19.822
20.644
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0
21.783
22.882
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
23.692
=====
SETUP
-3.551
23.664
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0
3.517
4.339
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s
10.042
10.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30
12.069
12.891
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14
12.891
13.040
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.040
13.203
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.203
13.366
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.366
13.529
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
15.487
16.113
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
16.119
17.218
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1
19.172
20.204
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0
21.344
22.376
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
23.664
=====
SETUP
-2.935
23.049
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0
3.517
4.339
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s
10.042
10.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30
12.069
12.891
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14
12.891
13.040
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.040
13.203
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.203
13.366
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.366
13.529
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
15.487
16.113
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
16.119
17.218
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1
18.859
19.681
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0
21.134
21.760
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
23.049
=====
SETUP
-2.924
23.038
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0
3.517
4.339
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s
10.042
10.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30
12.069
12.891
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14
12.891
13.040
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.040
13.203
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.203
13.366
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.366
13.529
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
15.487
16.113
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
16.119
17.218
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1
19.029
20.128
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0
21.267
21.893
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
23.038
=====
SETUP
-2.885
22.642
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0
3.517
4.339
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s
10.042
10.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30
12.069
12.891
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14
12.891
13.040
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.040
13.203
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.203
13.366
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.366
13.529
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s7
15.652
16.751
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s3
17.572
18.604
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0
20.575
21.674
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s
22.642
=====
SETUP
-2.456
22.212
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0
3.517
4.339
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s
10.042
10.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30
12.069
12.891
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14
12.891
13.040
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.040
13.203
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.203
13.366
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.366
13.529
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s7
15.652
16.751
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s3
17.572
18.598
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0
19.029
20.128
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s
22.213
=====
SETUP
-2.371
22.484
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0
3.517
4.339
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s
10.042
10.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30
12.069
12.891
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14
12.891
13.040
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.040
13.203
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.203
13.366
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.366
13.529
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s7
15.652
16.751
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s3
17.572
18.604
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0
20.575
21.674
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
22.484
=====
SETUP
-1.808
21.921
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0
3.517
4.339
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s
10.042
10.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30
12.069
12.891
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14
12.891
13.040
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.040
13.203
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.203
13.366
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.366
13.529
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s7
15.652
16.751
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s3
17.572
18.598
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0
19.029
20.128
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
21.921
=====
SETUP
1.784
18.359
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/din_0_s8
3.478
4.280
f18a_top_inst/inst_f18a/inst_tiles/din_0_s4
4.699
5.798
f18a_top_inst/inst_f18a/inst_tiles/din_0_s1
6.772
7.594
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.916
9.738
f18a_top_inst/inst_f18a/inst_tiles/din_1_s1
10.899
11.998
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_4_1_s
18.359
=====
SETUP
1.896
18.248
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/din_0_s8
3.478
4.280
f18a_top_inst/inst_f18a/inst_tiles/din_0_s4
4.699
5.798
f18a_top_inst/inst_f18a/inst_tiles/din_0_s1
6.772
7.594
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.916
9.738
f18a_top_inst/inst_f18a/inst_tiles/din_2_s0
11.053
11.679
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_10_1_s
18.248
=====
SETUP
2.086
17.701
19.787
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1
4.457
5.259
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0
5.680
6.779
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s
9.531
10.094
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s13
10.100
11.199
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s12
12.339
13.161
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s11
13.167
14.199
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s39
15.658
16.460
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s50
16.879
17.701
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0
17.701
=====
SETUP
2.094
17.693
19.787
f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0
4.342
5.374
f18a_top_inst/inst_f18a/inst_cpu/regread_7_s132
9.502
10.128
f18a_top_inst/inst_f18a/inst_cpu/regread_7_s100
10.128
10.277
f18a_top_inst/inst_f18a/inst_cpu/regread_7_s139
12.395
13.494
f18a_top_inst/inst_f18a/inst_cpu/regread_7_s123
13.494
13.643
f18a_top_inst/inst_f18a/inst_cpu/regread_7_s104
13.643
13.806
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_7_s0
17.693
=====
SETUP
2.117
18.027
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/din_0_s8
3.478
4.280
f18a_top_inst/inst_f18a/inst_tiles/din_0_s4
4.699
5.798
f18a_top_inst/inst_f18a/inst_tiles/din_0_s1
6.772
7.594
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.916
9.738
f18a_top_inst/inst_f18a/inst_tiles/din_1_s1
10.899
11.998
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_22_1_s
18.027
=====
SETUP
2.117
18.027
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/din_0_s8
3.478
4.280
f18a_top_inst/inst_f18a/inst_tiles/din_0_s4
4.699
5.798
f18a_top_inst/inst_f18a/inst_tiles/din_0_s1
6.772
7.594
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.916
9.738
f18a_top_inst/inst_f18a/inst_tiles/din_1_s1
10.899
11.998
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_20_1_s
18.027
=====
SETUP
2.231
17.913
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/din_0_s8
3.478
4.280
f18a_top_inst/inst_f18a/inst_tiles/din_0_s4
4.699
5.798
f18a_top_inst/inst_f18a/inst_tiles/din_0_s1
6.772
7.594
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.916
9.738
f18a_top_inst/inst_f18a/inst_tiles/din_2_s0
11.053
11.679
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_12_1_s
17.913
=====
SETUP
2.269
17.875
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/din_0_s8
3.478
4.280
f18a_top_inst/inst_f18a/inst_tiles/din_0_s4
4.699
5.798
f18a_top_inst/inst_f18a/inst_tiles/din_0_s1
6.772
7.594
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.916
9.738
f18a_top_inst/inst_f18a/inst_tiles/din_1_s1
10.899
11.998
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s
17.875
=====
SETUP
2.436
17.351
19.787
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1
4.457
5.259
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0
5.680
6.779
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s
9.531
9.588
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s
9.588
9.645
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s
9.645
9.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s
9.702
9.759
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s
9.759
9.816
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s
9.816
9.873
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s
9.873
9.930
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s
9.930
9.987
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1065_1_s
9.987
10.044
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1064_1_s
10.044
10.101
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1063_1_s
10.101
10.158
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1062_1_s
10.158
10.215
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1061_1_s
10.215
10.778
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4854_s12
11.582
12.681
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4854_s11
14.460
15.492
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4648_s38
16.319
17.351
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_2_s0
17.351
=====
SETUP
2.601
17.542
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/din_0_s8
3.478
4.280
f18a_top_inst/inst_f18a/inst_tiles/din_0_s4
4.699
5.798
f18a_top_inst/inst_f18a/inst_tiles/din_0_s1
6.772
7.594
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.916
9.738
f18a_top_inst/inst_f18a/inst_tiles/din_1_s1
10.899
11.998
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s
17.542
=====
SETUP
2.648
17.139
19.787
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1
4.457
5.259
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0
5.680
6.779
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s
9.531
9.588
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s
9.588
9.645
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s
9.645
9.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s
9.702
9.759
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s
9.759
9.816
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s
9.816
9.873
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s
9.873
9.930
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s
9.930
10.493
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s12
12.606
13.408
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s11
13.827
14.453
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s10
15.274
16.096
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s9
16.107
17.139
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_7_s0
17.139
=====
SETUP
2.648
17.139
19.787
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1
4.457
5.259
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0
5.680
6.779
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s
9.531
9.588
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s
9.588
9.645
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s
9.645
9.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s
9.702
9.759
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s
9.759
9.816
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s
9.816
9.873
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s
9.873
9.930
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s
9.930
10.493
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s12
12.606
13.408
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s11
13.827
14.453
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s10
15.274
16.096
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4668_s38
16.107
17.139
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_7_s0
17.139
=====
SETUP
2.711
17.433
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/din_0_s8
3.478
4.280
f18a_top_inst/inst_f18a/inst_tiles/din_0_s4
4.699
5.798
f18a_top_inst/inst_f18a/inst_tiles/din_0_s1
6.772
7.594
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.916
9.738
f18a_top_inst/inst_f18a/inst_tiles/din_2_s0
11.053
11.679
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_17_1_s
17.433
=====
HOLD
0.286
0.518
0.232
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s
0.518
=====
HOLD
0.300
1.073
0.773
pwr_on_r_s0
0.185
0.518
gromtick_0_s0
1.073
=====
HOLD
0.300
1.073
0.773
pwr_on_r_s0
0.185
0.518
gromtick_1_s0
1.073
=====
HOLD
0.300
1.073
0.773
pwr_on_r_s0
0.185
0.518
gromtick_2_s0
1.073
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_b
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_b
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
0.749
=====
HOLD
0.583
0.783
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
0.783
=====
HOLD
0.583
0.783
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
0.783
=====
HOLD
0.587
0.786
0.200
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_5_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_10_s0
0.786
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_version/timer_x_8_s2
0.520
0.892
f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_sprites/n811_s6
0.520
0.892
f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_sprites/n436_s1
0.520
0.892
f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/n804_s0
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_x_s7
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_x_1_s5
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_0_s8
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_1_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/pixcnt_x_1_s6
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/n948_s0
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_counters/n432_s2
0.520
0.892
f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/n158_s6
0.520
0.892
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/n156_s6
0.520
0.892
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n165_s3
0.520
0.892
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1
0.892
