<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MRPHS: C:/projects/MRPHS/github/release/v0.1/source/tools/cpp/mrphsWriteSV.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">MRPHS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_d4997a96f2e948238c4ace8570226aa1.html">tools</a></li><li class="navelem"><a class="el" href="dir_4c1653207ab5e97347a797db66e2b8dd.html">cpp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">mrphsWriteSV.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;mrphsWriteSV.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a90c88e7cb9fb860f9462c86e882f31e0"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#a90c88e7cb9fb860f9462c86e882f31e0">writeSubModule</a> (string &amp;header, <a class="el" href="class_n_o_d_e.html">NODE</a> *dbSubModuleNode, bool trueModuleFalseInstance)</td></tr>
<tr class="memdesc:a90c88e7cb9fb860f9462c86e882f31e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write SystemVerilog sub-module.  <a href="mrphs_write_s_v_8cpp.html#a90c88e7cb9fb860f9462c86e882f31e0">More...</a><br /></td></tr>
<tr class="separator:a90c88e7cb9fb860f9462c86e882f31e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b28bb8838bc8208e928759b0be3586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#a08b28bb8838bc8208e928759b0be3586">cleanSVConeAlways</a> (<a class="el" href="class_n_o_d_e.html">NODE</a> *tmpNode)</td></tr>
<tr class="memdesc:a08b28bb8838bc8208e928759b0be3586"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean SystemVerilog "always" logic cone.  <a href="mrphs_write_s_v_8cpp.html#a08b28bb8838bc8208e928759b0be3586">More...</a><br /></td></tr>
<tr class="separator:a08b28bb8838bc8208e928759b0be3586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7704aab53081378c943d8215aaef7eca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#a7704aab53081378c943d8215aaef7eca">cleanSVConeUnique</a> (<a class="el" href="class_n_o_d_e.html">NODE</a> *node)</td></tr>
<tr class="memdesc:a7704aab53081378c943d8215aaef7eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean SystemVerilog "unique" logic cone.  <a href="mrphs_write_s_v_8cpp.html#a7704aab53081378c943d8215aaef7eca">More...</a><br /></td></tr>
<tr class="separator:a7704aab53081378c943d8215aaef7eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac9106840627593ccde9f37f853f52a4"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#aac9106840627593ccde9f37f853f52a4">cleanSVConeLoopIndex</a> (<a class="el" href="class_n_o_d_e.html">NODE</a> *tmpNode, <a class="el" href="class_n_o_d_e.html">NODE</a> *signalTree)</td></tr>
<tr class="memdesc:aac9106840627593ccde9f37f853f52a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean SystemVerilog loop index.  <a href="mrphs_write_s_v_8cpp.html#aac9106840627593ccde9f37f853f52a4">More...</a><br /></td></tr>
<tr class="separator:aac9106840627593ccde9f37f853f52a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf13bdae6ef71d6fa351d30261b425a7"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#acf13bdae6ef71d6fa351d30261b425a7">addLoop</a> (string signalName, string loopVar)</td></tr>
<tr class="memdesc:acf13bdae6ef71d6fa351d30261b425a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add SystemVerilog loop entry.  <a href="mrphs_write_s_v_8cpp.html#acf13bdae6ef71d6fa351d30261b425a7">More...</a><br /></td></tr>
<tr class="separator:acf13bdae6ef71d6fa351d30261b425a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6aa24c77b79ee164167f14d33caeb90"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#ad6aa24c77b79ee164167f14d33caeb90">insertXAssignmentDim</a> (string signalName, <a class="el" href="class_n_o_d_e.html">NODE</a> *dim0TypeNode, unsigned loopDim, <a class="el" href="class_n_o_d_e.html">NODE</a> *nextTypeNode, <a class="el" href="class_n_o_d_e.html">NODE</a> *dbModuleTypesNode)</td></tr>
<tr class="memdesc:ad6aa24c77b79ee164167f14d33caeb90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert X assignment in lowest dimension.  <a href="mrphs_write_s_v_8cpp.html#ad6aa24c77b79ee164167f14d33caeb90">More...</a><br /></td></tr>
<tr class="separator:ad6aa24c77b79ee164167f14d33caeb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9842b57dc508faf5c0daca74f9c504a1"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#a9842b57dc508faf5c0daca74f9c504a1">insertXAssignment</a> (string signalName, <a class="el" href="class_n_o_d_e.html">NODE</a> *typeNode, <a class="el" href="class_n_o_d_e.html">NODE</a> *dbModuleTypesNode)</td></tr>
<tr class="memdesc:a9842b57dc508faf5c0daca74f9c504a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert X assignment.  <a href="mrphs_write_s_v_8cpp.html#a9842b57dc508faf5c0daca74f9c504a1">More...</a><br /></td></tr>
<tr class="separator:a9842b57dc508faf5c0daca74f9c504a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d07bd1ea0c7317ee964ff2a2c1f822c"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#a1d07bd1ea0c7317ee964ff2a2c1f822c">cleanSVCone</a> (<a class="el" href="class_n_o_d_e.html">NODE</a> *coneNode, bool trueBlockingFalseNonBlocking, bool insertX, string signalName, <a class="el" href="class_n_o_d_e.html">NODE</a> *typeNode, <a class="el" href="class_n_o_d_e.html">NODE</a> *dbModuleTypesNode, <a class="el" href="class_n_o_d_e.html">NODE</a> *signalTree)</td></tr>
<tr class="memdesc:a1d07bd1ea0c7317ee964ff2a2c1f822c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean SystemVerilog logic cone.  <a href="mrphs_write_s_v_8cpp.html#a1d07bd1ea0c7317ee964ff2a2c1f822c">More...</a><br /></td></tr>
<tr class="separator:a1d07bd1ea0c7317ee964ff2a2c1f822c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c8612d934a69b7064d3b0b2223252d0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#a0c8612d934a69b7064d3b0b2223252d0">checkTypeDependency</a> (<a class="el" href="class_n_o_d_e.html">NODE</a> *dataTypeNode, <a class="el" href="class_n_o_d_e.html">NODE</a> *doneSiNode)</td></tr>
<tr class="separator:a0c8612d934a69b7064d3b0b2223252d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56094715775dbbe6dff56cd7521acc3f"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#a56094715775dbbe6dff56cd7521acc3f">writeSystemVerilogModule</a> (<a class="el" href="class_n_o_d_e.html">NODE</a> *modNode)</td></tr>
<tr class="memdesc:a56094715775dbbe6dff56cd7521acc3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write SystemVerilog module.  <a href="mrphs_write_s_v_8cpp.html#a56094715775dbbe6dff56cd7521acc3f">More...</a><br /></td></tr>
<tr class="separator:a56094715775dbbe6dff56cd7521acc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d6dd1f262b5de94b1f6d3363eae88a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#a34d6dd1f262b5de94b1f6d3363eae88a">markModulePrint</a> (<a class="el" href="class_n_o_d_e.html">NODE</a> *node, bool trueModuleFalseInstance)</td></tr>
<tr class="memdesc:a34d6dd1f262b5de94b1f6d3363eae88a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark printed module.  <a href="mrphs_write_s_v_8cpp.html#a34d6dd1f262b5de94b1f6d3363eae88a">More...</a><br /></td></tr>
<tr class="separator:a34d6dd1f262b5de94b1f6d3363eae88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee6332e77eeff7c4fc3ef29e7bcba91"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#a8ee6332e77eeff7c4fc3ef29e7bcba91">checkSubModulePrint</a> (<a class="el" href="class_n_o_d_e.html">NODE</a> *node, bool trueModuleFalseInstance)</td></tr>
<tr class="memdesc:a8ee6332e77eeff7c4fc3ef29e7bcba91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if sub-module already printed.  <a href="mrphs_write_s_v_8cpp.html#a8ee6332e77eeff7c4fc3ef29e7bcba91">More...</a><br /></td></tr>
<tr class="separator:a8ee6332e77eeff7c4fc3ef29e7bcba91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a8f66b43ca35c98cfca6e2ebeeff40"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#a94a8f66b43ca35c98cfca6e2ebeeff40">uniquifyWriteModule</a> (<a class="el" href="class_n_o_d_e.html">NODE</a> *node, string &amp;header, string &amp;outputDir)</td></tr>
<tr class="memdesc:a94a8f66b43ca35c98cfca6e2ebeeff40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uniquify module to be written.  <a href="mrphs_write_s_v_8cpp.html#a94a8f66b43ca35c98cfca6e2ebeeff40">More...</a><br /></td></tr>
<tr class="separator:a94a8f66b43ca35c98cfca6e2ebeeff40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117ac799bf5c1bbb299014f747c2234b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#a117ac799bf5c1bbb299014f747c2234b">writePackage</a> (<a class="el" href="class_n_o_d_e.html">NODE</a> *node, string &amp;header, string &amp;out)</td></tr>
<tr class="memdesc:a117ac799bf5c1bbb299014f747c2234b"><td class="mdescLeft">&#160;</td><td class="mdescRight">write SystemVerilog package  <a href="mrphs_write_s_v_8cpp.html#a117ac799bf5c1bbb299014f747c2234b">More...</a><br /></td></tr>
<tr class="separator:a117ac799bf5c1bbb299014f747c2234b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d9785b63a68bc0e55a142c1069912e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mrphs_write_s_v_8cpp.html#af2d9785b63a68bc0e55a142c1069912e">writeSystemVerilog</a> (<a class="el" href="class_n_o_d_e.html">NODE</a> *topModuleNode, string &amp;outputDir)</td></tr>
<tr class="memdesc:af2d9785b63a68bc0e55a142c1069912e"><td class="mdescLeft">&#160;</td><td class="mdescRight">write SystemVerilog code  <a href="mrphs_write_s_v_8cpp.html#af2d9785b63a68bc0e55a142c1069912e">More...</a><br /></td></tr>
<tr class="separator:af2d9785b63a68bc0e55a142c1069912e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="acf13bdae6ef71d6fa351d30261b425a7" name="acf13bdae6ef71d6fa351d30261b425a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf13bdae6ef71d6fa351d30261b425a7">&#9670;&nbsp;</a></span>addLoop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string addLoop </td>
          <td>(</td>
          <td class="paramtype">string&#160;</td>
          <td class="paramname"><em>signalName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">string&#160;</td>
          <td class="paramname"><em>loopVar</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add SystemVerilog loop entry. </p>

</div>
</div>
<a id="a8ee6332e77eeff7c4fc3ef29e7bcba91" name="a8ee6332e77eeff7c4fc3ef29e7bcba91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ee6332e77eeff7c4fc3ef29e7bcba91">&#9670;&nbsp;</a></span>checkSubModulePrint()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool checkSubModulePrint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>trueModuleFalseInstance</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if sub-module already printed. </p>

</div>
</div>
<a id="a0c8612d934a69b7064d3b0b2223252d0" name="a0c8612d934a69b7064d3b0b2223252d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c8612d934a69b7064d3b0b2223252d0">&#9670;&nbsp;</a></span>checkTypeDependency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool checkTypeDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>dataTypeNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>doneSiNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Check type dependency, gets individual SV_DATA_TYPE node, returns false if sub-type not printed yet. </p>

</div>
</div>
<a id="a1d07bd1ea0c7317ee964ff2a2c1f822c" name="a1d07bd1ea0c7317ee964ff2a2c1f822c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d07bd1ea0c7317ee964ff2a2c1f822c">&#9670;&nbsp;</a></span>cleanSVCone()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string cleanSVCone </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>coneNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>trueBlockingFalseNonBlocking</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>insertX</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">string&#160;</td>
          <td class="paramname"><em>signalName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>typeNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>dbModuleTypesNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>signalTree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean SystemVerilog logic cone. </p>

</div>
</div>
<a id="a08b28bb8838bc8208e928759b0be3586" name="a08b28bb8838bc8208e928759b0be3586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b28bb8838bc8208e928759b0be3586">&#9670;&nbsp;</a></span>cleanSVConeAlways()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_n_o_d_e.html">NODE</a> * cleanSVConeAlways </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>tmpNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean SystemVerilog "always" logic cone. </p>

</div>
</div>
<a id="aac9106840627593ccde9f37f853f52a4" name="aac9106840627593ccde9f37f853f52a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac9106840627593ccde9f37f853f52a4">&#9670;&nbsp;</a></span>cleanSVConeLoopIndex()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string cleanSVConeLoopIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>tmpNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>signalTree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean SystemVerilog loop index. </p>

</div>
</div>
<a id="a7704aab53081378c943d8215aaef7eca" name="a7704aab53081378c943d8215aaef7eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7704aab53081378c943d8215aaef7eca">&#9670;&nbsp;</a></span>cleanSVConeUnique()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cleanSVConeUnique </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>node</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean SystemVerilog "unique" logic cone. </p>

</div>
</div>
<a id="a9842b57dc508faf5c0daca74f9c504a1" name="a9842b57dc508faf5c0daca74f9c504a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9842b57dc508faf5c0daca74f9c504a1">&#9670;&nbsp;</a></span>insertXAssignment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string insertXAssignment </td>
          <td>(</td>
          <td class="paramtype">string&#160;</td>
          <td class="paramname"><em>signalName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>typeNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>dbModuleTypesNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Insert X assignment. </p>

</div>
</div>
<a id="ad6aa24c77b79ee164167f14d33caeb90" name="ad6aa24c77b79ee164167f14d33caeb90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6aa24c77b79ee164167f14d33caeb90">&#9670;&nbsp;</a></span>insertXAssignmentDim()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string insertXAssignmentDim </td>
          <td>(</td>
          <td class="paramtype">string&#160;</td>
          <td class="paramname"><em>signalName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>dim0TypeNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>loopDim</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>nextTypeNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>dbModuleTypesNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Insert X assignment in lowest dimension. </p>

</div>
</div>
<a id="a34d6dd1f262b5de94b1f6d3363eae88a" name="a34d6dd1f262b5de94b1f6d3363eae88a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d6dd1f262b5de94b1f6d3363eae88a">&#9670;&nbsp;</a></span>markModulePrint()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void markModulePrint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>trueModuleFalseInstance</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mark printed module. </p>

</div>
</div>
<a id="a94a8f66b43ca35c98cfca6e2ebeeff40" name="a94a8f66b43ca35c98cfca6e2ebeeff40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a8f66b43ca35c98cfca6e2ebeeff40">&#9670;&nbsp;</a></span>uniquifyWriteModule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool uniquifyWriteModule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">string &amp;&#160;</td>
          <td class="paramname"><em>header</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">string &amp;&#160;</td>
          <td class="paramname"><em>outputDir</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uniquify module to be written. </p>

</div>
</div>
<a id="a117ac799bf5c1bbb299014f747c2234b" name="a117ac799bf5c1bbb299014f747c2234b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117ac799bf5c1bbb299014f747c2234b">&#9670;&nbsp;</a></span>writePackage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void writePackage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">string &amp;&#160;</td>
          <td class="paramname"><em>header</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">string &amp;&#160;</td>
          <td class="paramname"><em>out</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>write SystemVerilog package </p>

</div>
</div>
<a id="a90c88e7cb9fb860f9462c86e882f31e0" name="a90c88e7cb9fb860f9462c86e882f31e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90c88e7cb9fb860f9462c86e882f31e0">&#9670;&nbsp;</a></span>writeSubModule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string writeSubModule </td>
          <td>(</td>
          <td class="paramtype">string &amp;&#160;</td>
          <td class="paramname"><em>header</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>dbSubModuleNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>trueModuleFalseInstance</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write SystemVerilog sub-module. </p>

</div>
</div>
<a id="af2d9785b63a68bc0e55a142c1069912e" name="af2d9785b63a68bc0e55a142c1069912e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d9785b63a68bc0e55a142c1069912e">&#9670;&nbsp;</a></span>writeSystemVerilog()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void writeSystemVerilog </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>topModuleNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">string &amp;&#160;</td>
          <td class="paramname"><em>outputDir</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>write SystemVerilog code </p>

</div>
</div>
<a id="a56094715775dbbe6dff56cd7521acc3f" name="a56094715775dbbe6dff56cd7521acc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56094715775dbbe6dff56cd7521acc3f">&#9670;&nbsp;</a></span>writeSystemVerilogModule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string writeSystemVerilogModule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_n_o_d_e.html">NODE</a> *&#160;</td>
          <td class="paramname"><em>modNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write SystemVerilog module. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
