{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525718770103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525718770109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  7 15:46:09 2018 " "Processing started: Mon May  7 15:46:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525718770109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525718770109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525718770110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525718770403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525718770403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_block-direct " "Found design unit 1: ram_block-direct" {  } { { "ram_block.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab9/ram_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525718779189 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_block " "Found entity 1: ram_block" {  } { { "ram_block.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab9/ram_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525718779189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525718779189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab9/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525718779190 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab9/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525718779190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525718779190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8 .vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3to8 .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8-Behaviour " "Found design unit 1: dec3to8-Behaviour" {  } { { "dec3to8 .vhd" "" { Text "/home/ec2016/ra165232/MC613/lab9/dec3to8 .vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525718779194 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8 .vhd" "" { Text "/home/ec2016/ra165232/MC613/lab9/dec3to8 .vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525718779194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525718779194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram " "Elaborating entity \"ram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525718779259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_block ram_block:\\G1:0:line1 " "Elaborating entity \"ram_block\" for hierarchy \"ram_block:\\G1:0:line1\"" {  } { { "ram.vhd" "\\G1:0:line1" { Text "/home/ec2016/ra165232/MC613/lab9/ram.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525718779278 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram_block:\\G2:3:line2\|ram " "RAM logic \"ram_block:\\G2:3:line2\|ram\" is uninferred due to asynchronous read logic" {  } { { "ram_block.vhd" "ram" { Text "/home/ec2016/ra165232/MC613/lab9/ram_block.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525718779739 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram_block:\\G2:2:line2\|ram " "RAM logic \"ram_block:\\G2:2:line2\|ram\" is uninferred due to asynchronous read logic" {  } { { "ram_block.vhd" "ram" { Text "/home/ec2016/ra165232/MC613/lab9/ram_block.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525718779739 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram_block:\\G2:1:line2\|ram " "RAM logic \"ram_block:\\G2:1:line2\|ram\" is uninferred due to asynchronous read logic" {  } { { "ram_block.vhd" "ram" { Text "/home/ec2016/ra165232/MC613/lab9/ram_block.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525718779739 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram_block:\\G2:0:line2\|ram " "RAM logic \"ram_block:\\G2:0:line2\|ram\" is uninferred due to asynchronous read logic" {  } { { "ram_block.vhd" "ram" { Text "/home/ec2016/ra165232/MC613/lab9/ram_block.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525718779739 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram_block:\\G1:3:line1\|ram " "RAM logic \"ram_block:\\G1:3:line1\|ram\" is uninferred due to asynchronous read logic" {  } { { "ram_block.vhd" "ram" { Text "/home/ec2016/ra165232/MC613/lab9/ram_block.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525718779739 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram_block:\\G1:2:line1\|ram " "RAM logic \"ram_block:\\G1:2:line1\|ram\" is uninferred due to asynchronous read logic" {  } { { "ram_block.vhd" "ram" { Text "/home/ec2016/ra165232/MC613/lab9/ram_block.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525718779739 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram_block:\\G1:1:line1\|ram " "RAM logic \"ram_block:\\G1:1:line1\|ram\" is uninferred due to asynchronous read logic" {  } { { "ram_block.vhd" "ram" { Text "/home/ec2016/ra165232/MC613/lab9/ram_block.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525718779739 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram_block:\\G1:0:line1\|ram " "RAM logic \"ram_block:\\G1:0:line1\|ram\" is uninferred due to asynchronous read logic" {  } { { "ram_block.vhd" "ram" { Text "/home/ec2016/ra165232/MC613/lab9/ram_block.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525718779739 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525718779739 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525718783297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525718785408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525718785408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11060 " "Implemented 11060 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525718786198 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525718786198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10984 " "Implemented 10984 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525718786198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525718786198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1196 " "Peak virtual memory: 1196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525718786382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  7 15:46:26 2018 " "Processing ended: Mon May  7 15:46:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525718786382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525718786382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525718786382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525718786382 ""}
