# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlog -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/ram_syn.v
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:01:44 on Oct 11,2022
# vlog -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/ram_syn.v 
# -- Compiling module ram_decode
# -- Compiling module ram_mux
# -- Compiling module ram_altsyncram
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 14:01:44 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/ram.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:01:44 on Oct 11,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
# End time: 14:01:44 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:01:55 on Oct 11,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# End time: 14:01:55 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_interface
# vsim work.memory_interface 
# Start time: 14:02:05 on Oct 11,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface/*
force -freeze sim:/memory_interface/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface/mem_en 1 0
force -freeze sim:/memory_interface/wb_en 0 0
force -freeze sim:/memory_interface/start 1 0
force -freeze sim:/memory_interface/function3 3'h1 0
force -freeze sim:/memory_interface/address 14'h0000 0
force -freeze sim:/memory_interface/write_data 32'h12345678 0
run
run
run
run
run
force -freeze sim:/memory_interface/wb_en 1 0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/memory_interface/read_en 0 0
run
run
quit -sim
# End time: 14:20:04 on Oct 11,2022, Elapsed time: 0:17:59
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:20:09 on Oct 11,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# End time: 14:20:09 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_interface
# vsim work.memory_interface 
# Start time: 14:20:20 on Oct 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface/*
force -freeze sim:/memory_interface/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface/mem_en 1 0
force -freeze sim:/memory_interface/wb_en 0 0
force -freeze sim:/memory_interface/start 1 0
force -freeze sim:/memory_interface/function3 3'h1 0
force -freeze sim:/memory_interface/address 14'h0000 0
force -freeze sim:/memory_interface/write_data 32'h12345678 0
run
run
run
run
run
force -freeze sim:/memory_interface/wb_en 1 0
run
run
run
run
run
run
run
quit -sim
# End time: 14:28:05 on Oct 11,2022, Elapsed time: 0:07:45
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:28:15 on Oct 11,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# End time: 14:28:15 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_interface
# vsim work.memory_interface 
# Start time: 14:28:22 on Oct 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface/*
force -freeze sim:/memory_interface/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface/mem_en 1 0
force -freeze sim:/memory_interface/wb_en 0 0
force -freeze sim:/memory_interface/start 1 0
force -freeze sim:/memory_interface/function3 3'h1 0
force -freeze sim:/memory_interface/address 14'h0000 0
force -freeze sim:/memory_interface/write_data 32'h12345678 0
run
run
run
run
run
force -freeze sim:/memory_interface/wb_en 1 0
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:35:33 on Oct 11,2022, Elapsed time: 0:07:11
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:35:38 on Oct 11,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# End time: 14:35:38 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_interface
# vsim work.memory_interface 
# Start time: 14:35:47 on Oct 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface/*
force -freeze sim:/memory_interface/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface/mem_en 1 0
force -freeze sim:/memory_interface/wb_en 0 0
force -freeze sim:/memory_interface/start 1 0
force -freeze sim:/memory_interface/function3 3'h1 0
force -freeze sim:/memory_interface/address 14'h0000 0
force -freeze sim:/memory_interface/write_data 32'h12345678 0
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
force -freeze sim:/memory_interface/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface/mem_en 1 0
force -freeze sim:/memory_interface/wb_en 0 0
force -freeze sim:/memory_interface/start 1 0
force -freeze sim:/memory_interface/function3 3'h1 0
force -freeze sim:/memory_interface/address 14'h0000 0
force -freeze sim:/memory_interface/write_data 32'h12345678 0
run
run
run
run
run
force -freeze sim:/memory_interface/wb_en 1 0
run
run
run
run
run
quit -sim
# End time: 14:39:00 on Oct 11,2022, Elapsed time: 0:03:13
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:39:11 on Oct 11,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# End time: 14:39:11 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_interface
# vsim work.memory_interface 
# Start time: 14:39:19 on Oct 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface/*
# Can't move the Now cursor.
force -freeze sim:/memory_interface/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface/mem_en 1 0
force -freeze sim:/memory_interface/wb_en 0 0
force -freeze sim:/memory_interface/start 1 0
force -freeze sim:/memory_interface/function3 3'h1 0
force -freeze sim:/memory_interface/address 14'h0000 0
force -freeze sim:/memory_interface/write_data 32'h12345678 0
run
run
run
run
run
force -freeze sim:/memory_interface/wb_en 1 0
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:45:45 on Oct 11,2022, Elapsed time: 0:06:26
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:57 on Oct 11,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# End time: 14:45:57 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_interface
# vsim work.memory_interface 
# Start time: 14:46:06 on Oct 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface/*
# Can't move the Now cursor.
force -freeze sim:/memory_interface/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface/mem_en 1 0
force -freeze sim:/memory_interface/wb_en 0 0
force -freeze sim:/memory_interface/start 1 0
force -freeze sim:/memory_interface/function3 3'h2 0
force -freeze sim:/memory_interface/address 14'h0000 0
force -freeze sim:/memory_interface/write_data 32'h12345678 0
run
run
run
run
run
run
run
force -freeze sim:/memory_interface/wb_en 1 0
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
force -freeze sim:/memory_interface/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface/mem_en 1 0
force -freeze sim:/memory_interface/wb_en 0 0
force -freeze sim:/memory_interface/start 1 0
force -freeze sim:/memory_interface/function3 3'h2 0
force -freeze sim:/memory_interface/address 14'h0000 0
force -freeze sim:/memory_interface/write_data 32'h12345678 0
force -freeze sim:/memory_interface/function3 3'h0 0
run
run
run
run
force -freeze sim:/memory_interface/wb_en 1 0
run
run
run
run
run
run
force -freeze sim:/memory_interface/function3 3'h5 0
run
run
run
run
run
run
run
force -freeze sim:/memory_interface/function3 3'h2 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/memory_interface/wb_en 0 0
run
run
run
run
run
run
run
force -freeze sim:/memory_interface/wb_en 0 0
force -freeze sim:/memory_interface/function3 3'h5 0
run
run
run
run
run
run
run
force -freeze sim:/memory_interface/mem_en 0 0
run
run
run
quit -sim
# End time: 15:04:46 on Oct 11,2022, Elapsed time: 0:18:40
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:04:50 on Oct 11,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# End time: 15:04:50 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_interface
# vsim work.memory_interface 
# Start time: 15:05:00 on Oct 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface/*
force -freeze sim:/memory_interface/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface/mem_en 1 0
force -freeze sim:/memory_interface/wb_en 0 0
force -freeze sim:/memory_interface/start 1 0
force -freeze sim:/memory_interface/function3 3'h2 0
force -freeze sim:/memory_interface/address 14'h0000 0
force -freeze sim:/memory_interface/write_data 32'h12345678 0
run
run
run
run
run
run
run
force -freeze sim:/memory_interface/wb_en 1 0
force -freeze sim:/memory_interface/function3 3'h5 0
run
run
run
run
run
run
run
force -freeze sim:/memory_interface/wb_en 0 0
force -freeze sim:/memory_interface/write_data 32'h1234F0F9 0
force -freeze sim:/memory_interface/function3 3'h1 0
run
run
run
run
run
force -freeze sim:/memory_interface/wb_en 1 0
force -freeze sim:/memory_interface/function3 3'4 0
# Invalid radix for based number: 4.
# ** UI-Msg: (vsim-4011) Invalid force value: 3'4 0.
# 
force -freeze sim:/memory_interface/function3 3'h0 0
run
run
run
run
run
run
force -freeze sim:/memory_interface/function3 3'h1 0
run
run
run
run
run
run
run
force -freeze sim:/memory_interface/function3 3'h2 0
run
run
run
run
run
run
run
run
run
force -freeze sim:/memory_interface/function3 3'h3 0
run
run
run
force -freeze sim:/memory_interface/function3 3'h4 0
run
run
run
run
run
run
force -freeze sim:/memory_interface/function3 3'h5 0
run
run
run
run
run
run
run
