--------------------------------------------------------------------------------
Release 9.1i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx91i\bin\nt\trce.exe -ise C:/Xilinx91i/lab7/lab7.ise -intstyle ise -e 3
-s 4 -xml ifblock ifblock.ncd -o ifblock.twr ifblock.pcf

Design file:              ifblock.ncd
Physical constraint file: ifblock.pcf
Device,package,speed:     xc3s500e,pq208,-4 (PRODUCTION 1.26 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock c1
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
IR_I<0>     |    3.962(F)|   -0.517(F)|c1_BUFGP          |   0.000|
IR_I<1>     |    3.962(F)|   -0.517(F)|c1_BUFGP          |   0.000|
IR_I<2>     |    3.971(F)|   -0.527(F)|c1_BUFGP          |   0.000|
IR_I<3>     |    3.958(F)|   -0.512(F)|c1_BUFGP          |   0.000|
IR_I<4>     |    3.945(F)|   -0.497(F)|c1_BUFGP          |   0.000|
IR_I<5>     |    3.962(F)|   -0.517(F)|c1_BUFGP          |   0.000|
IR_I<6>     |    3.976(F)|   -0.533(F)|c1_BUFGP          |   0.000|
IR_I<7>     |    3.954(F)|   -0.508(F)|c1_BUFGP          |   0.000|
IR_I<8>     |    3.953(F)|   -0.506(F)|c1_BUFGP          |   0.000|
IR_I<9>     |    3.964(F)|   -0.519(F)|c1_BUFGP          |   0.000|
IR_I<10>    |    2.179(F)|   -0.410(F)|c1_BUFGP          |   0.000|
IR_I<11>    |    2.250(F)|   -0.471(F)|c1_BUFGP          |   0.000|
IR_I<12>    |   -0.145(F)|    1.445(F)|c1_BUFGP          |   0.000|
IR_I<13>    |    0.427(F)|    0.988(F)|c1_BUFGP          |   0.000|
IR_I<14>    |   -0.158(F)|    1.464(F)|c1_BUFGP          |   0.000|
IR_I<15>    |   -0.136(F)|    1.442(F)|c1_BUFGP          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock c2
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PC_C        |    3.596(F)|   -0.108(F)|c2_BUFGP          |   0.000|
PC_I<0>     |    0.770(F)|    0.601(F)|c2_BUFGP          |   0.000|
PC_I<1>     |    1.631(F)|   -0.088(F)|c2_BUFGP          |   0.000|
PC_I<2>     |    1.508(F)|    0.011(F)|c2_BUFGP          |   0.000|
PC_I<3>     |    1.436(F)|    0.068(F)|c2_BUFGP          |   0.000|
PC_I<4>     |    1.302(F)|    0.177(F)|c2_BUFGP          |   0.000|
PC_I<5>     |    1.488(F)|    0.018(F)|c2_BUFGP          |   0.000|
PC_I<6>     |    0.955(F)|    0.446(F)|c2_BUFGP          |   0.000|
PC_I<7>     |    1.917(F)|   -0.321(F)|c2_BUFGP          |   0.000|
PC_I<8>     |    1.206(F)|    0.250(F)|c2_BUFGP          |   0.000|
PC_I<9>     |    1.879(F)|   -0.293(F)|c2_BUFGP          |   0.000|
PC_I<10>    |    1.493(F)|    0.023(F)|c2_BUFGP          |   0.000|
PC_I<11>    |    1.453(F)|    0.047(F)|c2_BUFGP          |   0.000|
PC_I<12>    |    1.653(F)|   -0.111(F)|c2_BUFGP          |   0.000|
PC_I<13>    |    1.944(F)|   -0.343(F)|c2_BUFGP          |   0.000|
PC_I<14>    |    1.342(F)|    0.137(F)|c2_BUFGP          |   0.000|
PC_I<15>    |    3.093(F)|   -1.259(F)|c2_BUFGP          |   0.000|
------------+------------+------------+------------------+--------+

Clock c1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
IR_O<0>     |    8.336(F)|c1_BUFGP          |   0.000|
IR_O<1>     |    8.332(F)|c1_BUFGP          |   0.000|
IR_O<2>     |    7.631(F)|c1_BUFGP          |   0.000|
IR_O<3>     |    8.190(F)|c1_BUFGP          |   0.000|
IR_O<4>     |    7.971(F)|c1_BUFGP          |   0.000|
IR_O<5>     |    7.994(F)|c1_BUFGP          |   0.000|
IR_O<6>     |    7.959(F)|c1_BUFGP          |   0.000|
IR_O<7>     |    8.194(F)|c1_BUFGP          |   0.000|
IR_O<8>     |    8.186(F)|c1_BUFGP          |   0.000|
IR_O<9>     |    7.639(F)|c1_BUFGP          |   0.000|
IR_O<10>    |    6.179(F)|c1_BUFGP          |   0.000|
IR_O<11>    |    6.167(F)|c1_BUFGP          |   0.000|
IR_O<12>    |    6.166(F)|c1_BUFGP          |   0.000|
IR_O<13>    |    6.167(F)|c1_BUFGP          |   0.000|
IR_O<14>    |    6.194(F)|c1_BUFGP          |   0.000|
IR_O<15>    |    6.179(F)|c1_BUFGP          |   0.000|
------------+------------+------------------+--------+

Clock c2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PC_O<0>     |    7.584(F)|c2_BUFGP          |   0.000|
PC_O<1>     |    8.030(F)|c2_BUFGP          |   0.000|
PC_O<2>     |    7.799(F)|c2_BUFGP          |   0.000|
PC_O<3>     |    8.358(F)|c2_BUFGP          |   0.000|
PC_O<4>     |    7.794(F)|c2_BUFGP          |   0.000|
PC_O<5>     |    8.321(F)|c2_BUFGP          |   0.000|
PC_O<6>     |    8.615(F)|c2_BUFGP          |   0.000|
PC_O<7>     |    7.815(F)|c2_BUFGP          |   0.000|
PC_O<8>     |    8.438(F)|c2_BUFGP          |   0.000|
PC_O<9>     |    7.949(F)|c2_BUFGP          |   0.000|
PC_O<10>    |    7.551(F)|c2_BUFGP          |   0.000|
PC_O<11>    |    8.044(F)|c2_BUFGP          |   0.000|
PC_O<12>    |    8.690(F)|c2_BUFGP          |   0.000|
PC_O<13>    |    9.019(F)|c2_BUFGP          |   0.000|
PC_O<14>    |    8.575(F)|c2_BUFGP          |   0.000|
PC_O<15>    |    8.436(F)|c2_BUFGP          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock c2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c1             |         |         |    3.600|    3.600|
c2             |         |         |         |    5.841|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
c1             |IR_R           |   11.867|
reset          |IR_R           |    7.239|
---------------+---------------+---------+


Analysis completed Sat Nov 23 20:04:55 2013
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 132 MB



