
JMP_SYSTEM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005458  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  08005564  08005564  00015564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005934  08005934  000200c8  2**0
                  CONTENTS
  4 .ARM          00000000  08005934  08005934  000200c8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005934  08005934  000200c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005934  08005934  00015934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005938  08005938  00015938  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  0800593c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  200000c8  08005a04  000200c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000298  08005a04  00020298  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d032  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000255a  00000000  00000000  0002d123  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f48  00000000  00000000  0002f680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001988c  00000000  00000000  000305c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000ff09  00000000  00000000  00049e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008cc5b  00000000  00000000  00059d5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  000e69b8  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000e18  00000000  00000000  000e6a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004780  00000000  00000000  000e7820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000c8 	.word	0x200000c8
 8000128:	00000000 	.word	0x00000000
 800012c:	0800554c 	.word	0x0800554c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000cc 	.word	0x200000cc
 8000148:	0800554c 	.word	0x0800554c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <startUserInterface>:
#include "LiquidCrystal.h"

static LiquidCrystal lcdDisplay;

unsigned char startUserInterface(unsigned char* appName,unsigned char* companyName,unsigned char* appVersion)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	60f8      	str	r0, [r7, #12]
 8000164:	60b9      	str	r1, [r7, #8]
 8000166:	607a      	str	r2, [r7, #4]
	begin(&lcdDisplay,16,4,LCD_5x10DOTS);
 8000168:	2304      	movs	r3, #4
 800016a:	2204      	movs	r2, #4
 800016c:	2110      	movs	r1, #16
 800016e:	4811      	ldr	r0, [pc, #68]	; (80001b4 <startUserInterface+0x58>)
 8000170:	f000 fd14 	bl	8000b9c <begin>
	setCursor(&lcdDisplay, 0, 0);
 8000174:	2200      	movs	r2, #0
 8000176:	2100      	movs	r1, #0
 8000178:	480e      	ldr	r0, [pc, #56]	; (80001b4 <startUserInterface+0x58>)
 800017a:	f000 ffad 	bl	80010d8 <setCursor>
	print(&lcdDisplay,appName);
 800017e:	68f9      	ldr	r1, [r7, #12]
 8000180:	480c      	ldr	r0, [pc, #48]	; (80001b4 <startUserInterface+0x58>)
 8000182:	f000 fe05 	bl	8000d90 <print>
	setCursor(&lcdDisplay, 0, 1);
 8000186:	2201      	movs	r2, #1
 8000188:	2100      	movs	r1, #0
 800018a:	480a      	ldr	r0, [pc, #40]	; (80001b4 <startUserInterface+0x58>)
 800018c:	f000 ffa4 	bl	80010d8 <setCursor>
	print(&lcdDisplay,companyName);
 8000190:	68b9      	ldr	r1, [r7, #8]
 8000192:	4808      	ldr	r0, [pc, #32]	; (80001b4 <startUserInterface+0x58>)
 8000194:	f000 fdfc 	bl	8000d90 <print>
	setCursor(&lcdDisplay, 0, 3);
 8000198:	2203      	movs	r2, #3
 800019a:	2100      	movs	r1, #0
 800019c:	4805      	ldr	r0, [pc, #20]	; (80001b4 <startUserInterface+0x58>)
 800019e:	f000 ff9b 	bl	80010d8 <setCursor>
	print(&lcdDisplay,appVersion);
 80001a2:	6879      	ldr	r1, [r7, #4]
 80001a4:	4803      	ldr	r0, [pc, #12]	; (80001b4 <startUserInterface+0x58>)
 80001a6:	f000 fdf3 	bl	8000d90 <print>
	return 1;
 80001aa:	2301      	movs	r3, #1
//	return &(lcdDisplay);
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	3710      	adds	r7, #16
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bd80      	pop	{r7, pc}
 80001b4:	200000e4 	.word	0x200000e4

080001b8 <updateUserMsg>:


unsigned char updateUserMsg(unsigned char col, unsigned char linha, unsigned char *userMessage, unsigned char* status)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	b084      	sub	sp, #16
 80001bc:	af00      	add	r7, sp, #0
 80001be:	60ba      	str	r2, [r7, #8]
 80001c0:	607b      	str	r3, [r7, #4]
 80001c2:	4603      	mov	r3, r0
 80001c4:	73fb      	strb	r3, [r7, #15]
 80001c6:	460b      	mov	r3, r1
 80001c8:	73bb      	strb	r3, [r7, #14]
	if(*status == IDDLE)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	781b      	ldrb	r3, [r3, #0]
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d10c      	bne.n	80001ec <updateUserMsg+0x34>
	{
		*status = TRUE;
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	2201      	movs	r2, #1
 80001d6:	701a      	strb	r2, [r3, #0]
//		clear(&lcdDisplay);
		setCursor(&lcdDisplay, col, linha);
 80001d8:	7bba      	ldrb	r2, [r7, #14]
 80001da:	7bfb      	ldrb	r3, [r7, #15]
 80001dc:	4619      	mov	r1, r3
 80001de:	4806      	ldr	r0, [pc, #24]	; (80001f8 <updateUserMsg+0x40>)
 80001e0:	f000 ff7a 	bl	80010d8 <setCursor>
		print(&lcdDisplay,userMessage);
 80001e4:	68b9      	ldr	r1, [r7, #8]
 80001e6:	4804      	ldr	r0, [pc, #16]	; (80001f8 <updateUserMsg+0x40>)
 80001e8:	f000 fdd2 	bl	8000d90 <print>
	}

}
 80001ec:	bf00      	nop
 80001ee:	4618      	mov	r0, r3
 80001f0:	3710      	adds	r7, #16
 80001f2:	46bd      	mov	sp, r7
 80001f4:	bd80      	pop	{r7, pc}
 80001f6:	bf00      	nop
 80001f8:	200000e4 	.word	0x200000e4

080001fc <eraseUserInterface>:

unsigned char eraseUserInterface()
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0
	clear(&lcdDisplay);
 8000200:	4802      	ldr	r0, [pc, #8]	; (800020c <eraseUserInterface+0x10>)
 8000202:	f000 fde7 	bl	8000dd4 <clear>
}
 8000206:	bf00      	nop
 8000208:	4618      	mov	r0, r3
 800020a:	bd80      	pop	{r7, pc}
 800020c:	200000e4 	.word	0x200000e4

08000210 <statusUserInterface>:

unsigned char statusUserInterface(unsigned char* displayStatus)
{
 8000210:	b480      	push	{r7}
 8000212:	b083      	sub	sp, #12
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
	*displayStatus = IDDLE;
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	2200      	movs	r2, #0
 800021c:	701a      	strb	r2, [r3, #0]
}
 800021e:	bf00      	nop
 8000220:	4618      	mov	r0, r3
 8000222:	370c      	adds	r7, #12
 8000224:	46bd      	mov	sp, r7
 8000226:	bc80      	pop	{r7}
 8000228:	4770      	bx	lr
	...

0800022c <insertUserInterface>:

unsigned char insertUserInterface(unsigned char col, unsigned char linha,unsigned char* userData)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b084      	sub	sp, #16
 8000230:	af00      	add	r7, sp, #0
 8000232:	4603      	mov	r3, r0
 8000234:	603a      	str	r2, [r7, #0]
 8000236:	71fb      	strb	r3, [r7, #7]
 8000238:	460b      	mov	r3, r1
 800023a:	71bb      	strb	r3, [r7, #6]
	unsigned char buffer[2];
	setCursor(&lcdDisplay, col, linha);
 800023c:	79ba      	ldrb	r2, [r7, #6]
 800023e:	79fb      	ldrb	r3, [r7, #7]
 8000240:	4619      	mov	r1, r3
 8000242:	4811      	ldr	r0, [pc, #68]	; (8000288 <insertUserInterface+0x5c>)
 8000244:	f000 ff48 	bl	80010d8 <setCursor>
	cursor(&lcdDisplay);
 8000248:	480f      	ldr	r0, [pc, #60]	; (8000288 <insertUserInterface+0x5c>)
 800024a:	f000 fe02 	bl	8000e52 <cursor>
	HAL_Delay(250);
 800024e:	20fa      	movs	r0, #250	; 0xfa
 8000250:	f001 fe8e 	bl	8001f70 <HAL_Delay>
	noCursor(&lcdDisplay);
 8000254:	480c      	ldr	r0, [pc, #48]	; (8000288 <insertUserInterface+0x5c>)
 8000256:	f000 fde4 	bl	8000e22 <noCursor>
	HAL_Delay(250);
 800025a:	20fa      	movs	r0, #250	; 0xfa
 800025c:	f001 fe88 	bl	8001f70 <HAL_Delay>
	sprintf(buffer,"%d",*userData);
 8000260:	683b      	ldr	r3, [r7, #0]
 8000262:	781b      	ldrb	r3, [r3, #0]
 8000264:	461a      	mov	r2, r3
 8000266:	f107 030c 	add.w	r3, r7, #12
 800026a:	4908      	ldr	r1, [pc, #32]	; (800028c <insertUserInterface+0x60>)
 800026c:	4618      	mov	r0, r3
 800026e:	f004 f815 	bl	800429c <siprintf>
	print(&lcdDisplay,buffer);
 8000272:	f107 030c 	add.w	r3, r7, #12
 8000276:	4619      	mov	r1, r3
 8000278:	4803      	ldr	r0, [pc, #12]	; (8000288 <insertUserInterface+0x5c>)
 800027a:	f000 fd89 	bl	8000d90 <print>
	//PENDENTE A ROTINA PARA COLOCAR H:M:S ->PENSAR EM LAYOUT E FORMA DE COMPACTAR ESSE DADO.
}
 800027e:	bf00      	nop
 8000280:	4618      	mov	r0, r3
 8000282:	3710      	adds	r7, #16
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}
 8000288:	200000e4 	.word	0x200000e4
 800028c:	080057cc 	.word	0x080057cc

08000290 <cursorChangeInterface>:

unsigned char cursorChangeInterface(unsigned char col, unsigned char linha) //PAREI AQUI
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b084      	sub	sp, #16
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	460a      	mov	r2, r1
 800029a:	71fb      	strb	r3, [r7, #7]
 800029c:	4613      	mov	r3, r2
 800029e:	71bb      	strb	r3, [r7, #6]
	unsigned char actualposition = col;
 80002a0:	79fb      	ldrb	r3, [r7, #7]
 80002a2:	73fb      	strb	r3, [r7, #15]
	actualposition++;
 80002a4:	7bfb      	ldrb	r3, [r7, #15]
 80002a6:	3301      	adds	r3, #1
 80002a8:	73fb      	strb	r3, [r7, #15]
	if(actualposition == 15) actualposition=0;
 80002aa:	7bfb      	ldrb	r3, [r7, #15]
 80002ac:	2b0f      	cmp	r3, #15
 80002ae:	d101      	bne.n	80002b4 <cursorChangeInterface+0x24>
 80002b0:	2300      	movs	r3, #0
 80002b2:	73fb      	strb	r3, [r7, #15]
	setCursor(&lcdDisplay, actualposition, linha);
 80002b4:	79ba      	ldrb	r2, [r7, #6]
 80002b6:	7bfb      	ldrb	r3, [r7, #15]
 80002b8:	4619      	mov	r1, r3
 80002ba:	4804      	ldr	r0, [pc, #16]	; (80002cc <cursorChangeInterface+0x3c>)
 80002bc:	f000 ff0c 	bl	80010d8 <setCursor>
	return actualposition;
 80002c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80002c2:	4618      	mov	r0, r3
 80002c4:	3710      	adds	r7, #16
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	200000e4 	.word	0x200000e4

080002d0 <resetCursorInterface>:

unsigned char resetCursorInterface(unsigned char* cursorPosition)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
	cursorPosition[0] = 0;
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	2200      	movs	r2, #0
 80002dc:	701a      	strb	r2, [r3, #0]
	cursorPosition[1] = 0;
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	3301      	adds	r3, #1
 80002e2:	2200      	movs	r2, #0
 80002e4:	701a      	strb	r2, [r3, #0]
}
 80002e6:	bf00      	nop
 80002e8:	4618      	mov	r0, r3
 80002ea:	370c      	adds	r7, #12
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bc80      	pop	{r7}
 80002f0:	4770      	bx	lr
	...

080002f4 <initStateMachine>:
    };

//toda maquina de estado deve ter um loop - > LEMBRAR LABVIEW

unsigned char initStateMachine(struct Menu* subMenu)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b08c      	sub	sp, #48	; 0x30
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
    struct Menu* subMenuIniciar = subMenu;
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	62bb      	str	r3, [r7, #40]	; 0x28
    unsigned char key = IDDLE;
 8000300:	2300      	movs	r3, #0
 8000302:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    unsigned char displayUpdateStatus = IDDLE;
 8000306:	2300      	movs	r3, #0
 8000308:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    unsigned char cursorPosition[1] = {0,0};
 800030c:	2300      	movs	r3, #0
 800030e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    unsigned char arrayTime[8] = {0,0,":",0,0,":",0,0};
 8000312:	2300      	movs	r3, #0
 8000314:	773b      	strb	r3, [r7, #28]
 8000316:	2300      	movs	r3, #0
 8000318:	777b      	strb	r3, [r7, #29]
 800031a:	4bc7      	ldr	r3, [pc, #796]	; (8000638 <initStateMachine+0x344>)
 800031c:	b2db      	uxtb	r3, r3
 800031e:	77bb      	strb	r3, [r7, #30]
 8000320:	2300      	movs	r3, #0
 8000322:	77fb      	strb	r3, [r7, #31]
 8000324:	2300      	movs	r3, #0
 8000326:	f887 3020 	strb.w	r3, [r7, #32]
 800032a:	4bc3      	ldr	r3, [pc, #780]	; (8000638 <initStateMachine+0x344>)
 800032c:	b2db      	uxtb	r3, r3
 800032e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8000332:	2300      	movs	r3, #0
 8000334:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8000338:	2300      	movs	r3, #0
 800033a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    //Teste results
    struct results result ={0,0,0,0};
 800033e:	f107 030c 	add.w	r3, r7, #12
 8000342:	2200      	movs	r2, #0
 8000344:	601a      	str	r2, [r3, #0]
 8000346:	605a      	str	r2, [r3, #4]
 8000348:	609a      	str	r2, [r3, #8]
 800034a:	60da      	str	r2, [r3, #12]
    unsigned char i = 0;
 800034c:	2300      	movs	r3, #0
 800034e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    unsigned char idx=0;
 8000352:	2300      	movs	r3, #0
 8000354:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    static unsigned char arraySample[9];
    static unsigned long int arrayReadingTime[9];
    static unsigned int arrayVooTime[9];
    static unsigned char arrayAltDistance[9];
    //
    while(key != MENU)
 8000358:	bf00      	nop
 800035a:	e3fb      	b.n	8000b54 <initStateMachine+0x860>
    {
    	HAL_Delay(100);
 800035c:	2064      	movs	r0, #100	; 0x64
 800035e:	f001 fe07 	bl	8001f70 <HAL_Delay>
        switch(subMenuIniciar->menuState)
 8000362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000364:	78db      	ldrb	r3, [r3, #3]
 8000366:	2b0c      	cmp	r3, #12
 8000368:	f200 83f4 	bhi.w	8000b54 <initStateMachine+0x860>
 800036c:	a201      	add	r2, pc, #4	; (adr r2, 8000374 <initStateMachine+0x80>)
 800036e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000372:	bf00      	nop
 8000374:	080003a9 	.word	0x080003a9
 8000378:	080003b9 	.word	0x080003b9
 800037c:	0800044b 	.word	0x0800044b
 8000380:	080004ed 	.word	0x080004ed
 8000384:	080005eb 	.word	0x080005eb
 8000388:	08000697 	.word	0x08000697
 800038c:	0800072b 	.word	0x0800072b
 8000390:	08000781 	.word	0x08000781
 8000394:	08000821 	.word	0x08000821
 8000398:	08000877 	.word	0x08000877
 800039c:	080008f5 	.word	0x080008f5
 80003a0:	08000a15 	.word	0x08000a15
 80003a4:	08000aa7 	.word	0x08000aa7
        {
            case IDDLE:
                subMenuIniciar->menuState = getNextSub(COMM_OFF);
 80003a8:	2001      	movs	r0, #1
 80003aa:	f000 fec5 	bl	8001138 <getNextSub>
 80003ae:	4603      	mov	r3, r0
 80003b0:	461a      	mov	r2, r3
 80003b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003b4:	70da      	strb	r2, [r3, #3]
            break;
 80003b6:	e3cd      	b.n	8000b54 <initStateMachine+0x860>
            case COMM_OFF:
            	key = getKeyPressed();
 80003b8:	f000 ff4a 	bl	8001250 <getKeyPressed>
 80003bc:	4603      	mov	r3, r0
 80003be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            	eraseUserInterface();
 80003c2:	f7ff ff1b 	bl	80001fc <eraseUserInterface>
            	updateUserMsg(3,2,noTransmissionMsg,&displayUpdateStatus);
 80003c6:	4b9d      	ldr	r3, [pc, #628]	; (800063c <initStateMachine+0x348>)
 80003c8:	681a      	ldr	r2, [r3, #0]
 80003ca:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80003ce:	2102      	movs	r1, #2
 80003d0:	2003      	movs	r0, #3
 80003d2:	f7ff fef1 	bl	80001b8 <updateUserMsg>
                if(key == AVANCAR)
 80003d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80003da:	2b41      	cmp	r3, #65	; 0x41
 80003dc:	d10f      	bne.n	80003fe <initStateMachine+0x10a>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 80003de:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80003e2:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80003e6:	4611      	mov	r1, r2
 80003e8:	4618      	mov	r0, r3
 80003ea:	f000 fbc5 	bl	8000b78 <IOStatus>
//                	if(key == IDDLE) HAL_GPIO_TogglePin(GPIOC, LED_Pin);
                    subMenuIniciar->menuState = getNextSub(COMM_ON);
 80003ee:	2002      	movs	r0, #2
 80003f0:	f000 fea2 	bl	8001138 <getNextSub>
 80003f4:	4603      	mov	r3, r0
 80003f6:	461a      	mov	r2, r3
 80003f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003fa:	70da      	strb	r2, [r3, #3]
 80003fc:	e3aa      	b.n	8000b54 <initStateMachine+0x860>
                }
                else if(key == CONFIRMAR)
 80003fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000402:	2b43      	cmp	r3, #67	; 0x43
 8000404:	f040 83a6 	bne.w	8000b54 <initStateMachine+0x860>
                {
                    //funcao para desabilitar comunicacao
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 8000408:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800040c:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000410:	4611      	mov	r1, r2
 8000412:	4618      	mov	r0, r3
 8000414:	f000 fbb0 	bl	8000b78 <IOStatus>
                    subMenuIniciar->menuInsert.userCommConfig = COMM_OFF;
 8000418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800041a:	2201      	movs	r2, #1
 800041c:	741a      	strb	r2, [r3, #16]
                    setInsertSub(&subMenuIniciar->menuInsert);
 800041e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000420:	3304      	adds	r3, #4
 8000422:	4618      	mov	r0, r3
 8000424:	f000 feae 	bl	8001184 <setInsertSub>
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 8000428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800042a:	3303      	adds	r3, #3
 800042c:	4618      	mov	r0, r3
 800042e:	f000 fe95 	bl	800115c <setSelectSub>
 8000432:	4603      	mov	r3, r0
 8000434:	461a      	mov	r2, r3
 8000436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000438:	705a      	strb	r2, [r3, #1]
                    subMenuIniciar->menuState = getNextSub(TEMPO_READ);
 800043a:	2003      	movs	r0, #3
 800043c:	f000 fe7c 	bl	8001138 <getNextSub>
 8000440:	4603      	mov	r3, r0
 8000442:	461a      	mov	r2, r3
 8000444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000446:	70da      	strb	r2, [r3, #3]
                }
            break;
 8000448:	e384      	b.n	8000b54 <initStateMachine+0x860>

            case COMM_ON:
            	key = getKeyPressed();
 800044a:	f000 ff01 	bl	8001250 <getKeyPressed>
 800044e:	4603      	mov	r3, r0
 8000450:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            	eraseUserInterface();
 8000454:	f7ff fed2 	bl	80001fc <eraseUserInterface>
				updateUserMsg(3,2,yesTransmissionMsg,&displayUpdateStatus);
 8000458:	4b79      	ldr	r3, [pc, #484]	; (8000640 <initStateMachine+0x34c>)
 800045a:	681a      	ldr	r2, [r3, #0]
 800045c:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000460:	2102      	movs	r1, #2
 8000462:	2003      	movs	r0, #3
 8000464:	f7ff fea8 	bl	80001b8 <updateUserMsg>
                if(key == AVANCAR)
 8000468:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800046c:	2b41      	cmp	r3, #65	; 0x41
 800046e:	d10f      	bne.n	8000490 <initStateMachine+0x19c>
				{
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 8000470:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000474:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000478:	4611      	mov	r1, r2
 800047a:	4618      	mov	r0, r3
 800047c:	f000 fb7c 	bl	8000b78 <IOStatus>
					subMenuIniciar->menuState = getNextSub(COMM_OFF);
 8000480:	2001      	movs	r0, #1
 8000482:	f000 fe59 	bl	8001138 <getNextSub>
 8000486:	4603      	mov	r3, r0
 8000488:	461a      	mov	r2, r3
 800048a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800048c:	70da      	strb	r2, [r3, #3]
 800048e:	e361      	b.n	8000b54 <initStateMachine+0x860>
				}
                else if(key == CONFIRMAR)
 8000490:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000494:	2b43      	cmp	r3, #67	; 0x43
 8000496:	f040 835d 	bne.w	8000b54 <initStateMachine+0x860>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 800049a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800049e:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80004a2:	4611      	mov	r1, r2
 80004a4:	4618      	mov	r0, r3
 80004a6:	f000 fb67 	bl	8000b78 <IOStatus>
                    //funcao para habilitar comunicacao
                	updateUserMsg(3,2,waitTransmissionMsg,&displayUpdateStatus);
 80004aa:	4b66      	ldr	r3, [pc, #408]	; (8000644 <initStateMachine+0x350>)
 80004ac:	681a      	ldr	r2, [r3, #0]
 80004ae:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80004b2:	2102      	movs	r1, #2
 80004b4:	2003      	movs	r0, #3
 80004b6:	f7ff fe7f 	bl	80001b8 <updateUserMsg>
                    subMenuIniciar->menuInsert.userCommConfig = COMM_ON;
 80004ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004bc:	2202      	movs	r2, #2
 80004be:	741a      	strb	r2, [r3, #16]
                    setInsertSub(&subMenuIniciar->menuInsert);
 80004c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004c2:	3304      	adds	r3, #4
 80004c4:	4618      	mov	r0, r3
 80004c6:	f000 fe5d 	bl	8001184 <setInsertSub>
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 80004ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004cc:	3303      	adds	r3, #3
 80004ce:	4618      	mov	r0, r3
 80004d0:	f000 fe44 	bl	800115c <setSelectSub>
 80004d4:	4603      	mov	r3, r0
 80004d6:	461a      	mov	r2, r3
 80004d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004da:	705a      	strb	r2, [r3, #1]
                    subMenuIniciar->menuState = getNextSub(TEMPO_READ);
 80004dc:	2003      	movs	r0, #3
 80004de:	f000 fe2b 	bl	8001138 <getNextSub>
 80004e2:	4603      	mov	r3, r0
 80004e4:	461a      	mov	r2, r3
 80004e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004e8:	70da      	strb	r2, [r3, #3]
                }
                break;
 80004ea:	e333      	b.n	8000b54 <initStateMachine+0x860>

            case TEMPO_READ:
            	key = getKeyPressed();
 80004ec:	f000 feb0 	bl	8001250 <getKeyPressed>
 80004f0:	4603      	mov	r3, r0
 80004f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
//            	if(key == INSERIR) HAL_GPIO_TogglePin(GPIOC, LED_Pin);
				updateUserMsg(0,1,timeUserMsg,&displayUpdateStatus);
 80004f6:	4b54      	ldr	r3, [pc, #336]	; (8000648 <initStateMachine+0x354>)
 80004f8:	681a      	ldr	r2, [r3, #0]
 80004fa:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80004fe:	2101      	movs	r1, #1
 8000500:	2000      	movs	r0, #0
 8000502:	f7ff fe59 	bl	80001b8 <updateUserMsg>
				insertUserInterface(cursorPosition[0],2, &arrayTime);
 8000506:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800050a:	f107 021c 	add.w	r2, r7, #28
 800050e:	2102      	movs	r1, #2
 8000510:	4618      	mov	r0, r3
 8000512:	f7ff fe8b 	bl	800022c <insertUserInterface>
                if(key == INSERIR)
 8000516:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800051a:	2b49      	cmp	r3, #73	; 0x49
 800051c:	d11c      	bne.n	8000558 <initStateMachine+0x264>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 800051e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000522:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000526:	4611      	mov	r1, r2
 8000528:	4618      	mov	r0, r3
 800052a:	f000 fb25 	bl	8000b78 <IOStatus>
//                    subMenuIniciar->menuInsert.userTime++;
                	arrayTime[cursorPosition[0]]++;
 800052e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000532:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8000536:	443a      	add	r2, r7
 8000538:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800053c:	3201      	adds	r2, #1
 800053e:	b2d2      	uxtb	r2, r2
 8000540:	3330      	adds	r3, #48	; 0x30
 8000542:	443b      	add	r3, r7
 8000544:	f803 2c14 	strb.w	r2, [r3, #-20]
                    subMenuIniciar->menuState = getNextSub(TEMPO_READ);
 8000548:	2003      	movs	r0, #3
 800054a:	f000 fdf5 	bl	8001138 <getNextSub>
 800054e:	4603      	mov	r3, r0
 8000550:	461a      	mov	r2, r3
 8000552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000554:	70da      	strb	r2, [r3, #3]
 8000556:	e2fd      	b.n	8000b54 <initStateMachine+0x860>
                }
                else if(key == CONFIRMAR)
 8000558:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800055c:	2b43      	cmp	r3, #67	; 0x43
 800055e:	d11d      	bne.n	800059c <initStateMachine+0x2a8>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 8000560:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000564:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000568:	4611      	mov	r1, r2
 800056a:	4618      	mov	r0, r3
 800056c:	f000 fb04 	bl	8000b78 <IOStatus>
                    setInsertSub(&subMenuIniciar->menuInsert);
 8000570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000572:	3304      	adds	r3, #4
 8000574:	4618      	mov	r0, r3
 8000576:	f000 fe05 	bl	8001184 <setInsertSub>
                    //Configurar TIMER
                    subMenuIniciar->menuState = getNextSub(MASSA_READ);
 800057a:	2004      	movs	r0, #4
 800057c:	f000 fddc 	bl	8001138 <getNextSub>
 8000580:	4603      	mov	r3, r0
 8000582:	461a      	mov	r2, r3
 8000584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000586:	70da      	strb	r2, [r3, #3]
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 8000588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800058a:	3303      	adds	r3, #3
 800058c:	4618      	mov	r0, r3
 800058e:	f000 fde5 	bl	800115c <setSelectSub>
 8000592:	4603      	mov	r3, r0
 8000594:	461a      	mov	r2, r3
 8000596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000598:	705a      	strb	r2, [r3, #1]
 800059a:	e2db      	b.n	8000b54 <initStateMachine+0x860>
                }
                else if(key == AVANCAR)
 800059c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80005a0:	2b41      	cmp	r3, #65	; 0x41
 80005a2:	f040 82d7 	bne.w	8000b54 <initStateMachine+0x860>
				{
					IOStatus(&displayUpdateStatus,&cursorPosition);
 80005a6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80005aa:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80005ae:	4611      	mov	r1, r2
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 fae1 	bl	8000b78 <IOStatus>
					cursorPosition[0] = cursorChangeInterface(cursorPosition[0],0);
 80005b6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80005ba:	2100      	movs	r1, #0
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff fe67 	bl	8000290 <cursorChangeInterface>
 80005c2:	4603      	mov	r3, r0
 80005c4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
					subMenuIniciar->menuState = getNextSub(TEMPO_READ);
 80005c8:	2003      	movs	r0, #3
 80005ca:	f000 fdb5 	bl	8001138 <getNextSub>
 80005ce:	4603      	mov	r3, r0
 80005d0:	461a      	mov	r2, r3
 80005d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005d4:	70da      	strb	r2, [r3, #3]
					subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 80005d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005d8:	3303      	adds	r3, #3
 80005da:	4618      	mov	r0, r3
 80005dc:	f000 fdbe 	bl	800115c <setSelectSub>
 80005e0:	4603      	mov	r3, r0
 80005e2:	461a      	mov	r2, r3
 80005e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005e6:	705a      	strb	r2, [r3, #1]
				}
                break;
 80005e8:	e2b4      	b.n	8000b54 <initStateMachine+0x860>

            case MASSA_READ:
            	key = getKeyPressed();
 80005ea:	f000 fe31 	bl	8001250 <getKeyPressed>
 80005ee:	4603      	mov	r3, r0
 80005f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				updateUserMsg(3,2,massUserMsg,&displayUpdateStatus);
 80005f4:	4b15      	ldr	r3, [pc, #84]	; (800064c <initStateMachine+0x358>)
 80005f6:	681a      	ldr	r2, [r3, #0]
 80005f8:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80005fc:	2102      	movs	r1, #2
 80005fe:	2003      	movs	r0, #3
 8000600:	f7ff fdda 	bl	80001b8 <updateUserMsg>
                if(key == INSERIR)
 8000604:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000608:	2b49      	cmp	r3, #73	; 0x49
 800060a:	d121      	bne.n	8000650 <initStateMachine+0x35c>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 800060c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000610:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000614:	4611      	mov	r1, r2
 8000616:	4618      	mov	r0, r3
 8000618:	f000 faae 	bl	8000b78 <IOStatus>
                    subMenuIniciar->menuInsert.userMass++;
 800061c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800061e:	795b      	ldrb	r3, [r3, #5]
 8000620:	3301      	adds	r3, #1
 8000622:	b2da      	uxtb	r2, r3
 8000624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000626:	715a      	strb	r2, [r3, #5]
                    subMenuIniciar->menuState = getNextSub(MASSA_READ);
 8000628:	2004      	movs	r0, #4
 800062a:	f000 fd85 	bl	8001138 <getNextSub>
 800062e:	4603      	mov	r3, r0
 8000630:	461a      	mov	r2, r3
 8000632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000634:	70da      	strb	r2, [r3, #3]
 8000636:	e28d      	b.n	8000b54 <initStateMachine+0x860>
 8000638:	080057d0 	.word	0x080057d0
 800063c:	20000010 	.word	0x20000010
 8000640:	20000014 	.word	0x20000014
 8000644:	20000018 	.word	0x20000018
 8000648:	2000001c 	.word	0x2000001c
 800064c:	20000020 	.word	0x20000020
                }
                else if(key == CONFIRMAR)
 8000650:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000654:	2b43      	cmp	r3, #67	; 0x43
 8000656:	f040 827d 	bne.w	8000b54 <initStateMachine+0x860>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 800065a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800065e:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000662:	4611      	mov	r1, r2
 8000664:	4618      	mov	r0, r3
 8000666:	f000 fa87 	bl	8000b78 <IOStatus>
                    setInsertSub(&subMenuIniciar->menuInsert);
 800066a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800066c:	3304      	adds	r3, #4
 800066e:	4618      	mov	r0, r3
 8000670:	f000 fd88 	bl	8001184 <setInsertSub>
                    subMenuIniciar->menuState = getNextSub(SOBREC_READ);
 8000674:	2005      	movs	r0, #5
 8000676:	f000 fd5f 	bl	8001138 <getNextSub>
 800067a:	4603      	mov	r3, r0
 800067c:	461a      	mov	r2, r3
 800067e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000680:	70da      	strb	r2, [r3, #3]
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 8000682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000684:	3303      	adds	r3, #3
 8000686:	4618      	mov	r0, r3
 8000688:	f000 fd68 	bl	800115c <setSelectSub>
 800068c:	4603      	mov	r3, r0
 800068e:	461a      	mov	r2, r3
 8000690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000692:	705a      	strb	r2, [r3, #1]
                }
                break;
 8000694:	e25e      	b.n	8000b54 <initStateMachine+0x860>

            case SOBREC_READ:
            	key = getKeyPressed();
 8000696:	f000 fddb 	bl	8001250 <getKeyPressed>
 800069a:	4603      	mov	r3, r0
 800069c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				updateUserMsg(3,2,overmassUserMsg,&displayUpdateStatus);
 80006a0:	4bcf      	ldr	r3, [pc, #828]	; (80009e0 <initStateMachine+0x6ec>)
 80006a2:	681a      	ldr	r2, [r3, #0]
 80006a4:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80006a8:	2102      	movs	r1, #2
 80006aa:	2003      	movs	r0, #3
 80006ac:	f7ff fd84 	bl	80001b8 <updateUserMsg>
                if(key == INSERIR)
 80006b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80006b4:	2b49      	cmp	r3, #73	; 0x49
 80006b6:	d115      	bne.n	80006e4 <initStateMachine+0x3f0>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 80006b8:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80006bc:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80006c0:	4611      	mov	r1, r2
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 fa58 	bl	8000b78 <IOStatus>
                    subMenuIniciar->menuInsert.userOverMass++;
 80006c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006ca:	799b      	ldrb	r3, [r3, #6]
 80006cc:	3301      	adds	r3, #1
 80006ce:	b2da      	uxtb	r2, r3
 80006d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006d2:	719a      	strb	r2, [r3, #6]
                    subMenuIniciar->menuState = getNextSub(SOBREC_READ);
 80006d4:	2005      	movs	r0, #5
 80006d6:	f000 fd2f 	bl	8001138 <getNextSub>
 80006da:	4603      	mov	r3, r0
 80006dc:	461a      	mov	r2, r3
 80006de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006e0:	70da      	strb	r2, [r3, #3]
 80006e2:	e237      	b.n	8000b54 <initStateMachine+0x860>
                }
                else if(key == CONFIRMAR)
 80006e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80006e8:	2b43      	cmp	r3, #67	; 0x43
 80006ea:	f040 8233 	bne.w	8000b54 <initStateMachine+0x860>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 80006ee:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80006f2:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80006f6:	4611      	mov	r1, r2
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 fa3d 	bl	8000b78 <IOStatus>
                    setInsertSub(&subMenuIniciar->menuInsert);
 80006fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000700:	3304      	adds	r3, #4
 8000702:	4618      	mov	r0, r3
 8000704:	f000 fd3e 	bl	8001184 <setInsertSub>
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 8000708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800070a:	3303      	adds	r3, #3
 800070c:	4618      	mov	r0, r3
 800070e:	f000 fd25 	bl	800115c <setSelectSub>
 8000712:	4603      	mov	r3, r0
 8000714:	461a      	mov	r2, r3
 8000716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000718:	705a      	strb	r2, [r3, #1]
                    subMenuIniciar->menuState = getNextSub(START);
 800071a:	2006      	movs	r0, #6
 800071c:	f000 fd0c 	bl	8001138 <getNextSub>
 8000720:	4603      	mov	r3, r0
 8000722:	461a      	mov	r2, r3
 8000724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000726:	70da      	strb	r2, [r3, #3]
                }
                break;
 8000728:	e214      	b.n	8000b54 <initStateMachine+0x860>

            case START:
            	key = getKeyPressed();
 800072a:	f000 fd91 	bl	8001250 <getKeyPressed>
 800072e:	4603      	mov	r3, r0
 8000730:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				updateUserMsg(3,2,startreadUserMsg,&displayUpdateStatus);
 8000734:	4bab      	ldr	r3, [pc, #684]	; (80009e4 <initStateMachine+0x6f0>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	f107 0327 	add.w	r3, r7, #39	; 0x27
 800073c:	2102      	movs	r1, #2
 800073e:	2003      	movs	r0, #3
 8000740:	f7ff fd3a 	bl	80001b8 <updateUserMsg>
                if(key == CONFIRMAR)
 8000744:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000748:	2b43      	cmp	r3, #67	; 0x43
 800074a:	f040 8203 	bne.w	8000b54 <initStateMachine+0x860>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 800074e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000752:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000756:	4611      	mov	r1, r2
 8000758:	4618      	mov	r0, r3
 800075a:	f000 fa0d 	bl	8000b78 <IOStatus>
                    //INICIA LEITURA (LIGA ENCODER, PONTE, O QUE FOR
                    subMenuIniciar->menuState = getNextSub(READING);
 800075e:	2007      	movs	r0, #7
 8000760:	f000 fcea 	bl	8001138 <getNextSub>
 8000764:	4603      	mov	r3, r0
 8000766:	461a      	mov	r2, r3
 8000768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800076a:	70da      	strb	r2, [r3, #3]
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 800076c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800076e:	3303      	adds	r3, #3
 8000770:	4618      	mov	r0, r3
 8000772:	f000 fcf3 	bl	800115c <setSelectSub>
 8000776:	4603      	mov	r3, r0
 8000778:	461a      	mov	r2, r3
 800077a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800077c:	705a      	strb	r2, [r3, #1]
                }
            break;
 800077e:	e1e9      	b.n	8000b54 <initStateMachine+0x860>

            case READING:
            	key = getKeyPressed();
 8000780:	f000 fd66 	bl	8001250 <getKeyPressed>
 8000784:	4603      	mov	r3, r0
 8000786:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            	//APRESENTAR OS DADOS LIDOS AQUI
                 //DISPLAY
            	updateUserMsg(3,2,testMsg,&displayUpdateStatus);
 800078a:	4b97      	ldr	r3, [pc, #604]	; (80009e8 <initStateMachine+0x6f4>)
 800078c:	681a      	ldr	r2, [r3, #0]
 800078e:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000792:	2102      	movs	r1, #2
 8000794:	2003      	movs	r0, #3
 8000796:	f7ff fd0f 	bl	80001b8 <updateUserMsg>
                if(key == PARAR)
 800079a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800079e:	2b50      	cmp	r3, #80	; 0x50
 80007a0:	d10f      	bne.n	80007c2 <initStateMachine+0x4ce>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 80007a2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80007a6:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80007aa:	4611      	mov	r1, r2
 80007ac:	4618      	mov	r0, r3
 80007ae:	f000 f9e3 	bl	8000b78 <IOStatus>
                	subMenuIniciar->menuState = getNextSub(STOP);
 80007b2:	2008      	movs	r0, #8
 80007b4:	f000 fcc0 	bl	8001138 <getNextSub>
 80007b8:	4603      	mov	r3, r0
 80007ba:	461a      	mov	r2, r3
 80007bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007be:	70da      	strb	r2, [r3, #3]
 80007c0:	e1c8      	b.n	8000b54 <initStateMachine+0x860>
                }

                //Teste results
                else if(key==AMOSTRA)
 80007c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80007c6:	2b3b      	cmp	r3, #59	; 0x3b
 80007c8:	f040 81c4 	bne.w	8000b54 <initStateMachine+0x860>
                {
                    result.sample++;
 80007cc:	7b3b      	ldrb	r3, [r7, #12]
 80007ce:	3301      	adds	r3, #1
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	733b      	strb	r3, [r7, #12]
                    result.ucAltDistance+=5;
 80007d4:	7e3b      	ldrb	r3, [r7, #24]
 80007d6:	3305      	adds	r3, #5
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	763b      	strb	r3, [r7, #24]
                    result.uiVooTime +=10;
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	330a      	adds	r3, #10
 80007e0:	617b      	str	r3, [r7, #20]
                    result.ulReadingTime += 100;
 80007e2:	693b      	ldr	r3, [r7, #16]
 80007e4:	3364      	adds	r3, #100	; 0x64
 80007e6:	613b      	str	r3, [r7, #16]
                    arraySample[idx] = result.sample;
 80007e8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80007ec:	7b39      	ldrb	r1, [r7, #12]
 80007ee:	4a7f      	ldr	r2, [pc, #508]	; (80009ec <initStateMachine+0x6f8>)
 80007f0:	54d1      	strb	r1, [r2, r3]
                    arrayAltDistance[idx] = result.ucAltDistance;
 80007f2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80007f6:	7e39      	ldrb	r1, [r7, #24]
 80007f8:	4a7d      	ldr	r2, [pc, #500]	; (80009f0 <initStateMachine+0x6fc>)
 80007fa:	54d1      	strb	r1, [r2, r3]
                    arrayVooTime[idx] = result.uiVooTime;
 80007fc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000800:	697a      	ldr	r2, [r7, #20]
 8000802:	497c      	ldr	r1, [pc, #496]	; (80009f4 <initStateMachine+0x700>)
 8000804:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    arrayReadingTime[idx] = result.ulReadingTime;
 8000808:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800080c:	693a      	ldr	r2, [r7, #16]
 800080e:	497a      	ldr	r1, [pc, #488]	; (80009f8 <initStateMachine+0x704>)
 8000810:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    idx++;
 8000814:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000818:	3301      	adds	r3, #1
 800081a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                }
                //
            break;
 800081e:	e199      	b.n	8000b54 <initStateMachine+0x860>

            case STOP:
            	key = getKeyPressed();
 8000820:	f000 fd16 	bl	8001250 <getKeyPressed>
 8000824:	4603      	mov	r3, r0
 8000826:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				updateUserMsg(3,2,stopreadUserMsg,&displayUpdateStatus);
 800082a:	4b74      	ldr	r3, [pc, #464]	; (80009fc <initStateMachine+0x708>)
 800082c:	681a      	ldr	r2, [r3, #0]
 800082e:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000832:	2102      	movs	r1, #2
 8000834:	2003      	movs	r0, #3
 8000836:	f7ff fcbf 	bl	80001b8 <updateUserMsg>
                if(key == CONFIRMAR)
 800083a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800083e:	2b43      	cmp	r3, #67	; 0x43
 8000840:	f040 8188 	bne.w	8000b54 <initStateMachine+0x860>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 8000844:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000848:	f107 0327 	add.w	r3, r7, #39	; 0x27
 800084c:	4611      	mov	r1, r2
 800084e:	4618      	mov	r0, r3
 8000850:	f000 f992 	bl	8000b78 <IOStatus>
                    //PARA LEITURA, DESLIGA TIMER, ENCODER, O QUE FOR
                    subMenuIniciar->menuState = getNextSub(DISP_RESULTS);
 8000854:	2009      	movs	r0, #9
 8000856:	f000 fc6f 	bl	8001138 <getNextSub>
 800085a:	4603      	mov	r3, r0
 800085c:	461a      	mov	r2, r3
 800085e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000860:	70da      	strb	r2, [r3, #3]
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 8000862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000864:	3303      	adds	r3, #3
 8000866:	4618      	mov	r0, r3
 8000868:	f000 fc78 	bl	800115c <setSelectSub>
 800086c:	4603      	mov	r3, r0
 800086e:	461a      	mov	r2, r3
 8000870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000872:	705a      	strb	r2, [r3, #1]
                }
                break;
 8000874:	e16e      	b.n	8000b54 <initStateMachine+0x860>

            case DISP_RESULTS:
            	key = getKeyPressed();
 8000876:	f000 fceb 	bl	8001250 <getKeyPressed>
 800087a:	4603      	mov	r3, r0
 800087c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				updateUserMsg(3,2,resultsUserMsg,&displayUpdateStatus);
 8000880:	4b5f      	ldr	r3, [pc, #380]	; (8000a00 <initStateMachine+0x70c>)
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000888:	2102      	movs	r1, #2
 800088a:	2003      	movs	r0, #3
 800088c:	f7ff fc94 	bl	80001b8 <updateUserMsg>

                if(key == PARAR)
 8000890:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000894:	2b50      	cmp	r3, #80	; 0x50
 8000896:	d10f      	bne.n	80008b8 <initStateMachine+0x5c4>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 8000898:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800089c:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80008a0:	4611      	mov	r1, r2
 80008a2:	4618      	mov	r0, r3
 80008a4:	f000 f968 	bl	8000b78 <IOStatus>
                    subMenuIniciar->menuState = getNextSub(SAVE_DATA);
 80008a8:	200b      	movs	r0, #11
 80008aa:	f000 fc45 	bl	8001138 <getNextSub>
 80008ae:	4603      	mov	r3, r0
 80008b0:	461a      	mov	r2, r3
 80008b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008b4:	70da      	strb	r2, [r3, #3]
 80008b6:	e14d      	b.n	8000b54 <initStateMachine+0x860>
                }
                else if(key == CONFIRMAR)
 80008b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80008bc:	2b43      	cmp	r3, #67	; 0x43
 80008be:	f040 8149 	bne.w	8000b54 <initStateMachine+0x860>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 80008c2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80008c6:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80008ca:	4611      	mov	r1, r2
 80008cc:	4618      	mov	r0, r3
 80008ce:	f000 f953 	bl	8000b78 <IOStatus>
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 80008d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008d4:	3303      	adds	r3, #3
 80008d6:	4618      	mov	r0, r3
 80008d8:	f000 fc40 	bl	800115c <setSelectSub>
 80008dc:	4603      	mov	r3, r0
 80008de:	461a      	mov	r2, r3
 80008e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008e2:	705a      	strb	r2, [r3, #1]
                    subMenuIniciar->menuState = getNextSub(RESULTS);
 80008e4:	200a      	movs	r0, #10
 80008e6:	f000 fc27 	bl	8001138 <getNextSub>
 80008ea:	4603      	mov	r3, r0
 80008ec:	461a      	mov	r2, r3
 80008ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008f0:	70da      	strb	r2, [r3, #3]
                }
            break;
 80008f2:	e12f      	b.n	8000b54 <initStateMachine+0x860>

            case RESULTS:
				updateUserMsg(3,2,testMsg,&displayUpdateStatus);
 80008f4:	4b3c      	ldr	r3, [pc, #240]	; (80009e8 <initStateMachine+0x6f4>)
 80008f6:	681a      	ldr	r2, [r3, #0]
 80008f8:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80008fc:	2102      	movs	r1, #2
 80008fe:	2003      	movs	r0, #3
 8000900:	f7ff fc5a 	bl	80001b8 <updateUserMsg>
                //Teste results
                if(i<idx)
 8000904:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8000908:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800090c:	429a      	cmp	r2, r3
 800090e:	d221      	bcs.n	8000954 <initStateMachine+0x660>
                {
                  printf("RESULTADO %d\n",arraySample[i]);
 8000910:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000914:	4a35      	ldr	r2, [pc, #212]	; (80009ec <initStateMachine+0x6f8>)
 8000916:	5cd3      	ldrb	r3, [r2, r3]
 8000918:	4619      	mov	r1, r3
 800091a:	483a      	ldr	r0, [pc, #232]	; (8000a04 <initStateMachine+0x710>)
 800091c:	f003 fca6 	bl	800426c <iprintf>
                printf("Altura = %d\n",arrayAltDistance[i]);
 8000920:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000924:	4a32      	ldr	r2, [pc, #200]	; (80009f0 <initStateMachine+0x6fc>)
 8000926:	5cd3      	ldrb	r3, [r2, r3]
 8000928:	4619      	mov	r1, r3
 800092a:	4837      	ldr	r0, [pc, #220]	; (8000a08 <initStateMachine+0x714>)
 800092c:	f003 fc9e 	bl	800426c <iprintf>
                printf("Tempo de voo = %d\n",arrayVooTime[i]);
 8000930:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000934:	4a2f      	ldr	r2, [pc, #188]	; (80009f4 <initStateMachine+0x700>)
 8000936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800093a:	4619      	mov	r1, r3
 800093c:	4833      	ldr	r0, [pc, #204]	; (8000a0c <initStateMachine+0x718>)
 800093e:	f003 fc95 	bl	800426c <iprintf>
                printf("Tempo de leitura = %d\n",arrayReadingTime[i]);
 8000942:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000946:	4a2c      	ldr	r2, [pc, #176]	; (80009f8 <initStateMachine+0x704>)
 8000948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800094c:	4619      	mov	r1, r3
 800094e:	4830      	ldr	r0, [pc, #192]	; (8000a10 <initStateMachine+0x71c>)
 8000950:	f003 fc8c 	bl	800426c <iprintf>
                }
                //

                subMenuIniciar->menuDisplay = getDisplaySub(&subMenuIniciar->menuDisplay);
 8000954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000956:	3302      	adds	r3, #2
 8000958:	4618      	mov	r0, r3
 800095a:	f000 fc6b 	bl	8001234 <getDisplaySub>
 800095e:	4603      	mov	r3, r0
 8000960:	461a      	mov	r2, r3
 8000962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000964:	709a      	strb	r2, [r3, #2]
            	key = getKeyPressed();
 8000966:	f000 fc73 	bl	8001250 <getKeyPressed>
 800096a:	4603      	mov	r3, r0
 800096c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                if(key == AVANCAR)
 8000970:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000974:	2b41      	cmp	r3, #65	; 0x41
 8000976:	d11d      	bne.n	80009b4 <initStateMachine+0x6c0>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 8000978:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800097c:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000980:	4611      	mov	r1, r2
 8000982:	4618      	mov	r0, r3
 8000984:	f000 f8f8 	bl	8000b78 <IOStatus>
                    //Teste results
                    i++;
 8000988:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800098c:	3301      	adds	r3, #1
 800098e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    if(i==idx)
 8000992:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8000996:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800099a:	429a      	cmp	r2, r3
 800099c:	d102      	bne.n	80009a4 <initStateMachine+0x6b0>
                    {
                        i=0;
 800099e:	2300      	movs	r3, #0
 80009a0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    }
                    //
                    subMenuIniciar->menuState = getNextSub(RESULTS);
 80009a4:	200a      	movs	r0, #10
 80009a6:	f000 fbc7 	bl	8001138 <getNextSub>
 80009aa:	4603      	mov	r3, r0
 80009ac:	461a      	mov	r2, r3
 80009ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009b0:	70da      	strb	r2, [r3, #3]
 80009b2:	e0cf      	b.n	8000b54 <initStateMachine+0x860>
                }
                else if(key == PARAR)
 80009b4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80009b8:	2b50      	cmp	r3, #80	; 0x50
 80009ba:	f040 80cb 	bne.w	8000b54 <initStateMachine+0x860>
				{
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 80009be:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80009c2:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80009c6:	4611      	mov	r1, r2
 80009c8:	4618      	mov	r0, r3
 80009ca:	f000 f8d5 	bl	8000b78 <IOStatus>
					subMenuIniciar->menuState = getNextSub(SAVE_DATA);
 80009ce:	200b      	movs	r0, #11
 80009d0:	f000 fbb2 	bl	8001138 <getNextSub>
 80009d4:	4603      	mov	r3, r0
 80009d6:	461a      	mov	r2, r3
 80009d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009da:	70da      	strb	r2, [r3, #3]
				}
            break;
 80009dc:	e0ba      	b.n	8000b54 <initStateMachine+0x860>
 80009de:	bf00      	nop
 80009e0:	20000024 	.word	0x20000024
 80009e4:	20000028 	.word	0x20000028
 80009e8:	20000054 	.word	0x20000054
 80009ec:	200000ec 	.word	0x200000ec
 80009f0:	200000f8 	.word	0x200000f8
 80009f4:	20000104 	.word	0x20000104
 80009f8:	20000128 	.word	0x20000128
 80009fc:	2000002c 	.word	0x2000002c
 8000a00:	20000030 	.word	0x20000030
 8000a04:	080057d4 	.word	0x080057d4
 8000a08:	080057e4 	.word	0x080057e4
 8000a0c:	080057f4 	.word	0x080057f4
 8000a10:	08005808 	.word	0x08005808

            case SAVE_DATA:
            	key = getKeyPressed();
 8000a14:	f000 fc1c 	bl	8001250 <getKeyPressed>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				updateUserMsg(3,2,saveUserMsg,&displayUpdateStatus);
 8000a1e:	4b52      	ldr	r3, [pc, #328]	; (8000b68 <initStateMachine+0x874>)
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000a26:	2102      	movs	r1, #2
 8000a28:	2003      	movs	r0, #3
 8000a2a:	f7ff fbc5 	bl	80001b8 <updateUserMsg>
                if(key == AVANCAR)
 8000a2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a32:	2b41      	cmp	r3, #65	; 0x41
 8000a34:	d10f      	bne.n	8000a56 <initStateMachine+0x762>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 8000a36:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000a3a:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000a3e:	4611      	mov	r1, r2
 8000a40:	4618      	mov	r0, r3
 8000a42:	f000 f899 	bl	8000b78 <IOStatus>
                    subMenuIniciar->menuState = getNextSub(CANCEL_SAVE);
 8000a46:	200c      	movs	r0, #12
 8000a48:	f000 fb76 	bl	8001138 <getNextSub>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	461a      	mov	r2, r3
 8000a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a52:	70da      	strb	r2, [r3, #3]
 8000a54:	e07e      	b.n	8000b54 <initStateMachine+0x860>
                }
                else if(key == CONFIRMAR)
 8000a56:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a5a:	2b43      	cmp	r3, #67	; 0x43
 8000a5c:	d17a      	bne.n	8000b54 <initStateMachine+0x860>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 8000a5e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000a62:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000a66:	4611      	mov	r1, r2
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f000 f885 	bl	8000b78 <IOStatus>
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 8000a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a70:	3303      	adds	r3, #3
 8000a72:	4618      	mov	r0, r3
 8000a74:	f000 fb72 	bl	800115c <setSelectSub>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a7e:	705a      	strb	r2, [r3, #1]
                    updateUserMsg(3,2,savedUserMsg,&displayUpdateStatus);
 8000a80:	4b3a      	ldr	r3, [pc, #232]	; (8000b6c <initStateMachine+0x878>)
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000a88:	2102      	movs	r1, #2
 8000a8a:	2003      	movs	r0, #3
 8000a8c:	f7ff fb94 	bl	80001b8 <updateUserMsg>
                    subMenuIniciar->menuState = getNextSub(COMM_OFF);
 8000a90:	2001      	movs	r0, #1
 8000a92:	f000 fb51 	bl	8001138 <getNextSub>
 8000a96:	4603      	mov	r3, r0
 8000a98:	461a      	mov	r2, r3
 8000a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a9c:	70da      	strb	r2, [r3, #3]
                    key = MENU; // ta errado mas coloquei aqui pra teste
 8000a9e:	234d      	movs	r3, #77	; 0x4d
 8000aa0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                }
            break;
 8000aa4:	e056      	b.n	8000b54 <initStateMachine+0x860>

            case CANCEL_SAVE:
            	key = getKeyPressed();
 8000aa6:	f000 fbd3 	bl	8001250 <getKeyPressed>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				updateUserMsg(3,2,cancelUserMsg,&displayUpdateStatus);
 8000ab0:	4b2f      	ldr	r3, [pc, #188]	; (8000b70 <initStateMachine+0x87c>)
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000ab8:	2102      	movs	r1, #2
 8000aba:	2003      	movs	r0, #3
 8000abc:	f7ff fb7c 	bl	80001b8 <updateUserMsg>
                if(key == AVANCAR)
 8000ac0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000ac4:	2b41      	cmp	r3, #65	; 0x41
 8000ac6:	d10f      	bne.n	8000ae8 <initStateMachine+0x7f4>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 8000ac8:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000acc:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000ad0:	4611      	mov	r1, r2
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f000 f850 	bl	8000b78 <IOStatus>
                    subMenuIniciar->menuState = getNextSub(SAVE_DATA);
 8000ad8:	200b      	movs	r0, #11
 8000ada:	f000 fb2d 	bl	8001138 <getNextSub>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	461a      	mov	r2, r3
 8000ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ae4:	70da      	strb	r2, [r3, #3]
 8000ae6:	e034      	b.n	8000b52 <initStateMachine+0x85e>
                }
                else if(key == CONFIRMAR)
 8000ae8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000aec:	2b43      	cmp	r3, #67	; 0x43
 8000aee:	d130      	bne.n	8000b52 <initStateMachine+0x85e>
                {
                	IOStatus(&displayUpdateStatus,&cursorPosition);
 8000af0:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000af4:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000af8:	4611      	mov	r1, r2
 8000afa:	4618      	mov	r0, r3
 8000afc:	f000 f83c 	bl	8000b78 <IOStatus>
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 8000b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b02:	3303      	adds	r3, #3
 8000b04:	4618      	mov	r0, r3
 8000b06:	f000 fb29 	bl	800115c <setSelectSub>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b10:	705a      	strb	r2, [r3, #1]
                    updateUserMsg(3,2,canceledUserMsg,&displayUpdateStatus);
 8000b12:	4b18      	ldr	r3, [pc, #96]	; (8000b74 <initStateMachine+0x880>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000b1a:	2102      	movs	r1, #2
 8000b1c:	2003      	movs	r0, #3
 8000b1e:	f7ff fb4b 	bl	80001b8 <updateUserMsg>
                    ////Teste results
                    result.sample=0;
 8000b22:	2300      	movs	r3, #0
 8000b24:	733b      	strb	r3, [r7, #12]
                    result.ucAltDistance=0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	763b      	strb	r3, [r7, #24]
                    result.uiVooTime =0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	617b      	str	r3, [r7, #20]
                    result.ulReadingTime = 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	613b      	str	r3, [r7, #16]
                    idx = 0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                    i=0;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    //
                    subMenuIniciar->menuState = getNextSub(COMM_OFF);
 8000b3e:	2001      	movs	r0, #1
 8000b40:	f000 fafa 	bl	8001138 <getNextSub>
 8000b44:	4603      	mov	r3, r0
 8000b46:	461a      	mov	r2, r3
 8000b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b4a:	70da      	strb	r2, [r3, #3]
                    key = MENU; // ta errado mas coloquei aqui pra teste
 8000b4c:	234d      	movs	r3, #77	; 0x4d
 8000b4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                }
            break;
 8000b52:	bf00      	nop
    while(key != MENU)
 8000b54:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b58:	2b4d      	cmp	r3, #77	; 0x4d
 8000b5a:	f47f abff 	bne.w	800035c <initStateMachine+0x68>
        }
    }
}
 8000b5e:	bf00      	nop
 8000b60:	4618      	mov	r0, r3
 8000b62:	3730      	adds	r7, #48	; 0x30
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	20000034 	.word	0x20000034
 8000b6c:	20000038 	.word	0x20000038
 8000b70:	2000003c 	.word	0x2000003c
 8000b74:	20000040 	.word	0x20000040

08000b78 <IOStatus>:
    // delay
    return timerStatus;
}

unsigned char IOStatus(unsigned char* displayStatus,unsigned char* cursorPosition)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
	statusUserInterface(displayStatus);
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f7ff fb44 	bl	8000210 <statusUserInterface>
	resetKeyPressed();
 8000b88:	f000 fb6c 	bl	8001264 <resetKeyPressed>
	resetCursorInterface(cursorPosition);
 8000b8c:	6838      	ldr	r0, [r7, #0]
 8000b8e:	f7ff fb9f 	bl	80002d0 <resetCursorInterface>
}
 8000b92:	bf00      	nop
 8000b94:	4618      	mov	r0, r3
 8000b96:	3708      	adds	r7, #8
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <begin>:
/* @param4    : Tamanho da matriz de caractere do display (LCD_5x10DOTS ou LCD_5x8DOTS) 														  */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void begin(LiquidCrystal *lcd, uint8_t cols, uint8_t lines, uint8_t dotsize) {
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af02      	add	r7, sp, #8
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	4608      	mov	r0, r1
 8000ba6:	4611      	mov	r1, r2
 8000ba8:	461a      	mov	r2, r3
 8000baa:	4603      	mov	r3, r0
 8000bac:	70fb      	strb	r3, [r7, #3]
 8000bae:	460b      	mov	r3, r1
 8000bb0:	70bb      	strb	r3, [r7, #2]
 8000bb2:	4613      	mov	r3, r2
 8000bb4:	707b      	strb	r3, [r7, #1]

	LiquidCrystal zero = {0};
 8000bb6:	f107 0308 	add.w	r3, r7, #8
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	605a      	str	r2, [r3, #4]
	*lcd = zero;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	f107 0308 	add.w	r3, r7, #8
 8000bc8:	cb03      	ldmia	r3!, {r0, r1}
 8000bca:	6010      	str	r0, [r2, #0]
 8000bcc:	6051      	str	r1, [r2, #4]

	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, GPIO_PIN_RESET);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bd4:	486c      	ldr	r0, [pc, #432]	; (8000d88 <begin+0x1ec>)
 8000bd6:	f001 fe91 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, GPIO_PIN_RESET);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000be0:	4869      	ldr	r0, [pc, #420]	; (8000d88 <begin+0x1ec>)
 8000be2:	f001 fe8b 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, GPIO_PIN_RESET);
 8000be6:	2200      	movs	r2, #0
 8000be8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bec:	4866      	ldr	r0, [pc, #408]	; (8000d88 <begin+0x1ec>)
 8000bee:	f001 fe85 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, GPIO_PIN_RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bf8:	4863      	ldr	r0, [pc, #396]	; (8000d88 <begin+0x1ec>)
 8000bfa:	f001 fe7f 	bl	80028fc <HAL_GPIO_WritePin>

  	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 8000bfe:	2200      	movs	r2, #0
 8000c00:	2108      	movs	r1, #8
 8000c02:	4861      	ldr	r0, [pc, #388]	; (8000d88 <begin+0x1ec>)
 8000c04:	f001 fe7a 	bl	80028fc <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c0e:	485f      	ldr	r0, [pc, #380]	; (8000d8c <begin+0x1f0>)
 8000c10:	f001 fe74 	bl	80028fc <HAL_GPIO_WritePin>

	#if defined(LCD_8BITMODE)
	HAL_GPIO_WritePin(LCD_D0_GPIO_Port, LCD_D0_Pin,GPIO_PIN_RESET);
 8000c14:	2200      	movs	r2, #0
 8000c16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c1a:	485c      	ldr	r0, [pc, #368]	; (8000d8c <begin+0x1f0>)
 8000c1c:	f001 fe6e 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D1_GPIO_Port, LCD_D1_Pin,GPIO_PIN_RESET);
 8000c20:	2200      	movs	r2, #0
 8000c22:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c26:	4859      	ldr	r0, [pc, #356]	; (8000d8c <begin+0x1f0>)
 8000c28:	f001 fe68 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D2_GPIO_Port, LCD_D2_Pin,GPIO_PIN_RESET);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c32:	4856      	ldr	r0, [pc, #344]	; (8000d8c <begin+0x1f0>)
 8000c34:	f001 fe62 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D3_GPIO_Port, LCD_D3_Pin,GPIO_PIN_RESET);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c3e:	4853      	ldr	r0, [pc, #332]	; (8000d8c <begin+0x1f0>)
 8000c40:	f001 fe5c 	bl	80028fc <HAL_GPIO_WritePin>
	#endif

	#if defined(LCD_RW_GPIO_Port) && defined(LCD_RW_Pin)
	HAL_GPIO_WritePin(LCD_RW_GPIO_Port,LCD_RW_Pin,GPIO_PIN_RESET);
 8000c44:	2200      	movs	r2, #0
 8000c46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c4a:	4850      	ldr	r0, [pc, #320]	; (8000d8c <begin+0x1f0>)
 8000c4c:	f001 fe56 	bl	80028fc <HAL_GPIO_WritePin>
	#endif

	if (lines > 1) {
 8000c50:	78bb      	ldrb	r3, [r7, #2]
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d906      	bls.n	8000c64 <begin+0xc8>
		lcd->_displayfunction |= LCD_2LINE;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	f043 0308 	orr.w	r3, r3, #8
 8000c5e:	b2da      	uxtb	r2, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	701a      	strb	r2, [r3, #0]
	}
	lcd->_numlines = lines;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	78ba      	ldrb	r2, [r7, #2]
 8000c68:	70da      	strb	r2, [r3, #3]

	setRowOffsets(lcd,0x00, 0x40, 0x00 + cols, 0x40 + cols);
 8000c6a:	78fa      	ldrb	r2, [r7, #3]
 8000c6c:	78fb      	ldrb	r3, [r7, #3]
 8000c6e:	3340      	adds	r3, #64	; 0x40
 8000c70:	9300      	str	r3, [sp, #0]
 8000c72:	4613      	mov	r3, r2
 8000c74:	2240      	movs	r2, #64	; 0x40
 8000c76:	2100      	movs	r1, #0
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f000 fa11 	bl	80010a0 <setRowOffsets>

	// for some 1 line displays you can select a 10 pixel high font
	if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 8000c7e:	787b      	ldrb	r3, [r7, #1]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d009      	beq.n	8000c98 <begin+0xfc>
 8000c84:	78bb      	ldrb	r3, [r7, #2]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	d106      	bne.n	8000c98 <begin+0xfc>
		lcd->_displayfunction |= LCD_5x10DOTS;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	f043 0304 	orr.w	r3, r3, #4
 8000c92:	b2da      	uxtb	r2, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	701a      	strb	r2, [r3, #0]
  	}

    // Veja Pg 45/46 para especificaes de inicializao!
    // De acordo com o datasheet, precisamos de pelo menos 40ms aps a alimentao atingir 2.7V
    // Vamos aguardar 50ms para ter uma pequena margem
    HAL_Delay(50);
 8000c98:	2032      	movs	r0, #50	; 0x32
 8000c9a:	f001 f969 	bl	8001f70 <HAL_Delay>

  	// Colocamos RS e RW em low para comear os comandos
  	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2108      	movs	r1, #8
 8000ca2:	4839      	ldr	r0, [pc, #228]	; (8000d88 <begin+0x1ec>)
 8000ca4:	f001 fe2a 	bl	80028fc <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cae:	4837      	ldr	r0, [pc, #220]	; (8000d8c <begin+0x1f0>)
 8000cb0:	f001 fe24 	bl	80028fc <HAL_GPIO_WritePin>

	#if defined(LCD_RW_GPIO_Port) && defined(LCD_RW_Pin)
  	HAL_GPIO_WritePin(LCD_RW_GPIO_Port, LCD_RW_Pin, GPIO_PIN_RESET);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cba:	4834      	ldr	r0, [pc, #208]	; (8000d8c <begin+0x1f0>)
 8000cbc:	f001 fe1e 	bl	80028fc <HAL_GPIO_WritePin>
	#endif

  	// Coloca o LCD em 4bit ou 8bit mode
  	if ((lcd->_displayfunction | LCD_4BITMODE)) {
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d015      	beq.n	8000cf4 <begin+0x158>
		// Sequncia a seguir conforme Hitachi HD44780 datasheet
		// Figura 24, pg 46

		// Comea com modo 8bit, ento tenta configurar para  modo 4bit.
		write4bits(0x03);
 8000cc8:	2003      	movs	r0, #3
 8000cca:	f000 f933 	bl	8000f34 <write4bits>
		HAL_Delay(5); 		// wait min 4.1ms
 8000cce:	2005      	movs	r0, #5
 8000cd0:	f001 f94e 	bl	8001f70 <HAL_Delay>

		// Segundo envio
		write4bits(0x03);
 8000cd4:	2003      	movs	r0, #3
 8000cd6:	f000 f92d 	bl	8000f34 <write4bits>
		HAL_Delay(5); // wait min 4.1ms
 8000cda:	2005      	movs	r0, #5
 8000cdc:	f001 f948 	bl	8001f70 <HAL_Delay>

		// Terceiro envio
		write4bits(0x03);
 8000ce0:	2003      	movs	r0, #3
 8000ce2:	f000 f927 	bl	8000f34 <write4bits>
		HAL_Delay(5);
 8000ce6:	2005      	movs	r0, #5
 8000ce8:	f001 f942 	bl	8001f70 <HAL_Delay>

		// Configura para interface 4bit
		write4bits(0x02);
 8000cec:	2002      	movs	r0, #2
 8000cee:	f000 f921 	bl	8000f34 <write4bits>
 8000cf2:	e023      	b.n	8000d3c <begin+0x1a0>

		// Sequncia a seguir conforme Hitachi HD44780 datasheet
		// Figura 23, pg 45 

		// Envia sequncia de comando
		command(lcd,LCD_FUNCTIONSET | lcd->_displayfunction);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	f043 0320 	orr.w	r3, r3, #32
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	4619      	mov	r1, r3
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f000 f9bd 	bl	8001080 <command>
		HAL_Delay(6);  // wait more than 4.1 ms
 8000d06:	2006      	movs	r0, #6
 8000d08:	f001 f932 	bl	8001f70 <HAL_Delay>

		// Segundo envio
		command(lcd,LCD_FUNCTIONSET | lcd->_displayfunction);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	f043 0320 	orr.w	r3, r3, #32
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	4619      	mov	r1, r3
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f000 f9b1 	bl	8001080 <command>
		HAL_Delay(1);
 8000d1e:	2001      	movs	r0, #1
 8000d20:	f001 f926 	bl	8001f70 <HAL_Delay>

		// Terceiro envio
		command(lcd,LCD_FUNCTIONSET | lcd->_displayfunction);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	f043 0320 	orr.w	r3, r3, #32
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	4619      	mov	r1, r3
 8000d30:	6878      	ldr	r0, [r7, #4]
 8000d32:	f000 f9a5 	bl	8001080 <command>
		HAL_Delay(1);
 8000d36:	2001      	movs	r0, #1
 8000d38:	f001 f91a 	bl	8001f70 <HAL_Delay>
    }
	#endif

    // Configura quantidade de linhas, tamanho da fonte, etc
    command(lcd,LCD_FUNCTIONSET | lcd->_displayfunction);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	f043 0320 	orr.w	r3, r3, #32
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	4619      	mov	r1, r3
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f000 f999 	bl	8001080 <command>
    HAL_Delay(1);
 8000d4e:	2001      	movs	r0, #1
 8000d50:	f001 f90e 	bl	8001f70 <HAL_Delay>

    // Liga display com cursor piscante por padro
    lcd->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2204      	movs	r2, #4
 8000d58:	705a      	strb	r2, [r3, #1]
    display(lcd);
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f000 f849 	bl	8000df2 <display>

    // Limpa display
    clear(lcd);
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f000 f837 	bl	8000dd4 <clear>

    // Configura direo do texto padro
    lcd->_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	2202      	movs	r2, #2
 8000d6a:	709a      	strb	r2, [r3, #2]

    // Configura entry mode
    command(lcd,LCD_ENTRYMODESET | lcd->_displaymode);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	789b      	ldrb	r3, [r3, #2]
 8000d70:	f043 0304 	orr.w	r3, r3, #4
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	4619      	mov	r1, r3
 8000d78:	6878      	ldr	r0, [r7, #4]
 8000d7a:	f000 f981 	bl	8001080 <command>
}
 8000d7e:	bf00      	nop
 8000d80:	3710      	adds	r7, #16
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40010c00 	.word	0x40010c00
 8000d8c:	40010800 	.word	0x40010800

08000d90 <print>:
/* @param2    : Ponteiro para string contendo o texto                                                                                             */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void print(LiquidCrystal *lcd, int8_t *value){
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	6039      	str	r1, [r7, #0]

	size_t Lengh = strlen(value);
 8000d9a:	6838      	ldr	r0, [r7, #0]
 8000d9c:	f7ff f9d6 	bl	800014c <strlen>
 8000da0:	60b8      	str	r0, [r7, #8]

	for (uint8_t i = 0; i < Lengh; i++){
 8000da2:	2300      	movs	r3, #0
 8000da4:	73fb      	strb	r3, [r7, #15]
 8000da6:	e00c      	b.n	8000dc2 <print+0x32>
		write(lcd ,*(value+i));
 8000da8:	7bfb      	ldrb	r3, [r7, #15]
 8000daa:	683a      	ldr	r2, [r7, #0]
 8000dac:	4413      	add	r3, r2
 8000dae:	f993 3000 	ldrsb.w	r3, [r3]
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	4619      	mov	r1, r3
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f000 f863 	bl	8000e82 <write>
	for (uint8_t i = 0; i < Lengh; i++){
 8000dbc:	7bfb      	ldrb	r3, [r7, #15]
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	73fb      	strb	r3, [r7, #15]
 8000dc2:	7bfb      	ldrb	r3, [r7, #15]
 8000dc4:	68ba      	ldr	r2, [r7, #8]
 8000dc6:	429a      	cmp	r2, r3
 8000dc8:	d8ee      	bhi.n	8000da8 <print+0x18>
	}
}
 8000dca:	bf00      	nop
 8000dcc:	bf00      	nop
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <clear>:
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void clear(LiquidCrystal *lcd)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
    command(lcd,LCD_CLEARDISPLAY);  // limpa display e seta cursor para posio 0,0
 8000ddc:	2101      	movs	r1, #1
 8000dde:	6878      	ldr	r0, [r7, #4]
 8000de0:	f000 f94e 	bl	8001080 <command>
    HAL_Delay(2);  				    // aguarda execuo por parte do display
 8000de4:	2002      	movs	r0, #2
 8000de6:	f001 f8c3 	bl	8001f70 <HAL_Delay>
}
 8000dea:	bf00      	nop
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <display>:
/* @param1    : Ponteiro para display que ser manipulado pela funo                                                                             */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void display(LiquidCrystal *lcd) {
 8000df2:	b580      	push	{r7, lr}
 8000df4:	b082      	sub	sp, #8
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
    lcd->_displaycontrol |= LCD_DISPLAYON;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	785b      	ldrb	r3, [r3, #1]
 8000dfe:	f043 0304 	orr.w	r3, r3, #4
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	705a      	strb	r2, [r3, #1]
    command(lcd,LCD_DISPLAYCONTROL | lcd->_displaycontrol);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	785b      	ldrb	r3, [r3, #1]
 8000e0c:	f043 0308 	orr.w	r3, r3, #8
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	4619      	mov	r1, r3
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f000 f933 	bl	8001080 <command>
}
 8000e1a:	bf00      	nop
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}

08000e22 <noCursor>:
/* @param1    : Ponteiro para display que ser manipulado pela funo                                                                             */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void noCursor(LiquidCrystal *lcd){
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b082      	sub	sp, #8
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
	lcd->_displaycontrol &= ~LCD_CURSORON;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	785b      	ldrb	r3, [r3, #1]
 8000e2e:	f023 0302 	bic.w	r3, r3, #2
 8000e32:	b2da      	uxtb	r2, r3
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	705a      	strb	r2, [r3, #1]
	command(lcd,LCD_DISPLAYCONTROL | lcd->_displaycontrol);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	785b      	ldrb	r3, [r3, #1]
 8000e3c:	f043 0308 	orr.w	r3, r3, #8
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	4619      	mov	r1, r3
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	f000 f91b 	bl	8001080 <command>
}
 8000e4a:	bf00      	nop
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <cursor>:
/* @param1    : Ponteiro para display que ser manipulado pela funo                                                                             */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void cursor(LiquidCrystal *lcd){
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b082      	sub	sp, #8
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
	lcd->_displaycontrol |= LCD_CURSORON;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	785b      	ldrb	r3, [r3, #1]
 8000e5e:	f043 0302 	orr.w	r3, r3, #2
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	705a      	strb	r2, [r3, #1]
	command(lcd,LCD_DISPLAYCONTROL | lcd->_displaycontrol);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	785b      	ldrb	r3, [r3, #1]
 8000e6c:	f043 0308 	orr.w	r3, r3, #8
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	4619      	mov	r1, r3
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f000 f903 	bl	8001080 <command>
}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <write>:
/* @param2    : Valor do caractere que dever ser escrito			                                                                              */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void write(LiquidCrystal *lcd, uint8_t value) {
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b082      	sub	sp, #8
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
 8000e8a:	460b      	mov	r3, r1
 8000e8c:	70fb      	strb	r3, [r7, #3]
	send(lcd,value, 1);
 8000e8e:	78fb      	ldrb	r3, [r7, #3]
 8000e90:	2201      	movs	r2, #1
 8000e92:	4619      	mov	r1, r3
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f000 f805 	bl	8000ea4 <send>
}
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
	...

08000ea4 <send>:
/* @param3    : Tipo de informao que est sendo escrito (dado ou comando)                                                      			      */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void send(LiquidCrystal *lcd, uint8_t value, uint8_t mode) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	460b      	mov	r3, r1
 8000eae:	70fb      	strb	r3, [r7, #3]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	70bb      	strb	r3, [r7, #2]

	HAL_GPIO_WritePin(LCD_RS_GPIO_Port,LCD_RS_Pin,mode);
 8000eb4:	78bb      	ldrb	r3, [r7, #2]
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	2108      	movs	r1, #8
 8000eba:	4811      	ldr	r0, [pc, #68]	; (8000f00 <send+0x5c>)
 8000ebc:	f001 fd1e 	bl	80028fc <HAL_GPIO_WritePin>

	#if defined(LCD_RW_GPIO_Port) && defined(LCD_RW_Pin)
	HAL_GPIO_WritePin(LCD_RW_GPIO_Port,LCD_RW_Pin,GPIO_PIN_RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ec6:	480f      	ldr	r0, [pc, #60]	; (8000f04 <send+0x60>)
 8000ec8:	f001 fd18 	bl	80028fc <HAL_GPIO_WritePin>
	#endif

	#if defined(LCD_8BITMODE)
	  if (lcd->_displayfunction & LCD_8BITMODE) {
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	f003 0310 	and.w	r3, r3, #16
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d004      	beq.n	8000ee2 <send+0x3e>
	    write8bits(value);
 8000ed8:	78fb      	ldrb	r3, [r7, #3]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f000 f866 	bl	8000fac <write8bits>
	    write4bits(value);
	#if defined(LCD_8BITMODE)
	  }
	#endif

}
 8000ee0:	e009      	b.n	8000ef6 <send+0x52>
	    write4bits(value>>4);
 8000ee2:	78fb      	ldrb	r3, [r7, #3]
 8000ee4:	091b      	lsrs	r3, r3, #4
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 f823 	bl	8000f34 <write4bits>
	    write4bits(value);
 8000eee:	78fb      	ldrb	r3, [r7, #3]
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f000 f81f 	bl	8000f34 <write4bits>
}
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40010c00 	.word	0x40010c00
 8000f04:	40010800 	.word	0x40010800

08000f08 <pulseEnable>:
/* @param1    : void												                                                                              */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void pulseEnable(void) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f12:	4807      	ldr	r0, [pc, #28]	; (8000f30 <pulseEnable+0x28>)
 8000f14:	f001 fcf2 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f18:	2001      	movs	r0, #1
 8000f1a:	f001 f829 	bl	8001f70 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f24:	4802      	ldr	r0, [pc, #8]	; (8000f30 <pulseEnable+0x28>)
 8000f26:	f001 fce9 	bl	80028fc <HAL_GPIO_WritePin>
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40010800 	.word	0x40010800

08000f34 <write4bits>:
/* @param1    : Dado a ser enviado												                                                                  */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void write4bits(uint8_t value) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin,(value >> 0) & 0x01);
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	f003 0301 	and.w	r3, r3, #1
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	461a      	mov	r2, r3
 8000f48:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f4c:	4816      	ldr	r0, [pc, #88]	; (8000fa8 <write4bits+0x74>)
 8000f4e:	f001 fcd5 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin,(value >> 1) & 0x01);
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	085b      	lsrs	r3, r3, #1
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	f003 0301 	and.w	r3, r3, #1
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	461a      	mov	r2, r3
 8000f60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f64:	4810      	ldr	r0, [pc, #64]	; (8000fa8 <write4bits+0x74>)
 8000f66:	f001 fcc9 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin,(value >> 2) & 0x01);
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	089b      	lsrs	r3, r3, #2
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	f003 0301 	and.w	r3, r3, #1
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	461a      	mov	r2, r3
 8000f78:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f7c:	480a      	ldr	r0, [pc, #40]	; (8000fa8 <write4bits+0x74>)
 8000f7e:	f001 fcbd 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin,(value >> 3) & 0x01);
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	08db      	lsrs	r3, r3, #3
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	f003 0301 	and.w	r3, r3, #1
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	461a      	mov	r2, r3
 8000f90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f94:	4804      	ldr	r0, [pc, #16]	; (8000fa8 <write4bits+0x74>)
 8000f96:	f001 fcb1 	bl	80028fc <HAL_GPIO_WritePin>

	pulseEnable();
 8000f9a:	f7ff ffb5 	bl	8000f08 <pulseEnable>
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40010c00 	.word	0x40010c00

08000fac <write8bits>:
/* @param1    : Dado a ser enviado												                                                                  */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void write8bits(uint8_t value){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_D0_GPIO_Port, LCD_D0_Pin,(value >> 0) & 0x01);
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	f003 0301 	and.w	r3, r3, #1
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fc4:	482c      	ldr	r0, [pc, #176]	; (8001078 <write8bits+0xcc>)
 8000fc6:	f001 fc99 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D1_GPIO_Port, LCD_D1_Pin,(value >> 1) & 0x01);
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	085b      	lsrs	r3, r3, #1
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	f003 0301 	and.w	r3, r3, #1
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fdc:	4826      	ldr	r0, [pc, #152]	; (8001078 <write8bits+0xcc>)
 8000fde:	f001 fc8d 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D2_GPIO_Port, LCD_D2_Pin,(value >> 2) & 0x01);
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	089b      	lsrs	r3, r3, #2
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	f003 0301 	and.w	r3, r3, #1
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	461a      	mov	r2, r3
 8000ff0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ff4:	4820      	ldr	r0, [pc, #128]	; (8001078 <write8bits+0xcc>)
 8000ff6:	f001 fc81 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D3_GPIO_Port, LCD_D3_Pin,(value >> 3) & 0x01);
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	08db      	lsrs	r3, r3, #3
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	f003 0301 	and.w	r3, r3, #1
 8001004:	b2db      	uxtb	r3, r3
 8001006:	461a      	mov	r2, r3
 8001008:	f44f 7180 	mov.w	r1, #256	; 0x100
 800100c:	481a      	ldr	r0, [pc, #104]	; (8001078 <write8bits+0xcc>)
 800100e:	f001 fc75 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin,(value >> 4) & 0x01);
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	091b      	lsrs	r3, r3, #4
 8001016:	b2db      	uxtb	r3, r3
 8001018:	f003 0301 	and.w	r3, r3, #1
 800101c:	b2db      	uxtb	r3, r3
 800101e:	461a      	mov	r2, r3
 8001020:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001024:	4815      	ldr	r0, [pc, #84]	; (800107c <write8bits+0xd0>)
 8001026:	f001 fc69 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin,(value >> 5) & 0x01);
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	095b      	lsrs	r3, r3, #5
 800102e:	b2db      	uxtb	r3, r3
 8001030:	f003 0301 	and.w	r3, r3, #1
 8001034:	b2db      	uxtb	r3, r3
 8001036:	461a      	mov	r2, r3
 8001038:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800103c:	480f      	ldr	r0, [pc, #60]	; (800107c <write8bits+0xd0>)
 800103e:	f001 fc5d 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin,(value >> 6) & 0x01);
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	099b      	lsrs	r3, r3, #6
 8001046:	b2db      	uxtb	r3, r3
 8001048:	f003 0301 	and.w	r3, r3, #1
 800104c:	b2db      	uxtb	r3, r3
 800104e:	461a      	mov	r2, r3
 8001050:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001054:	4809      	ldr	r0, [pc, #36]	; (800107c <write8bits+0xd0>)
 8001056:	f001 fc51 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin,(value >> 7) & 0x01);
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	09db      	lsrs	r3, r3, #7
 800105e:	b2db      	uxtb	r3, r3
 8001060:	461a      	mov	r2, r3
 8001062:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001066:	4805      	ldr	r0, [pc, #20]	; (800107c <write8bits+0xd0>)
 8001068:	f001 fc48 	bl	80028fc <HAL_GPIO_WritePin>

	pulseEnable();
 800106c:	f7ff ff4c 	bl	8000f08 <pulseEnable>

}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40010800 	.word	0x40010800
 800107c:	40010c00 	.word	0x40010c00

08001080 <command>:
/* @param2    : Valor do comando a ser enviado												                                                      */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void command(LiquidCrystal *lcd, uint8_t value) {
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	460b      	mov	r3, r1
 800108a:	70fb      	strb	r3, [r7, #3]
  send(lcd, value, 0);
 800108c:	78fb      	ldrb	r3, [r7, #3]
 800108e:	2200      	movs	r2, #0
 8001090:	4619      	mov	r1, r3
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff ff06 	bl	8000ea4 <send>
}
 8001098:	bf00      	nop
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <setRowOffsets>:
/*                               												                                                                  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void setRowOffsets(LiquidCrystal *lcd, int row0, int row1, int row2, int row3)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	60f8      	str	r0, [r7, #12]
 80010a8:	60b9      	str	r1, [r7, #8]
 80010aa:	607a      	str	r2, [r7, #4]
 80010ac:	603b      	str	r3, [r7, #0]
	lcd->_row_offsets[0] = row0;
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	711a      	strb	r2, [r3, #4]
	lcd->_row_offsets[1] = row1;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	715a      	strb	r2, [r3, #5]
	lcd->_row_offsets[2] = row2;
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	719a      	strb	r2, [r3, #6]
	lcd->_row_offsets[3] = row3;
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	b2da      	uxtb	r2, r3
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	71da      	strb	r2, [r3, #7]
}
 80010ce:	bf00      	nop
 80010d0:	3714      	adds	r7, #20
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr

080010d8 <setCursor>:
/*                               												                                                                  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void setCursor(LiquidCrystal *lcd, uint8_t col, uint8_t row)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	460b      	mov	r3, r1
 80010e2:	70fb      	strb	r3, [r7, #3]
 80010e4:	4613      	mov	r3, r2
 80010e6:	70bb      	strb	r3, [r7, #2]
	const size_t max_lines = sizeof(lcd->_row_offsets) / sizeof(*(lcd->_row_offsets));
 80010e8:	2304      	movs	r3, #4
 80010ea:	60fb      	str	r3, [r7, #12]
	if ( row >= max_lines ) {
 80010ec:	78bb      	ldrb	r3, [r7, #2]
 80010ee:	68fa      	ldr	r2, [r7, #12]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d803      	bhi.n	80010fc <setCursor+0x24>
		row = max_lines - 1;    	 // Contamos linhas iniciando do 0
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	3b01      	subs	r3, #1
 80010fa:	70bb      	strb	r3, [r7, #2]
	}
	if ( row >= lcd->_numlines ) {
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	78db      	ldrb	r3, [r3, #3]
 8001100:	78ba      	ldrb	r2, [r7, #2]
 8001102:	429a      	cmp	r2, r3
 8001104:	d303      	bcc.n	800110e <setCursor+0x36>
		row = lcd->_numlines - 1;    // contamos linhas iniciando em 0
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	78db      	ldrb	r3, [r3, #3]
 800110a:	3b01      	subs	r3, #1
 800110c:	70bb      	strb	r3, [r7, #2]
	}
	command(lcd,LCD_SETDDRAMADDR | (col + lcd->_row_offsets[row]));
 800110e:	78bb      	ldrb	r3, [r7, #2]
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	4413      	add	r3, r2
 8001114:	791a      	ldrb	r2, [r3, #4]
 8001116:	78fb      	ldrb	r3, [r7, #3]
 8001118:	4413      	add	r3, r2
 800111a:	b2db      	uxtb	r3, r3
 800111c:	b25b      	sxtb	r3, r3
 800111e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001122:	b25b      	sxtb	r3, r3
 8001124:	b2db      	uxtb	r3, r3
 8001126:	4619      	mov	r1, r3
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff ffa9 	bl	8001080 <command>
}
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <getNextSub>:

struct Menu menuSub ={IDDLE,IDDLE,IDDLE,IDDLE};


unsigned char getNextSub(unsigned char nextState)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]
    menuSub.menuNext = nextState;
 8001142:	4a05      	ldr	r2, [pc, #20]	; (8001158 <getNextSub+0x20>)
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	7013      	strb	r3, [r2, #0]
//    printf("menuSub.menuNext = %d\n",menuSub.menuNext);
    return menuSub.menuNext;
 8001148:	4b03      	ldr	r3, [pc, #12]	; (8001158 <getNextSub+0x20>)
 800114a:	781b      	ldrb	r3, [r3, #0]
}
 800114c:	4618      	mov	r0, r3
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	2000014c 	.word	0x2000014c

0800115c <setSelectSub>:

unsigned char setSelectSub(unsigned char *selectedState)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
//    printf("endereco menuSub = %d\n",&menuSub);
    unsigned char state = *selectedState;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	73fb      	strb	r3, [r7, #15]
    menuSub.menuSelect = state;
 800116a:	4a05      	ldr	r2, [pc, #20]	; (8001180 <setSelectSub+0x24>)
 800116c:	7bfb      	ldrb	r3, [r7, #15]
 800116e:	7053      	strb	r3, [r2, #1]
    return menuSub.menuSelect;
 8001170:	4b03      	ldr	r3, [pc, #12]	; (8001180 <setSelectSub+0x24>)
 8001172:	785b      	ldrb	r3, [r3, #1]
}
 8001174:	4618      	mov	r0, r3
 8001176:	3714      	adds	r7, #20
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	2000014c 	.word	0x2000014c

08001184 <setInsertSub>:

unsigned char setInsertSub(struct dataInsert* dataToInsert)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
    //AQUI DEVO COLOCAR UMA FUNCAO PARA CHAMAR UM .C RELACIONADO A DADOS, PARA FAZER A CPIA DAS INFORMAES
    //POR ENQUANTO VOU FAZER CONFORME ABAIXO:
    menuSub.menuInsert.userTime = dataToInsert->userTime;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	781a      	ldrb	r2, [r3, #0]
 8001190:	4b25      	ldr	r3, [pc, #148]	; (8001228 <setInsertSub+0xa4>)
 8001192:	711a      	strb	r2, [r3, #4]
    menuSub.menuInsert.userMass = dataToInsert->userMass;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	785a      	ldrb	r2, [r3, #1]
 8001198:	4b23      	ldr	r3, [pc, #140]	; (8001228 <setInsertSub+0xa4>)
 800119a:	715a      	strb	r2, [r3, #5]
    menuSub.menuInsert.userOverMass = dataToInsert->userOverMass;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	789a      	ldrb	r2, [r3, #2]
 80011a0:	4b21      	ldr	r3, [pc, #132]	; (8001228 <setInsertSub+0xa4>)
 80011a2:	719a      	strb	r2, [r3, #6]
    menuSub.menuInsert.userConsultTest = dataToInsert->userConsultTest;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	78da      	ldrb	r2, [r3, #3]
 80011a8:	4b1f      	ldr	r3, [pc, #124]	; (8001228 <setInsertSub+0xa4>)
 80011aa:	71da      	strb	r2, [r3, #7]
    menuSub.menuInsert.userAlturaMin = dataToInsert->userAlturaMin;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	791a      	ldrb	r2, [r3, #4]
 80011b0:	4b1d      	ldr	r3, [pc, #116]	; (8001228 <setInsertSub+0xa4>)
 80011b2:	721a      	strb	r2, [r3, #8]
    menuSub.menuInsert.userAlturaMax = dataToInsert->userAlturaMax;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	795a      	ldrb	r2, [r3, #5]
 80011b8:	4b1b      	ldr	r3, [pc, #108]	; (8001228 <setInsertSub+0xa4>)
 80011ba:	725a      	strb	r2, [r3, #9]
    menuSub.menuInsert.userNumSaltos = dataToInsert->userNumSaltos;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	799a      	ldrb	r2, [r3, #6]
 80011c0:	4b19      	ldr	r3, [pc, #100]	; (8001228 <setInsertSub+0xa4>)
 80011c2:	729a      	strb	r2, [r3, #10]
    menuSub.menuInsert.userIntervalSaltos = dataToInsert->userIntervalSaltos;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	79da      	ldrb	r2, [r3, #7]
 80011c8:	4b17      	ldr	r3, [pc, #92]	; (8001228 <setInsertSub+0xa4>)
 80011ca:	72da      	strb	r2, [r3, #11]
    menuSub.menuInsert.userCMJ = dataToInsert->userCMJ;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	7a1a      	ldrb	r2, [r3, #8]
 80011d0:	4b15      	ldr	r3, [pc, #84]	; (8001228 <setInsertSub+0xa4>)
 80011d2:	731a      	strb	r2, [r3, #12]
    menuSub.menuInsert.userAlturaDJ = dataToInsert->userAlturaDJ;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	7a5a      	ldrb	r2, [r3, #9]
 80011d8:	4b13      	ldr	r3, [pc, #76]	; (8001228 <setInsertSub+0xa4>)
 80011da:	735a      	strb	r2, [r3, #13]
    menuSub.menuInsert.userNumSeries = dataToInsert->userNumSeries;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	7a9a      	ldrb	r2, [r3, #10]
 80011e0:	4b11      	ldr	r3, [pc, #68]	; (8001228 <setInsertSub+0xa4>)
 80011e2:	739a      	strb	r2, [r3, #14]
    menuSub.menuInsert.userIntervalSeries = dataToInsert->userIntervalSeries;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	7ada      	ldrb	r2, [r3, #11]
 80011e8:	4b0f      	ldr	r3, [pc, #60]	; (8001228 <setInsertSub+0xa4>)
 80011ea:	73da      	strb	r2, [r3, #15]
    menuSub.menuInsert.userCommConfig = dataToInsert->userCommConfig;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	7b1a      	ldrb	r2, [r3, #12]
 80011f0:	4b0d      	ldr	r3, [pc, #52]	; (8001228 <setInsertSub+0xa4>)
 80011f2:	741a      	strb	r2, [r3, #16]
    menuSub.menuInsert.userSelectTapete = dataToInsert->userSelectTapete;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	7b5a      	ldrb	r2, [r3, #13]
 80011f8:	4b0b      	ldr	r3, [pc, #44]	; (8001228 <setInsertSub+0xa4>)
 80011fa:	745a      	strb	r2, [r3, #17]
    menuSub.menuInsert.userSelectSensorChannel = dataToInsert->userSelectSensorChannel;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	7b9a      	ldrb	r2, [r3, #14]
 8001200:	4b09      	ldr	r3, [pc, #36]	; (8001228 <setInsertSub+0xa4>)
 8001202:	749a      	strb	r2, [r3, #18]

    printf("menuSub.menuInsert.userCommConfig = %d\n",menuSub.menuInsert.userCommConfig);
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <setInsertSub+0xa4>)
 8001206:	7c1b      	ldrb	r3, [r3, #16]
 8001208:	4619      	mov	r1, r3
 800120a:	4808      	ldr	r0, [pc, #32]	; (800122c <setInsertSub+0xa8>)
 800120c:	f003 f82e 	bl	800426c <iprintf>
    printf("menuSub.menuInsert.userSelectTapete = %d\n",menuSub.menuInsert.userSelectTapete);
 8001210:	4b05      	ldr	r3, [pc, #20]	; (8001228 <setInsertSub+0xa4>)
 8001212:	7c5b      	ldrb	r3, [r3, #17]
 8001214:	4619      	mov	r1, r3
 8001216:	4806      	ldr	r0, [pc, #24]	; (8001230 <setInsertSub+0xac>)
 8001218:	f003 f828 	bl	800426c <iprintf>
}
 800121c:	bf00      	nop
 800121e:	4618      	mov	r0, r3
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	2000014c 	.word	0x2000014c
 800122c:	08005820 	.word	0x08005820
 8001230:	08005848 	.word	0x08005848

08001234 <getDisplaySub>:
//    }
//    return data;
}

unsigned char getDisplaySub(unsigned char *data)
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
    unsigned char state = *data;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	73fb      	strb	r3, [r7, #15]
    //chama a funo display
}
 8001242:	bf00      	nop
 8001244:	4618      	mov	r0, r3
 8001246:	3714      	adds	r7, #20
 8001248:	46bd      	mov	sp, r7
 800124a:	bc80      	pop	{r7}
 800124c:	4770      	bx	lr
	...

08001250 <getKeyPressed>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
unsigned char getKeyPressed()
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
	return key;
 8001254:	4b02      	ldr	r3, [pc, #8]	; (8001260 <getKeyPressed+0x10>)
 8001256:	781b      	ldrb	r3, [r3, #0]
}
 8001258:	4618      	mov	r0, r3
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr
 8001260:	20000278 	.word	0x20000278

08001264 <resetKeyPressed>:

unsigned char resetKeyPressed()
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
	key = IDDLE;
 8001268:	4b03      	ldr	r3, [pc, #12]	; (8001278 <resetKeyPressed+0x14>)
 800126a:	2200      	movs	r2, #0
 800126c:	701a      	strb	r2, [r3, #0]
}
 800126e:	bf00      	nop
 8001270:	4618      	mov	r0, r3
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr
 8001278:	20000278 	.word	0x20000278

0800127c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08c      	sub	sp, #48	; 0x30
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001282:	f000 fe13 	bl	8001eac <HAL_Init>
	  unsigned char menuDisplay;
	  unsigned char menuState;
	  struct dataInsert menuInsert;
  };

  struct Menu menuTesteMain = {IDDLE,IDDLE,IDDLE,IDDLE};
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
 8001292:	60da      	str	r2, [r3, #12]
 8001294:	821a      	strh	r2, [r3, #16]
  struct Menu menuTesteSub = {IDDLE,IDDLE,IDDLE,IDDLE};
 8001296:	f107 0308 	add.w	r3, r7, #8
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]
 80012a2:	60da      	str	r2, [r3, #12]
 80012a4:	821a      	strh	r2, [r3, #16]
  unsigned char* mainMenuArray;
  unsigned char* subMenuArray;
  unsigned char displayUpdateStatus = IDDLE;
 80012a6:	2300      	movs	r3, #0
 80012a8:	71fb      	strb	r3, [r7, #7]
  unsigned char cursorPosition[1] = {0,0};
 80012aa:	2300      	movs	r3, #0
 80012ac:	713b      	strb	r3, [r7, #4]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ae:	f000 f96b 	bl	8001588 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012b2:	f000 fa99 	bl	80017e8 <MX_GPIO_Init>
  MX_DMA_Init();
 80012b6:	f000 fa79 	bl	80017ac <MX_DMA_Init>
  MX_TIM2_Init();
 80012ba:	f000 f9ab 	bl	8001614 <MX_TIM2_Init>
  MX_TIM3_Init();
 80012be:	f000 f9fd 	bl	80016bc <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80012c2:	f000 fa49 	bl	8001758 <MX_USART2_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //PAREI AQUI
  menuTesteMain.menuDisplay = startUserInterface(appNameMsg,companyNameMsg,appVersionMsg);
 80012c6:	4ba7      	ldr	r3, [pc, #668]	; (8001564 <main+0x2e8>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4aa7      	ldr	r2, [pc, #668]	; (8001568 <main+0x2ec>)
 80012cc:	6811      	ldr	r1, [r2, #0]
 80012ce:	4aa7      	ldr	r2, [pc, #668]	; (800156c <main+0x2f0>)
 80012d0:	6812      	ldr	r2, [r2, #0]
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7fe ff42 	bl	800015c <startUserInterface>
 80012d8:	4603      	mov	r3, r0
 80012da:	77bb      	strb	r3, [r7, #30]
  while (1)
  {
	  switch(menuTesteMain.menuState)
 80012dc:	7ffb      	ldrb	r3, [r7, #31]
 80012de:	2b05      	cmp	r3, #5
 80012e0:	d8fc      	bhi.n	80012dc <main+0x60>
 80012e2:	a201      	add	r2, pc, #4	; (adr r2, 80012e8 <main+0x6c>)
 80012e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012e8:	08001301 	.word	0x08001301
 80012ec:	08001323 	.word	0x08001323
 80012f0:	08001397 	.word	0x08001397
 80012f4:	08001403 	.word	0x08001403
 80012f8:	0800146f 	.word	0x0800146f
 80012fc:	080014dd 	.word	0x080014dd
	  {
		  case IDDLE:
			  if(key == AVANCAR)
 8001300:	4b9b      	ldr	r3, [pc, #620]	; (8001570 <main+0x2f4>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b41      	cmp	r3, #65	; 0x41
 8001306:	f040 8120 	bne.w	800154a <main+0x2ce>
			  {
				  IOStatus(&displayUpdateStatus,&cursorPosition);
 800130a:	1d3a      	adds	r2, r7, #4
 800130c:	1dfb      	adds	r3, r7, #7
 800130e:	4611      	mov	r1, r2
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff fc31 	bl	8000b78 <IOStatus>
				  menuTesteMain.menuState = getNextMain(START_TEST);
 8001316:	2001      	movs	r0, #1
 8001318:	f000 fb56 	bl	80019c8 <getNextMain>
 800131c:	4603      	mov	r3, r0
 800131e:	77fb      	strb	r3, [r7, #31]
			  }
//			  else if(key == CONFIRMAR)  menuTesteMain.menuState = setSelectMain(&menuTesteMain.menuState);
		  break;
 8001320:	e113      	b.n	800154a <main+0x2ce>

		  case START_TEST:
			  eraseUserInterface();
 8001322:	f7fe ff6b 	bl	80001fc <eraseUserInterface>
			  updateUserMsg(3,2,startUserMsg,&displayUpdateStatus);
 8001326:	4b93      	ldr	r3, [pc, #588]	; (8001574 <main+0x2f8>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	1dfb      	adds	r3, r7, #7
 800132c:	2102      	movs	r1, #2
 800132e:	2003      	movs	r0, #3
 8001330:	f7fe ff42 	bl	80001b8 <updateUserMsg>
			  if(key == AVANCAR)
 8001334:	4b8e      	ldr	r3, [pc, #568]	; (8001570 <main+0x2f4>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b41      	cmp	r3, #65	; 0x41
 800133a:	d10b      	bne.n	8001354 <main+0xd8>
			  {
				  IOStatus(&displayUpdateStatus,&cursorPosition);
 800133c:	1d3a      	adds	r2, r7, #4
 800133e:	1dfb      	adds	r3, r7, #7
 8001340:	4611      	mov	r1, r2
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff fc18 	bl	8000b78 <IOStatus>
				  menuTesteMain.menuState = getNextMain(CONSULT_DATA);
 8001348:	2002      	movs	r0, #2
 800134a:	f000 fb3d 	bl	80019c8 <getNextMain>
 800134e:	4603      	mov	r3, r0
 8001350:	77fb      	strb	r3, [r7, #31]
				  menuTesteMain.menuSelect = menuTesteMain.menuState;
				  initStateMachine(&menuTesteSub);
				  menuTesteSub.menuState = IDDLE;
				  menuTesteSub.menuSelect = IDDLE;
			  }
		  break;
 8001352:	e0fc      	b.n	800154e <main+0x2d2>
			  else if(key == CONFIRMAR)
 8001354:	4b86      	ldr	r3, [pc, #536]	; (8001570 <main+0x2f4>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b43      	cmp	r3, #67	; 0x43
 800135a:	f040 80f8 	bne.w	800154e <main+0x2d2>
				  eraseUserInterface();
 800135e:	f7fe ff4d 	bl	80001fc <eraseUserInterface>
				  IOStatus(&displayUpdateStatus,&cursorPosition);
 8001362:	1d3a      	adds	r2, r7, #4
 8001364:	1dfb      	adds	r3, r7, #7
 8001366:	4611      	mov	r1, r2
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fc05 	bl	8000b78 <IOStatus>
				  menuTesteMain.menuState = setSelectMain(&menuTesteMain.menuState);
 800136e:	f107 031c 	add.w	r3, r7, #28
 8001372:	3303      	adds	r3, #3
 8001374:	4618      	mov	r0, r3
 8001376:	f000 fb39 	bl	80019ec <setSelectMain>
 800137a:	4603      	mov	r3, r0
 800137c:	77fb      	strb	r3, [r7, #31]
				  menuTesteMain.menuSelect = menuTesteMain.menuState;
 800137e:	7ffb      	ldrb	r3, [r7, #31]
 8001380:	777b      	strb	r3, [r7, #29]
				  initStateMachine(&menuTesteSub);
 8001382:	f107 0308 	add.w	r3, r7, #8
 8001386:	4618      	mov	r0, r3
 8001388:	f7fe ffb4 	bl	80002f4 <initStateMachine>
				  menuTesteSub.menuState = IDDLE;
 800138c:	2300      	movs	r3, #0
 800138e:	72fb      	strb	r3, [r7, #11]
				  menuTesteSub.menuSelect = IDDLE;
 8001390:	2300      	movs	r3, #0
 8001392:	727b      	strb	r3, [r7, #9]
		  break;
 8001394:	e0db      	b.n	800154e <main+0x2d2>

		  case CONSULT_DATA:
			  eraseUserInterface();
 8001396:	f7fe ff31 	bl	80001fc <eraseUserInterface>
			  updateUserMsg(3,2,consultUserMsg,&displayUpdateStatus);
 800139a:	4b77      	ldr	r3, [pc, #476]	; (8001578 <main+0x2fc>)
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	1dfb      	adds	r3, r7, #7
 80013a0:	2102      	movs	r1, #2
 80013a2:	2003      	movs	r0, #3
 80013a4:	f7fe ff08 	bl	80001b8 <updateUserMsg>
			  if(key == AVANCAR)
 80013a8:	4b71      	ldr	r3, [pc, #452]	; (8001570 <main+0x2f4>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b41      	cmp	r3, #65	; 0x41
 80013ae:	d10b      	bne.n	80013c8 <main+0x14c>
			  {
				  IOStatus(&displayUpdateStatus,&cursorPosition);
 80013b0:	1d3a      	adds	r2, r7, #4
 80013b2:	1dfb      	adds	r3, r7, #7
 80013b4:	4611      	mov	r1, r2
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff fbde 	bl	8000b78 <IOStatus>
				  menuTesteMain.menuState = getNextMain(CONFIG_SENSOR);
 80013bc:	2003      	movs	r0, #3
 80013be:	f000 fb03 	bl	80019c8 <getNextMain>
 80013c2:	4603      	mov	r3, r0
 80013c4:	77fb      	strb	r3, [r7, #31]
//				 consultStateMachine(&menuTesteSub);
				 menuTesteMain.menuState = getNextMain(START_TEST);
				 menuTesteSub.menuState = IDDLE;
				 menuTesteSub.menuSelect = IDDLE;
			  }
		  break;
 80013c6:	e0c4      	b.n	8001552 <main+0x2d6>
			  else if(key == CONFIRMAR)
 80013c8:	4b69      	ldr	r3, [pc, #420]	; (8001570 <main+0x2f4>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b43      	cmp	r3, #67	; 0x43
 80013ce:	f040 80c0 	bne.w	8001552 <main+0x2d6>
				 IOStatus(&displayUpdateStatus,&cursorPosition);
 80013d2:	1d3a      	adds	r2, r7, #4
 80013d4:	1dfb      	adds	r3, r7, #7
 80013d6:	4611      	mov	r1, r2
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff fbcd 	bl	8000b78 <IOStatus>
				 menuTesteMain.menuState = setSelectMain(&menuTesteMain.menuState);
 80013de:	f107 031c 	add.w	r3, r7, #28
 80013e2:	3303      	adds	r3, #3
 80013e4:	4618      	mov	r0, r3
 80013e6:	f000 fb01 	bl	80019ec <setSelectMain>
 80013ea:	4603      	mov	r3, r0
 80013ec:	77fb      	strb	r3, [r7, #31]
				 menuTesteMain.menuState = getNextMain(START_TEST);
 80013ee:	2001      	movs	r0, #1
 80013f0:	f000 faea 	bl	80019c8 <getNextMain>
 80013f4:	4603      	mov	r3, r0
 80013f6:	77fb      	strb	r3, [r7, #31]
				 menuTesteSub.menuState = IDDLE;
 80013f8:	2300      	movs	r3, #0
 80013fa:	72fb      	strb	r3, [r7, #11]
				 menuTesteSub.menuSelect = IDDLE;
 80013fc:	2300      	movs	r3, #0
 80013fe:	727b      	strb	r3, [r7, #9]
		  break;
 8001400:	e0a7      	b.n	8001552 <main+0x2d6>

		  case CONFIG_SENSOR:
			  eraseUserInterface();
 8001402:	f7fe fefb 	bl	80001fc <eraseUserInterface>
			  updateUserMsg(3,2,configUserMsg,&displayUpdateStatus);
 8001406:	4b5d      	ldr	r3, [pc, #372]	; (800157c <main+0x300>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	1dfb      	adds	r3, r7, #7
 800140c:	2102      	movs	r1, #2
 800140e:	2003      	movs	r0, #3
 8001410:	f7fe fed2 	bl	80001b8 <updateUserMsg>
			  if(key == AVANCAR)
 8001414:	4b56      	ldr	r3, [pc, #344]	; (8001570 <main+0x2f4>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b41      	cmp	r3, #65	; 0x41
 800141a:	d10b      	bne.n	8001434 <main+0x1b8>
			  {
				  IOStatus(&displayUpdateStatus,&cursorPosition);
 800141c:	1d3a      	adds	r2, r7, #4
 800141e:	1dfb      	adds	r3, r7, #7
 8001420:	4611      	mov	r1, r2
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff fba8 	bl	8000b78 <IOStatus>
				  menuTesteMain.menuState = getNextMain(EXPORT_DATA);
 8001428:	2004      	movs	r0, #4
 800142a:	f000 facd 	bl	80019c8 <getNextMain>
 800142e:	4603      	mov	r3, r0
 8001430:	77fb      	strb	r3, [r7, #31]
//				  configStateMachine(&menuTesteSub);
				  menuTesteSub.menuState = IDDLE;
				  menuTesteSub.menuSelect = IDDLE;
				  menuTesteMain.menuState = getNextMain(START_TEST);
			  }
		  break;
 8001432:	e090      	b.n	8001556 <main+0x2da>
			  else if(key == CONFIRMAR)
 8001434:	4b4e      	ldr	r3, [pc, #312]	; (8001570 <main+0x2f4>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b43      	cmp	r3, #67	; 0x43
 800143a:	f040 808c 	bne.w	8001556 <main+0x2da>
				  IOStatus(&displayUpdateStatus,&cursorPosition);
 800143e:	1d3a      	adds	r2, r7, #4
 8001440:	1dfb      	adds	r3, r7, #7
 8001442:	4611      	mov	r1, r2
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff fb97 	bl	8000b78 <IOStatus>
				  menuTesteMain.menuState = setSelectMain(&menuTesteMain.menuState);
 800144a:	f107 031c 	add.w	r3, r7, #28
 800144e:	3303      	adds	r3, #3
 8001450:	4618      	mov	r0, r3
 8001452:	f000 facb 	bl	80019ec <setSelectMain>
 8001456:	4603      	mov	r3, r0
 8001458:	77fb      	strb	r3, [r7, #31]
				  menuTesteSub.menuState = IDDLE;
 800145a:	2300      	movs	r3, #0
 800145c:	72fb      	strb	r3, [r7, #11]
				  menuTesteSub.menuSelect = IDDLE;
 800145e:	2300      	movs	r3, #0
 8001460:	727b      	strb	r3, [r7, #9]
				  menuTesteMain.menuState = getNextMain(START_TEST);
 8001462:	2001      	movs	r0, #1
 8001464:	f000 fab0 	bl	80019c8 <getNextMain>
 8001468:	4603      	mov	r3, r0
 800146a:	77fb      	strb	r3, [r7, #31]
		  break;
 800146c:	e073      	b.n	8001556 <main+0x2da>

		  case EXPORT_DATA:
			  eraseUserInterface();
 800146e:	f7fe fec5 	bl	80001fc <eraseUserInterface>
			  updateUserMsg(3,2,exportUserMsg,&displayUpdateStatus);
 8001472:	4b43      	ldr	r3, [pc, #268]	; (8001580 <main+0x304>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	1dfb      	adds	r3, r7, #7
 8001478:	2102      	movs	r1, #2
 800147a:	2003      	movs	r0, #3
 800147c:	f7fe fe9c 	bl	80001b8 <updateUserMsg>
			  if(key == AVANCAR)
 8001480:	4b3b      	ldr	r3, [pc, #236]	; (8001570 <main+0x2f4>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b41      	cmp	r3, #65	; 0x41
 8001486:	d10d      	bne.n	80014a4 <main+0x228>
			  {
				  IOStatus(&displayUpdateStatus,&cursorPosition);
 8001488:	1d3a      	adds	r2, r7, #4
 800148a:	1dfb      	adds	r3, r7, #7
 800148c:	4611      	mov	r1, r2
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff fb72 	bl	8000b78 <IOStatus>
				  displayUpdateStatus = IDDLE;
 8001494:	2300      	movs	r3, #0
 8001496:	71fb      	strb	r3, [r7, #7]
				  menuTesteMain.menuState = getNextMain(ERASE_DATA);
 8001498:	2005      	movs	r0, #5
 800149a:	f000 fa95 	bl	80019c8 <getNextMain>
 800149e:	4603      	mov	r3, r0
 80014a0:	77fb      	strb	r3, [r7, #31]
//				  exportStateMachine(&menuTesteSub);
				  menuTesteSub.menuState = IDDLE;
				  menuTesteSub.menuSelect = IDDLE;
				  menuTesteMain.menuState = getNextMain(START_TEST);
			  }
		  break;
 80014a2:	e05a      	b.n	800155a <main+0x2de>
			  else if(key == CONFIRMAR)
 80014a4:	4b32      	ldr	r3, [pc, #200]	; (8001570 <main+0x2f4>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	2b43      	cmp	r3, #67	; 0x43
 80014aa:	d156      	bne.n	800155a <main+0x2de>
				  IOStatus(&displayUpdateStatus,&cursorPosition);
 80014ac:	1d3a      	adds	r2, r7, #4
 80014ae:	1dfb      	adds	r3, r7, #7
 80014b0:	4611      	mov	r1, r2
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff fb60 	bl	8000b78 <IOStatus>
				  menuTesteMain.menuState = setSelectMain(&menuTesteMain.menuState);
 80014b8:	f107 031c 	add.w	r3, r7, #28
 80014bc:	3303      	adds	r3, #3
 80014be:	4618      	mov	r0, r3
 80014c0:	f000 fa94 	bl	80019ec <setSelectMain>
 80014c4:	4603      	mov	r3, r0
 80014c6:	77fb      	strb	r3, [r7, #31]
				  menuTesteSub.menuState = IDDLE;
 80014c8:	2300      	movs	r3, #0
 80014ca:	72fb      	strb	r3, [r7, #11]
				  menuTesteSub.menuSelect = IDDLE;
 80014cc:	2300      	movs	r3, #0
 80014ce:	727b      	strb	r3, [r7, #9]
				  menuTesteMain.menuState = getNextMain(START_TEST);
 80014d0:	2001      	movs	r0, #1
 80014d2:	f000 fa79 	bl	80019c8 <getNextMain>
 80014d6:	4603      	mov	r3, r0
 80014d8:	77fb      	strb	r3, [r7, #31]
		  break;
 80014da:	e03e      	b.n	800155a <main+0x2de>

		  case ERASE_DATA:
			  eraseUserInterface();
 80014dc:	f7fe fe8e 	bl	80001fc <eraseUserInterface>
			  updateUserMsg(3,2,eraseUserMsg,&displayUpdateStatus);
 80014e0:	4b28      	ldr	r3, [pc, #160]	; (8001584 <main+0x308>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	1dfb      	adds	r3, r7, #7
 80014e6:	2102      	movs	r1, #2
 80014e8:	2003      	movs	r0, #3
 80014ea:	f7fe fe65 	bl	80001b8 <updateUserMsg>
			  if(key == AVANCAR)
 80014ee:	4b20      	ldr	r3, [pc, #128]	; (8001570 <main+0x2f4>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b41      	cmp	r3, #65	; 0x41
 80014f4:	d10d      	bne.n	8001512 <main+0x296>
			  {
				  IOStatus(&displayUpdateStatus,&cursorPosition);
 80014f6:	1d3a      	adds	r2, r7, #4
 80014f8:	1dfb      	adds	r3, r7, #7
 80014fa:	4611      	mov	r1, r2
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff fb3b 	bl	8000b78 <IOStatus>
				  displayUpdateStatus = IDDLE;
 8001502:	2300      	movs	r3, #0
 8001504:	71fb      	strb	r3, [r7, #7]
				  menuTesteMain.menuState = getNextMain(START_TEST);
 8001506:	2001      	movs	r0, #1
 8001508:	f000 fa5e 	bl	80019c8 <getNextMain>
 800150c:	4603      	mov	r3, r0
 800150e:	77fb      	strb	r3, [r7, #31]
//				  eraseStateMachine(&menuTesteSub);
				  menuTesteSub.menuState = IDDLE;
				  menuTesteSub.menuSelect = IDDLE;
				  menuTesteMain.menuState = getNextMain(START_TEST);
			  }
		  break;
 8001510:	e025      	b.n	800155e <main+0x2e2>
			  else if(key == CONFIRMAR)
 8001512:	4b17      	ldr	r3, [pc, #92]	; (8001570 <main+0x2f4>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	2b43      	cmp	r3, #67	; 0x43
 8001518:	d121      	bne.n	800155e <main+0x2e2>
				  IOStatus(&displayUpdateStatus,&cursorPosition);
 800151a:	1d3a      	adds	r2, r7, #4
 800151c:	1dfb      	adds	r3, r7, #7
 800151e:	4611      	mov	r1, r2
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff fb29 	bl	8000b78 <IOStatus>
				  menuTesteMain.menuState = setSelectMain(&menuTesteMain.menuState);
 8001526:	f107 031c 	add.w	r3, r7, #28
 800152a:	3303      	adds	r3, #3
 800152c:	4618      	mov	r0, r3
 800152e:	f000 fa5d 	bl	80019ec <setSelectMain>
 8001532:	4603      	mov	r3, r0
 8001534:	77fb      	strb	r3, [r7, #31]
				  menuTesteSub.menuState = IDDLE;
 8001536:	2300      	movs	r3, #0
 8001538:	72fb      	strb	r3, [r7, #11]
				  menuTesteSub.menuSelect = IDDLE;
 800153a:	2300      	movs	r3, #0
 800153c:	727b      	strb	r3, [r7, #9]
				  menuTesteMain.menuState = getNextMain(START_TEST);
 800153e:	2001      	movs	r0, #1
 8001540:	f000 fa42 	bl	80019c8 <getNextMain>
 8001544:	4603      	mov	r3, r0
 8001546:	77fb      	strb	r3, [r7, #31]
		  break;
 8001548:	e009      	b.n	800155e <main+0x2e2>
		  break;
 800154a:	bf00      	nop
 800154c:	e6c6      	b.n	80012dc <main+0x60>
		  break;
 800154e:	bf00      	nop
 8001550:	e6c4      	b.n	80012dc <main+0x60>
		  break;
 8001552:	bf00      	nop
 8001554:	e6c2      	b.n	80012dc <main+0x60>
		  break;
 8001556:	bf00      	nop
 8001558:	e6c0      	b.n	80012dc <main+0x60>
		  break;
 800155a:	bf00      	nop
 800155c:	e6be      	b.n	80012dc <main+0x60>
		  break;
 800155e:	bf00      	nop
	  switch(menuTesteMain.menuState)
 8001560:	e6bc      	b.n	80012dc <main+0x60>
 8001562:	bf00      	nop
 8001564:	20000000 	.word	0x20000000
 8001568:	20000004 	.word	0x20000004
 800156c:	20000008 	.word	0x20000008
 8001570:	20000278 	.word	0x20000278
 8001574:	2000000c 	.word	0x2000000c
 8001578:	20000044 	.word	0x20000044
 800157c:	20000048 	.word	0x20000048
 8001580:	2000004c 	.word	0x2000004c
 8001584:	20000050 	.word	0x20000050

08001588 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b090      	sub	sp, #64	; 0x40
 800158c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800158e:	f107 0318 	add.w	r3, r7, #24
 8001592:	2228      	movs	r2, #40	; 0x28
 8001594:	2100      	movs	r1, #0
 8001596:	4618      	mov	r0, r3
 8001598:	f002 fe60 	bl	800425c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800159c:	1d3b      	adds	r3, r7, #4
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
 80015a8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015aa:	2301      	movs	r3, #1
 80015ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80015b4:	2300      	movs	r3, #0
 80015b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015b8:	2301      	movs	r3, #1
 80015ba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015bc:	2302      	movs	r3, #2
 80015be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015c6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80015ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015cc:	f107 0318 	add.w	r3, r7, #24
 80015d0:	4618      	mov	r0, r3
 80015d2:	f001 f9c3 	bl	800295c <HAL_RCC_OscConfig>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80015dc:	f000 f9ee 	bl	80019bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e0:	230f      	movs	r3, #15
 80015e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e4:	2302      	movs	r3, #2
 80015e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015e8:	2300      	movs	r3, #0
 80015ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015f2:	2300      	movs	r3, #0
 80015f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015f6:	1d3b      	adds	r3, r7, #4
 80015f8:	2102      	movs	r1, #2
 80015fa:	4618      	mov	r0, r3
 80015fc:	f001 fc30 	bl	8002e60 <HAL_RCC_ClockConfig>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001606:	f000 f9d9 	bl	80019bc <Error_Handler>
  }
}
 800160a:	bf00      	nop
 800160c:	3740      	adds	r7, #64	; 0x40
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
	...

08001614 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b08c      	sub	sp, #48	; 0x30
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800161a:	f107 030c 	add.w	r3, r7, #12
 800161e:	2224      	movs	r2, #36	; 0x24
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f002 fe1a 	bl	800425c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001628:	1d3b      	adds	r3, r7, #4
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001630:	4b21      	ldr	r3, [pc, #132]	; (80016b8 <MX_TIM2_Init+0xa4>)
 8001632:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001636:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001638:	4b1f      	ldr	r3, [pc, #124]	; (80016b8 <MX_TIM2_Init+0xa4>)
 800163a:	2200      	movs	r2, #0
 800163c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800163e:	4b1e      	ldr	r3, [pc, #120]	; (80016b8 <MX_TIM2_Init+0xa4>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001644:	4b1c      	ldr	r3, [pc, #112]	; (80016b8 <MX_TIM2_Init+0xa4>)
 8001646:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800164a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800164c:	4b1a      	ldr	r3, [pc, #104]	; (80016b8 <MX_TIM2_Init+0xa4>)
 800164e:	2200      	movs	r2, #0
 8001650:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001652:	4b19      	ldr	r3, [pc, #100]	; (80016b8 <MX_TIM2_Init+0xa4>)
 8001654:	2200      	movs	r2, #0
 8001656:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001658:	2303      	movs	r3, #3
 800165a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800165c:	2300      	movs	r3, #0
 800165e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001660:	2301      	movs	r3, #1
 8001662:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001664:	2300      	movs	r3, #0
 8001666:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001668:	230f      	movs	r3, #15
 800166a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800166c:	2300      	movs	r3, #0
 800166e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001670:	2301      	movs	r3, #1
 8001672:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001674:	2300      	movs	r3, #0
 8001676:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001678:	230f      	movs	r3, #15
 800167a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800167c:	f107 030c 	add.w	r3, r7, #12
 8001680:	4619      	mov	r1, r3
 8001682:	480d      	ldr	r0, [pc, #52]	; (80016b8 <MX_TIM2_Init+0xa4>)
 8001684:	f001 fdd3 	bl	800322e <HAL_TIM_Encoder_Init>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800168e:	f000 f995 	bl	80019bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001692:	2300      	movs	r3, #0
 8001694:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001696:	2300      	movs	r3, #0
 8001698:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800169a:	1d3b      	adds	r3, r7, #4
 800169c:	4619      	mov	r1, r3
 800169e:	4806      	ldr	r0, [pc, #24]	; (80016b8 <MX_TIM2_Init+0xa4>)
 80016a0:	f002 f946 	bl	8003930 <HAL_TIMEx_MasterConfigSynchronization>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80016aa:	f000 f987 	bl	80019bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016ae:	bf00      	nop
 80016b0:	3730      	adds	r7, #48	; 0x30
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000160 	.word	0x20000160

080016bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016c2:	f107 0308 	add.w	r3, r7, #8
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]
 80016cc:	609a      	str	r2, [r3, #8]
 80016ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d0:	463b      	mov	r3, r7
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016d8:	4b1d      	ldr	r3, [pc, #116]	; (8001750 <MX_TIM3_Init+0x94>)
 80016da:	4a1e      	ldr	r2, [pc, #120]	; (8001754 <MX_TIM3_Init+0x98>)
 80016dc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80016de:	4b1c      	ldr	r3, [pc, #112]	; (8001750 <MX_TIM3_Init+0x94>)
 80016e0:	2247      	movs	r2, #71	; 0x47
 80016e2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e4:	4b1a      	ldr	r3, [pc, #104]	; (8001750 <MX_TIM3_Init+0x94>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80016ea:	4b19      	ldr	r3, [pc, #100]	; (8001750 <MX_TIM3_Init+0x94>)
 80016ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016f0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f2:	4b17      	ldr	r3, [pc, #92]	; (8001750 <MX_TIM3_Init+0x94>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016f8:	4b15      	ldr	r3, [pc, #84]	; (8001750 <MX_TIM3_Init+0x94>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016fe:	4814      	ldr	r0, [pc, #80]	; (8001750 <MX_TIM3_Init+0x94>)
 8001700:	f001 fd46 	bl	8003190 <HAL_TIM_Base_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800170a:	f000 f957 	bl	80019bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800170e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001712:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001714:	f107 0308 	add.w	r3, r7, #8
 8001718:	4619      	mov	r1, r3
 800171a:	480d      	ldr	r0, [pc, #52]	; (8001750 <MX_TIM3_Init+0x94>)
 800171c:	f001 ff31 	bl	8003582 <HAL_TIM_ConfigClockSource>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001726:	f000 f949 	bl	80019bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800172a:	2300      	movs	r3, #0
 800172c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001732:	463b      	mov	r3, r7
 8001734:	4619      	mov	r1, r3
 8001736:	4806      	ldr	r0, [pc, #24]	; (8001750 <MX_TIM3_Init+0x94>)
 8001738:	f002 f8fa 	bl	8003930 <HAL_TIMEx_MasterConfigSynchronization>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001742:	f000 f93b 	bl	80019bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001746:	bf00      	nop
 8001748:	3718      	adds	r7, #24
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	200001a8 	.word	0x200001a8
 8001754:	40000400 	.word	0x40000400

08001758 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800175c:	4b11      	ldr	r3, [pc, #68]	; (80017a4 <MX_USART2_UART_Init+0x4c>)
 800175e:	4a12      	ldr	r2, [pc, #72]	; (80017a8 <MX_USART2_UART_Init+0x50>)
 8001760:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001762:	4b10      	ldr	r3, [pc, #64]	; (80017a4 <MX_USART2_UART_Init+0x4c>)
 8001764:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001768:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800176a:	4b0e      	ldr	r3, [pc, #56]	; (80017a4 <MX_USART2_UART_Init+0x4c>)
 800176c:	2200      	movs	r2, #0
 800176e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001770:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <MX_USART2_UART_Init+0x4c>)
 8001772:	2200      	movs	r2, #0
 8001774:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001776:	4b0b      	ldr	r3, [pc, #44]	; (80017a4 <MX_USART2_UART_Init+0x4c>)
 8001778:	2200      	movs	r2, #0
 800177a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800177c:	4b09      	ldr	r3, [pc, #36]	; (80017a4 <MX_USART2_UART_Init+0x4c>)
 800177e:	220c      	movs	r2, #12
 8001780:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001782:	4b08      	ldr	r3, [pc, #32]	; (80017a4 <MX_USART2_UART_Init+0x4c>)
 8001784:	2200      	movs	r2, #0
 8001786:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001788:	4b06      	ldr	r3, [pc, #24]	; (80017a4 <MX_USART2_UART_Init+0x4c>)
 800178a:	2200      	movs	r2, #0
 800178c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800178e:	4805      	ldr	r0, [pc, #20]	; (80017a4 <MX_USART2_UART_Init+0x4c>)
 8001790:	f002 f93e 	bl	8003a10 <HAL_UART_Init>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800179a:	f000 f90f 	bl	80019bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	200001f0 	.word	0x200001f0
 80017a8:	40004400 	.word	0x40004400

080017ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017b2:	4b0c      	ldr	r3, [pc, #48]	; (80017e4 <MX_DMA_Init+0x38>)
 80017b4:	695b      	ldr	r3, [r3, #20]
 80017b6:	4a0b      	ldr	r2, [pc, #44]	; (80017e4 <MX_DMA_Init+0x38>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	6153      	str	r3, [r2, #20]
 80017be:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <MX_DMA_Init+0x38>)
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2100      	movs	r1, #0
 80017ce:	2010      	movs	r0, #16
 80017d0:	f000 fcc9 	bl	8002166 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80017d4:	2010      	movs	r0, #16
 80017d6:	f000 fce2 	bl	800219e <HAL_NVIC_EnableIRQ>

}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40021000 	.word	0x40021000

080017e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b088      	sub	sp, #32
 80017ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ee:	f107 0310 	add.w	r3, r7, #16
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	609a      	str	r2, [r3, #8]
 80017fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017fc:	4b47      	ldr	r3, [pc, #284]	; (800191c <MX_GPIO_Init+0x134>)
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	4a46      	ldr	r2, [pc, #280]	; (800191c <MX_GPIO_Init+0x134>)
 8001802:	f043 0310 	orr.w	r3, r3, #16
 8001806:	6193      	str	r3, [r2, #24]
 8001808:	4b44      	ldr	r3, [pc, #272]	; (800191c <MX_GPIO_Init+0x134>)
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	f003 0310 	and.w	r3, r3, #16
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001814:	4b41      	ldr	r3, [pc, #260]	; (800191c <MX_GPIO_Init+0x134>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	4a40      	ldr	r2, [pc, #256]	; (800191c <MX_GPIO_Init+0x134>)
 800181a:	f043 0320 	orr.w	r3, r3, #32
 800181e:	6193      	str	r3, [r2, #24]
 8001820:	4b3e      	ldr	r3, [pc, #248]	; (800191c <MX_GPIO_Init+0x134>)
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	f003 0320 	and.w	r3, r3, #32
 8001828:	60bb      	str	r3, [r7, #8]
 800182a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800182c:	4b3b      	ldr	r3, [pc, #236]	; (800191c <MX_GPIO_Init+0x134>)
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	4a3a      	ldr	r2, [pc, #232]	; (800191c <MX_GPIO_Init+0x134>)
 8001832:	f043 0304 	orr.w	r3, r3, #4
 8001836:	6193      	str	r3, [r2, #24]
 8001838:	4b38      	ldr	r3, [pc, #224]	; (800191c <MX_GPIO_Init+0x134>)
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	f003 0304 	and.w	r3, r3, #4
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001844:	4b35      	ldr	r3, [pc, #212]	; (800191c <MX_GPIO_Init+0x134>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a34      	ldr	r2, [pc, #208]	; (800191c <MX_GPIO_Init+0x134>)
 800184a:	f043 0308 	orr.w	r3, r3, #8
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b32      	ldr	r3, [pc, #200]	; (800191c <MX_GPIO_Init+0x134>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0308 	and.w	r3, r3, #8
 8001858:	603b      	str	r3, [r7, #0]
 800185a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800185c:	2200      	movs	r2, #0
 800185e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001862:	482f      	ldr	r0, [pc, #188]	; (8001920 <MX_GPIO_Init+0x138>)
 8001864:	f001 f84a 	bl	80028fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_D7_Pin|LCD_D6_Pin|LCD_D5_Pin|LCD_D4_Pin
 8001868:	2200      	movs	r2, #0
 800186a:	f24f 2108 	movw	r1, #61960	; 0xf208
 800186e:	482d      	ldr	r0, [pc, #180]	; (8001924 <MX_GPIO_Init+0x13c>)
 8001870:	f001 f844 	bl	80028fc <HAL_GPIO_WritePin>
                          |LCD_RS_Pin|RELAY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_D3_Pin|LCD_D2_Pin|LCD_D1_Pin|LCD_D0_Pin
 8001874:	2200      	movs	r2, #0
 8001876:	f44f 411f 	mov.w	r1, #40704	; 0x9f00
 800187a:	482b      	ldr	r0, [pc, #172]	; (8001928 <MX_GPIO_Init+0x140>)
 800187c:	f001 f83e 	bl	80028fc <HAL_GPIO_WritePin>
                          |LCD_EN_Pin|LCD_RW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001880:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001884:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001886:	2301      	movs	r3, #1
 8001888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188e:	2302      	movs	r3, #2
 8001890:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001892:	f107 0310 	add.w	r3, r7, #16
 8001896:	4619      	mov	r1, r3
 8001898:	4821      	ldr	r0, [pc, #132]	; (8001920 <MX_GPIO_Init+0x138>)
 800189a:	f000 feab 	bl	80025f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D7_Pin LCD_D6_Pin LCD_D5_Pin LCD_D4_Pin
                           LCD_RS_Pin RELAY_Pin */
  GPIO_InitStruct.Pin = LCD_D7_Pin|LCD_D6_Pin|LCD_D5_Pin|LCD_D4_Pin
 800189e:	f24f 2308 	movw	r3, #61960	; 0xf208
 80018a2:	613b      	str	r3, [r7, #16]
                          |LCD_RS_Pin|RELAY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a4:	2301      	movs	r3, #1
 80018a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ac:	2302      	movs	r3, #2
 80018ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b0:	f107 0310 	add.w	r3, r7, #16
 80018b4:	4619      	mov	r1, r3
 80018b6:	481b      	ldr	r0, [pc, #108]	; (8001924 <MX_GPIO_Init+0x13c>)
 80018b8:	f000 fe9c 	bl	80025f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D3_Pin LCD_D2_Pin LCD_D1_Pin LCD_D0_Pin
                           LCD_EN_Pin LCD_RW_Pin */
  GPIO_InitStruct.Pin = LCD_D3_Pin|LCD_D2_Pin|LCD_D1_Pin|LCD_D0_Pin
 80018bc:	f44f 431f 	mov.w	r3, #40704	; 0x9f00
 80018c0:	613b      	str	r3, [r7, #16]
                          |LCD_EN_Pin|LCD_RW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c2:	2301      	movs	r3, #1
 80018c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	2302      	movs	r3, #2
 80018cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ce:	f107 0310 	add.w	r3, r7, #16
 80018d2:	4619      	mov	r1, r3
 80018d4:	4814      	ldr	r0, [pc, #80]	; (8001928 <MX_GPIO_Init+0x140>)
 80018d6:	f000 fe8d 	bl	80025f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BT_MENU_Pin BT_AVANCA_Pin BT_SELECT_Pin BT_STOP_Pin
                           BT_INSERT_Pin */
  GPIO_InitStruct.Pin = BT_MENU_Pin|BT_AVANCA_Pin|BT_SELECT_Pin|BT_STOP_Pin
 80018da:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 80018de:	613b      	str	r3, [r7, #16]
                          |BT_INSERT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018e0:	4b12      	ldr	r3, [pc, #72]	; (800192c <MX_GPIO_Init+0x144>)
 80018e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018e4:	2301      	movs	r3, #1
 80018e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e8:	f107 0310 	add.w	r3, r7, #16
 80018ec:	4619      	mov	r1, r3
 80018ee:	480d      	ldr	r0, [pc, #52]	; (8001924 <MX_GPIO_Init+0x13c>)
 80018f0:	f000 fe80 	bl	80025f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80018f4:	2200      	movs	r2, #0
 80018f6:	2100      	movs	r1, #0
 80018f8:	200a      	movs	r0, #10
 80018fa:	f000 fc34 	bl	8002166 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80018fe:	200a      	movs	r0, #10
 8001900:	f000 fc4d 	bl	800219e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001904:	2200      	movs	r2, #0
 8001906:	2100      	movs	r1, #0
 8001908:	2017      	movs	r0, #23
 800190a:	f000 fc2c 	bl	8002166 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800190e:	2017      	movs	r0, #23
 8001910:	f000 fc45 	bl	800219e <HAL_NVIC_EnableIRQ>

}
 8001914:	bf00      	nop
 8001916:	3720      	adds	r7, #32
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40021000 	.word	0x40021000
 8001920:	40011000 	.word	0x40011000
 8001924:	40010c00 	.word	0x40010c00
 8001928:	40010800 	.word	0x40010800
 800192c:	10210000 	.word	0x10210000

08001930 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]

}
 8001938:	bf00      	nop
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr

08001942 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001942:	b480      	push	{r7}
 8001944:	b083      	sub	sp, #12
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]

}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr

08001954 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin)
 800195e:	88fb      	ldrh	r3, [r7, #6]
 8001960:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001964:	d012      	beq.n	800198c <HAL_GPIO_EXTI_Callback+0x38>
 8001966:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800196a:	dc1f      	bgt.n	80019ac <HAL_GPIO_EXTI_Callback+0x58>
 800196c:	2b80      	cmp	r3, #128	; 0x80
 800196e:	d019      	beq.n	80019a4 <HAL_GPIO_EXTI_Callback+0x50>
 8001970:	2b80      	cmp	r3, #128	; 0x80
 8001972:	dc1b      	bgt.n	80019ac <HAL_GPIO_EXTI_Callback+0x58>
 8001974:	2b40      	cmp	r3, #64	; 0x40
 8001976:	d011      	beq.n	800199c <HAL_GPIO_EXTI_Callback+0x48>
 8001978:	2b40      	cmp	r3, #64	; 0x40
 800197a:	dc17      	bgt.n	80019ac <HAL_GPIO_EXTI_Callback+0x58>
 800197c:	2b10      	cmp	r3, #16
 800197e:	d009      	beq.n	8001994 <HAL_GPIO_EXTI_Callback+0x40>
 8001980:	2b20      	cmp	r3, #32
 8001982:	d113      	bne.n	80019ac <HAL_GPIO_EXTI_Callback+0x58>
	{
		case BT_AVANCA_Pin:
			key = AVANCAR;
 8001984:	4b0c      	ldr	r3, [pc, #48]	; (80019b8 <HAL_GPIO_EXTI_Callback+0x64>)
 8001986:	2241      	movs	r2, #65	; 0x41
 8001988:	701a      	strb	r2, [r3, #0]
		break;
 800198a:	e00f      	b.n	80019ac <HAL_GPIO_EXTI_Callback+0x58>
		case BT_INSERT_Pin:
			key = INSERIR;
 800198c:	4b0a      	ldr	r3, [pc, #40]	; (80019b8 <HAL_GPIO_EXTI_Callback+0x64>)
 800198e:	2249      	movs	r2, #73	; 0x49
 8001990:	701a      	strb	r2, [r3, #0]
		break;
 8001992:	e00b      	b.n	80019ac <HAL_GPIO_EXTI_Callback+0x58>
		case BT_MENU_Pin:
			key = MENU;
 8001994:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <HAL_GPIO_EXTI_Callback+0x64>)
 8001996:	224d      	movs	r2, #77	; 0x4d
 8001998:	701a      	strb	r2, [r3, #0]
		break;
 800199a:	e007      	b.n	80019ac <HAL_GPIO_EXTI_Callback+0x58>
		case BT_SELECT_Pin:
			key = CONFIRMAR;
 800199c:	4b06      	ldr	r3, [pc, #24]	; (80019b8 <HAL_GPIO_EXTI_Callback+0x64>)
 800199e:	2243      	movs	r2, #67	; 0x43
 80019a0:	701a      	strb	r2, [r3, #0]
		break;
 80019a2:	e003      	b.n	80019ac <HAL_GPIO_EXTI_Callback+0x58>
		case BT_STOP_Pin:
			key = PARAR;
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <HAL_GPIO_EXTI_Callback+0x64>)
 80019a6:	2250      	movs	r2, #80	; 0x50
 80019a8:	701a      	strb	r2, [r3, #0]
		break;
 80019aa:	bf00      	nop
	}

}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bc80      	pop	{r7}
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	20000278 	.word	0x20000278

080019bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c0:	b672      	cpsid	i
}
 80019c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019c4:	e7fe      	b.n	80019c4 <Error_Handler+0x8>
	...

080019c8 <getNextMain>:

struct Menu menuMain ={IDDLE,IDDLE,IDDLE,IDDLE};


unsigned char getNextMain(unsigned char nextState)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	71fb      	strb	r3, [r7, #7]

    menuMain.menuNext = nextState;
 80019d2:	4a05      	ldr	r2, [pc, #20]	; (80019e8 <getNextMain+0x20>)
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	7013      	strb	r3, [r2, #0]
//    printf("menuMain.menuNext = %d\n",menuMain.menuNext);
    return menuMain.menuNext;
 80019d8:	4b03      	ldr	r3, [pc, #12]	; (80019e8 <getNextMain+0x20>)
 80019da:	781b      	ldrb	r3, [r3, #0]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	2000027c 	.word	0x2000027c

080019ec <setSelectMain>:

unsigned char setSelectMain(unsigned char *selectedState)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
//    printf("endereco menuMain = %d\n",&menuMain);
    unsigned char state = *selectedState;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	73fb      	strb	r3, [r7, #15]
    menuMain.menuSelect = state;
 80019fa:	4a05      	ldr	r2, [pc, #20]	; (8001a10 <setSelectMain+0x24>)
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
 80019fe:	7053      	strb	r3, [r2, #1]
//    printf("menuMain.menuSelect = %d\n",menuMain.menuSelect);
    return menuMain.menuSelect;
 8001a00:	4b03      	ldr	r3, [pc, #12]	; (8001a10 <setSelectMain+0x24>)
 8001a02:	785b      	ldrb	r3, [r3, #1]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3714      	adds	r7, #20
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bc80      	pop	{r7}
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	2000027c 	.word	0x2000027c

08001a14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a1a:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <HAL_MspInit+0x5c>)
 8001a1c:	699b      	ldr	r3, [r3, #24]
 8001a1e:	4a14      	ldr	r2, [pc, #80]	; (8001a70 <HAL_MspInit+0x5c>)
 8001a20:	f043 0301 	orr.w	r3, r3, #1
 8001a24:	6193      	str	r3, [r2, #24]
 8001a26:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <HAL_MspInit+0x5c>)
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a32:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <HAL_MspInit+0x5c>)
 8001a34:	69db      	ldr	r3, [r3, #28]
 8001a36:	4a0e      	ldr	r2, [pc, #56]	; (8001a70 <HAL_MspInit+0x5c>)
 8001a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a3c:	61d3      	str	r3, [r2, #28]
 8001a3e:	4b0c      	ldr	r3, [pc, #48]	; (8001a70 <HAL_MspInit+0x5c>)
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a46:	607b      	str	r3, [r7, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a4a:	4b0a      	ldr	r3, [pc, #40]	; (8001a74 <HAL_MspInit+0x60>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	4a04      	ldr	r2, [pc, #16]	; (8001a74 <HAL_MspInit+0x60>)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a66:	bf00      	nop
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr
 8001a70:	40021000 	.word	0x40021000
 8001a74:	40010000 	.word	0x40010000

08001a78 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a80:	f107 0310 	add.w	r3, r7, #16
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a96:	d12b      	bne.n	8001af0 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a98:	4b17      	ldr	r3, [pc, #92]	; (8001af8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001a9a:	69db      	ldr	r3, [r3, #28]
 8001a9c:	4a16      	ldr	r2, [pc, #88]	; (8001af8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001a9e:	f043 0301 	orr.w	r3, r3, #1
 8001aa2:	61d3      	str	r3, [r2, #28]
 8001aa4:	4b14      	ldr	r3, [pc, #80]	; (8001af8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001aa6:	69db      	ldr	r3, [r3, #28]
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab0:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	4a10      	ldr	r2, [pc, #64]	; (8001af8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001ab6:	f043 0304 	orr.w	r3, r3, #4
 8001aba:	6193      	str	r3, [r2, #24]
 8001abc:	4b0e      	ldr	r3, [pc, #56]	; (8001af8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	f003 0304 	and.w	r3, r3, #4
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad4:	f107 0310 	add.w	r3, r7, #16
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4808      	ldr	r0, [pc, #32]	; (8001afc <HAL_TIM_Encoder_MspInit+0x84>)
 8001adc:	f000 fd8a 	bl	80025f4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	201c      	movs	r0, #28
 8001ae6:	f000 fb3e 	bl	8002166 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001aea:	201c      	movs	r0, #28
 8001aec:	f000 fb57 	bl	800219e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001af0:	bf00      	nop
 8001af2:	3720      	adds	r7, #32
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40021000 	.word	0x40021000
 8001afc:	40010800 	.word	0x40010800

08001b00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a0d      	ldr	r2, [pc, #52]	; (8001b44 <HAL_TIM_Base_MspInit+0x44>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d113      	bne.n	8001b3a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b12:	4b0d      	ldr	r3, [pc, #52]	; (8001b48 <HAL_TIM_Base_MspInit+0x48>)
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	4a0c      	ldr	r2, [pc, #48]	; (8001b48 <HAL_TIM_Base_MspInit+0x48>)
 8001b18:	f043 0302 	orr.w	r3, r3, #2
 8001b1c:	61d3      	str	r3, [r2, #28]
 8001b1e:	4b0a      	ldr	r3, [pc, #40]	; (8001b48 <HAL_TIM_Base_MspInit+0x48>)
 8001b20:	69db      	ldr	r3, [r3, #28]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	201d      	movs	r0, #29
 8001b30:	f000 fb19 	bl	8002166 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b34:	201d      	movs	r0, #29
 8001b36:	f000 fb32 	bl	800219e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b3a:	bf00      	nop
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40000400 	.word	0x40000400
 8001b48:	40021000 	.word	0x40021000

08001b4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b088      	sub	sp, #32
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b54:	f107 0310 	add.w	r3, r7, #16
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a32      	ldr	r2, [pc, #200]	; (8001c30 <HAL_UART_MspInit+0xe4>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d15d      	bne.n	8001c28 <HAL_UART_MspInit+0xdc>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b6c:	4b31      	ldr	r3, [pc, #196]	; (8001c34 <HAL_UART_MspInit+0xe8>)
 8001b6e:	69db      	ldr	r3, [r3, #28]
 8001b70:	4a30      	ldr	r2, [pc, #192]	; (8001c34 <HAL_UART_MspInit+0xe8>)
 8001b72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b76:	61d3      	str	r3, [r2, #28]
 8001b78:	4b2e      	ldr	r3, [pc, #184]	; (8001c34 <HAL_UART_MspInit+0xe8>)
 8001b7a:	69db      	ldr	r3, [r3, #28]
 8001b7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b84:	4b2b      	ldr	r3, [pc, #172]	; (8001c34 <HAL_UART_MspInit+0xe8>)
 8001b86:	699b      	ldr	r3, [r3, #24]
 8001b88:	4a2a      	ldr	r2, [pc, #168]	; (8001c34 <HAL_UART_MspInit+0xe8>)
 8001b8a:	f043 0304 	orr.w	r3, r3, #4
 8001b8e:	6193      	str	r3, [r2, #24]
 8001b90:	4b28      	ldr	r3, [pc, #160]	; (8001c34 <HAL_UART_MspInit+0xe8>)
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	f003 0304 	and.w	r3, r3, #4
 8001b98:	60bb      	str	r3, [r7, #8]
 8001b9a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b9c:	2304      	movs	r3, #4
 8001b9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba8:	f107 0310 	add.w	r3, r7, #16
 8001bac:	4619      	mov	r1, r3
 8001bae:	4822      	ldr	r0, [pc, #136]	; (8001c38 <HAL_UART_MspInit+0xec>)
 8001bb0:	f000 fd20 	bl	80025f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001bb4:	2308      	movs	r3, #8
 8001bb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc0:	f107 0310 	add.w	r3, r7, #16
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	481c      	ldr	r0, [pc, #112]	; (8001c38 <HAL_UART_MspInit+0xec>)
 8001bc8:	f000 fd14 	bl	80025f4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001bcc:	4b1b      	ldr	r3, [pc, #108]	; (8001c3c <HAL_UART_MspInit+0xf0>)
 8001bce:	4a1c      	ldr	r2, [pc, #112]	; (8001c40 <HAL_UART_MspInit+0xf4>)
 8001bd0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bd2:	4b1a      	ldr	r3, [pc, #104]	; (8001c3c <HAL_UART_MspInit+0xf0>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bd8:	4b18      	ldr	r3, [pc, #96]	; (8001c3c <HAL_UART_MspInit+0xf0>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bde:	4b17      	ldr	r3, [pc, #92]	; (8001c3c <HAL_UART_MspInit+0xf0>)
 8001be0:	2280      	movs	r2, #128	; 0x80
 8001be2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001be4:	4b15      	ldr	r3, [pc, #84]	; (8001c3c <HAL_UART_MspInit+0xf0>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bea:	4b14      	ldr	r3, [pc, #80]	; (8001c3c <HAL_UART_MspInit+0xf0>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001bf0:	4b12      	ldr	r3, [pc, #72]	; (8001c3c <HAL_UART_MspInit+0xf0>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001bf6:	4b11      	ldr	r3, [pc, #68]	; (8001c3c <HAL_UART_MspInit+0xf0>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001bfc:	480f      	ldr	r0, [pc, #60]	; (8001c3c <HAL_UART_MspInit+0xf0>)
 8001bfe:	f000 fae9 	bl	80021d4 <HAL_DMA_Init>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8001c08:	f7ff fed8 	bl	80019bc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4a0b      	ldr	r2, [pc, #44]	; (8001c3c <HAL_UART_MspInit+0xf0>)
 8001c10:	639a      	str	r2, [r3, #56]	; 0x38
 8001c12:	4a0a      	ldr	r2, [pc, #40]	; (8001c3c <HAL_UART_MspInit+0xf0>)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	2026      	movs	r0, #38	; 0x26
 8001c1e:	f000 faa2 	bl	8002166 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c22:	2026      	movs	r0, #38	; 0x26
 8001c24:	f000 fabb 	bl	800219e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c28:	bf00      	nop
 8001c2a:	3720      	adds	r7, #32
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40004400 	.word	0x40004400
 8001c34:	40021000 	.word	0x40021000
 8001c38:	40010800 	.word	0x40010800
 8001c3c:	20000234 	.word	0x20000234
 8001c40:	4002006c 	.word	0x4002006c

08001c44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c48:	e7fe      	b.n	8001c48 <NMI_Handler+0x4>

08001c4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c4e:	e7fe      	b.n	8001c4e <HardFault_Handler+0x4>

08001c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c54:	e7fe      	b.n	8001c54 <MemManage_Handler+0x4>

08001c56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c56:	b480      	push	{r7}
 8001c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c5a:	e7fe      	b.n	8001c5a <BusFault_Handler+0x4>

08001c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c60:	e7fe      	b.n	8001c60 <UsageFault_Handler+0x4>

08001c62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c62:	b480      	push	{r7}
 8001c64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bc80      	pop	{r7}
 8001c6c:	4770      	bx	lr

08001c6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bc80      	pop	{r7}
 8001c78:	4770      	bx	lr

08001c7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bc80      	pop	{r7}
 8001c84:	4770      	bx	lr

08001c86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c8a:	f000 f955 	bl	8001f38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BT_MENU_Pin);
 8001c96:	2010      	movs	r0, #16
 8001c98:	f000 fe48 	bl	800292c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001ca4:	4802      	ldr	r0, [pc, #8]	; (8001cb0 <DMA1_Channel6_IRQHandler+0x10>)
 8001ca6:	f000 fb9f 	bl	80023e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000234 	.word	0x20000234

08001cb4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BT_AVANCA_Pin);
 8001cb8:	2020      	movs	r0, #32
 8001cba:	f000 fe37 	bl	800292c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BT_SELECT_Pin);
 8001cbe:	2040      	movs	r0, #64	; 0x40
 8001cc0:	f000 fe34 	bl	800292c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BT_STOP_Pin);
 8001cc4:	2080      	movs	r0, #128	; 0x80
 8001cc6:	f000 fe31 	bl	800292c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BT_INSERT_Pin);
 8001cca:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001cce:	f000 fe2d 	bl	800292c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
	...

08001cd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001cdc:	4802      	ldr	r0, [pc, #8]	; (8001ce8 <TIM2_IRQHandler+0x10>)
 8001cde:	f001 fb48 	bl	8003372 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20000160 	.word	0x20000160

08001cec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001cf0:	4802      	ldr	r0, [pc, #8]	; (8001cfc <TIM3_IRQHandler+0x10>)
 8001cf2:	f001 fb3e 	bl	8003372 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	200001a8 	.word	0x200001a8

08001d00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d04:	4802      	ldr	r0, [pc, #8]	; (8001d10 <USART2_IRQHandler+0x10>)
 8001d06:	f001 fed1 	bl	8003aac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	200001f0 	.word	0x200001f0

08001d14 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d20:	2300      	movs	r3, #0
 8001d22:	617b      	str	r3, [r7, #20]
 8001d24:	e00a      	b.n	8001d3c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d26:	f3af 8000 	nop.w
 8001d2a:	4601      	mov	r1, r0
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	1c5a      	adds	r2, r3, #1
 8001d30:	60ba      	str	r2, [r7, #8]
 8001d32:	b2ca      	uxtb	r2, r1
 8001d34:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	617b      	str	r3, [r7, #20]
 8001d3c:	697a      	ldr	r2, [r7, #20]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	dbf0      	blt.n	8001d26 <_read+0x12>
	}

return len;
 8001d44:	687b      	ldr	r3, [r7, #4]
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3718      	adds	r7, #24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b086      	sub	sp, #24
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	60f8      	str	r0, [r7, #12]
 8001d56:	60b9      	str	r1, [r7, #8]
 8001d58:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	617b      	str	r3, [r7, #20]
 8001d5e:	e009      	b.n	8001d74 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	1c5a      	adds	r2, r3, #1
 8001d64:	60ba      	str	r2, [r7, #8]
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	3301      	adds	r3, #1
 8001d72:	617b      	str	r3, [r7, #20]
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	dbf1      	blt.n	8001d60 <_write+0x12>
	}
	return len;
 8001d7c:	687b      	ldr	r3, [r7, #4]
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3718      	adds	r7, #24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <_close>:

int _close(int file)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
	return -1;
 8001d8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bc80      	pop	{r7}
 8001d9a:	4770      	bx	lr

08001d9c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dac:	605a      	str	r2, [r3, #4]
	return 0;
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc80      	pop	{r7}
 8001db8:	4770      	bx	lr

08001dba <_isatty>:

int _isatty(int file)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b083      	sub	sp, #12
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
	return 1;
 8001dc2:	2301      	movs	r3, #1
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr

08001dce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b085      	sub	sp, #20
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	60f8      	str	r0, [r7, #12]
 8001dd6:	60b9      	str	r1, [r7, #8]
 8001dd8:	607a      	str	r2, [r7, #4]
	return 0;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3714      	adds	r7, #20
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bc80      	pop	{r7}
 8001de4:	4770      	bx	lr
	...

08001de8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001df0:	4a14      	ldr	r2, [pc, #80]	; (8001e44 <_sbrk+0x5c>)
 8001df2:	4b15      	ldr	r3, [pc, #84]	; (8001e48 <_sbrk+0x60>)
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dfc:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <_sbrk+0x64>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d102      	bne.n	8001e0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e04:	4b11      	ldr	r3, [pc, #68]	; (8001e4c <_sbrk+0x64>)
 8001e06:	4a12      	ldr	r2, [pc, #72]	; (8001e50 <_sbrk+0x68>)
 8001e08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e0a:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <_sbrk+0x64>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4413      	add	r3, r2
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d207      	bcs.n	8001e28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e18:	f002 f9f6 	bl	8004208 <__errno>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	220c      	movs	r2, #12
 8001e20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e22:	f04f 33ff 	mov.w	r3, #4294967295
 8001e26:	e009      	b.n	8001e3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e28:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <_sbrk+0x64>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e2e:	4b07      	ldr	r3, [pc, #28]	; (8001e4c <_sbrk+0x64>)
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4413      	add	r3, r2
 8001e36:	4a05      	ldr	r2, [pc, #20]	; (8001e4c <_sbrk+0x64>)
 8001e38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20005000 	.word	0x20005000
 8001e48:	00000400 	.word	0x00000400
 8001e4c:	20000280 	.word	0x20000280
 8001e50:	20000298 	.word	0x20000298

08001e54 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e58:	bf00      	nop
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr

08001e60 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e60:	480c      	ldr	r0, [pc, #48]	; (8001e94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e62:	490d      	ldr	r1, [pc, #52]	; (8001e98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e64:	4a0d      	ldr	r2, [pc, #52]	; (8001e9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e68:	e002      	b.n	8001e70 <LoopCopyDataInit>

08001e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e6e:	3304      	adds	r3, #4

08001e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e74:	d3f9      	bcc.n	8001e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e76:	4a0a      	ldr	r2, [pc, #40]	; (8001ea0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e78:	4c0a      	ldr	r4, [pc, #40]	; (8001ea4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e7c:	e001      	b.n	8001e82 <LoopFillZerobss>

08001e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e80:	3204      	adds	r2, #4

08001e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e84:	d3fb      	bcc.n	8001e7e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e86:	f7ff ffe5 	bl	8001e54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e8a:	f002 f9c3 	bl	8004214 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e8e:	f7ff f9f5 	bl	800127c <main>
  bx lr
 8001e92:	4770      	bx	lr
  ldr r0, =_sdata
 8001e94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e98:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8001e9c:	0800593c 	.word	0x0800593c
  ldr r2, =_sbss
 8001ea0:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8001ea4:	20000298 	.word	0x20000298

08001ea8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ea8:	e7fe      	b.n	8001ea8 <ADC1_2_IRQHandler>
	...

08001eac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eb0:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <HAL_Init+0x28>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a07      	ldr	r2, [pc, #28]	; (8001ed4 <HAL_Init+0x28>)
 8001eb6:	f043 0310 	orr.w	r3, r3, #16
 8001eba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ebc:	2003      	movs	r0, #3
 8001ebe:	f000 f947 	bl	8002150 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ec2:	200f      	movs	r0, #15
 8001ec4:	f000 f808 	bl	8001ed8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ec8:	f7ff fda4 	bl	8001a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40022000 	.word	0x40022000

08001ed8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ee0:	4b12      	ldr	r3, [pc, #72]	; (8001f2c <HAL_InitTick+0x54>)
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	4b12      	ldr	r3, [pc, #72]	; (8001f30 <HAL_InitTick+0x58>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	4619      	mov	r1, r3
 8001eea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f000 f95f 	bl	80021ba <HAL_SYSTICK_Config>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e00e      	b.n	8001f24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2b0f      	cmp	r3, #15
 8001f0a:	d80a      	bhi.n	8001f22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	6879      	ldr	r1, [r7, #4]
 8001f10:	f04f 30ff 	mov.w	r0, #4294967295
 8001f14:	f000 f927 	bl	8002166 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f18:	4a06      	ldr	r2, [pc, #24]	; (8001f34 <HAL_InitTick+0x5c>)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	e000      	b.n	8001f24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20000058 	.word	0x20000058
 8001f30:	20000060 	.word	0x20000060
 8001f34:	2000005c 	.word	0x2000005c

08001f38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f3c:	4b05      	ldr	r3, [pc, #20]	; (8001f54 <HAL_IncTick+0x1c>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	461a      	mov	r2, r3
 8001f42:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <HAL_IncTick+0x20>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4413      	add	r3, r2
 8001f48:	4a03      	ldr	r2, [pc, #12]	; (8001f58 <HAL_IncTick+0x20>)
 8001f4a:	6013      	str	r3, [r2, #0]
}
 8001f4c:	bf00      	nop
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr
 8001f54:	20000060 	.word	0x20000060
 8001f58:	20000284 	.word	0x20000284

08001f5c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f60:	4b02      	ldr	r3, [pc, #8]	; (8001f6c <HAL_GetTick+0x10>)
 8001f62:	681b      	ldr	r3, [r3, #0]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr
 8001f6c:	20000284 	.word	0x20000284

08001f70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f78:	f7ff fff0 	bl	8001f5c <HAL_GetTick>
 8001f7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f88:	d005      	beq.n	8001f96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f8a:	4b0a      	ldr	r3, [pc, #40]	; (8001fb4 <HAL_Delay+0x44>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	4413      	add	r3, r2
 8001f94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f96:	bf00      	nop
 8001f98:	f7ff ffe0 	bl	8001f5c <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d8f7      	bhi.n	8001f98 <HAL_Delay+0x28>
  {
  }
}
 8001fa8:	bf00      	nop
 8001faa:	bf00      	nop
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	20000060 	.word	0x20000060

08001fb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f003 0307 	and.w	r3, r3, #7
 8001fc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <__NVIC_SetPriorityGrouping+0x44>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fe0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fe4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fe8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fea:	4a04      	ldr	r2, [pc, #16]	; (8001ffc <__NVIC_SetPriorityGrouping+0x44>)
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	60d3      	str	r3, [r2, #12]
}
 8001ff0:	bf00      	nop
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bc80      	pop	{r7}
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	e000ed00 	.word	0xe000ed00

08002000 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002004:	4b04      	ldr	r3, [pc, #16]	; (8002018 <__NVIC_GetPriorityGrouping+0x18>)
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	0a1b      	lsrs	r3, r3, #8
 800200a:	f003 0307 	and.w	r3, r3, #7
}
 800200e:	4618      	mov	r0, r3
 8002010:	46bd      	mov	sp, r7
 8002012:	bc80      	pop	{r7}
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	e000ed00 	.word	0xe000ed00

0800201c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	2b00      	cmp	r3, #0
 800202c:	db0b      	blt.n	8002046 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800202e:	79fb      	ldrb	r3, [r7, #7]
 8002030:	f003 021f 	and.w	r2, r3, #31
 8002034:	4906      	ldr	r1, [pc, #24]	; (8002050 <__NVIC_EnableIRQ+0x34>)
 8002036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203a:	095b      	lsrs	r3, r3, #5
 800203c:	2001      	movs	r0, #1
 800203e:	fa00 f202 	lsl.w	r2, r0, r2
 8002042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr
 8002050:	e000e100 	.word	0xe000e100

08002054 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	6039      	str	r1, [r7, #0]
 800205e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002064:	2b00      	cmp	r3, #0
 8002066:	db0a      	blt.n	800207e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	b2da      	uxtb	r2, r3
 800206c:	490c      	ldr	r1, [pc, #48]	; (80020a0 <__NVIC_SetPriority+0x4c>)
 800206e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002072:	0112      	lsls	r2, r2, #4
 8002074:	b2d2      	uxtb	r2, r2
 8002076:	440b      	add	r3, r1
 8002078:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800207c:	e00a      	b.n	8002094 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	b2da      	uxtb	r2, r3
 8002082:	4908      	ldr	r1, [pc, #32]	; (80020a4 <__NVIC_SetPriority+0x50>)
 8002084:	79fb      	ldrb	r3, [r7, #7]
 8002086:	f003 030f 	and.w	r3, r3, #15
 800208a:	3b04      	subs	r3, #4
 800208c:	0112      	lsls	r2, r2, #4
 800208e:	b2d2      	uxtb	r2, r2
 8002090:	440b      	add	r3, r1
 8002092:	761a      	strb	r2, [r3, #24]
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	bc80      	pop	{r7}
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	e000e100 	.word	0xe000e100
 80020a4:	e000ed00 	.word	0xe000ed00

080020a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b089      	sub	sp, #36	; 0x24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f003 0307 	and.w	r3, r3, #7
 80020ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	f1c3 0307 	rsb	r3, r3, #7
 80020c2:	2b04      	cmp	r3, #4
 80020c4:	bf28      	it	cs
 80020c6:	2304      	movcs	r3, #4
 80020c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	3304      	adds	r3, #4
 80020ce:	2b06      	cmp	r3, #6
 80020d0:	d902      	bls.n	80020d8 <NVIC_EncodePriority+0x30>
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	3b03      	subs	r3, #3
 80020d6:	e000      	b.n	80020da <NVIC_EncodePriority+0x32>
 80020d8:	2300      	movs	r3, #0
 80020da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020dc:	f04f 32ff 	mov.w	r2, #4294967295
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	fa02 f303 	lsl.w	r3, r2, r3
 80020e6:	43da      	mvns	r2, r3
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	401a      	ands	r2, r3
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020f0:	f04f 31ff 	mov.w	r1, #4294967295
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	fa01 f303 	lsl.w	r3, r1, r3
 80020fa:	43d9      	mvns	r1, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002100:	4313      	orrs	r3, r2
         );
}
 8002102:	4618      	mov	r0, r3
 8002104:	3724      	adds	r7, #36	; 0x24
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr

0800210c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3b01      	subs	r3, #1
 8002118:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800211c:	d301      	bcc.n	8002122 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800211e:	2301      	movs	r3, #1
 8002120:	e00f      	b.n	8002142 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002122:	4a0a      	ldr	r2, [pc, #40]	; (800214c <SysTick_Config+0x40>)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	3b01      	subs	r3, #1
 8002128:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800212a:	210f      	movs	r1, #15
 800212c:	f04f 30ff 	mov.w	r0, #4294967295
 8002130:	f7ff ff90 	bl	8002054 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002134:	4b05      	ldr	r3, [pc, #20]	; (800214c <SysTick_Config+0x40>)
 8002136:	2200      	movs	r2, #0
 8002138:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800213a:	4b04      	ldr	r3, [pc, #16]	; (800214c <SysTick_Config+0x40>)
 800213c:	2207      	movs	r2, #7
 800213e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	e000e010 	.word	0xe000e010

08002150 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f7ff ff2d 	bl	8001fb8 <__NVIC_SetPriorityGrouping>
}
 800215e:	bf00      	nop
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002166:	b580      	push	{r7, lr}
 8002168:	b086      	sub	sp, #24
 800216a:	af00      	add	r7, sp, #0
 800216c:	4603      	mov	r3, r0
 800216e:	60b9      	str	r1, [r7, #8]
 8002170:	607a      	str	r2, [r7, #4]
 8002172:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002174:	2300      	movs	r3, #0
 8002176:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002178:	f7ff ff42 	bl	8002000 <__NVIC_GetPriorityGrouping>
 800217c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	68b9      	ldr	r1, [r7, #8]
 8002182:	6978      	ldr	r0, [r7, #20]
 8002184:	f7ff ff90 	bl	80020a8 <NVIC_EncodePriority>
 8002188:	4602      	mov	r2, r0
 800218a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800218e:	4611      	mov	r1, r2
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff ff5f 	bl	8002054 <__NVIC_SetPriority>
}
 8002196:	bf00      	nop
 8002198:	3718      	adds	r7, #24
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b082      	sub	sp, #8
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	4603      	mov	r3, r0
 80021a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff ff35 	bl	800201c <__NVIC_EnableIRQ>
}
 80021b2:	bf00      	nop
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b082      	sub	sp, #8
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7ff ffa2 	bl	800210c <SysTick_Config>
 80021c8:	4603      	mov	r3, r0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80021dc:	2300      	movs	r3, #0
 80021de:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d101      	bne.n	80021ea <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e043      	b.n	8002272 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	461a      	mov	r2, r3
 80021f0:	4b22      	ldr	r3, [pc, #136]	; (800227c <HAL_DMA_Init+0xa8>)
 80021f2:	4413      	add	r3, r2
 80021f4:	4a22      	ldr	r2, [pc, #136]	; (8002280 <HAL_DMA_Init+0xac>)
 80021f6:	fba2 2303 	umull	r2, r3, r2, r3
 80021fa:	091b      	lsrs	r3, r3, #4
 80021fc:	009a      	lsls	r2, r3, #2
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a1f      	ldr	r2, [pc, #124]	; (8002284 <HAL_DMA_Init+0xb0>)
 8002206:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2202      	movs	r2, #2
 800220c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800221e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002222:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800222c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	68db      	ldr	r3, [r3, #12]
 8002232:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002238:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002244:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	4313      	orrs	r3, r2
 8002250:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3714      	adds	r7, #20
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr
 800227c:	bffdfff8 	.word	0xbffdfff8
 8002280:	cccccccd 	.word	0xcccccccd
 8002284:	40020000 	.word	0x40020000

08002288 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002290:	2300      	movs	r3, #0
 8002292:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800229a:	2b02      	cmp	r3, #2
 800229c:	d008      	beq.n	80022b0 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2204      	movs	r2, #4
 80022a2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e020      	b.n	80022f2 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f022 020e 	bic.w	r2, r2, #14
 80022be:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f022 0201 	bic.w	r2, r2, #1
 80022ce:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022d8:	2101      	movs	r1, #1
 80022da:	fa01 f202 	lsl.w	r2, r1, r2
 80022de:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80022f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3714      	adds	r7, #20
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr

080022fc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002304:	2300      	movs	r3, #0
 8002306:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800230e:	2b02      	cmp	r3, #2
 8002310:	d005      	beq.n	800231e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2204      	movs	r2, #4
 8002316:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	73fb      	strb	r3, [r7, #15]
 800231c:	e051      	b.n	80023c2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f022 020e 	bic.w	r2, r2, #14
 800232c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f022 0201 	bic.w	r2, r2, #1
 800233c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a22      	ldr	r2, [pc, #136]	; (80023cc <HAL_DMA_Abort_IT+0xd0>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d029      	beq.n	800239c <HAL_DMA_Abort_IT+0xa0>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a20      	ldr	r2, [pc, #128]	; (80023d0 <HAL_DMA_Abort_IT+0xd4>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d022      	beq.n	8002398 <HAL_DMA_Abort_IT+0x9c>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a1f      	ldr	r2, [pc, #124]	; (80023d4 <HAL_DMA_Abort_IT+0xd8>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d01a      	beq.n	8002392 <HAL_DMA_Abort_IT+0x96>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a1d      	ldr	r2, [pc, #116]	; (80023d8 <HAL_DMA_Abort_IT+0xdc>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d012      	beq.n	800238c <HAL_DMA_Abort_IT+0x90>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a1c      	ldr	r2, [pc, #112]	; (80023dc <HAL_DMA_Abort_IT+0xe0>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d00a      	beq.n	8002386 <HAL_DMA_Abort_IT+0x8a>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a1a      	ldr	r2, [pc, #104]	; (80023e0 <HAL_DMA_Abort_IT+0xe4>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d102      	bne.n	8002380 <HAL_DMA_Abort_IT+0x84>
 800237a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800237e:	e00e      	b.n	800239e <HAL_DMA_Abort_IT+0xa2>
 8002380:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002384:	e00b      	b.n	800239e <HAL_DMA_Abort_IT+0xa2>
 8002386:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800238a:	e008      	b.n	800239e <HAL_DMA_Abort_IT+0xa2>
 800238c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002390:	e005      	b.n	800239e <HAL_DMA_Abort_IT+0xa2>
 8002392:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002396:	e002      	b.n	800239e <HAL_DMA_Abort_IT+0xa2>
 8002398:	2310      	movs	r3, #16
 800239a:	e000      	b.n	800239e <HAL_DMA_Abort_IT+0xa2>
 800239c:	2301      	movs	r3, #1
 800239e:	4a11      	ldr	r2, [pc, #68]	; (80023e4 <HAL_DMA_Abort_IT+0xe8>)
 80023a0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2201      	movs	r2, #1
 80023a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d003      	beq.n	80023c2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	4798      	blx	r3
    } 
  }
  return status;
 80023c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40020008 	.word	0x40020008
 80023d0:	4002001c 	.word	0x4002001c
 80023d4:	40020030 	.word	0x40020030
 80023d8:	40020044 	.word	0x40020044
 80023dc:	40020058 	.word	0x40020058
 80023e0:	4002006c 	.word	0x4002006c
 80023e4:	40020000 	.word	0x40020000

080023e8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002404:	2204      	movs	r2, #4
 8002406:	409a      	lsls	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	4013      	ands	r3, r2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d04f      	beq.n	80024b0 <HAL_DMA_IRQHandler+0xc8>
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	f003 0304 	and.w	r3, r3, #4
 8002416:	2b00      	cmp	r3, #0
 8002418:	d04a      	beq.n	80024b0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0320 	and.w	r3, r3, #32
 8002424:	2b00      	cmp	r3, #0
 8002426:	d107      	bne.n	8002438 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 0204 	bic.w	r2, r2, #4
 8002436:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a66      	ldr	r2, [pc, #408]	; (80025d8 <HAL_DMA_IRQHandler+0x1f0>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d029      	beq.n	8002496 <HAL_DMA_IRQHandler+0xae>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a65      	ldr	r2, [pc, #404]	; (80025dc <HAL_DMA_IRQHandler+0x1f4>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d022      	beq.n	8002492 <HAL_DMA_IRQHandler+0xaa>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a63      	ldr	r2, [pc, #396]	; (80025e0 <HAL_DMA_IRQHandler+0x1f8>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d01a      	beq.n	800248c <HAL_DMA_IRQHandler+0xa4>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a62      	ldr	r2, [pc, #392]	; (80025e4 <HAL_DMA_IRQHandler+0x1fc>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d012      	beq.n	8002486 <HAL_DMA_IRQHandler+0x9e>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a60      	ldr	r2, [pc, #384]	; (80025e8 <HAL_DMA_IRQHandler+0x200>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d00a      	beq.n	8002480 <HAL_DMA_IRQHandler+0x98>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a5f      	ldr	r2, [pc, #380]	; (80025ec <HAL_DMA_IRQHandler+0x204>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d102      	bne.n	800247a <HAL_DMA_IRQHandler+0x92>
 8002474:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002478:	e00e      	b.n	8002498 <HAL_DMA_IRQHandler+0xb0>
 800247a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800247e:	e00b      	b.n	8002498 <HAL_DMA_IRQHandler+0xb0>
 8002480:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002484:	e008      	b.n	8002498 <HAL_DMA_IRQHandler+0xb0>
 8002486:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800248a:	e005      	b.n	8002498 <HAL_DMA_IRQHandler+0xb0>
 800248c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002490:	e002      	b.n	8002498 <HAL_DMA_IRQHandler+0xb0>
 8002492:	2340      	movs	r3, #64	; 0x40
 8002494:	e000      	b.n	8002498 <HAL_DMA_IRQHandler+0xb0>
 8002496:	2304      	movs	r3, #4
 8002498:	4a55      	ldr	r2, [pc, #340]	; (80025f0 <HAL_DMA_IRQHandler+0x208>)
 800249a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	f000 8094 	beq.w	80025ce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80024ae:	e08e      	b.n	80025ce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b4:	2202      	movs	r2, #2
 80024b6:	409a      	lsls	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	4013      	ands	r3, r2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d056      	beq.n	800256e <HAL_DMA_IRQHandler+0x186>
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d051      	beq.n	800256e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0320 	and.w	r3, r3, #32
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d10b      	bne.n	80024f0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f022 020a 	bic.w	r2, r2, #10
 80024e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a38      	ldr	r2, [pc, #224]	; (80025d8 <HAL_DMA_IRQHandler+0x1f0>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d029      	beq.n	800254e <HAL_DMA_IRQHandler+0x166>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a37      	ldr	r2, [pc, #220]	; (80025dc <HAL_DMA_IRQHandler+0x1f4>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d022      	beq.n	800254a <HAL_DMA_IRQHandler+0x162>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a35      	ldr	r2, [pc, #212]	; (80025e0 <HAL_DMA_IRQHandler+0x1f8>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d01a      	beq.n	8002544 <HAL_DMA_IRQHandler+0x15c>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a34      	ldr	r2, [pc, #208]	; (80025e4 <HAL_DMA_IRQHandler+0x1fc>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d012      	beq.n	800253e <HAL_DMA_IRQHandler+0x156>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a32      	ldr	r2, [pc, #200]	; (80025e8 <HAL_DMA_IRQHandler+0x200>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d00a      	beq.n	8002538 <HAL_DMA_IRQHandler+0x150>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a31      	ldr	r2, [pc, #196]	; (80025ec <HAL_DMA_IRQHandler+0x204>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d102      	bne.n	8002532 <HAL_DMA_IRQHandler+0x14a>
 800252c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002530:	e00e      	b.n	8002550 <HAL_DMA_IRQHandler+0x168>
 8002532:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002536:	e00b      	b.n	8002550 <HAL_DMA_IRQHandler+0x168>
 8002538:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800253c:	e008      	b.n	8002550 <HAL_DMA_IRQHandler+0x168>
 800253e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002542:	e005      	b.n	8002550 <HAL_DMA_IRQHandler+0x168>
 8002544:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002548:	e002      	b.n	8002550 <HAL_DMA_IRQHandler+0x168>
 800254a:	2320      	movs	r3, #32
 800254c:	e000      	b.n	8002550 <HAL_DMA_IRQHandler+0x168>
 800254e:	2302      	movs	r3, #2
 8002550:	4a27      	ldr	r2, [pc, #156]	; (80025f0 <HAL_DMA_IRQHandler+0x208>)
 8002552:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002560:	2b00      	cmp	r3, #0
 8002562:	d034      	beq.n	80025ce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800256c:	e02f      	b.n	80025ce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	2208      	movs	r2, #8
 8002574:	409a      	lsls	r2, r3
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	4013      	ands	r3, r2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d028      	beq.n	80025d0 <HAL_DMA_IRQHandler+0x1e8>
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	f003 0308 	and.w	r3, r3, #8
 8002584:	2b00      	cmp	r3, #0
 8002586:	d023      	beq.n	80025d0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f022 020e 	bic.w	r2, r2, #14
 8002596:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025a0:	2101      	movs	r1, #1
 80025a2:	fa01 f202 	lsl.w	r2, r1, r2
 80025a6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2201      	movs	r2, #1
 80025b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d004      	beq.n	80025d0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	4798      	blx	r3
    }
  }
  return;
 80025ce:	bf00      	nop
 80025d0:	bf00      	nop
}
 80025d2:	3710      	adds	r7, #16
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	40020008 	.word	0x40020008
 80025dc:	4002001c 	.word	0x4002001c
 80025e0:	40020030 	.word	0x40020030
 80025e4:	40020044 	.word	0x40020044
 80025e8:	40020058 	.word	0x40020058
 80025ec:	4002006c 	.word	0x4002006c
 80025f0:	40020000 	.word	0x40020000

080025f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b08b      	sub	sp, #44	; 0x2c
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025fe:	2300      	movs	r3, #0
 8002600:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002602:	2300      	movs	r3, #0
 8002604:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002606:	e169      	b.n	80028dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002608:	2201      	movs	r2, #1
 800260a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	69fa      	ldr	r2, [r7, #28]
 8002618:	4013      	ands	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800261c:	69ba      	ldr	r2, [r7, #24]
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	429a      	cmp	r2, r3
 8002622:	f040 8158 	bne.w	80028d6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	4a9a      	ldr	r2, [pc, #616]	; (8002894 <HAL_GPIO_Init+0x2a0>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d05e      	beq.n	80026ee <HAL_GPIO_Init+0xfa>
 8002630:	4a98      	ldr	r2, [pc, #608]	; (8002894 <HAL_GPIO_Init+0x2a0>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d875      	bhi.n	8002722 <HAL_GPIO_Init+0x12e>
 8002636:	4a98      	ldr	r2, [pc, #608]	; (8002898 <HAL_GPIO_Init+0x2a4>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d058      	beq.n	80026ee <HAL_GPIO_Init+0xfa>
 800263c:	4a96      	ldr	r2, [pc, #600]	; (8002898 <HAL_GPIO_Init+0x2a4>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d86f      	bhi.n	8002722 <HAL_GPIO_Init+0x12e>
 8002642:	4a96      	ldr	r2, [pc, #600]	; (800289c <HAL_GPIO_Init+0x2a8>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d052      	beq.n	80026ee <HAL_GPIO_Init+0xfa>
 8002648:	4a94      	ldr	r2, [pc, #592]	; (800289c <HAL_GPIO_Init+0x2a8>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d869      	bhi.n	8002722 <HAL_GPIO_Init+0x12e>
 800264e:	4a94      	ldr	r2, [pc, #592]	; (80028a0 <HAL_GPIO_Init+0x2ac>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d04c      	beq.n	80026ee <HAL_GPIO_Init+0xfa>
 8002654:	4a92      	ldr	r2, [pc, #584]	; (80028a0 <HAL_GPIO_Init+0x2ac>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d863      	bhi.n	8002722 <HAL_GPIO_Init+0x12e>
 800265a:	4a92      	ldr	r2, [pc, #584]	; (80028a4 <HAL_GPIO_Init+0x2b0>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d046      	beq.n	80026ee <HAL_GPIO_Init+0xfa>
 8002660:	4a90      	ldr	r2, [pc, #576]	; (80028a4 <HAL_GPIO_Init+0x2b0>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d85d      	bhi.n	8002722 <HAL_GPIO_Init+0x12e>
 8002666:	2b12      	cmp	r3, #18
 8002668:	d82a      	bhi.n	80026c0 <HAL_GPIO_Init+0xcc>
 800266a:	2b12      	cmp	r3, #18
 800266c:	d859      	bhi.n	8002722 <HAL_GPIO_Init+0x12e>
 800266e:	a201      	add	r2, pc, #4	; (adr r2, 8002674 <HAL_GPIO_Init+0x80>)
 8002670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002674:	080026ef 	.word	0x080026ef
 8002678:	080026c9 	.word	0x080026c9
 800267c:	080026db 	.word	0x080026db
 8002680:	0800271d 	.word	0x0800271d
 8002684:	08002723 	.word	0x08002723
 8002688:	08002723 	.word	0x08002723
 800268c:	08002723 	.word	0x08002723
 8002690:	08002723 	.word	0x08002723
 8002694:	08002723 	.word	0x08002723
 8002698:	08002723 	.word	0x08002723
 800269c:	08002723 	.word	0x08002723
 80026a0:	08002723 	.word	0x08002723
 80026a4:	08002723 	.word	0x08002723
 80026a8:	08002723 	.word	0x08002723
 80026ac:	08002723 	.word	0x08002723
 80026b0:	08002723 	.word	0x08002723
 80026b4:	08002723 	.word	0x08002723
 80026b8:	080026d1 	.word	0x080026d1
 80026bc:	080026e5 	.word	0x080026e5
 80026c0:	4a79      	ldr	r2, [pc, #484]	; (80028a8 <HAL_GPIO_Init+0x2b4>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d013      	beq.n	80026ee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026c6:	e02c      	b.n	8002722 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	623b      	str	r3, [r7, #32]
          break;
 80026ce:	e029      	b.n	8002724 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	3304      	adds	r3, #4
 80026d6:	623b      	str	r3, [r7, #32]
          break;
 80026d8:	e024      	b.n	8002724 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	3308      	adds	r3, #8
 80026e0:	623b      	str	r3, [r7, #32]
          break;
 80026e2:	e01f      	b.n	8002724 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	330c      	adds	r3, #12
 80026ea:	623b      	str	r3, [r7, #32]
          break;
 80026ec:	e01a      	b.n	8002724 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d102      	bne.n	80026fc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80026f6:	2304      	movs	r3, #4
 80026f8:	623b      	str	r3, [r7, #32]
          break;
 80026fa:	e013      	b.n	8002724 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	2b01      	cmp	r3, #1
 8002702:	d105      	bne.n	8002710 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002704:	2308      	movs	r3, #8
 8002706:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	69fa      	ldr	r2, [r7, #28]
 800270c:	611a      	str	r2, [r3, #16]
          break;
 800270e:	e009      	b.n	8002724 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002710:	2308      	movs	r3, #8
 8002712:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	69fa      	ldr	r2, [r7, #28]
 8002718:	615a      	str	r2, [r3, #20]
          break;
 800271a:	e003      	b.n	8002724 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800271c:	2300      	movs	r3, #0
 800271e:	623b      	str	r3, [r7, #32]
          break;
 8002720:	e000      	b.n	8002724 <HAL_GPIO_Init+0x130>
          break;
 8002722:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	2bff      	cmp	r3, #255	; 0xff
 8002728:	d801      	bhi.n	800272e <HAL_GPIO_Init+0x13a>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	e001      	b.n	8002732 <HAL_GPIO_Init+0x13e>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	3304      	adds	r3, #4
 8002732:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	2bff      	cmp	r3, #255	; 0xff
 8002738:	d802      	bhi.n	8002740 <HAL_GPIO_Init+0x14c>
 800273a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	e002      	b.n	8002746 <HAL_GPIO_Init+0x152>
 8002740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002742:	3b08      	subs	r3, #8
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	210f      	movs	r1, #15
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	fa01 f303 	lsl.w	r3, r1, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	401a      	ands	r2, r3
 8002758:	6a39      	ldr	r1, [r7, #32]
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	fa01 f303 	lsl.w	r3, r1, r3
 8002760:	431a      	orrs	r2, r3
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 80b1 	beq.w	80028d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002774:	4b4d      	ldr	r3, [pc, #308]	; (80028ac <HAL_GPIO_Init+0x2b8>)
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	4a4c      	ldr	r2, [pc, #304]	; (80028ac <HAL_GPIO_Init+0x2b8>)
 800277a:	f043 0301 	orr.w	r3, r3, #1
 800277e:	6193      	str	r3, [r2, #24]
 8002780:	4b4a      	ldr	r3, [pc, #296]	; (80028ac <HAL_GPIO_Init+0x2b8>)
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	f003 0301 	and.w	r3, r3, #1
 8002788:	60bb      	str	r3, [r7, #8]
 800278a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800278c:	4a48      	ldr	r2, [pc, #288]	; (80028b0 <HAL_GPIO_Init+0x2bc>)
 800278e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002790:	089b      	lsrs	r3, r3, #2
 8002792:	3302      	adds	r3, #2
 8002794:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002798:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800279a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279c:	f003 0303 	and.w	r3, r3, #3
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	220f      	movs	r2, #15
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	43db      	mvns	r3, r3
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	4013      	ands	r3, r2
 80027ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	4a40      	ldr	r2, [pc, #256]	; (80028b4 <HAL_GPIO_Init+0x2c0>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d013      	beq.n	80027e0 <HAL_GPIO_Init+0x1ec>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	4a3f      	ldr	r2, [pc, #252]	; (80028b8 <HAL_GPIO_Init+0x2c4>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d00d      	beq.n	80027dc <HAL_GPIO_Init+0x1e8>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4a3e      	ldr	r2, [pc, #248]	; (80028bc <HAL_GPIO_Init+0x2c8>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d007      	beq.n	80027d8 <HAL_GPIO_Init+0x1e4>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4a3d      	ldr	r2, [pc, #244]	; (80028c0 <HAL_GPIO_Init+0x2cc>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d101      	bne.n	80027d4 <HAL_GPIO_Init+0x1e0>
 80027d0:	2303      	movs	r3, #3
 80027d2:	e006      	b.n	80027e2 <HAL_GPIO_Init+0x1ee>
 80027d4:	2304      	movs	r3, #4
 80027d6:	e004      	b.n	80027e2 <HAL_GPIO_Init+0x1ee>
 80027d8:	2302      	movs	r3, #2
 80027da:	e002      	b.n	80027e2 <HAL_GPIO_Init+0x1ee>
 80027dc:	2301      	movs	r3, #1
 80027de:	e000      	b.n	80027e2 <HAL_GPIO_Init+0x1ee>
 80027e0:	2300      	movs	r3, #0
 80027e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027e4:	f002 0203 	and.w	r2, r2, #3
 80027e8:	0092      	lsls	r2, r2, #2
 80027ea:	4093      	lsls	r3, r2
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80027f2:	492f      	ldr	r1, [pc, #188]	; (80028b0 <HAL_GPIO_Init+0x2bc>)
 80027f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f6:	089b      	lsrs	r3, r3, #2
 80027f8:	3302      	adds	r3, #2
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d006      	beq.n	800281a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800280c:	4b2d      	ldr	r3, [pc, #180]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	492c      	ldr	r1, [pc, #176]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	4313      	orrs	r3, r2
 8002816:	600b      	str	r3, [r1, #0]
 8002818:	e006      	b.n	8002828 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800281a:	4b2a      	ldr	r3, [pc, #168]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	43db      	mvns	r3, r3
 8002822:	4928      	ldr	r1, [pc, #160]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 8002824:	4013      	ands	r3, r2
 8002826:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d006      	beq.n	8002842 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002834:	4b23      	ldr	r3, [pc, #140]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	4922      	ldr	r1, [pc, #136]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	4313      	orrs	r3, r2
 800283e:	604b      	str	r3, [r1, #4]
 8002840:	e006      	b.n	8002850 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002842:	4b20      	ldr	r3, [pc, #128]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	43db      	mvns	r3, r3
 800284a:	491e      	ldr	r1, [pc, #120]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 800284c:	4013      	ands	r3, r2
 800284e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d006      	beq.n	800286a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800285c:	4b19      	ldr	r3, [pc, #100]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	4918      	ldr	r1, [pc, #96]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	4313      	orrs	r3, r2
 8002866:	608b      	str	r3, [r1, #8]
 8002868:	e006      	b.n	8002878 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800286a:	4b16      	ldr	r3, [pc, #88]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	43db      	mvns	r3, r3
 8002872:	4914      	ldr	r1, [pc, #80]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 8002874:	4013      	ands	r3, r2
 8002876:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d021      	beq.n	80028c8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002884:	4b0f      	ldr	r3, [pc, #60]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 8002886:	68da      	ldr	r2, [r3, #12]
 8002888:	490e      	ldr	r1, [pc, #56]	; (80028c4 <HAL_GPIO_Init+0x2d0>)
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	4313      	orrs	r3, r2
 800288e:	60cb      	str	r3, [r1, #12]
 8002890:	e021      	b.n	80028d6 <HAL_GPIO_Init+0x2e2>
 8002892:	bf00      	nop
 8002894:	10320000 	.word	0x10320000
 8002898:	10310000 	.word	0x10310000
 800289c:	10220000 	.word	0x10220000
 80028a0:	10210000 	.word	0x10210000
 80028a4:	10120000 	.word	0x10120000
 80028a8:	10110000 	.word	0x10110000
 80028ac:	40021000 	.word	0x40021000
 80028b0:	40010000 	.word	0x40010000
 80028b4:	40010800 	.word	0x40010800
 80028b8:	40010c00 	.word	0x40010c00
 80028bc:	40011000 	.word	0x40011000
 80028c0:	40011400 	.word	0x40011400
 80028c4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028c8:	4b0b      	ldr	r3, [pc, #44]	; (80028f8 <HAL_GPIO_Init+0x304>)
 80028ca:	68da      	ldr	r2, [r3, #12]
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	43db      	mvns	r3, r3
 80028d0:	4909      	ldr	r1, [pc, #36]	; (80028f8 <HAL_GPIO_Init+0x304>)
 80028d2:	4013      	ands	r3, r2
 80028d4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80028d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d8:	3301      	adds	r3, #1
 80028da:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e2:	fa22 f303 	lsr.w	r3, r2, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	f47f ae8e 	bne.w	8002608 <HAL_GPIO_Init+0x14>
  }
}
 80028ec:	bf00      	nop
 80028ee:	bf00      	nop
 80028f0:	372c      	adds	r7, #44	; 0x2c
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr
 80028f8:	40010400 	.word	0x40010400

080028fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	460b      	mov	r3, r1
 8002906:	807b      	strh	r3, [r7, #2]
 8002908:	4613      	mov	r3, r2
 800290a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800290c:	787b      	ldrb	r3, [r7, #1]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d003      	beq.n	800291a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002912:	887a      	ldrh	r2, [r7, #2]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002918:	e003      	b.n	8002922 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800291a:	887b      	ldrh	r3, [r7, #2]
 800291c:	041a      	lsls	r2, r3, #16
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	611a      	str	r2, [r3, #16]
}
 8002922:	bf00      	nop
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr

0800292c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002936:	4b08      	ldr	r3, [pc, #32]	; (8002958 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002938:	695a      	ldr	r2, [r3, #20]
 800293a:	88fb      	ldrh	r3, [r7, #6]
 800293c:	4013      	ands	r3, r2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d006      	beq.n	8002950 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002942:	4a05      	ldr	r2, [pc, #20]	; (8002958 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002944:	88fb      	ldrh	r3, [r7, #6]
 8002946:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002948:	88fb      	ldrh	r3, [r7, #6]
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff f802 	bl	8001954 <HAL_GPIO_EXTI_Callback>
  }
}
 8002950:	bf00      	nop
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40010400 	.word	0x40010400

0800295c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d101      	bne.n	800296e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e272      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	2b00      	cmp	r3, #0
 8002978:	f000 8087 	beq.w	8002a8a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800297c:	4b92      	ldr	r3, [pc, #584]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f003 030c 	and.w	r3, r3, #12
 8002984:	2b04      	cmp	r3, #4
 8002986:	d00c      	beq.n	80029a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002988:	4b8f      	ldr	r3, [pc, #572]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f003 030c 	and.w	r3, r3, #12
 8002990:	2b08      	cmp	r3, #8
 8002992:	d112      	bne.n	80029ba <HAL_RCC_OscConfig+0x5e>
 8002994:	4b8c      	ldr	r3, [pc, #560]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800299c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029a0:	d10b      	bne.n	80029ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a2:	4b89      	ldr	r3, [pc, #548]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d06c      	beq.n	8002a88 <HAL_RCC_OscConfig+0x12c>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d168      	bne.n	8002a88 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e24c      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029c2:	d106      	bne.n	80029d2 <HAL_RCC_OscConfig+0x76>
 80029c4:	4b80      	ldr	r3, [pc, #512]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a7f      	ldr	r2, [pc, #508]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 80029ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ce:	6013      	str	r3, [r2, #0]
 80029d0:	e02e      	b.n	8002a30 <HAL_RCC_OscConfig+0xd4>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d10c      	bne.n	80029f4 <HAL_RCC_OscConfig+0x98>
 80029da:	4b7b      	ldr	r3, [pc, #492]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a7a      	ldr	r2, [pc, #488]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 80029e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	4b78      	ldr	r3, [pc, #480]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a77      	ldr	r2, [pc, #476]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 80029ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029f0:	6013      	str	r3, [r2, #0]
 80029f2:	e01d      	b.n	8002a30 <HAL_RCC_OscConfig+0xd4>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029fc:	d10c      	bne.n	8002a18 <HAL_RCC_OscConfig+0xbc>
 80029fe:	4b72      	ldr	r3, [pc, #456]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a71      	ldr	r2, [pc, #452]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002a04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a08:	6013      	str	r3, [r2, #0]
 8002a0a:	4b6f      	ldr	r3, [pc, #444]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a6e      	ldr	r2, [pc, #440]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002a10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a14:	6013      	str	r3, [r2, #0]
 8002a16:	e00b      	b.n	8002a30 <HAL_RCC_OscConfig+0xd4>
 8002a18:	4b6b      	ldr	r3, [pc, #428]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a6a      	ldr	r2, [pc, #424]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002a1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a22:	6013      	str	r3, [r2, #0]
 8002a24:	4b68      	ldr	r3, [pc, #416]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a67      	ldr	r2, [pc, #412]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002a2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a2e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d013      	beq.n	8002a60 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a38:	f7ff fa90 	bl	8001f5c <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a40:	f7ff fa8c 	bl	8001f5c <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b64      	cmp	r3, #100	; 0x64
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e200      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a52:	4b5d      	ldr	r3, [pc, #372]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCC_OscConfig+0xe4>
 8002a5e:	e014      	b.n	8002a8a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a60:	f7ff fa7c 	bl	8001f5c <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a68:	f7ff fa78 	bl	8001f5c <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b64      	cmp	r3, #100	; 0x64
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e1ec      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a7a:	4b53      	ldr	r3, [pc, #332]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1f0      	bne.n	8002a68 <HAL_RCC_OscConfig+0x10c>
 8002a86:	e000      	b.n	8002a8a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d063      	beq.n	8002b5e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a96:	4b4c      	ldr	r3, [pc, #304]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f003 030c 	and.w	r3, r3, #12
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00b      	beq.n	8002aba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002aa2:	4b49      	ldr	r3, [pc, #292]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f003 030c 	and.w	r3, r3, #12
 8002aaa:	2b08      	cmp	r3, #8
 8002aac:	d11c      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x18c>
 8002aae:	4b46      	ldr	r3, [pc, #280]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d116      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aba:	4b43      	ldr	r3, [pc, #268]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d005      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x176>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d001      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e1c0      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad2:	4b3d      	ldr	r3, [pc, #244]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	4939      	ldr	r1, [pc, #228]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ae6:	e03a      	b.n	8002b5e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	691b      	ldr	r3, [r3, #16]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d020      	beq.n	8002b32 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002af0:	4b36      	ldr	r3, [pc, #216]	; (8002bcc <HAL_RCC_OscConfig+0x270>)
 8002af2:	2201      	movs	r2, #1
 8002af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af6:	f7ff fa31 	bl	8001f5c <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002afc:	e008      	b.n	8002b10 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002afe:	f7ff fa2d 	bl	8001f5c <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e1a1      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b10:	4b2d      	ldr	r3, [pc, #180]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d0f0      	beq.n	8002afe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b1c:	4b2a      	ldr	r3, [pc, #168]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	695b      	ldr	r3, [r3, #20]
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	4927      	ldr	r1, [pc, #156]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	600b      	str	r3, [r1, #0]
 8002b30:	e015      	b.n	8002b5e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b32:	4b26      	ldr	r3, [pc, #152]	; (8002bcc <HAL_RCC_OscConfig+0x270>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b38:	f7ff fa10 	bl	8001f5c <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b40:	f7ff fa0c 	bl	8001f5c <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e180      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b52:	4b1d      	ldr	r3, [pc, #116]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1f0      	bne.n	8002b40 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0308 	and.w	r3, r3, #8
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d03a      	beq.n	8002be0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	699b      	ldr	r3, [r3, #24]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d019      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b72:	4b17      	ldr	r3, [pc, #92]	; (8002bd0 <HAL_RCC_OscConfig+0x274>)
 8002b74:	2201      	movs	r2, #1
 8002b76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b78:	f7ff f9f0 	bl	8001f5c <HAL_GetTick>
 8002b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b80:	f7ff f9ec 	bl	8001f5c <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e160      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b92:	4b0d      	ldr	r3, [pc, #52]	; (8002bc8 <HAL_RCC_OscConfig+0x26c>)
 8002b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d0f0      	beq.n	8002b80 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002b9e:	2001      	movs	r0, #1
 8002ba0:	f000 fad8 	bl	8003154 <RCC_Delay>
 8002ba4:	e01c      	b.n	8002be0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ba6:	4b0a      	ldr	r3, [pc, #40]	; (8002bd0 <HAL_RCC_OscConfig+0x274>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bac:	f7ff f9d6 	bl	8001f5c <HAL_GetTick>
 8002bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bb2:	e00f      	b.n	8002bd4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bb4:	f7ff f9d2 	bl	8001f5c <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d908      	bls.n	8002bd4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e146      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
 8002bc6:	bf00      	nop
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	42420000 	.word	0x42420000
 8002bd0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bd4:	4b92      	ldr	r3, [pc, #584]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd8:	f003 0302 	and.w	r3, r3, #2
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1e9      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0304 	and.w	r3, r3, #4
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	f000 80a6 	beq.w	8002d3a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bf2:	4b8b      	ldr	r3, [pc, #556]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d10d      	bne.n	8002c1a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bfe:	4b88      	ldr	r3, [pc, #544]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002c00:	69db      	ldr	r3, [r3, #28]
 8002c02:	4a87      	ldr	r2, [pc, #540]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002c04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c08:	61d3      	str	r3, [r2, #28]
 8002c0a:	4b85      	ldr	r3, [pc, #532]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c12:	60bb      	str	r3, [r7, #8]
 8002c14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c16:	2301      	movs	r3, #1
 8002c18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c1a:	4b82      	ldr	r3, [pc, #520]	; (8002e24 <HAL_RCC_OscConfig+0x4c8>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d118      	bne.n	8002c58 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c26:	4b7f      	ldr	r3, [pc, #508]	; (8002e24 <HAL_RCC_OscConfig+0x4c8>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a7e      	ldr	r2, [pc, #504]	; (8002e24 <HAL_RCC_OscConfig+0x4c8>)
 8002c2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c32:	f7ff f993 	bl	8001f5c <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c38:	e008      	b.n	8002c4c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c3a:	f7ff f98f 	bl	8001f5c <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b64      	cmp	r3, #100	; 0x64
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e103      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c4c:	4b75      	ldr	r3, [pc, #468]	; (8002e24 <HAL_RCC_OscConfig+0x4c8>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d0f0      	beq.n	8002c3a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d106      	bne.n	8002c6e <HAL_RCC_OscConfig+0x312>
 8002c60:	4b6f      	ldr	r3, [pc, #444]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002c62:	6a1b      	ldr	r3, [r3, #32]
 8002c64:	4a6e      	ldr	r2, [pc, #440]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002c66:	f043 0301 	orr.w	r3, r3, #1
 8002c6a:	6213      	str	r3, [r2, #32]
 8002c6c:	e02d      	b.n	8002cca <HAL_RCC_OscConfig+0x36e>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10c      	bne.n	8002c90 <HAL_RCC_OscConfig+0x334>
 8002c76:	4b6a      	ldr	r3, [pc, #424]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002c78:	6a1b      	ldr	r3, [r3, #32]
 8002c7a:	4a69      	ldr	r2, [pc, #420]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002c7c:	f023 0301 	bic.w	r3, r3, #1
 8002c80:	6213      	str	r3, [r2, #32]
 8002c82:	4b67      	ldr	r3, [pc, #412]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	4a66      	ldr	r2, [pc, #408]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002c88:	f023 0304 	bic.w	r3, r3, #4
 8002c8c:	6213      	str	r3, [r2, #32]
 8002c8e:	e01c      	b.n	8002cca <HAL_RCC_OscConfig+0x36e>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	2b05      	cmp	r3, #5
 8002c96:	d10c      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x356>
 8002c98:	4b61      	ldr	r3, [pc, #388]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	4a60      	ldr	r2, [pc, #384]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002c9e:	f043 0304 	orr.w	r3, r3, #4
 8002ca2:	6213      	str	r3, [r2, #32]
 8002ca4:	4b5e      	ldr	r3, [pc, #376]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002ca6:	6a1b      	ldr	r3, [r3, #32]
 8002ca8:	4a5d      	ldr	r2, [pc, #372]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002caa:	f043 0301 	orr.w	r3, r3, #1
 8002cae:	6213      	str	r3, [r2, #32]
 8002cb0:	e00b      	b.n	8002cca <HAL_RCC_OscConfig+0x36e>
 8002cb2:	4b5b      	ldr	r3, [pc, #364]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002cb4:	6a1b      	ldr	r3, [r3, #32]
 8002cb6:	4a5a      	ldr	r2, [pc, #360]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002cb8:	f023 0301 	bic.w	r3, r3, #1
 8002cbc:	6213      	str	r3, [r2, #32]
 8002cbe:	4b58      	ldr	r3, [pc, #352]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002cc0:	6a1b      	ldr	r3, [r3, #32]
 8002cc2:	4a57      	ldr	r2, [pc, #348]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002cc4:	f023 0304 	bic.w	r3, r3, #4
 8002cc8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d015      	beq.n	8002cfe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cd2:	f7ff f943 	bl	8001f5c <HAL_GetTick>
 8002cd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cd8:	e00a      	b.n	8002cf0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cda:	f7ff f93f 	bl	8001f5c <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d901      	bls.n	8002cf0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	e0b1      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cf0:	4b4b      	ldr	r3, [pc, #300]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002cf2:	6a1b      	ldr	r3, [r3, #32]
 8002cf4:	f003 0302 	and.w	r3, r3, #2
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0ee      	beq.n	8002cda <HAL_RCC_OscConfig+0x37e>
 8002cfc:	e014      	b.n	8002d28 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cfe:	f7ff f92d 	bl	8001f5c <HAL_GetTick>
 8002d02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d04:	e00a      	b.n	8002d1c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d06:	f7ff f929 	bl	8001f5c <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d901      	bls.n	8002d1c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e09b      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d1c:	4b40      	ldr	r3, [pc, #256]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002d1e:	6a1b      	ldr	r3, [r3, #32]
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d1ee      	bne.n	8002d06 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d28:	7dfb      	ldrb	r3, [r7, #23]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d105      	bne.n	8002d3a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d2e:	4b3c      	ldr	r3, [pc, #240]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	4a3b      	ldr	r2, [pc, #236]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002d34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d38:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	69db      	ldr	r3, [r3, #28]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	f000 8087 	beq.w	8002e52 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d44:	4b36      	ldr	r3, [pc, #216]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f003 030c 	and.w	r3, r3, #12
 8002d4c:	2b08      	cmp	r3, #8
 8002d4e:	d061      	beq.n	8002e14 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	69db      	ldr	r3, [r3, #28]
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d146      	bne.n	8002de6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d58:	4b33      	ldr	r3, [pc, #204]	; (8002e28 <HAL_RCC_OscConfig+0x4cc>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5e:	f7ff f8fd 	bl	8001f5c <HAL_GetTick>
 8002d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d64:	e008      	b.n	8002d78 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d66:	f7ff f8f9 	bl	8001f5c <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d901      	bls.n	8002d78 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e06d      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d78:	4b29      	ldr	r3, [pc, #164]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1f0      	bne.n	8002d66 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d8c:	d108      	bne.n	8002da0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d8e:	4b24      	ldr	r3, [pc, #144]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	4921      	ldr	r1, [pc, #132]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002da0:	4b1f      	ldr	r3, [pc, #124]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a19      	ldr	r1, [r3, #32]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db0:	430b      	orrs	r3, r1
 8002db2:	491b      	ldr	r1, [pc, #108]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002db8:	4b1b      	ldr	r3, [pc, #108]	; (8002e28 <HAL_RCC_OscConfig+0x4cc>)
 8002dba:	2201      	movs	r2, #1
 8002dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dbe:	f7ff f8cd 	bl	8001f5c <HAL_GetTick>
 8002dc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dc4:	e008      	b.n	8002dd8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dc6:	f7ff f8c9 	bl	8001f5c <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d901      	bls.n	8002dd8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e03d      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dd8:	4b11      	ldr	r3, [pc, #68]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d0f0      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x46a>
 8002de4:	e035      	b.n	8002e52 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002de6:	4b10      	ldr	r3, [pc, #64]	; (8002e28 <HAL_RCC_OscConfig+0x4cc>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dec:	f7ff f8b6 	bl	8001f5c <HAL_GetTick>
 8002df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df4:	f7ff f8b2 	bl	8001f5c <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e026      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e06:	4b06      	ldr	r3, [pc, #24]	; (8002e20 <HAL_RCC_OscConfig+0x4c4>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1f0      	bne.n	8002df4 <HAL_RCC_OscConfig+0x498>
 8002e12:	e01e      	b.n	8002e52 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	69db      	ldr	r3, [r3, #28]
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d107      	bne.n	8002e2c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e019      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
 8002e20:	40021000 	.word	0x40021000
 8002e24:	40007000 	.word	0x40007000
 8002e28:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e2c:	4b0b      	ldr	r3, [pc, #44]	; (8002e5c <HAL_RCC_OscConfig+0x500>)
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a1b      	ldr	r3, [r3, #32]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d106      	bne.n	8002e4e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d001      	beq.n	8002e52 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3718      	adds	r7, #24
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40021000 	.word	0x40021000

08002e60 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e0d0      	b.n	8003016 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e74:	4b6a      	ldr	r3, [pc, #424]	; (8003020 <HAL_RCC_ClockConfig+0x1c0>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0307 	and.w	r3, r3, #7
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d910      	bls.n	8002ea4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e82:	4b67      	ldr	r3, [pc, #412]	; (8003020 <HAL_RCC_ClockConfig+0x1c0>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f023 0207 	bic.w	r2, r3, #7
 8002e8a:	4965      	ldr	r1, [pc, #404]	; (8003020 <HAL_RCC_ClockConfig+0x1c0>)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e92:	4b63      	ldr	r3, [pc, #396]	; (8003020 <HAL_RCC_ClockConfig+0x1c0>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0307 	and.w	r3, r3, #7
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d001      	beq.n	8002ea4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e0b8      	b.n	8003016 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0302 	and.w	r3, r3, #2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d020      	beq.n	8002ef2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0304 	and.w	r3, r3, #4
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d005      	beq.n	8002ec8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ebc:	4b59      	ldr	r3, [pc, #356]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	4a58      	ldr	r2, [pc, #352]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002ec2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ec6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0308 	and.w	r3, r3, #8
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d005      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ed4:	4b53      	ldr	r3, [pc, #332]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	4a52      	ldr	r2, [pc, #328]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002eda:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002ede:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ee0:	4b50      	ldr	r3, [pc, #320]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	494d      	ldr	r1, [pc, #308]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d040      	beq.n	8002f80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d107      	bne.n	8002f16 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f06:	4b47      	ldr	r3, [pc, #284]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d115      	bne.n	8002f3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e07f      	b.n	8003016 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d107      	bne.n	8002f2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f1e:	4b41      	ldr	r3, [pc, #260]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d109      	bne.n	8002f3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e073      	b.n	8003016 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f2e:	4b3d      	ldr	r3, [pc, #244]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e06b      	b.n	8003016 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f3e:	4b39      	ldr	r3, [pc, #228]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f023 0203 	bic.w	r2, r3, #3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	4936      	ldr	r1, [pc, #216]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f50:	f7ff f804 	bl	8001f5c <HAL_GetTick>
 8002f54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f56:	e00a      	b.n	8002f6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f58:	f7ff f800 	bl	8001f5c <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e053      	b.n	8003016 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f6e:	4b2d      	ldr	r3, [pc, #180]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f003 020c 	and.w	r2, r3, #12
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d1eb      	bne.n	8002f58 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f80:	4b27      	ldr	r3, [pc, #156]	; (8003020 <HAL_RCC_ClockConfig+0x1c0>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0307 	and.w	r3, r3, #7
 8002f88:	683a      	ldr	r2, [r7, #0]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d210      	bcs.n	8002fb0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f8e:	4b24      	ldr	r3, [pc, #144]	; (8003020 <HAL_RCC_ClockConfig+0x1c0>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f023 0207 	bic.w	r2, r3, #7
 8002f96:	4922      	ldr	r1, [pc, #136]	; (8003020 <HAL_RCC_ClockConfig+0x1c0>)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f9e:	4b20      	ldr	r3, [pc, #128]	; (8003020 <HAL_RCC_ClockConfig+0x1c0>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0307 	and.w	r3, r3, #7
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d001      	beq.n	8002fb0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e032      	b.n	8003016 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d008      	beq.n	8002fce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fbc:	4b19      	ldr	r3, [pc, #100]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	4916      	ldr	r1, [pc, #88]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d009      	beq.n	8002fee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002fda:	4b12      	ldr	r3, [pc, #72]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	490e      	ldr	r1, [pc, #56]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002fee:	f000 f821 	bl	8003034 <HAL_RCC_GetSysClockFreq>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	4b0b      	ldr	r3, [pc, #44]	; (8003024 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	091b      	lsrs	r3, r3, #4
 8002ffa:	f003 030f 	and.w	r3, r3, #15
 8002ffe:	490a      	ldr	r1, [pc, #40]	; (8003028 <HAL_RCC_ClockConfig+0x1c8>)
 8003000:	5ccb      	ldrb	r3, [r1, r3]
 8003002:	fa22 f303 	lsr.w	r3, r2, r3
 8003006:	4a09      	ldr	r2, [pc, #36]	; (800302c <HAL_RCC_ClockConfig+0x1cc>)
 8003008:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800300a:	4b09      	ldr	r3, [pc, #36]	; (8003030 <HAL_RCC_ClockConfig+0x1d0>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4618      	mov	r0, r3
 8003010:	f7fe ff62 	bl	8001ed8 <HAL_InitTick>

  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40022000 	.word	0x40022000
 8003024:	40021000 	.word	0x40021000
 8003028:	08005884 	.word	0x08005884
 800302c:	20000058 	.word	0x20000058
 8003030:	2000005c 	.word	0x2000005c

08003034 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003034:	b490      	push	{r4, r7}
 8003036:	b08a      	sub	sp, #40	; 0x28
 8003038:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800303a:	4b29      	ldr	r3, [pc, #164]	; (80030e0 <HAL_RCC_GetSysClockFreq+0xac>)
 800303c:	1d3c      	adds	r4, r7, #4
 800303e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003040:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003044:	f240 2301 	movw	r3, #513	; 0x201
 8003048:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800304a:	2300      	movs	r3, #0
 800304c:	61fb      	str	r3, [r7, #28]
 800304e:	2300      	movs	r3, #0
 8003050:	61bb      	str	r3, [r7, #24]
 8003052:	2300      	movs	r3, #0
 8003054:	627b      	str	r3, [r7, #36]	; 0x24
 8003056:	2300      	movs	r3, #0
 8003058:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800305a:	2300      	movs	r3, #0
 800305c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800305e:	4b21      	ldr	r3, [pc, #132]	; (80030e4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	f003 030c 	and.w	r3, r3, #12
 800306a:	2b04      	cmp	r3, #4
 800306c:	d002      	beq.n	8003074 <HAL_RCC_GetSysClockFreq+0x40>
 800306e:	2b08      	cmp	r3, #8
 8003070:	d003      	beq.n	800307a <HAL_RCC_GetSysClockFreq+0x46>
 8003072:	e02b      	b.n	80030cc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003074:	4b1c      	ldr	r3, [pc, #112]	; (80030e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003076:	623b      	str	r3, [r7, #32]
      break;
 8003078:	e02b      	b.n	80030d2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	0c9b      	lsrs	r3, r3, #18
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	3328      	adds	r3, #40	; 0x28
 8003084:	443b      	add	r3, r7
 8003086:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800308a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d012      	beq.n	80030bc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003096:	4b13      	ldr	r3, [pc, #76]	; (80030e4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	0c5b      	lsrs	r3, r3, #17
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	3328      	adds	r3, #40	; 0x28
 80030a2:	443b      	add	r3, r7
 80030a4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80030a8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	4a0e      	ldr	r2, [pc, #56]	; (80030e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80030ae:	fb03 f202 	mul.w	r2, r3, r2
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b8:	627b      	str	r3, [r7, #36]	; 0x24
 80030ba:	e004      	b.n	80030c6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	4a0b      	ldr	r2, [pc, #44]	; (80030ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80030c0:	fb02 f303 	mul.w	r3, r2, r3
 80030c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80030c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c8:	623b      	str	r3, [r7, #32]
      break;
 80030ca:	e002      	b.n	80030d2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030cc:	4b06      	ldr	r3, [pc, #24]	; (80030e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80030ce:	623b      	str	r3, [r7, #32]
      break;
 80030d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030d2:	6a3b      	ldr	r3, [r7, #32]
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3728      	adds	r7, #40	; 0x28
 80030d8:	46bd      	mov	sp, r7
 80030da:	bc90      	pop	{r4, r7}
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	08005874 	.word	0x08005874
 80030e4:	40021000 	.word	0x40021000
 80030e8:	007a1200 	.word	0x007a1200
 80030ec:	003d0900 	.word	0x003d0900

080030f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030f4:	4b02      	ldr	r3, [pc, #8]	; (8003100 <HAL_RCC_GetHCLKFreq+0x10>)
 80030f6:	681b      	ldr	r3, [r3, #0]
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bc80      	pop	{r7}
 80030fe:	4770      	bx	lr
 8003100:	20000058 	.word	0x20000058

08003104 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003108:	f7ff fff2 	bl	80030f0 <HAL_RCC_GetHCLKFreq>
 800310c:	4602      	mov	r2, r0
 800310e:	4b05      	ldr	r3, [pc, #20]	; (8003124 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	0a1b      	lsrs	r3, r3, #8
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	4903      	ldr	r1, [pc, #12]	; (8003128 <HAL_RCC_GetPCLK1Freq+0x24>)
 800311a:	5ccb      	ldrb	r3, [r1, r3]
 800311c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003120:	4618      	mov	r0, r3
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40021000 	.word	0x40021000
 8003128:	08005894 	.word	0x08005894

0800312c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003130:	f7ff ffde 	bl	80030f0 <HAL_RCC_GetHCLKFreq>
 8003134:	4602      	mov	r2, r0
 8003136:	4b05      	ldr	r3, [pc, #20]	; (800314c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	0adb      	lsrs	r3, r3, #11
 800313c:	f003 0307 	and.w	r3, r3, #7
 8003140:	4903      	ldr	r1, [pc, #12]	; (8003150 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003142:	5ccb      	ldrb	r3, [r1, r3]
 8003144:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003148:	4618      	mov	r0, r3
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40021000 	.word	0x40021000
 8003150:	08005894 	.word	0x08005894

08003154 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003154:	b480      	push	{r7}
 8003156:	b085      	sub	sp, #20
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800315c:	4b0a      	ldr	r3, [pc, #40]	; (8003188 <RCC_Delay+0x34>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a0a      	ldr	r2, [pc, #40]	; (800318c <RCC_Delay+0x38>)
 8003162:	fba2 2303 	umull	r2, r3, r2, r3
 8003166:	0a5b      	lsrs	r3, r3, #9
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	fb02 f303 	mul.w	r3, r2, r3
 800316e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003170:	bf00      	nop
  }
  while (Delay --);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	1e5a      	subs	r2, r3, #1
 8003176:	60fa      	str	r2, [r7, #12]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1f9      	bne.n	8003170 <RCC_Delay+0x1c>
}
 800317c:	bf00      	nop
 800317e:	bf00      	nop
 8003180:	3714      	adds	r7, #20
 8003182:	46bd      	mov	sp, r7
 8003184:	bc80      	pop	{r7}
 8003186:	4770      	bx	lr
 8003188:	20000058 	.word	0x20000058
 800318c:	10624dd3 	.word	0x10624dd3

08003190 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e041      	b.n	8003226 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d106      	bne.n	80031bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f7fe fca2 	bl	8001b00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2202      	movs	r2, #2
 80031c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3304      	adds	r3, #4
 80031cc:	4619      	mov	r1, r3
 80031ce:	4610      	mov	r0, r2
 80031d0:	f000 fab6 	bl	8003740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b086      	sub	sp, #24
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
 8003236:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e093      	b.n	800336a <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d106      	bne.n	800325c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f7fe fc0e 	bl	8001a78 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2202      	movs	r2, #2
 8003260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	6812      	ldr	r2, [r2, #0]
 800326e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003272:	f023 0307 	bic.w	r3, r3, #7
 8003276:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	3304      	adds	r3, #4
 8003280:	4619      	mov	r1, r3
 8003282:	4610      	mov	r0, r2
 8003284:	f000 fa5c 	bl	8003740 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6a1b      	ldr	r3, [r3, #32]
 800329e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032b0:	f023 0303 	bic.w	r3, r3, #3
 80032b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	689a      	ldr	r2, [r3, #8]
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	021b      	lsls	r3, r3, #8
 80032c0:	4313      	orrs	r3, r2
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80032ce:	f023 030c 	bic.w	r3, r3, #12
 80032d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80032da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	68da      	ldr	r2, [r3, #12]
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	69db      	ldr	r3, [r3, #28]
 80032e8:	021b      	lsls	r3, r3, #8
 80032ea:	4313      	orrs	r3, r2
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	011a      	lsls	r2, r3, #4
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	031b      	lsls	r3, r3, #12
 80032fe:	4313      	orrs	r3, r2
 8003300:	693a      	ldr	r2, [r7, #16]
 8003302:	4313      	orrs	r3, r2
 8003304:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800330c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685a      	ldr	r2, [r3, #4]
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	4313      	orrs	r3, r2
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	4313      	orrs	r3, r2
 800331e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	697a      	ldr	r2, [r7, #20]
 8003326:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	693a      	ldr	r2, [r7, #16]
 800332e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68fa      	ldr	r2, [r7, #12]
 8003336:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3718      	adds	r7, #24
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b082      	sub	sp, #8
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	691b      	ldr	r3, [r3, #16]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b02      	cmp	r3, #2
 8003386:	d122      	bne.n	80033ce <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	2b02      	cmp	r3, #2
 8003394:	d11b      	bne.n	80033ce <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f06f 0202 	mvn.w	r2, #2
 800339e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	f003 0303 	and.w	r3, r3, #3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d003      	beq.n	80033bc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f7fe fac4 	bl	8001942 <HAL_TIM_IC_CaptureCallback>
 80033ba:	e005      	b.n	80033c8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 f9a4 	bl	800370a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 f9aa 	bl	800371c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	f003 0304 	and.w	r3, r3, #4
 80033d8:	2b04      	cmp	r3, #4
 80033da:	d122      	bne.n	8003422 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	f003 0304 	and.w	r3, r3, #4
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d11b      	bne.n	8003422 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f06f 0204 	mvn.w	r2, #4
 80033f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2202      	movs	r2, #2
 80033f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003404:	2b00      	cmp	r3, #0
 8003406:	d003      	beq.n	8003410 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f7fe fa9a 	bl	8001942 <HAL_TIM_IC_CaptureCallback>
 800340e:	e005      	b.n	800341c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f000 f97a 	bl	800370a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f000 f980 	bl	800371c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	691b      	ldr	r3, [r3, #16]
 8003428:	f003 0308 	and.w	r3, r3, #8
 800342c:	2b08      	cmp	r3, #8
 800342e:	d122      	bne.n	8003476 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	f003 0308 	and.w	r3, r3, #8
 800343a:	2b08      	cmp	r3, #8
 800343c:	d11b      	bne.n	8003476 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f06f 0208 	mvn.w	r2, #8
 8003446:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2204      	movs	r2, #4
 800344c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	69db      	ldr	r3, [r3, #28]
 8003454:	f003 0303 	and.w	r3, r3, #3
 8003458:	2b00      	cmp	r3, #0
 800345a:	d003      	beq.n	8003464 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f7fe fa70 	bl	8001942 <HAL_TIM_IC_CaptureCallback>
 8003462:	e005      	b.n	8003470 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f000 f950 	bl	800370a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 f956 	bl	800371c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	f003 0310 	and.w	r3, r3, #16
 8003480:	2b10      	cmp	r3, #16
 8003482:	d122      	bne.n	80034ca <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	f003 0310 	and.w	r3, r3, #16
 800348e:	2b10      	cmp	r3, #16
 8003490:	d11b      	bne.n	80034ca <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f06f 0210 	mvn.w	r2, #16
 800349a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2208      	movs	r2, #8
 80034a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	69db      	ldr	r3, [r3, #28]
 80034a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f7fe fa46 	bl	8001942 <HAL_TIM_IC_CaptureCallback>
 80034b6:	e005      	b.n	80034c4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 f926 	bl	800370a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 f92c 	bl	800371c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d10e      	bne.n	80034f6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d107      	bne.n	80034f6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f06f 0201 	mvn.w	r2, #1
 80034ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f7fe fa1d 	bl	8001930 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003500:	2b80      	cmp	r3, #128	; 0x80
 8003502:	d10e      	bne.n	8003522 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800350e:	2b80      	cmp	r3, #128	; 0x80
 8003510:	d107      	bne.n	8003522 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800351a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f000 fa6e 	bl	80039fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	691b      	ldr	r3, [r3, #16]
 8003528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800352c:	2b40      	cmp	r3, #64	; 0x40
 800352e:	d10e      	bne.n	800354e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800353a:	2b40      	cmp	r3, #64	; 0x40
 800353c:	d107      	bne.n	800354e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003546:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 f8f0 	bl	800372e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	f003 0320 	and.w	r3, r3, #32
 8003558:	2b20      	cmp	r3, #32
 800355a:	d10e      	bne.n	800357a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f003 0320 	and.w	r3, r3, #32
 8003566:	2b20      	cmp	r3, #32
 8003568:	d107      	bne.n	800357a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f06f 0220 	mvn.w	r2, #32
 8003572:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 fa39 	bl	80039ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800357a:	bf00      	nop
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}

08003582 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b084      	sub	sp, #16
 8003586:	af00      	add	r7, sp, #0
 8003588:	6078      	str	r0, [r7, #4]
 800358a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003592:	2b01      	cmp	r3, #1
 8003594:	d101      	bne.n	800359a <HAL_TIM_ConfigClockSource+0x18>
 8003596:	2302      	movs	r3, #2
 8003598:	e0b3      	b.n	8003702 <HAL_TIM_ConfigClockSource+0x180>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2202      	movs	r2, #2
 80035a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80035b8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035c0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035d2:	d03e      	beq.n	8003652 <HAL_TIM_ConfigClockSource+0xd0>
 80035d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035d8:	f200 8087 	bhi.w	80036ea <HAL_TIM_ConfigClockSource+0x168>
 80035dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035e0:	f000 8085 	beq.w	80036ee <HAL_TIM_ConfigClockSource+0x16c>
 80035e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035e8:	d87f      	bhi.n	80036ea <HAL_TIM_ConfigClockSource+0x168>
 80035ea:	2b70      	cmp	r3, #112	; 0x70
 80035ec:	d01a      	beq.n	8003624 <HAL_TIM_ConfigClockSource+0xa2>
 80035ee:	2b70      	cmp	r3, #112	; 0x70
 80035f0:	d87b      	bhi.n	80036ea <HAL_TIM_ConfigClockSource+0x168>
 80035f2:	2b60      	cmp	r3, #96	; 0x60
 80035f4:	d050      	beq.n	8003698 <HAL_TIM_ConfigClockSource+0x116>
 80035f6:	2b60      	cmp	r3, #96	; 0x60
 80035f8:	d877      	bhi.n	80036ea <HAL_TIM_ConfigClockSource+0x168>
 80035fa:	2b50      	cmp	r3, #80	; 0x50
 80035fc:	d03c      	beq.n	8003678 <HAL_TIM_ConfigClockSource+0xf6>
 80035fe:	2b50      	cmp	r3, #80	; 0x50
 8003600:	d873      	bhi.n	80036ea <HAL_TIM_ConfigClockSource+0x168>
 8003602:	2b40      	cmp	r3, #64	; 0x40
 8003604:	d058      	beq.n	80036b8 <HAL_TIM_ConfigClockSource+0x136>
 8003606:	2b40      	cmp	r3, #64	; 0x40
 8003608:	d86f      	bhi.n	80036ea <HAL_TIM_ConfigClockSource+0x168>
 800360a:	2b30      	cmp	r3, #48	; 0x30
 800360c:	d064      	beq.n	80036d8 <HAL_TIM_ConfigClockSource+0x156>
 800360e:	2b30      	cmp	r3, #48	; 0x30
 8003610:	d86b      	bhi.n	80036ea <HAL_TIM_ConfigClockSource+0x168>
 8003612:	2b20      	cmp	r3, #32
 8003614:	d060      	beq.n	80036d8 <HAL_TIM_ConfigClockSource+0x156>
 8003616:	2b20      	cmp	r3, #32
 8003618:	d867      	bhi.n	80036ea <HAL_TIM_ConfigClockSource+0x168>
 800361a:	2b00      	cmp	r3, #0
 800361c:	d05c      	beq.n	80036d8 <HAL_TIM_ConfigClockSource+0x156>
 800361e:	2b10      	cmp	r3, #16
 8003620:	d05a      	beq.n	80036d8 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003622:	e062      	b.n	80036ea <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6818      	ldr	r0, [r3, #0]
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	6899      	ldr	r1, [r3, #8]
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685a      	ldr	r2, [r3, #4]
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	f000 f95d 	bl	80038f2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003646:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68fa      	ldr	r2, [r7, #12]
 800364e:	609a      	str	r2, [r3, #8]
      break;
 8003650:	e04e      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6818      	ldr	r0, [r3, #0]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	6899      	ldr	r1, [r3, #8]
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	685a      	ldr	r2, [r3, #4]
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	f000 f946 	bl	80038f2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689a      	ldr	r2, [r3, #8]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003674:	609a      	str	r2, [r3, #8]
      break;
 8003676:	e03b      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6818      	ldr	r0, [r3, #0]
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	6859      	ldr	r1, [r3, #4]
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	461a      	mov	r2, r3
 8003686:	f000 f8bd 	bl	8003804 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2150      	movs	r1, #80	; 0x50
 8003690:	4618      	mov	r0, r3
 8003692:	f000 f914 	bl	80038be <TIM_ITRx_SetConfig>
      break;
 8003696:	e02b      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6818      	ldr	r0, [r3, #0]
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	6859      	ldr	r1, [r3, #4]
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	461a      	mov	r2, r3
 80036a6:	f000 f8db 	bl	8003860 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2160      	movs	r1, #96	; 0x60
 80036b0:	4618      	mov	r0, r3
 80036b2:	f000 f904 	bl	80038be <TIM_ITRx_SetConfig>
      break;
 80036b6:	e01b      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6818      	ldr	r0, [r3, #0]
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	6859      	ldr	r1, [r3, #4]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	461a      	mov	r2, r3
 80036c6:	f000 f89d 	bl	8003804 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2140      	movs	r1, #64	; 0x40
 80036d0:	4618      	mov	r0, r3
 80036d2:	f000 f8f4 	bl	80038be <TIM_ITRx_SetConfig>
      break;
 80036d6:	e00b      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4619      	mov	r1, r3
 80036e2:	4610      	mov	r0, r2
 80036e4:	f000 f8eb 	bl	80038be <TIM_ITRx_SetConfig>
        break;
 80036e8:	e002      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80036ea:	bf00      	nop
 80036ec:	e000      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80036ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800370a:	b480      	push	{r7}
 800370c:	b083      	sub	sp, #12
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003712:	bf00      	nop
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	bc80      	pop	{r7}
 800371a:	4770      	bx	lr

0800371c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003724:	bf00      	nop
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	bc80      	pop	{r7}
 800372c:	4770      	bx	lr

0800372e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800372e:	b480      	push	{r7}
 8003730:	b083      	sub	sp, #12
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003736:	bf00      	nop
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr

08003740 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	4a29      	ldr	r2, [pc, #164]	; (80037f8 <TIM_Base_SetConfig+0xb8>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d00b      	beq.n	8003770 <TIM_Base_SetConfig+0x30>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800375e:	d007      	beq.n	8003770 <TIM_Base_SetConfig+0x30>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a26      	ldr	r2, [pc, #152]	; (80037fc <TIM_Base_SetConfig+0xbc>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d003      	beq.n	8003770 <TIM_Base_SetConfig+0x30>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a25      	ldr	r2, [pc, #148]	; (8003800 <TIM_Base_SetConfig+0xc0>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d108      	bne.n	8003782 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	4313      	orrs	r3, r2
 8003780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a1c      	ldr	r2, [pc, #112]	; (80037f8 <TIM_Base_SetConfig+0xb8>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d00b      	beq.n	80037a2 <TIM_Base_SetConfig+0x62>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003790:	d007      	beq.n	80037a2 <TIM_Base_SetConfig+0x62>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a19      	ldr	r2, [pc, #100]	; (80037fc <TIM_Base_SetConfig+0xbc>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d003      	beq.n	80037a2 <TIM_Base_SetConfig+0x62>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a18      	ldr	r2, [pc, #96]	; (8003800 <TIM_Base_SetConfig+0xc0>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d108      	bne.n	80037b4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	4313      	orrs	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a07      	ldr	r2, [pc, #28]	; (80037f8 <TIM_Base_SetConfig+0xb8>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d103      	bne.n	80037e8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	691a      	ldr	r2, [r3, #16]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	615a      	str	r2, [r3, #20]
}
 80037ee:	bf00      	nop
 80037f0:	3714      	adds	r7, #20
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc80      	pop	{r7}
 80037f6:	4770      	bx	lr
 80037f8:	40012c00 	.word	0x40012c00
 80037fc:	40000400 	.word	0x40000400
 8003800:	40000800 	.word	0x40000800

08003804 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003804:	b480      	push	{r7}
 8003806:	b087      	sub	sp, #28
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	f023 0201 	bic.w	r2, r3, #1
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	699b      	ldr	r3, [r3, #24]
 8003826:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800382e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	011b      	lsls	r3, r3, #4
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	4313      	orrs	r3, r2
 8003838:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f023 030a 	bic.w	r3, r3, #10
 8003840:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003842:	697a      	ldr	r2, [r7, #20]
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	4313      	orrs	r3, r2
 8003848:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	693a      	ldr	r2, [r7, #16]
 800384e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	697a      	ldr	r2, [r7, #20]
 8003854:	621a      	str	r2, [r3, #32]
}
 8003856:	bf00      	nop
 8003858:	371c      	adds	r7, #28
 800385a:	46bd      	mov	sp, r7
 800385c:	bc80      	pop	{r7}
 800385e:	4770      	bx	lr

08003860 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003860:	b480      	push	{r7}
 8003862:	b087      	sub	sp, #28
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6a1b      	ldr	r3, [r3, #32]
 8003870:	f023 0210 	bic.w	r2, r3, #16
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800388a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	031b      	lsls	r3, r3, #12
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	4313      	orrs	r3, r2
 8003894:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800389c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	693a      	ldr	r2, [r7, #16]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	693a      	ldr	r2, [r7, #16]
 80038b2:	621a      	str	r2, [r3, #32]
}
 80038b4:	bf00      	nop
 80038b6:	371c      	adds	r7, #28
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bc80      	pop	{r7}
 80038bc:	4770      	bx	lr

080038be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038be:	b480      	push	{r7}
 80038c0:	b085      	sub	sp, #20
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
 80038c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	4313      	orrs	r3, r2
 80038dc:	f043 0307 	orr.w	r3, r3, #7
 80038e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	68fa      	ldr	r2, [r7, #12]
 80038e6:	609a      	str	r2, [r3, #8]
}
 80038e8:	bf00      	nop
 80038ea:	3714      	adds	r7, #20
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bc80      	pop	{r7}
 80038f0:	4770      	bx	lr

080038f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80038f2:	b480      	push	{r7}
 80038f4:	b087      	sub	sp, #28
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	60f8      	str	r0, [r7, #12]
 80038fa:	60b9      	str	r1, [r7, #8]
 80038fc:	607a      	str	r2, [r7, #4]
 80038fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800390c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	021a      	lsls	r2, r3, #8
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	431a      	orrs	r2, r3
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	4313      	orrs	r3, r2
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	4313      	orrs	r3, r2
 800391e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	697a      	ldr	r2, [r7, #20]
 8003924:	609a      	str	r2, [r3, #8]
}
 8003926:	bf00      	nop
 8003928:	371c      	adds	r7, #28
 800392a:	46bd      	mov	sp, r7
 800392c:	bc80      	pop	{r7}
 800392e:	4770      	bx	lr

08003930 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003930:	b480      	push	{r7}
 8003932:	b085      	sub	sp, #20
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003940:	2b01      	cmp	r3, #1
 8003942:	d101      	bne.n	8003948 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003944:	2302      	movs	r3, #2
 8003946:	e046      	b.n	80039d6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2202      	movs	r2, #2
 8003954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800396e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68fa      	ldr	r2, [r7, #12]
 8003976:	4313      	orrs	r3, r2
 8003978:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a16      	ldr	r2, [pc, #88]	; (80039e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d00e      	beq.n	80039aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003994:	d009      	beq.n	80039aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a12      	ldr	r2, [pc, #72]	; (80039e4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d004      	beq.n	80039aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a10      	ldr	r2, [pc, #64]	; (80039e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d10c      	bne.n	80039c4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68ba      	ldr	r2, [r7, #8]
 80039c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3714      	adds	r7, #20
 80039da:	46bd      	mov	sp, r7
 80039dc:	bc80      	pop	{r7}
 80039de:	4770      	bx	lr
 80039e0:	40012c00 	.word	0x40012c00
 80039e4:	40000400 	.word	0x40000400
 80039e8:	40000800 	.word	0x40000800

080039ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bc80      	pop	{r7}
 80039fc:	4770      	bx	lr

080039fe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80039fe:	b480      	push	{r7}
 8003a00:	b083      	sub	sp, #12
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a06:	bf00      	nop
 8003a08:	370c      	adds	r7, #12
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bc80      	pop	{r7}
 8003a0e:	4770      	bx	lr

08003a10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e03f      	b.n	8003aa2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d106      	bne.n	8003a3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f7fe f888 	bl	8001b4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2224      	movs	r2, #36	; 0x24
 8003a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68da      	ldr	r2, [r3, #12]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 fb49 	bl	80040ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	691a      	ldr	r2, [r3, #16]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	695a      	ldr	r2, [r3, #20]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	68da      	ldr	r2, [r3, #12]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2220      	movs	r2, #32
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2220      	movs	r2, #32
 8003a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3708      	adds	r7, #8
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
	...

08003aac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b08a      	sub	sp, #40	; 0x28
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003acc:	2300      	movs	r3, #0
 8003ace:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad6:	f003 030f 	and.w	r3, r3, #15
 8003ada:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10d      	bne.n	8003afe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae4:	f003 0320 	and.w	r3, r3, #32
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d008      	beq.n	8003afe <HAL_UART_IRQHandler+0x52>
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	f003 0320 	and.w	r3, r3, #32
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d003      	beq.n	8003afe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 fa4f 	bl	8003f9a <UART_Receive_IT>
      return;
 8003afc:	e17b      	b.n	8003df6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	f000 80b1 	beq.w	8003c68 <HAL_UART_IRQHandler+0x1bc>
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d105      	bne.n	8003b1c <HAL_UART_IRQHandler+0x70>
 8003b10:	6a3b      	ldr	r3, [r7, #32]
 8003b12:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f000 80a6 	beq.w	8003c68 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00a      	beq.n	8003b3c <HAL_UART_IRQHandler+0x90>
 8003b26:	6a3b      	ldr	r3, [r7, #32]
 8003b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d005      	beq.n	8003b3c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b34:	f043 0201 	orr.w	r2, r3, #1
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3e:	f003 0304 	and.w	r3, r3, #4
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00a      	beq.n	8003b5c <HAL_UART_IRQHandler+0xb0>
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	f003 0301 	and.w	r3, r3, #1
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d005      	beq.n	8003b5c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b54:	f043 0202 	orr.w	r2, r3, #2
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00a      	beq.n	8003b7c <HAL_UART_IRQHandler+0xd0>
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	f003 0301 	and.w	r3, r3, #1
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d005      	beq.n	8003b7c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b74:	f043 0204 	orr.w	r2, r3, #4
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7e:	f003 0308 	and.w	r3, r3, #8
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00f      	beq.n	8003ba6 <HAL_UART_IRQHandler+0xfa>
 8003b86:	6a3b      	ldr	r3, [r7, #32]
 8003b88:	f003 0320 	and.w	r3, r3, #32
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d104      	bne.n	8003b9a <HAL_UART_IRQHandler+0xee>
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	f003 0301 	and.w	r3, r3, #1
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d005      	beq.n	8003ba6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9e:	f043 0208 	orr.w	r2, r3, #8
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f000 811e 	beq.w	8003dec <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb2:	f003 0320 	and.w	r3, r3, #32
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d007      	beq.n	8003bca <HAL_UART_IRQHandler+0x11e>
 8003bba:	6a3b      	ldr	r3, [r7, #32]
 8003bbc:	f003 0320 	and.w	r3, r3, #32
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d002      	beq.n	8003bca <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 f9e8 	bl	8003f9a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	695b      	ldr	r3, [r3, #20]
 8003bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	bf14      	ite	ne
 8003bd8:	2301      	movne	r3, #1
 8003bda:	2300      	moveq	r3, #0
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be4:	f003 0308 	and.w	r3, r3, #8
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d102      	bne.n	8003bf2 <HAL_UART_IRQHandler+0x146>
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d031      	beq.n	8003c56 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 f92a 	bl	8003e4c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d023      	beq.n	8003c4e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	695a      	ldr	r2, [r3, #20]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c14:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d013      	beq.n	8003c46 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c22:	4a76      	ldr	r2, [pc, #472]	; (8003dfc <HAL_UART_IRQHandler+0x350>)
 8003c24:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fe fb66 	bl	80022fc <HAL_DMA_Abort_IT>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d016      	beq.n	8003c64 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c40:	4610      	mov	r0, r2
 8003c42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c44:	e00e      	b.n	8003c64 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 f8ec 	bl	8003e24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c4c:	e00a      	b.n	8003c64 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 f8e8 	bl	8003e24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c54:	e006      	b.n	8003c64 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 f8e4 	bl	8003e24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003c62:	e0c3      	b.n	8003dec <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c64:	bf00      	nop
    return;
 8003c66:	e0c1      	b.n	8003dec <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	f040 80a1 	bne.w	8003db4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c74:	f003 0310 	and.w	r3, r3, #16
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	f000 809b 	beq.w	8003db4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003c7e:	6a3b      	ldr	r3, [r7, #32]
 8003c80:	f003 0310 	and.w	r3, r3, #16
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 8095 	beq.w	8003db4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	60fb      	str	r3, [r7, #12]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	60fb      	str	r3, [r7, #12]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	60fb      	str	r3, [r7, #12]
 8003c9e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d04e      	beq.n	8003d4c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003cb8:	8a3b      	ldrh	r3, [r7, #16]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 8098 	beq.w	8003df0 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003cc4:	8a3a      	ldrh	r2, [r7, #16]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	f080 8092 	bcs.w	8003df0 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	8a3a      	ldrh	r2, [r7, #16]
 8003cd0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	2b20      	cmp	r3, #32
 8003cda:	d02b      	beq.n	8003d34 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68da      	ldr	r2, [r3, #12]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cea:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	695a      	ldr	r2, [r3, #20]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 0201 	bic.w	r2, r2, #1
 8003cfa:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	695a      	ldr	r2, [r3, #20]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d0a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2220      	movs	r2, #32
 8003d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68da      	ldr	r2, [r3, #12]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f022 0210 	bic.w	r2, r2, #16
 8003d28:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f7fe faaa 	bl	8002288 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	4619      	mov	r1, r3
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f000 f876 	bl	8003e36 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003d4a:	e051      	b.n	8003df0 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d047      	beq.n	8003df4 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8003d64:	8a7b      	ldrh	r3, [r7, #18]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d044      	beq.n	8003df4 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68da      	ldr	r2, [r3, #12]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003d78:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	695a      	ldr	r2, [r3, #20]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 0201 	bic.w	r2, r2, #1
 8003d88:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2220      	movs	r2, #32
 8003d8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	68da      	ldr	r2, [r3, #12]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f022 0210 	bic.w	r2, r2, #16
 8003da6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003da8:	8a7b      	ldrh	r3, [r7, #18]
 8003daa:	4619      	mov	r1, r3
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f000 f842 	bl	8003e36 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003db2:	e01f      	b.n	8003df4 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d008      	beq.n	8003dd0 <HAL_UART_IRQHandler+0x324>
 8003dbe:	6a3b      	ldr	r3, [r7, #32]
 8003dc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d003      	beq.n	8003dd0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003dc8:	6878      	ldr	r0, [r7, #4]
 8003dca:	f000 f87f 	bl	8003ecc <UART_Transmit_IT>
    return;
 8003dce:	e012      	b.n	8003df6 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00d      	beq.n	8003df6 <HAL_UART_IRQHandler+0x34a>
 8003dda:	6a3b      	ldr	r3, [r7, #32]
 8003ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d008      	beq.n	8003df6 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f000 f8c0 	bl	8003f6a <UART_EndTransmit_IT>
    return;
 8003dea:	e004      	b.n	8003df6 <HAL_UART_IRQHandler+0x34a>
    return;
 8003dec:	bf00      	nop
 8003dee:	e002      	b.n	8003df6 <HAL_UART_IRQHandler+0x34a>
      return;
 8003df0:	bf00      	nop
 8003df2:	e000      	b.n	8003df6 <HAL_UART_IRQHandler+0x34a>
      return;
 8003df4:	bf00      	nop
  }
}
 8003df6:	3728      	adds	r7, #40	; 0x28
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	08003ea5 	.word	0x08003ea5

08003e00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003e08:	bf00      	nop
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bc80      	pop	{r7}
 8003e10:	4770      	bx	lr

08003e12 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e12:	b480      	push	{r7}
 8003e14:	b083      	sub	sp, #12
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003e1a:	bf00      	nop
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bc80      	pop	{r7}
 8003e22:	4770      	bx	lr

08003e24 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bc80      	pop	{r7}
 8003e34:	4770      	bx	lr

08003e36 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e36:	b480      	push	{r7}
 8003e38:	b083      	sub	sp, #12
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
 8003e3e:	460b      	mov	r3, r1
 8003e40:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e42:	bf00      	nop
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bc80      	pop	{r7}
 8003e4a:	4770      	bx	lr

08003e4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	68da      	ldr	r2, [r3, #12]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003e62:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	695a      	ldr	r2, [r3, #20]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f022 0201 	bic.w	r2, r2, #1
 8003e72:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d107      	bne.n	8003e8c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68da      	ldr	r2, [r3, #12]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0210 	bic.w	r2, r2, #16
 8003e8a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003e9a:	bf00      	nop
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bc80      	pop	{r7}
 8003ea2:	4770      	bx	lr

08003ea4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f7ff ffb0 	bl	8003e24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ec4:	bf00      	nop
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	2b21      	cmp	r3, #33	; 0x21
 8003ede:	d13e      	bne.n	8003f5e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ee8:	d114      	bne.n	8003f14 <UART_Transmit_IT+0x48>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d110      	bne.n	8003f14 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	881b      	ldrh	r3, [r3, #0]
 8003efc:	461a      	mov	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f06:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6a1b      	ldr	r3, [r3, #32]
 8003f0c:	1c9a      	adds	r2, r3, #2
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	621a      	str	r2, [r3, #32]
 8003f12:	e008      	b.n	8003f26 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	1c59      	adds	r1, r3, #1
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	6211      	str	r1, [r2, #32]
 8003f1e:	781a      	ldrb	r2, [r3, #0]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	3b01      	subs	r3, #1
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	4619      	mov	r1, r3
 8003f34:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d10f      	bne.n	8003f5a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68da      	ldr	r2, [r3, #12]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f48:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68da      	ldr	r2, [r3, #12]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f58:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	e000      	b.n	8003f60 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003f5e:	2302      	movs	r3, #2
  }
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3714      	adds	r7, #20
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bc80      	pop	{r7}
 8003f68:	4770      	bx	lr

08003f6a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f6a:	b580      	push	{r7, lr}
 8003f6c:	b082      	sub	sp, #8
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68da      	ldr	r2, [r3, #12]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f80:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2220      	movs	r2, #32
 8003f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7ff ff38 	bl	8003e00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3708      	adds	r7, #8
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b086      	sub	sp, #24
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b22      	cmp	r3, #34	; 0x22
 8003fac:	f040 8099 	bne.w	80040e2 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fb8:	d117      	bne.n	8003fea <UART_Receive_IT+0x50>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d113      	bne.n	8003fea <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fca:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fd8:	b29a      	uxth	r2, r3
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe2:	1c9a      	adds	r2, r3, #2
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	629a      	str	r2, [r3, #40]	; 0x28
 8003fe8:	e026      	b.n	8004038 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fee:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ffc:	d007      	beq.n	800400e <UART_Receive_IT+0x74>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10a      	bne.n	800401c <UART_Receive_IT+0x82>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d106      	bne.n	800401c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	b2da      	uxtb	r2, r3
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	701a      	strb	r2, [r3, #0]
 800401a:	e008      	b.n	800402e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	b2db      	uxtb	r3, r3
 8004024:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004028:	b2da      	uxtb	r2, r3
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004032:	1c5a      	adds	r2, r3, #1
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800403c:	b29b      	uxth	r3, r3
 800403e:	3b01      	subs	r3, #1
 8004040:	b29b      	uxth	r3, r3
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	4619      	mov	r1, r3
 8004046:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004048:	2b00      	cmp	r3, #0
 800404a:	d148      	bne.n	80040de <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68da      	ldr	r2, [r3, #12]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0220 	bic.w	r2, r2, #32
 800405a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68da      	ldr	r2, [r3, #12]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800406a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	695a      	ldr	r2, [r3, #20]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f022 0201 	bic.w	r2, r2, #1
 800407a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2220      	movs	r2, #32
 8004080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004088:	2b01      	cmp	r3, #1
 800408a:	d123      	bne.n	80040d4 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	68da      	ldr	r2, [r3, #12]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 0210 	bic.w	r2, r2, #16
 80040a0:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0310 	and.w	r3, r3, #16
 80040ac:	2b10      	cmp	r3, #16
 80040ae:	d10a      	bne.n	80040c6 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040b0:	2300      	movs	r3, #0
 80040b2:	60fb      	str	r3, [r7, #12]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	60fb      	str	r3, [r7, #12]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	60fb      	str	r3, [r7, #12]
 80040c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80040ca:	4619      	mov	r1, r3
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f7ff feb2 	bl	8003e36 <HAL_UARTEx_RxEventCallback>
 80040d2:	e002      	b.n	80040da <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f7ff fe9c 	bl	8003e12 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80040da:	2300      	movs	r3, #0
 80040dc:	e002      	b.n	80040e4 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80040de:	2300      	movs	r3, #0
 80040e0:	e000      	b.n	80040e4 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80040e2:	2302      	movs	r3, #2
  }
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3718      	adds	r7, #24
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	68da      	ldr	r2, [r3, #12]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	430a      	orrs	r2, r1
 8004108:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	689a      	ldr	r2, [r3, #8]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	431a      	orrs	r2, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	695b      	ldr	r3, [r3, #20]
 8004118:	4313      	orrs	r3, r2
 800411a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004126:	f023 030c 	bic.w	r3, r3, #12
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	6812      	ldr	r2, [r2, #0]
 800412e:	68b9      	ldr	r1, [r7, #8]
 8004130:	430b      	orrs	r3, r1
 8004132:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	699a      	ldr	r2, [r3, #24]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a2c      	ldr	r2, [pc, #176]	; (8004200 <UART_SetConfig+0x114>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d103      	bne.n	800415c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004154:	f7fe ffea 	bl	800312c <HAL_RCC_GetPCLK2Freq>
 8004158:	60f8      	str	r0, [r7, #12]
 800415a:	e002      	b.n	8004162 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800415c:	f7fe ffd2 	bl	8003104 <HAL_RCC_GetPCLK1Freq>
 8004160:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004162:	68fa      	ldr	r2, [r7, #12]
 8004164:	4613      	mov	r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	4413      	add	r3, r2
 800416a:	009a      	lsls	r2, r3, #2
 800416c:	441a      	add	r2, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	fbb2 f3f3 	udiv	r3, r2, r3
 8004178:	4a22      	ldr	r2, [pc, #136]	; (8004204 <UART_SetConfig+0x118>)
 800417a:	fba2 2303 	umull	r2, r3, r2, r3
 800417e:	095b      	lsrs	r3, r3, #5
 8004180:	0119      	lsls	r1, r3, #4
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	4613      	mov	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	4413      	add	r3, r2
 800418a:	009a      	lsls	r2, r3, #2
 800418c:	441a      	add	r2, r3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	fbb2 f2f3 	udiv	r2, r2, r3
 8004198:	4b1a      	ldr	r3, [pc, #104]	; (8004204 <UART_SetConfig+0x118>)
 800419a:	fba3 0302 	umull	r0, r3, r3, r2
 800419e:	095b      	lsrs	r3, r3, #5
 80041a0:	2064      	movs	r0, #100	; 0x64
 80041a2:	fb00 f303 	mul.w	r3, r0, r3
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	011b      	lsls	r3, r3, #4
 80041aa:	3332      	adds	r3, #50	; 0x32
 80041ac:	4a15      	ldr	r2, [pc, #84]	; (8004204 <UART_SetConfig+0x118>)
 80041ae:	fba2 2303 	umull	r2, r3, r2, r3
 80041b2:	095b      	lsrs	r3, r3, #5
 80041b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041b8:	4419      	add	r1, r3
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	4613      	mov	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	4413      	add	r3, r2
 80041c2:	009a      	lsls	r2, r3, #2
 80041c4:	441a      	add	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80041d0:	4b0c      	ldr	r3, [pc, #48]	; (8004204 <UART_SetConfig+0x118>)
 80041d2:	fba3 0302 	umull	r0, r3, r3, r2
 80041d6:	095b      	lsrs	r3, r3, #5
 80041d8:	2064      	movs	r0, #100	; 0x64
 80041da:	fb00 f303 	mul.w	r3, r0, r3
 80041de:	1ad3      	subs	r3, r2, r3
 80041e0:	011b      	lsls	r3, r3, #4
 80041e2:	3332      	adds	r3, #50	; 0x32
 80041e4:	4a07      	ldr	r2, [pc, #28]	; (8004204 <UART_SetConfig+0x118>)
 80041e6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ea:	095b      	lsrs	r3, r3, #5
 80041ec:	f003 020f 	and.w	r2, r3, #15
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	440a      	add	r2, r1
 80041f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80041f8:	bf00      	nop
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	40013800 	.word	0x40013800
 8004204:	51eb851f 	.word	0x51eb851f

08004208 <__errno>:
 8004208:	4b01      	ldr	r3, [pc, #4]	; (8004210 <__errno+0x8>)
 800420a:	6818      	ldr	r0, [r3, #0]
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	20000064 	.word	0x20000064

08004214 <__libc_init_array>:
 8004214:	b570      	push	{r4, r5, r6, lr}
 8004216:	2600      	movs	r6, #0
 8004218:	4d0c      	ldr	r5, [pc, #48]	; (800424c <__libc_init_array+0x38>)
 800421a:	4c0d      	ldr	r4, [pc, #52]	; (8004250 <__libc_init_array+0x3c>)
 800421c:	1b64      	subs	r4, r4, r5
 800421e:	10a4      	asrs	r4, r4, #2
 8004220:	42a6      	cmp	r6, r4
 8004222:	d109      	bne.n	8004238 <__libc_init_array+0x24>
 8004224:	f001 f992 	bl	800554c <_init>
 8004228:	2600      	movs	r6, #0
 800422a:	4d0a      	ldr	r5, [pc, #40]	; (8004254 <__libc_init_array+0x40>)
 800422c:	4c0a      	ldr	r4, [pc, #40]	; (8004258 <__libc_init_array+0x44>)
 800422e:	1b64      	subs	r4, r4, r5
 8004230:	10a4      	asrs	r4, r4, #2
 8004232:	42a6      	cmp	r6, r4
 8004234:	d105      	bne.n	8004242 <__libc_init_array+0x2e>
 8004236:	bd70      	pop	{r4, r5, r6, pc}
 8004238:	f855 3b04 	ldr.w	r3, [r5], #4
 800423c:	4798      	blx	r3
 800423e:	3601      	adds	r6, #1
 8004240:	e7ee      	b.n	8004220 <__libc_init_array+0xc>
 8004242:	f855 3b04 	ldr.w	r3, [r5], #4
 8004246:	4798      	blx	r3
 8004248:	3601      	adds	r6, #1
 800424a:	e7f2      	b.n	8004232 <__libc_init_array+0x1e>
 800424c:	08005934 	.word	0x08005934
 8004250:	08005934 	.word	0x08005934
 8004254:	08005934 	.word	0x08005934
 8004258:	08005938 	.word	0x08005938

0800425c <memset>:
 800425c:	4603      	mov	r3, r0
 800425e:	4402      	add	r2, r0
 8004260:	4293      	cmp	r3, r2
 8004262:	d100      	bne.n	8004266 <memset+0xa>
 8004264:	4770      	bx	lr
 8004266:	f803 1b01 	strb.w	r1, [r3], #1
 800426a:	e7f9      	b.n	8004260 <memset+0x4>

0800426c <iprintf>:
 800426c:	b40f      	push	{r0, r1, r2, r3}
 800426e:	4b0a      	ldr	r3, [pc, #40]	; (8004298 <iprintf+0x2c>)
 8004270:	b513      	push	{r0, r1, r4, lr}
 8004272:	681c      	ldr	r4, [r3, #0]
 8004274:	b124      	cbz	r4, 8004280 <iprintf+0x14>
 8004276:	69a3      	ldr	r3, [r4, #24]
 8004278:	b913      	cbnz	r3, 8004280 <iprintf+0x14>
 800427a:	4620      	mov	r0, r4
 800427c:	f000 f886 	bl	800438c <__sinit>
 8004280:	ab05      	add	r3, sp, #20
 8004282:	4620      	mov	r0, r4
 8004284:	9a04      	ldr	r2, [sp, #16]
 8004286:	68a1      	ldr	r1, [r4, #8]
 8004288:	9301      	str	r3, [sp, #4]
 800428a:	f000 fb37 	bl	80048fc <_vfiprintf_r>
 800428e:	b002      	add	sp, #8
 8004290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004294:	b004      	add	sp, #16
 8004296:	4770      	bx	lr
 8004298:	20000064 	.word	0x20000064

0800429c <siprintf>:
 800429c:	b40e      	push	{r1, r2, r3}
 800429e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80042a2:	b500      	push	{lr}
 80042a4:	b09c      	sub	sp, #112	; 0x70
 80042a6:	ab1d      	add	r3, sp, #116	; 0x74
 80042a8:	9002      	str	r0, [sp, #8]
 80042aa:	9006      	str	r0, [sp, #24]
 80042ac:	9107      	str	r1, [sp, #28]
 80042ae:	9104      	str	r1, [sp, #16]
 80042b0:	4808      	ldr	r0, [pc, #32]	; (80042d4 <siprintf+0x38>)
 80042b2:	4909      	ldr	r1, [pc, #36]	; (80042d8 <siprintf+0x3c>)
 80042b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80042b8:	9105      	str	r1, [sp, #20]
 80042ba:	6800      	ldr	r0, [r0, #0]
 80042bc:	a902      	add	r1, sp, #8
 80042be:	9301      	str	r3, [sp, #4]
 80042c0:	f000 f9f4 	bl	80046ac <_svfiprintf_r>
 80042c4:	2200      	movs	r2, #0
 80042c6:	9b02      	ldr	r3, [sp, #8]
 80042c8:	701a      	strb	r2, [r3, #0]
 80042ca:	b01c      	add	sp, #112	; 0x70
 80042cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80042d0:	b003      	add	sp, #12
 80042d2:	4770      	bx	lr
 80042d4:	20000064 	.word	0x20000064
 80042d8:	ffff0208 	.word	0xffff0208

080042dc <std>:
 80042dc:	2300      	movs	r3, #0
 80042de:	b510      	push	{r4, lr}
 80042e0:	4604      	mov	r4, r0
 80042e2:	e9c0 3300 	strd	r3, r3, [r0]
 80042e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80042ea:	6083      	str	r3, [r0, #8]
 80042ec:	8181      	strh	r1, [r0, #12]
 80042ee:	6643      	str	r3, [r0, #100]	; 0x64
 80042f0:	81c2      	strh	r2, [r0, #14]
 80042f2:	6183      	str	r3, [r0, #24]
 80042f4:	4619      	mov	r1, r3
 80042f6:	2208      	movs	r2, #8
 80042f8:	305c      	adds	r0, #92	; 0x5c
 80042fa:	f7ff ffaf 	bl	800425c <memset>
 80042fe:	4b05      	ldr	r3, [pc, #20]	; (8004314 <std+0x38>)
 8004300:	6224      	str	r4, [r4, #32]
 8004302:	6263      	str	r3, [r4, #36]	; 0x24
 8004304:	4b04      	ldr	r3, [pc, #16]	; (8004318 <std+0x3c>)
 8004306:	62a3      	str	r3, [r4, #40]	; 0x28
 8004308:	4b04      	ldr	r3, [pc, #16]	; (800431c <std+0x40>)
 800430a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800430c:	4b04      	ldr	r3, [pc, #16]	; (8004320 <std+0x44>)
 800430e:	6323      	str	r3, [r4, #48]	; 0x30
 8004310:	bd10      	pop	{r4, pc}
 8004312:	bf00      	nop
 8004314:	08004ea9 	.word	0x08004ea9
 8004318:	08004ecb 	.word	0x08004ecb
 800431c:	08004f03 	.word	0x08004f03
 8004320:	08004f27 	.word	0x08004f27

08004324 <_cleanup_r>:
 8004324:	4901      	ldr	r1, [pc, #4]	; (800432c <_cleanup_r+0x8>)
 8004326:	f000 b8af 	b.w	8004488 <_fwalk_reent>
 800432a:	bf00      	nop
 800432c:	080051f9 	.word	0x080051f9

08004330 <__sfmoreglue>:
 8004330:	2268      	movs	r2, #104	; 0x68
 8004332:	b570      	push	{r4, r5, r6, lr}
 8004334:	1e4d      	subs	r5, r1, #1
 8004336:	4355      	muls	r5, r2
 8004338:	460e      	mov	r6, r1
 800433a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800433e:	f000 f8e5 	bl	800450c <_malloc_r>
 8004342:	4604      	mov	r4, r0
 8004344:	b140      	cbz	r0, 8004358 <__sfmoreglue+0x28>
 8004346:	2100      	movs	r1, #0
 8004348:	e9c0 1600 	strd	r1, r6, [r0]
 800434c:	300c      	adds	r0, #12
 800434e:	60a0      	str	r0, [r4, #8]
 8004350:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004354:	f7ff ff82 	bl	800425c <memset>
 8004358:	4620      	mov	r0, r4
 800435a:	bd70      	pop	{r4, r5, r6, pc}

0800435c <__sfp_lock_acquire>:
 800435c:	4801      	ldr	r0, [pc, #4]	; (8004364 <__sfp_lock_acquire+0x8>)
 800435e:	f000 b8b3 	b.w	80044c8 <__retarget_lock_acquire_recursive>
 8004362:	bf00      	nop
 8004364:	20000289 	.word	0x20000289

08004368 <__sfp_lock_release>:
 8004368:	4801      	ldr	r0, [pc, #4]	; (8004370 <__sfp_lock_release+0x8>)
 800436a:	f000 b8ae 	b.w	80044ca <__retarget_lock_release_recursive>
 800436e:	bf00      	nop
 8004370:	20000289 	.word	0x20000289

08004374 <__sinit_lock_acquire>:
 8004374:	4801      	ldr	r0, [pc, #4]	; (800437c <__sinit_lock_acquire+0x8>)
 8004376:	f000 b8a7 	b.w	80044c8 <__retarget_lock_acquire_recursive>
 800437a:	bf00      	nop
 800437c:	2000028a 	.word	0x2000028a

08004380 <__sinit_lock_release>:
 8004380:	4801      	ldr	r0, [pc, #4]	; (8004388 <__sinit_lock_release+0x8>)
 8004382:	f000 b8a2 	b.w	80044ca <__retarget_lock_release_recursive>
 8004386:	bf00      	nop
 8004388:	2000028a 	.word	0x2000028a

0800438c <__sinit>:
 800438c:	b510      	push	{r4, lr}
 800438e:	4604      	mov	r4, r0
 8004390:	f7ff fff0 	bl	8004374 <__sinit_lock_acquire>
 8004394:	69a3      	ldr	r3, [r4, #24]
 8004396:	b11b      	cbz	r3, 80043a0 <__sinit+0x14>
 8004398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800439c:	f7ff bff0 	b.w	8004380 <__sinit_lock_release>
 80043a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80043a4:	6523      	str	r3, [r4, #80]	; 0x50
 80043a6:	4b13      	ldr	r3, [pc, #76]	; (80043f4 <__sinit+0x68>)
 80043a8:	4a13      	ldr	r2, [pc, #76]	; (80043f8 <__sinit+0x6c>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80043ae:	42a3      	cmp	r3, r4
 80043b0:	bf08      	it	eq
 80043b2:	2301      	moveq	r3, #1
 80043b4:	4620      	mov	r0, r4
 80043b6:	bf08      	it	eq
 80043b8:	61a3      	streq	r3, [r4, #24]
 80043ba:	f000 f81f 	bl	80043fc <__sfp>
 80043be:	6060      	str	r0, [r4, #4]
 80043c0:	4620      	mov	r0, r4
 80043c2:	f000 f81b 	bl	80043fc <__sfp>
 80043c6:	60a0      	str	r0, [r4, #8]
 80043c8:	4620      	mov	r0, r4
 80043ca:	f000 f817 	bl	80043fc <__sfp>
 80043ce:	2200      	movs	r2, #0
 80043d0:	2104      	movs	r1, #4
 80043d2:	60e0      	str	r0, [r4, #12]
 80043d4:	6860      	ldr	r0, [r4, #4]
 80043d6:	f7ff ff81 	bl	80042dc <std>
 80043da:	2201      	movs	r2, #1
 80043dc:	2109      	movs	r1, #9
 80043de:	68a0      	ldr	r0, [r4, #8]
 80043e0:	f7ff ff7c 	bl	80042dc <std>
 80043e4:	2202      	movs	r2, #2
 80043e6:	2112      	movs	r1, #18
 80043e8:	68e0      	ldr	r0, [r4, #12]
 80043ea:	f7ff ff77 	bl	80042dc <std>
 80043ee:	2301      	movs	r3, #1
 80043f0:	61a3      	str	r3, [r4, #24]
 80043f2:	e7d1      	b.n	8004398 <__sinit+0xc>
 80043f4:	0800589c 	.word	0x0800589c
 80043f8:	08004325 	.word	0x08004325

080043fc <__sfp>:
 80043fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043fe:	4607      	mov	r7, r0
 8004400:	f7ff ffac 	bl	800435c <__sfp_lock_acquire>
 8004404:	4b1e      	ldr	r3, [pc, #120]	; (8004480 <__sfp+0x84>)
 8004406:	681e      	ldr	r6, [r3, #0]
 8004408:	69b3      	ldr	r3, [r6, #24]
 800440a:	b913      	cbnz	r3, 8004412 <__sfp+0x16>
 800440c:	4630      	mov	r0, r6
 800440e:	f7ff ffbd 	bl	800438c <__sinit>
 8004412:	3648      	adds	r6, #72	; 0x48
 8004414:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004418:	3b01      	subs	r3, #1
 800441a:	d503      	bpl.n	8004424 <__sfp+0x28>
 800441c:	6833      	ldr	r3, [r6, #0]
 800441e:	b30b      	cbz	r3, 8004464 <__sfp+0x68>
 8004420:	6836      	ldr	r6, [r6, #0]
 8004422:	e7f7      	b.n	8004414 <__sfp+0x18>
 8004424:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004428:	b9d5      	cbnz	r5, 8004460 <__sfp+0x64>
 800442a:	4b16      	ldr	r3, [pc, #88]	; (8004484 <__sfp+0x88>)
 800442c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004430:	60e3      	str	r3, [r4, #12]
 8004432:	6665      	str	r5, [r4, #100]	; 0x64
 8004434:	f000 f847 	bl	80044c6 <__retarget_lock_init_recursive>
 8004438:	f7ff ff96 	bl	8004368 <__sfp_lock_release>
 800443c:	2208      	movs	r2, #8
 800443e:	4629      	mov	r1, r5
 8004440:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004444:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004448:	6025      	str	r5, [r4, #0]
 800444a:	61a5      	str	r5, [r4, #24]
 800444c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004450:	f7ff ff04 	bl	800425c <memset>
 8004454:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004458:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800445c:	4620      	mov	r0, r4
 800445e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004460:	3468      	adds	r4, #104	; 0x68
 8004462:	e7d9      	b.n	8004418 <__sfp+0x1c>
 8004464:	2104      	movs	r1, #4
 8004466:	4638      	mov	r0, r7
 8004468:	f7ff ff62 	bl	8004330 <__sfmoreglue>
 800446c:	4604      	mov	r4, r0
 800446e:	6030      	str	r0, [r6, #0]
 8004470:	2800      	cmp	r0, #0
 8004472:	d1d5      	bne.n	8004420 <__sfp+0x24>
 8004474:	f7ff ff78 	bl	8004368 <__sfp_lock_release>
 8004478:	230c      	movs	r3, #12
 800447a:	603b      	str	r3, [r7, #0]
 800447c:	e7ee      	b.n	800445c <__sfp+0x60>
 800447e:	bf00      	nop
 8004480:	0800589c 	.word	0x0800589c
 8004484:	ffff0001 	.word	0xffff0001

08004488 <_fwalk_reent>:
 8004488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800448c:	4606      	mov	r6, r0
 800448e:	4688      	mov	r8, r1
 8004490:	2700      	movs	r7, #0
 8004492:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004496:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800449a:	f1b9 0901 	subs.w	r9, r9, #1
 800449e:	d505      	bpl.n	80044ac <_fwalk_reent+0x24>
 80044a0:	6824      	ldr	r4, [r4, #0]
 80044a2:	2c00      	cmp	r4, #0
 80044a4:	d1f7      	bne.n	8004496 <_fwalk_reent+0xe>
 80044a6:	4638      	mov	r0, r7
 80044a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044ac:	89ab      	ldrh	r3, [r5, #12]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d907      	bls.n	80044c2 <_fwalk_reent+0x3a>
 80044b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80044b6:	3301      	adds	r3, #1
 80044b8:	d003      	beq.n	80044c2 <_fwalk_reent+0x3a>
 80044ba:	4629      	mov	r1, r5
 80044bc:	4630      	mov	r0, r6
 80044be:	47c0      	blx	r8
 80044c0:	4307      	orrs	r7, r0
 80044c2:	3568      	adds	r5, #104	; 0x68
 80044c4:	e7e9      	b.n	800449a <_fwalk_reent+0x12>

080044c6 <__retarget_lock_init_recursive>:
 80044c6:	4770      	bx	lr

080044c8 <__retarget_lock_acquire_recursive>:
 80044c8:	4770      	bx	lr

080044ca <__retarget_lock_release_recursive>:
 80044ca:	4770      	bx	lr

080044cc <sbrk_aligned>:
 80044cc:	b570      	push	{r4, r5, r6, lr}
 80044ce:	4e0e      	ldr	r6, [pc, #56]	; (8004508 <sbrk_aligned+0x3c>)
 80044d0:	460c      	mov	r4, r1
 80044d2:	6831      	ldr	r1, [r6, #0]
 80044d4:	4605      	mov	r5, r0
 80044d6:	b911      	cbnz	r1, 80044de <sbrk_aligned+0x12>
 80044d8:	f000 fcd6 	bl	8004e88 <_sbrk_r>
 80044dc:	6030      	str	r0, [r6, #0]
 80044de:	4621      	mov	r1, r4
 80044e0:	4628      	mov	r0, r5
 80044e2:	f000 fcd1 	bl	8004e88 <_sbrk_r>
 80044e6:	1c43      	adds	r3, r0, #1
 80044e8:	d00a      	beq.n	8004500 <sbrk_aligned+0x34>
 80044ea:	1cc4      	adds	r4, r0, #3
 80044ec:	f024 0403 	bic.w	r4, r4, #3
 80044f0:	42a0      	cmp	r0, r4
 80044f2:	d007      	beq.n	8004504 <sbrk_aligned+0x38>
 80044f4:	1a21      	subs	r1, r4, r0
 80044f6:	4628      	mov	r0, r5
 80044f8:	f000 fcc6 	bl	8004e88 <_sbrk_r>
 80044fc:	3001      	adds	r0, #1
 80044fe:	d101      	bne.n	8004504 <sbrk_aligned+0x38>
 8004500:	f04f 34ff 	mov.w	r4, #4294967295
 8004504:	4620      	mov	r0, r4
 8004506:	bd70      	pop	{r4, r5, r6, pc}
 8004508:	20000290 	.word	0x20000290

0800450c <_malloc_r>:
 800450c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004510:	1ccd      	adds	r5, r1, #3
 8004512:	f025 0503 	bic.w	r5, r5, #3
 8004516:	3508      	adds	r5, #8
 8004518:	2d0c      	cmp	r5, #12
 800451a:	bf38      	it	cc
 800451c:	250c      	movcc	r5, #12
 800451e:	2d00      	cmp	r5, #0
 8004520:	4607      	mov	r7, r0
 8004522:	db01      	blt.n	8004528 <_malloc_r+0x1c>
 8004524:	42a9      	cmp	r1, r5
 8004526:	d905      	bls.n	8004534 <_malloc_r+0x28>
 8004528:	230c      	movs	r3, #12
 800452a:	2600      	movs	r6, #0
 800452c:	603b      	str	r3, [r7, #0]
 800452e:	4630      	mov	r0, r6
 8004530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004534:	4e2e      	ldr	r6, [pc, #184]	; (80045f0 <_malloc_r+0xe4>)
 8004536:	f000 ff49 	bl	80053cc <__malloc_lock>
 800453a:	6833      	ldr	r3, [r6, #0]
 800453c:	461c      	mov	r4, r3
 800453e:	bb34      	cbnz	r4, 800458e <_malloc_r+0x82>
 8004540:	4629      	mov	r1, r5
 8004542:	4638      	mov	r0, r7
 8004544:	f7ff ffc2 	bl	80044cc <sbrk_aligned>
 8004548:	1c43      	adds	r3, r0, #1
 800454a:	4604      	mov	r4, r0
 800454c:	d14d      	bne.n	80045ea <_malloc_r+0xde>
 800454e:	6834      	ldr	r4, [r6, #0]
 8004550:	4626      	mov	r6, r4
 8004552:	2e00      	cmp	r6, #0
 8004554:	d140      	bne.n	80045d8 <_malloc_r+0xcc>
 8004556:	6823      	ldr	r3, [r4, #0]
 8004558:	4631      	mov	r1, r6
 800455a:	4638      	mov	r0, r7
 800455c:	eb04 0803 	add.w	r8, r4, r3
 8004560:	f000 fc92 	bl	8004e88 <_sbrk_r>
 8004564:	4580      	cmp	r8, r0
 8004566:	d13a      	bne.n	80045de <_malloc_r+0xd2>
 8004568:	6821      	ldr	r1, [r4, #0]
 800456a:	3503      	adds	r5, #3
 800456c:	1a6d      	subs	r5, r5, r1
 800456e:	f025 0503 	bic.w	r5, r5, #3
 8004572:	3508      	adds	r5, #8
 8004574:	2d0c      	cmp	r5, #12
 8004576:	bf38      	it	cc
 8004578:	250c      	movcc	r5, #12
 800457a:	4638      	mov	r0, r7
 800457c:	4629      	mov	r1, r5
 800457e:	f7ff ffa5 	bl	80044cc <sbrk_aligned>
 8004582:	3001      	adds	r0, #1
 8004584:	d02b      	beq.n	80045de <_malloc_r+0xd2>
 8004586:	6823      	ldr	r3, [r4, #0]
 8004588:	442b      	add	r3, r5
 800458a:	6023      	str	r3, [r4, #0]
 800458c:	e00e      	b.n	80045ac <_malloc_r+0xa0>
 800458e:	6822      	ldr	r2, [r4, #0]
 8004590:	1b52      	subs	r2, r2, r5
 8004592:	d41e      	bmi.n	80045d2 <_malloc_r+0xc6>
 8004594:	2a0b      	cmp	r2, #11
 8004596:	d916      	bls.n	80045c6 <_malloc_r+0xba>
 8004598:	1961      	adds	r1, r4, r5
 800459a:	42a3      	cmp	r3, r4
 800459c:	6025      	str	r5, [r4, #0]
 800459e:	bf18      	it	ne
 80045a0:	6059      	strne	r1, [r3, #4]
 80045a2:	6863      	ldr	r3, [r4, #4]
 80045a4:	bf08      	it	eq
 80045a6:	6031      	streq	r1, [r6, #0]
 80045a8:	5162      	str	r2, [r4, r5]
 80045aa:	604b      	str	r3, [r1, #4]
 80045ac:	4638      	mov	r0, r7
 80045ae:	f104 060b 	add.w	r6, r4, #11
 80045b2:	f000 ff11 	bl	80053d8 <__malloc_unlock>
 80045b6:	f026 0607 	bic.w	r6, r6, #7
 80045ba:	1d23      	adds	r3, r4, #4
 80045bc:	1af2      	subs	r2, r6, r3
 80045be:	d0b6      	beq.n	800452e <_malloc_r+0x22>
 80045c0:	1b9b      	subs	r3, r3, r6
 80045c2:	50a3      	str	r3, [r4, r2]
 80045c4:	e7b3      	b.n	800452e <_malloc_r+0x22>
 80045c6:	6862      	ldr	r2, [r4, #4]
 80045c8:	42a3      	cmp	r3, r4
 80045ca:	bf0c      	ite	eq
 80045cc:	6032      	streq	r2, [r6, #0]
 80045ce:	605a      	strne	r2, [r3, #4]
 80045d0:	e7ec      	b.n	80045ac <_malloc_r+0xa0>
 80045d2:	4623      	mov	r3, r4
 80045d4:	6864      	ldr	r4, [r4, #4]
 80045d6:	e7b2      	b.n	800453e <_malloc_r+0x32>
 80045d8:	4634      	mov	r4, r6
 80045da:	6876      	ldr	r6, [r6, #4]
 80045dc:	e7b9      	b.n	8004552 <_malloc_r+0x46>
 80045de:	230c      	movs	r3, #12
 80045e0:	4638      	mov	r0, r7
 80045e2:	603b      	str	r3, [r7, #0]
 80045e4:	f000 fef8 	bl	80053d8 <__malloc_unlock>
 80045e8:	e7a1      	b.n	800452e <_malloc_r+0x22>
 80045ea:	6025      	str	r5, [r4, #0]
 80045ec:	e7de      	b.n	80045ac <_malloc_r+0xa0>
 80045ee:	bf00      	nop
 80045f0:	2000028c 	.word	0x2000028c

080045f4 <__ssputs_r>:
 80045f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045f8:	688e      	ldr	r6, [r1, #8]
 80045fa:	4682      	mov	sl, r0
 80045fc:	429e      	cmp	r6, r3
 80045fe:	460c      	mov	r4, r1
 8004600:	4690      	mov	r8, r2
 8004602:	461f      	mov	r7, r3
 8004604:	d838      	bhi.n	8004678 <__ssputs_r+0x84>
 8004606:	898a      	ldrh	r2, [r1, #12]
 8004608:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800460c:	d032      	beq.n	8004674 <__ssputs_r+0x80>
 800460e:	6825      	ldr	r5, [r4, #0]
 8004610:	6909      	ldr	r1, [r1, #16]
 8004612:	3301      	adds	r3, #1
 8004614:	eba5 0901 	sub.w	r9, r5, r1
 8004618:	6965      	ldr	r5, [r4, #20]
 800461a:	444b      	add	r3, r9
 800461c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004620:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004624:	106d      	asrs	r5, r5, #1
 8004626:	429d      	cmp	r5, r3
 8004628:	bf38      	it	cc
 800462a:	461d      	movcc	r5, r3
 800462c:	0553      	lsls	r3, r2, #21
 800462e:	d531      	bpl.n	8004694 <__ssputs_r+0xa0>
 8004630:	4629      	mov	r1, r5
 8004632:	f7ff ff6b 	bl	800450c <_malloc_r>
 8004636:	4606      	mov	r6, r0
 8004638:	b950      	cbnz	r0, 8004650 <__ssputs_r+0x5c>
 800463a:	230c      	movs	r3, #12
 800463c:	f04f 30ff 	mov.w	r0, #4294967295
 8004640:	f8ca 3000 	str.w	r3, [sl]
 8004644:	89a3      	ldrh	r3, [r4, #12]
 8004646:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800464a:	81a3      	strh	r3, [r4, #12]
 800464c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004650:	464a      	mov	r2, r9
 8004652:	6921      	ldr	r1, [r4, #16]
 8004654:	f000 fe92 	bl	800537c <memcpy>
 8004658:	89a3      	ldrh	r3, [r4, #12]
 800465a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800465e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004662:	81a3      	strh	r3, [r4, #12]
 8004664:	6126      	str	r6, [r4, #16]
 8004666:	444e      	add	r6, r9
 8004668:	6026      	str	r6, [r4, #0]
 800466a:	463e      	mov	r6, r7
 800466c:	6165      	str	r5, [r4, #20]
 800466e:	eba5 0509 	sub.w	r5, r5, r9
 8004672:	60a5      	str	r5, [r4, #8]
 8004674:	42be      	cmp	r6, r7
 8004676:	d900      	bls.n	800467a <__ssputs_r+0x86>
 8004678:	463e      	mov	r6, r7
 800467a:	4632      	mov	r2, r6
 800467c:	4641      	mov	r1, r8
 800467e:	6820      	ldr	r0, [r4, #0]
 8004680:	f000 fe8a 	bl	8005398 <memmove>
 8004684:	68a3      	ldr	r3, [r4, #8]
 8004686:	2000      	movs	r0, #0
 8004688:	1b9b      	subs	r3, r3, r6
 800468a:	60a3      	str	r3, [r4, #8]
 800468c:	6823      	ldr	r3, [r4, #0]
 800468e:	4433      	add	r3, r6
 8004690:	6023      	str	r3, [r4, #0]
 8004692:	e7db      	b.n	800464c <__ssputs_r+0x58>
 8004694:	462a      	mov	r2, r5
 8004696:	f000 feed 	bl	8005474 <_realloc_r>
 800469a:	4606      	mov	r6, r0
 800469c:	2800      	cmp	r0, #0
 800469e:	d1e1      	bne.n	8004664 <__ssputs_r+0x70>
 80046a0:	4650      	mov	r0, sl
 80046a2:	6921      	ldr	r1, [r4, #16]
 80046a4:	f000 fe9e 	bl	80053e4 <_free_r>
 80046a8:	e7c7      	b.n	800463a <__ssputs_r+0x46>
	...

080046ac <_svfiprintf_r>:
 80046ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046b0:	4698      	mov	r8, r3
 80046b2:	898b      	ldrh	r3, [r1, #12]
 80046b4:	4607      	mov	r7, r0
 80046b6:	061b      	lsls	r3, r3, #24
 80046b8:	460d      	mov	r5, r1
 80046ba:	4614      	mov	r4, r2
 80046bc:	b09d      	sub	sp, #116	; 0x74
 80046be:	d50e      	bpl.n	80046de <_svfiprintf_r+0x32>
 80046c0:	690b      	ldr	r3, [r1, #16]
 80046c2:	b963      	cbnz	r3, 80046de <_svfiprintf_r+0x32>
 80046c4:	2140      	movs	r1, #64	; 0x40
 80046c6:	f7ff ff21 	bl	800450c <_malloc_r>
 80046ca:	6028      	str	r0, [r5, #0]
 80046cc:	6128      	str	r0, [r5, #16]
 80046ce:	b920      	cbnz	r0, 80046da <_svfiprintf_r+0x2e>
 80046d0:	230c      	movs	r3, #12
 80046d2:	603b      	str	r3, [r7, #0]
 80046d4:	f04f 30ff 	mov.w	r0, #4294967295
 80046d8:	e0d1      	b.n	800487e <_svfiprintf_r+0x1d2>
 80046da:	2340      	movs	r3, #64	; 0x40
 80046dc:	616b      	str	r3, [r5, #20]
 80046de:	2300      	movs	r3, #0
 80046e0:	9309      	str	r3, [sp, #36]	; 0x24
 80046e2:	2320      	movs	r3, #32
 80046e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80046e8:	2330      	movs	r3, #48	; 0x30
 80046ea:	f04f 0901 	mov.w	r9, #1
 80046ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80046f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004898 <_svfiprintf_r+0x1ec>
 80046f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80046fa:	4623      	mov	r3, r4
 80046fc:	469a      	mov	sl, r3
 80046fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004702:	b10a      	cbz	r2, 8004708 <_svfiprintf_r+0x5c>
 8004704:	2a25      	cmp	r2, #37	; 0x25
 8004706:	d1f9      	bne.n	80046fc <_svfiprintf_r+0x50>
 8004708:	ebba 0b04 	subs.w	fp, sl, r4
 800470c:	d00b      	beq.n	8004726 <_svfiprintf_r+0x7a>
 800470e:	465b      	mov	r3, fp
 8004710:	4622      	mov	r2, r4
 8004712:	4629      	mov	r1, r5
 8004714:	4638      	mov	r0, r7
 8004716:	f7ff ff6d 	bl	80045f4 <__ssputs_r>
 800471a:	3001      	adds	r0, #1
 800471c:	f000 80aa 	beq.w	8004874 <_svfiprintf_r+0x1c8>
 8004720:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004722:	445a      	add	r2, fp
 8004724:	9209      	str	r2, [sp, #36]	; 0x24
 8004726:	f89a 3000 	ldrb.w	r3, [sl]
 800472a:	2b00      	cmp	r3, #0
 800472c:	f000 80a2 	beq.w	8004874 <_svfiprintf_r+0x1c8>
 8004730:	2300      	movs	r3, #0
 8004732:	f04f 32ff 	mov.w	r2, #4294967295
 8004736:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800473a:	f10a 0a01 	add.w	sl, sl, #1
 800473e:	9304      	str	r3, [sp, #16]
 8004740:	9307      	str	r3, [sp, #28]
 8004742:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004746:	931a      	str	r3, [sp, #104]	; 0x68
 8004748:	4654      	mov	r4, sl
 800474a:	2205      	movs	r2, #5
 800474c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004750:	4851      	ldr	r0, [pc, #324]	; (8004898 <_svfiprintf_r+0x1ec>)
 8004752:	f000 fe05 	bl	8005360 <memchr>
 8004756:	9a04      	ldr	r2, [sp, #16]
 8004758:	b9d8      	cbnz	r0, 8004792 <_svfiprintf_r+0xe6>
 800475a:	06d0      	lsls	r0, r2, #27
 800475c:	bf44      	itt	mi
 800475e:	2320      	movmi	r3, #32
 8004760:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004764:	0711      	lsls	r1, r2, #28
 8004766:	bf44      	itt	mi
 8004768:	232b      	movmi	r3, #43	; 0x2b
 800476a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800476e:	f89a 3000 	ldrb.w	r3, [sl]
 8004772:	2b2a      	cmp	r3, #42	; 0x2a
 8004774:	d015      	beq.n	80047a2 <_svfiprintf_r+0xf6>
 8004776:	4654      	mov	r4, sl
 8004778:	2000      	movs	r0, #0
 800477a:	f04f 0c0a 	mov.w	ip, #10
 800477e:	9a07      	ldr	r2, [sp, #28]
 8004780:	4621      	mov	r1, r4
 8004782:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004786:	3b30      	subs	r3, #48	; 0x30
 8004788:	2b09      	cmp	r3, #9
 800478a:	d94e      	bls.n	800482a <_svfiprintf_r+0x17e>
 800478c:	b1b0      	cbz	r0, 80047bc <_svfiprintf_r+0x110>
 800478e:	9207      	str	r2, [sp, #28]
 8004790:	e014      	b.n	80047bc <_svfiprintf_r+0x110>
 8004792:	eba0 0308 	sub.w	r3, r0, r8
 8004796:	fa09 f303 	lsl.w	r3, r9, r3
 800479a:	4313      	orrs	r3, r2
 800479c:	46a2      	mov	sl, r4
 800479e:	9304      	str	r3, [sp, #16]
 80047a0:	e7d2      	b.n	8004748 <_svfiprintf_r+0x9c>
 80047a2:	9b03      	ldr	r3, [sp, #12]
 80047a4:	1d19      	adds	r1, r3, #4
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	9103      	str	r1, [sp, #12]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	bfbb      	ittet	lt
 80047ae:	425b      	neglt	r3, r3
 80047b0:	f042 0202 	orrlt.w	r2, r2, #2
 80047b4:	9307      	strge	r3, [sp, #28]
 80047b6:	9307      	strlt	r3, [sp, #28]
 80047b8:	bfb8      	it	lt
 80047ba:	9204      	strlt	r2, [sp, #16]
 80047bc:	7823      	ldrb	r3, [r4, #0]
 80047be:	2b2e      	cmp	r3, #46	; 0x2e
 80047c0:	d10c      	bne.n	80047dc <_svfiprintf_r+0x130>
 80047c2:	7863      	ldrb	r3, [r4, #1]
 80047c4:	2b2a      	cmp	r3, #42	; 0x2a
 80047c6:	d135      	bne.n	8004834 <_svfiprintf_r+0x188>
 80047c8:	9b03      	ldr	r3, [sp, #12]
 80047ca:	3402      	adds	r4, #2
 80047cc:	1d1a      	adds	r2, r3, #4
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	9203      	str	r2, [sp, #12]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	bfb8      	it	lt
 80047d6:	f04f 33ff 	movlt.w	r3, #4294967295
 80047da:	9305      	str	r3, [sp, #20]
 80047dc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800489c <_svfiprintf_r+0x1f0>
 80047e0:	2203      	movs	r2, #3
 80047e2:	4650      	mov	r0, sl
 80047e4:	7821      	ldrb	r1, [r4, #0]
 80047e6:	f000 fdbb 	bl	8005360 <memchr>
 80047ea:	b140      	cbz	r0, 80047fe <_svfiprintf_r+0x152>
 80047ec:	2340      	movs	r3, #64	; 0x40
 80047ee:	eba0 000a 	sub.w	r0, r0, sl
 80047f2:	fa03 f000 	lsl.w	r0, r3, r0
 80047f6:	9b04      	ldr	r3, [sp, #16]
 80047f8:	3401      	adds	r4, #1
 80047fa:	4303      	orrs	r3, r0
 80047fc:	9304      	str	r3, [sp, #16]
 80047fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004802:	2206      	movs	r2, #6
 8004804:	4826      	ldr	r0, [pc, #152]	; (80048a0 <_svfiprintf_r+0x1f4>)
 8004806:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800480a:	f000 fda9 	bl	8005360 <memchr>
 800480e:	2800      	cmp	r0, #0
 8004810:	d038      	beq.n	8004884 <_svfiprintf_r+0x1d8>
 8004812:	4b24      	ldr	r3, [pc, #144]	; (80048a4 <_svfiprintf_r+0x1f8>)
 8004814:	bb1b      	cbnz	r3, 800485e <_svfiprintf_r+0x1b2>
 8004816:	9b03      	ldr	r3, [sp, #12]
 8004818:	3307      	adds	r3, #7
 800481a:	f023 0307 	bic.w	r3, r3, #7
 800481e:	3308      	adds	r3, #8
 8004820:	9303      	str	r3, [sp, #12]
 8004822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004824:	4433      	add	r3, r6
 8004826:	9309      	str	r3, [sp, #36]	; 0x24
 8004828:	e767      	b.n	80046fa <_svfiprintf_r+0x4e>
 800482a:	460c      	mov	r4, r1
 800482c:	2001      	movs	r0, #1
 800482e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004832:	e7a5      	b.n	8004780 <_svfiprintf_r+0xd4>
 8004834:	2300      	movs	r3, #0
 8004836:	f04f 0c0a 	mov.w	ip, #10
 800483a:	4619      	mov	r1, r3
 800483c:	3401      	adds	r4, #1
 800483e:	9305      	str	r3, [sp, #20]
 8004840:	4620      	mov	r0, r4
 8004842:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004846:	3a30      	subs	r2, #48	; 0x30
 8004848:	2a09      	cmp	r2, #9
 800484a:	d903      	bls.n	8004854 <_svfiprintf_r+0x1a8>
 800484c:	2b00      	cmp	r3, #0
 800484e:	d0c5      	beq.n	80047dc <_svfiprintf_r+0x130>
 8004850:	9105      	str	r1, [sp, #20]
 8004852:	e7c3      	b.n	80047dc <_svfiprintf_r+0x130>
 8004854:	4604      	mov	r4, r0
 8004856:	2301      	movs	r3, #1
 8004858:	fb0c 2101 	mla	r1, ip, r1, r2
 800485c:	e7f0      	b.n	8004840 <_svfiprintf_r+0x194>
 800485e:	ab03      	add	r3, sp, #12
 8004860:	9300      	str	r3, [sp, #0]
 8004862:	462a      	mov	r2, r5
 8004864:	4638      	mov	r0, r7
 8004866:	4b10      	ldr	r3, [pc, #64]	; (80048a8 <_svfiprintf_r+0x1fc>)
 8004868:	a904      	add	r1, sp, #16
 800486a:	f3af 8000 	nop.w
 800486e:	1c42      	adds	r2, r0, #1
 8004870:	4606      	mov	r6, r0
 8004872:	d1d6      	bne.n	8004822 <_svfiprintf_r+0x176>
 8004874:	89ab      	ldrh	r3, [r5, #12]
 8004876:	065b      	lsls	r3, r3, #25
 8004878:	f53f af2c 	bmi.w	80046d4 <_svfiprintf_r+0x28>
 800487c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800487e:	b01d      	add	sp, #116	; 0x74
 8004880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004884:	ab03      	add	r3, sp, #12
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	462a      	mov	r2, r5
 800488a:	4638      	mov	r0, r7
 800488c:	4b06      	ldr	r3, [pc, #24]	; (80048a8 <_svfiprintf_r+0x1fc>)
 800488e:	a904      	add	r1, sp, #16
 8004890:	f000 f9d4 	bl	8004c3c <_printf_i>
 8004894:	e7eb      	b.n	800486e <_svfiprintf_r+0x1c2>
 8004896:	bf00      	nop
 8004898:	08005900 	.word	0x08005900
 800489c:	08005906 	.word	0x08005906
 80048a0:	0800590a 	.word	0x0800590a
 80048a4:	00000000 	.word	0x00000000
 80048a8:	080045f5 	.word	0x080045f5

080048ac <__sfputc_r>:
 80048ac:	6893      	ldr	r3, [r2, #8]
 80048ae:	b410      	push	{r4}
 80048b0:	3b01      	subs	r3, #1
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	6093      	str	r3, [r2, #8]
 80048b6:	da07      	bge.n	80048c8 <__sfputc_r+0x1c>
 80048b8:	6994      	ldr	r4, [r2, #24]
 80048ba:	42a3      	cmp	r3, r4
 80048bc:	db01      	blt.n	80048c2 <__sfputc_r+0x16>
 80048be:	290a      	cmp	r1, #10
 80048c0:	d102      	bne.n	80048c8 <__sfputc_r+0x1c>
 80048c2:	bc10      	pop	{r4}
 80048c4:	f000 bb34 	b.w	8004f30 <__swbuf_r>
 80048c8:	6813      	ldr	r3, [r2, #0]
 80048ca:	1c58      	adds	r0, r3, #1
 80048cc:	6010      	str	r0, [r2, #0]
 80048ce:	7019      	strb	r1, [r3, #0]
 80048d0:	4608      	mov	r0, r1
 80048d2:	bc10      	pop	{r4}
 80048d4:	4770      	bx	lr

080048d6 <__sfputs_r>:
 80048d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048d8:	4606      	mov	r6, r0
 80048da:	460f      	mov	r7, r1
 80048dc:	4614      	mov	r4, r2
 80048de:	18d5      	adds	r5, r2, r3
 80048e0:	42ac      	cmp	r4, r5
 80048e2:	d101      	bne.n	80048e8 <__sfputs_r+0x12>
 80048e4:	2000      	movs	r0, #0
 80048e6:	e007      	b.n	80048f8 <__sfputs_r+0x22>
 80048e8:	463a      	mov	r2, r7
 80048ea:	4630      	mov	r0, r6
 80048ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048f0:	f7ff ffdc 	bl	80048ac <__sfputc_r>
 80048f4:	1c43      	adds	r3, r0, #1
 80048f6:	d1f3      	bne.n	80048e0 <__sfputs_r+0xa>
 80048f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080048fc <_vfiprintf_r>:
 80048fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004900:	460d      	mov	r5, r1
 8004902:	4614      	mov	r4, r2
 8004904:	4698      	mov	r8, r3
 8004906:	4606      	mov	r6, r0
 8004908:	b09d      	sub	sp, #116	; 0x74
 800490a:	b118      	cbz	r0, 8004914 <_vfiprintf_r+0x18>
 800490c:	6983      	ldr	r3, [r0, #24]
 800490e:	b90b      	cbnz	r3, 8004914 <_vfiprintf_r+0x18>
 8004910:	f7ff fd3c 	bl	800438c <__sinit>
 8004914:	4b89      	ldr	r3, [pc, #548]	; (8004b3c <_vfiprintf_r+0x240>)
 8004916:	429d      	cmp	r5, r3
 8004918:	d11b      	bne.n	8004952 <_vfiprintf_r+0x56>
 800491a:	6875      	ldr	r5, [r6, #4]
 800491c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800491e:	07d9      	lsls	r1, r3, #31
 8004920:	d405      	bmi.n	800492e <_vfiprintf_r+0x32>
 8004922:	89ab      	ldrh	r3, [r5, #12]
 8004924:	059a      	lsls	r2, r3, #22
 8004926:	d402      	bmi.n	800492e <_vfiprintf_r+0x32>
 8004928:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800492a:	f7ff fdcd 	bl	80044c8 <__retarget_lock_acquire_recursive>
 800492e:	89ab      	ldrh	r3, [r5, #12]
 8004930:	071b      	lsls	r3, r3, #28
 8004932:	d501      	bpl.n	8004938 <_vfiprintf_r+0x3c>
 8004934:	692b      	ldr	r3, [r5, #16]
 8004936:	b9eb      	cbnz	r3, 8004974 <_vfiprintf_r+0x78>
 8004938:	4629      	mov	r1, r5
 800493a:	4630      	mov	r0, r6
 800493c:	f000 fb5c 	bl	8004ff8 <__swsetup_r>
 8004940:	b1c0      	cbz	r0, 8004974 <_vfiprintf_r+0x78>
 8004942:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004944:	07dc      	lsls	r4, r3, #31
 8004946:	d50e      	bpl.n	8004966 <_vfiprintf_r+0x6a>
 8004948:	f04f 30ff 	mov.w	r0, #4294967295
 800494c:	b01d      	add	sp, #116	; 0x74
 800494e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004952:	4b7b      	ldr	r3, [pc, #492]	; (8004b40 <_vfiprintf_r+0x244>)
 8004954:	429d      	cmp	r5, r3
 8004956:	d101      	bne.n	800495c <_vfiprintf_r+0x60>
 8004958:	68b5      	ldr	r5, [r6, #8]
 800495a:	e7df      	b.n	800491c <_vfiprintf_r+0x20>
 800495c:	4b79      	ldr	r3, [pc, #484]	; (8004b44 <_vfiprintf_r+0x248>)
 800495e:	429d      	cmp	r5, r3
 8004960:	bf08      	it	eq
 8004962:	68f5      	ldreq	r5, [r6, #12]
 8004964:	e7da      	b.n	800491c <_vfiprintf_r+0x20>
 8004966:	89ab      	ldrh	r3, [r5, #12]
 8004968:	0598      	lsls	r0, r3, #22
 800496a:	d4ed      	bmi.n	8004948 <_vfiprintf_r+0x4c>
 800496c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800496e:	f7ff fdac 	bl	80044ca <__retarget_lock_release_recursive>
 8004972:	e7e9      	b.n	8004948 <_vfiprintf_r+0x4c>
 8004974:	2300      	movs	r3, #0
 8004976:	9309      	str	r3, [sp, #36]	; 0x24
 8004978:	2320      	movs	r3, #32
 800497a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800497e:	2330      	movs	r3, #48	; 0x30
 8004980:	f04f 0901 	mov.w	r9, #1
 8004984:	f8cd 800c 	str.w	r8, [sp, #12]
 8004988:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8004b48 <_vfiprintf_r+0x24c>
 800498c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004990:	4623      	mov	r3, r4
 8004992:	469a      	mov	sl, r3
 8004994:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004998:	b10a      	cbz	r2, 800499e <_vfiprintf_r+0xa2>
 800499a:	2a25      	cmp	r2, #37	; 0x25
 800499c:	d1f9      	bne.n	8004992 <_vfiprintf_r+0x96>
 800499e:	ebba 0b04 	subs.w	fp, sl, r4
 80049a2:	d00b      	beq.n	80049bc <_vfiprintf_r+0xc0>
 80049a4:	465b      	mov	r3, fp
 80049a6:	4622      	mov	r2, r4
 80049a8:	4629      	mov	r1, r5
 80049aa:	4630      	mov	r0, r6
 80049ac:	f7ff ff93 	bl	80048d6 <__sfputs_r>
 80049b0:	3001      	adds	r0, #1
 80049b2:	f000 80aa 	beq.w	8004b0a <_vfiprintf_r+0x20e>
 80049b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049b8:	445a      	add	r2, fp
 80049ba:	9209      	str	r2, [sp, #36]	; 0x24
 80049bc:	f89a 3000 	ldrb.w	r3, [sl]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	f000 80a2 	beq.w	8004b0a <_vfiprintf_r+0x20e>
 80049c6:	2300      	movs	r3, #0
 80049c8:	f04f 32ff 	mov.w	r2, #4294967295
 80049cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049d0:	f10a 0a01 	add.w	sl, sl, #1
 80049d4:	9304      	str	r3, [sp, #16]
 80049d6:	9307      	str	r3, [sp, #28]
 80049d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80049dc:	931a      	str	r3, [sp, #104]	; 0x68
 80049de:	4654      	mov	r4, sl
 80049e0:	2205      	movs	r2, #5
 80049e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049e6:	4858      	ldr	r0, [pc, #352]	; (8004b48 <_vfiprintf_r+0x24c>)
 80049e8:	f000 fcba 	bl	8005360 <memchr>
 80049ec:	9a04      	ldr	r2, [sp, #16]
 80049ee:	b9d8      	cbnz	r0, 8004a28 <_vfiprintf_r+0x12c>
 80049f0:	06d1      	lsls	r1, r2, #27
 80049f2:	bf44      	itt	mi
 80049f4:	2320      	movmi	r3, #32
 80049f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049fa:	0713      	lsls	r3, r2, #28
 80049fc:	bf44      	itt	mi
 80049fe:	232b      	movmi	r3, #43	; 0x2b
 8004a00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a04:	f89a 3000 	ldrb.w	r3, [sl]
 8004a08:	2b2a      	cmp	r3, #42	; 0x2a
 8004a0a:	d015      	beq.n	8004a38 <_vfiprintf_r+0x13c>
 8004a0c:	4654      	mov	r4, sl
 8004a0e:	2000      	movs	r0, #0
 8004a10:	f04f 0c0a 	mov.w	ip, #10
 8004a14:	9a07      	ldr	r2, [sp, #28]
 8004a16:	4621      	mov	r1, r4
 8004a18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a1c:	3b30      	subs	r3, #48	; 0x30
 8004a1e:	2b09      	cmp	r3, #9
 8004a20:	d94e      	bls.n	8004ac0 <_vfiprintf_r+0x1c4>
 8004a22:	b1b0      	cbz	r0, 8004a52 <_vfiprintf_r+0x156>
 8004a24:	9207      	str	r2, [sp, #28]
 8004a26:	e014      	b.n	8004a52 <_vfiprintf_r+0x156>
 8004a28:	eba0 0308 	sub.w	r3, r0, r8
 8004a2c:	fa09 f303 	lsl.w	r3, r9, r3
 8004a30:	4313      	orrs	r3, r2
 8004a32:	46a2      	mov	sl, r4
 8004a34:	9304      	str	r3, [sp, #16]
 8004a36:	e7d2      	b.n	80049de <_vfiprintf_r+0xe2>
 8004a38:	9b03      	ldr	r3, [sp, #12]
 8004a3a:	1d19      	adds	r1, r3, #4
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	9103      	str	r1, [sp, #12]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	bfbb      	ittet	lt
 8004a44:	425b      	neglt	r3, r3
 8004a46:	f042 0202 	orrlt.w	r2, r2, #2
 8004a4a:	9307      	strge	r3, [sp, #28]
 8004a4c:	9307      	strlt	r3, [sp, #28]
 8004a4e:	bfb8      	it	lt
 8004a50:	9204      	strlt	r2, [sp, #16]
 8004a52:	7823      	ldrb	r3, [r4, #0]
 8004a54:	2b2e      	cmp	r3, #46	; 0x2e
 8004a56:	d10c      	bne.n	8004a72 <_vfiprintf_r+0x176>
 8004a58:	7863      	ldrb	r3, [r4, #1]
 8004a5a:	2b2a      	cmp	r3, #42	; 0x2a
 8004a5c:	d135      	bne.n	8004aca <_vfiprintf_r+0x1ce>
 8004a5e:	9b03      	ldr	r3, [sp, #12]
 8004a60:	3402      	adds	r4, #2
 8004a62:	1d1a      	adds	r2, r3, #4
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	9203      	str	r2, [sp, #12]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	bfb8      	it	lt
 8004a6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004a70:	9305      	str	r3, [sp, #20]
 8004a72:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8004b4c <_vfiprintf_r+0x250>
 8004a76:	2203      	movs	r2, #3
 8004a78:	4650      	mov	r0, sl
 8004a7a:	7821      	ldrb	r1, [r4, #0]
 8004a7c:	f000 fc70 	bl	8005360 <memchr>
 8004a80:	b140      	cbz	r0, 8004a94 <_vfiprintf_r+0x198>
 8004a82:	2340      	movs	r3, #64	; 0x40
 8004a84:	eba0 000a 	sub.w	r0, r0, sl
 8004a88:	fa03 f000 	lsl.w	r0, r3, r0
 8004a8c:	9b04      	ldr	r3, [sp, #16]
 8004a8e:	3401      	adds	r4, #1
 8004a90:	4303      	orrs	r3, r0
 8004a92:	9304      	str	r3, [sp, #16]
 8004a94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a98:	2206      	movs	r2, #6
 8004a9a:	482d      	ldr	r0, [pc, #180]	; (8004b50 <_vfiprintf_r+0x254>)
 8004a9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004aa0:	f000 fc5e 	bl	8005360 <memchr>
 8004aa4:	2800      	cmp	r0, #0
 8004aa6:	d03f      	beq.n	8004b28 <_vfiprintf_r+0x22c>
 8004aa8:	4b2a      	ldr	r3, [pc, #168]	; (8004b54 <_vfiprintf_r+0x258>)
 8004aaa:	bb1b      	cbnz	r3, 8004af4 <_vfiprintf_r+0x1f8>
 8004aac:	9b03      	ldr	r3, [sp, #12]
 8004aae:	3307      	adds	r3, #7
 8004ab0:	f023 0307 	bic.w	r3, r3, #7
 8004ab4:	3308      	adds	r3, #8
 8004ab6:	9303      	str	r3, [sp, #12]
 8004ab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004aba:	443b      	add	r3, r7
 8004abc:	9309      	str	r3, [sp, #36]	; 0x24
 8004abe:	e767      	b.n	8004990 <_vfiprintf_r+0x94>
 8004ac0:	460c      	mov	r4, r1
 8004ac2:	2001      	movs	r0, #1
 8004ac4:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ac8:	e7a5      	b.n	8004a16 <_vfiprintf_r+0x11a>
 8004aca:	2300      	movs	r3, #0
 8004acc:	f04f 0c0a 	mov.w	ip, #10
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	3401      	adds	r4, #1
 8004ad4:	9305      	str	r3, [sp, #20]
 8004ad6:	4620      	mov	r0, r4
 8004ad8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004adc:	3a30      	subs	r2, #48	; 0x30
 8004ade:	2a09      	cmp	r2, #9
 8004ae0:	d903      	bls.n	8004aea <_vfiprintf_r+0x1ee>
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d0c5      	beq.n	8004a72 <_vfiprintf_r+0x176>
 8004ae6:	9105      	str	r1, [sp, #20]
 8004ae8:	e7c3      	b.n	8004a72 <_vfiprintf_r+0x176>
 8004aea:	4604      	mov	r4, r0
 8004aec:	2301      	movs	r3, #1
 8004aee:	fb0c 2101 	mla	r1, ip, r1, r2
 8004af2:	e7f0      	b.n	8004ad6 <_vfiprintf_r+0x1da>
 8004af4:	ab03      	add	r3, sp, #12
 8004af6:	9300      	str	r3, [sp, #0]
 8004af8:	462a      	mov	r2, r5
 8004afa:	4630      	mov	r0, r6
 8004afc:	4b16      	ldr	r3, [pc, #88]	; (8004b58 <_vfiprintf_r+0x25c>)
 8004afe:	a904      	add	r1, sp, #16
 8004b00:	f3af 8000 	nop.w
 8004b04:	4607      	mov	r7, r0
 8004b06:	1c78      	adds	r0, r7, #1
 8004b08:	d1d6      	bne.n	8004ab8 <_vfiprintf_r+0x1bc>
 8004b0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b0c:	07d9      	lsls	r1, r3, #31
 8004b0e:	d405      	bmi.n	8004b1c <_vfiprintf_r+0x220>
 8004b10:	89ab      	ldrh	r3, [r5, #12]
 8004b12:	059a      	lsls	r2, r3, #22
 8004b14:	d402      	bmi.n	8004b1c <_vfiprintf_r+0x220>
 8004b16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b18:	f7ff fcd7 	bl	80044ca <__retarget_lock_release_recursive>
 8004b1c:	89ab      	ldrh	r3, [r5, #12]
 8004b1e:	065b      	lsls	r3, r3, #25
 8004b20:	f53f af12 	bmi.w	8004948 <_vfiprintf_r+0x4c>
 8004b24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b26:	e711      	b.n	800494c <_vfiprintf_r+0x50>
 8004b28:	ab03      	add	r3, sp, #12
 8004b2a:	9300      	str	r3, [sp, #0]
 8004b2c:	462a      	mov	r2, r5
 8004b2e:	4630      	mov	r0, r6
 8004b30:	4b09      	ldr	r3, [pc, #36]	; (8004b58 <_vfiprintf_r+0x25c>)
 8004b32:	a904      	add	r1, sp, #16
 8004b34:	f000 f882 	bl	8004c3c <_printf_i>
 8004b38:	e7e4      	b.n	8004b04 <_vfiprintf_r+0x208>
 8004b3a:	bf00      	nop
 8004b3c:	080058c0 	.word	0x080058c0
 8004b40:	080058e0 	.word	0x080058e0
 8004b44:	080058a0 	.word	0x080058a0
 8004b48:	08005900 	.word	0x08005900
 8004b4c:	08005906 	.word	0x08005906
 8004b50:	0800590a 	.word	0x0800590a
 8004b54:	00000000 	.word	0x00000000
 8004b58:	080048d7 	.word	0x080048d7

08004b5c <_printf_common>:
 8004b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b60:	4616      	mov	r6, r2
 8004b62:	4699      	mov	r9, r3
 8004b64:	688a      	ldr	r2, [r1, #8]
 8004b66:	690b      	ldr	r3, [r1, #16]
 8004b68:	4607      	mov	r7, r0
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	bfb8      	it	lt
 8004b6e:	4613      	movlt	r3, r2
 8004b70:	6033      	str	r3, [r6, #0]
 8004b72:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b76:	460c      	mov	r4, r1
 8004b78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b7c:	b10a      	cbz	r2, 8004b82 <_printf_common+0x26>
 8004b7e:	3301      	adds	r3, #1
 8004b80:	6033      	str	r3, [r6, #0]
 8004b82:	6823      	ldr	r3, [r4, #0]
 8004b84:	0699      	lsls	r1, r3, #26
 8004b86:	bf42      	ittt	mi
 8004b88:	6833      	ldrmi	r3, [r6, #0]
 8004b8a:	3302      	addmi	r3, #2
 8004b8c:	6033      	strmi	r3, [r6, #0]
 8004b8e:	6825      	ldr	r5, [r4, #0]
 8004b90:	f015 0506 	ands.w	r5, r5, #6
 8004b94:	d106      	bne.n	8004ba4 <_printf_common+0x48>
 8004b96:	f104 0a19 	add.w	sl, r4, #25
 8004b9a:	68e3      	ldr	r3, [r4, #12]
 8004b9c:	6832      	ldr	r2, [r6, #0]
 8004b9e:	1a9b      	subs	r3, r3, r2
 8004ba0:	42ab      	cmp	r3, r5
 8004ba2:	dc28      	bgt.n	8004bf6 <_printf_common+0x9a>
 8004ba4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ba8:	1e13      	subs	r3, r2, #0
 8004baa:	6822      	ldr	r2, [r4, #0]
 8004bac:	bf18      	it	ne
 8004bae:	2301      	movne	r3, #1
 8004bb0:	0692      	lsls	r2, r2, #26
 8004bb2:	d42d      	bmi.n	8004c10 <_printf_common+0xb4>
 8004bb4:	4649      	mov	r1, r9
 8004bb6:	4638      	mov	r0, r7
 8004bb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004bbc:	47c0      	blx	r8
 8004bbe:	3001      	adds	r0, #1
 8004bc0:	d020      	beq.n	8004c04 <_printf_common+0xa8>
 8004bc2:	6823      	ldr	r3, [r4, #0]
 8004bc4:	68e5      	ldr	r5, [r4, #12]
 8004bc6:	f003 0306 	and.w	r3, r3, #6
 8004bca:	2b04      	cmp	r3, #4
 8004bcc:	bf18      	it	ne
 8004bce:	2500      	movne	r5, #0
 8004bd0:	6832      	ldr	r2, [r6, #0]
 8004bd2:	f04f 0600 	mov.w	r6, #0
 8004bd6:	68a3      	ldr	r3, [r4, #8]
 8004bd8:	bf08      	it	eq
 8004bda:	1aad      	subeq	r5, r5, r2
 8004bdc:	6922      	ldr	r2, [r4, #16]
 8004bde:	bf08      	it	eq
 8004be0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004be4:	4293      	cmp	r3, r2
 8004be6:	bfc4      	itt	gt
 8004be8:	1a9b      	subgt	r3, r3, r2
 8004bea:	18ed      	addgt	r5, r5, r3
 8004bec:	341a      	adds	r4, #26
 8004bee:	42b5      	cmp	r5, r6
 8004bf0:	d11a      	bne.n	8004c28 <_printf_common+0xcc>
 8004bf2:	2000      	movs	r0, #0
 8004bf4:	e008      	b.n	8004c08 <_printf_common+0xac>
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	4652      	mov	r2, sl
 8004bfa:	4649      	mov	r1, r9
 8004bfc:	4638      	mov	r0, r7
 8004bfe:	47c0      	blx	r8
 8004c00:	3001      	adds	r0, #1
 8004c02:	d103      	bne.n	8004c0c <_printf_common+0xb0>
 8004c04:	f04f 30ff 	mov.w	r0, #4294967295
 8004c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c0c:	3501      	adds	r5, #1
 8004c0e:	e7c4      	b.n	8004b9a <_printf_common+0x3e>
 8004c10:	2030      	movs	r0, #48	; 0x30
 8004c12:	18e1      	adds	r1, r4, r3
 8004c14:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c18:	1c5a      	adds	r2, r3, #1
 8004c1a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c1e:	4422      	add	r2, r4
 8004c20:	3302      	adds	r3, #2
 8004c22:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c26:	e7c5      	b.n	8004bb4 <_printf_common+0x58>
 8004c28:	2301      	movs	r3, #1
 8004c2a:	4622      	mov	r2, r4
 8004c2c:	4649      	mov	r1, r9
 8004c2e:	4638      	mov	r0, r7
 8004c30:	47c0      	blx	r8
 8004c32:	3001      	adds	r0, #1
 8004c34:	d0e6      	beq.n	8004c04 <_printf_common+0xa8>
 8004c36:	3601      	adds	r6, #1
 8004c38:	e7d9      	b.n	8004bee <_printf_common+0x92>
	...

08004c3c <_printf_i>:
 8004c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c40:	7e0f      	ldrb	r7, [r1, #24]
 8004c42:	4691      	mov	r9, r2
 8004c44:	2f78      	cmp	r7, #120	; 0x78
 8004c46:	4680      	mov	r8, r0
 8004c48:	460c      	mov	r4, r1
 8004c4a:	469a      	mov	sl, r3
 8004c4c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c52:	d807      	bhi.n	8004c64 <_printf_i+0x28>
 8004c54:	2f62      	cmp	r7, #98	; 0x62
 8004c56:	d80a      	bhi.n	8004c6e <_printf_i+0x32>
 8004c58:	2f00      	cmp	r7, #0
 8004c5a:	f000 80d9 	beq.w	8004e10 <_printf_i+0x1d4>
 8004c5e:	2f58      	cmp	r7, #88	; 0x58
 8004c60:	f000 80a4 	beq.w	8004dac <_printf_i+0x170>
 8004c64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c6c:	e03a      	b.n	8004ce4 <_printf_i+0xa8>
 8004c6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c72:	2b15      	cmp	r3, #21
 8004c74:	d8f6      	bhi.n	8004c64 <_printf_i+0x28>
 8004c76:	a101      	add	r1, pc, #4	; (adr r1, 8004c7c <_printf_i+0x40>)
 8004c78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c7c:	08004cd5 	.word	0x08004cd5
 8004c80:	08004ce9 	.word	0x08004ce9
 8004c84:	08004c65 	.word	0x08004c65
 8004c88:	08004c65 	.word	0x08004c65
 8004c8c:	08004c65 	.word	0x08004c65
 8004c90:	08004c65 	.word	0x08004c65
 8004c94:	08004ce9 	.word	0x08004ce9
 8004c98:	08004c65 	.word	0x08004c65
 8004c9c:	08004c65 	.word	0x08004c65
 8004ca0:	08004c65 	.word	0x08004c65
 8004ca4:	08004c65 	.word	0x08004c65
 8004ca8:	08004df7 	.word	0x08004df7
 8004cac:	08004d19 	.word	0x08004d19
 8004cb0:	08004dd9 	.word	0x08004dd9
 8004cb4:	08004c65 	.word	0x08004c65
 8004cb8:	08004c65 	.word	0x08004c65
 8004cbc:	08004e19 	.word	0x08004e19
 8004cc0:	08004c65 	.word	0x08004c65
 8004cc4:	08004d19 	.word	0x08004d19
 8004cc8:	08004c65 	.word	0x08004c65
 8004ccc:	08004c65 	.word	0x08004c65
 8004cd0:	08004de1 	.word	0x08004de1
 8004cd4:	682b      	ldr	r3, [r5, #0]
 8004cd6:	1d1a      	adds	r2, r3, #4
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	602a      	str	r2, [r5, #0]
 8004cdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ce0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e0a4      	b.n	8004e32 <_printf_i+0x1f6>
 8004ce8:	6820      	ldr	r0, [r4, #0]
 8004cea:	6829      	ldr	r1, [r5, #0]
 8004cec:	0606      	lsls	r6, r0, #24
 8004cee:	f101 0304 	add.w	r3, r1, #4
 8004cf2:	d50a      	bpl.n	8004d0a <_printf_i+0xce>
 8004cf4:	680e      	ldr	r6, [r1, #0]
 8004cf6:	602b      	str	r3, [r5, #0]
 8004cf8:	2e00      	cmp	r6, #0
 8004cfa:	da03      	bge.n	8004d04 <_printf_i+0xc8>
 8004cfc:	232d      	movs	r3, #45	; 0x2d
 8004cfe:	4276      	negs	r6, r6
 8004d00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d04:	230a      	movs	r3, #10
 8004d06:	485e      	ldr	r0, [pc, #376]	; (8004e80 <_printf_i+0x244>)
 8004d08:	e019      	b.n	8004d3e <_printf_i+0x102>
 8004d0a:	680e      	ldr	r6, [r1, #0]
 8004d0c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004d10:	602b      	str	r3, [r5, #0]
 8004d12:	bf18      	it	ne
 8004d14:	b236      	sxthne	r6, r6
 8004d16:	e7ef      	b.n	8004cf8 <_printf_i+0xbc>
 8004d18:	682b      	ldr	r3, [r5, #0]
 8004d1a:	6820      	ldr	r0, [r4, #0]
 8004d1c:	1d19      	adds	r1, r3, #4
 8004d1e:	6029      	str	r1, [r5, #0]
 8004d20:	0601      	lsls	r1, r0, #24
 8004d22:	d501      	bpl.n	8004d28 <_printf_i+0xec>
 8004d24:	681e      	ldr	r6, [r3, #0]
 8004d26:	e002      	b.n	8004d2e <_printf_i+0xf2>
 8004d28:	0646      	lsls	r6, r0, #25
 8004d2a:	d5fb      	bpl.n	8004d24 <_printf_i+0xe8>
 8004d2c:	881e      	ldrh	r6, [r3, #0]
 8004d2e:	2f6f      	cmp	r7, #111	; 0x6f
 8004d30:	bf0c      	ite	eq
 8004d32:	2308      	moveq	r3, #8
 8004d34:	230a      	movne	r3, #10
 8004d36:	4852      	ldr	r0, [pc, #328]	; (8004e80 <_printf_i+0x244>)
 8004d38:	2100      	movs	r1, #0
 8004d3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d3e:	6865      	ldr	r5, [r4, #4]
 8004d40:	2d00      	cmp	r5, #0
 8004d42:	bfa8      	it	ge
 8004d44:	6821      	ldrge	r1, [r4, #0]
 8004d46:	60a5      	str	r5, [r4, #8]
 8004d48:	bfa4      	itt	ge
 8004d4a:	f021 0104 	bicge.w	r1, r1, #4
 8004d4e:	6021      	strge	r1, [r4, #0]
 8004d50:	b90e      	cbnz	r6, 8004d56 <_printf_i+0x11a>
 8004d52:	2d00      	cmp	r5, #0
 8004d54:	d04d      	beq.n	8004df2 <_printf_i+0x1b6>
 8004d56:	4615      	mov	r5, r2
 8004d58:	fbb6 f1f3 	udiv	r1, r6, r3
 8004d5c:	fb03 6711 	mls	r7, r3, r1, r6
 8004d60:	5dc7      	ldrb	r7, [r0, r7]
 8004d62:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004d66:	4637      	mov	r7, r6
 8004d68:	42bb      	cmp	r3, r7
 8004d6a:	460e      	mov	r6, r1
 8004d6c:	d9f4      	bls.n	8004d58 <_printf_i+0x11c>
 8004d6e:	2b08      	cmp	r3, #8
 8004d70:	d10b      	bne.n	8004d8a <_printf_i+0x14e>
 8004d72:	6823      	ldr	r3, [r4, #0]
 8004d74:	07de      	lsls	r6, r3, #31
 8004d76:	d508      	bpl.n	8004d8a <_printf_i+0x14e>
 8004d78:	6923      	ldr	r3, [r4, #16]
 8004d7a:	6861      	ldr	r1, [r4, #4]
 8004d7c:	4299      	cmp	r1, r3
 8004d7e:	bfde      	ittt	le
 8004d80:	2330      	movle	r3, #48	; 0x30
 8004d82:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d86:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d8a:	1b52      	subs	r2, r2, r5
 8004d8c:	6122      	str	r2, [r4, #16]
 8004d8e:	464b      	mov	r3, r9
 8004d90:	4621      	mov	r1, r4
 8004d92:	4640      	mov	r0, r8
 8004d94:	f8cd a000 	str.w	sl, [sp]
 8004d98:	aa03      	add	r2, sp, #12
 8004d9a:	f7ff fedf 	bl	8004b5c <_printf_common>
 8004d9e:	3001      	adds	r0, #1
 8004da0:	d14c      	bne.n	8004e3c <_printf_i+0x200>
 8004da2:	f04f 30ff 	mov.w	r0, #4294967295
 8004da6:	b004      	add	sp, #16
 8004da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dac:	4834      	ldr	r0, [pc, #208]	; (8004e80 <_printf_i+0x244>)
 8004dae:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004db2:	6829      	ldr	r1, [r5, #0]
 8004db4:	6823      	ldr	r3, [r4, #0]
 8004db6:	f851 6b04 	ldr.w	r6, [r1], #4
 8004dba:	6029      	str	r1, [r5, #0]
 8004dbc:	061d      	lsls	r5, r3, #24
 8004dbe:	d514      	bpl.n	8004dea <_printf_i+0x1ae>
 8004dc0:	07df      	lsls	r7, r3, #31
 8004dc2:	bf44      	itt	mi
 8004dc4:	f043 0320 	orrmi.w	r3, r3, #32
 8004dc8:	6023      	strmi	r3, [r4, #0]
 8004dca:	b91e      	cbnz	r6, 8004dd4 <_printf_i+0x198>
 8004dcc:	6823      	ldr	r3, [r4, #0]
 8004dce:	f023 0320 	bic.w	r3, r3, #32
 8004dd2:	6023      	str	r3, [r4, #0]
 8004dd4:	2310      	movs	r3, #16
 8004dd6:	e7af      	b.n	8004d38 <_printf_i+0xfc>
 8004dd8:	6823      	ldr	r3, [r4, #0]
 8004dda:	f043 0320 	orr.w	r3, r3, #32
 8004dde:	6023      	str	r3, [r4, #0]
 8004de0:	2378      	movs	r3, #120	; 0x78
 8004de2:	4828      	ldr	r0, [pc, #160]	; (8004e84 <_printf_i+0x248>)
 8004de4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004de8:	e7e3      	b.n	8004db2 <_printf_i+0x176>
 8004dea:	0659      	lsls	r1, r3, #25
 8004dec:	bf48      	it	mi
 8004dee:	b2b6      	uxthmi	r6, r6
 8004df0:	e7e6      	b.n	8004dc0 <_printf_i+0x184>
 8004df2:	4615      	mov	r5, r2
 8004df4:	e7bb      	b.n	8004d6e <_printf_i+0x132>
 8004df6:	682b      	ldr	r3, [r5, #0]
 8004df8:	6826      	ldr	r6, [r4, #0]
 8004dfa:	1d18      	adds	r0, r3, #4
 8004dfc:	6961      	ldr	r1, [r4, #20]
 8004dfe:	6028      	str	r0, [r5, #0]
 8004e00:	0635      	lsls	r5, r6, #24
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	d501      	bpl.n	8004e0a <_printf_i+0x1ce>
 8004e06:	6019      	str	r1, [r3, #0]
 8004e08:	e002      	b.n	8004e10 <_printf_i+0x1d4>
 8004e0a:	0670      	lsls	r0, r6, #25
 8004e0c:	d5fb      	bpl.n	8004e06 <_printf_i+0x1ca>
 8004e0e:	8019      	strh	r1, [r3, #0]
 8004e10:	2300      	movs	r3, #0
 8004e12:	4615      	mov	r5, r2
 8004e14:	6123      	str	r3, [r4, #16]
 8004e16:	e7ba      	b.n	8004d8e <_printf_i+0x152>
 8004e18:	682b      	ldr	r3, [r5, #0]
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	1d1a      	adds	r2, r3, #4
 8004e1e:	602a      	str	r2, [r5, #0]
 8004e20:	681d      	ldr	r5, [r3, #0]
 8004e22:	6862      	ldr	r2, [r4, #4]
 8004e24:	4628      	mov	r0, r5
 8004e26:	f000 fa9b 	bl	8005360 <memchr>
 8004e2a:	b108      	cbz	r0, 8004e30 <_printf_i+0x1f4>
 8004e2c:	1b40      	subs	r0, r0, r5
 8004e2e:	6060      	str	r0, [r4, #4]
 8004e30:	6863      	ldr	r3, [r4, #4]
 8004e32:	6123      	str	r3, [r4, #16]
 8004e34:	2300      	movs	r3, #0
 8004e36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e3a:	e7a8      	b.n	8004d8e <_printf_i+0x152>
 8004e3c:	462a      	mov	r2, r5
 8004e3e:	4649      	mov	r1, r9
 8004e40:	4640      	mov	r0, r8
 8004e42:	6923      	ldr	r3, [r4, #16]
 8004e44:	47d0      	blx	sl
 8004e46:	3001      	adds	r0, #1
 8004e48:	d0ab      	beq.n	8004da2 <_printf_i+0x166>
 8004e4a:	6823      	ldr	r3, [r4, #0]
 8004e4c:	079b      	lsls	r3, r3, #30
 8004e4e:	d413      	bmi.n	8004e78 <_printf_i+0x23c>
 8004e50:	68e0      	ldr	r0, [r4, #12]
 8004e52:	9b03      	ldr	r3, [sp, #12]
 8004e54:	4298      	cmp	r0, r3
 8004e56:	bfb8      	it	lt
 8004e58:	4618      	movlt	r0, r3
 8004e5a:	e7a4      	b.n	8004da6 <_printf_i+0x16a>
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	4632      	mov	r2, r6
 8004e60:	4649      	mov	r1, r9
 8004e62:	4640      	mov	r0, r8
 8004e64:	47d0      	blx	sl
 8004e66:	3001      	adds	r0, #1
 8004e68:	d09b      	beq.n	8004da2 <_printf_i+0x166>
 8004e6a:	3501      	adds	r5, #1
 8004e6c:	68e3      	ldr	r3, [r4, #12]
 8004e6e:	9903      	ldr	r1, [sp, #12]
 8004e70:	1a5b      	subs	r3, r3, r1
 8004e72:	42ab      	cmp	r3, r5
 8004e74:	dcf2      	bgt.n	8004e5c <_printf_i+0x220>
 8004e76:	e7eb      	b.n	8004e50 <_printf_i+0x214>
 8004e78:	2500      	movs	r5, #0
 8004e7a:	f104 0619 	add.w	r6, r4, #25
 8004e7e:	e7f5      	b.n	8004e6c <_printf_i+0x230>
 8004e80:	08005911 	.word	0x08005911
 8004e84:	08005922 	.word	0x08005922

08004e88 <_sbrk_r>:
 8004e88:	b538      	push	{r3, r4, r5, lr}
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	4d05      	ldr	r5, [pc, #20]	; (8004ea4 <_sbrk_r+0x1c>)
 8004e8e:	4604      	mov	r4, r0
 8004e90:	4608      	mov	r0, r1
 8004e92:	602b      	str	r3, [r5, #0]
 8004e94:	f7fc ffa8 	bl	8001de8 <_sbrk>
 8004e98:	1c43      	adds	r3, r0, #1
 8004e9a:	d102      	bne.n	8004ea2 <_sbrk_r+0x1a>
 8004e9c:	682b      	ldr	r3, [r5, #0]
 8004e9e:	b103      	cbz	r3, 8004ea2 <_sbrk_r+0x1a>
 8004ea0:	6023      	str	r3, [r4, #0]
 8004ea2:	bd38      	pop	{r3, r4, r5, pc}
 8004ea4:	20000294 	.word	0x20000294

08004ea8 <__sread>:
 8004ea8:	b510      	push	{r4, lr}
 8004eaa:	460c      	mov	r4, r1
 8004eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eb0:	f000 fb10 	bl	80054d4 <_read_r>
 8004eb4:	2800      	cmp	r0, #0
 8004eb6:	bfab      	itete	ge
 8004eb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004eba:	89a3      	ldrhlt	r3, [r4, #12]
 8004ebc:	181b      	addge	r3, r3, r0
 8004ebe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004ec2:	bfac      	ite	ge
 8004ec4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004ec6:	81a3      	strhlt	r3, [r4, #12]
 8004ec8:	bd10      	pop	{r4, pc}

08004eca <__swrite>:
 8004eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ece:	461f      	mov	r7, r3
 8004ed0:	898b      	ldrh	r3, [r1, #12]
 8004ed2:	4605      	mov	r5, r0
 8004ed4:	05db      	lsls	r3, r3, #23
 8004ed6:	460c      	mov	r4, r1
 8004ed8:	4616      	mov	r6, r2
 8004eda:	d505      	bpl.n	8004ee8 <__swrite+0x1e>
 8004edc:	2302      	movs	r3, #2
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ee4:	f000 f9c4 	bl	8005270 <_lseek_r>
 8004ee8:	89a3      	ldrh	r3, [r4, #12]
 8004eea:	4632      	mov	r2, r6
 8004eec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ef0:	81a3      	strh	r3, [r4, #12]
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	463b      	mov	r3, r7
 8004ef6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004efa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004efe:	f000 b869 	b.w	8004fd4 <_write_r>

08004f02 <__sseek>:
 8004f02:	b510      	push	{r4, lr}
 8004f04:	460c      	mov	r4, r1
 8004f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f0a:	f000 f9b1 	bl	8005270 <_lseek_r>
 8004f0e:	1c43      	adds	r3, r0, #1
 8004f10:	89a3      	ldrh	r3, [r4, #12]
 8004f12:	bf15      	itete	ne
 8004f14:	6560      	strne	r0, [r4, #84]	; 0x54
 8004f16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004f1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004f1e:	81a3      	strheq	r3, [r4, #12]
 8004f20:	bf18      	it	ne
 8004f22:	81a3      	strhne	r3, [r4, #12]
 8004f24:	bd10      	pop	{r4, pc}

08004f26 <__sclose>:
 8004f26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f2a:	f000 b8d3 	b.w	80050d4 <_close_r>
	...

08004f30 <__swbuf_r>:
 8004f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f32:	460e      	mov	r6, r1
 8004f34:	4614      	mov	r4, r2
 8004f36:	4605      	mov	r5, r0
 8004f38:	b118      	cbz	r0, 8004f42 <__swbuf_r+0x12>
 8004f3a:	6983      	ldr	r3, [r0, #24]
 8004f3c:	b90b      	cbnz	r3, 8004f42 <__swbuf_r+0x12>
 8004f3e:	f7ff fa25 	bl	800438c <__sinit>
 8004f42:	4b21      	ldr	r3, [pc, #132]	; (8004fc8 <__swbuf_r+0x98>)
 8004f44:	429c      	cmp	r4, r3
 8004f46:	d12b      	bne.n	8004fa0 <__swbuf_r+0x70>
 8004f48:	686c      	ldr	r4, [r5, #4]
 8004f4a:	69a3      	ldr	r3, [r4, #24]
 8004f4c:	60a3      	str	r3, [r4, #8]
 8004f4e:	89a3      	ldrh	r3, [r4, #12]
 8004f50:	071a      	lsls	r2, r3, #28
 8004f52:	d52f      	bpl.n	8004fb4 <__swbuf_r+0x84>
 8004f54:	6923      	ldr	r3, [r4, #16]
 8004f56:	b36b      	cbz	r3, 8004fb4 <__swbuf_r+0x84>
 8004f58:	6923      	ldr	r3, [r4, #16]
 8004f5a:	6820      	ldr	r0, [r4, #0]
 8004f5c:	b2f6      	uxtb	r6, r6
 8004f5e:	1ac0      	subs	r0, r0, r3
 8004f60:	6963      	ldr	r3, [r4, #20]
 8004f62:	4637      	mov	r7, r6
 8004f64:	4283      	cmp	r3, r0
 8004f66:	dc04      	bgt.n	8004f72 <__swbuf_r+0x42>
 8004f68:	4621      	mov	r1, r4
 8004f6a:	4628      	mov	r0, r5
 8004f6c:	f000 f944 	bl	80051f8 <_fflush_r>
 8004f70:	bb30      	cbnz	r0, 8004fc0 <__swbuf_r+0x90>
 8004f72:	68a3      	ldr	r3, [r4, #8]
 8004f74:	3001      	adds	r0, #1
 8004f76:	3b01      	subs	r3, #1
 8004f78:	60a3      	str	r3, [r4, #8]
 8004f7a:	6823      	ldr	r3, [r4, #0]
 8004f7c:	1c5a      	adds	r2, r3, #1
 8004f7e:	6022      	str	r2, [r4, #0]
 8004f80:	701e      	strb	r6, [r3, #0]
 8004f82:	6963      	ldr	r3, [r4, #20]
 8004f84:	4283      	cmp	r3, r0
 8004f86:	d004      	beq.n	8004f92 <__swbuf_r+0x62>
 8004f88:	89a3      	ldrh	r3, [r4, #12]
 8004f8a:	07db      	lsls	r3, r3, #31
 8004f8c:	d506      	bpl.n	8004f9c <__swbuf_r+0x6c>
 8004f8e:	2e0a      	cmp	r6, #10
 8004f90:	d104      	bne.n	8004f9c <__swbuf_r+0x6c>
 8004f92:	4621      	mov	r1, r4
 8004f94:	4628      	mov	r0, r5
 8004f96:	f000 f92f 	bl	80051f8 <_fflush_r>
 8004f9a:	b988      	cbnz	r0, 8004fc0 <__swbuf_r+0x90>
 8004f9c:	4638      	mov	r0, r7
 8004f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fa0:	4b0a      	ldr	r3, [pc, #40]	; (8004fcc <__swbuf_r+0x9c>)
 8004fa2:	429c      	cmp	r4, r3
 8004fa4:	d101      	bne.n	8004faa <__swbuf_r+0x7a>
 8004fa6:	68ac      	ldr	r4, [r5, #8]
 8004fa8:	e7cf      	b.n	8004f4a <__swbuf_r+0x1a>
 8004faa:	4b09      	ldr	r3, [pc, #36]	; (8004fd0 <__swbuf_r+0xa0>)
 8004fac:	429c      	cmp	r4, r3
 8004fae:	bf08      	it	eq
 8004fb0:	68ec      	ldreq	r4, [r5, #12]
 8004fb2:	e7ca      	b.n	8004f4a <__swbuf_r+0x1a>
 8004fb4:	4621      	mov	r1, r4
 8004fb6:	4628      	mov	r0, r5
 8004fb8:	f000 f81e 	bl	8004ff8 <__swsetup_r>
 8004fbc:	2800      	cmp	r0, #0
 8004fbe:	d0cb      	beq.n	8004f58 <__swbuf_r+0x28>
 8004fc0:	f04f 37ff 	mov.w	r7, #4294967295
 8004fc4:	e7ea      	b.n	8004f9c <__swbuf_r+0x6c>
 8004fc6:	bf00      	nop
 8004fc8:	080058c0 	.word	0x080058c0
 8004fcc:	080058e0 	.word	0x080058e0
 8004fd0:	080058a0 	.word	0x080058a0

08004fd4 <_write_r>:
 8004fd4:	b538      	push	{r3, r4, r5, lr}
 8004fd6:	4604      	mov	r4, r0
 8004fd8:	4608      	mov	r0, r1
 8004fda:	4611      	mov	r1, r2
 8004fdc:	2200      	movs	r2, #0
 8004fde:	4d05      	ldr	r5, [pc, #20]	; (8004ff4 <_write_r+0x20>)
 8004fe0:	602a      	str	r2, [r5, #0]
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	f7fc feb3 	bl	8001d4e <_write>
 8004fe8:	1c43      	adds	r3, r0, #1
 8004fea:	d102      	bne.n	8004ff2 <_write_r+0x1e>
 8004fec:	682b      	ldr	r3, [r5, #0]
 8004fee:	b103      	cbz	r3, 8004ff2 <_write_r+0x1e>
 8004ff0:	6023      	str	r3, [r4, #0]
 8004ff2:	bd38      	pop	{r3, r4, r5, pc}
 8004ff4:	20000294 	.word	0x20000294

08004ff8 <__swsetup_r>:
 8004ff8:	4b32      	ldr	r3, [pc, #200]	; (80050c4 <__swsetup_r+0xcc>)
 8004ffa:	b570      	push	{r4, r5, r6, lr}
 8004ffc:	681d      	ldr	r5, [r3, #0]
 8004ffe:	4606      	mov	r6, r0
 8005000:	460c      	mov	r4, r1
 8005002:	b125      	cbz	r5, 800500e <__swsetup_r+0x16>
 8005004:	69ab      	ldr	r3, [r5, #24]
 8005006:	b913      	cbnz	r3, 800500e <__swsetup_r+0x16>
 8005008:	4628      	mov	r0, r5
 800500a:	f7ff f9bf 	bl	800438c <__sinit>
 800500e:	4b2e      	ldr	r3, [pc, #184]	; (80050c8 <__swsetup_r+0xd0>)
 8005010:	429c      	cmp	r4, r3
 8005012:	d10f      	bne.n	8005034 <__swsetup_r+0x3c>
 8005014:	686c      	ldr	r4, [r5, #4]
 8005016:	89a3      	ldrh	r3, [r4, #12]
 8005018:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800501c:	0719      	lsls	r1, r3, #28
 800501e:	d42c      	bmi.n	800507a <__swsetup_r+0x82>
 8005020:	06dd      	lsls	r5, r3, #27
 8005022:	d411      	bmi.n	8005048 <__swsetup_r+0x50>
 8005024:	2309      	movs	r3, #9
 8005026:	6033      	str	r3, [r6, #0]
 8005028:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800502c:	f04f 30ff 	mov.w	r0, #4294967295
 8005030:	81a3      	strh	r3, [r4, #12]
 8005032:	e03e      	b.n	80050b2 <__swsetup_r+0xba>
 8005034:	4b25      	ldr	r3, [pc, #148]	; (80050cc <__swsetup_r+0xd4>)
 8005036:	429c      	cmp	r4, r3
 8005038:	d101      	bne.n	800503e <__swsetup_r+0x46>
 800503a:	68ac      	ldr	r4, [r5, #8]
 800503c:	e7eb      	b.n	8005016 <__swsetup_r+0x1e>
 800503e:	4b24      	ldr	r3, [pc, #144]	; (80050d0 <__swsetup_r+0xd8>)
 8005040:	429c      	cmp	r4, r3
 8005042:	bf08      	it	eq
 8005044:	68ec      	ldreq	r4, [r5, #12]
 8005046:	e7e6      	b.n	8005016 <__swsetup_r+0x1e>
 8005048:	0758      	lsls	r0, r3, #29
 800504a:	d512      	bpl.n	8005072 <__swsetup_r+0x7a>
 800504c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800504e:	b141      	cbz	r1, 8005062 <__swsetup_r+0x6a>
 8005050:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005054:	4299      	cmp	r1, r3
 8005056:	d002      	beq.n	800505e <__swsetup_r+0x66>
 8005058:	4630      	mov	r0, r6
 800505a:	f000 f9c3 	bl	80053e4 <_free_r>
 800505e:	2300      	movs	r3, #0
 8005060:	6363      	str	r3, [r4, #52]	; 0x34
 8005062:	89a3      	ldrh	r3, [r4, #12]
 8005064:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005068:	81a3      	strh	r3, [r4, #12]
 800506a:	2300      	movs	r3, #0
 800506c:	6063      	str	r3, [r4, #4]
 800506e:	6923      	ldr	r3, [r4, #16]
 8005070:	6023      	str	r3, [r4, #0]
 8005072:	89a3      	ldrh	r3, [r4, #12]
 8005074:	f043 0308 	orr.w	r3, r3, #8
 8005078:	81a3      	strh	r3, [r4, #12]
 800507a:	6923      	ldr	r3, [r4, #16]
 800507c:	b94b      	cbnz	r3, 8005092 <__swsetup_r+0x9a>
 800507e:	89a3      	ldrh	r3, [r4, #12]
 8005080:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005084:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005088:	d003      	beq.n	8005092 <__swsetup_r+0x9a>
 800508a:	4621      	mov	r1, r4
 800508c:	4630      	mov	r0, r6
 800508e:	f000 f927 	bl	80052e0 <__smakebuf_r>
 8005092:	89a0      	ldrh	r0, [r4, #12]
 8005094:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005098:	f010 0301 	ands.w	r3, r0, #1
 800509c:	d00a      	beq.n	80050b4 <__swsetup_r+0xbc>
 800509e:	2300      	movs	r3, #0
 80050a0:	60a3      	str	r3, [r4, #8]
 80050a2:	6963      	ldr	r3, [r4, #20]
 80050a4:	425b      	negs	r3, r3
 80050a6:	61a3      	str	r3, [r4, #24]
 80050a8:	6923      	ldr	r3, [r4, #16]
 80050aa:	b943      	cbnz	r3, 80050be <__swsetup_r+0xc6>
 80050ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80050b0:	d1ba      	bne.n	8005028 <__swsetup_r+0x30>
 80050b2:	bd70      	pop	{r4, r5, r6, pc}
 80050b4:	0781      	lsls	r1, r0, #30
 80050b6:	bf58      	it	pl
 80050b8:	6963      	ldrpl	r3, [r4, #20]
 80050ba:	60a3      	str	r3, [r4, #8]
 80050bc:	e7f4      	b.n	80050a8 <__swsetup_r+0xb0>
 80050be:	2000      	movs	r0, #0
 80050c0:	e7f7      	b.n	80050b2 <__swsetup_r+0xba>
 80050c2:	bf00      	nop
 80050c4:	20000064 	.word	0x20000064
 80050c8:	080058c0 	.word	0x080058c0
 80050cc:	080058e0 	.word	0x080058e0
 80050d0:	080058a0 	.word	0x080058a0

080050d4 <_close_r>:
 80050d4:	b538      	push	{r3, r4, r5, lr}
 80050d6:	2300      	movs	r3, #0
 80050d8:	4d05      	ldr	r5, [pc, #20]	; (80050f0 <_close_r+0x1c>)
 80050da:	4604      	mov	r4, r0
 80050dc:	4608      	mov	r0, r1
 80050de:	602b      	str	r3, [r5, #0]
 80050e0:	f7fc fe51 	bl	8001d86 <_close>
 80050e4:	1c43      	adds	r3, r0, #1
 80050e6:	d102      	bne.n	80050ee <_close_r+0x1a>
 80050e8:	682b      	ldr	r3, [r5, #0]
 80050ea:	b103      	cbz	r3, 80050ee <_close_r+0x1a>
 80050ec:	6023      	str	r3, [r4, #0]
 80050ee:	bd38      	pop	{r3, r4, r5, pc}
 80050f0:	20000294 	.word	0x20000294

080050f4 <__sflush_r>:
 80050f4:	898a      	ldrh	r2, [r1, #12]
 80050f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050f8:	4605      	mov	r5, r0
 80050fa:	0710      	lsls	r0, r2, #28
 80050fc:	460c      	mov	r4, r1
 80050fe:	d457      	bmi.n	80051b0 <__sflush_r+0xbc>
 8005100:	684b      	ldr	r3, [r1, #4]
 8005102:	2b00      	cmp	r3, #0
 8005104:	dc04      	bgt.n	8005110 <__sflush_r+0x1c>
 8005106:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005108:	2b00      	cmp	r3, #0
 800510a:	dc01      	bgt.n	8005110 <__sflush_r+0x1c>
 800510c:	2000      	movs	r0, #0
 800510e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005110:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005112:	2e00      	cmp	r6, #0
 8005114:	d0fa      	beq.n	800510c <__sflush_r+0x18>
 8005116:	2300      	movs	r3, #0
 8005118:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800511c:	682f      	ldr	r7, [r5, #0]
 800511e:	602b      	str	r3, [r5, #0]
 8005120:	d032      	beq.n	8005188 <__sflush_r+0x94>
 8005122:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005124:	89a3      	ldrh	r3, [r4, #12]
 8005126:	075a      	lsls	r2, r3, #29
 8005128:	d505      	bpl.n	8005136 <__sflush_r+0x42>
 800512a:	6863      	ldr	r3, [r4, #4]
 800512c:	1ac0      	subs	r0, r0, r3
 800512e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005130:	b10b      	cbz	r3, 8005136 <__sflush_r+0x42>
 8005132:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005134:	1ac0      	subs	r0, r0, r3
 8005136:	2300      	movs	r3, #0
 8005138:	4602      	mov	r2, r0
 800513a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800513c:	4628      	mov	r0, r5
 800513e:	6a21      	ldr	r1, [r4, #32]
 8005140:	47b0      	blx	r6
 8005142:	1c43      	adds	r3, r0, #1
 8005144:	89a3      	ldrh	r3, [r4, #12]
 8005146:	d106      	bne.n	8005156 <__sflush_r+0x62>
 8005148:	6829      	ldr	r1, [r5, #0]
 800514a:	291d      	cmp	r1, #29
 800514c:	d82c      	bhi.n	80051a8 <__sflush_r+0xb4>
 800514e:	4a29      	ldr	r2, [pc, #164]	; (80051f4 <__sflush_r+0x100>)
 8005150:	40ca      	lsrs	r2, r1
 8005152:	07d6      	lsls	r6, r2, #31
 8005154:	d528      	bpl.n	80051a8 <__sflush_r+0xb4>
 8005156:	2200      	movs	r2, #0
 8005158:	6062      	str	r2, [r4, #4]
 800515a:	6922      	ldr	r2, [r4, #16]
 800515c:	04d9      	lsls	r1, r3, #19
 800515e:	6022      	str	r2, [r4, #0]
 8005160:	d504      	bpl.n	800516c <__sflush_r+0x78>
 8005162:	1c42      	adds	r2, r0, #1
 8005164:	d101      	bne.n	800516a <__sflush_r+0x76>
 8005166:	682b      	ldr	r3, [r5, #0]
 8005168:	b903      	cbnz	r3, 800516c <__sflush_r+0x78>
 800516a:	6560      	str	r0, [r4, #84]	; 0x54
 800516c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800516e:	602f      	str	r7, [r5, #0]
 8005170:	2900      	cmp	r1, #0
 8005172:	d0cb      	beq.n	800510c <__sflush_r+0x18>
 8005174:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005178:	4299      	cmp	r1, r3
 800517a:	d002      	beq.n	8005182 <__sflush_r+0x8e>
 800517c:	4628      	mov	r0, r5
 800517e:	f000 f931 	bl	80053e4 <_free_r>
 8005182:	2000      	movs	r0, #0
 8005184:	6360      	str	r0, [r4, #52]	; 0x34
 8005186:	e7c2      	b.n	800510e <__sflush_r+0x1a>
 8005188:	6a21      	ldr	r1, [r4, #32]
 800518a:	2301      	movs	r3, #1
 800518c:	4628      	mov	r0, r5
 800518e:	47b0      	blx	r6
 8005190:	1c41      	adds	r1, r0, #1
 8005192:	d1c7      	bne.n	8005124 <__sflush_r+0x30>
 8005194:	682b      	ldr	r3, [r5, #0]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d0c4      	beq.n	8005124 <__sflush_r+0x30>
 800519a:	2b1d      	cmp	r3, #29
 800519c:	d001      	beq.n	80051a2 <__sflush_r+0xae>
 800519e:	2b16      	cmp	r3, #22
 80051a0:	d101      	bne.n	80051a6 <__sflush_r+0xb2>
 80051a2:	602f      	str	r7, [r5, #0]
 80051a4:	e7b2      	b.n	800510c <__sflush_r+0x18>
 80051a6:	89a3      	ldrh	r3, [r4, #12]
 80051a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051ac:	81a3      	strh	r3, [r4, #12]
 80051ae:	e7ae      	b.n	800510e <__sflush_r+0x1a>
 80051b0:	690f      	ldr	r7, [r1, #16]
 80051b2:	2f00      	cmp	r7, #0
 80051b4:	d0aa      	beq.n	800510c <__sflush_r+0x18>
 80051b6:	0793      	lsls	r3, r2, #30
 80051b8:	bf18      	it	ne
 80051ba:	2300      	movne	r3, #0
 80051bc:	680e      	ldr	r6, [r1, #0]
 80051be:	bf08      	it	eq
 80051c0:	694b      	ldreq	r3, [r1, #20]
 80051c2:	1bf6      	subs	r6, r6, r7
 80051c4:	600f      	str	r7, [r1, #0]
 80051c6:	608b      	str	r3, [r1, #8]
 80051c8:	2e00      	cmp	r6, #0
 80051ca:	dd9f      	ble.n	800510c <__sflush_r+0x18>
 80051cc:	4633      	mov	r3, r6
 80051ce:	463a      	mov	r2, r7
 80051d0:	4628      	mov	r0, r5
 80051d2:	6a21      	ldr	r1, [r4, #32]
 80051d4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80051d8:	47e0      	blx	ip
 80051da:	2800      	cmp	r0, #0
 80051dc:	dc06      	bgt.n	80051ec <__sflush_r+0xf8>
 80051de:	89a3      	ldrh	r3, [r4, #12]
 80051e0:	f04f 30ff 	mov.w	r0, #4294967295
 80051e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051e8:	81a3      	strh	r3, [r4, #12]
 80051ea:	e790      	b.n	800510e <__sflush_r+0x1a>
 80051ec:	4407      	add	r7, r0
 80051ee:	1a36      	subs	r6, r6, r0
 80051f0:	e7ea      	b.n	80051c8 <__sflush_r+0xd4>
 80051f2:	bf00      	nop
 80051f4:	20400001 	.word	0x20400001

080051f8 <_fflush_r>:
 80051f8:	b538      	push	{r3, r4, r5, lr}
 80051fa:	690b      	ldr	r3, [r1, #16]
 80051fc:	4605      	mov	r5, r0
 80051fe:	460c      	mov	r4, r1
 8005200:	b913      	cbnz	r3, 8005208 <_fflush_r+0x10>
 8005202:	2500      	movs	r5, #0
 8005204:	4628      	mov	r0, r5
 8005206:	bd38      	pop	{r3, r4, r5, pc}
 8005208:	b118      	cbz	r0, 8005212 <_fflush_r+0x1a>
 800520a:	6983      	ldr	r3, [r0, #24]
 800520c:	b90b      	cbnz	r3, 8005212 <_fflush_r+0x1a>
 800520e:	f7ff f8bd 	bl	800438c <__sinit>
 8005212:	4b14      	ldr	r3, [pc, #80]	; (8005264 <_fflush_r+0x6c>)
 8005214:	429c      	cmp	r4, r3
 8005216:	d11b      	bne.n	8005250 <_fflush_r+0x58>
 8005218:	686c      	ldr	r4, [r5, #4]
 800521a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d0ef      	beq.n	8005202 <_fflush_r+0xa>
 8005222:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005224:	07d0      	lsls	r0, r2, #31
 8005226:	d404      	bmi.n	8005232 <_fflush_r+0x3a>
 8005228:	0599      	lsls	r1, r3, #22
 800522a:	d402      	bmi.n	8005232 <_fflush_r+0x3a>
 800522c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800522e:	f7ff f94b 	bl	80044c8 <__retarget_lock_acquire_recursive>
 8005232:	4628      	mov	r0, r5
 8005234:	4621      	mov	r1, r4
 8005236:	f7ff ff5d 	bl	80050f4 <__sflush_r>
 800523a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800523c:	4605      	mov	r5, r0
 800523e:	07da      	lsls	r2, r3, #31
 8005240:	d4e0      	bmi.n	8005204 <_fflush_r+0xc>
 8005242:	89a3      	ldrh	r3, [r4, #12]
 8005244:	059b      	lsls	r3, r3, #22
 8005246:	d4dd      	bmi.n	8005204 <_fflush_r+0xc>
 8005248:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800524a:	f7ff f93e 	bl	80044ca <__retarget_lock_release_recursive>
 800524e:	e7d9      	b.n	8005204 <_fflush_r+0xc>
 8005250:	4b05      	ldr	r3, [pc, #20]	; (8005268 <_fflush_r+0x70>)
 8005252:	429c      	cmp	r4, r3
 8005254:	d101      	bne.n	800525a <_fflush_r+0x62>
 8005256:	68ac      	ldr	r4, [r5, #8]
 8005258:	e7df      	b.n	800521a <_fflush_r+0x22>
 800525a:	4b04      	ldr	r3, [pc, #16]	; (800526c <_fflush_r+0x74>)
 800525c:	429c      	cmp	r4, r3
 800525e:	bf08      	it	eq
 8005260:	68ec      	ldreq	r4, [r5, #12]
 8005262:	e7da      	b.n	800521a <_fflush_r+0x22>
 8005264:	080058c0 	.word	0x080058c0
 8005268:	080058e0 	.word	0x080058e0
 800526c:	080058a0 	.word	0x080058a0

08005270 <_lseek_r>:
 8005270:	b538      	push	{r3, r4, r5, lr}
 8005272:	4604      	mov	r4, r0
 8005274:	4608      	mov	r0, r1
 8005276:	4611      	mov	r1, r2
 8005278:	2200      	movs	r2, #0
 800527a:	4d05      	ldr	r5, [pc, #20]	; (8005290 <_lseek_r+0x20>)
 800527c:	602a      	str	r2, [r5, #0]
 800527e:	461a      	mov	r2, r3
 8005280:	f7fc fda5 	bl	8001dce <_lseek>
 8005284:	1c43      	adds	r3, r0, #1
 8005286:	d102      	bne.n	800528e <_lseek_r+0x1e>
 8005288:	682b      	ldr	r3, [r5, #0]
 800528a:	b103      	cbz	r3, 800528e <_lseek_r+0x1e>
 800528c:	6023      	str	r3, [r4, #0]
 800528e:	bd38      	pop	{r3, r4, r5, pc}
 8005290:	20000294 	.word	0x20000294

08005294 <__swhatbuf_r>:
 8005294:	b570      	push	{r4, r5, r6, lr}
 8005296:	460e      	mov	r6, r1
 8005298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800529c:	4614      	mov	r4, r2
 800529e:	2900      	cmp	r1, #0
 80052a0:	461d      	mov	r5, r3
 80052a2:	b096      	sub	sp, #88	; 0x58
 80052a4:	da08      	bge.n	80052b8 <__swhatbuf_r+0x24>
 80052a6:	2200      	movs	r2, #0
 80052a8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80052ac:	602a      	str	r2, [r5, #0]
 80052ae:	061a      	lsls	r2, r3, #24
 80052b0:	d410      	bmi.n	80052d4 <__swhatbuf_r+0x40>
 80052b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052b6:	e00e      	b.n	80052d6 <__swhatbuf_r+0x42>
 80052b8:	466a      	mov	r2, sp
 80052ba:	f000 f91d 	bl	80054f8 <_fstat_r>
 80052be:	2800      	cmp	r0, #0
 80052c0:	dbf1      	blt.n	80052a6 <__swhatbuf_r+0x12>
 80052c2:	9a01      	ldr	r2, [sp, #4]
 80052c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80052c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80052cc:	425a      	negs	r2, r3
 80052ce:	415a      	adcs	r2, r3
 80052d0:	602a      	str	r2, [r5, #0]
 80052d2:	e7ee      	b.n	80052b2 <__swhatbuf_r+0x1e>
 80052d4:	2340      	movs	r3, #64	; 0x40
 80052d6:	2000      	movs	r0, #0
 80052d8:	6023      	str	r3, [r4, #0]
 80052da:	b016      	add	sp, #88	; 0x58
 80052dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080052e0 <__smakebuf_r>:
 80052e0:	898b      	ldrh	r3, [r1, #12]
 80052e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80052e4:	079d      	lsls	r5, r3, #30
 80052e6:	4606      	mov	r6, r0
 80052e8:	460c      	mov	r4, r1
 80052ea:	d507      	bpl.n	80052fc <__smakebuf_r+0x1c>
 80052ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80052f0:	6023      	str	r3, [r4, #0]
 80052f2:	6123      	str	r3, [r4, #16]
 80052f4:	2301      	movs	r3, #1
 80052f6:	6163      	str	r3, [r4, #20]
 80052f8:	b002      	add	sp, #8
 80052fa:	bd70      	pop	{r4, r5, r6, pc}
 80052fc:	466a      	mov	r2, sp
 80052fe:	ab01      	add	r3, sp, #4
 8005300:	f7ff ffc8 	bl	8005294 <__swhatbuf_r>
 8005304:	9900      	ldr	r1, [sp, #0]
 8005306:	4605      	mov	r5, r0
 8005308:	4630      	mov	r0, r6
 800530a:	f7ff f8ff 	bl	800450c <_malloc_r>
 800530e:	b948      	cbnz	r0, 8005324 <__smakebuf_r+0x44>
 8005310:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005314:	059a      	lsls	r2, r3, #22
 8005316:	d4ef      	bmi.n	80052f8 <__smakebuf_r+0x18>
 8005318:	f023 0303 	bic.w	r3, r3, #3
 800531c:	f043 0302 	orr.w	r3, r3, #2
 8005320:	81a3      	strh	r3, [r4, #12]
 8005322:	e7e3      	b.n	80052ec <__smakebuf_r+0xc>
 8005324:	4b0d      	ldr	r3, [pc, #52]	; (800535c <__smakebuf_r+0x7c>)
 8005326:	62b3      	str	r3, [r6, #40]	; 0x28
 8005328:	89a3      	ldrh	r3, [r4, #12]
 800532a:	6020      	str	r0, [r4, #0]
 800532c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005330:	81a3      	strh	r3, [r4, #12]
 8005332:	9b00      	ldr	r3, [sp, #0]
 8005334:	6120      	str	r0, [r4, #16]
 8005336:	6163      	str	r3, [r4, #20]
 8005338:	9b01      	ldr	r3, [sp, #4]
 800533a:	b15b      	cbz	r3, 8005354 <__smakebuf_r+0x74>
 800533c:	4630      	mov	r0, r6
 800533e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005342:	f000 f8eb 	bl	800551c <_isatty_r>
 8005346:	b128      	cbz	r0, 8005354 <__smakebuf_r+0x74>
 8005348:	89a3      	ldrh	r3, [r4, #12]
 800534a:	f023 0303 	bic.w	r3, r3, #3
 800534e:	f043 0301 	orr.w	r3, r3, #1
 8005352:	81a3      	strh	r3, [r4, #12]
 8005354:	89a0      	ldrh	r0, [r4, #12]
 8005356:	4305      	orrs	r5, r0
 8005358:	81a5      	strh	r5, [r4, #12]
 800535a:	e7cd      	b.n	80052f8 <__smakebuf_r+0x18>
 800535c:	08004325 	.word	0x08004325

08005360 <memchr>:
 8005360:	4603      	mov	r3, r0
 8005362:	b510      	push	{r4, lr}
 8005364:	b2c9      	uxtb	r1, r1
 8005366:	4402      	add	r2, r0
 8005368:	4293      	cmp	r3, r2
 800536a:	4618      	mov	r0, r3
 800536c:	d101      	bne.n	8005372 <memchr+0x12>
 800536e:	2000      	movs	r0, #0
 8005370:	e003      	b.n	800537a <memchr+0x1a>
 8005372:	7804      	ldrb	r4, [r0, #0]
 8005374:	3301      	adds	r3, #1
 8005376:	428c      	cmp	r4, r1
 8005378:	d1f6      	bne.n	8005368 <memchr+0x8>
 800537a:	bd10      	pop	{r4, pc}

0800537c <memcpy>:
 800537c:	440a      	add	r2, r1
 800537e:	4291      	cmp	r1, r2
 8005380:	f100 33ff 	add.w	r3, r0, #4294967295
 8005384:	d100      	bne.n	8005388 <memcpy+0xc>
 8005386:	4770      	bx	lr
 8005388:	b510      	push	{r4, lr}
 800538a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800538e:	4291      	cmp	r1, r2
 8005390:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005394:	d1f9      	bne.n	800538a <memcpy+0xe>
 8005396:	bd10      	pop	{r4, pc}

08005398 <memmove>:
 8005398:	4288      	cmp	r0, r1
 800539a:	b510      	push	{r4, lr}
 800539c:	eb01 0402 	add.w	r4, r1, r2
 80053a0:	d902      	bls.n	80053a8 <memmove+0x10>
 80053a2:	4284      	cmp	r4, r0
 80053a4:	4623      	mov	r3, r4
 80053a6:	d807      	bhi.n	80053b8 <memmove+0x20>
 80053a8:	1e43      	subs	r3, r0, #1
 80053aa:	42a1      	cmp	r1, r4
 80053ac:	d008      	beq.n	80053c0 <memmove+0x28>
 80053ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80053b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80053b6:	e7f8      	b.n	80053aa <memmove+0x12>
 80053b8:	4601      	mov	r1, r0
 80053ba:	4402      	add	r2, r0
 80053bc:	428a      	cmp	r2, r1
 80053be:	d100      	bne.n	80053c2 <memmove+0x2a>
 80053c0:	bd10      	pop	{r4, pc}
 80053c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80053c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80053ca:	e7f7      	b.n	80053bc <memmove+0x24>

080053cc <__malloc_lock>:
 80053cc:	4801      	ldr	r0, [pc, #4]	; (80053d4 <__malloc_lock+0x8>)
 80053ce:	f7ff b87b 	b.w	80044c8 <__retarget_lock_acquire_recursive>
 80053d2:	bf00      	nop
 80053d4:	20000288 	.word	0x20000288

080053d8 <__malloc_unlock>:
 80053d8:	4801      	ldr	r0, [pc, #4]	; (80053e0 <__malloc_unlock+0x8>)
 80053da:	f7ff b876 	b.w	80044ca <__retarget_lock_release_recursive>
 80053de:	bf00      	nop
 80053e0:	20000288 	.word	0x20000288

080053e4 <_free_r>:
 80053e4:	b538      	push	{r3, r4, r5, lr}
 80053e6:	4605      	mov	r5, r0
 80053e8:	2900      	cmp	r1, #0
 80053ea:	d040      	beq.n	800546e <_free_r+0x8a>
 80053ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053f0:	1f0c      	subs	r4, r1, #4
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	bfb8      	it	lt
 80053f6:	18e4      	addlt	r4, r4, r3
 80053f8:	f7ff ffe8 	bl	80053cc <__malloc_lock>
 80053fc:	4a1c      	ldr	r2, [pc, #112]	; (8005470 <_free_r+0x8c>)
 80053fe:	6813      	ldr	r3, [r2, #0]
 8005400:	b933      	cbnz	r3, 8005410 <_free_r+0x2c>
 8005402:	6063      	str	r3, [r4, #4]
 8005404:	6014      	str	r4, [r2, #0]
 8005406:	4628      	mov	r0, r5
 8005408:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800540c:	f7ff bfe4 	b.w	80053d8 <__malloc_unlock>
 8005410:	42a3      	cmp	r3, r4
 8005412:	d908      	bls.n	8005426 <_free_r+0x42>
 8005414:	6820      	ldr	r0, [r4, #0]
 8005416:	1821      	adds	r1, r4, r0
 8005418:	428b      	cmp	r3, r1
 800541a:	bf01      	itttt	eq
 800541c:	6819      	ldreq	r1, [r3, #0]
 800541e:	685b      	ldreq	r3, [r3, #4]
 8005420:	1809      	addeq	r1, r1, r0
 8005422:	6021      	streq	r1, [r4, #0]
 8005424:	e7ed      	b.n	8005402 <_free_r+0x1e>
 8005426:	461a      	mov	r2, r3
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	b10b      	cbz	r3, 8005430 <_free_r+0x4c>
 800542c:	42a3      	cmp	r3, r4
 800542e:	d9fa      	bls.n	8005426 <_free_r+0x42>
 8005430:	6811      	ldr	r1, [r2, #0]
 8005432:	1850      	adds	r0, r2, r1
 8005434:	42a0      	cmp	r0, r4
 8005436:	d10b      	bne.n	8005450 <_free_r+0x6c>
 8005438:	6820      	ldr	r0, [r4, #0]
 800543a:	4401      	add	r1, r0
 800543c:	1850      	adds	r0, r2, r1
 800543e:	4283      	cmp	r3, r0
 8005440:	6011      	str	r1, [r2, #0]
 8005442:	d1e0      	bne.n	8005406 <_free_r+0x22>
 8005444:	6818      	ldr	r0, [r3, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	4401      	add	r1, r0
 800544a:	6011      	str	r1, [r2, #0]
 800544c:	6053      	str	r3, [r2, #4]
 800544e:	e7da      	b.n	8005406 <_free_r+0x22>
 8005450:	d902      	bls.n	8005458 <_free_r+0x74>
 8005452:	230c      	movs	r3, #12
 8005454:	602b      	str	r3, [r5, #0]
 8005456:	e7d6      	b.n	8005406 <_free_r+0x22>
 8005458:	6820      	ldr	r0, [r4, #0]
 800545a:	1821      	adds	r1, r4, r0
 800545c:	428b      	cmp	r3, r1
 800545e:	bf01      	itttt	eq
 8005460:	6819      	ldreq	r1, [r3, #0]
 8005462:	685b      	ldreq	r3, [r3, #4]
 8005464:	1809      	addeq	r1, r1, r0
 8005466:	6021      	streq	r1, [r4, #0]
 8005468:	6063      	str	r3, [r4, #4]
 800546a:	6054      	str	r4, [r2, #4]
 800546c:	e7cb      	b.n	8005406 <_free_r+0x22>
 800546e:	bd38      	pop	{r3, r4, r5, pc}
 8005470:	2000028c 	.word	0x2000028c

08005474 <_realloc_r>:
 8005474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005478:	4680      	mov	r8, r0
 800547a:	4614      	mov	r4, r2
 800547c:	460e      	mov	r6, r1
 800547e:	b921      	cbnz	r1, 800548a <_realloc_r+0x16>
 8005480:	4611      	mov	r1, r2
 8005482:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005486:	f7ff b841 	b.w	800450c <_malloc_r>
 800548a:	b92a      	cbnz	r2, 8005498 <_realloc_r+0x24>
 800548c:	f7ff ffaa 	bl	80053e4 <_free_r>
 8005490:	4625      	mov	r5, r4
 8005492:	4628      	mov	r0, r5
 8005494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005498:	f000 f850 	bl	800553c <_malloc_usable_size_r>
 800549c:	4284      	cmp	r4, r0
 800549e:	4607      	mov	r7, r0
 80054a0:	d802      	bhi.n	80054a8 <_realloc_r+0x34>
 80054a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80054a6:	d812      	bhi.n	80054ce <_realloc_r+0x5a>
 80054a8:	4621      	mov	r1, r4
 80054aa:	4640      	mov	r0, r8
 80054ac:	f7ff f82e 	bl	800450c <_malloc_r>
 80054b0:	4605      	mov	r5, r0
 80054b2:	2800      	cmp	r0, #0
 80054b4:	d0ed      	beq.n	8005492 <_realloc_r+0x1e>
 80054b6:	42bc      	cmp	r4, r7
 80054b8:	4622      	mov	r2, r4
 80054ba:	4631      	mov	r1, r6
 80054bc:	bf28      	it	cs
 80054be:	463a      	movcs	r2, r7
 80054c0:	f7ff ff5c 	bl	800537c <memcpy>
 80054c4:	4631      	mov	r1, r6
 80054c6:	4640      	mov	r0, r8
 80054c8:	f7ff ff8c 	bl	80053e4 <_free_r>
 80054cc:	e7e1      	b.n	8005492 <_realloc_r+0x1e>
 80054ce:	4635      	mov	r5, r6
 80054d0:	e7df      	b.n	8005492 <_realloc_r+0x1e>
	...

080054d4 <_read_r>:
 80054d4:	b538      	push	{r3, r4, r5, lr}
 80054d6:	4604      	mov	r4, r0
 80054d8:	4608      	mov	r0, r1
 80054da:	4611      	mov	r1, r2
 80054dc:	2200      	movs	r2, #0
 80054de:	4d05      	ldr	r5, [pc, #20]	; (80054f4 <_read_r+0x20>)
 80054e0:	602a      	str	r2, [r5, #0]
 80054e2:	461a      	mov	r2, r3
 80054e4:	f7fc fc16 	bl	8001d14 <_read>
 80054e8:	1c43      	adds	r3, r0, #1
 80054ea:	d102      	bne.n	80054f2 <_read_r+0x1e>
 80054ec:	682b      	ldr	r3, [r5, #0]
 80054ee:	b103      	cbz	r3, 80054f2 <_read_r+0x1e>
 80054f0:	6023      	str	r3, [r4, #0]
 80054f2:	bd38      	pop	{r3, r4, r5, pc}
 80054f4:	20000294 	.word	0x20000294

080054f8 <_fstat_r>:
 80054f8:	b538      	push	{r3, r4, r5, lr}
 80054fa:	2300      	movs	r3, #0
 80054fc:	4d06      	ldr	r5, [pc, #24]	; (8005518 <_fstat_r+0x20>)
 80054fe:	4604      	mov	r4, r0
 8005500:	4608      	mov	r0, r1
 8005502:	4611      	mov	r1, r2
 8005504:	602b      	str	r3, [r5, #0]
 8005506:	f7fc fc49 	bl	8001d9c <_fstat>
 800550a:	1c43      	adds	r3, r0, #1
 800550c:	d102      	bne.n	8005514 <_fstat_r+0x1c>
 800550e:	682b      	ldr	r3, [r5, #0]
 8005510:	b103      	cbz	r3, 8005514 <_fstat_r+0x1c>
 8005512:	6023      	str	r3, [r4, #0]
 8005514:	bd38      	pop	{r3, r4, r5, pc}
 8005516:	bf00      	nop
 8005518:	20000294 	.word	0x20000294

0800551c <_isatty_r>:
 800551c:	b538      	push	{r3, r4, r5, lr}
 800551e:	2300      	movs	r3, #0
 8005520:	4d05      	ldr	r5, [pc, #20]	; (8005538 <_isatty_r+0x1c>)
 8005522:	4604      	mov	r4, r0
 8005524:	4608      	mov	r0, r1
 8005526:	602b      	str	r3, [r5, #0]
 8005528:	f7fc fc47 	bl	8001dba <_isatty>
 800552c:	1c43      	adds	r3, r0, #1
 800552e:	d102      	bne.n	8005536 <_isatty_r+0x1a>
 8005530:	682b      	ldr	r3, [r5, #0]
 8005532:	b103      	cbz	r3, 8005536 <_isatty_r+0x1a>
 8005534:	6023      	str	r3, [r4, #0]
 8005536:	bd38      	pop	{r3, r4, r5, pc}
 8005538:	20000294 	.word	0x20000294

0800553c <_malloc_usable_size_r>:
 800553c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005540:	1f18      	subs	r0, r3, #4
 8005542:	2b00      	cmp	r3, #0
 8005544:	bfbc      	itt	lt
 8005546:	580b      	ldrlt	r3, [r1, r0]
 8005548:	18c0      	addlt	r0, r0, r3
 800554a:	4770      	bx	lr

0800554c <_init>:
 800554c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800554e:	bf00      	nop
 8005550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005552:	bc08      	pop	{r3}
 8005554:	469e      	mov	lr, r3
 8005556:	4770      	bx	lr

08005558 <_fini>:
 8005558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800555a:	bf00      	nop
 800555c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800555e:	bc08      	pop	{r3}
 8005560:	469e      	mov	lr, r3
 8005562:	4770      	bx	lr
