{"top":"global.resnet",
"namespaces":{
  "global":{
    "modules":{
      "_U0_pt__U1":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U100_pt__U101":{
=======
      "_U113_pt__U114":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U102_pt__U103":{
=======
      "_U115_pt__U116":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U105_pt__U106":{
=======
      "_U117_pt__U118":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U108_pt__U109":{
=======
      "_U120_pt__U121":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U112_pt__U113":{
=======
      "_U123_pt__U124":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U116_pt__U117":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U121_pt__U122":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U126_pt__U127":{
=======
      "_U136_pt__U137":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U132_pt__U133":{
=======
      "_U141_pt__U142":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U138_pt__U139":{
=======
      "_U147_pt__U148":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U145_pt__U146":{
=======
      "_U153_pt__U154":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U152_pt__U153":{
=======
      "_U160_pt__U161":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U160_pt__U161":{
=======
      "_U167_pt__U168":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U168_pt__U169":{
=======
      "_U175_pt__U176":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U184_pt__U185":{
=======
      "_U17_pt__U18":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U200_pt__U201":{
=======
      "_U183_pt__U184":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U203_pt__U204":{
=======
      "_U192_pt__U193":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U207_pt__U208":{
=======
      "_U201_pt__U202":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U209_pt__U210":{
=======
      "_U203_pt__U204":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U226_pt__U227":{
=======
      "_U205_pt__U206":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U229_pt__U230":{
=======
      "_U20_pt__U21":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U22_pt__U23":{
=======
      "_U216_pt__U217":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U231_pt__U232":{
=======
      "_U219_pt__U220":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U245_pt__U246":{
=======
      "_U221_pt__U222":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U248_pt__U249":{
=======
      "_U224_pt__U225":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U251_pt__U252":{
=======
      "_U228_pt__U229":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U25_pt__U26":{
=======
      "_U22_pt__U23":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U263_pt__U264":{
=======
      "_U231_pt__U232":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U266_pt__U267":{
=======
      "_U244_pt__U245":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U276_pt__U277":{
=======
      "_U247_pt__U248":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U279_pt__U280":{
=======
      "_U258_pt__U259":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U287_pt__U288":{
=======
      "_U261_pt__U262":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U28_pt__U29":{
=======
      "_U270_pt__U271":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U290_pt__U291":{
=======
      "_U273_pt__U274":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U296_pt__U297":{
=======
      "_U280_pt__U281":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U299_pt__U300":{
=======
      "_U283_pt__U284":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U2_pt__U3":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U303_pt__U304":{
=======
      "_U292_pt__U293":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U306_pt__U307":{
=======
      "_U308_pt__U309":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U322_pt__U323":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U324_pt__U325":{
=======
      "_U336_pt__U337":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U326_pt__U327":{
=======
      "_U338_pt__U339":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U329_pt__U330":{
=======
      "_U340_pt__U341":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U343_pt__U344":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U336_pt__U337":{
=======
      "_U346_pt__U347":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U340_pt__U341":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U345_pt__U346":{
=======
      "_U354_pt__U355":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U350_pt__U351":{
=======
      "_U359_pt__U360":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U356_pt__U357":{
=======
      "_U364_pt__U365":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U362_pt__U363":{
=======
      "_U36_pt__U37":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U369_pt__U370":{
=======
      "_U370_pt__U371":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U376_pt__U377":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U384_pt__U385":{
=======
      "_U383_pt__U384":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U392_pt__U393":{
=======
      "_U390_pt__U391":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U401_pt__U402":{
=======
      "_U398_pt__U399":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U40_pt__U41":{
=======
      "_U39_pt__U40":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U410_pt__U411":{
=======
      "_U406_pt__U407":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U427_pt__U428":{
=======
      "_U409_pt__U410":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U430_pt__U431":{
=======
      "_U425_pt__U426":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U432_pt__U433":{
=======
      "_U427_pt__U428":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U43_pt__U44":{
=======
      "_U429_pt__U430":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U446_pt__U447":{
=======
      "_U42_pt__U43":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U449_pt__U450":{
=======
      "_U432_pt__U433":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U452_pt__U453":{
=======
      "_U435_pt__U436":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U464_pt__U465":{
=======
      "_U439_pt__U440":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U467_pt__U468":{
=======
      "_U443_pt__U444":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U477_pt__U478":{
=======
      "_U448_pt__U449":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U480_pt__U481":{
=======
      "_U453_pt__U454":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U488_pt__U489":{
=======
      "_U459_pt__U460":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U491_pt__U492":{
=======
      "_U465_pt__U466":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U497_pt__U498":{
=======
      "_U472_pt__U473":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U4_pt__U5":{
=======
      "_U479_pt__U480":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U500_pt__U501":{
=======
      "_U487_pt__U488":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U504_pt__U505":{
=======
      "_U495_pt__U496":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U507_pt__U508":{
=======
      "_U504_pt__U505":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U523_pt__U524":{
=======
      "_U513_pt__U514":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U525_pt__U526":{
=======
      "_U530_pt__U531":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U527_pt__U528":{
=======
      "_U533_pt__U534":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U530_pt__U531":{
=======
      "_U535_pt__U536":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U533_pt__U534":{
=======
      "_U549_pt__U550":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U537_pt__U538":{
=======
      "_U54_pt__U55":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U53_pt__U54":{
=======
      "_U552_pt__U553":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U541_pt__U542":{
=======
      "_U555_pt__U556":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U546_pt__U547":{
=======
      "_U567_pt__U568":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U551_pt__U552":{
=======
      "_U570_pt__U571":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U557_pt__U558":{
=======
      "_U57_pt__U58":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U563_pt__U564":{
=======
      "_U580_pt__U581":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U56_pt__U57":{
=======
      "_U583_pt__U584":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U570_pt__U571":{
=======
      "_U591_pt__U592":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U577_pt__U578":{
=======
      "_U594_pt__U595":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U585_pt__U586":{
=======
      "_U600_pt__U601":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U593_pt__U594":{
=======
      "_U603_pt__U604":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U602_pt__U603":{
=======
      "_U607_pt__U608":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U611_pt__U612":{
=======
      "_U609_pt__U610":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U613_pt__U614":{
=======
      "_U611_pt__U612":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U64_pt__U65":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U67_pt__U68":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U6_pt__U7":{
=======
      "_U70_pt__U71":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U73_pt__U74":{
=======
      "_U78_pt__U79":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U76_pt__U77":{
=======
      "_U81_pt__U82":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U80_pt__U81":{
=======
      "_U87_pt__U88":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "_U83_pt__U84":{
=======
      "_U90_pt__U91":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U8_pt__U9":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U97_pt__U98":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "aff__U1011":{
=======
      "aff__U1005":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "add_all__U1023":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1024":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1025":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1026":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1027":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1012":{
=======
          "add_all__U1017":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1018":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1019":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1020":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1006":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U1014":{
=======
          "coeff_1_U1008":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
<<<<<<< HEAD
          "coeff_2_U1016":{
=======
          "coeff_2_U1010":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
<<<<<<< HEAD
          "coeff_3_U1018":{
=======
          "coeff_3_U1012":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_4_U1020":{
=======
          "coeff_4_U1014":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "const_term_U1022":{
=======
          "const_term_U1016":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U1013":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1015":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1017":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1019":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1021":{
=======
          "mul_d0__U1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1009":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1013":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1015":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U1013.out","add_all__U1023.in0"],
          ["mul_d1__U1015.out","add_all__U1023.in1"],
          ["add_all__U1024.in0","add_all__U1023.out"],
          ["mul_d2__U1017.out","add_all__U1024.in1"],
          ["add_all__U1025.in0","add_all__U1024.out"],
          ["mul_d3__U1019.out","add_all__U1025.in1"],
          ["add_all__U1026.in0","add_all__U1025.out"],
          ["mul_d4__U1021.out","add_all__U1026.in1"],
          ["add_all__U1027.in0","add_all__U1026.out"],
          ["const_term_U1022.out","add_all__U1027.in1"],
          ["self.out","add_all__U1027.out"],
          ["mul_d0__U1013.in0","coeff_0_U1012.out"],
          ["mul_d1__U1015.in0","coeff_1_U1014.out"],
          ["mul_d2__U1017.in0","coeff_2_U1016.out"],
          ["mul_d3__U1019.in0","coeff_3_U1018.out"],
          ["mul_d4__U1021.in0","coeff_4_U1020.out"],
          ["self.d.0","mul_d0__U1013.in1"],
          ["self.d.1","mul_d1__U1015.in1"],
          ["self.d.2","mul_d2__U1017.in1"],
          ["self.d.3","mul_d3__U1019.in1"],
          ["self.d.4","mul_d4__U1021.in1"]
        ]
      },
      "aff__U1029":{
=======
          ["mul_d0__U1007.out","add_all__U1017.in0"],
          ["mul_d1__U1009.out","add_all__U1017.in1"],
          ["add_all__U1018.in0","add_all__U1017.out"],
          ["mul_d2__U1011.out","add_all__U1018.in1"],
          ["add_all__U1019.in0","add_all__U1018.out"],
          ["mul_d3__U1013.out","add_all__U1019.in1"],
          ["add_all__U1020.in0","add_all__U1019.out"],
          ["mul_d4__U1015.out","add_all__U1020.in1"],
          ["add_all__U1021.in0","add_all__U1020.out"],
          ["const_term_U1016.out","add_all__U1021.in1"],
          ["self.out","add_all__U1021.out"],
          ["mul_d0__U1007.in0","coeff_0_U1006.out"],
          ["mul_d1__U1009.in0","coeff_1_U1008.out"],
          ["mul_d2__U1011.in0","coeff_2_U1010.out"],
          ["mul_d3__U1013.in0","coeff_3_U1012.out"],
          ["mul_d4__U1015.in0","coeff_4_U1014.out"],
          ["self.d.0","mul_d0__U1007.in1"],
          ["self.d.1","mul_d1__U1009.in1"],
          ["self.d.2","mul_d2__U1011.in1"],
          ["self.d.3","mul_d3__U1013.in1"],
          ["self.d.4","mul_d4__U1015.in1"]
        ]
      },
      "aff__U1023":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "add_all__U1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1044":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1030":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1034":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1036":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1038":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1040":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1031":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1031.out","add_all__U1041.in0"],
          ["mul_d1__U1033.out","add_all__U1041.in1"],
          ["add_all__U1042.in0","add_all__U1041.out"],
          ["mul_d2__U1035.out","add_all__U1042.in1"],
          ["add_all__U1043.in0","add_all__U1042.out"],
          ["mul_d3__U1037.out","add_all__U1043.in1"],
          ["add_all__U1044.in0","add_all__U1043.out"],
          ["mul_d4__U1039.out","add_all__U1044.in1"],
          ["add_all__U1045.in0","add_all__U1044.out"],
          ["const_term_U1040.out","add_all__U1045.in1"],
          ["self.out","add_all__U1045.out"],
          ["mul_d0__U1031.in0","coeff_0_U1030.out"],
          ["mul_d1__U1033.in0","coeff_1_U1032.out"],
          ["mul_d2__U1035.in0","coeff_2_U1034.out"],
          ["mul_d3__U1037.in0","coeff_3_U1036.out"],
          ["mul_d4__U1039.in0","coeff_4_U1038.out"],
          ["self.d.0","mul_d0__U1031.in1"],
          ["self.d.1","mul_d1__U1033.in1"],
          ["self.d.2","mul_d2__U1035.in1"],
          ["self.d.3","mul_d3__U1037.in1"],
          ["self.d.4","mul_d4__U1039.in1"]
        ]
      },
      "aff__U130":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U137":{
=======
          "add_all__U1035":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1036":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1037":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1038":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1039":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1024":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1026":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1028":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1030":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1034":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U136":{
=======
          "mul_d0__U1025":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1027":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1029":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1031":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1033":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U132.out","add_all__U138.in0"],
          ["mul_d1__U134.out","add_all__U138.in1"],
          ["add_all__U139.in0","add_all__U138.out"],
          ["mul_d2__U136.out","add_all__U139.in1"],
          ["add_all__U140.in0","add_all__U139.out"],
          ["const_term_U137.out","add_all__U140.in1"],
          ["self.out","add_all__U140.out"],
          ["mul_d0__U132.in0","coeff_0_U131.out"],
          ["mul_d1__U134.in0","coeff_1_U133.out"],
          ["mul_d2__U136.in0","coeff_2_U135.out"],
          ["self.d.0","mul_d0__U132.in1"],
          ["self.d.1","mul_d1__U134.in1"],
          ["self.d.2","mul_d2__U136.in1"]
        ]
      },
      "aff__U142":{
=======
          ["mul_d0__U1025.out","add_all__U1035.in0"],
          ["mul_d1__U1027.out","add_all__U1035.in1"],
          ["add_all__U1036.in0","add_all__U1035.out"],
          ["mul_d2__U1029.out","add_all__U1036.in1"],
          ["add_all__U1037.in0","add_all__U1036.out"],
          ["mul_d3__U1031.out","add_all__U1037.in1"],
          ["add_all__U1038.in0","add_all__U1037.out"],
          ["mul_d4__U1033.out","add_all__U1038.in1"],
          ["add_all__U1039.in0","add_all__U1038.out"],
          ["const_term_U1034.out","add_all__U1039.in1"],
          ["self.out","add_all__U1039.out"],
          ["mul_d0__U1025.in0","coeff_0_U1024.out"],
          ["mul_d1__U1027.in0","coeff_1_U1026.out"],
          ["mul_d2__U1029.in0","coeff_2_U1028.out"],
          ["mul_d3__U1031.in0","coeff_3_U1030.out"],
          ["mul_d4__U1033.in0","coeff_4_U1032.out"],
          ["self.d.0","mul_d0__U1025.in1"],
          ["self.d.1","mul_d1__U1027.in1"],
          ["self.d.2","mul_d2__U1029.in1"],
          ["self.d.3","mul_d3__U1031.in1"],
          ["self.d.4","mul_d4__U1033.in1"]
        ]
      },
      "aff__U128":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U143":{
=======
          "add_all__U136":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U137":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U129":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U145":{
=======
          "coeff_1_U131":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
<<<<<<< HEAD
          "coeff_2_U147":{
=======
          "coeff_2_U133":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
<<<<<<< HEAD
          "const_term_U149":{
=======
          "const_term_U135":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U148":{
=======
          "mul_d0__U130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U134":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U144.out","add_all__U150.in0"],
          ["mul_d1__U146.out","add_all__U150.in1"],
          ["add_all__U151.in0","add_all__U150.out"],
          ["mul_d2__U148.out","add_all__U151.in1"],
          ["add_all__U152.in0","add_all__U151.out"],
          ["const_term_U149.out","add_all__U152.in1"],
          ["self.out","add_all__U152.out"],
          ["mul_d0__U144.in0","coeff_0_U143.out"],
          ["mul_d1__U146.in0","coeff_1_U145.out"],
          ["mul_d2__U148.in0","coeff_2_U147.out"],
          ["self.d.0","mul_d0__U144.in1"],
          ["self.d.1","mul_d1__U146.in1"],
          ["self.d.2","mul_d2__U148.in1"]
        ]
      },
      "aff__U154":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U166":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U167":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U168":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U169":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U170":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U157":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U161":{
=======
          ["mul_d0__U130.out","add_all__U136.in0"],
          ["mul_d1__U132.out","add_all__U136.in1"],
          ["add_all__U137.in0","add_all__U136.out"],
          ["mul_d2__U134.out","add_all__U137.in1"],
          ["add_all__U138.in0","add_all__U137.out"],
          ["const_term_U135.out","add_all__U138.in1"],
          ["self.out","add_all__U138.out"],
          ["mul_d0__U130.in0","coeff_0_U129.out"],
          ["mul_d1__U132.in0","coeff_1_U131.out"],
          ["mul_d2__U134.in0","coeff_2_U133.out"],
          ["self.d.0","mul_d0__U130.in1"],
          ["self.d.1","mul_d1__U132.in1"],
          ["self.d.2","mul_d2__U134.in1"]
        ]
      },
      "aff__U140":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U143":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
<<<<<<< HEAD
          "coeff_4_U163":{
=======
          "coeff_2_U145":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
<<<<<<< HEAD
          "const_term_U165":{
=======
          "const_term_U147":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U160":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U164":{
=======
          "mul_d0__U142":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U146":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U156.out","add_all__U166.in0"],
          ["mul_d1__U158.out","add_all__U166.in1"],
          ["add_all__U167.in0","add_all__U166.out"],
          ["mul_d2__U160.out","add_all__U167.in1"],
          ["add_all__U168.in0","add_all__U167.out"],
          ["mul_d3__U162.out","add_all__U168.in1"],
          ["add_all__U169.in0","add_all__U168.out"],
          ["mul_d4__U164.out","add_all__U169.in1"],
          ["add_all__U170.in0","add_all__U169.out"],
          ["const_term_U165.out","add_all__U170.in1"],
          ["self.out","add_all__U170.out"],
          ["mul_d0__U156.in0","coeff_0_U155.out"],
          ["mul_d1__U158.in0","coeff_1_U157.out"],
          ["mul_d2__U160.in0","coeff_2_U159.out"],
          ["mul_d3__U162.in0","coeff_3_U161.out"],
          ["mul_d4__U164.in0","coeff_4_U163.out"],
          ["self.d.0","mul_d0__U156.in1"],
          ["self.d.1","mul_d1__U158.in1"],
          ["self.d.2","mul_d2__U160.in1"],
          ["self.d.3","mul_d3__U162.in1"],
          ["self.d.4","mul_d4__U164.in1"]
        ]
      },
      "aff__U172":{
=======
          ["mul_d0__U142.out","add_all__U148.in0"],
          ["mul_d1__U144.out","add_all__U148.in1"],
          ["add_all__U149.in0","add_all__U148.out"],
          ["mul_d2__U146.out","add_all__U149.in1"],
          ["add_all__U150.in0","add_all__U149.out"],
          ["const_term_U147.out","add_all__U150.in1"],
          ["self.out","add_all__U150.out"],
          ["mul_d0__U142.in0","coeff_0_U141.out"],
          ["mul_d1__U144.in0","coeff_1_U143.out"],
          ["mul_d2__U146.in0","coeff_2_U145.out"],
          ["self.d.0","mul_d0__U142.in1"],
          ["self.d.1","mul_d1__U144.in1"],
          ["self.d.2","mul_d2__U146.in1"]
        ]
      },
      "aff__U152":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "add_all__U184":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U173":{
=======
          "add_all__U164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U166":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U167":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U168":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U153":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U175":{
=======
          "coeff_1_U155":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_2_U177":{
=======
          "coeff_2_U157":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_3_U179":{
=======
          "coeff_3_U159":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
<<<<<<< HEAD
          "coeff_4_U181":{
=======
          "coeff_4_U161":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
<<<<<<< HEAD
          "const_term_U183":{
=======
          "const_term_U163":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U174":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U182":{
=======
          "mul_d0__U154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U160":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U154.out","add_all__U164.in0"],
          ["mul_d1__U156.out","add_all__U164.in1"],
          ["add_all__U165.in0","add_all__U164.out"],
          ["mul_d2__U158.out","add_all__U165.in1"],
          ["add_all__U166.in0","add_all__U165.out"],
          ["mul_d3__U160.out","add_all__U166.in1"],
          ["add_all__U167.in0","add_all__U166.out"],
          ["mul_d4__U162.out","add_all__U167.in1"],
          ["add_all__U168.in0","add_all__U167.out"],
          ["const_term_U163.out","add_all__U168.in1"],
          ["self.out","add_all__U168.out"],
          ["mul_d0__U154.in0","coeff_0_U153.out"],
          ["mul_d1__U156.in0","coeff_1_U155.out"],
          ["mul_d2__U158.in0","coeff_2_U157.out"],
          ["mul_d3__U160.in0","coeff_3_U159.out"],
          ["mul_d4__U162.in0","coeff_4_U161.out"],
          ["self.d.0","mul_d0__U154.in1"],
          ["self.d.1","mul_d1__U156.in1"],
          ["self.d.2","mul_d2__U158.in1"],
          ["self.d.3","mul_d3__U160.in1"],
          ["self.d.4","mul_d4__U162.in1"]
        ]
      },
      "aff__U170":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U183":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U184":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U172":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U174":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U172.out","add_all__U182.in0"],
          ["mul_d1__U174.out","add_all__U182.in1"],
          ["add_all__U183.in0","add_all__U182.out"],
          ["mul_d2__U176.out","add_all__U183.in1"],
          ["add_all__U184.in0","add_all__U183.out"],
          ["mul_d3__U178.out","add_all__U184.in1"],
          ["add_all__U185.in0","add_all__U184.out"],
          ["mul_d4__U180.out","add_all__U185.in1"],
          ["add_all__U186.in0","add_all__U185.out"],
          ["const_term_U181.out","add_all__U186.in1"],
          ["self.out","add_all__U186.out"],
          ["mul_d0__U172.in0","coeff_0_U171.out"],
          ["mul_d1__U174.in0","coeff_1_U173.out"],
          ["mul_d2__U176.in0","coeff_2_U175.out"],
          ["mul_d3__U178.in0","coeff_3_U177.out"],
          ["mul_d4__U180.in0","coeff_4_U179.out"],
          ["self.d.0","mul_d0__U172.in1"],
          ["self.d.1","mul_d1__U174.in1"],
          ["self.d.2","mul_d2__U176.in1"],
          ["self.d.3","mul_d3__U178.in1"],
          ["self.d.4","mul_d4__U180.in1"]
        ]
      },
      "aff__U188":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U198":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U174.out","add_all__U184.in0"],
          ["mul_d1__U176.out","add_all__U184.in1"],
          ["add_all__U185.in0","add_all__U184.out"],
          ["mul_d2__U178.out","add_all__U185.in1"],
          ["add_all__U186.in0","add_all__U185.out"],
          ["mul_d3__U180.out","add_all__U186.in1"],
          ["add_all__U187.in0","add_all__U186.out"],
          ["mul_d4__U182.out","add_all__U187.in1"],
          ["add_all__U188.in0","add_all__U187.out"],
          ["const_term_U183.out","add_all__U188.in1"],
          ["self.out","add_all__U188.out"],
          ["mul_d0__U174.in0","coeff_0_U173.out"],
          ["mul_d1__U176.in0","coeff_1_U175.out"],
          ["mul_d2__U178.in0","coeff_2_U177.out"],
          ["mul_d3__U180.in0","coeff_3_U179.out"],
          ["mul_d4__U182.in0","coeff_4_U181.out"],
          ["self.d.0","mul_d0__U174.in1"],
          ["self.d.1","mul_d1__U176.in1"],
          ["self.d.2","mul_d2__U178.in1"],
          ["self.d.3","mul_d3__U180.in1"],
          ["self.d.4","mul_d4__U182.in1"]
        ]
      },
      "aff__U190":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U193":{
=======
          ["mul_d0__U190.out","add_all__U200.in0"],
          ["mul_d1__U192.out","add_all__U200.in1"],
          ["add_all__U201.in0","add_all__U200.out"],
          ["mul_d2__U194.out","add_all__U201.in1"],
          ["add_all__U202.in0","add_all__U201.out"],
          ["mul_d3__U196.out","add_all__U202.in1"],
          ["add_all__U203.in0","add_all__U202.out"],
          ["mul_d4__U198.out","add_all__U203.in1"],
          ["add_all__U204.in0","add_all__U203.out"],
          ["const_term_U199.out","add_all__U204.in1"],
          ["self.out","add_all__U204.out"],
          ["mul_d0__U190.in0","coeff_0_U189.out"],
          ["mul_d1__U192.in0","coeff_1_U191.out"],
          ["mul_d2__U194.in0","coeff_2_U193.out"],
          ["mul_d3__U196.in0","coeff_3_U195.out"],
          ["mul_d4__U198.in0","coeff_4_U197.out"],
          ["self.d.0","mul_d0__U190.in1"],
          ["self.d.1","mul_d1__U192.in1"],
          ["self.d.2","mul_d2__U194.in1"],
          ["self.d.3","mul_d3__U196.in1"],
          ["self.d.4","mul_d4__U198.in1"]
        ]
      },
      "aff__U206":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U207":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_2_U195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U197":{
=======
          "coeff_1_U209":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
<<<<<<< HEAD
          "coeff_4_U199":{
=======
          "coeff_2_U211":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
<<<<<<< HEAD
          "const_term_U201":{
=======
          "const_term_U213":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U198":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U200":{
=======
          "mul_d0__U208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U212":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U192.out","add_all__U202.in0"],
          ["mul_d1__U194.out","add_all__U202.in1"],
          ["add_all__U203.in0","add_all__U202.out"],
          ["mul_d2__U196.out","add_all__U203.in1"],
          ["add_all__U204.in0","add_all__U203.out"],
          ["mul_d3__U198.out","add_all__U204.in1"],
          ["add_all__U205.in0","add_all__U204.out"],
          ["mul_d4__U200.out","add_all__U205.in1"],
          ["add_all__U206.in0","add_all__U205.out"],
          ["const_term_U201.out","add_all__U206.in1"],
          ["self.out","add_all__U206.out"],
          ["mul_d0__U192.in0","coeff_0_U191.out"],
          ["mul_d1__U194.in0","coeff_1_U193.out"],
          ["mul_d2__U196.in0","coeff_2_U195.out"],
          ["mul_d3__U198.in0","coeff_3_U197.out"],
          ["mul_d4__U200.in0","coeff_4_U199.out"],
          ["self.d.0","mul_d0__U192.in1"],
          ["self.d.1","mul_d1__U194.in1"],
          ["self.d.2","mul_d2__U196.in1"],
          ["self.d.3","mul_d3__U198.in1"],
          ["self.d.4","mul_d4__U200.in1"]
        ]
      },
      "aff__U208":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U217":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U218":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U209":{
=======
          ["mul_d0__U208.out","add_all__U214.in0"],
          ["mul_d1__U210.out","add_all__U214.in1"],
          ["add_all__U215.in0","add_all__U214.out"],
          ["mul_d2__U212.out","add_all__U215.in1"],
          ["add_all__U216.in0","add_all__U215.out"],
          ["const_term_U213.out","add_all__U216.in1"],
          ["self.out","add_all__U216.out"],
          ["mul_d0__U208.in0","coeff_0_U207.out"],
          ["mul_d1__U210.in0","coeff_1_U209.out"],
          ["mul_d2__U212.in0","coeff_2_U211.out"],
          ["self.d.0","mul_d0__U208.in1"],
          ["self.d.1","mul_d1__U210.in1"],
          ["self.d.2","mul_d2__U212.in1"]
        ]
      },
      "aff__U218":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U221":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U211":{
=======
          "coeff_2_U223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U225":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
<<<<<<< HEAD
          "coeff_2_U213":{
=======
          "coeff_4_U227":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
<<<<<<< HEAD
          "const_term_U215":{
=======
          "const_term_U229":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U212":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U214":{
=======
          "mul_d0__U220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U228":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U210.out","add_all__U216.in0"],
          ["mul_d1__U212.out","add_all__U216.in1"],
          ["add_all__U217.in0","add_all__U216.out"],
          ["mul_d2__U214.out","add_all__U217.in1"],
          ["add_all__U218.in0","add_all__U217.out"],
          ["const_term_U215.out","add_all__U218.in1"],
          ["self.out","add_all__U218.out"],
          ["mul_d0__U210.in0","coeff_0_U209.out"],
          ["mul_d1__U212.in0","coeff_1_U211.out"],
          ["mul_d2__U214.in0","coeff_2_U213.out"],
          ["self.d.0","mul_d0__U210.in1"],
          ["self.d.1","mul_d1__U212.in1"],
          ["self.d.2","mul_d2__U214.in1"]
        ]
      },
      "aff__U220":{
=======
          ["mul_d0__U220.out","add_all__U230.in0"],
          ["mul_d1__U222.out","add_all__U230.in1"],
          ["add_all__U231.in0","add_all__U230.out"],
          ["mul_d2__U224.out","add_all__U231.in1"],
          ["add_all__U232.in0","add_all__U231.out"],
          ["mul_d3__U226.out","add_all__U232.in1"],
          ["add_all__U233.in0","add_all__U232.out"],
          ["mul_d4__U228.out","add_all__U233.in1"],
          ["add_all__U234.in0","add_all__U233.out"],
          ["const_term_U229.out","add_all__U234.in1"],
          ["self.out","add_all__U234.out"],
          ["mul_d0__U220.in0","coeff_0_U219.out"],
          ["mul_d1__U222.in0","coeff_1_U221.out"],
          ["mul_d2__U224.in0","coeff_2_U223.out"],
          ["mul_d3__U226.in0","coeff_3_U225.out"],
          ["mul_d4__U228.in0","coeff_4_U227.out"],
          ["self.d.0","mul_d0__U220.in1"],
          ["self.d.1","mul_d1__U222.in1"],
          ["self.d.2","mul_d2__U224.in1"],
          ["self.d.3","mul_d3__U226.in1"],
          ["self.d.4","mul_d4__U228.in1"]
        ]
      },
      "aff__U236":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "add_all__U232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U236":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U221":{
=======
          "add_all__U248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U237":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U223":{
=======
          "coeff_1_U239":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_2_U225":{
=======
          "coeff_2_U241":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_3_U227":{
=======
          "coeff_3_U243":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
<<<<<<< HEAD
          "coeff_4_U229":{
=======
          "coeff_4_U245":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
<<<<<<< HEAD
          "const_term_U231":{
=======
          "const_term_U247":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U230":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U222.out","add_all__U232.in0"],
          ["mul_d1__U224.out","add_all__U232.in1"],
          ["add_all__U233.in0","add_all__U232.out"],
          ["mul_d2__U226.out","add_all__U233.in1"],
          ["add_all__U234.in0","add_all__U233.out"],
          ["mul_d3__U228.out","add_all__U234.in1"],
          ["add_all__U235.in0","add_all__U234.out"],
          ["mul_d4__U230.out","add_all__U235.in1"],
          ["add_all__U236.in0","add_all__U235.out"],
          ["const_term_U231.out","add_all__U236.in1"],
          ["self.out","add_all__U236.out"],
          ["mul_d0__U222.in0","coeff_0_U221.out"],
          ["mul_d1__U224.in0","coeff_1_U223.out"],
          ["mul_d2__U226.in0","coeff_2_U225.out"],
          ["mul_d3__U228.in0","coeff_3_U227.out"],
          ["mul_d4__U230.in0","coeff_4_U229.out"],
          ["self.d.0","mul_d0__U222.in1"],
          ["self.d.1","mul_d1__U224.in1"],
          ["self.d.2","mul_d2__U226.in1"],
          ["self.d.3","mul_d3__U228.in1"],
          ["self.d.4","mul_d4__U230.in1"]
        ]
      },
      "aff__U238":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U249":{
=======
          "mul_d0__U238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U238.out","add_all__U248.in0"],
          ["mul_d1__U240.out","add_all__U248.in1"],
          ["add_all__U249.in0","add_all__U248.out"],
          ["mul_d2__U242.out","add_all__U249.in1"],
          ["add_all__U250.in0","add_all__U249.out"],
          ["mul_d3__U244.out","add_all__U250.in1"],
          ["add_all__U251.in0","add_all__U250.out"],
          ["mul_d4__U246.out","add_all__U251.in1"],
          ["add_all__U252.in0","add_all__U251.out"],
          ["const_term_U247.out","add_all__U252.in1"],
          ["self.out","add_all__U252.out"],
          ["mul_d0__U238.in0","coeff_0_U237.out"],
          ["mul_d1__U240.in0","coeff_1_U239.out"],
          ["mul_d2__U242.in0","coeff_2_U241.out"],
          ["mul_d3__U244.in0","coeff_3_U243.out"],
          ["mul_d4__U246.in0","coeff_4_U245.out"],
          ["self.d.0","mul_d0__U238.in1"],
          ["self.d.1","mul_d1__U240.in1"],
          ["self.d.2","mul_d2__U242.in1"],
          ["self.d.3","mul_d3__U244.in1"],
          ["self.d.4","mul_d4__U246.in1"]
        ]
      },
      "aff__U254":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U257":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U248":{
=======
          "coeff_2_U259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U264":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U240.out","add_all__U250.in0"],
          ["mul_d1__U242.out","add_all__U250.in1"],
          ["add_all__U251.in0","add_all__U250.out"],
          ["mul_d2__U244.out","add_all__U251.in1"],
          ["add_all__U252.in0","add_all__U251.out"],
          ["mul_d3__U246.out","add_all__U252.in1"],
          ["add_all__U253.in0","add_all__U252.out"],
          ["mul_d4__U248.out","add_all__U253.in1"],
          ["add_all__U254.in0","add_all__U253.out"],
          ["const_term_U249.out","add_all__U254.in1"],
          ["self.out","add_all__U254.out"],
          ["mul_d0__U240.in0","coeff_0_U239.out"],
          ["mul_d1__U242.in0","coeff_1_U241.out"],
          ["mul_d2__U244.in0","coeff_2_U243.out"],
          ["mul_d3__U246.in0","coeff_3_U245.out"],
          ["mul_d4__U248.in0","coeff_4_U247.out"],
          ["self.d.0","mul_d0__U240.in1"],
          ["self.d.1","mul_d1__U242.in1"],
          ["self.d.2","mul_d2__U244.in1"],
          ["self.d.3","mul_d3__U246.in1"],
          ["self.d.4","mul_d4__U248.in1"]
        ]
      },
      "aff__U256":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U257":{
=======
          ["mul_d0__U256.out","add_all__U266.in0"],
          ["mul_d1__U258.out","add_all__U266.in1"],
          ["add_all__U267.in0","add_all__U266.out"],
          ["mul_d2__U260.out","add_all__U267.in1"],
          ["add_all__U268.in0","add_all__U267.out"],
          ["mul_d3__U262.out","add_all__U268.in1"],
          ["add_all__U269.in0","add_all__U268.out"],
          ["mul_d4__U264.out","add_all__U269.in1"],
          ["add_all__U270.in0","add_all__U269.out"],
          ["const_term_U265.out","add_all__U270.in1"],
          ["self.out","add_all__U270.out"],
          ["mul_d0__U256.in0","coeff_0_U255.out"],
          ["mul_d1__U258.in0","coeff_1_U257.out"],
          ["mul_d2__U260.in0","coeff_2_U259.out"],
          ["mul_d3__U262.in0","coeff_3_U261.out"],
          ["mul_d4__U264.in0","coeff_4_U263.out"],
          ["self.d.0","mul_d0__U256.in1"],
          ["self.d.1","mul_d1__U258.in1"],
          ["self.d.2","mul_d2__U260.in1"],
          ["self.d.3","mul_d3__U262.in1"],
          ["self.d.4","mul_d4__U264.in1"]
        ]
      },
      "aff__U272":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U273":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U259":{
=======
          "coeff_1_U275":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_2_U261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U266":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U258.out","add_all__U268.in0"],
          ["mul_d1__U260.out","add_all__U268.in1"],
          ["add_all__U269.in0","add_all__U268.out"],
          ["mul_d2__U262.out","add_all__U269.in1"],
          ["add_all__U270.in0","add_all__U269.out"],
          ["mul_d3__U264.out","add_all__U270.in1"],
          ["add_all__U271.in0","add_all__U270.out"],
          ["mul_d4__U266.out","add_all__U271.in1"],
          ["add_all__U272.in0","add_all__U271.out"],
          ["const_term_U267.out","add_all__U272.in1"],
          ["self.out","add_all__U272.out"],
          ["mul_d0__U258.in0","coeff_0_U257.out"],
          ["mul_d1__U260.in0","coeff_1_U259.out"],
          ["mul_d2__U262.in0","coeff_2_U261.out"],
          ["mul_d3__U264.in0","coeff_3_U263.out"],
          ["mul_d4__U266.in0","coeff_4_U265.out"],
          ["self.d.0","mul_d0__U258.in1"],
          ["self.d.1","mul_d1__U260.in1"],
          ["self.d.2","mul_d2__U262.in1"],
          ["self.d.3","mul_d3__U264.in1"],
          ["self.d.4","mul_d4__U266.in1"]
        ]
      },
      "aff__U274":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U275":{
=======
          "coeff_2_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U274.out","add_all__U282.in0"],
          ["mul_d1__U276.out","add_all__U282.in1"],
          ["add_all__U283.in0","add_all__U282.out"],
          ["mul_d2__U278.out","add_all__U283.in1"],
          ["add_all__U284.in0","add_all__U283.out"],
          ["mul_d3__U280.out","add_all__U284.in1"],
          ["add_all__U285.in0","add_all__U284.out"],
          ["const_term_U281.out","add_all__U285.in1"],
          ["self.out","add_all__U285.out"],
          ["mul_d0__U274.in0","coeff_0_U273.out"],
          ["mul_d1__U276.in0","coeff_1_U275.out"],
          ["mul_d2__U278.in0","coeff_2_U277.out"],
          ["mul_d3__U280.in0","coeff_3_U279.out"],
          ["self.d.0","mul_d0__U274.in1"],
          ["self.d.1","mul_d1__U276.in1"],
          ["self.d.2","mul_d2__U278.in1"],
          ["self.d.3","mul_d3__U280.in1"]
        ]
      },
      "aff__U287":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U292":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U277":{
=======
          "coeff_3_U294":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_2_U279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U276.out","add_all__U284.in0"],
          ["mul_d1__U278.out","add_all__U284.in1"],
          ["add_all__U285.in0","add_all__U284.out"],
          ["mul_d2__U280.out","add_all__U285.in1"],
          ["add_all__U286.in0","add_all__U285.out"],
          ["mul_d3__U282.out","add_all__U286.in1"],
          ["add_all__U287.in0","add_all__U286.out"],
          ["const_term_U283.out","add_all__U287.in1"],
          ["self.out","add_all__U287.out"],
          ["mul_d0__U276.in0","coeff_0_U275.out"],
          ["mul_d1__U278.in0","coeff_1_U277.out"],
          ["mul_d2__U280.in0","coeff_2_U279.out"],
          ["mul_d3__U282.in0","coeff_3_U281.out"],
          ["self.d.0","mul_d0__U276.in1"],
          ["self.d.1","mul_d1__U278.in1"],
          ["self.d.2","mul_d2__U280.in1"],
          ["self.d.3","mul_d3__U282.in1"]
        ]
      },
      "aff__U289":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U294":{
=======
          "const_term_U296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U289.out","add_all__U297.in0"],
          ["mul_d1__U291.out","add_all__U297.in1"],
          ["add_all__U298.in0","add_all__U297.out"],
          ["mul_d2__U293.out","add_all__U298.in1"],
          ["add_all__U299.in0","add_all__U298.out"],
          ["mul_d3__U295.out","add_all__U299.in1"],
          ["add_all__U300.in0","add_all__U299.out"],
          ["const_term_U296.out","add_all__U300.in1"],
          ["self.out","add_all__U300.out"],
          ["mul_d0__U289.in0","coeff_0_U288.out"],
          ["mul_d1__U291.in0","coeff_1_U290.out"],
          ["mul_d2__U293.in0","coeff_2_U292.out"],
          ["mul_d3__U295.in0","coeff_3_U294.out"],
          ["self.d.0","mul_d0__U289.in1"],
          ["self.d.1","mul_d1__U291.in1"],
          ["self.d.2","mul_d2__U293.in1"],
          ["self.d.3","mul_d3__U295.in1"]
        ]
      },
      "aff__U351":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U364":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U358":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_3_U296":{
=======
          "const_term_U360":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "const_term_U298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U291.out","add_all__U299.in0"],
          ["mul_d1__U293.out","add_all__U299.in1"],
          ["add_all__U300.in0","add_all__U299.out"],
          ["mul_d2__U295.out","add_all__U300.in1"],
          ["add_all__U301.in0","add_all__U300.out"],
          ["mul_d3__U297.out","add_all__U301.in1"],
          ["add_all__U302.in0","add_all__U301.out"],
          ["const_term_U298.out","add_all__U302.in1"],
          ["self.out","add_all__U302.out"],
          ["mul_d0__U291.in0","coeff_0_U290.out"],
          ["mul_d1__U293.in0","coeff_1_U292.out"],
          ["mul_d2__U295.in0","coeff_2_U294.out"],
          ["mul_d3__U297.in0","coeff_3_U296.out"],
          ["self.d.0","mul_d0__U291.in1"],
          ["self.d.1","mul_d1__U293.in1"],
          ["self.d.2","mul_d2__U295.in1"],
          ["self.d.3","mul_d3__U297.in1"]
        ]
      },
      "aff__U355":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U365":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U366":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U367":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U368":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U356":{
=======
          "mul_d0__U353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U353.out","add_all__U361.in0"],
          ["mul_d1__U355.out","add_all__U361.in1"],
          ["add_all__U362.in0","add_all__U361.out"],
          ["mul_d2__U357.out","add_all__U362.in1"],
          ["add_all__U363.in0","add_all__U362.out"],
          ["mul_d3__U359.out","add_all__U363.in1"],
          ["add_all__U364.in0","add_all__U363.out"],
          ["const_term_U360.out","add_all__U364.in1"],
          ["self.out","add_all__U364.out"],
          ["mul_d0__U353.in0","coeff_0_U352.out"],
          ["mul_d1__U355.in0","coeff_1_U354.out"],
          ["mul_d2__U357.in0","coeff_2_U356.out"],
          ["mul_d3__U359.in0","coeff_3_U358.out"],
          ["self.d.0","mul_d0__U353.in1"],
          ["self.d.1","mul_d1__U355.in1"],
          ["self.d.2","mul_d2__U357.in1"],
          ["self.d.3","mul_d3__U359.in1"]
        ]
      },
      "aff__U366":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U377":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U378":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U379":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U367":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U375":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U362":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U364":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U361":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U363":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U357.out","add_all__U365.in0"],
          ["mul_d1__U359.out","add_all__U365.in1"],
          ["add_all__U366.in0","add_all__U365.out"],
          ["mul_d2__U361.out","add_all__U366.in1"],
          ["add_all__U367.in0","add_all__U366.out"],
          ["mul_d3__U363.out","add_all__U367.in1"],
          ["add_all__U368.in0","add_all__U367.out"],
          ["const_term_U364.out","add_all__U368.in1"],
          ["self.out","add_all__U368.out"],
          ["mul_d0__U357.in0","coeff_0_U356.out"],
          ["mul_d1__U359.in0","coeff_1_U358.out"],
          ["mul_d2__U361.in0","coeff_2_U360.out"],
          ["mul_d3__U363.in0","coeff_3_U362.out"],
          ["self.d.0","mul_d0__U357.in1"],
          ["self.d.1","mul_d1__U359.in1"],
          ["self.d.2","mul_d2__U361.in1"],
          ["self.d.3","mul_d3__U363.in1"]
        ]
      },
      "aff__U370":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U380":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U381":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U382":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U375":{
=======
          "mul_d0__U368":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U370":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U368.out","add_all__U376.in0"],
          ["mul_d1__U370.out","add_all__U376.in1"],
          ["add_all__U377.in0","add_all__U376.out"],
          ["mul_d2__U372.out","add_all__U377.in1"],
          ["add_all__U378.in0","add_all__U377.out"],
          ["mul_d3__U374.out","add_all__U378.in1"],
          ["add_all__U379.in0","add_all__U378.out"],
          ["const_term_U375.out","add_all__U379.in1"],
          ["self.out","add_all__U379.out"],
          ["mul_d0__U368.in0","coeff_0_U367.out"],
          ["mul_d1__U370.in0","coeff_1_U369.out"],
          ["mul_d2__U372.in0","coeff_2_U371.out"],
          ["mul_d3__U374.in0","coeff_3_U373.out"],
          ["self.d.0","mul_d0__U368.in1"],
          ["self.d.1","mul_d1__U370.in1"],
          ["self.d.2","mul_d2__U372.in1"],
          ["self.d.3","mul_d3__U374.in1"]
        ]
      },
      "aff__U381":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U393":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U384":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U392":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_3_U377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U379":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U376":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U372.out","add_all__U380.in0"],
          ["mul_d1__U374.out","add_all__U380.in1"],
          ["add_all__U381.in0","add_all__U380.out"],
          ["mul_d2__U376.out","add_all__U381.in1"],
          ["add_all__U382.in0","add_all__U381.out"],
          ["mul_d3__U378.out","add_all__U382.in1"],
          ["add_all__U383.in0","add_all__U382.out"],
          ["const_term_U379.out","add_all__U383.in1"],
          ["self.out","add_all__U383.out"],
          ["mul_d0__U372.in0","coeff_0_U371.out"],
          ["mul_d1__U374.in0","coeff_1_U373.out"],
          ["mul_d2__U376.in0","coeff_2_U375.out"],
          ["mul_d3__U378.in0","coeff_3_U377.out"],
          ["self.d.0","mul_d0__U372.in1"],
          ["self.d.1","mul_d1__U374.in1"],
          ["self.d.2","mul_d2__U376.in1"],
          ["self.d.3","mul_d3__U378.in1"]
        ]
      },
      "aff__U385":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U396":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U391":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U387.out","add_all__U397.in0"],
          ["mul_d1__U389.out","add_all__U397.in1"],
          ["add_all__U398.in0","add_all__U397.out"],
          ["mul_d2__U391.out","add_all__U398.in1"],
          ["add_all__U399.in0","add_all__U398.out"],
          ["mul_d3__U393.out","add_all__U399.in1"],
          ["add_all__U400.in0","add_all__U399.out"],
          ["mul_d4__U395.out","add_all__U400.in1"],
          ["add_all__U401.in0","add_all__U400.out"],
          ["const_term_U396.out","add_all__U401.in1"],
          ["self.out","add_all__U401.out"],
          ["mul_d0__U387.in0","coeff_0_U386.out"],
          ["mul_d1__U389.in0","coeff_1_U388.out"],
          ["mul_d2__U391.in0","coeff_2_U390.out"],
          ["mul_d3__U393.in0","coeff_3_U392.out"],
          ["mul_d4__U395.in0","coeff_4_U394.out"],
          ["self.d.0","mul_d0__U387.in1"],
          ["self.d.1","mul_d1__U389.in1"],
          ["self.d.2","mul_d2__U391.in1"],
          ["self.d.3","mul_d3__U393.in1"],
          ["self.d.4","mul_d4__U395.in1"]
        ]
      },
      "aff__U403":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U416":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U417":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U418":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U419":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U409":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U411":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U405.out","add_all__U415.in0"],
          ["mul_d1__U407.out","add_all__U415.in1"],
          ["add_all__U416.in0","add_all__U415.out"],
          ["mul_d2__U409.out","add_all__U416.in1"],
          ["add_all__U417.in0","add_all__U416.out"],
          ["mul_d3__U411.out","add_all__U417.in1"],
          ["add_all__U418.in0","add_all__U417.out"],
          ["mul_d4__U413.out","add_all__U418.in1"],
          ["add_all__U419.in0","add_all__U418.out"],
          ["const_term_U414.out","add_all__U419.in1"],
          ["self.out","add_all__U419.out"],
          ["mul_d0__U405.in0","coeff_0_U404.out"],
          ["mul_d1__U407.in0","coeff_1_U406.out"],
          ["mul_d2__U409.in0","coeff_2_U408.out"],
          ["mul_d3__U411.in0","coeff_3_U410.out"],
          ["mul_d4__U413.in0","coeff_4_U412.out"],
          ["self.d.0","mul_d0__U405.in1"],
          ["self.d.1","mul_d1__U407.in1"],
          ["self.d.2","mul_d2__U409.in1"],
          ["self.d.3","mul_d3__U411.in1"],
          ["self.d.4","mul_d4__U413.in1"]
        ]
      },
      "aff__U421":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U425":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U427":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U429":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U431":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U423.out","add_all__U433.in0"],
          ["mul_d1__U425.out","add_all__U433.in1"],
          ["add_all__U434.in0","add_all__U433.out"],
          ["mul_d2__U427.out","add_all__U434.in1"],
          ["add_all__U435.in0","add_all__U434.out"],
          ["mul_d3__U429.out","add_all__U435.in1"],
          ["add_all__U436.in0","add_all__U435.out"],
          ["mul_d4__U431.out","add_all__U436.in1"],
          ["add_all__U437.in0","add_all__U436.out"],
          ["const_term_U432.out","add_all__U437.in1"],
          ["self.out","add_all__U437.out"],
          ["mul_d0__U423.in0","coeff_0_U422.out"],
          ["mul_d1__U425.in0","coeff_1_U424.out"],
          ["mul_d2__U427.in0","coeff_2_U426.out"],
          ["mul_d3__U429.in0","coeff_3_U428.out"],
          ["mul_d4__U431.in0","coeff_4_U430.out"],
          ["self.d.0","mul_d0__U423.in1"],
          ["self.d.1","mul_d1__U425.in1"],
          ["self.d.2","mul_d2__U427.in1"],
          ["self.d.3","mul_d3__U429.in1"],
          ["self.d.4","mul_d4__U431.in1"]
        ]
      },
      "aff__U439":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U455":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U448":{
=======
          "mul_d0__U383":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U385":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U391":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U383.out","add_all__U393.in0"],
          ["mul_d1__U385.out","add_all__U393.in1"],
          ["add_all__U394.in0","add_all__U393.out"],
          ["mul_d2__U387.out","add_all__U394.in1"],
          ["add_all__U395.in0","add_all__U394.out"],
          ["mul_d3__U389.out","add_all__U395.in1"],
          ["add_all__U396.in0","add_all__U395.out"],
          ["mul_d4__U391.out","add_all__U396.in1"],
          ["add_all__U397.in0","add_all__U396.out"],
          ["const_term_U392.out","add_all__U397.in1"],
          ["self.out","add_all__U397.out"],
          ["mul_d0__U383.in0","coeff_0_U382.out"],
          ["mul_d1__U385.in0","coeff_1_U384.out"],
          ["mul_d2__U387.in0","coeff_2_U386.out"],
          ["mul_d3__U389.in0","coeff_3_U388.out"],
          ["mul_d4__U391.in0","coeff_4_U390.out"],
          ["self.d.0","mul_d0__U383.in1"],
          ["self.d.1","mul_d1__U385.in1"],
          ["self.d.2","mul_d2__U387.in1"],
          ["self.d.3","mul_d3__U389.in1"],
          ["self.d.4","mul_d4__U391.in1"]
        ]
      },
      "aff__U399":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U413":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U401":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U403":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U409":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U401.out","add_all__U411.in0"],
          ["mul_d1__U403.out","add_all__U411.in1"],
          ["add_all__U412.in0","add_all__U411.out"],
          ["mul_d2__U405.out","add_all__U412.in1"],
          ["add_all__U413.in0","add_all__U412.out"],
          ["mul_d3__U407.out","add_all__U413.in1"],
          ["add_all__U414.in0","add_all__U413.out"],
          ["mul_d4__U409.out","add_all__U414.in1"],
          ["add_all__U415.in0","add_all__U414.out"],
          ["const_term_U410.out","add_all__U415.in1"],
          ["self.out","add_all__U415.out"],
          ["mul_d0__U401.in0","coeff_0_U400.out"],
          ["mul_d1__U403.in0","coeff_1_U402.out"],
          ["mul_d2__U405.in0","coeff_2_U404.out"],
          ["mul_d3__U407.in0","coeff_3_U406.out"],
          ["mul_d4__U409.in0","coeff_4_U408.out"],
          ["self.d.0","mul_d0__U401.in1"],
          ["self.d.1","mul_d1__U403.in1"],
          ["self.d.2","mul_d2__U405.in1"],
          ["self.d.3","mul_d3__U407.in1"],
          ["self.d.4","mul_d4__U409.in1"]
        ]
      },
      "aff__U417":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U421":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U425":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U427":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U419.out","add_all__U429.in0"],
          ["mul_d1__U421.out","add_all__U429.in1"],
          ["add_all__U430.in0","add_all__U429.out"],
          ["mul_d2__U423.out","add_all__U430.in1"],
          ["add_all__U431.in0","add_all__U430.out"],
          ["mul_d3__U425.out","add_all__U431.in1"],
          ["add_all__U432.in0","add_all__U431.out"],
          ["mul_d4__U427.out","add_all__U432.in1"],
          ["add_all__U433.in0","add_all__U432.out"],
          ["const_term_U428.out","add_all__U433.in1"],
          ["self.out","add_all__U433.out"],
          ["mul_d0__U419.in0","coeff_0_U418.out"],
          ["mul_d1__U421.in0","coeff_1_U420.out"],
          ["mul_d2__U423.in0","coeff_2_U422.out"],
          ["mul_d3__U425.in0","coeff_3_U424.out"],
          ["mul_d4__U427.in0","coeff_4_U426.out"],
          ["self.d.0","mul_d0__U419.in1"],
          ["self.d.1","mul_d1__U421.in1"],
          ["self.d.2","mul_d2__U423.in1"],
          ["self.d.3","mul_d3__U425.in1"],
          ["self.d.4","mul_d4__U427.in1"]
        ]
      },
      "aff__U435":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U447":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U449":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U436":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U443":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U445":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U437.out","add_all__U447.in0"],
          ["mul_d1__U439.out","add_all__U447.in1"],
          ["add_all__U448.in0","add_all__U447.out"],
          ["mul_d2__U441.out","add_all__U448.in1"],
          ["add_all__U449.in0","add_all__U448.out"],
          ["mul_d3__U443.out","add_all__U449.in1"],
          ["add_all__U450.in0","add_all__U449.out"],
          ["mul_d4__U445.out","add_all__U450.in1"],
          ["add_all__U451.in0","add_all__U450.out"],
          ["const_term_U446.out","add_all__U451.in1"],
          ["self.out","add_all__U451.out"],
          ["mul_d0__U437.in0","coeff_0_U436.out"],
          ["mul_d1__U439.in0","coeff_1_U438.out"],
          ["mul_d2__U441.in0","coeff_2_U440.out"],
          ["mul_d3__U443.in0","coeff_3_U442.out"],
          ["mul_d4__U445.in0","coeff_4_U444.out"],
          ["self.d.0","mul_d0__U437.in1"],
          ["self.d.1","mul_d1__U439.in1"],
          ["self.d.2","mul_d2__U441.in1"],
          ["self.d.3","mul_d3__U443.in1"],
          ["self.d.4","mul_d4__U445.in1"]
        ]
      },
      "aff__U453":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U465":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U466":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U467":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U468":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U469":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U456":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U458":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U462":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
<<<<<<< HEAD
          "const_term_U450":{
=======
          "const_term_U464":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U443":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U445":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U447":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U441.out","add_all__U451.in0"],
          ["mul_d1__U443.out","add_all__U451.in1"],
          ["add_all__U452.in0","add_all__U451.out"],
          ["mul_d2__U445.out","add_all__U452.in1"],
          ["add_all__U453.in0","add_all__U452.out"],
          ["mul_d3__U447.out","add_all__U453.in1"],
          ["add_all__U454.in0","add_all__U453.out"],
          ["mul_d4__U449.out","add_all__U454.in1"],
          ["add_all__U455.in0","add_all__U454.out"],
          ["const_term_U450.out","add_all__U455.in1"],
          ["self.out","add_all__U455.out"],
          ["mul_d0__U441.in0","coeff_0_U440.out"],
          ["mul_d1__U443.in0","coeff_1_U442.out"],
          ["mul_d2__U445.in0","coeff_2_U444.out"],
          ["mul_d3__U447.in0","coeff_3_U446.out"],
          ["mul_d4__U449.in0","coeff_4_U448.out"],
          ["self.d.0","mul_d0__U441.in1"],
          ["self.d.1","mul_d1__U443.in1"],
          ["self.d.2","mul_d2__U445.in1"],
          ["self.d.3","mul_d3__U447.in1"],
          ["self.d.4","mul_d4__U449.in1"]
        ]
      },
      "aff__U457":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U469":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U470":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U471":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U472":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U458":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U462":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U464":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U459":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U461":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U463":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U467":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U459.out","add_all__U469.in0"],
          ["mul_d1__U461.out","add_all__U469.in1"],
          ["add_all__U470.in0","add_all__U469.out"],
          ["mul_d2__U463.out","add_all__U470.in1"],
          ["add_all__U471.in0","add_all__U470.out"],
          ["mul_d3__U465.out","add_all__U471.in1"],
          ["add_all__U472.in0","add_all__U471.out"],
          ["mul_d4__U467.out","add_all__U472.in1"],
          ["add_all__U473.in0","add_all__U472.out"],
          ["const_term_U468.out","add_all__U473.in1"],
          ["self.out","add_all__U473.out"],
          ["mul_d0__U459.in0","coeff_0_U458.out"],
          ["mul_d1__U461.in0","coeff_1_U460.out"],
          ["mul_d2__U463.in0","coeff_2_U462.out"],
          ["mul_d3__U465.in0","coeff_3_U464.out"],
          ["mul_d4__U467.in0","coeff_4_U466.out"],
          ["self.d.0","mul_d0__U459.in1"],
          ["self.d.1","mul_d1__U461.in1"],
          ["self.d.2","mul_d2__U463.in1"],
          ["self.d.3","mul_d3__U465.in1"],
          ["self.d.4","mul_d4__U467.in1"]
        ]
      },
      "aff__U475":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U482":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U486":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U479":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U481":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U483":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U477.out","add_all__U487.in0"],
          ["mul_d1__U479.out","add_all__U487.in1"],
          ["add_all__U488.in0","add_all__U487.out"],
          ["mul_d2__U481.out","add_all__U488.in1"],
          ["add_all__U489.in0","add_all__U488.out"],
          ["mul_d3__U483.out","add_all__U489.in1"],
          ["add_all__U490.in0","add_all__U489.out"],
          ["mul_d4__U485.out","add_all__U490.in1"],
          ["add_all__U491.in0","add_all__U490.out"],
          ["const_term_U486.out","add_all__U491.in1"],
          ["self.out","add_all__U491.out"],
          ["mul_d0__U477.in0","coeff_0_U476.out"],
          ["mul_d1__U479.in0","coeff_1_U478.out"],
          ["mul_d2__U481.in0","coeff_2_U480.out"],
          ["mul_d3__U483.in0","coeff_3_U482.out"],
          ["mul_d4__U485.in0","coeff_4_U484.out"],
          ["self.d.0","mul_d0__U477.in1"],
          ["self.d.1","mul_d1__U479.in1"],
          ["self.d.2","mul_d2__U481.in1"],
          ["self.d.3","mul_d3__U483.in1"],
          ["self.d.4","mul_d4__U485.in1"]
        ]
      },
      "aff__U493":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U507":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U508":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U509":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U494":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U504":{
=======
          "mul_d0__U455":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U457":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U459":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U461":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U463":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U455.out","add_all__U465.in0"],
          ["mul_d1__U457.out","add_all__U465.in1"],
          ["add_all__U466.in0","add_all__U465.out"],
          ["mul_d2__U459.out","add_all__U466.in1"],
          ["add_all__U467.in0","add_all__U466.out"],
          ["mul_d3__U461.out","add_all__U467.in1"],
          ["add_all__U468.in0","add_all__U467.out"],
          ["mul_d4__U463.out","add_all__U468.in1"],
          ["add_all__U469.in0","add_all__U468.out"],
          ["const_term_U464.out","add_all__U469.in1"],
          ["self.out","add_all__U469.out"],
          ["mul_d0__U455.in0","coeff_0_U454.out"],
          ["mul_d1__U457.in0","coeff_1_U456.out"],
          ["mul_d2__U459.in0","coeff_2_U458.out"],
          ["mul_d3__U461.in0","coeff_3_U460.out"],
          ["mul_d4__U463.in0","coeff_4_U462.out"],
          ["self.d.0","mul_d0__U455.in1"],
          ["self.d.1","mul_d1__U457.in1"],
          ["self.d.2","mul_d2__U459.in1"],
          ["self.d.3","mul_d3__U461.in1"],
          ["self.d.4","mul_d4__U463.in1"]
        ]
      },
      "aff__U471":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U482":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U473":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U475":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U479":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U481":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U473.out","add_all__U483.in0"],
          ["mul_d1__U475.out","add_all__U483.in1"],
          ["add_all__U484.in0","add_all__U483.out"],
          ["mul_d2__U477.out","add_all__U484.in1"],
          ["add_all__U485.in0","add_all__U484.out"],
          ["mul_d3__U479.out","add_all__U485.in1"],
          ["add_all__U486.in0","add_all__U485.out"],
          ["mul_d4__U481.out","add_all__U486.in1"],
          ["add_all__U487.in0","add_all__U486.out"],
          ["const_term_U482.out","add_all__U487.in1"],
          ["self.out","add_all__U487.out"],
          ["mul_d0__U473.in0","coeff_0_U472.out"],
          ["mul_d1__U475.in0","coeff_1_U474.out"],
          ["mul_d2__U477.in0","coeff_2_U476.out"],
          ["mul_d3__U479.in0","coeff_3_U478.out"],
          ["mul_d4__U481.in0","coeff_4_U480.out"],
          ["self.d.0","mul_d0__U473.in1"],
          ["self.d.1","mul_d1__U475.in1"],
          ["self.d.2","mul_d2__U477.in1"],
          ["self.d.3","mul_d3__U479.in1"],
          ["self.d.4","mul_d4__U481.in1"]
        ]
      },
      "aff__U489":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U501":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U502":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U503":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U504":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U490":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U494":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U491":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U493":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U495":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U497":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U499":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U491.out","add_all__U501.in0"],
          ["mul_d1__U493.out","add_all__U501.in1"],
          ["add_all__U502.in0","add_all__U501.out"],
          ["mul_d2__U495.out","add_all__U502.in1"],
          ["add_all__U503.in0","add_all__U502.out"],
          ["mul_d3__U497.out","add_all__U503.in1"],
          ["add_all__U504.in0","add_all__U503.out"],
          ["mul_d4__U499.out","add_all__U504.in1"],
          ["add_all__U505.in0","add_all__U504.out"],
          ["const_term_U500.out","add_all__U505.in1"],
          ["self.out","add_all__U505.out"],
          ["mul_d0__U491.in0","coeff_0_U490.out"],
          ["mul_d1__U493.in0","coeff_1_U492.out"],
          ["mul_d2__U495.in0","coeff_2_U494.out"],
          ["mul_d3__U497.in0","coeff_3_U496.out"],
          ["mul_d4__U499.in0","coeff_4_U498.out"],
          ["self.d.0","mul_d0__U491.in1"],
          ["self.d.1","mul_d1__U493.in1"],
          ["self.d.2","mul_d2__U495.in1"],
          ["self.d.3","mul_d3__U497.in1"],
          ["self.d.4","mul_d4__U499.in1"]
        ]
      },
      "aff__U507":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U519":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U520":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U511":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U509.out","add_all__U519.in0"],
          ["mul_d1__U511.out","add_all__U519.in1"],
          ["add_all__U520.in0","add_all__U519.out"],
          ["mul_d2__U513.out","add_all__U520.in1"],
          ["add_all__U521.in0","add_all__U520.out"],
          ["mul_d3__U515.out","add_all__U521.in1"],
          ["add_all__U522.in0","add_all__U521.out"],
          ["mul_d4__U517.out","add_all__U522.in1"],
          ["add_all__U523.in0","add_all__U522.out"],
          ["const_term_U518.out","add_all__U523.in1"],
          ["self.out","add_all__U523.out"],
          ["mul_d0__U509.in0","coeff_0_U508.out"],
          ["mul_d1__U511.in0","coeff_1_U510.out"],
          ["mul_d2__U513.in0","coeff_2_U512.out"],
          ["mul_d3__U515.in0","coeff_3_U514.out"],
          ["mul_d4__U517.in0","coeff_4_U516.out"],
          ["self.d.0","mul_d0__U509.in1"],
          ["self.d.1","mul_d1__U511.in1"],
          ["self.d.2","mul_d2__U513.in1"],
          ["self.d.3","mul_d3__U515.in1"],
          ["self.d.4","mul_d4__U517.in1"]
        ]
      },
      "aff__U573":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U585":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U588":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U589":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U574":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U576":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U580":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U582":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U584":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U495":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U497":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U499":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U503":{
=======
          "mul_d0__U575":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U577":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U579":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U581":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U583":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U495.out","add_all__U505.in0"],
          ["mul_d1__U497.out","add_all__U505.in1"],
          ["add_all__U506.in0","add_all__U505.out"],
          ["mul_d2__U499.out","add_all__U506.in1"],
          ["add_all__U507.in0","add_all__U506.out"],
          ["mul_d3__U501.out","add_all__U507.in1"],
          ["add_all__U508.in0","add_all__U507.out"],
          ["mul_d4__U503.out","add_all__U508.in1"],
          ["add_all__U509.in0","add_all__U508.out"],
          ["const_term_U504.out","add_all__U509.in1"],
          ["self.out","add_all__U509.out"],
          ["mul_d0__U495.in0","coeff_0_U494.out"],
          ["mul_d1__U497.in0","coeff_1_U496.out"],
          ["mul_d2__U499.in0","coeff_2_U498.out"],
          ["mul_d3__U501.in0","coeff_3_U500.out"],
          ["mul_d4__U503.in0","coeff_4_U502.out"],
          ["self.d.0","mul_d0__U495.in1"],
          ["self.d.1","mul_d1__U497.in1"],
          ["self.d.2","mul_d2__U499.in1"],
          ["self.d.3","mul_d3__U501.in1"],
          ["self.d.4","mul_d4__U503.in1"]
        ]
      },
      "aff__U511":{
=======
          ["mul_d0__U575.out","add_all__U585.in0"],
          ["mul_d1__U577.out","add_all__U585.in1"],
          ["add_all__U586.in0","add_all__U585.out"],
          ["mul_d2__U579.out","add_all__U586.in1"],
          ["add_all__U587.in0","add_all__U586.out"],
          ["mul_d3__U581.out","add_all__U587.in1"],
          ["add_all__U588.in0","add_all__U587.out"],
          ["mul_d4__U583.out","add_all__U588.in1"],
          ["add_all__U589.in0","add_all__U588.out"],
          ["const_term_U584.out","add_all__U589.in1"],
          ["self.out","add_all__U589.out"],
          ["mul_d0__U575.in0","coeff_0_U574.out"],
          ["mul_d1__U577.in0","coeff_1_U576.out"],
          ["mul_d2__U579.in0","coeff_2_U578.out"],
          ["mul_d3__U581.in0","coeff_3_U580.out"],
          ["mul_d4__U583.in0","coeff_4_U582.out"],
          ["self.d.0","mul_d0__U575.in1"],
          ["self.d.1","mul_d1__U577.in1"],
          ["self.d.2","mul_d2__U579.in1"],
          ["self.d.3","mul_d3__U581.in1"],
          ["self.d.4","mul_d4__U583.in1"]
        ]
      },
      "aff__U591":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "add_all__U523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U522":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U521":{
=======
          "add_all__U603":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U605":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U606":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U607":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U592":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U602":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U593":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U595":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U601":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U513.out","add_all__U523.in0"],
          ["mul_d1__U515.out","add_all__U523.in1"],
          ["add_all__U524.in0","add_all__U523.out"],
          ["mul_d2__U517.out","add_all__U524.in1"],
          ["add_all__U525.in0","add_all__U524.out"],
          ["mul_d3__U519.out","add_all__U525.in1"],
          ["add_all__U526.in0","add_all__U525.out"],
          ["mul_d4__U521.out","add_all__U526.in1"],
          ["add_all__U527.in0","add_all__U526.out"],
          ["const_term_U522.out","add_all__U527.in1"],
          ["self.out","add_all__U527.out"],
          ["mul_d0__U513.in0","coeff_0_U512.out"],
          ["mul_d1__U515.in0","coeff_1_U514.out"],
          ["mul_d2__U517.in0","coeff_2_U516.out"],
          ["mul_d3__U519.in0","coeff_3_U518.out"],
          ["mul_d4__U521.in0","coeff_4_U520.out"],
          ["self.d.0","mul_d0__U513.in1"],
          ["self.d.1","mul_d1__U515.in1"],
          ["self.d.2","mul_d2__U517.in1"],
          ["self.d.3","mul_d3__U519.in1"],
          ["self.d.4","mul_d4__U521.in1"]
        ]
      },
      "aff__U579":{
=======
          ["mul_d0__U593.out","add_all__U603.in0"],
          ["mul_d1__U595.out","add_all__U603.in1"],
          ["add_all__U604.in0","add_all__U603.out"],
          ["mul_d2__U597.out","add_all__U604.in1"],
          ["add_all__U605.in0","add_all__U604.out"],
          ["mul_d3__U599.out","add_all__U605.in1"],
          ["add_all__U606.in0","add_all__U605.out"],
          ["mul_d4__U601.out","add_all__U606.in1"],
          ["add_all__U607.in0","add_all__U606.out"],
          ["const_term_U602.out","add_all__U607.in1"],
          ["self.out","add_all__U607.out"],
          ["mul_d0__U593.in0","coeff_0_U592.out"],
          ["mul_d1__U595.in0","coeff_1_U594.out"],
          ["mul_d2__U597.in0","coeff_2_U596.out"],
          ["mul_d3__U599.in0","coeff_3_U598.out"],
          ["mul_d4__U601.in0","coeff_4_U600.out"],
          ["self.d.0","mul_d0__U593.in1"],
          ["self.d.1","mul_d1__U595.in1"],
          ["self.d.2","mul_d2__U597.in1"],
          ["self.d.3","mul_d3__U599.in1"],
          ["self.d.4","mul_d4__U601.in1"]
        ]
      },
      "aff__U609":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "add_all__U591":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U592":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U593":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U594":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U595":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U580":{
=======
          "add_all__U621":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U622":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U623":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U624":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U625":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U610":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U582":{
=======
          "coeff_1_U612":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
<<<<<<< HEAD
          "coeff_2_U584":{
=======
          "coeff_2_U614":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
<<<<<<< HEAD
          "coeff_3_U586":{
=======
          "coeff_3_U616":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_4_U588":{
=======
          "coeff_4_U618":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "const_term_U590":{
=======
          "const_term_U620":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U581":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U583":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U585":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U587":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U589":{
=======
          "mul_d0__U611":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U613":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U615":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U617":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U619":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U581.out","add_all__U591.in0"],
          ["mul_d1__U583.out","add_all__U591.in1"],
          ["add_all__U592.in0","add_all__U591.out"],
          ["mul_d2__U585.out","add_all__U592.in1"],
          ["add_all__U593.in0","add_all__U592.out"],
          ["mul_d3__U587.out","add_all__U593.in1"],
          ["add_all__U594.in0","add_all__U593.out"],
          ["mul_d4__U589.out","add_all__U594.in1"],
          ["add_all__U595.in0","add_all__U594.out"],
          ["const_term_U590.out","add_all__U595.in1"],
          ["self.out","add_all__U595.out"],
          ["mul_d0__U581.in0","coeff_0_U580.out"],
          ["mul_d1__U583.in0","coeff_1_U582.out"],
          ["mul_d2__U585.in0","coeff_2_U584.out"],
          ["mul_d3__U587.in0","coeff_3_U586.out"],
          ["mul_d4__U589.in0","coeff_4_U588.out"],
          ["self.d.0","mul_d0__U581.in1"],
          ["self.d.1","mul_d1__U583.in1"],
          ["self.d.2","mul_d2__U585.in1"],
          ["self.d.3","mul_d3__U587.in1"],
          ["self.d.4","mul_d4__U589.in1"]
        ]
      },
      "aff__U597":{
=======
          ["mul_d0__U611.out","add_all__U621.in0"],
          ["mul_d1__U613.out","add_all__U621.in1"],
          ["add_all__U622.in0","add_all__U621.out"],
          ["mul_d2__U615.out","add_all__U622.in1"],
          ["add_all__U623.in0","add_all__U622.out"],
          ["mul_d3__U617.out","add_all__U623.in1"],
          ["add_all__U624.in0","add_all__U623.out"],
          ["mul_d4__U619.out","add_all__U624.in1"],
          ["add_all__U625.in0","add_all__U624.out"],
          ["const_term_U620.out","add_all__U625.in1"],
          ["self.out","add_all__U625.out"],
          ["mul_d0__U611.in0","coeff_0_U610.out"],
          ["mul_d1__U613.in0","coeff_1_U612.out"],
          ["mul_d2__U615.in0","coeff_2_U614.out"],
          ["mul_d3__U617.in0","coeff_3_U616.out"],
          ["mul_d4__U619.in0","coeff_4_U618.out"],
          ["self.d.0","mul_d0__U611.in1"],
          ["self.d.1","mul_d1__U613.in1"],
          ["self.d.2","mul_d2__U615.in1"],
          ["self.d.3","mul_d3__U617.in1"],
          ["self.d.4","mul_d4__U619.in1"]
        ]
      },
      "aff__U627":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "add_all__U609":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U610":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U611":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U612":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U613":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U598":{
=======
          "add_all__U639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U628":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U602":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U604":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U606":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U608":{
=======
          "coeff_1_U630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U636":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U638":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U601":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U603":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U605":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U607":{
=======
          "mul_d0__U629":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U633":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U637":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U599.out","add_all__U609.in0"],
          ["mul_d1__U601.out","add_all__U609.in1"],
          ["add_all__U610.in0","add_all__U609.out"],
          ["mul_d2__U603.out","add_all__U610.in1"],
          ["add_all__U611.in0","add_all__U610.out"],
          ["mul_d3__U605.out","add_all__U611.in1"],
          ["add_all__U612.in0","add_all__U611.out"],
          ["mul_d4__U607.out","add_all__U612.in1"],
          ["add_all__U613.in0","add_all__U612.out"],
          ["const_term_U608.out","add_all__U613.in1"],
          ["self.out","add_all__U613.out"],
          ["mul_d0__U599.in0","coeff_0_U598.out"],
          ["mul_d1__U601.in0","coeff_1_U600.out"],
          ["mul_d2__U603.in0","coeff_2_U602.out"],
          ["mul_d3__U605.in0","coeff_3_U604.out"],
          ["mul_d4__U607.in0","coeff_4_U606.out"],
          ["self.d.0","mul_d0__U599.in1"],
          ["self.d.1","mul_d1__U601.in1"],
          ["self.d.2","mul_d2__U603.in1"],
          ["self.d.3","mul_d3__U605.in1"],
          ["self.d.4","mul_d4__U607.in1"]
        ]
      },
      "aff__U615":{
=======
          ["mul_d0__U629.out","add_all__U639.in0"],
          ["mul_d1__U631.out","add_all__U639.in1"],
          ["add_all__U640.in0","add_all__U639.out"],
          ["mul_d2__U633.out","add_all__U640.in1"],
          ["add_all__U641.in0","add_all__U640.out"],
          ["mul_d3__U635.out","add_all__U641.in1"],
          ["add_all__U642.in0","add_all__U641.out"],
          ["mul_d4__U637.out","add_all__U642.in1"],
          ["add_all__U643.in0","add_all__U642.out"],
          ["const_term_U638.out","add_all__U643.in1"],
          ["self.out","add_all__U643.out"],
          ["mul_d0__U629.in0","coeff_0_U628.out"],
          ["mul_d1__U631.in0","coeff_1_U630.out"],
          ["mul_d2__U633.in0","coeff_2_U632.out"],
          ["mul_d3__U635.in0","coeff_3_U634.out"],
          ["mul_d4__U637.in0","coeff_4_U636.out"],
          ["self.d.0","mul_d0__U629.in1"],
          ["self.d.1","mul_d1__U631.in1"],
          ["self.d.2","mul_d2__U633.in1"],
          ["self.d.3","mul_d3__U635.in1"],
          ["self.d.4","mul_d4__U637.in1"]
        ]
      },
      "aff__U645":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "add_all__U627":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U628":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U629":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U630":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U631":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U616":{
=======
          "add_all__U657":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U658":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U646":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U618":{
=======
          "coeff_1_U648":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
<<<<<<< HEAD
          "coeff_2_U620":{
=======
          "coeff_2_U650":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
<<<<<<< HEAD
          "coeff_3_U622":{
=======
          "coeff_3_U652":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_4_U624":{
=======
          "coeff_4_U654":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "const_term_U626":{
=======
          "const_term_U656":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U617":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U621":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U623":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U625":{
=======
          "mul_d0__U647":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U649":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U653":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U655":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U617.out","add_all__U627.in0"],
          ["mul_d1__U619.out","add_all__U627.in1"],
          ["add_all__U628.in0","add_all__U627.out"],
          ["mul_d2__U621.out","add_all__U628.in1"],
          ["add_all__U629.in0","add_all__U628.out"],
          ["mul_d3__U623.out","add_all__U629.in1"],
          ["add_all__U630.in0","add_all__U629.out"],
          ["mul_d4__U625.out","add_all__U630.in1"],
          ["add_all__U631.in0","add_all__U630.out"],
          ["const_term_U626.out","add_all__U631.in1"],
          ["self.out","add_all__U631.out"],
          ["mul_d0__U617.in0","coeff_0_U616.out"],
          ["mul_d1__U619.in0","coeff_1_U618.out"],
          ["mul_d2__U621.in0","coeff_2_U620.out"],
          ["mul_d3__U623.in0","coeff_3_U622.out"],
          ["mul_d4__U625.in0","coeff_4_U624.out"],
          ["self.d.0","mul_d0__U617.in1"],
          ["self.d.1","mul_d1__U619.in1"],
          ["self.d.2","mul_d2__U621.in1"],
          ["self.d.3","mul_d3__U623.in1"],
          ["self.d.4","mul_d4__U625.in1"]
        ]
      },
      "aff__U633":{
=======
          ["mul_d0__U647.out","add_all__U657.in0"],
          ["mul_d1__U649.out","add_all__U657.in1"],
          ["add_all__U658.in0","add_all__U657.out"],
          ["mul_d2__U651.out","add_all__U658.in1"],
          ["add_all__U659.in0","add_all__U658.out"],
          ["mul_d3__U653.out","add_all__U659.in1"],
          ["add_all__U660.in0","add_all__U659.out"],
          ["mul_d4__U655.out","add_all__U660.in1"],
          ["add_all__U661.in0","add_all__U660.out"],
          ["const_term_U656.out","add_all__U661.in1"],
          ["self.out","add_all__U661.out"],
          ["mul_d0__U647.in0","coeff_0_U646.out"],
          ["mul_d1__U649.in0","coeff_1_U648.out"],
          ["mul_d2__U651.in0","coeff_2_U650.out"],
          ["mul_d3__U653.in0","coeff_3_U652.out"],
          ["mul_d4__U655.in0","coeff_4_U654.out"],
          ["self.d.0","mul_d0__U647.in1"],
          ["self.d.1","mul_d1__U649.in1"],
          ["self.d.2","mul_d2__U651.in1"],
          ["self.d.3","mul_d3__U653.in1"],
          ["self.d.4","mul_d4__U655.in1"]
        ]
      },
      "aff__U663":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "add_all__U645":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U646":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U647":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U648":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U649":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U634":{
=======
          "add_all__U675":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U676":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U677":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U678":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U679":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U664":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U636":{
=======
          "coeff_1_U666":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
<<<<<<< HEAD
          "coeff_2_U638":{
=======
          "coeff_2_U668":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
<<<<<<< HEAD
          "coeff_3_U640":{
=======
          "coeff_3_U670":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_4_U642":{
=======
          "coeff_4_U672":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "const_term_U644":{
=======
          "const_term_U674":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U637":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U639":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U641":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U643":{
=======
          "mul_d0__U665":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U667":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U669":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U671":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U673":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U635.out","add_all__U645.in0"],
          ["mul_d1__U637.out","add_all__U645.in1"],
          ["add_all__U646.in0","add_all__U645.out"],
          ["mul_d2__U639.out","add_all__U646.in1"],
          ["add_all__U647.in0","add_all__U646.out"],
          ["mul_d3__U641.out","add_all__U647.in1"],
          ["add_all__U648.in0","add_all__U647.out"],
          ["mul_d4__U643.out","add_all__U648.in1"],
          ["add_all__U649.in0","add_all__U648.out"],
          ["const_term_U644.out","add_all__U649.in1"],
          ["self.out","add_all__U649.out"],
          ["mul_d0__U635.in0","coeff_0_U634.out"],
          ["mul_d1__U637.in0","coeff_1_U636.out"],
          ["mul_d2__U639.in0","coeff_2_U638.out"],
          ["mul_d3__U641.in0","coeff_3_U640.out"],
          ["mul_d4__U643.in0","coeff_4_U642.out"],
          ["self.d.0","mul_d0__U635.in1"],
          ["self.d.1","mul_d1__U637.in1"],
          ["self.d.2","mul_d2__U639.in1"],
          ["self.d.3","mul_d3__U641.in1"],
          ["self.d.4","mul_d4__U643.in1"]
        ]
      },
      "aff__U651":{
=======
          ["mul_d0__U665.out","add_all__U675.in0"],
          ["mul_d1__U667.out","add_all__U675.in1"],
          ["add_all__U676.in0","add_all__U675.out"],
          ["mul_d2__U669.out","add_all__U676.in1"],
          ["add_all__U677.in0","add_all__U676.out"],
          ["mul_d3__U671.out","add_all__U677.in1"],
          ["add_all__U678.in0","add_all__U677.out"],
          ["mul_d4__U673.out","add_all__U678.in1"],
          ["add_all__U679.in0","add_all__U678.out"],
          ["const_term_U674.out","add_all__U679.in1"],
          ["self.out","add_all__U679.out"],
          ["mul_d0__U665.in0","coeff_0_U664.out"],
          ["mul_d1__U667.in0","coeff_1_U666.out"],
          ["mul_d2__U669.in0","coeff_2_U668.out"],
          ["mul_d3__U671.in0","coeff_3_U670.out"],
          ["mul_d4__U673.in0","coeff_4_U672.out"],
          ["self.d.0","mul_d0__U665.in1"],
          ["self.d.1","mul_d1__U667.in1"],
          ["self.d.2","mul_d2__U669.in1"],
          ["self.d.3","mul_d3__U671.in1"],
          ["self.d.4","mul_d4__U673.in1"]
        ]
      },
      "aff__U681":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "add_all__U663":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U664":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U665":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U666":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U667":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U652":{
=======
          "add_all__U693":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U694":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U695":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U696":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U697":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U682":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_1_U654":{
=======
          "coeff_1_U684":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
<<<<<<< HEAD
          "coeff_2_U656":{
=======
          "coeff_2_U686":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
<<<<<<< HEAD
          "coeff_3_U658":{
=======
          "coeff_3_U688":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "coeff_4_U660":{
=======
          "coeff_4_U690":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "const_term_U662":{
=======
          "const_term_U692":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U653":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U655":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U657":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U659":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U661":{
=======
          "mul_d0__U683":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U685":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U687":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U689":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U691":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
<<<<<<< HEAD
          ["mul_d0__U653.out","add_all__U663.in0"],
          ["mul_d1__U655.out","add_all__U663.in1"],
          ["add_all__U664.in0","add_all__U663.out"],
          ["mul_d2__U657.out","add_all__U664.in1"],
          ["add_all__U665.in0","add_all__U664.out"],
          ["mul_d3__U659.out","add_all__U665.in1"],
          ["add_all__U666.in0","add_all__U665.out"],
          ["mul_d4__U661.out","add_all__U666.in1"],
          ["add_all__U667.in0","add_all__U666.out"],
          ["const_term_U662.out","add_all__U667.in1"],
          ["self.out","add_all__U667.out"],
          ["mul_d0__U653.in0","coeff_0_U652.out"],
          ["mul_d1__U655.in0","coeff_1_U654.out"],
          ["mul_d2__U657.in0","coeff_2_U656.out"],
          ["mul_d3__U659.in0","coeff_3_U658.out"],
          ["mul_d4__U661.in0","coeff_4_U660.out"],
          ["self.d.0","mul_d0__U653.in1"],
          ["self.d.1","mul_d1__U655.in1"],
          ["self.d.2","mul_d2__U657.in1"],
          ["self.d.3","mul_d3__U659.in1"],
          ["self.d.4","mul_d4__U661.in1"]
        ]
      },
      "aff__U669":{
=======
          ["mul_d0__U683.out","add_all__U693.in0"],
          ["mul_d1__U685.out","add_all__U693.in1"],
          ["add_all__U694.in0","add_all__U693.out"],
          ["mul_d2__U687.out","add_all__U694.in1"],
          ["add_all__U695.in0","add_all__U694.out"],
          ["mul_d3__U689.out","add_all__U695.in1"],
          ["add_all__U696.in0","add_all__U695.out"],
          ["mul_d4__U691.out","add_all__U696.in1"],
          ["add_all__U697.in0","add_all__U696.out"],
          ["const_term_U692.out","add_all__U697.in1"],
          ["self.out","add_all__U697.out"],
          ["mul_d0__U683.in0","coeff_0_U682.out"],
          ["mul_d1__U685.in0","coeff_1_U684.out"],
          ["mul_d2__U687.in0","coeff_2_U686.out"],
          ["mul_d3__U689.in0","coeff_3_U688.out"],
          ["mul_d4__U691.in0","coeff_4_U690.out"],
          ["self.d.0","mul_d0__U683.in1"],
          ["self.d.1","mul_d1__U685.in1"],
          ["self.d.2","mul_d2__U687.in1"],
          ["self.d.3","mul_d3__U689.in1"],
          ["self.d.4","mul_d4__U691.in1"]
        ]
      },
      "aff__U699":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "add_all__U681":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U682":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U683":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U684":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U685":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U672":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U678":{
=======
          "add_all__U711":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U712":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U713":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U714":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U715":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U706":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "const_term_U680":{
=======
          "coeff_4_U708":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U671":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U673":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U675":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U677":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U671.out","add_all__U681.in0"],
          ["mul_d1__U673.out","add_all__U681.in1"],
          ["add_all__U682.in0","add_all__U681.out"],
          ["mul_d2__U675.out","add_all__U682.in1"],
          ["add_all__U683.in0","add_all__U682.out"],
          ["mul_d3__U677.out","add_all__U683.in1"],
          ["add_all__U684.in0","add_all__U683.out"],
          ["mul_d4__U679.out","add_all__U684.in1"],
          ["add_all__U685.in0","add_all__U684.out"],
          ["const_term_U680.out","add_all__U685.in1"],
          ["self.out","add_all__U685.out"],
          ["mul_d0__U671.in0","coeff_0_U670.out"],
          ["mul_d1__U673.in0","coeff_1_U672.out"],
          ["mul_d2__U675.in0","coeff_2_U674.out"],
          ["mul_d3__U677.in0","coeff_3_U676.out"],
          ["mul_d4__U679.in0","coeff_4_U678.out"],
          ["self.d.0","mul_d0__U671.in1"],
          ["self.d.1","mul_d1__U673.in1"],
          ["self.d.2","mul_d2__U675.in1"],
          ["self.d.3","mul_d3__U677.in1"],
          ["self.d.4","mul_d4__U679.in1"]
        ]
      },
      "aff__U687":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U692":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U696":{
=======
          "const_term_U710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U701":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U707":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U709":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U701.out","add_all__U711.in0"],
          ["mul_d1__U703.out","add_all__U711.in1"],
          ["add_all__U712.in0","add_all__U711.out"],
          ["mul_d2__U705.out","add_all__U712.in1"],
          ["add_all__U713.in0","add_all__U712.out"],
          ["mul_d3__U707.out","add_all__U713.in1"],
          ["add_all__U714.in0","add_all__U713.out"],
          ["mul_d4__U709.out","add_all__U714.in1"],
          ["add_all__U715.in0","add_all__U714.out"],
          ["const_term_U710.out","add_all__U715.in1"],
          ["self.out","add_all__U715.out"],
          ["mul_d0__U701.in0","coeff_0_U700.out"],
          ["mul_d1__U703.in0","coeff_1_U702.out"],
          ["mul_d2__U705.in0","coeff_2_U704.out"],
          ["mul_d3__U707.in0","coeff_3_U706.out"],
          ["mul_d4__U709.in0","coeff_4_U708.out"],
          ["self.d.0","mul_d0__U701.in1"],
          ["self.d.1","mul_d1__U703.in1"],
          ["self.d.2","mul_d2__U705.in1"],
          ["self.d.3","mul_d3__U707.in1"],
          ["self.d.4","mul_d4__U709.in1"]
        ]
      },
      "aff__U717":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U720":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U722":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U724":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "const_term_U698":{
=======
          "coeff_4_U726":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U689":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U689.out","add_all__U699.in0"],
          ["mul_d1__U691.out","add_all__U699.in1"],
          ["add_all__U700.in0","add_all__U699.out"],
          ["mul_d2__U693.out","add_all__U700.in1"],
          ["add_all__U701.in0","add_all__U700.out"],
          ["mul_d3__U695.out","add_all__U701.in1"],
          ["add_all__U702.in0","add_all__U701.out"],
          ["mul_d4__U697.out","add_all__U702.in1"],
          ["add_all__U703.in0","add_all__U702.out"],
          ["const_term_U698.out","add_all__U703.in1"],
          ["self.out","add_all__U703.out"],
          ["mul_d0__U689.in0","coeff_0_U688.out"],
          ["mul_d1__U691.in0","coeff_1_U690.out"],
          ["mul_d2__U693.in0","coeff_2_U692.out"],
          ["mul_d3__U695.in0","coeff_3_U694.out"],
          ["mul_d4__U697.in0","coeff_4_U696.out"],
          ["self.d.0","mul_d0__U689.in1"],
          ["self.d.1","mul_d1__U691.in1"],
          ["self.d.2","mul_d2__U693.in1"],
          ["self.d.3","mul_d3__U695.in1"],
          ["self.d.4","mul_d4__U697.in1"]
        ]
      },
      "aff__U705":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U717":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U720":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U721":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U714":{
=======
          "const_term_U728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U727":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U719.out","add_all__U729.in0"],
          ["mul_d1__U721.out","add_all__U729.in1"],
          ["add_all__U730.in0","add_all__U729.out"],
          ["mul_d2__U723.out","add_all__U730.in1"],
          ["add_all__U731.in0","add_all__U730.out"],
          ["mul_d3__U725.out","add_all__U731.in1"],
          ["add_all__U732.in0","add_all__U731.out"],
          ["mul_d4__U727.out","add_all__U732.in1"],
          ["add_all__U733.in0","add_all__U732.out"],
          ["const_term_U728.out","add_all__U733.in1"],
          ["self.out","add_all__U733.out"],
          ["mul_d0__U719.in0","coeff_0_U718.out"],
          ["mul_d1__U721.in0","coeff_1_U720.out"],
          ["mul_d2__U723.in0","coeff_2_U722.out"],
          ["mul_d3__U725.in0","coeff_3_U724.out"],
          ["mul_d4__U727.in0","coeff_4_U726.out"],
          ["self.d.0","mul_d0__U719.in1"],
          ["self.d.1","mul_d1__U721.in1"],
          ["self.d.2","mul_d2__U723.in1"],
          ["self.d.3","mul_d3__U725.in1"],
          ["self.d.4","mul_d4__U727.in1"]
        ]
      },
      "aff__U735":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U747":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U748":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U749":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U750":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U751":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U736":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U738":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U740":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U742":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "const_term_U716":{
=======
          "coeff_4_U744":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "mul_d0__U707":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U709":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U713":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U715":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U707.out","add_all__U717.in0"],
          ["mul_d1__U709.out","add_all__U717.in1"],
          ["add_all__U718.in0","add_all__U717.out"],
          ["mul_d2__U711.out","add_all__U718.in1"],
          ["add_all__U719.in0","add_all__U718.out"],
          ["mul_d3__U713.out","add_all__U719.in1"],
          ["add_all__U720.in0","add_all__U719.out"],
          ["mul_d4__U715.out","add_all__U720.in1"],
          ["add_all__U721.in0","add_all__U720.out"],
          ["const_term_U716.out","add_all__U721.in1"],
          ["self.out","add_all__U721.out"],
          ["mul_d0__U707.in0","coeff_0_U706.out"],
          ["mul_d1__U709.in0","coeff_1_U708.out"],
          ["mul_d2__U711.in0","coeff_2_U710.out"],
          ["mul_d3__U713.in0","coeff_3_U712.out"],
          ["mul_d4__U715.in0","coeff_4_U714.out"],
          ["self.d.0","mul_d0__U707.in1"],
          ["self.d.1","mul_d1__U709.in1"],
          ["self.d.2","mul_d2__U711.in1"],
          ["self.d.3","mul_d3__U713.in1"],
          ["self.d.4","mul_d4__U715.in1"]
        ]
      },
      "aff__U723":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U735":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U736":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U737":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U738":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U739":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U724":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U726":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U732":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U727":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U729":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U731":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U733":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U725.out","add_all__U735.in0"],
          ["mul_d1__U727.out","add_all__U735.in1"],
          ["add_all__U736.in0","add_all__U735.out"],
          ["mul_d2__U729.out","add_all__U736.in1"],
          ["add_all__U737.in0","add_all__U736.out"],
          ["mul_d3__U731.out","add_all__U737.in1"],
          ["add_all__U738.in0","add_all__U737.out"],
          ["mul_d4__U733.out","add_all__U738.in1"],
          ["add_all__U739.in0","add_all__U738.out"],
          ["const_term_U734.out","add_all__U739.in1"],
          ["self.out","add_all__U739.out"],
          ["mul_d0__U725.in0","coeff_0_U724.out"],
          ["mul_d1__U727.in0","coeff_1_U726.out"],
          ["mul_d2__U729.in0","coeff_2_U728.out"],
          ["mul_d3__U731.in0","coeff_3_U730.out"],
          ["mul_d4__U733.in0","coeff_4_U732.out"],
          ["self.d.0","mul_d0__U725.in1"],
          ["self.d.1","mul_d1__U727.in1"],
          ["self.d.2","mul_d2__U729.in1"],
          ["self.d.3","mul_d3__U731.in1"],
          ["self.d.4","mul_d4__U733.in1"]
        ]
      },
      "aff__U741":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U753":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U754":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U755":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U756":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U757":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U744":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U750":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U743":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U745":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U747":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U749":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U751":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U743.out","add_all__U753.in0"],
          ["mul_d1__U745.out","add_all__U753.in1"],
          ["add_all__U754.in0","add_all__U753.out"],
          ["mul_d2__U747.out","add_all__U754.in1"],
          ["add_all__U755.in0","add_all__U754.out"],
          ["mul_d3__U749.out","add_all__U755.in1"],
          ["add_all__U756.in0","add_all__U755.out"],
          ["mul_d4__U751.out","add_all__U756.in1"],
          ["add_all__U757.in0","add_all__U756.out"],
          ["const_term_U752.out","add_all__U757.in1"],
          ["self.out","add_all__U757.out"],
          ["mul_d0__U743.in0","coeff_0_U742.out"],
          ["mul_d1__U745.in0","coeff_1_U744.out"],
          ["mul_d2__U747.in0","coeff_2_U746.out"],
          ["mul_d3__U749.in0","coeff_3_U748.out"],
          ["mul_d4__U751.in0","coeff_4_U750.out"],
          ["self.d.0","mul_d0__U743.in1"],
          ["self.d.1","mul_d1__U745.in1"],
          ["self.d.2","mul_d2__U747.in1"],
          ["self.d.3","mul_d3__U749.in1"],
          ["self.d.4","mul_d4__U751.in1"]
        ]
      },
      "aff__U759":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U774":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U775":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U762":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U766":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U770":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U767":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U769":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U761.out","add_all__U771.in0"],
          ["mul_d1__U763.out","add_all__U771.in1"],
          ["add_all__U772.in0","add_all__U771.out"],
          ["mul_d2__U765.out","add_all__U772.in1"],
          ["add_all__U773.in0","add_all__U772.out"],
          ["mul_d3__U767.out","add_all__U773.in1"],
          ["add_all__U774.in0","add_all__U773.out"],
          ["mul_d4__U769.out","add_all__U774.in1"],
          ["add_all__U775.in0","add_all__U774.out"],
          ["const_term_U770.out","add_all__U775.in1"],
          ["self.out","add_all__U775.out"],
          ["mul_d0__U761.in0","coeff_0_U760.out"],
          ["mul_d1__U763.in0","coeff_1_U762.out"],
          ["mul_d2__U765.in0","coeff_2_U764.out"],
          ["mul_d3__U767.in0","coeff_3_U766.out"],
          ["mul_d4__U769.in0","coeff_4_U768.out"],
          ["self.d.0","mul_d0__U761.in1"],
          ["self.d.1","mul_d1__U763.in1"],
          ["self.d.2","mul_d2__U765.in1"],
          ["self.d.3","mul_d3__U767.in1"],
          ["self.d.4","mul_d4__U769.in1"]
        ]
      },
      "aff__U777":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U789":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U790":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U791":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U792":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U780":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U788":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U781":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U783":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U779.out","add_all__U789.in0"],
          ["mul_d1__U781.out","add_all__U789.in1"],
          ["add_all__U790.in0","add_all__U789.out"],
          ["mul_d2__U783.out","add_all__U790.in1"],
          ["add_all__U791.in0","add_all__U790.out"],
          ["mul_d3__U785.out","add_all__U791.in1"],
          ["add_all__U792.in0","add_all__U791.out"],
          ["mul_d4__U787.out","add_all__U792.in1"],
          ["add_all__U793.in0","add_all__U792.out"],
          ["const_term_U788.out","add_all__U793.in1"],
          ["self.out","add_all__U793.out"],
          ["mul_d0__U779.in0","coeff_0_U778.out"],
          ["mul_d1__U781.in0","coeff_1_U780.out"],
          ["mul_d2__U783.in0","coeff_2_U782.out"],
          ["mul_d3__U785.in0","coeff_3_U784.out"],
          ["mul_d4__U787.in0","coeff_4_U786.out"],
          ["self.d.0","mul_d0__U779.in1"],
          ["self.d.1","mul_d1__U781.in1"],
          ["self.d.2","mul_d2__U783.in1"],
          ["self.d.3","mul_d3__U785.in1"],
          ["self.d.4","mul_d4__U787.in1"]
        ]
      },
      "aff__U795":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U809":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U810":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U811":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U800":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U802":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U804":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U801":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U803":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U805":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U797.out","add_all__U807.in0"],
          ["mul_d1__U799.out","add_all__U807.in1"],
          ["add_all__U808.in0","add_all__U807.out"],
          ["mul_d2__U801.out","add_all__U808.in1"],
          ["add_all__U809.in0","add_all__U808.out"],
          ["mul_d3__U803.out","add_all__U809.in1"],
          ["add_all__U810.in0","add_all__U809.out"],
          ["mul_d4__U805.out","add_all__U810.in1"],
          ["add_all__U811.in0","add_all__U810.out"],
          ["const_term_U806.out","add_all__U811.in1"],
          ["self.out","add_all__U811.out"],
          ["mul_d0__U797.in0","coeff_0_U796.out"],
          ["mul_d1__U799.in0","coeff_1_U798.out"],
          ["mul_d2__U801.in0","coeff_2_U800.out"],
          ["mul_d3__U803.in0","coeff_3_U802.out"],
          ["mul_d4__U805.in0","coeff_4_U804.out"],
          ["self.d.0","mul_d0__U797.in1"],
          ["self.d.1","mul_d1__U799.in1"],
          ["self.d.2","mul_d2__U801.in1"],
          ["self.d.3","mul_d3__U803.in1"],
          ["self.d.4","mul_d4__U805.in1"]
        ]
      },
      "aff__U813":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U825":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U826":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U827":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U828":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U829":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U818":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U820":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U822":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U824":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U815":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U819":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U821":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U823":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U815.out","add_all__U825.in0"],
          ["mul_d1__U817.out","add_all__U825.in1"],
          ["add_all__U826.in0","add_all__U825.out"],
          ["mul_d2__U819.out","add_all__U826.in1"],
          ["add_all__U827.in0","add_all__U826.out"],
          ["mul_d3__U821.out","add_all__U827.in1"],
          ["add_all__U828.in0","add_all__U827.out"],
          ["mul_d4__U823.out","add_all__U828.in1"],
          ["add_all__U829.in0","add_all__U828.out"],
          ["const_term_U824.out","add_all__U829.in1"],
          ["self.out","add_all__U829.out"],
          ["mul_d0__U815.in0","coeff_0_U814.out"],
          ["mul_d1__U817.in0","coeff_1_U816.out"],
          ["mul_d2__U819.in0","coeff_2_U818.out"],
          ["mul_d3__U821.in0","coeff_3_U820.out"],
          ["mul_d4__U823.in0","coeff_4_U822.out"],
          ["self.d.0","mul_d0__U815.in1"],
          ["self.d.1","mul_d1__U817.in1"],
          ["self.d.2","mul_d2__U819.in1"],
          ["self.d.3","mul_d3__U821.in1"],
          ["self.d.4","mul_d4__U823.in1"]
        ]
      },
      "aff__U831":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U843":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U844":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U845":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U846":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U847":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U834":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U838":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U842":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U833":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U839":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U841":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U833.out","add_all__U843.in0"],
          ["mul_d1__U835.out","add_all__U843.in1"],
          ["add_all__U844.in0","add_all__U843.out"],
          ["mul_d2__U837.out","add_all__U844.in1"],
          ["add_all__U845.in0","add_all__U844.out"],
          ["mul_d3__U839.out","add_all__U845.in1"],
          ["add_all__U846.in0","add_all__U845.out"],
          ["mul_d4__U841.out","add_all__U846.in1"],
          ["add_all__U847.in0","add_all__U846.out"],
          ["const_term_U842.out","add_all__U847.in1"],
          ["self.out","add_all__U847.out"],
          ["mul_d0__U833.in0","coeff_0_U832.out"],
          ["mul_d1__U835.in0","coeff_1_U834.out"],
          ["mul_d2__U837.in0","coeff_2_U836.out"],
          ["mul_d3__U839.in0","coeff_3_U838.out"],
          ["mul_d4__U841.in0","coeff_4_U840.out"],
          ["self.d.0","mul_d0__U833.in1"],
          ["self.d.1","mul_d1__U835.in1"],
          ["self.d.2","mul_d2__U837.in1"],
          ["self.d.3","mul_d3__U839.in1"],
          ["self.d.4","mul_d4__U841.in1"]
        ]
      },
      "aff__U849":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U850":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U852":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U854":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U858":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U860":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U851.out","add_all__U861.in0"],
          ["mul_d1__U853.out","add_all__U861.in1"],
          ["add_all__U862.in0","add_all__U861.out"],
          ["mul_d2__U855.out","add_all__U862.in1"],
          ["add_all__U863.in0","add_all__U862.out"],
          ["mul_d3__U857.out","add_all__U863.in1"],
          ["add_all__U864.in0","add_all__U863.out"],
          ["mul_d4__U859.out","add_all__U864.in1"],
          ["add_all__U865.in0","add_all__U864.out"],
          ["const_term_U860.out","add_all__U865.in1"],
          ["self.out","add_all__U865.out"],
          ["mul_d0__U851.in0","coeff_0_U850.out"],
          ["mul_d1__U853.in0","coeff_1_U852.out"],
          ["mul_d2__U855.in0","coeff_2_U854.out"],
          ["mul_d3__U857.in0","coeff_3_U856.out"],
          ["mul_d4__U859.in0","coeff_4_U858.out"],
          ["self.d.0","mul_d0__U851.in1"],
          ["self.d.1","mul_d1__U853.in1"],
          ["self.d.2","mul_d2__U855.in1"],
          ["self.d.3","mul_d3__U857.in1"],
          ["self.d.4","mul_d4__U859.in1"]
        ]
      },
      "aff__U867":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U879":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U880":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U868":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U870":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U872":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U874":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U876":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U878":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U871":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U873":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U869.out","add_all__U879.in0"],
          ["mul_d1__U871.out","add_all__U879.in1"],
          ["add_all__U880.in0","add_all__U879.out"],
          ["mul_d2__U873.out","add_all__U880.in1"],
          ["add_all__U881.in0","add_all__U880.out"],
          ["mul_d3__U875.out","add_all__U881.in1"],
          ["add_all__U882.in0","add_all__U881.out"],
          ["mul_d4__U877.out","add_all__U882.in1"],
          ["add_all__U883.in0","add_all__U882.out"],
          ["const_term_U878.out","add_all__U883.in1"],
          ["self.out","add_all__U883.out"],
          ["mul_d0__U869.in0","coeff_0_U868.out"],
          ["mul_d1__U871.in0","coeff_1_U870.out"],
          ["mul_d2__U873.in0","coeff_2_U872.out"],
          ["mul_d3__U875.in0","coeff_3_U874.out"],
          ["mul_d4__U877.in0","coeff_4_U876.out"],
          ["self.d.0","mul_d0__U869.in1"],
          ["self.d.1","mul_d1__U871.in1"],
          ["self.d.2","mul_d2__U873.in1"],
          ["self.d.3","mul_d3__U875.in1"],
          ["self.d.4","mul_d4__U877.in1"]
        ]
      },
      "aff__U885":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U898":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U899":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U900":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U886":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U888":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U890":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U892":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U891":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U893":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U895":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U887.out","add_all__U897.in0"],
          ["mul_d1__U889.out","add_all__U897.in1"],
          ["add_all__U898.in0","add_all__U897.out"],
          ["mul_d2__U891.out","add_all__U898.in1"],
          ["add_all__U899.in0","add_all__U898.out"],
          ["mul_d3__U893.out","add_all__U899.in1"],
          ["add_all__U900.in0","add_all__U899.out"],
          ["mul_d4__U895.out","add_all__U900.in1"],
          ["add_all__U901.in0","add_all__U900.out"],
          ["const_term_U896.out","add_all__U901.in1"],
          ["self.out","add_all__U901.out"],
          ["mul_d0__U887.in0","coeff_0_U886.out"],
          ["mul_d1__U889.in0","coeff_1_U888.out"],
          ["mul_d2__U891.in0","coeff_2_U890.out"],
          ["mul_d3__U893.in0","coeff_3_U892.out"],
          ["mul_d4__U895.in0","coeff_4_U894.out"],
          ["self.d.0","mul_d0__U887.in1"],
          ["self.d.1","mul_d1__U889.in1"],
          ["self.d.2","mul_d2__U891.in1"],
          ["self.d.3","mul_d3__U893.in1"],
          ["self.d.4","mul_d4__U895.in1"]
        ]
      },
      "aff__U903":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U915":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U916":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U917":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U918":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U919":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U904":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U906":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U908":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U910":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U914":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U905":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U907":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U909":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U911":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U905.out","add_all__U915.in0"],
          ["mul_d1__U907.out","add_all__U915.in1"],
          ["add_all__U916.in0","add_all__U915.out"],
          ["mul_d2__U909.out","add_all__U916.in1"],
          ["add_all__U917.in0","add_all__U916.out"],
          ["mul_d3__U911.out","add_all__U917.in1"],
          ["add_all__U918.in0","add_all__U917.out"],
          ["mul_d4__U913.out","add_all__U918.in1"],
          ["add_all__U919.in0","add_all__U918.out"],
          ["const_term_U914.out","add_all__U919.in1"],
          ["self.out","add_all__U919.out"],
          ["mul_d0__U905.in0","coeff_0_U904.out"],
          ["mul_d1__U907.in0","coeff_1_U906.out"],
          ["mul_d2__U909.in0","coeff_2_U908.out"],
          ["mul_d3__U911.in0","coeff_3_U910.out"],
          ["mul_d4__U913.in0","coeff_4_U912.out"],
          ["self.d.0","mul_d0__U905.in1"],
          ["self.d.1","mul_d1__U907.in1"],
          ["self.d.2","mul_d2__U909.in1"],
          ["self.d.3","mul_d3__U911.in1"],
          ["self.d.4","mul_d4__U913.in1"]
        ]
      },
      "aff__U921":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U922":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U924":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U926":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U932":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U931":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U923.out","add_all__U933.in0"],
          ["mul_d1__U925.out","add_all__U933.in1"],
          ["add_all__U934.in0","add_all__U933.out"],
          ["mul_d2__U927.out","add_all__U934.in1"],
          ["add_all__U935.in0","add_all__U934.out"],
          ["mul_d3__U929.out","add_all__U935.in1"],
          ["add_all__U936.in0","add_all__U935.out"],
          ["mul_d4__U931.out","add_all__U936.in1"],
          ["add_all__U937.in0","add_all__U936.out"],
          ["const_term_U932.out","add_all__U937.in1"],
          ["self.out","add_all__U937.out"],
          ["mul_d0__U923.in0","coeff_0_U922.out"],
          ["mul_d1__U925.in0","coeff_1_U924.out"],
          ["mul_d2__U927.in0","coeff_2_U926.out"],
          ["mul_d3__U929.in0","coeff_3_U928.out"],
          ["mul_d4__U931.in0","coeff_4_U930.out"],
          ["self.d.0","mul_d0__U923.in1"],
          ["self.d.1","mul_d1__U925.in1"],
          ["self.d.2","mul_d2__U927.in1"],
          ["self.d.3","mul_d3__U929.in1"],
          ["self.d.4","mul_d4__U931.in1"]
        ]
      },
      "aff__U939":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U951":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U952":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U953":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U954":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U955":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U940":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U942":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U944":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U946":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U948":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U950":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U941":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U943":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U945":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U947":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U949":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U941.out","add_all__U951.in0"],
          ["mul_d1__U943.out","add_all__U951.in1"],
          ["add_all__U952.in0","add_all__U951.out"],
          ["mul_d2__U945.out","add_all__U952.in1"],
          ["add_all__U953.in0","add_all__U952.out"],
          ["mul_d3__U947.out","add_all__U953.in1"],
          ["add_all__U954.in0","add_all__U953.out"],
          ["mul_d4__U949.out","add_all__U954.in1"],
          ["add_all__U955.in0","add_all__U954.out"],
          ["const_term_U950.out","add_all__U955.in1"],
          ["self.out","add_all__U955.out"],
          ["mul_d0__U941.in0","coeff_0_U940.out"],
          ["mul_d1__U943.in0","coeff_1_U942.out"],
          ["mul_d2__U945.in0","coeff_2_U944.out"],
          ["mul_d3__U947.in0","coeff_3_U946.out"],
          ["mul_d4__U949.in0","coeff_4_U948.out"],
          ["self.d.0","mul_d0__U941.in1"],
          ["self.d.1","mul_d1__U943.in1"],
          ["self.d.2","mul_d2__U945.in1"],
          ["self.d.3","mul_d3__U947.in1"],
          ["self.d.4","mul_d4__U949.in1"]
        ]
      },
      "aff__U957":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U973":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U958":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U962":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U964":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U966":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U968":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U965":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U967":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U959.out","add_all__U969.in0"],
          ["mul_d1__U961.out","add_all__U969.in1"],
          ["add_all__U970.in0","add_all__U969.out"],
          ["mul_d2__U963.out","add_all__U970.in1"],
          ["add_all__U971.in0","add_all__U970.out"],
          ["mul_d3__U965.out","add_all__U971.in1"],
          ["add_all__U972.in0","add_all__U971.out"],
          ["mul_d4__U967.out","add_all__U972.in1"],
          ["add_all__U973.in0","add_all__U972.out"],
          ["const_term_U968.out","add_all__U973.in1"],
          ["self.out","add_all__U973.out"],
          ["mul_d0__U959.in0","coeff_0_U958.out"],
          ["mul_d1__U961.in0","coeff_1_U960.out"],
          ["mul_d2__U963.in0","coeff_2_U962.out"],
          ["mul_d3__U965.in0","coeff_3_U964.out"],
          ["mul_d4__U967.in0","coeff_4_U966.out"],
          ["self.d.0","mul_d0__U959.in1"],
          ["self.d.1","mul_d1__U961.in1"],
          ["self.d.2","mul_d2__U963.in1"],
          ["self.d.3","mul_d3__U965.in1"],
          ["self.d.4","mul_d4__U967.in1"]
        ]
      },
      "aff__U975":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U987":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U988":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U989":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U990":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U991":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U976":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U978":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U980":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U982":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U984":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U986":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U979":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U981":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U983":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U985":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U977.out","add_all__U987.in0"],
          ["mul_d1__U979.out","add_all__U987.in1"],
          ["add_all__U988.in0","add_all__U987.out"],
          ["mul_d2__U981.out","add_all__U988.in1"],
          ["add_all__U989.in0","add_all__U988.out"],
          ["mul_d3__U983.out","add_all__U989.in1"],
          ["add_all__U990.in0","add_all__U989.out"],
          ["mul_d4__U985.out","add_all__U990.in1"],
          ["add_all__U991.in0","add_all__U990.out"],
          ["const_term_U986.out","add_all__U991.in1"],
          ["self.out","add_all__U991.out"],
          ["mul_d0__U977.in0","coeff_0_U976.out"],
          ["mul_d1__U979.in0","coeff_1_U978.out"],
          ["mul_d2__U981.in0","coeff_2_U980.out"],
          ["mul_d3__U983.in0","coeff_3_U982.out"],
          ["mul_d4__U985.in0","coeff_4_U984.out"],
          ["self.d.0","mul_d0__U977.in1"],
          ["self.d.1","mul_d1__U979.in1"],
          ["self.d.2","mul_d2__U981.in1"],
          ["self.d.3","mul_d3__U983.in1"],
          ["self.d.4","mul_d4__U985.in1"]
        ]
      },
      "aff__U993":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1005":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1006":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1007":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1008":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1009":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U996":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U998":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1000":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1002":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1004":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U997":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U999":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1001":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1003":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U995.out","add_all__U1005.in0"],
          ["mul_d1__U997.out","add_all__U1005.in1"],
          ["add_all__U1006.in0","add_all__U1005.out"],
          ["mul_d2__U999.out","add_all__U1006.in1"],
          ["add_all__U1007.in0","add_all__U1006.out"],
          ["mul_d3__U1001.out","add_all__U1007.in1"],
          ["add_all__U1008.in0","add_all__U1007.out"],
          ["mul_d4__U1003.out","add_all__U1008.in1"],
          ["add_all__U1009.in0","add_all__U1008.out"],
          ["const_term_U1004.out","add_all__U1009.in1"],
          ["self.out","add_all__U1009.out"],
          ["mul_d0__U995.in0","coeff_0_U994.out"],
          ["mul_d1__U997.in0","coeff_1_U996.out"],
          ["mul_d2__U999.in0","coeff_2_U998.out"],
          ["mul_d3__U1001.in0","coeff_3_U1000.out"],
          ["mul_d4__U1003.in0","coeff_4_U1002.out"],
          ["self.d.0","mul_d0__U995.in1"],
          ["self.d.1","mul_d1__U997.in1"],
          ["self.d.2","mul_d2__U999.in1"],
          ["self.d.3","mul_d3__U1001.in1"],
          ["self.d.4","mul_d4__U1003.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U111":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U118":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U42":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U65":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U88":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "array_delay_U105":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U106":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U107":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U109":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U106.clk"],
          ["self.in.0","_U106.in"],
          ["self.out.0","_U106.out"],
          ["self.clk","_U107.clk"],
          ["self.in.1","_U107.in"],
          ["self.out.1","_U107.out"],
          ["self.clk","_U108.clk"],
          ["self.in.2","_U108.in"],
          ["self.out.2","_U108.out"],
          ["self.clk","_U109.clk"],
          ["self.in.3","_U109.in"],
          ["self.out.3","_U109.out"],
          ["self.clk","_U110.clk"],
          ["self.in.4","_U110.in"],
          ["self.out.4","_U110.out"]
        ]
      },
      "array_delay_U28":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U29":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U29.clk"],
          ["self.in.0","_U29.in"],
          ["self.out.0","_U29.out"],
          ["self.clk","_U30.clk"],
          ["self.in.1","_U30.in"],
          ["self.out.1","_U30.out"],
          ["self.clk","_U31.clk"],
          ["self.in.2","_U31.in"],
          ["self.out.2","_U31.out"],
          ["self.clk","_U32.clk"],
          ["self.in.3","_U32.in"],
          ["self.out.3","_U32.out"]
        ]
      },
      "array_delay_U37":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U40":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U41":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U38.clk"],
          ["self.in.0","_U38.in"],
          ["self.out.0","_U38.out"],
          ["self.clk","_U39.clk"],
          ["self.in.1","_U39.in"],
          ["self.out.1","_U39.out"],
          ["self.clk","_U40.clk"],
          ["self.in.2","_U40.in"],
          ["self.out.2","_U40.out"],
          ["self.clk","_U41.clk"],
          ["self.in.3","_U41.in"],
          ["self.out.3","_U41.out"]
        ]
      },
      "array_delay_U49":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U50":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U51":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U52":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U53":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U54":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U50.clk"],
          ["self.in.0","_U50.in"],
          ["self.out.0","_U50.out"],
          ["self.clk","_U51.clk"],
          ["self.in.1","_U51.in"],
          ["self.out.1","_U51.out"],
          ["self.clk","_U52.clk"],
          ["self.in.2","_U52.in"],
          ["self.out.2","_U52.out"],
          ["self.clk","_U53.clk"],
          ["self.in.3","_U53.in"],
          ["self.out.3","_U53.out"],
          ["self.clk","_U54.clk"],
          ["self.in.4","_U54.in"],
          ["self.out.4","_U54.out"]
        ]
      },
      "array_delay_U59":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U60":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U62":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U63":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U64":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U60.clk"],
          ["self.in.0","_U60.in"],
          ["self.out.0","_U60.out"],
          ["self.clk","_U61.clk"],
          ["self.in.1","_U61.in"],
          ["self.out.1","_U61.out"],
          ["self.clk","_U62.clk"],
          ["self.in.2","_U62.in"],
          ["self.out.2","_U62.out"],
          ["self.clk","_U63.clk"],
          ["self.in.3","_U63.in"],
          ["self.out.3","_U63.out"],
          ["self.clk","_U64.clk"],
          ["self.in.4","_U64.in"],
          ["self.out.4","_U64.out"]
        ]
      },
      "array_delay_U72":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U75":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U76":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U77":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U73.clk"],
          ["self.in.0","_U73.in"],
          ["self.out.0","_U73.out"],
          ["self.clk","_U74.clk"],
          ["self.in.1","_U74.in"],
          ["self.out.1","_U74.out"],
          ["self.clk","_U75.clk"],
          ["self.in.2","_U75.in"],
          ["self.out.2","_U75.out"],
          ["self.clk","_U76.clk"],
          ["self.in.3","_U76.in"],
          ["self.out.3","_U76.out"],
          ["self.clk","_U77.clk"],
          ["self.in.4","_U77.in"],
          ["self.out.4","_U77.out"]
        ]
      },
      "array_delay_U82":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U83":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U84":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U85":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U86":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U87":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U83.clk"],
          ["self.in.0","_U83.in"],
          ["self.out.0","_U83.out"],
          ["self.clk","_U84.clk"],
          ["self.in.1","_U84.in"],
          ["self.out.1","_U84.out"],
          ["self.clk","_U85.clk"],
          ["self.in.2","_U85.in"],
          ["self.out.2","_U85.out"],
          ["self.clk","_U86.clk"],
          ["self.in.3","_U86.in"],
          ["self.out.3","_U86.out"],
          ["self.clk","_U87.clk"],
          ["self.in.4","_U87.in"],
          ["self.out.4","_U87.out"]
        ]
      },
      "array_delay_U95":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U96":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U97":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U99":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U100.clk"],
          ["self.in.4","_U100.in"],
          ["self.out.4","_U100.out"],
          ["self.clk","_U96.clk"],
          ["self.in.0","_U96.in"],
          ["self.out.0","_U96.out"],
          ["self.clk","_U97.clk"],
          ["self.in.1","_U97.in"],
          ["self.out.1","_U97.out"],
          ["self.clk","_U98.clk"],
          ["self.in.2","_U98.in"],
          ["self.out.2","_U98.out"],
          ["self.clk","_U99.clk"],
          ["self.in.3","_U99.in"],
          ["self.out.3","_U99.out"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_3_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_4_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_5_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U304":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U303":{
            "modref":"global.aff__U289"
          },
          "chain_mux_U311":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "chain_mux_U312":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_3_43_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_4_25_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_5_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U305":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U307":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U309":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U141":{
            "modref":"global.aff__U130"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U153":{
            "modref":"global.aff__U142"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U171":{
            "modref":"global.aff__U154"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U237":{
            "modref":"global.aff__U220"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U189":{
            "modref":"global.aff__U172"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U255":{
            "modref":"global.aff__U238"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U207":{
            "modref":"global.aff__U190"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U273":{
            "modref":"global.aff__U256"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U219":{
            "modref":"global.aff__U208"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U288":{
            "modref":"global.aff__U274"
          },
          "one__U125":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero__U126":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U127.out"],
          ["bank_1.chain_data_in","_U128.out"],
          ["bank_2.chain_data_in","_U129.out"],
          ["self.clk","_U304.clk"],
          ["bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U303.out","_U304.in"],
          ["eq_const_U305.in0","_U304.out"],
          ["eq_const_U307.in0","_U304.out"],
          ["eq_const_U309.in0","_U304.out"],
          ["eq_const_U305.in1","_U306.out"],
          ["eq_const_U307.in1","_U308.out"],
          ["eq_const_U309.in1","_U310.out"],
          ["one_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_conv_stencil_3_write.0","bank_0.data_in_0"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_3_43_net.in","bank_0.data_out_0"],
          ["chain_mux_U312.in1","bank_0.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U237.out","bank_0.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U288.out","bank_0.read_addr_1"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_0.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.ren_1"],
          ["self.rst_n","bank_0.rst_n"],
          ["self.op_hcompute_conv_stencil_3_write_wen","bank_0.wen_0"],
          ["self.op_hcompute_conv_stencil_write_wen","bank_0.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U171.out","bank_0.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U219.out","bank_0.write_addr_1"],
          ["one_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_1.data_in_0"],
          ["self.op_hcompute_conv_stencil_4_write.0","bank_1.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_4_25_net.in","bank_1.data_out_0"],
          ["chain_mux_U311.in0","bank_1.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U255.out","bank_1.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U288.out","bank_1.read_addr_1"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_1.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_1.ren_1"],
          ["self.rst_n","bank_1.rst_n"],
          ["self.op_hcompute_conv_stencil_1_write_wen","bank_1.wen_0"],
          ["self.op_hcompute_conv_stencil_4_write_wen","bank_1.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U141.out","bank_1.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U189.out","bank_1.write_addr_1"],
          ["one_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_conv_stencil_2_write.0","bank_2.data_in_0"],
          ["self.op_hcompute_conv_stencil_5_write.0","bank_2.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_5_7_net.in","bank_2.data_out_0"],
          ["chain_mux_U311.in1","bank_2.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U273.out","bank_2.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U288.out","bank_2.read_addr_1"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_2.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_2.ren_1"],
          ["self.rst_n","bank_2.rst_n"],
          ["self.op_hcompute_conv_stencil_2_write_wen","bank_2.wen_0"],
          ["self.op_hcompute_conv_stencil_5_write_wen","bank_2.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U153.out","bank_2.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U207.out","bank_2.write_addr_1"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U303.d"],
          ["chain_mux_U312.in0","chain_mux_U311.out"],
          ["eq_const_U309.out","chain_mux_U311.sel"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_net.in","chain_mux_U312.out"],
          ["eq_const_U305.out","chain_mux_U312.sel"],
          ["self.op_hcompute_conv_stencil_3_read.0","conv_stencil_op_hcompute_conv_stencil_3_43_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.0","conv_stencil_op_hcompute_conv_stencil_4_25_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.0","conv_stencil_op_hcompute_conv_stencil_5_7_net.out"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_net.out"],
          ["self.op_hcompute_conv_stencil_1_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U141.d"],
          ["self.op_hcompute_conv_stencil_2_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U153.d"],
          ["self.op_hcompute_conv_stencil_3_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U171.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U237.d"],
          ["self.op_hcompute_conv_stencil_4_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U189.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U255.d"],
          ["self.op_hcompute_conv_stencil_5_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U207.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U273.d"],
          ["self.op_hcompute_conv_stencil_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U219.d"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U288.d"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_2"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_3"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_4"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_5"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_kernel_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","inner_compute.in0_hw_kernel_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0","inner_compute.out_hw_kernel_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__667.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__670.out"]
        ]
      },
      "hcompute_conv_stencil_1_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U2":{
            "modref":"global._U2_pt__U3"
          },
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__670.out","_U2.in"],
          ["self.out_conv_stencil","_U2.out"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__673.out"]
        ]
      },
      "hcompute_conv_stencil_2_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U611":{
            "modref":"global._U611_pt__U612"
          },
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__673.out","_U611.in"],
          ["self.out_conv_stencil","_U611.out"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","add_691_705_706.in0"],
          ["add_conv_stencil_1_704_705.out","add_691_705_706.in1"],
          ["self.out_conv_stencil","add_691_705_706.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","add_692_703_704.in0"],
          ["add_693_702_703.out","add_692_703_704.in1"],
          ["add_conv_stencil_1_704_705.in1","add_692_703_704.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","add_693_702_703.in0"],
          ["add_694_701_702.out","add_693_702_703.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","add_694_701_702.in0"],
          ["add_695_700_701.out","add_694_701_702.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","add_695_700_701.in0"],
          ["add_696_699_700.out","add_695_700_701.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","add_696_699_700.in0"],
          ["add_697_698_699.out","add_696_699_700.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","add_697_698_699.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","add_697_698_699.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_704_705.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1"]
        ]
      },
      "hcompute_conv_stencil_3_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U209":{
            "modref":"global._U209_pt__U210"
          },
          "_U211":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U212":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U213":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U214":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U215":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U216":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U217":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U218":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U219":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U221":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U222":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U225":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U226":{
            "modref":"global._U226_pt__U227"
          },
          "_U228":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U229":{
            "modref":"global._U229_pt__U230"
          },
          "_U231":{
            "modref":"global._U231_pt__U232"
          },
          "_U233":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U234":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U236":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U237":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U238":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U239":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U240":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U241":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U242":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U243":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U244":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U245":{
            "modref":"global._U245_pt__U246"
          },
          "_U247":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U248":{
            "modref":"global._U248_pt__U249"
          },
          "_U250":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U251":{
            "modref":"global._U251_pt__U252"
          },
          "_U253":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U254":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U255":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U256":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U257":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U258":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U259":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U260":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U261":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U262":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U263":{
            "modref":"global._U263_pt__U264"
          },
          "_U265":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U266":{
            "modref":"global._U266_pt__U267"
          },
          "_U268":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U269":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U270":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U271":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U272":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U273":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U274":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U275":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U276":{
            "modref":"global._U276_pt__U277"
          },
          "_U278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U279":{
            "modref":"global._U279_pt__U280"
          },
          "_U281":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U282":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U283":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U284":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U285":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U286":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U287":{
            "modref":"global._U287_pt__U288"
          },
          "_U289":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U290":{
            "modref":"global._U290_pt__U291"
          },
          "_U292":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U293":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U294":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U295":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U296":{
            "modref":"global._U296_pt__U297"
          },
          "_U298":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U299":{
            "modref":"global._U299_pt__U300"
          },
          "_U301":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U302":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U303":{
            "modref":"global._U303_pt__U304"
          },
          "_U305":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U306":{
            "modref":"global._U306_pt__U307"
          },
          "_U308":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U309":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U310":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U311":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U312":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U313":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U314":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U315":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U316":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U317":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U318":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U319":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U322":{
            "modref":"global._U322_pt__U323"
          },
          "_U324":{
            "modref":"global._U324_pt__U325"
          },
          "_U326":{
            "modref":"global._U326_pt__U327"
          },
          "_U328":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U329":{
            "modref":"global._U329_pt__U330"
          },
          "_U331":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U332":{
            "modref":"global._U332_pt__U333"
          },
          "_U334":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U335":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U336":{
            "modref":"global._U336_pt__U337"
          },
          "_U338":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U339":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U340":{
            "modref":"global._U340_pt__U341"
          },
          "_U342":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U343":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U344":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U345":{
            "modref":"global._U345_pt__U346"
          },
          "_U347":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U348":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U349":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U350":{
            "modref":"global._U350_pt__U351"
          },
          "_U352":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U353":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U354":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U355":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U356":{
            "modref":"global._U356_pt__U357"
          },
          "_U358":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U359":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U360":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U361":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U362":{
            "modref":"global._U362_pt__U363"
          },
          "_U364":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U365":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U366":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U367":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U368":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U369":{
            "modref":"global._U369_pt__U370"
          },
          "_U371":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U372":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U373":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U374":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U375":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U376":{
            "modref":"global._U376_pt__U377"
          },
          "_U378":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U379":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U380":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U381":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U382":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U383":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U384":{
            "modref":"global._U384_pt__U385"
          },
          "_U386":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U387":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U388":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U389":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U390":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U391":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U392":{
            "modref":"global._U392_pt__U393"
          },
          "_U394":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U395":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U396":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U397":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U398":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U399":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U400":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U401":{
            "modref":"global._U401_pt__U402"
          },
          "_U403":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U404":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U405":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U406":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U407":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U408":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U409":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U225.out","_U209.in"],
          ["add_691_705_706.in0","_U209.out"],
          ["self.clk","_U211.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","_U211.in"],
          ["_U212.in","_U211.out"],
          ["self.clk","_U212.clk"],
          ["_U213.in","_U212.out"],
          ["self.clk","_U213.clk"],
          ["_U214.in","_U213.out"],
          ["self.clk","_U214.clk"],
          ["_U215.in","_U214.out"],
          ["self.clk","_U215.clk"],
          ["_U216.in","_U215.out"],
          ["self.clk","_U216.clk"],
          ["_U217.in","_U216.out"],
          ["self.clk","_U217.clk"],
          ["_U218.in","_U217.out"],
          ["self.clk","_U218.clk"],
          ["_U219.in","_U218.out"],
          ["self.clk","_U219.clk"],
          ["_U220.in","_U219.out"],
          ["self.clk","_U220.clk"],
          ["_U221.in","_U220.out"],
          ["self.clk","_U221.clk"],
          ["_U222.in","_U221.out"],
          ["self.clk","_U222.clk"],
          ["_U223.in","_U222.out"],
          ["self.clk","_U223.clk"],
          ["_U224.in","_U223.out"],
          ["self.clk","_U224.clk"],
          ["_U225.in","_U224.out"],
          ["self.clk","_U225.clk"],
          ["_U228.out","_U226.in"],
          ["add_691_705_706.in1","_U226.out"],
          ["self.clk","_U228.clk"],
          ["add_conv_stencil_1_704_705.out","_U228.in"],
          ["add_691_705_706.out","_U229.in"],
          ["self.out_conv_stencil","_U229.out"],
          ["_U244.out","_U231.in"],
          ["add_692_703_704.in0","_U231.out"],
          ["self.clk","_U233.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","_U233.in"],
          ["_U234.in","_U233.out"],
          ["self.clk","_U234.clk"],
          ["_U235.in","_U234.out"],
          ["self.clk","_U235.clk"],
          ["_U236.in","_U235.out"],
          ["self.clk","_U236.clk"],
          ["_U237.in","_U236.out"],
          ["self.clk","_U237.clk"],
          ["_U238.in","_U237.out"],
          ["self.clk","_U238.clk"],
          ["_U239.in","_U238.out"],
          ["self.clk","_U239.clk"],
          ["_U240.in","_U239.out"],
          ["self.clk","_U240.clk"],
          ["_U241.in","_U240.out"],
          ["self.clk","_U241.clk"],
          ["_U242.in","_U241.out"],
          ["self.clk","_U242.clk"],
          ["_U243.in","_U242.out"],
          ["self.clk","_U243.clk"],
          ["_U244.in","_U243.out"],
          ["self.clk","_U244.clk"],
          ["_U247.out","_U245.in"],
          ["add_692_703_704.in1","_U245.out"],
          ["self.clk","_U247.clk"],
          ["add_693_702_703.out","_U247.in"],
          ["_U250.out","_U248.in"],
          ["add_conv_stencil_1_704_705.in1","_U248.out"],
          ["self.clk","_U250.clk"],
          ["add_692_703_704.out","_U250.in"],
          ["_U262.out","_U251.in"],
          ["add_693_702_703.in0","_U251.out"],
          ["self.clk","_U253.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","_U253.in"],
          ["_U254.in","_U253.out"],
          ["self.clk","_U254.clk"],
          ["_U255.in","_U254.out"],
          ["self.clk","_U255.clk"],
          ["_U256.in","_U255.out"],
          ["self.clk","_U256.clk"],
          ["_U257.in","_U256.out"],
          ["self.clk","_U257.clk"],
          ["_U258.in","_U257.out"],
          ["self.clk","_U258.clk"],
          ["_U259.in","_U258.out"],
          ["self.clk","_U259.clk"],
          ["_U260.in","_U259.out"],
          ["self.clk","_U260.clk"],
          ["_U261.in","_U260.out"],
          ["self.clk","_U261.clk"],
          ["_U262.in","_U261.out"],
          ["self.clk","_U262.clk"],
          ["_U265.out","_U263.in"],
          ["add_693_702_703.in1","_U263.out"],
          ["self.clk","_U265.clk"],
          ["add_694_701_702.out","_U265.in"],
          ["_U275.out","_U266.in"],
          ["add_694_701_702.in0","_U266.out"],
          ["self.clk","_U268.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","_U268.in"],
          ["_U269.in","_U268.out"],
          ["self.clk","_U269.clk"],
          ["_U270.in","_U269.out"],
          ["self.clk","_U270.clk"],
          ["_U271.in","_U270.out"],
          ["self.clk","_U271.clk"],
          ["_U272.in","_U271.out"],
          ["self.clk","_U272.clk"],
          ["_U273.in","_U272.out"],
          ["self.clk","_U273.clk"],
          ["_U274.in","_U273.out"],
          ["self.clk","_U274.clk"],
          ["_U275.in","_U274.out"],
          ["self.clk","_U275.clk"],
          ["_U278.out","_U276.in"],
          ["add_694_701_702.in1","_U276.out"],
          ["self.clk","_U278.clk"],
          ["add_695_700_701.out","_U278.in"],
          ["_U286.out","_U279.in"],
          ["add_695_700_701.in0","_U279.out"],
          ["self.clk","_U281.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","_U281.in"],
          ["_U282.in","_U281.out"],
          ["self.clk","_U282.clk"],
          ["_U283.in","_U282.out"],
          ["self.clk","_U283.clk"],
          ["_U284.in","_U283.out"],
          ["self.clk","_U284.clk"],
          ["_U285.in","_U284.out"],
          ["self.clk","_U285.clk"],
          ["_U286.in","_U285.out"],
          ["self.clk","_U286.clk"],
          ["_U289.out","_U287.in"],
          ["add_695_700_701.in1","_U287.out"],
          ["self.clk","_U289.clk"],
          ["add_696_699_700.out","_U289.in"],
          ["_U295.out","_U290.in"],
          ["add_696_699_700.in0","_U290.out"],
          ["self.clk","_U292.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","_U292.in"],
          ["_U293.in","_U292.out"],
          ["self.clk","_U293.clk"],
          ["_U294.in","_U293.out"],
          ["self.clk","_U294.clk"],
          ["_U295.in","_U294.out"],
          ["self.clk","_U295.clk"],
          ["_U298.out","_U296.in"],
          ["add_696_699_700.in1","_U296.out"],
          ["self.clk","_U298.clk"],
          ["add_697_698_699.out","_U298.in"],
          ["_U302.out","_U299.in"],
          ["add_697_698_699.in0","_U299.out"],
          ["self.clk","_U301.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","_U301.in"],
          ["_U302.in","_U301.out"],
          ["self.clk","_U302.clk"],
          ["_U305.out","_U303.in"],
          ["add_697_698_699.in1","_U303.out"],
          ["self.clk","_U305.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","_U305.in"],
          ["_U321.out","_U306.in"],
          ["add_conv_stencil_1_704_705.in0","_U306.out"],
          ["self.clk","_U308.clk"],
          ["self.in0_conv_stencil.0","_U308.in"],
          ["_U309.in","_U308.out"],
          ["self.clk","_U309.clk"],
          ["_U310.in","_U309.out"],
          ["self.clk","_U310.clk"],
          ["_U311.in","_U310.out"],
          ["self.clk","_U311.clk"],
          ["_U312.in","_U311.out"],
          ["self.clk","_U312.clk"],
          ["_U313.in","_U312.out"],
          ["self.clk","_U313.clk"],
          ["_U314.in","_U313.out"],
          ["self.clk","_U314.clk"],
          ["_U315.in","_U314.out"],
          ["self.clk","_U315.clk"],
          ["_U316.in","_U315.out"],
          ["self.clk","_U316.clk"],
          ["_U317.in","_U316.out"],
          ["self.clk","_U317.clk"],
          ["_U318.in","_U317.out"],
          ["self.clk","_U318.clk"],
          ["_U319.in","_U318.out"],
          ["self.clk","_U319.clk"],
          ["_U320.in","_U319.out"],
          ["self.clk","_U320.clk"],
          ["_U321.in","_U320.out"],
          ["self.clk","_U321.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U322.in"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0","_U322.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U324.in"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1","_U324.out"],
          ["_U328.out","_U326.in"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0","_U326.out"],
          ["self.clk","_U328.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U328.in"],
          ["_U331.out","_U329.in"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1","_U329.out"],
          ["self.clk","_U331.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U331.in"],
          ["_U335.out","_U332.in"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0","_U332.out"],
          ["self.clk","_U334.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U334.in"],
          ["_U335.in","_U334.out"],
          ["self.clk","_U335.clk"],
          ["_U339.out","_U336.in"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1","_U336.out"],
          ["self.clk","_U338.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U338.in"],
          ["_U339.in","_U338.out"],
          ["self.clk","_U339.clk"],
          ["_U344.out","_U340.in"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0","_U340.out"],
          ["self.clk","_U342.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U342.in"],
          ["_U343.in","_U342.out"],
          ["self.clk","_U343.clk"],
          ["_U344.in","_U343.out"],
          ["self.clk","_U344.clk"],
          ["_U349.out","_U345.in"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1","_U345.out"],
          ["self.clk","_U347.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U347.in"],
          ["_U348.in","_U347.out"],
          ["self.clk","_U348.clk"],
          ["_U349.in","_U348.out"],
          ["self.clk","_U349.clk"],
          ["_U355.out","_U350.in"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0","_U350.out"],
          ["self.clk","_U352.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U352.in"],
          ["_U353.in","_U352.out"],
          ["self.clk","_U353.clk"],
          ["_U354.in","_U353.out"],
          ["self.clk","_U354.clk"],
          ["_U355.in","_U354.out"],
          ["self.clk","_U355.clk"],
          ["_U361.out","_U356.in"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1","_U356.out"],
          ["self.clk","_U358.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U358.in"],
          ["_U359.in","_U358.out"],
          ["self.clk","_U359.clk"],
          ["_U360.in","_U359.out"],
          ["self.clk","_U360.clk"],
          ["_U361.in","_U360.out"],
          ["self.clk","_U361.clk"],
          ["_U368.out","_U362.in"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0","_U362.out"],
          ["self.clk","_U364.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U364.in"],
          ["_U365.in","_U364.out"],
          ["self.clk","_U365.clk"],
          ["_U366.in","_U365.out"],
          ["self.clk","_U366.clk"],
          ["_U367.in","_U366.out"],
          ["self.clk","_U367.clk"],
          ["_U368.in","_U367.out"],
          ["self.clk","_U368.clk"],
          ["_U375.out","_U369.in"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1","_U369.out"],
          ["self.clk","_U371.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U371.in"],
          ["_U372.in","_U371.out"],
          ["self.clk","_U372.clk"],
          ["_U373.in","_U372.out"],
          ["self.clk","_U373.clk"],
          ["_U374.in","_U373.out"],
          ["self.clk","_U374.clk"],
          ["_U375.in","_U374.out"],
          ["self.clk","_U375.clk"],
          ["_U383.out","_U376.in"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0","_U376.out"],
          ["self.clk","_U378.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U378.in"],
          ["_U379.in","_U378.out"],
          ["self.clk","_U379.clk"],
          ["_U380.in","_U379.out"],
          ["self.clk","_U380.clk"],
          ["_U381.in","_U380.out"],
          ["self.clk","_U381.clk"],
          ["_U382.in","_U381.out"],
          ["self.clk","_U382.clk"],
          ["_U383.in","_U382.out"],
          ["self.clk","_U383.clk"],
          ["_U391.out","_U384.in"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1","_U384.out"],
          ["self.clk","_U386.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U386.in"],
          ["_U387.in","_U386.out"],
          ["self.clk","_U387.clk"],
          ["_U388.in","_U387.out"],
          ["self.clk","_U388.clk"],
          ["_U389.in","_U388.out"],
          ["self.clk","_U389.clk"],
          ["_U390.in","_U389.out"],
          ["self.clk","_U390.clk"],
          ["_U391.in","_U390.out"],
          ["self.clk","_U391.clk"],
          ["_U400.out","_U392.in"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0","_U392.out"],
          ["self.clk","_U394.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U394.in"],
          ["_U395.in","_U394.out"],
          ["self.clk","_U395.clk"],
          ["_U396.in","_U395.out"],
          ["self.clk","_U396.clk"],
          ["_U397.in","_U396.out"],
          ["self.clk","_U397.clk"],
          ["_U398.in","_U397.out"],
          ["self.clk","_U398.clk"],
          ["_U399.in","_U398.out"],
          ["self.clk","_U399.clk"],
          ["_U400.in","_U399.out"],
          ["self.clk","_U400.clk"],
          ["_U409.out","_U401.in"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1","_U401.out"],
          ["self.clk","_U403.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U403.in"],
          ["_U404.in","_U403.out"],
          ["self.clk","_U404.clk"],
          ["_U405.in","_U404.out"],
          ["self.clk","_U405.clk"],
          ["_U406.in","_U405.out"],
          ["self.clk","_U406.clk"],
          ["_U407.in","_U406.out"],
          ["self.clk","_U407.clk"],
          ["_U408.in","_U407.out"],
          ["self.clk","_U408.clk"],
          ["_U409.in","_U408.out"],
          ["self.clk","_U409.clk"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","add_758_772_773.in0"],
          ["add_conv_stencil_2_771_772.out","add_758_772_773.in1"],
          ["self.out_conv_stencil","add_758_772_773.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","add_759_770_771.in0"],
          ["add_760_769_770.out","add_759_770_771.in1"],
          ["add_conv_stencil_2_771_772.in1","add_759_770_771.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","add_760_769_770.in0"],
          ["add_761_768_769.out","add_760_769_770.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","add_761_768_769.in0"],
          ["add_762_767_768.out","add_761_768_769.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","add_762_767_768.in0"],
          ["add_763_766_767.out","add_762_767_768.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","add_763_766_767.in0"],
          ["add_764_765_766.out","add_763_766_767.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","add_764_765_766.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","add_764_765_766.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_771_772.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1"]
        ]
      },
      "hcompute_conv_stencil_4_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U100":{
            "modref":"global._U100_pt__U101"
          },
          "_U102":{
            "modref":"global._U102_pt__U103"
          },
          "_U104":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U105":{
            "modref":"global._U105_pt__U106"
          },
          "_U107":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U108":{
            "modref":"global._U108_pt__U109"
          },
          "_U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U111":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U112":{
            "modref":"global._U112_pt__U113"
          },
          "_U114":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U115":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U116":{
            "modref":"global._U116_pt__U117"
          },
          "_U118":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U121":{
            "modref":"global._U121_pt__U122"
          },
          "_U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U125":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U126":{
            "modref":"global._U126_pt__U127"
          },
          "_U128":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U130":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U131":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U132":{
            "modref":"global._U132_pt__U133"
          },
          "_U134":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U136":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U137":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U138":{
            "modref":"global._U138_pt__U139"
          },
          "_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U140":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U141":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U145":{
            "modref":"global._U145_pt__U146"
          },
          "_U147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U149":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U150":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U151":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U152":{
            "modref":"global._U152_pt__U153"
          },
          "_U154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U155":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U156":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U158":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U159":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U160":{
            "modref":"global._U160_pt__U161"
          },
          "_U162":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U163":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U164":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U165":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U166":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U167":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U168":{
            "modref":"global._U168_pt__U169"
          },
          "_U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U170":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U171":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U173":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U175":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U176":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U178":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U179":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U180":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U181":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U182":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U184":{
            "modref":"global._U184_pt__U185"
          },
          "_U186":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U187":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U188":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U189":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U190":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U191":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U192":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U193":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U195":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U196":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U198":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U199":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U200":{
            "modref":"global._U200_pt__U201"
          },
          "_U202":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U203":{
            "modref":"global._U203_pt__U204"
          },
          "_U205":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U207":{
            "modref":"global._U207_pt__U208"
          },
          "_U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U22":{
            "modref":"global._U22_pt__U23"
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U25":{
            "modref":"global._U25_pt__U26"
          },
          "_U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U28":{
            "modref":"global._U28_pt__U29"
          },
          "_U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U33":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U35":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U36":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U37":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U40":{
            "modref":"global._U40_pt__U41"
          },
          "_U42":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U43":{
            "modref":"global._U43_pt__U44"
          },
          "_U45":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U46":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U50":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U51":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U52":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U53":{
            "modref":"global._U53_pt__U54"
          },
          "_U55":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U56":{
            "modref":"global._U56_pt__U57"
          },
          "_U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U59":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U60":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U62":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U63":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U64":{
            "modref":"global._U64_pt__U65"
          },
          "_U66":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U67":{
            "modref":"global._U67_pt__U68"
          },
          "_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U71":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U73":{
            "modref":"global._U73_pt__U74"
          },
          "_U75":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U76":{
            "modref":"global._U76_pt__U77"
          },
          "_U78":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U8":{
            "modref":"global._U8_pt__U9"
          },
          "_U80":{
            "modref":"global._U80_pt__U81"
          },
          "_U82":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U83":{
            "modref":"global._U83_pt__U84"
          },
          "_U85":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U86":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U87":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U88":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U89":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U90":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U91":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U92":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U93":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U94":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U96":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U97":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "modref":"global._U98_pt__U99"
          },
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","_U10.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","_U10.in"],
          ["_U11.in","_U10.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U100.in"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1","_U100.out"],
          ["_U104.out","_U102.in"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0","_U102.out"],
          ["self.clk","_U104.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U104.in"],
          ["_U107.out","_U105.in"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1","_U105.out"],
          ["self.clk","_U107.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U107.in"],
          ["_U111.out","_U108.in"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0","_U108.out"],
          ["self.clk","_U11.clk"],
          ["_U12.in","_U11.out"],
          ["self.clk","_U110.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U110.in"],
          ["_U111.in","_U110.out"],
          ["self.clk","_U111.clk"],
          ["_U115.out","_U112.in"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1","_U112.out"],
          ["self.clk","_U114.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U114.in"],
          ["_U115.in","_U114.out"],
          ["self.clk","_U115.clk"],
          ["_U120.out","_U116.in"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0","_U116.out"],
          ["self.clk","_U118.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U118.in"],
          ["_U119.in","_U118.out"],
          ["self.clk","_U119.clk"],
          ["_U120.in","_U119.out"],
          ["self.clk","_U12.clk"],
          ["_U13.in","_U12.out"],
          ["self.clk","_U120.clk"],
          ["_U125.out","_U121.in"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1","_U121.out"],
          ["self.clk","_U123.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U123.in"],
          ["_U124.in","_U123.out"],
          ["self.clk","_U124.clk"],
          ["_U125.in","_U124.out"],
          ["self.clk","_U125.clk"],
          ["_U131.out","_U126.in"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0","_U126.out"],
          ["self.clk","_U128.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U128.in"],
          ["_U129.in","_U128.out"],
          ["self.clk","_U129.clk"],
          ["_U130.in","_U129.out"],
          ["self.clk","_U13.clk"],
          ["_U14.in","_U13.out"],
          ["self.clk","_U130.clk"],
          ["_U131.in","_U130.out"],
          ["self.clk","_U131.clk"],
          ["_U137.out","_U132.in"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1","_U132.out"],
          ["self.clk","_U134.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U134.in"],
          ["_U135.in","_U134.out"],
          ["self.clk","_U135.clk"],
          ["_U136.in","_U135.out"],
          ["self.clk","_U136.clk"],
          ["_U137.in","_U136.out"],
          ["self.clk","_U137.clk"],
          ["_U144.out","_U138.in"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0","_U138.out"],
          ["self.clk","_U14.clk"],
          ["_U15.in","_U14.out"],
          ["self.clk","_U140.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U140.in"],
          ["_U141.in","_U140.out"],
          ["self.clk","_U141.clk"],
          ["_U142.in","_U141.out"],
          ["self.clk","_U142.clk"],
          ["_U143.in","_U142.out"],
          ["self.clk","_U143.clk"],
          ["_U144.in","_U143.out"],
          ["self.clk","_U144.clk"],
          ["_U151.out","_U145.in"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1","_U145.out"],
          ["self.clk","_U147.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U147.in"],
          ["_U148.in","_U147.out"],
          ["self.clk","_U148.clk"],
          ["_U149.in","_U148.out"],
          ["self.clk","_U149.clk"],
          ["_U150.in","_U149.out"],
          ["self.clk","_U15.clk"],
          ["_U16.in","_U15.out"],
          ["self.clk","_U150.clk"],
          ["_U151.in","_U150.out"],
          ["self.clk","_U151.clk"],
          ["_U159.out","_U152.in"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0","_U152.out"],
          ["self.clk","_U154.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U154.in"],
          ["_U155.in","_U154.out"],
          ["self.clk","_U155.clk"],
          ["_U156.in","_U155.out"],
          ["self.clk","_U156.clk"],
          ["_U157.in","_U156.out"],
          ["self.clk","_U157.clk"],
          ["_U158.in","_U157.out"],
          ["self.clk","_U158.clk"],
          ["_U159.in","_U158.out"],
          ["self.clk","_U159.clk"],
          ["self.clk","_U16.clk"],
          ["_U17.in","_U16.out"],
          ["_U167.out","_U160.in"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1","_U160.out"],
          ["self.clk","_U162.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U162.in"],
          ["_U163.in","_U162.out"],
          ["self.clk","_U163.clk"],
          ["_U164.in","_U163.out"],
          ["self.clk","_U164.clk"],
          ["_U165.in","_U164.out"],
          ["self.clk","_U165.clk"],
          ["_U166.in","_U165.out"],
          ["self.clk","_U166.clk"],
          ["_U167.in","_U166.out"],
          ["self.clk","_U167.clk"],
          ["_U183.out","_U168.in"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0","_U168.out"],
          ["self.clk","_U17.clk"],
          ["_U18.in","_U17.out"],
          ["self.clk","_U170.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U170.in"],
          ["_U171.in","_U170.out"],
          ["self.clk","_U171.clk"],
          ["_U172.in","_U171.out"],
          ["self.clk","_U172.clk"],
          ["_U173.in","_U172.out"],
          ["self.clk","_U173.clk"],
          ["_U174.in","_U173.out"],
          ["self.clk","_U174.clk"],
          ["_U175.in","_U174.out"],
          ["self.clk","_U175.clk"],
          ["_U176.in","_U175.out"],
          ["self.clk","_U176.clk"],
          ["_U177.in","_U176.out"],
          ["self.clk","_U177.clk"],
          ["_U178.in","_U177.out"],
          ["self.clk","_U178.clk"],
          ["_U179.in","_U178.out"],
          ["self.clk","_U179.clk"],
          ["_U180.in","_U179.out"],
          ["self.clk","_U18.clk"],
          ["_U19.in","_U18.out"],
          ["self.clk","_U180.clk"],
          ["_U181.in","_U180.out"],
          ["self.clk","_U181.clk"],
          ["_U182.in","_U181.out"],
          ["self.clk","_U182.clk"],
          ["_U183.in","_U182.out"],
          ["self.clk","_U183.clk"],
          ["_U199.out","_U184.in"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1","_U184.out"],
          ["self.clk","_U186.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U186.in"],
          ["_U187.in","_U186.out"],
          ["self.clk","_U187.clk"],
          ["_U188.in","_U187.out"],
          ["self.clk","_U188.clk"],
          ["_U189.in","_U188.out"],
          ["self.clk","_U189.clk"],
          ["_U190.in","_U189.out"],
          ["self.clk","_U19.clk"],
          ["_U20.in","_U19.out"],
          ["self.clk","_U190.clk"],
          ["_U191.in","_U190.out"],
          ["self.clk","_U191.clk"],
          ["_U192.in","_U191.out"],
          ["self.clk","_U192.clk"],
          ["_U193.in","_U192.out"],
          ["self.clk","_U193.clk"],
          ["_U194.in","_U193.out"],
          ["self.clk","_U194.clk"],
          ["_U195.in","_U194.out"],
          ["self.clk","_U195.clk"],
          ["_U196.in","_U195.out"],
          ["self.clk","_U196.clk"],
          ["_U197.in","_U196.out"],
          ["self.clk","_U197.clk"],
          ["_U198.in","_U197.out"],
          ["self.clk","_U198.clk"],
          ["_U199.in","_U198.out"],
          ["self.clk","_U199.clk"],
          ["self.clk","_U20.clk"],
          ["_U21.in","_U20.out"],
          ["_U202.out","_U200.in"],
          ["add_758_772_773.in0","_U200.out"],
          ["self.clk","_U202.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","_U202.in"],
          ["_U206.out","_U203.in"],
          ["add_758_772_773.in1","_U203.out"],
          ["self.clk","_U205.clk"],
          ["add_conv_stencil_2_771_772.out","_U205.in"],
          ["_U206.in","_U205.out"],
          ["self.clk","_U206.clk"],
          ["add_758_772_773.out","_U207.in"],
          ["self.out_conv_stencil","_U207.out"],
          ["self.clk","_U21.clk"],
          ["_U8.in","_U21.out"],
          ["_U24.out","_U22.in"],
          ["add_759_770_771.in1","_U22.out"],
          ["self.clk","_U24.clk"],
          ["add_760_769_770.out","_U24.in"],
          ["_U27.out","_U25.in"],
          ["add_conv_stencil_2_771_772.in1","_U25.out"],
          ["self.clk","_U27.clk"],
          ["add_759_770_771.out","_U27.in"],
          ["_U39.out","_U28.in"],
          ["add_760_769_770.in0","_U28.out"],
          ["self.clk","_U30.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","_U30.in"],
          ["_U31.in","_U30.out"],
          ["self.clk","_U31.clk"],
          ["_U32.in","_U31.out"],
          ["self.clk","_U32.clk"],
          ["_U33.in","_U32.out"],
          ["self.clk","_U33.clk"],
          ["_U34.in","_U33.out"],
          ["self.clk","_U34.clk"],
          ["_U35.in","_U34.out"],
          ["self.clk","_U35.clk"],
          ["_U36.in","_U35.out"],
          ["self.clk","_U36.clk"],
          ["_U37.in","_U36.out"],
          ["self.clk","_U37.clk"],
          ["_U38.in","_U37.out"],
          ["self.clk","_U38.clk"],
          ["_U39.in","_U38.out"],
          ["self.clk","_U39.clk"],
          ["_U42.out","_U40.in"],
          ["add_760_769_770.in1","_U40.out"],
          ["self.clk","_U42.clk"],
          ["add_761_768_769.out","_U42.in"],
          ["_U52.out","_U43.in"],
          ["add_761_768_769.in0","_U43.out"],
          ["self.clk","_U45.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","_U45.in"],
          ["_U46.in","_U45.out"],
          ["self.clk","_U46.clk"],
          ["_U47.in","_U46.out"],
          ["self.clk","_U47.clk"],
          ["_U48.in","_U47.out"],
          ["self.clk","_U48.clk"],
          ["_U49.in","_U48.out"],
          ["self.clk","_U49.clk"],
          ["_U50.in","_U49.out"],
          ["self.clk","_U50.clk"],
          ["_U51.in","_U50.out"],
          ["self.clk","_U51.clk"],
          ["_U52.in","_U51.out"],
          ["self.clk","_U52.clk"],
          ["_U55.out","_U53.in"],
          ["add_761_768_769.in1","_U53.out"],
          ["self.clk","_U55.clk"],
          ["add_762_767_768.out","_U55.in"],
          ["_U63.out","_U56.in"],
          ["add_762_767_768.in0","_U56.out"],
          ["self.clk","_U58.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","_U58.in"],
          ["_U59.in","_U58.out"],
          ["self.clk","_U59.clk"],
          ["_U60.in","_U59.out"],
          ["self.clk","_U60.clk"],
          ["_U61.in","_U60.out"],
          ["self.clk","_U61.clk"],
          ["_U62.in","_U61.out"],
          ["self.clk","_U62.clk"],
          ["_U63.in","_U62.out"],
          ["self.clk","_U63.clk"],
          ["_U66.out","_U64.in"],
          ["add_762_767_768.in1","_U64.out"],
          ["self.clk","_U66.clk"],
          ["add_763_766_767.out","_U66.in"],
          ["_U72.out","_U67.in"],
          ["add_763_766_767.in0","_U67.out"],
          ["self.clk","_U69.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","_U69.in"],
          ["_U70.in","_U69.out"],
          ["self.clk","_U70.clk"],
          ["_U71.in","_U70.out"],
          ["self.clk","_U71.clk"],
          ["_U72.in","_U71.out"],
          ["self.clk","_U72.clk"],
          ["_U75.out","_U73.in"],
          ["add_763_766_767.in1","_U73.out"],
          ["self.clk","_U75.clk"],
          ["add_764_765_766.out","_U75.in"],
          ["_U79.out","_U76.in"],
          ["add_764_765_766.in0","_U76.out"],
          ["self.clk","_U78.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","_U78.in"],
          ["_U79.in","_U78.out"],
          ["self.clk","_U79.clk"],
          ["add_759_770_771.in0","_U8.out"],
          ["_U82.out","_U80.in"],
          ["add_764_765_766.in1","_U80.out"],
          ["self.clk","_U82.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","_U82.in"],
          ["_U97.out","_U83.in"],
          ["add_conv_stencil_2_771_772.in0","_U83.out"],
          ["self.clk","_U85.clk"],
          ["self.in0_conv_stencil.0","_U85.in"],
          ["_U86.in","_U85.out"],
          ["self.clk","_U86.clk"],
          ["_U87.in","_U86.out"],
          ["self.clk","_U87.clk"],
          ["_U88.in","_U87.out"],
          ["self.clk","_U88.clk"],
          ["_U89.in","_U88.out"],
          ["self.clk","_U89.clk"],
          ["_U90.in","_U89.out"],
          ["self.clk","_U90.clk"],
          ["_U91.in","_U90.out"],
          ["self.clk","_U91.clk"],
          ["_U92.in","_U91.out"],
          ["self.clk","_U92.clk"],
          ["_U93.in","_U92.out"],
          ["self.clk","_U93.clk"],
          ["_U94.in","_U93.out"],
          ["self.clk","_U94.clk"],
          ["_U95.in","_U94.out"],
          ["self.clk","_U95.clk"],
          ["_U96.in","_U95.out"],
          ["self.clk","_U96.clk"],
          ["_U97.in","_U96.out"],
          ["self.clk","_U97.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U98.in"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0","_U98.out"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","add_825_839_840.in0"],
          ["add_conv_stencil_3_838_839.out","add_825_839_840.in1"],
          ["self.out_conv_stencil","add_825_839_840.out"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","add_826_837_838.in0"],
          ["add_827_836_837.out","add_826_837_838.in1"],
          ["add_conv_stencil_3_838_839.in1","add_826_837_838.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","add_827_836_837.in0"],
          ["add_828_835_836.out","add_827_836_837.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","add_828_835_836.in0"],
          ["add_829_834_835.out","add_828_835_836.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","add_829_834_835.in0"],
          ["add_830_833_834.out","add_829_834_835.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","add_830_833_834.in0"],
          ["add_831_832_833.out","add_830_833_834.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","add_831_832_833.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","add_831_832_833.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_838_839.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1"]
        ]
      },
      "hcompute_conv_stencil_5_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U410":{
            "modref":"global._U410_pt__U411"
          },
          "_U412":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U413":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U414":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U415":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U416":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U417":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U418":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U419":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U420":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U421":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U422":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U423":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U424":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U425":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U426":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U427":{
            "modref":"global._U427_pt__U428"
          },
          "_U429":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U430":{
            "modref":"global._U430_pt__U431"
          },
          "_U432":{
            "modref":"global._U432_pt__U433"
          },
          "_U434":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U435":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U436":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U437":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U438":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U439":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U440":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U441":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U442":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U443":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U444":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U445":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U446":{
            "modref":"global._U446_pt__U447"
          },
          "_U448":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U449":{
            "modref":"global._U449_pt__U450"
          },
          "_U451":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U452":{
            "modref":"global._U452_pt__U453"
          },
          "_U454":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U455":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U456":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U457":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U458":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U459":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U460":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U461":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U462":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U463":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U464":{
            "modref":"global._U464_pt__U465"
          },
          "_U466":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U467":{
            "modref":"global._U467_pt__U468"
          },
          "_U469":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U470":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U471":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U472":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U473":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U474":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U475":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U476":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U477":{
            "modref":"global._U477_pt__U478"
          },
          "_U479":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U480":{
            "modref":"global._U480_pt__U481"
          },
          "_U482":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U483":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U484":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U485":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U486":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U487":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U488":{
            "modref":"global._U488_pt__U489"
          },
          "_U490":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U491":{
            "modref":"global._U491_pt__U492"
          },
          "_U493":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U494":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U495":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U496":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U497":{
            "modref":"global._U497_pt__U498"
          },
          "_U499":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U500":{
            "modref":"global._U500_pt__U501"
          },
          "_U502":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U503":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U504":{
            "modref":"global._U504_pt__U505"
          },
          "_U506":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U507":{
            "modref":"global._U507_pt__U508"
          },
          "_U509":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U510":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U511":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U512":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U513":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U514":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U515":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U516":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U517":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U518":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U519":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U520":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U521":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U522":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U523":{
            "modref":"global._U523_pt__U524"
          },
          "_U525":{
            "modref":"global._U525_pt__U526"
          },
          "_U527":{
            "modref":"global._U527_pt__U528"
          },
          "_U529":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U530":{
            "modref":"global._U530_pt__U531"
          },
          "_U532":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U533":{
            "modref":"global._U533_pt__U534"
          },
          "_U535":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U536":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U537":{
            "modref":"global._U537_pt__U538"
          },
          "_U539":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U540":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U541":{
            "modref":"global._U541_pt__U542"
          },
          "_U543":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U544":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U545":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U546":{
            "modref":"global._U546_pt__U547"
          },
          "_U548":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U549":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U550":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U551":{
            "modref":"global._U551_pt__U552"
          },
          "_U553":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U554":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U555":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U556":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U557":{
            "modref":"global._U557_pt__U558"
          },
          "_U559":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U561":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U562":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U563":{
            "modref":"global._U563_pt__U564"
          },
          "_U565":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U566":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U567":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U568":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U569":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U570":{
            "modref":"global._U570_pt__U571"
          },
          "_U572":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U573":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U574":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U575":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U576":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U577":{
            "modref":"global._U577_pt__U578"
          },
          "_U579":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U580":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U581":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U582":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U583":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U584":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U585":{
            "modref":"global._U585_pt__U586"
          },
          "_U587":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U588":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U589":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U590":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U591":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U592":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U593":{
            "modref":"global._U593_pt__U594"
          },
          "_U595":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U596":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U597":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U598":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U599":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U600":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U601":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U602":{
            "modref":"global._U602_pt__U603"
          },
          "_U604":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U605":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U606":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U607":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U608":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U609":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U610":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U426.out","_U410.in"],
          ["add_825_839_840.in0","_U410.out"],
          ["self.clk","_U412.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","_U412.in"],
          ["_U413.in","_U412.out"],
          ["self.clk","_U413.clk"],
          ["_U414.in","_U413.out"],
          ["self.clk","_U414.clk"],
          ["_U415.in","_U414.out"],
          ["self.clk","_U415.clk"],
          ["_U416.in","_U415.out"],
          ["self.clk","_U416.clk"],
          ["_U417.in","_U416.out"],
          ["self.clk","_U417.clk"],
          ["_U418.in","_U417.out"],
          ["self.clk","_U418.clk"],
          ["_U419.in","_U418.out"],
          ["self.clk","_U419.clk"],
          ["_U420.in","_U419.out"],
          ["self.clk","_U420.clk"],
          ["_U421.in","_U420.out"],
          ["self.clk","_U421.clk"],
          ["_U422.in","_U421.out"],
          ["self.clk","_U422.clk"],
          ["_U423.in","_U422.out"],
          ["self.clk","_U423.clk"],
          ["_U424.in","_U423.out"],
          ["self.clk","_U424.clk"],
          ["_U425.in","_U424.out"],
          ["self.clk","_U425.clk"],
          ["_U426.in","_U425.out"],
          ["self.clk","_U426.clk"],
          ["_U429.out","_U427.in"],
          ["add_825_839_840.in1","_U427.out"],
          ["self.clk","_U429.clk"],
          ["add_conv_stencil_3_838_839.out","_U429.in"],
          ["add_825_839_840.out","_U430.in"],
          ["self.out_conv_stencil","_U430.out"],
          ["_U445.out","_U432.in"],
          ["add_826_837_838.in0","_U432.out"],
          ["self.clk","_U434.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","_U434.in"],
          ["_U435.in","_U434.out"],
          ["self.clk","_U435.clk"],
          ["_U436.in","_U435.out"],
          ["self.clk","_U436.clk"],
          ["_U437.in","_U436.out"],
          ["self.clk","_U437.clk"],
          ["_U438.in","_U437.out"],
          ["self.clk","_U438.clk"],
          ["_U439.in","_U438.out"],
          ["self.clk","_U439.clk"],
          ["_U440.in","_U439.out"],
          ["self.clk","_U440.clk"],
          ["_U441.in","_U440.out"],
          ["self.clk","_U441.clk"],
          ["_U442.in","_U441.out"],
          ["self.clk","_U442.clk"],
          ["_U443.in","_U442.out"],
          ["self.clk","_U443.clk"],
          ["_U444.in","_U443.out"],
          ["self.clk","_U444.clk"],
          ["_U445.in","_U444.out"],
          ["self.clk","_U445.clk"],
          ["_U448.out","_U446.in"],
          ["add_826_837_838.in1","_U446.out"],
          ["self.clk","_U448.clk"],
          ["add_827_836_837.out","_U448.in"],
          ["_U451.out","_U449.in"],
          ["add_conv_stencil_3_838_839.in1","_U449.out"],
          ["self.clk","_U451.clk"],
          ["add_826_837_838.out","_U451.in"],
          ["_U463.out","_U452.in"],
          ["add_827_836_837.in0","_U452.out"],
          ["self.clk","_U454.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","_U454.in"],
          ["_U455.in","_U454.out"],
          ["self.clk","_U455.clk"],
          ["_U456.in","_U455.out"],
          ["self.clk","_U456.clk"],
          ["_U457.in","_U456.out"],
          ["self.clk","_U457.clk"],
          ["_U458.in","_U457.out"],
          ["self.clk","_U458.clk"],
          ["_U459.in","_U458.out"],
          ["self.clk","_U459.clk"],
          ["_U460.in","_U459.out"],
          ["self.clk","_U460.clk"],
          ["_U461.in","_U460.out"],
          ["self.clk","_U461.clk"],
          ["_U462.in","_U461.out"],
          ["self.clk","_U462.clk"],
          ["_U463.in","_U462.out"],
          ["self.clk","_U463.clk"],
          ["_U466.out","_U464.in"],
          ["add_827_836_837.in1","_U464.out"],
          ["self.clk","_U466.clk"],
          ["add_828_835_836.out","_U466.in"],
          ["_U476.out","_U467.in"],
          ["add_828_835_836.in0","_U467.out"],
          ["self.clk","_U469.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","_U469.in"],
          ["_U470.in","_U469.out"],
          ["self.clk","_U470.clk"],
          ["_U471.in","_U470.out"],
          ["self.clk","_U471.clk"],
          ["_U472.in","_U471.out"],
          ["self.clk","_U472.clk"],
          ["_U473.in","_U472.out"],
          ["self.clk","_U473.clk"],
          ["_U474.in","_U473.out"],
          ["self.clk","_U474.clk"],
          ["_U475.in","_U474.out"],
          ["self.clk","_U475.clk"],
          ["_U476.in","_U475.out"],
          ["self.clk","_U476.clk"],
          ["_U479.out","_U477.in"],
          ["add_828_835_836.in1","_U477.out"],
          ["self.clk","_U479.clk"],
          ["add_829_834_835.out","_U479.in"],
          ["_U487.out","_U480.in"],
          ["add_829_834_835.in0","_U480.out"],
          ["self.clk","_U482.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","_U482.in"],
          ["_U483.in","_U482.out"],
          ["self.clk","_U483.clk"],
          ["_U484.in","_U483.out"],
          ["self.clk","_U484.clk"],
          ["_U485.in","_U484.out"],
          ["self.clk","_U485.clk"],
          ["_U486.in","_U485.out"],
          ["self.clk","_U486.clk"],
          ["_U487.in","_U486.out"],
          ["self.clk","_U487.clk"],
          ["_U490.out","_U488.in"],
          ["add_829_834_835.in1","_U488.out"],
          ["self.clk","_U490.clk"],
          ["add_830_833_834.out","_U490.in"],
          ["_U496.out","_U491.in"],
          ["add_830_833_834.in0","_U491.out"],
          ["self.clk","_U493.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","_U493.in"],
          ["_U494.in","_U493.out"],
          ["self.clk","_U494.clk"],
          ["_U495.in","_U494.out"],
          ["self.clk","_U495.clk"],
          ["_U496.in","_U495.out"],
          ["self.clk","_U496.clk"],
          ["_U499.out","_U497.in"],
          ["add_830_833_834.in1","_U497.out"],
          ["self.clk","_U499.clk"],
          ["add_831_832_833.out","_U499.in"],
          ["_U503.out","_U500.in"],
          ["add_831_832_833.in0","_U500.out"],
          ["self.clk","_U502.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","_U502.in"],
          ["_U503.in","_U502.out"],
          ["self.clk","_U503.clk"],
          ["_U506.out","_U504.in"],
          ["add_831_832_833.in1","_U504.out"],
          ["self.clk","_U506.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","_U506.in"],
          ["_U522.out","_U507.in"],
          ["add_conv_stencil_3_838_839.in0","_U507.out"],
          ["self.clk","_U509.clk"],
          ["self.in0_conv_stencil.0","_U509.in"],
          ["_U510.in","_U509.out"],
          ["self.clk","_U510.clk"],
          ["_U511.in","_U510.out"],
          ["self.clk","_U511.clk"],
          ["_U512.in","_U511.out"],
          ["self.clk","_U512.clk"],
          ["_U513.in","_U512.out"],
          ["self.clk","_U513.clk"],
          ["_U514.in","_U513.out"],
          ["self.clk","_U514.clk"],
          ["_U515.in","_U514.out"],
          ["self.clk","_U515.clk"],
          ["_U516.in","_U515.out"],
          ["self.clk","_U516.clk"],
          ["_U517.in","_U516.out"],
          ["self.clk","_U517.clk"],
          ["_U518.in","_U517.out"],
          ["self.clk","_U518.clk"],
          ["_U519.in","_U518.out"],
          ["self.clk","_U519.clk"],
          ["_U520.in","_U519.out"],
          ["self.clk","_U520.clk"],
          ["_U521.in","_U520.out"],
          ["self.clk","_U521.clk"],
          ["_U522.in","_U521.out"],
          ["self.clk","_U522.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U523.in"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0","_U523.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U525.in"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1","_U525.out"],
          ["_U529.out","_U527.in"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0","_U527.out"],
          ["self.clk","_U529.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U529.in"],
          ["_U532.out","_U530.in"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1","_U530.out"],
          ["self.clk","_U532.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U532.in"],
          ["_U536.out","_U533.in"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0","_U533.out"],
          ["self.clk","_U535.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U535.in"],
          ["_U536.in","_U535.out"],
          ["self.clk","_U536.clk"],
          ["_U540.out","_U537.in"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1","_U537.out"],
          ["self.clk","_U539.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U539.in"],
          ["_U540.in","_U539.out"],
          ["self.clk","_U540.clk"],
          ["_U545.out","_U541.in"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0","_U541.out"],
          ["self.clk","_U543.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U543.in"],
          ["_U544.in","_U543.out"],
          ["self.clk","_U544.clk"],
          ["_U545.in","_U544.out"],
          ["self.clk","_U545.clk"],
          ["_U550.out","_U546.in"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1","_U546.out"],
          ["self.clk","_U548.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U548.in"],
          ["_U549.in","_U548.out"],
          ["self.clk","_U549.clk"],
          ["_U550.in","_U549.out"],
          ["self.clk","_U550.clk"],
          ["_U556.out","_U551.in"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0","_U551.out"],
          ["self.clk","_U553.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U553.in"],
          ["_U554.in","_U553.out"],
          ["self.clk","_U554.clk"],
          ["_U555.in","_U554.out"],
          ["self.clk","_U555.clk"],
          ["_U556.in","_U555.out"],
          ["self.clk","_U556.clk"],
          ["_U562.out","_U557.in"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1","_U557.out"],
          ["self.clk","_U559.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U559.in"],
          ["_U560.in","_U559.out"],
          ["self.clk","_U560.clk"],
          ["_U561.in","_U560.out"],
          ["self.clk","_U561.clk"],
          ["_U562.in","_U561.out"],
          ["self.clk","_U562.clk"],
          ["_U569.out","_U563.in"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0","_U563.out"],
          ["self.clk","_U565.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U565.in"],
          ["_U566.in","_U565.out"],
          ["self.clk","_U566.clk"],
          ["_U567.in","_U566.out"],
          ["self.clk","_U567.clk"],
          ["_U568.in","_U567.out"],
          ["self.clk","_U568.clk"],
          ["_U569.in","_U568.out"],
          ["self.clk","_U569.clk"],
          ["_U576.out","_U570.in"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1","_U570.out"],
          ["self.clk","_U572.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U572.in"],
          ["_U573.in","_U572.out"],
          ["self.clk","_U573.clk"],
          ["_U574.in","_U573.out"],
          ["self.clk","_U574.clk"],
          ["_U575.in","_U574.out"],
          ["self.clk","_U575.clk"],
          ["_U576.in","_U575.out"],
          ["self.clk","_U576.clk"],
          ["_U584.out","_U577.in"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0","_U577.out"],
          ["self.clk","_U579.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U579.in"],
          ["_U580.in","_U579.out"],
          ["self.clk","_U580.clk"],
          ["_U581.in","_U580.out"],
          ["self.clk","_U581.clk"],
          ["_U582.in","_U581.out"],
          ["self.clk","_U582.clk"],
          ["_U583.in","_U582.out"],
          ["self.clk","_U583.clk"],
          ["_U584.in","_U583.out"],
          ["self.clk","_U584.clk"],
          ["_U592.out","_U585.in"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1","_U585.out"],
          ["self.clk","_U587.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U587.in"],
          ["_U588.in","_U587.out"],
          ["self.clk","_U588.clk"],
          ["_U589.in","_U588.out"],
          ["self.clk","_U589.clk"],
          ["_U590.in","_U589.out"],
          ["self.clk","_U590.clk"],
          ["_U591.in","_U590.out"],
          ["self.clk","_U591.clk"],
          ["_U592.in","_U591.out"],
          ["self.clk","_U592.clk"],
          ["_U601.out","_U593.in"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0","_U593.out"],
          ["self.clk","_U595.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U595.in"],
          ["_U596.in","_U595.out"],
          ["self.clk","_U596.clk"],
          ["_U597.in","_U596.out"],
          ["self.clk","_U597.clk"],
          ["_U598.in","_U597.out"],
          ["self.clk","_U598.clk"],
          ["_U599.in","_U598.out"],
          ["self.clk","_U599.clk"],
          ["_U600.in","_U599.out"],
          ["self.clk","_U600.clk"],
          ["_U601.in","_U600.out"],
          ["self.clk","_U601.clk"],
          ["_U610.out","_U602.in"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1","_U602.out"],
          ["self.clk","_U604.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U604.in"],
          ["_U605.in","_U604.out"],
          ["self.clk","_U605.clk"],
          ["_U606.in","_U605.out"],
          ["self.clk","_U606.clk"],
          ["_U607.in","_U606.out"],
          ["self.clk","_U607.clk"],
          ["_U608.in","_U607.out"],
          ["self.clk","_U608.clk"],
          ["_U609.in","_U608.out"],
          ["self.clk","_U609.clk"],
          ["_U610.in","_U609.out"],
          ["self.clk","_U610.clk"]
        ]
      },
      "hcompute_conv_stencil_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U4":{
            "modref":"global._U4_pt__U5"
          },
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__667.out","_U4.in"],
          ["self.out_conv_stencil","_U4.out"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U613":{
            "modref":"global._U613_pt__U614"
          }
        },
        "connections":[
          ["self.in0_hw_input_stencil.0","_U613.in"],
          ["self.out_hw_input_global_wrapper_stencil","_U613.out"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U0":{
            "modref":"global._U0_pt__U1"
          }
        },
        "connections":[
          ["self.in0_hw_kernel_stencil.0","_U0.in"],
          ["self.out_hw_kernel_global_wrapper_stencil","_U0.out"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U6":{
            "modref":"global._U6_pt__U7"
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","_U6.in"],
          ["self.out_hw_output_stencil","_U6.out"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U347":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U350":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U533":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U539":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U542":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U545":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U548":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U551":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "and_all__U531":{
            "modref":"corebit.and"
          },
          "and_all__U534":{
            "modref":"corebit.and"
          },
          "and_all__U537":{
            "modref":"corebit.and"
          },
          "and_all__U540":{
            "modref":"corebit.and"
          },
          "and_all__U543":{
            "modref":"corebit.and"
          },
          "and_all__U546":{
            "modref":"corebit.and"
          },
          "and_all__U549":{
            "modref":"corebit.and"
          },
          "and_all__U552":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_3"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_4"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_5"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_6"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_7"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U384":{
            "modref":"global.aff__U370"
          },
          "eq_const_U529":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U532":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U535":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U538":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U541":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U544":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U547":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U550":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U402":{
            "modref":"global.aff__U385"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U420":{
            "modref":"global.aff__U403"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U438":{
            "modref":"global.aff__U421"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U456":{
            "modref":"global.aff__U439"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U474":{
            "modref":"global.aff__U457"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U492":{
            "modref":"global.aff__U475"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U510":{
            "modref":"global.aff__U493"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U528":{
            "modref":"global.aff__U511"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U369":{
            "modref":"global.aff__U355"
          },
          "one__U313":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "sr_end_U315":{
            "modref":"global.sr_end_U315_pt__U316"
          },
          "sr_end_U317":{
            "modref":"global.sr_end_U317_pt__U318"
          },
          "sr_end_U319":{
            "modref":"global.sr_end_U319_pt__U320"
          },
          "sr_end_U321":{
            "modref":"global.sr_end_U321_pt__U322"
          },
          "sr_end_U323":{
            "modref":"global.sr_end_U323_pt__U324"
          },
          "sr_end_U325":{
            "modref":"global.sr_end_U325_pt__U326"
          },
          "sr_end_U327":{
            "modref":"global.sr_end_U327_pt__U328"
          },
          "sr_end_U329":{
            "modref":"global.sr_end_U329_pt__U330"
          },
          "sr_end_U331":{
            "modref":"global.sr_end_U331_pt__U332"
          },
          "sr_end_U333":{
            "modref":"global.sr_end_U333_pt__U334"
          },
          "sr_end_U335":{
            "modref":"global.sr_end_U335_pt__U336"
          },
          "sr_end_U337":{
            "modref":"global.sr_end_U337_pt__U338"
          },
          "sr_end_U339":{
            "modref":"global.sr_end_U339_pt__U340"
          },
          "sr_end_U341":{
            "modref":"global.sr_end_U341_pt__U342"
          },
          "sr_end_U343":{
            "modref":"global.sr_end_U343_pt__U344"
          },
          "sr_end_U345":{
            "modref":"global.sr_end_U345_pt__U346"
          },
          "zero__U314":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U347.out"],
          ["bank_1.chain_data_in","_U348.out"],
          ["bank_2.chain_data_in","_U349.out"],
          ["bank_3.chain_data_in","_U350.out"],
          ["bank_4.chain_data_in","_U351.out"],
          ["bank_5.chain_data_in","_U352.out"],
          ["bank_6.chain_data_in","_U353.out"],
          ["bank_7.chain_data_in","_U354.out"],
          ["eq_const_U529.in1","_U530.out"],
          ["eq_const_U532.in1","_U533.out"],
          ["eq_const_U535.in1","_U536.out"],
          ["eq_const_U538.in1","_U539.out"],
          ["eq_const_U541.in1","_U542.out"],
          ["eq_const_U544.in1","_U545.out"],
          ["eq_const_U547.in1","_U548.out"],
          ["eq_const_U550.in1","_U551.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U531.in0"],
          ["eq_const_U529.out","and_all__U531.in1"],
          ["bank_0.wen_0","and_all__U531.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U534.in0"],
          ["eq_const_U532.out","and_all__U534.in1"],
          ["bank_1.wen_0","and_all__U534.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U537.in0"],
          ["eq_const_U535.out","and_all__U537.in1"],
          ["bank_2.wen_0","and_all__U537.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U540.in0"],
          ["eq_const_U538.out","and_all__U540.in1"],
          ["bank_3.wen_0","and_all__U540.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U543.in0"],
          ["eq_const_U541.out","and_all__U543.in1"],
          ["bank_4.wen_0","and_all__U543.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U546.in0"],
          ["eq_const_U544.out","and_all__U546.in1"],
          ["bank_5.wen_0","and_all__U546.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U549.in0"],
          ["eq_const_U547.out","and_all__U549.in1"],
          ["bank_6.wen_0","and_all__U549.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U552.in0"],
          ["eq_const_U550.out","and_all__U552.in1"],
          ["bank_7.wen_0","and_all__U552.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U402.out","bank_0.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U369.out","bank_0.write_addr_0"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U420.out","bank_1.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U369.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U438.out","bank_2.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U369.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["self.clk","bank_3.clk"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U456.out","bank_3.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U369.out","bank_3.write_addr_0"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["self.clk","bank_4.clk"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U474.out","bank_4.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U369.out","bank_4.write_addr_0"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["self.clk","bank_5.clk"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U492.out","bank_5.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U369.out","bank_5.write_addr_0"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["self.clk","bank_6.clk"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U528.out","bank_6.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U369.out","bank_6.write_addr_0"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["self.clk","bank_7.clk"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U510.out","bank_7.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U369.out","bank_7.write_addr_0"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U384.d"],
          ["eq_const_U529.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U384.out"],
          ["eq_const_U532.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U384.out"],
          ["eq_const_U535.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U384.out"],
          ["eq_const_U538.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U384.out"],
          ["eq_const_U541.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U384.out"],
          ["eq_const_U544.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U384.out"],
          ["eq_const_U547.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U384.out"],
          ["eq_const_U550.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U384.out"],
          ["self.op_hcompute_conv_stencil_3_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["sr_end_U315.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["sr_end_U317.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["sr_end_U319.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["sr_end_U321.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["sr_end_U323.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["sr_end_U325.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["sr_end_U327.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["sr_end_U329.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["sr_end_U331.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["sr_end_U333.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["sr_end_U335.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["sr_end_U337.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["sr_end_U339.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["sr_end_U341.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U343.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U345.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U319.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net.out"],
          ["sr_end_U323.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net.out"],
          ["sr_end_U327.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net.out"],
          ["sr_end_U331.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net.out"],
          ["sr_end_U335.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net.out"],
          ["sr_end_U339.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net.out"],
          ["sr_end_U343.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net.out"],
          ["sr_end_U315.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net.out"],
          ["sr_end_U325.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net.out"],
          ["sr_end_U329.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net.out"],
          ["sr_end_U333.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net.out"],
          ["sr_end_U337.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net.out"],
          ["sr_end_U341.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net.out"],
          ["sr_end_U345.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net.out"],
          ["sr_end_U317.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net.out"],
          ["sr_end_U321.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net.out"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U402.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U420.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U438.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U456.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U474.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U492.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U510.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U528.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U369.d"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1048":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1051":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1054":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U1057":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U1060":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U1063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U1066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U1069":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U1072":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U1075":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
=======
          "const_term_U746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U737":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U739":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U741":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U743":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U745":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U737.out","add_all__U747.in0"],
          ["mul_d1__U739.out","add_all__U747.in1"],
          ["add_all__U748.in0","add_all__U747.out"],
          ["mul_d2__U741.out","add_all__U748.in1"],
          ["add_all__U749.in0","add_all__U748.out"],
          ["mul_d3__U743.out","add_all__U749.in1"],
          ["add_all__U750.in0","add_all__U749.out"],
          ["mul_d4__U745.out","add_all__U750.in1"],
          ["add_all__U751.in0","add_all__U750.out"],
          ["const_term_U746.out","add_all__U751.in1"],
          ["self.out","add_all__U751.out"],
          ["mul_d0__U737.in0","coeff_0_U736.out"],
          ["mul_d1__U739.in0","coeff_1_U738.out"],
          ["mul_d2__U741.in0","coeff_2_U740.out"],
          ["mul_d3__U743.in0","coeff_3_U742.out"],
          ["mul_d4__U745.in0","coeff_4_U744.out"],
          ["self.d.0","mul_d0__U737.in1"],
          ["self.d.1","mul_d1__U739.in1"],
          ["self.d.2","mul_d2__U741.in1"],
          ["self.d.3","mul_d3__U743.in1"],
          ["self.d.4","mul_d4__U745.in1"]
        ]
      },
      "aff__U753":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U765":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U754":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U756":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U762":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U755":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U757":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U755.out","add_all__U765.in0"],
          ["mul_d1__U757.out","add_all__U765.in1"],
          ["add_all__U766.in0","add_all__U765.out"],
          ["mul_d2__U759.out","add_all__U766.in1"],
          ["add_all__U767.in0","add_all__U766.out"],
          ["mul_d3__U761.out","add_all__U767.in1"],
          ["add_all__U768.in0","add_all__U767.out"],
          ["mul_d4__U763.out","add_all__U768.in1"],
          ["add_all__U769.in0","add_all__U768.out"],
          ["const_term_U764.out","add_all__U769.in1"],
          ["self.out","add_all__U769.out"],
          ["mul_d0__U755.in0","coeff_0_U754.out"],
          ["mul_d1__U757.in0","coeff_1_U756.out"],
          ["mul_d2__U759.in0","coeff_2_U758.out"],
          ["mul_d3__U761.in0","coeff_3_U760.out"],
          ["mul_d4__U763.in0","coeff_4_U762.out"],
          ["self.d.0","mul_d0__U755.in1"],
          ["self.d.1","mul_d1__U757.in1"],
          ["self.d.2","mul_d2__U759.in1"],
          ["self.d.3","mul_d3__U761.in1"],
          ["self.d.4","mul_d4__U763.in1"]
        ]
      },
      "aff__U771":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U783":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U787":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U774":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U780":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U775":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U781":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U773.out","add_all__U783.in0"],
          ["mul_d1__U775.out","add_all__U783.in1"],
          ["add_all__U784.in0","add_all__U783.out"],
          ["mul_d2__U777.out","add_all__U784.in1"],
          ["add_all__U785.in0","add_all__U784.out"],
          ["mul_d3__U779.out","add_all__U785.in1"],
          ["add_all__U786.in0","add_all__U785.out"],
          ["mul_d4__U781.out","add_all__U786.in1"],
          ["add_all__U787.in0","add_all__U786.out"],
          ["const_term_U782.out","add_all__U787.in1"],
          ["self.out","add_all__U787.out"],
          ["mul_d0__U773.in0","coeff_0_U772.out"],
          ["mul_d1__U775.in0","coeff_1_U774.out"],
          ["mul_d2__U777.in0","coeff_2_U776.out"],
          ["mul_d3__U779.in0","coeff_3_U778.out"],
          ["mul_d4__U781.in0","coeff_4_U780.out"],
          ["self.d.0","mul_d0__U773.in1"],
          ["self.d.1","mul_d1__U775.in1"],
          ["self.d.2","mul_d2__U777.in1"],
          ["self.d.3","mul_d3__U779.in1"],
          ["self.d.4","mul_d4__U781.in1"]
        ]
      },
      "aff__U789":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U801":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U802":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U792":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U794":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U800":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U793":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U795":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U791.out","add_all__U801.in0"],
          ["mul_d1__U793.out","add_all__U801.in1"],
          ["add_all__U802.in0","add_all__U801.out"],
          ["mul_d2__U795.out","add_all__U802.in1"],
          ["add_all__U803.in0","add_all__U802.out"],
          ["mul_d3__U797.out","add_all__U803.in1"],
          ["add_all__U804.in0","add_all__U803.out"],
          ["mul_d4__U799.out","add_all__U804.in1"],
          ["add_all__U805.in0","add_all__U804.out"],
          ["const_term_U800.out","add_all__U805.in1"],
          ["self.out","add_all__U805.out"],
          ["mul_d0__U791.in0","coeff_0_U790.out"],
          ["mul_d1__U793.in0","coeff_1_U792.out"],
          ["mul_d2__U795.in0","coeff_2_U794.out"],
          ["mul_d3__U797.in0","coeff_3_U796.out"],
          ["mul_d4__U799.in0","coeff_4_U798.out"],
          ["self.d.0","mul_d0__U791.in1"],
          ["self.d.1","mul_d1__U793.in1"],
          ["self.d.2","mul_d2__U795.in1"],
          ["self.d.3","mul_d3__U797.in1"],
          ["self.d.4","mul_d4__U799.in1"]
        ]
      },
      "aff__U807":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U823":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U812":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U818":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U815":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U809.out","add_all__U819.in0"],
          ["mul_d1__U811.out","add_all__U819.in1"],
          ["add_all__U820.in0","add_all__U819.out"],
          ["mul_d2__U813.out","add_all__U820.in1"],
          ["add_all__U821.in0","add_all__U820.out"],
          ["mul_d3__U815.out","add_all__U821.in1"],
          ["add_all__U822.in0","add_all__U821.out"],
          ["mul_d4__U817.out","add_all__U822.in1"],
          ["add_all__U823.in0","add_all__U822.out"],
          ["const_term_U818.out","add_all__U823.in1"],
          ["self.out","add_all__U823.out"],
          ["mul_d0__U809.in0","coeff_0_U808.out"],
          ["mul_d1__U811.in0","coeff_1_U810.out"],
          ["mul_d2__U813.in0","coeff_2_U812.out"],
          ["mul_d3__U815.in0","coeff_3_U814.out"],
          ["mul_d4__U817.in0","coeff_4_U816.out"],
          ["self.d.0","mul_d0__U809.in1"],
          ["self.d.1","mul_d1__U811.in1"],
          ["self.d.2","mul_d2__U813.in1"],
          ["self.d.3","mul_d3__U815.in1"],
          ["self.d.4","mul_d4__U817.in1"]
        ]
      },
      "aff__U825":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U826":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U828":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U830":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U834":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U833":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U827.out","add_all__U837.in0"],
          ["mul_d1__U829.out","add_all__U837.in1"],
          ["add_all__U838.in0","add_all__U837.out"],
          ["mul_d2__U831.out","add_all__U838.in1"],
          ["add_all__U839.in0","add_all__U838.out"],
          ["mul_d3__U833.out","add_all__U839.in1"],
          ["add_all__U840.in0","add_all__U839.out"],
          ["mul_d4__U835.out","add_all__U840.in1"],
          ["add_all__U841.in0","add_all__U840.out"],
          ["const_term_U836.out","add_all__U841.in1"],
          ["self.out","add_all__U841.out"],
          ["mul_d0__U827.in0","coeff_0_U826.out"],
          ["mul_d1__U829.in0","coeff_1_U828.out"],
          ["mul_d2__U831.in0","coeff_2_U830.out"],
          ["mul_d3__U833.in0","coeff_3_U832.out"],
          ["mul_d4__U835.in0","coeff_4_U834.out"],
          ["self.d.0","mul_d0__U827.in1"],
          ["self.d.1","mul_d1__U829.in1"],
          ["self.d.2","mul_d2__U831.in1"],
          ["self.d.3","mul_d3__U833.in1"],
          ["self.d.4","mul_d4__U835.in1"]
        ]
      },
      "aff__U843":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U855":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U844":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U846":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U848":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U850":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U852":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U854":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U845":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U847":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U845.out","add_all__U855.in0"],
          ["mul_d1__U847.out","add_all__U855.in1"],
          ["add_all__U856.in0","add_all__U855.out"],
          ["mul_d2__U849.out","add_all__U856.in1"],
          ["add_all__U857.in0","add_all__U856.out"],
          ["mul_d3__U851.out","add_all__U857.in1"],
          ["add_all__U858.in0","add_all__U857.out"],
          ["mul_d4__U853.out","add_all__U858.in1"],
          ["add_all__U859.in0","add_all__U858.out"],
          ["const_term_U854.out","add_all__U859.in1"],
          ["self.out","add_all__U859.out"],
          ["mul_d0__U845.in0","coeff_0_U844.out"],
          ["mul_d1__U847.in0","coeff_1_U846.out"],
          ["mul_d2__U849.in0","coeff_2_U848.out"],
          ["mul_d3__U851.in0","coeff_3_U850.out"],
          ["mul_d4__U853.in0","coeff_4_U852.out"],
          ["self.d.0","mul_d0__U845.in1"],
          ["self.d.1","mul_d1__U847.in1"],
          ["self.d.2","mul_d2__U849.in1"],
          ["self.d.3","mul_d3__U851.in1"],
          ["self.d.4","mul_d4__U853.in1"]
        ]
      },
      "aff__U861":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U873":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U874":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U875":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U876":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U877":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U862":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U864":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U866":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U868":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U870":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U872":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U863":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U865":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U867":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U871":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U863.out","add_all__U873.in0"],
          ["mul_d1__U865.out","add_all__U873.in1"],
          ["add_all__U874.in0","add_all__U873.out"],
          ["mul_d2__U867.out","add_all__U874.in1"],
          ["add_all__U875.in0","add_all__U874.out"],
          ["mul_d3__U869.out","add_all__U875.in1"],
          ["add_all__U876.in0","add_all__U875.out"],
          ["mul_d4__U871.out","add_all__U876.in1"],
          ["add_all__U877.in0","add_all__U876.out"],
          ["const_term_U872.out","add_all__U877.in1"],
          ["self.out","add_all__U877.out"],
          ["mul_d0__U863.in0","coeff_0_U862.out"],
          ["mul_d1__U865.in0","coeff_1_U864.out"],
          ["mul_d2__U867.in0","coeff_2_U866.out"],
          ["mul_d3__U869.in0","coeff_3_U868.out"],
          ["mul_d4__U871.in0","coeff_4_U870.out"],
          ["self.d.0","mul_d0__U863.in1"],
          ["self.d.1","mul_d1__U865.in1"],
          ["self.d.2","mul_d2__U867.in1"],
          ["self.d.3","mul_d3__U869.in1"],
          ["self.d.4","mul_d4__U871.in1"]
        ]
      },
      "aff__U879":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U894":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U895":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U882":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U886":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U888":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U890":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U881":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U881.out","add_all__U891.in0"],
          ["mul_d1__U883.out","add_all__U891.in1"],
          ["add_all__U892.in0","add_all__U891.out"],
          ["mul_d2__U885.out","add_all__U892.in1"],
          ["add_all__U893.in0","add_all__U892.out"],
          ["mul_d3__U887.out","add_all__U893.in1"],
          ["add_all__U894.in0","add_all__U893.out"],
          ["mul_d4__U889.out","add_all__U894.in1"],
          ["add_all__U895.in0","add_all__U894.out"],
          ["const_term_U890.out","add_all__U895.in1"],
          ["self.out","add_all__U895.out"],
          ["mul_d0__U881.in0","coeff_0_U880.out"],
          ["mul_d1__U883.in0","coeff_1_U882.out"],
          ["mul_d2__U885.in0","coeff_2_U884.out"],
          ["mul_d3__U887.in0","coeff_3_U886.out"],
          ["mul_d4__U889.in0","coeff_4_U888.out"],
          ["self.d.0","mul_d0__U881.in1"],
          ["self.d.1","mul_d1__U883.in1"],
          ["self.d.2","mul_d2__U885.in1"],
          ["self.d.3","mul_d3__U887.in1"],
          ["self.d.4","mul_d4__U889.in1"]
        ]
      },
      "aff__U897":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U909":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U910":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U911":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U912":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U913":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U898":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U900":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U902":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U904":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U906":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U908":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U899":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U901":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U903":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U905":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U907":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U899.out","add_all__U909.in0"],
          ["mul_d1__U901.out","add_all__U909.in1"],
          ["add_all__U910.in0","add_all__U909.out"],
          ["mul_d2__U903.out","add_all__U910.in1"],
          ["add_all__U911.in0","add_all__U910.out"],
          ["mul_d3__U905.out","add_all__U911.in1"],
          ["add_all__U912.in0","add_all__U911.out"],
          ["mul_d4__U907.out","add_all__U912.in1"],
          ["add_all__U913.in0","add_all__U912.out"],
          ["const_term_U908.out","add_all__U913.in1"],
          ["self.out","add_all__U913.out"],
          ["mul_d0__U899.in0","coeff_0_U898.out"],
          ["mul_d1__U901.in0","coeff_1_U900.out"],
          ["mul_d2__U903.in0","coeff_2_U902.out"],
          ["mul_d3__U905.in0","coeff_3_U904.out"],
          ["mul_d4__U907.in0","coeff_4_U906.out"],
          ["self.d.0","mul_d0__U899.in1"],
          ["self.d.1","mul_d1__U901.in1"],
          ["self.d.2","mul_d2__U903.in1"],
          ["self.d.3","mul_d3__U905.in1"],
          ["self.d.4","mul_d4__U907.in1"]
        ]
      },
      "aff__U915":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U916":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U922":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U924":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U926":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U917":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U917.out","add_all__U927.in0"],
          ["mul_d1__U919.out","add_all__U927.in1"],
          ["add_all__U928.in0","add_all__U927.out"],
          ["mul_d2__U921.out","add_all__U928.in1"],
          ["add_all__U929.in0","add_all__U928.out"],
          ["mul_d3__U923.out","add_all__U929.in1"],
          ["add_all__U930.in0","add_all__U929.out"],
          ["mul_d4__U925.out","add_all__U930.in1"],
          ["add_all__U931.in0","add_all__U930.out"],
          ["const_term_U926.out","add_all__U931.in1"],
          ["self.out","add_all__U931.out"],
          ["mul_d0__U917.in0","coeff_0_U916.out"],
          ["mul_d1__U919.in0","coeff_1_U918.out"],
          ["mul_d2__U921.in0","coeff_2_U920.out"],
          ["mul_d3__U923.in0","coeff_3_U922.out"],
          ["mul_d4__U925.in0","coeff_4_U924.out"],
          ["self.d.0","mul_d0__U917.in1"],
          ["self.d.1","mul_d1__U919.in1"],
          ["self.d.2","mul_d2__U921.in1"],
          ["self.d.3","mul_d3__U923.in1"],
          ["self.d.4","mul_d4__U925.in1"]
        ]
      },
      "aff__U933":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U945":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U946":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U947":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U948":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U949":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U936":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U938":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U940":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U942":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U944":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U935":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U937":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U939":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U941":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U943":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U935.out","add_all__U945.in0"],
          ["mul_d1__U937.out","add_all__U945.in1"],
          ["add_all__U946.in0","add_all__U945.out"],
          ["mul_d2__U939.out","add_all__U946.in1"],
          ["add_all__U947.in0","add_all__U946.out"],
          ["mul_d3__U941.out","add_all__U947.in1"],
          ["add_all__U948.in0","add_all__U947.out"],
          ["mul_d4__U943.out","add_all__U948.in1"],
          ["add_all__U949.in0","add_all__U948.out"],
          ["const_term_U944.out","add_all__U949.in1"],
          ["self.out","add_all__U949.out"],
          ["mul_d0__U935.in0","coeff_0_U934.out"],
          ["mul_d1__U937.in0","coeff_1_U936.out"],
          ["mul_d2__U939.in0","coeff_2_U938.out"],
          ["mul_d3__U941.in0","coeff_3_U940.out"],
          ["mul_d4__U943.in0","coeff_4_U942.out"],
          ["self.d.0","mul_d0__U935.in1"],
          ["self.d.1","mul_d1__U937.in1"],
          ["self.d.2","mul_d2__U939.in1"],
          ["self.d.3","mul_d3__U941.in1"],
          ["self.d.4","mul_d4__U943.in1"]
        ]
      },
      "aff__U951":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U964":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U954":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U956":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U958":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U962":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U953":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U953.out","add_all__U963.in0"],
          ["mul_d1__U955.out","add_all__U963.in1"],
          ["add_all__U964.in0","add_all__U963.out"],
          ["mul_d2__U957.out","add_all__U964.in1"],
          ["add_all__U965.in0","add_all__U964.out"],
          ["mul_d3__U959.out","add_all__U965.in1"],
          ["add_all__U966.in0","add_all__U965.out"],
          ["mul_d4__U961.out","add_all__U966.in1"],
          ["add_all__U967.in0","add_all__U966.out"],
          ["const_term_U962.out","add_all__U967.in1"],
          ["self.out","add_all__U967.out"],
          ["mul_d0__U953.in0","coeff_0_U952.out"],
          ["mul_d1__U955.in0","coeff_1_U954.out"],
          ["mul_d2__U957.in0","coeff_2_U956.out"],
          ["mul_d3__U959.in0","coeff_3_U958.out"],
          ["mul_d4__U961.in0","coeff_4_U960.out"],
          ["self.d.0","mul_d0__U953.in1"],
          ["self.d.1","mul_d1__U955.in1"],
          ["self.d.2","mul_d2__U957.in1"],
          ["self.d.3","mul_d3__U959.in1"],
          ["self.d.4","mul_d4__U961.in1"]
        ]
      },
      "aff__U969":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U981":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U982":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U983":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U984":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U985":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U970":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U972":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U974":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U976":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U978":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U980":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U971":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U973":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U979":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U971.out","add_all__U981.in0"],
          ["mul_d1__U973.out","add_all__U981.in1"],
          ["add_all__U982.in0","add_all__U981.out"],
          ["mul_d2__U975.out","add_all__U982.in1"],
          ["add_all__U983.in0","add_all__U982.out"],
          ["mul_d3__U977.out","add_all__U983.in1"],
          ["add_all__U984.in0","add_all__U983.out"],
          ["mul_d4__U979.out","add_all__U984.in1"],
          ["add_all__U985.in0","add_all__U984.out"],
          ["const_term_U980.out","add_all__U985.in1"],
          ["self.out","add_all__U985.out"],
          ["mul_d0__U971.in0","coeff_0_U970.out"],
          ["mul_d1__U973.in0","coeff_1_U972.out"],
          ["mul_d2__U975.in0","coeff_2_U974.out"],
          ["mul_d3__U977.in0","coeff_3_U976.out"],
          ["mul_d4__U979.in0","coeff_4_U978.out"],
          ["self.d.0","mul_d0__U971.in1"],
          ["self.d.1","mul_d1__U973.in1"],
          ["self.d.2","mul_d2__U975.in1"],
          ["self.d.3","mul_d3__U977.in1"],
          ["self.d.4","mul_d4__U979.in1"]
        ]
      },
      "aff__U987":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U988":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U990":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U992":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U996":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U998":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U997":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U999.out","add_all__U1000.in0"],
          ["mul_d2__U993.out","add_all__U1000.in1"],
          ["add_all__U1001.in0","add_all__U1000.out"],
          ["mul_d3__U995.out","add_all__U1001.in1"],
          ["add_all__U1002.in0","add_all__U1001.out"],
          ["mul_d4__U997.out","add_all__U1002.in1"],
          ["add_all__U1003.in0","add_all__U1002.out"],
          ["const_term_U998.out","add_all__U1003.in1"],
          ["self.out","add_all__U1003.out"],
          ["mul_d0__U989.out","add_all__U999.in0"],
          ["mul_d1__U991.out","add_all__U999.in1"],
          ["mul_d0__U989.in0","coeff_0_U988.out"],
          ["mul_d1__U991.in0","coeff_1_U990.out"],
          ["mul_d2__U993.in0","coeff_2_U992.out"],
          ["mul_d3__U995.in0","coeff_3_U994.out"],
          ["mul_d4__U997.in0","coeff_4_U996.out"],
          ["self.d.0","mul_d0__U989.in1"],
          ["self.d.1","mul_d1__U991.in1"],
          ["self.d.2","mul_d2__U993.in1"],
          ["self.d.3","mul_d3__U995.in1"],
          ["self.d.4","mul_d4__U997.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U104":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U111":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U118":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U23":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U51":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U74":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U97":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "array_delay_U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U18.clk"],
          ["self.in.0","_U18.in"],
          ["self.out.0","_U18.out"],
          ["self.clk","_U19.clk"],
          ["self.in.1","_U19.in"],
          ["self.out.1","_U19.out"],
          ["self.clk","_U20.clk"],
          ["self.in.2","_U20.in"],
          ["self.out.2","_U20.out"],
          ["self.clk","_U21.clk"],
          ["self.in.3","_U21.in"],
          ["self.out.3","_U21.out"],
          ["self.clk","_U22.clk"],
          ["self.in.4","_U22.in"],
          ["self.out.4","_U22.out"]
        ]
      },
      "array_delay_U37":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U40":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U41":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U38.clk"],
          ["self.in.0","_U38.in"],
          ["self.out.0","_U38.out"],
          ["self.clk","_U39.clk"],
          ["self.in.1","_U39.in"],
          ["self.out.1","_U39.out"],
          ["self.clk","_U40.clk"],
          ["self.in.2","_U40.in"],
          ["self.out.2","_U40.out"],
          ["self.clk","_U41.clk"],
          ["self.in.3","_U41.in"],
          ["self.out.3","_U41.out"]
        ]
      },
      "array_delay_U46":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U50":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U47.clk"],
          ["self.in.0","_U47.in"],
          ["self.out.0","_U47.out"],
          ["self.clk","_U48.clk"],
          ["self.in.1","_U48.in"],
          ["self.out.1","_U48.out"],
          ["self.clk","_U49.clk"],
          ["self.in.2","_U49.in"],
          ["self.out.2","_U49.out"],
          ["self.clk","_U50.clk"],
          ["self.in.3","_U50.in"],
          ["self.out.3","_U50.out"]
        ]
      },
      "array_delay_U58":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U59":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U60":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U62":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U63":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U59.clk"],
          ["self.in.0","_U59.in"],
          ["self.out.0","_U59.out"],
          ["self.clk","_U60.clk"],
          ["self.in.1","_U60.in"],
          ["self.out.1","_U60.out"],
          ["self.clk","_U61.clk"],
          ["self.in.2","_U61.in"],
          ["self.out.2","_U61.out"],
          ["self.clk","_U62.clk"],
          ["self.in.3","_U62.in"],
          ["self.out.3","_U62.out"],
          ["self.clk","_U63.clk"],
          ["self.in.4","_U63.in"],
          ["self.out.4","_U63.out"]
        ]
      },
      "array_delay_U68":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U71":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U69.clk"],
          ["self.in.0","_U69.in"],
          ["self.out.0","_U69.out"],
          ["self.clk","_U70.clk"],
          ["self.in.1","_U70.in"],
          ["self.out.1","_U70.out"],
          ["self.clk","_U71.clk"],
          ["self.in.2","_U71.in"],
          ["self.out.2","_U71.out"],
          ["self.clk","_U72.clk"],
          ["self.in.3","_U72.in"],
          ["self.out.3","_U72.out"],
          ["self.clk","_U73.clk"],
          ["self.in.4","_U73.in"],
          ["self.out.4","_U73.out"]
        ]
      },
      "array_delay_U7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U9":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U10.clk"],
          ["self.in.2","_U10.in"],
          ["self.out.2","_U10.out"],
          ["self.clk","_U11.clk"],
          ["self.in.3","_U11.in"],
          ["self.out.3","_U11.out"],
          ["self.clk","_U12.clk"],
          ["self.in.4","_U12.in"],
          ["self.out.4","_U12.out"],
          ["self.clk","_U8.clk"],
          ["self.in.0","_U8.in"],
          ["self.out.0","_U8.out"],
          ["self.clk","_U9.clk"],
          ["self.in.1","_U9.in"],
          ["self.out.1","_U9.out"]
        ]
      },
      "array_delay_U81":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U82":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U83":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U84":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U85":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U86":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U82.clk"],
          ["self.in.0","_U82.in"],
          ["self.out.0","_U82.out"],
          ["self.clk","_U83.clk"],
          ["self.in.1","_U83.in"],
          ["self.out.1","_U83.out"],
          ["self.clk","_U84.clk"],
          ["self.in.2","_U84.in"],
          ["self.out.2","_U84.out"],
          ["self.clk","_U85.clk"],
          ["self.in.3","_U85.in"],
          ["self.out.3","_U85.out"],
          ["self.clk","_U86.clk"],
          ["self.in.4","_U86.in"],
          ["self.out.4","_U86.out"]
        ]
      },
      "array_delay_U91":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U92":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U93":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U94":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U96":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U92.clk"],
          ["self.in.0","_U92.in"],
          ["self.out.0","_U92.out"],
          ["self.clk","_U93.clk"],
          ["self.in.1","_U93.in"],
          ["self.out.1","_U93.out"],
          ["self.clk","_U94.clk"],
          ["self.in.2","_U94.in"],
          ["self.out.2","_U94.out"],
          ["self.clk","_U95.clk"],
          ["self.in.3","_U95.in"],
          ["self.out.3","_U95.out"],
          ["self.clk","_U96.clk"],
          ["self.in.4","_U96.in"],
          ["self.out.4","_U96.out"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_3_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_4_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_5_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U302":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U304":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301":{
            "modref":"global.aff__U287"
          },
          "chain_mux_U309":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "chain_mux_U310":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_3_43_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_4_25_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_5_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U303":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U305":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U307":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U139":{
            "modref":"global.aff__U128"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U151":{
            "modref":"global.aff__U140"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U169":{
            "modref":"global.aff__U152"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U235":{
            "modref":"global.aff__U218"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U187":{
            "modref":"global.aff__U170"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U253":{
            "modref":"global.aff__U236"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U205":{
            "modref":"global.aff__U188"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U271":{
            "modref":"global.aff__U254"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U217":{
            "modref":"global.aff__U206"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U286":{
            "modref":"global.aff__U272"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U125.out"],
          ["bank_1.chain_data_in","_U126.out"],
          ["bank_2.chain_data_in","_U127.out"],
          ["self.clk","_U302.clk"],
          ["bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301.out","_U302.in"],
          ["eq_const_U303.in0","_U302.out"],
          ["eq_const_U305.in0","_U302.out"],
          ["eq_const_U307.in0","_U302.out"],
          ["eq_const_U303.in1","_U304.out"],
          ["eq_const_U305.in1","_U306.out"],
          ["eq_const_U307.in1","_U308.out"],
          ["one_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_conv_stencil_3_write.0","bank_0.data_in_0"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_3_43_net.in","bank_0.data_out_0"],
          ["chain_mux_U310.in1","bank_0.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U235.out","bank_0.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U286.out","bank_0.read_addr_1"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_0.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.ren_1"],
          ["self.rst_n","bank_0.rst_n"],
          ["self.op_hcompute_conv_stencil_3_write_wen","bank_0.wen_0"],
          ["self.op_hcompute_conv_stencil_write_wen","bank_0.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U169.out","bank_0.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U217.out","bank_0.write_addr_1"],
          ["one_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_1.data_in_0"],
          ["self.op_hcompute_conv_stencil_4_write.0","bank_1.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_4_25_net.in","bank_1.data_out_0"],
          ["chain_mux_U309.in0","bank_1.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U253.out","bank_1.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U286.out","bank_1.read_addr_1"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_1.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_1.ren_1"],
          ["self.rst_n","bank_1.rst_n"],
          ["self.op_hcompute_conv_stencil_1_write_wen","bank_1.wen_0"],
          ["self.op_hcompute_conv_stencil_4_write_wen","bank_1.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U139.out","bank_1.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U187.out","bank_1.write_addr_1"],
          ["one_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_conv_stencil_2_write.0","bank_2.data_in_0"],
          ["self.op_hcompute_conv_stencil_5_write.0","bank_2.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_5_7_net.in","bank_2.data_out_0"],
          ["chain_mux_U309.in1","bank_2.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U271.out","bank_2.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U286.out","bank_2.read_addr_1"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_2.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_2.ren_1"],
          ["self.rst_n","bank_2.rst_n"],
          ["self.op_hcompute_conv_stencil_2_write_wen","bank_2.wen_0"],
          ["self.op_hcompute_conv_stencil_5_write_wen","bank_2.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U151.out","bank_2.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U205.out","bank_2.write_addr_1"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301.d"],
          ["chain_mux_U310.in0","chain_mux_U309.out"],
          ["eq_const_U307.out","chain_mux_U309.sel"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_net.in","chain_mux_U310.out"],
          ["eq_const_U303.out","chain_mux_U310.sel"],
          ["self.op_hcompute_conv_stencil_3_read.0","conv_stencil_op_hcompute_conv_stencil_3_43_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.0","conv_stencil_op_hcompute_conv_stencil_4_25_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.0","conv_stencil_op_hcompute_conv_stencil_5_7_net.out"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_net.out"],
          ["self.op_hcompute_conv_stencil_1_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U139.d"],
          ["self.op_hcompute_conv_stencil_2_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U151.d"],
          ["self.op_hcompute_conv_stencil_3_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U169.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U235.d"],
          ["self.op_hcompute_conv_stencil_4_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U187.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U253.d"],
          ["self.op_hcompute_conv_stencil_5_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U205.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U271.d"],
          ["self.op_hcompute_conv_stencil_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U217.d"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U286.d"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_2"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_3"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_4"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_5"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_kernel_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","inner_compute.in0_hw_kernel_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0","inner_compute.out_hw_kernel_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__667.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__670.out"]
        ]
      },
      "hcompute_conv_stencil_1_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U201":{
            "modref":"global._U201_pt__U202"
          },
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__670.out","_U201.in"],
          ["self.out_conv_stencil","_U201.out"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__673.out"]
        ]
      },
      "hcompute_conv_stencil_2_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U611":{
            "modref":"global._U611_pt__U612"
          },
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__673.out","_U611.in"],
          ["self.out_conv_stencil","_U611.out"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","add_691_705_706.in0"],
          ["add_conv_stencil_1_704_705.out","add_691_705_706.in1"],
          ["self.out_conv_stencil","add_691_705_706.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","add_692_703_704.in0"],
          ["add_693_702_703.out","add_692_703_704.in1"],
          ["add_conv_stencil_1_704_705.in1","add_692_703_704.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","add_693_702_703.in0"],
          ["add_694_701_702.out","add_693_702_703.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","add_694_701_702.in0"],
          ["add_695_700_701.out","add_694_701_702.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","add_695_700_701.in0"],
          ["add_696_699_700.out","add_695_700_701.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","add_696_699_700.in0"],
          ["add_697_698_699.out","add_696_699_700.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","add_697_698_699.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","add_697_698_699.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_704_705.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1"]
        ]
      },
      "hcompute_conv_stencil_3_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U406":{
            "modref":"global._U406_pt__U407"
          },
          "_U408":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U409":{
            "modref":"global._U409_pt__U410"
          },
          "_U411":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U412":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U413":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U414":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U415":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U416":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U417":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U418":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U419":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U420":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U421":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U422":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U423":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U424":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U425":{
            "modref":"global._U425_pt__U426"
          },
          "_U427":{
            "modref":"global._U427_pt__U428"
          },
          "_U429":{
            "modref":"global._U429_pt__U430"
          },
          "_U431":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U432":{
            "modref":"global._U432_pt__U433"
          },
          "_U434":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U435":{
            "modref":"global._U435_pt__U436"
          },
          "_U437":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U438":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U439":{
            "modref":"global._U439_pt__U440"
          },
          "_U441":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U442":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U443":{
            "modref":"global._U443_pt__U444"
          },
          "_U445":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U446":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U447":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U448":{
            "modref":"global._U448_pt__U449"
          },
          "_U450":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U451":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U452":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U453":{
            "modref":"global._U453_pt__U454"
          },
          "_U455":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U456":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U457":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U458":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U459":{
            "modref":"global._U459_pt__U460"
          },
          "_U461":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U462":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U463":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U464":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U465":{
            "modref":"global._U465_pt__U466"
          },
          "_U467":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U468":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U469":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U470":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U471":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U472":{
            "modref":"global._U472_pt__U473"
          },
          "_U474":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U475":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U476":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U477":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U478":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U479":{
            "modref":"global._U479_pt__U480"
          },
          "_U481":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U482":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U483":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U484":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U485":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U486":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U487":{
            "modref":"global._U487_pt__U488"
          },
          "_U489":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U490":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U491":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U492":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U493":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U494":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U495":{
            "modref":"global._U495_pt__U496"
          },
          "_U497":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U498":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U499":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U500":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U501":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U502":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U503":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U504":{
            "modref":"global._U504_pt__U505"
          },
          "_U506":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U507":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U508":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U509":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U510":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U511":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U512":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U513":{
            "modref":"global._U513_pt__U514"
          },
          "_U515":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U516":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U517":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U518":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U519":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U520":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U521":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U522":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U523":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U524":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U525":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U526":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U527":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U528":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U529":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U530":{
            "modref":"global._U530_pt__U531"
          },
          "_U532":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U533":{
            "modref":"global._U533_pt__U534"
          },
          "_U535":{
            "modref":"global._U535_pt__U536"
          },
          "_U537":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U538":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U539":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U540":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U541":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U542":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U543":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U544":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U545":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U546":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U547":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U548":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U549":{
            "modref":"global._U549_pt__U550"
          },
          "_U551":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U552":{
            "modref":"global._U552_pt__U553"
          },
          "_U554":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U555":{
            "modref":"global._U555_pt__U556"
          },
          "_U557":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U558":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U559":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U561":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U562":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U563":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U564":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U565":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U566":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U567":{
            "modref":"global._U567_pt__U568"
          },
          "_U569":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U570":{
            "modref":"global._U570_pt__U571"
          },
          "_U572":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U573":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U574":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U575":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U576":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U577":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U578":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U579":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U580":{
            "modref":"global._U580_pt__U581"
          },
          "_U582":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U583":{
            "modref":"global._U583_pt__U584"
          },
          "_U585":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U586":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U587":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U588":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U589":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U590":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U591":{
            "modref":"global._U591_pt__U592"
          },
          "_U593":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U594":{
            "modref":"global._U594_pt__U595"
          },
          "_U596":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U597":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U598":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U599":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U600":{
            "modref":"global._U600_pt__U601"
          },
          "_U602":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U603":{
            "modref":"global._U603_pt__U604"
          },
          "_U605":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U606":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U408.out","_U406.in"],
          ["add_697_698_699.in1","_U406.out"],
          ["self.clk","_U408.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","_U408.in"],
          ["_U424.out","_U409.in"],
          ["add_conv_stencil_1_704_705.in0","_U409.out"],
          ["self.clk","_U411.clk"],
          ["self.in0_conv_stencil.0","_U411.in"],
          ["_U412.in","_U411.out"],
          ["self.clk","_U412.clk"],
          ["_U413.in","_U412.out"],
          ["self.clk","_U413.clk"],
          ["_U414.in","_U413.out"],
          ["self.clk","_U414.clk"],
          ["_U415.in","_U414.out"],
          ["self.clk","_U415.clk"],
          ["_U416.in","_U415.out"],
          ["self.clk","_U416.clk"],
          ["_U417.in","_U416.out"],
          ["self.clk","_U417.clk"],
          ["_U418.in","_U417.out"],
          ["self.clk","_U418.clk"],
          ["_U419.in","_U418.out"],
          ["self.clk","_U419.clk"],
          ["_U420.in","_U419.out"],
          ["self.clk","_U420.clk"],
          ["_U421.in","_U420.out"],
          ["self.clk","_U421.clk"],
          ["_U422.in","_U421.out"],
          ["self.clk","_U422.clk"],
          ["_U423.in","_U422.out"],
          ["self.clk","_U423.clk"],
          ["_U424.in","_U423.out"],
          ["self.clk","_U424.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U425.in"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0","_U425.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U427.in"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1","_U427.out"],
          ["_U431.out","_U429.in"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0","_U429.out"],
          ["self.clk","_U431.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U431.in"],
          ["_U434.out","_U432.in"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1","_U432.out"],
          ["self.clk","_U434.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U434.in"],
          ["_U438.out","_U435.in"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0","_U435.out"],
          ["self.clk","_U437.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U437.in"],
          ["_U438.in","_U437.out"],
          ["self.clk","_U438.clk"],
          ["_U442.out","_U439.in"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1","_U439.out"],
          ["self.clk","_U441.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U441.in"],
          ["_U442.in","_U441.out"],
          ["self.clk","_U442.clk"],
          ["_U447.out","_U443.in"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0","_U443.out"],
          ["self.clk","_U445.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U445.in"],
          ["_U446.in","_U445.out"],
          ["self.clk","_U446.clk"],
          ["_U447.in","_U446.out"],
          ["self.clk","_U447.clk"],
          ["_U452.out","_U448.in"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1","_U448.out"],
          ["self.clk","_U450.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U450.in"],
          ["_U451.in","_U450.out"],
          ["self.clk","_U451.clk"],
          ["_U452.in","_U451.out"],
          ["self.clk","_U452.clk"],
          ["_U458.out","_U453.in"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0","_U453.out"],
          ["self.clk","_U455.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U455.in"],
          ["_U456.in","_U455.out"],
          ["self.clk","_U456.clk"],
          ["_U457.in","_U456.out"],
          ["self.clk","_U457.clk"],
          ["_U458.in","_U457.out"],
          ["self.clk","_U458.clk"],
          ["_U464.out","_U459.in"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1","_U459.out"],
          ["self.clk","_U461.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U461.in"],
          ["_U462.in","_U461.out"],
          ["self.clk","_U462.clk"],
          ["_U463.in","_U462.out"],
          ["self.clk","_U463.clk"],
          ["_U464.in","_U463.out"],
          ["self.clk","_U464.clk"],
          ["_U471.out","_U465.in"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0","_U465.out"],
          ["self.clk","_U467.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U467.in"],
          ["_U468.in","_U467.out"],
          ["self.clk","_U468.clk"],
          ["_U469.in","_U468.out"],
          ["self.clk","_U469.clk"],
          ["_U470.in","_U469.out"],
          ["self.clk","_U470.clk"],
          ["_U471.in","_U470.out"],
          ["self.clk","_U471.clk"],
          ["_U478.out","_U472.in"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1","_U472.out"],
          ["self.clk","_U474.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U474.in"],
          ["_U475.in","_U474.out"],
          ["self.clk","_U475.clk"],
          ["_U476.in","_U475.out"],
          ["self.clk","_U476.clk"],
          ["_U477.in","_U476.out"],
          ["self.clk","_U477.clk"],
          ["_U478.in","_U477.out"],
          ["self.clk","_U478.clk"],
          ["_U486.out","_U479.in"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0","_U479.out"],
          ["self.clk","_U481.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U481.in"],
          ["_U482.in","_U481.out"],
          ["self.clk","_U482.clk"],
          ["_U483.in","_U482.out"],
          ["self.clk","_U483.clk"],
          ["_U484.in","_U483.out"],
          ["self.clk","_U484.clk"],
          ["_U485.in","_U484.out"],
          ["self.clk","_U485.clk"],
          ["_U486.in","_U485.out"],
          ["self.clk","_U486.clk"],
          ["_U494.out","_U487.in"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1","_U487.out"],
          ["self.clk","_U489.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U489.in"],
          ["_U490.in","_U489.out"],
          ["self.clk","_U490.clk"],
          ["_U491.in","_U490.out"],
          ["self.clk","_U491.clk"],
          ["_U492.in","_U491.out"],
          ["self.clk","_U492.clk"],
          ["_U493.in","_U492.out"],
          ["self.clk","_U493.clk"],
          ["_U494.in","_U493.out"],
          ["self.clk","_U494.clk"],
          ["_U503.out","_U495.in"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0","_U495.out"],
          ["self.clk","_U497.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U497.in"],
          ["_U498.in","_U497.out"],
          ["self.clk","_U498.clk"],
          ["_U499.in","_U498.out"],
          ["self.clk","_U499.clk"],
          ["_U500.in","_U499.out"],
          ["self.clk","_U500.clk"],
          ["_U501.in","_U500.out"],
          ["self.clk","_U501.clk"],
          ["_U502.in","_U501.out"],
          ["self.clk","_U502.clk"],
          ["_U503.in","_U502.out"],
          ["self.clk","_U503.clk"],
          ["_U512.out","_U504.in"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1","_U504.out"],
          ["self.clk","_U506.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U506.in"],
          ["_U507.in","_U506.out"],
          ["self.clk","_U507.clk"],
          ["_U508.in","_U507.out"],
          ["self.clk","_U508.clk"],
          ["_U509.in","_U508.out"],
          ["self.clk","_U509.clk"],
          ["_U510.in","_U509.out"],
          ["self.clk","_U510.clk"],
          ["_U511.in","_U510.out"],
          ["self.clk","_U511.clk"],
          ["_U512.in","_U511.out"],
          ["self.clk","_U512.clk"],
          ["_U529.out","_U513.in"],
          ["add_691_705_706.in0","_U513.out"],
          ["self.clk","_U515.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","_U515.in"],
          ["_U516.in","_U515.out"],
          ["self.clk","_U516.clk"],
          ["_U517.in","_U516.out"],
          ["self.clk","_U517.clk"],
          ["_U518.in","_U517.out"],
          ["self.clk","_U518.clk"],
          ["_U519.in","_U518.out"],
          ["self.clk","_U519.clk"],
          ["_U520.in","_U519.out"],
          ["self.clk","_U520.clk"],
          ["_U521.in","_U520.out"],
          ["self.clk","_U521.clk"],
          ["_U522.in","_U521.out"],
          ["self.clk","_U522.clk"],
          ["_U523.in","_U522.out"],
          ["self.clk","_U523.clk"],
          ["_U524.in","_U523.out"],
          ["self.clk","_U524.clk"],
          ["_U525.in","_U524.out"],
          ["self.clk","_U525.clk"],
          ["_U526.in","_U525.out"],
          ["self.clk","_U526.clk"],
          ["_U527.in","_U526.out"],
          ["self.clk","_U527.clk"],
          ["_U528.in","_U527.out"],
          ["self.clk","_U528.clk"],
          ["_U529.in","_U528.out"],
          ["self.clk","_U529.clk"],
          ["_U532.out","_U530.in"],
          ["add_691_705_706.in1","_U530.out"],
          ["self.clk","_U532.clk"],
          ["add_conv_stencil_1_704_705.out","_U532.in"],
          ["add_691_705_706.out","_U533.in"],
          ["self.out_conv_stencil","_U533.out"],
          ["_U548.out","_U535.in"],
          ["add_692_703_704.in0","_U535.out"],
          ["self.clk","_U537.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","_U537.in"],
          ["_U538.in","_U537.out"],
          ["self.clk","_U538.clk"],
          ["_U539.in","_U538.out"],
          ["self.clk","_U539.clk"],
          ["_U540.in","_U539.out"],
          ["self.clk","_U540.clk"],
          ["_U541.in","_U540.out"],
          ["self.clk","_U541.clk"],
          ["_U542.in","_U541.out"],
          ["self.clk","_U542.clk"],
          ["_U543.in","_U542.out"],
          ["self.clk","_U543.clk"],
          ["_U544.in","_U543.out"],
          ["self.clk","_U544.clk"],
          ["_U545.in","_U544.out"],
          ["self.clk","_U545.clk"],
          ["_U546.in","_U545.out"],
          ["self.clk","_U546.clk"],
          ["_U547.in","_U546.out"],
          ["self.clk","_U547.clk"],
          ["_U548.in","_U547.out"],
          ["self.clk","_U548.clk"],
          ["_U551.out","_U549.in"],
          ["add_692_703_704.in1","_U549.out"],
          ["self.clk","_U551.clk"],
          ["add_693_702_703.out","_U551.in"],
          ["_U554.out","_U552.in"],
          ["add_conv_stencil_1_704_705.in1","_U552.out"],
          ["self.clk","_U554.clk"],
          ["add_692_703_704.out","_U554.in"],
          ["_U566.out","_U555.in"],
          ["add_693_702_703.in0","_U555.out"],
          ["self.clk","_U557.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","_U557.in"],
          ["_U558.in","_U557.out"],
          ["self.clk","_U558.clk"],
          ["_U559.in","_U558.out"],
          ["self.clk","_U559.clk"],
          ["_U560.in","_U559.out"],
          ["self.clk","_U560.clk"],
          ["_U561.in","_U560.out"],
          ["self.clk","_U561.clk"],
          ["_U562.in","_U561.out"],
          ["self.clk","_U562.clk"],
          ["_U563.in","_U562.out"],
          ["self.clk","_U563.clk"],
          ["_U564.in","_U563.out"],
          ["self.clk","_U564.clk"],
          ["_U565.in","_U564.out"],
          ["self.clk","_U565.clk"],
          ["_U566.in","_U565.out"],
          ["self.clk","_U566.clk"],
          ["_U569.out","_U567.in"],
          ["add_693_702_703.in1","_U567.out"],
          ["self.clk","_U569.clk"],
          ["add_694_701_702.out","_U569.in"],
          ["_U579.out","_U570.in"],
          ["add_694_701_702.in0","_U570.out"],
          ["self.clk","_U572.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","_U572.in"],
          ["_U573.in","_U572.out"],
          ["self.clk","_U573.clk"],
          ["_U574.in","_U573.out"],
          ["self.clk","_U574.clk"],
          ["_U575.in","_U574.out"],
          ["self.clk","_U575.clk"],
          ["_U576.in","_U575.out"],
          ["self.clk","_U576.clk"],
          ["_U577.in","_U576.out"],
          ["self.clk","_U577.clk"],
          ["_U578.in","_U577.out"],
          ["self.clk","_U578.clk"],
          ["_U579.in","_U578.out"],
          ["self.clk","_U579.clk"],
          ["_U582.out","_U580.in"],
          ["add_694_701_702.in1","_U580.out"],
          ["self.clk","_U582.clk"],
          ["add_695_700_701.out","_U582.in"],
          ["_U590.out","_U583.in"],
          ["add_695_700_701.in0","_U583.out"],
          ["self.clk","_U585.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","_U585.in"],
          ["_U586.in","_U585.out"],
          ["self.clk","_U586.clk"],
          ["_U587.in","_U586.out"],
          ["self.clk","_U587.clk"],
          ["_U588.in","_U587.out"],
          ["self.clk","_U588.clk"],
          ["_U589.in","_U588.out"],
          ["self.clk","_U589.clk"],
          ["_U590.in","_U589.out"],
          ["self.clk","_U590.clk"],
          ["_U593.out","_U591.in"],
          ["add_695_700_701.in1","_U591.out"],
          ["self.clk","_U593.clk"],
          ["add_696_699_700.out","_U593.in"],
          ["_U599.out","_U594.in"],
          ["add_696_699_700.in0","_U594.out"],
          ["self.clk","_U596.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","_U596.in"],
          ["_U597.in","_U596.out"],
          ["self.clk","_U597.clk"],
          ["_U598.in","_U597.out"],
          ["self.clk","_U598.clk"],
          ["_U599.in","_U598.out"],
          ["self.clk","_U599.clk"],
          ["_U602.out","_U600.in"],
          ["add_696_699_700.in1","_U600.out"],
          ["self.clk","_U602.clk"],
          ["add_697_698_699.out","_U602.in"],
          ["_U606.out","_U603.in"],
          ["add_697_698_699.in0","_U603.out"],
          ["self.clk","_U605.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","_U605.in"],
          ["_U606.in","_U605.out"],
          ["self.clk","_U606.clk"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","add_758_772_773.in0"],
          ["add_conv_stencil_2_771_772.out","add_758_772_773.in1"],
          ["self.out_conv_stencil","add_758_772_773.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","add_759_770_771.in0"],
          ["add_760_769_770.out","add_759_770_771.in1"],
          ["add_conv_stencil_2_771_772.in1","add_759_770_771.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","add_760_769_770.in0"],
          ["add_761_768_769.out","add_760_769_770.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","add_761_768_769.in0"],
          ["add_762_767_768.out","add_761_768_769.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","add_762_767_768.in0"],
          ["add_763_766_767.out","add_762_767_768.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","add_763_766_767.in0"],
          ["add_764_765_766.out","add_763_766_767.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","add_764_765_766.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","add_764_765_766.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_771_772.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1"]
        ]
      },
      "hcompute_conv_stencil_4_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U205":{
            "modref":"global._U205_pt__U206"
          },
          "_U207":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U208":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U209":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U210":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U211":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U212":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U213":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U214":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U215":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U216":{
            "modref":"global._U216_pt__U217"
          },
          "_U218":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U219":{
            "modref":"global._U219_pt__U220"
          },
          "_U221":{
            "modref":"global._U221_pt__U222"
          },
          "_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U224":{
            "modref":"global._U224_pt__U225"
          },
          "_U226":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U227":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U228":{
            "modref":"global._U228_pt__U229"
          },
          "_U230":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U231":{
            "modref":"global._U231_pt__U232"
          },
          "_U233":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U234":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U236":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U237":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U238":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U239":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U240":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U241":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U242":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U243":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U244":{
            "modref":"global._U244_pt__U245"
          },
          "_U246":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U247":{
            "modref":"global._U247_pt__U248"
          },
          "_U249":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U250":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U251":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U252":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U253":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U254":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U255":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U256":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U257":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U258":{
            "modref":"global._U258_pt__U259"
          },
          "_U260":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U261":{
            "modref":"global._U261_pt__U262"
          },
          "_U263":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U264":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U265":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U266":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U267":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U268":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U269":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U270":{
            "modref":"global._U270_pt__U271"
          },
          "_U272":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U273":{
            "modref":"global._U273_pt__U274"
          },
          "_U275":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U276":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U277":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U279":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U280":{
            "modref":"global._U280_pt__U281"
          },
          "_U282":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U283":{
            "modref":"global._U283_pt__U284"
          },
          "_U285":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U286":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U287":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U288":{
            "modref":"global._U288_pt__U289"
          },
          "_U290":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U291":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U292":{
            "modref":"global._U292_pt__U293"
          },
          "_U294":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U295":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U296":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U297":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U298":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U299":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U300":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U301":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U302":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U303":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U304":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U305":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U306":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U307":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U308":{
            "modref":"global._U308_pt__U309"
          },
          "_U310":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U311":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U312":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U313":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U314":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U315":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U316":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U317":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U318":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U319":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U322":{
            "modref":"global._U322_pt__U323"
          },
          "_U324":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U325":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U326":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U327":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U328":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U329":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U330":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U331":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U332":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U333":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U334":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U335":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U336":{
            "modref":"global._U336_pt__U337"
          },
          "_U338":{
            "modref":"global._U338_pt__U339"
          },
          "_U340":{
            "modref":"global._U340_pt__U341"
          },
          "_U342":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U343":{
            "modref":"global._U343_pt__U344"
          },
          "_U345":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U346":{
            "modref":"global._U346_pt__U347"
          },
          "_U348":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U349":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U350":{
            "modref":"global._U350_pt__U351"
          },
          "_U352":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U353":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U354":{
            "modref":"global._U354_pt__U355"
          },
          "_U356":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U357":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U358":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U359":{
            "modref":"global._U359_pt__U360"
          },
          "_U361":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U362":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U363":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U364":{
            "modref":"global._U364_pt__U365"
          },
          "_U366":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U367":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U368":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U369":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U370":{
            "modref":"global._U370_pt__U371"
          },
          "_U372":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U373":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U374":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U375":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U376":{
            "modref":"global._U376_pt__U377"
          },
          "_U378":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U379":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U380":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U381":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U382":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U383":{
            "modref":"global._U383_pt__U384"
          },
          "_U385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U386":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U387":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U388":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U389":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U390":{
            "modref":"global._U390_pt__U391"
          },
          "_U392":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U393":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U394":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U395":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U396":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U397":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U398":{
            "modref":"global._U398_pt__U399"
          },
          "_U400":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U401":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U402":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U403":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U404":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U405":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U215.out","_U205.in"],
          ["add_758_772_773.in0","_U205.out"],
          ["self.clk","_U207.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","_U207.in"],
          ["_U208.in","_U207.out"],
          ["self.clk","_U208.clk"],
          ["_U209.in","_U208.out"],
          ["self.clk","_U209.clk"],
          ["_U210.in","_U209.out"],
          ["self.clk","_U210.clk"],
          ["_U211.in","_U210.out"],
          ["self.clk","_U211.clk"],
          ["_U212.in","_U211.out"],
          ["self.clk","_U212.clk"],
          ["_U213.in","_U212.out"],
          ["self.clk","_U213.clk"],
          ["_U214.in","_U213.out"],
          ["self.clk","_U214.clk"],
          ["_U215.in","_U214.out"],
          ["self.clk","_U215.clk"],
          ["_U218.out","_U216.in"],
          ["add_758_772_773.in1","_U216.out"],
          ["self.clk","_U218.clk"],
          ["add_conv_stencil_2_771_772.out","_U218.in"],
          ["add_758_772_773.out","_U219.in"],
          ["self.out_conv_stencil","_U219.out"],
          ["_U223.out","_U221.in"],
          ["add_759_770_771.in0","_U221.out"],
          ["self.clk","_U223.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","_U223.in"],
          ["_U227.out","_U224.in"],
          ["add_759_770_771.in1","_U224.out"],
          ["self.clk","_U226.clk"],
          ["add_760_769_770.out","_U226.in"],
          ["_U227.in","_U226.out"],
          ["self.clk","_U227.clk"],
          ["_U230.out","_U228.in"],
          ["add_conv_stencil_2_771_772.in1","_U228.out"],
          ["self.clk","_U230.clk"],
          ["add_759_770_771.out","_U230.in"],
          ["_U243.out","_U231.in"],
          ["add_760_769_770.in0","_U231.out"],
          ["self.clk","_U233.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","_U233.in"],
          ["_U234.in","_U233.out"],
          ["self.clk","_U234.clk"],
          ["_U235.in","_U234.out"],
          ["self.clk","_U235.clk"],
          ["_U236.in","_U235.out"],
          ["self.clk","_U236.clk"],
          ["_U237.in","_U236.out"],
          ["self.clk","_U237.clk"],
          ["_U238.in","_U237.out"],
          ["self.clk","_U238.clk"],
          ["_U239.in","_U238.out"],
          ["self.clk","_U239.clk"],
          ["_U240.in","_U239.out"],
          ["self.clk","_U240.clk"],
          ["_U241.in","_U240.out"],
          ["self.clk","_U241.clk"],
          ["_U242.in","_U241.out"],
          ["self.clk","_U242.clk"],
          ["_U243.in","_U242.out"],
          ["self.clk","_U243.clk"],
          ["_U246.out","_U244.in"],
          ["add_760_769_770.in1","_U244.out"],
          ["self.clk","_U246.clk"],
          ["add_761_768_769.out","_U246.in"],
          ["_U257.out","_U247.in"],
          ["add_761_768_769.in0","_U247.out"],
          ["self.clk","_U249.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","_U249.in"],
          ["_U250.in","_U249.out"],
          ["self.clk","_U250.clk"],
          ["_U251.in","_U250.out"],
          ["self.clk","_U251.clk"],
          ["_U252.in","_U251.out"],
          ["self.clk","_U252.clk"],
          ["_U253.in","_U252.out"],
          ["self.clk","_U253.clk"],
          ["_U254.in","_U253.out"],
          ["self.clk","_U254.clk"],
          ["_U255.in","_U254.out"],
          ["self.clk","_U255.clk"],
          ["_U256.in","_U255.out"],
          ["self.clk","_U256.clk"],
          ["_U257.in","_U256.out"],
          ["self.clk","_U257.clk"],
          ["_U260.out","_U258.in"],
          ["add_761_768_769.in1","_U258.out"],
          ["self.clk","_U260.clk"],
          ["add_762_767_768.out","_U260.in"],
          ["_U269.out","_U261.in"],
          ["add_762_767_768.in0","_U261.out"],
          ["self.clk","_U263.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","_U263.in"],
          ["_U264.in","_U263.out"],
          ["self.clk","_U264.clk"],
          ["_U265.in","_U264.out"],
          ["self.clk","_U265.clk"],
          ["_U266.in","_U265.out"],
          ["self.clk","_U266.clk"],
          ["_U267.in","_U266.out"],
          ["self.clk","_U267.clk"],
          ["_U268.in","_U267.out"],
          ["self.clk","_U268.clk"],
          ["_U269.in","_U268.out"],
          ["self.clk","_U269.clk"],
          ["_U272.out","_U270.in"],
          ["add_762_767_768.in1","_U270.out"],
          ["self.clk","_U272.clk"],
          ["add_763_766_767.out","_U272.in"],
          ["_U279.out","_U273.in"],
          ["add_763_766_767.in0","_U273.out"],
          ["self.clk","_U275.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","_U275.in"],
          ["_U276.in","_U275.out"],
          ["self.clk","_U276.clk"],
          ["_U277.in","_U276.out"],
          ["self.clk","_U277.clk"],
          ["_U278.in","_U277.out"],
          ["self.clk","_U278.clk"],
          ["_U279.in","_U278.out"],
          ["self.clk","_U279.clk"],
          ["_U282.out","_U280.in"],
          ["add_763_766_767.in1","_U280.out"],
          ["self.clk","_U282.clk"],
          ["add_764_765_766.out","_U282.in"],
          ["_U287.out","_U283.in"],
          ["add_764_765_766.in0","_U283.out"],
          ["self.clk","_U285.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","_U285.in"],
          ["_U286.in","_U285.out"],
          ["self.clk","_U286.clk"],
          ["_U287.in","_U286.out"],
          ["self.clk","_U287.clk"],
          ["_U291.out","_U288.in"],
          ["add_764_765_766.in1","_U288.out"],
          ["self.clk","_U290.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","_U290.in"],
          ["_U291.in","_U290.out"],
          ["self.clk","_U291.clk"],
          ["_U307.out","_U292.in"],
          ["add_conv_stencil_2_771_772.in0","_U292.out"],
          ["self.clk","_U294.clk"],
          ["self.in0_conv_stencil.0","_U294.in"],
          ["_U295.in","_U294.out"],
          ["self.clk","_U295.clk"],
          ["_U296.in","_U295.out"],
          ["self.clk","_U296.clk"],
          ["_U297.in","_U296.out"],
          ["self.clk","_U297.clk"],
          ["_U298.in","_U297.out"],
          ["self.clk","_U298.clk"],
          ["_U299.in","_U298.out"],
          ["self.clk","_U299.clk"],
          ["_U300.in","_U299.out"],
          ["self.clk","_U300.clk"],
          ["_U301.in","_U300.out"],
          ["self.clk","_U301.clk"],
          ["_U302.in","_U301.out"],
          ["self.clk","_U302.clk"],
          ["_U303.in","_U302.out"],
          ["self.clk","_U303.clk"],
          ["_U304.in","_U303.out"],
          ["self.clk","_U304.clk"],
          ["_U305.in","_U304.out"],
          ["self.clk","_U305.clk"],
          ["_U306.in","_U305.out"],
          ["self.clk","_U306.clk"],
          ["_U307.in","_U306.out"],
          ["self.clk","_U307.clk"],
          ["_U321.out","_U308.in"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0","_U308.out"],
          ["self.clk","_U310.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U310.in"],
          ["_U311.in","_U310.out"],
          ["self.clk","_U311.clk"],
          ["_U312.in","_U311.out"],
          ["self.clk","_U312.clk"],
          ["_U313.in","_U312.out"],
          ["self.clk","_U313.clk"],
          ["_U314.in","_U313.out"],
          ["self.clk","_U314.clk"],
          ["_U315.in","_U314.out"],
          ["self.clk","_U315.clk"],
          ["_U316.in","_U315.out"],
          ["self.clk","_U316.clk"],
          ["_U317.in","_U316.out"],
          ["self.clk","_U317.clk"],
          ["_U318.in","_U317.out"],
          ["self.clk","_U318.clk"],
          ["_U319.in","_U318.out"],
          ["self.clk","_U319.clk"],
          ["_U320.in","_U319.out"],
          ["self.clk","_U320.clk"],
          ["_U321.in","_U320.out"],
          ["self.clk","_U321.clk"],
          ["_U335.out","_U322.in"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1","_U322.out"],
          ["self.clk","_U324.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U324.in"],
          ["_U325.in","_U324.out"],
          ["self.clk","_U325.clk"],
          ["_U326.in","_U325.out"],
          ["self.clk","_U326.clk"],
          ["_U327.in","_U326.out"],
          ["self.clk","_U327.clk"],
          ["_U328.in","_U327.out"],
          ["self.clk","_U328.clk"],
          ["_U329.in","_U328.out"],
          ["self.clk","_U329.clk"],
          ["_U330.in","_U329.out"],
          ["self.clk","_U330.clk"],
          ["_U331.in","_U330.out"],
          ["self.clk","_U331.clk"],
          ["_U332.in","_U331.out"],
          ["self.clk","_U332.clk"],
          ["_U333.in","_U332.out"],
          ["self.clk","_U333.clk"],
          ["_U334.in","_U333.out"],
          ["self.clk","_U334.clk"],
          ["_U335.in","_U334.out"],
          ["self.clk","_U335.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U336.in"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0","_U336.out"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U338.in"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1","_U338.out"],
          ["_U342.out","_U340.in"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0","_U340.out"],
          ["self.clk","_U342.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U342.in"],
          ["_U345.out","_U343.in"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1","_U343.out"],
          ["self.clk","_U345.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U345.in"],
          ["_U349.out","_U346.in"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0","_U346.out"],
          ["self.clk","_U348.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U348.in"],
          ["_U349.in","_U348.out"],
          ["self.clk","_U349.clk"],
          ["_U353.out","_U350.in"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1","_U350.out"],
          ["self.clk","_U352.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U352.in"],
          ["_U353.in","_U352.out"],
          ["self.clk","_U353.clk"],
          ["_U358.out","_U354.in"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0","_U354.out"],
          ["self.clk","_U356.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U356.in"],
          ["_U357.in","_U356.out"],
          ["self.clk","_U357.clk"],
          ["_U358.in","_U357.out"],
          ["self.clk","_U358.clk"],
          ["_U363.out","_U359.in"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1","_U359.out"],
          ["self.clk","_U361.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U361.in"],
          ["_U362.in","_U361.out"],
          ["self.clk","_U362.clk"],
          ["_U363.in","_U362.out"],
          ["self.clk","_U363.clk"],
          ["_U369.out","_U364.in"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0","_U364.out"],
          ["self.clk","_U366.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U366.in"],
          ["_U367.in","_U366.out"],
          ["self.clk","_U367.clk"],
          ["_U368.in","_U367.out"],
          ["self.clk","_U368.clk"],
          ["_U369.in","_U368.out"],
          ["self.clk","_U369.clk"],
          ["_U375.out","_U370.in"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1","_U370.out"],
          ["self.clk","_U372.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U372.in"],
          ["_U373.in","_U372.out"],
          ["self.clk","_U373.clk"],
          ["_U374.in","_U373.out"],
          ["self.clk","_U374.clk"],
          ["_U375.in","_U374.out"],
          ["self.clk","_U375.clk"],
          ["_U382.out","_U376.in"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0","_U376.out"],
          ["self.clk","_U378.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U378.in"],
          ["_U379.in","_U378.out"],
          ["self.clk","_U379.clk"],
          ["_U380.in","_U379.out"],
          ["self.clk","_U380.clk"],
          ["_U381.in","_U380.out"],
          ["self.clk","_U381.clk"],
          ["_U382.in","_U381.out"],
          ["self.clk","_U382.clk"],
          ["_U389.out","_U383.in"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1","_U383.out"],
          ["self.clk","_U385.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U385.in"],
          ["_U386.in","_U385.out"],
          ["self.clk","_U386.clk"],
          ["_U387.in","_U386.out"],
          ["self.clk","_U387.clk"],
          ["_U388.in","_U387.out"],
          ["self.clk","_U388.clk"],
          ["_U389.in","_U388.out"],
          ["self.clk","_U389.clk"],
          ["_U397.out","_U390.in"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0","_U390.out"],
          ["self.clk","_U392.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U392.in"],
          ["_U393.in","_U392.out"],
          ["self.clk","_U393.clk"],
          ["_U394.in","_U393.out"],
          ["self.clk","_U394.clk"],
          ["_U395.in","_U394.out"],
          ["self.clk","_U395.clk"],
          ["_U396.in","_U395.out"],
          ["self.clk","_U396.clk"],
          ["_U397.in","_U396.out"],
          ["self.clk","_U397.clk"],
          ["_U405.out","_U398.in"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1","_U398.out"],
          ["self.clk","_U400.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U400.in"],
          ["_U401.in","_U400.out"],
          ["self.clk","_U401.clk"],
          ["_U402.in","_U401.out"],
          ["self.clk","_U402.clk"],
          ["_U403.in","_U402.out"],
          ["self.clk","_U403.clk"],
          ["_U404.in","_U403.out"],
          ["self.clk","_U404.clk"],
          ["_U405.in","_U404.out"],
          ["self.clk","_U405.clk"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","add_825_839_840.in0"],
          ["add_conv_stencil_3_838_839.out","add_825_839_840.in1"],
          ["self.out_conv_stencil","add_825_839_840.out"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","add_826_837_838.in0"],
          ["add_827_836_837.out","add_826_837_838.in1"],
          ["add_conv_stencil_3_838_839.in1","add_826_837_838.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","add_827_836_837.in0"],
          ["add_828_835_836.out","add_827_836_837.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","add_828_835_836.in0"],
          ["add_829_834_835.out","add_828_835_836.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","add_829_834_835.in0"],
          ["add_830_833_834.out","add_829_834_835.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","add_830_833_834.in0"],
          ["add_831_832_833.out","add_830_833_834.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","add_831_832_833.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","add_831_832_833.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_838_839.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1"]
        ]
      },
      "hcompute_conv_stencil_5_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U0":{
            "modref":"global._U0_pt__U1"
          },
          "_U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U101":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U102":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U103":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U104":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U105":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U106":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U107":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U109":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U111":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U112":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U113":{
            "modref":"global._U113_pt__U114"
          },
          "_U115":{
            "modref":"global._U115_pt__U116"
          },
          "_U117":{
            "modref":"global._U117_pt__U118"
          },
          "_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U120":{
            "modref":"global._U120_pt__U121"
          },
          "_U122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U123":{
            "modref":"global._U123_pt__U124"
          },
          "_U125":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U127":{
            "modref":"global._U127_pt__U128"
          },
          "_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U130":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U131":{
            "modref":"global._U131_pt__U132"
          },
          "_U133":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U134":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U136":{
            "modref":"global._U136_pt__U137"
          },
          "_U138":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U140":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U141":{
            "modref":"global._U141_pt__U142"
          },
          "_U143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U146":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U147":{
            "modref":"global._U147_pt__U148"
          },
          "_U149":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U150":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U151":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U152":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U153":{
            "modref":"global._U153_pt__U154"
          },
          "_U155":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U156":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U158":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U159":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U160":{
            "modref":"global._U160_pt__U161"
          },
          "_U162":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U163":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U164":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U165":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U166":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U167":{
            "modref":"global._U167_pt__U168"
          },
          "_U169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U17":{
            "modref":"global._U17_pt__U18"
          },
          "_U170":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U171":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U173":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U175":{
            "modref":"global._U175_pt__U176"
          },
          "_U177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U178":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U179":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U180":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U181":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U182":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U183":{
            "modref":"global._U183_pt__U184"
          },
          "_U185":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U186":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U187":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U188":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U189":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U190":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U191":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U192":{
            "modref":"global._U192_pt__U193"
          },
          "_U194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U195":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U196":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U198":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U199":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "modref":"global._U20_pt__U21"
          },
          "_U200":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U22":{
            "modref":"global._U22_pt__U23"
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U26":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U28":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U29":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U33":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U35":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U36":{
            "modref":"global._U36_pt__U37"
          },
          "_U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U39":{
            "modref":"global._U39_pt__U40"
          },
          "_U4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U41":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U42":{
            "modref":"global._U42_pt__U43"
          },
          "_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U45":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U46":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U50":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U51":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U52":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U53":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U54":{
            "modref":"global._U54_pt__U55"
          },
          "_U56":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U57":{
            "modref":"global._U57_pt__U58"
          },
          "_U59":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U60":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U62":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U63":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U64":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U65":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U66":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U67":{
            "modref":"global._U67_pt__U68"
          },
          "_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U7":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U70":{
            "modref":"global._U70_pt__U71"
          },
          "_U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U75":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U76":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U77":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U78":{
            "modref":"global._U78_pt__U79"
          },
          "_U8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U80":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U81":{
            "modref":"global._U81_pt__U82"
          },
          "_U83":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U84":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U85":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U86":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U87":{
            "modref":"global._U87_pt__U88"
          },
          "_U89":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U9":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U90":{
            "modref":"global._U90_pt__U91"
          },
          "_U92":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U93":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U94":{
            "modref":"global._U94_pt__U95"
          },
          "_U96":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U97":{
            "modref":"global._U97_pt__U98"
          },
          "_U99":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U16.out","_U0.in"],
          ["add_825_839_840.in0","_U0.out"],
          ["self.clk","_U10.clk"],
          ["_U9.out","_U10.in"],
          ["_U11.in","_U10.out"],
          ["self.clk","_U100.clk"],
          ["_U99.out","_U100.in"],
          ["_U101.in","_U100.out"],
          ["self.clk","_U101.clk"],
          ["_U102.in","_U101.out"],
          ["self.clk","_U102.clk"],
          ["_U103.in","_U102.out"],
          ["self.clk","_U103.clk"],
          ["_U104.in","_U103.out"],
          ["self.clk","_U104.clk"],
          ["_U105.in","_U104.out"],
          ["self.clk","_U105.clk"],
          ["_U106.in","_U105.out"],
          ["self.clk","_U106.clk"],
          ["_U107.in","_U106.out"],
          ["self.clk","_U107.clk"],
          ["_U108.in","_U107.out"],
          ["self.clk","_U108.clk"],
          ["_U109.in","_U108.out"],
          ["self.clk","_U109.clk"],
          ["_U110.in","_U109.out"],
          ["self.clk","_U11.clk"],
          ["_U12.in","_U11.out"],
          ["self.clk","_U110.clk"],
          ["_U111.in","_U110.out"],
          ["self.clk","_U111.clk"],
          ["_U112.in","_U111.out"],
          ["self.clk","_U112.clk"],
          ["_U97.in","_U112.out"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U113.in"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0","_U113.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U115.in"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1","_U115.out"],
          ["_U119.out","_U117.in"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0","_U117.out"],
          ["self.clk","_U119.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U119.in"],
          ["self.clk","_U12.clk"],
          ["_U13.in","_U12.out"],
          ["_U122.out","_U120.in"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1","_U120.out"],
          ["self.clk","_U122.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U122.in"],
          ["_U126.out","_U123.in"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0","_U123.out"],
          ["self.clk","_U125.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U125.in"],
          ["_U126.in","_U125.out"],
          ["self.clk","_U126.clk"],
          ["_U130.out","_U127.in"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1","_U127.out"],
          ["self.clk","_U129.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U129.in"],
          ["_U130.in","_U129.out"],
          ["self.clk","_U13.clk"],
          ["_U14.in","_U13.out"],
          ["self.clk","_U130.clk"],
          ["_U135.out","_U131.in"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0","_U131.out"],
          ["self.clk","_U133.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U133.in"],
          ["_U134.in","_U133.out"],
          ["self.clk","_U134.clk"],
          ["_U135.in","_U134.out"],
          ["self.clk","_U135.clk"],
          ["_U140.out","_U136.in"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1","_U136.out"],
          ["self.clk","_U138.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U138.in"],
          ["_U139.in","_U138.out"],
          ["self.clk","_U139.clk"],
          ["_U140.in","_U139.out"],
          ["self.clk","_U14.clk"],
          ["_U15.in","_U14.out"],
          ["self.clk","_U140.clk"],
          ["_U146.out","_U141.in"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0","_U141.out"],
          ["self.clk","_U143.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U143.in"],
          ["_U144.in","_U143.out"],
          ["self.clk","_U144.clk"],
          ["_U145.in","_U144.out"],
          ["self.clk","_U145.clk"],
          ["_U146.in","_U145.out"],
          ["self.clk","_U146.clk"],
          ["_U152.out","_U147.in"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1","_U147.out"],
          ["self.clk","_U149.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U149.in"],
          ["_U150.in","_U149.out"],
          ["self.clk","_U15.clk"],
          ["_U16.in","_U15.out"],
          ["self.clk","_U150.clk"],
          ["_U151.in","_U150.out"],
          ["self.clk","_U151.clk"],
          ["_U152.in","_U151.out"],
          ["self.clk","_U152.clk"],
          ["_U159.out","_U153.in"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0","_U153.out"],
          ["self.clk","_U155.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U155.in"],
          ["_U156.in","_U155.out"],
          ["self.clk","_U156.clk"],
          ["_U157.in","_U156.out"],
          ["self.clk","_U157.clk"],
          ["_U158.in","_U157.out"],
          ["self.clk","_U158.clk"],
          ["_U159.in","_U158.out"],
          ["self.clk","_U159.clk"],
          ["self.clk","_U16.clk"],
          ["_U166.out","_U160.in"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1","_U160.out"],
          ["self.clk","_U162.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U162.in"],
          ["_U163.in","_U162.out"],
          ["self.clk","_U163.clk"],
          ["_U164.in","_U163.out"],
          ["self.clk","_U164.clk"],
          ["_U165.in","_U164.out"],
          ["self.clk","_U165.clk"],
          ["_U166.in","_U165.out"],
          ["self.clk","_U166.clk"],
          ["_U174.out","_U167.in"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0","_U167.out"],
          ["self.clk","_U169.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U169.in"],
          ["_U170.in","_U169.out"],
          ["_U19.out","_U17.in"],
          ["add_825_839_840.in1","_U17.out"],
          ["self.clk","_U170.clk"],
          ["_U171.in","_U170.out"],
          ["self.clk","_U171.clk"],
          ["_U172.in","_U171.out"],
          ["self.clk","_U172.clk"],
          ["_U173.in","_U172.out"],
          ["self.clk","_U173.clk"],
          ["_U174.in","_U173.out"],
          ["self.clk","_U174.clk"],
          ["_U182.out","_U175.in"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1","_U175.out"],
          ["self.clk","_U177.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U177.in"],
          ["_U178.in","_U177.out"],
          ["self.clk","_U178.clk"],
          ["_U179.in","_U178.out"],
          ["self.clk","_U179.clk"],
          ["_U180.in","_U179.out"],
          ["self.clk","_U180.clk"],
          ["_U181.in","_U180.out"],
          ["self.clk","_U181.clk"],
          ["_U182.in","_U181.out"],
          ["self.clk","_U182.clk"],
          ["_U191.out","_U183.in"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0","_U183.out"],
          ["self.clk","_U185.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U185.in"],
          ["_U186.in","_U185.out"],
          ["self.clk","_U186.clk"],
          ["_U187.in","_U186.out"],
          ["self.clk","_U187.clk"],
          ["_U188.in","_U187.out"],
          ["self.clk","_U188.clk"],
          ["_U189.in","_U188.out"],
          ["self.clk","_U189.clk"],
          ["_U190.in","_U189.out"],
          ["self.clk","_U19.clk"],
          ["add_conv_stencil_3_838_839.out","_U19.in"],
          ["self.clk","_U190.clk"],
          ["_U191.in","_U190.out"],
          ["self.clk","_U191.clk"],
          ["_U200.out","_U192.in"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1","_U192.out"],
          ["self.clk","_U194.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U194.in"],
          ["_U195.in","_U194.out"],
          ["self.clk","_U195.clk"],
          ["_U196.in","_U195.out"],
          ["self.clk","_U196.clk"],
          ["_U197.in","_U196.out"],
          ["self.clk","_U197.clk"],
          ["_U198.in","_U197.out"],
          ["self.clk","_U198.clk"],
          ["_U199.in","_U198.out"],
          ["self.clk","_U199.clk"],
          ["_U200.in","_U199.out"],
          ["self.clk","_U2.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","_U2.in"],
          ["_U3.in","_U2.out"],
          ["add_825_839_840.out","_U20.in"],
          ["self.out_conv_stencil","_U20.out"],
          ["self.clk","_U200.clk"],
          ["_U35.out","_U22.in"],
          ["add_826_837_838.in0","_U22.out"],
          ["self.clk","_U24.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","_U24.in"],
          ["_U25.in","_U24.out"],
          ["self.clk","_U25.clk"],
          ["_U26.in","_U25.out"],
          ["self.clk","_U26.clk"],
          ["_U27.in","_U26.out"],
          ["self.clk","_U27.clk"],
          ["_U28.in","_U27.out"],
          ["self.clk","_U28.clk"],
          ["_U29.in","_U28.out"],
          ["self.clk","_U29.clk"],
          ["_U30.in","_U29.out"],
          ["self.clk","_U3.clk"],
          ["_U4.in","_U3.out"],
          ["self.clk","_U30.clk"],
          ["_U31.in","_U30.out"],
          ["self.clk","_U31.clk"],
          ["_U32.in","_U31.out"],
          ["self.clk","_U32.clk"],
          ["_U33.in","_U32.out"],
          ["self.clk","_U33.clk"],
          ["_U34.in","_U33.out"],
          ["self.clk","_U34.clk"],
          ["_U35.in","_U34.out"],
          ["self.clk","_U35.clk"],
          ["_U38.out","_U36.in"],
          ["add_826_837_838.in1","_U36.out"],
          ["self.clk","_U38.clk"],
          ["add_827_836_837.out","_U38.in"],
          ["_U41.out","_U39.in"],
          ["add_conv_stencil_3_838_839.in1","_U39.out"],
          ["self.clk","_U4.clk"],
          ["_U5.in","_U4.out"],
          ["self.clk","_U41.clk"],
          ["add_826_837_838.out","_U41.in"],
          ["_U53.out","_U42.in"],
          ["add_827_836_837.in0","_U42.out"],
          ["self.clk","_U44.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","_U44.in"],
          ["_U45.in","_U44.out"],
          ["self.clk","_U45.clk"],
          ["_U46.in","_U45.out"],
          ["self.clk","_U46.clk"],
          ["_U47.in","_U46.out"],
          ["self.clk","_U47.clk"],
          ["_U48.in","_U47.out"],
          ["self.clk","_U48.clk"],
          ["_U49.in","_U48.out"],
          ["self.clk","_U49.clk"],
          ["_U50.in","_U49.out"],
          ["self.clk","_U5.clk"],
          ["_U6.in","_U5.out"],
          ["self.clk","_U50.clk"],
          ["_U51.in","_U50.out"],
          ["self.clk","_U51.clk"],
          ["_U52.in","_U51.out"],
          ["self.clk","_U52.clk"],
          ["_U53.in","_U52.out"],
          ["self.clk","_U53.clk"],
          ["_U56.out","_U54.in"],
          ["add_827_836_837.in1","_U54.out"],
          ["self.clk","_U56.clk"],
          ["add_828_835_836.out","_U56.in"],
          ["_U66.out","_U57.in"],
          ["add_828_835_836.in0","_U57.out"],
          ["self.clk","_U59.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","_U59.in"],
          ["_U60.in","_U59.out"],
          ["self.clk","_U6.clk"],
          ["_U7.in","_U6.out"],
          ["self.clk","_U60.clk"],
          ["_U61.in","_U60.out"],
          ["self.clk","_U61.clk"],
          ["_U62.in","_U61.out"],
          ["self.clk","_U62.clk"],
          ["_U63.in","_U62.out"],
          ["self.clk","_U63.clk"],
          ["_U64.in","_U63.out"],
          ["self.clk","_U64.clk"],
          ["_U65.in","_U64.out"],
          ["self.clk","_U65.clk"],
          ["_U66.in","_U65.out"],
          ["self.clk","_U66.clk"],
          ["_U69.out","_U67.in"],
          ["add_828_835_836.in1","_U67.out"],
          ["self.clk","_U69.clk"],
          ["add_829_834_835.out","_U69.in"],
          ["self.clk","_U7.clk"],
          ["_U8.in","_U7.out"],
          ["_U77.out","_U70.in"],
          ["add_829_834_835.in0","_U70.out"],
          ["self.clk","_U72.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","_U72.in"],
          ["_U73.in","_U72.out"],
          ["self.clk","_U73.clk"],
          ["_U74.in","_U73.out"],
          ["self.clk","_U74.clk"],
          ["_U75.in","_U74.out"],
          ["self.clk","_U75.clk"],
          ["_U76.in","_U75.out"],
          ["self.clk","_U76.clk"],
          ["_U77.in","_U76.out"],
          ["self.clk","_U77.clk"],
          ["_U80.out","_U78.in"],
          ["add_829_834_835.in1","_U78.out"],
          ["self.clk","_U8.clk"],
          ["_U9.in","_U8.out"],
          ["self.clk","_U80.clk"],
          ["add_830_833_834.out","_U80.in"],
          ["_U86.out","_U81.in"],
          ["add_830_833_834.in0","_U81.out"],
          ["self.clk","_U83.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","_U83.in"],
          ["_U84.in","_U83.out"],
          ["self.clk","_U84.clk"],
          ["_U85.in","_U84.out"],
          ["self.clk","_U85.clk"],
          ["_U86.in","_U85.out"],
          ["self.clk","_U86.clk"],
          ["_U89.out","_U87.in"],
          ["add_830_833_834.in1","_U87.out"],
          ["self.clk","_U89.clk"],
          ["add_831_832_833.out","_U89.in"],
          ["self.clk","_U9.clk"],
          ["_U93.out","_U90.in"],
          ["add_831_832_833.in0","_U90.out"],
          ["self.clk","_U92.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","_U92.in"],
          ["_U93.in","_U92.out"],
          ["self.clk","_U93.clk"],
          ["_U96.out","_U94.in"],
          ["add_831_832_833.in1","_U94.out"],
          ["self.clk","_U96.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","_U96.in"],
          ["add_conv_stencil_3_838_839.in0","_U97.out"],
          ["self.clk","_U99.clk"],
          ["self.in0_conv_stencil.0","_U99.in"]
        ]
      },
      "hcompute_conv_stencil_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U613":{
            "modref":"global._U613_pt__U614"
          },
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__667.out","_U613.in"],
          ["self.out_conv_stencil","_U613.out"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U609":{
            "modref":"global._U609_pt__U610"
          }
        },
        "connections":[
          ["self.in0_hw_input_stencil.0","_U609.in"],
          ["self.out_hw_input_global_wrapper_stencil","_U609.out"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U607":{
            "modref":"global._U607_pt__U608"
          }
        },
        "connections":[
          ["self.in0_hw_kernel_stencil.0","_U607.in"],
          ["self.out_hw_kernel_global_wrapper_stencil","_U607.out"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U203":{
            "modref":"global._U203_pt__U204"
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","_U203.in"],
          ["self.out_hw_output_stencil","_U203.out"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U347":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U350":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U526":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "and_all__U527":{
            "modref":"corebit.and"
          },
          "and_all__U530":{
            "modref":"corebit.and"
          },
          "and_all__U533":{
            "modref":"corebit.and"
          },
          "and_all__U536":{
            "modref":"corebit.and"
          },
          "and_all__U539":{
            "modref":"corebit.and"
          },
          "and_all__U542":{
            "modref":"corebit.and"
          },
          "and_all__U545":{
            "modref":"corebit.and"
          },
          "and_all__U548":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_3"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_4"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_5"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_6"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_7"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U380":{
            "modref":"global.aff__U366"
          },
          "eq_const_U525":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U528":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U531":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U534":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U537":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U540":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U543":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U546":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U398":{
            "modref":"global.aff__U381"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U416":{
            "modref":"global.aff__U399"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U434":{
            "modref":"global.aff__U417"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U452":{
            "modref":"global.aff__U435"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U470":{
            "modref":"global.aff__U453"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U488":{
            "modref":"global.aff__U471"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U506":{
            "modref":"global.aff__U489"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U524":{
            "modref":"global.aff__U507"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365":{
            "modref":"global.aff__U351"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "sr_end_U311":{
            "modref":"global.sr_end_U311_pt__U312"
          },
          "sr_end_U313":{
            "modref":"global.sr_end_U313_pt__U314"
          },
          "sr_end_U315":{
            "modref":"global.sr_end_U315_pt__U316"
          },
          "sr_end_U317":{
            "modref":"global.sr_end_U317_pt__U318"
          },
          "sr_end_U319":{
            "modref":"global.sr_end_U319_pt__U320"
          },
          "sr_end_U321":{
            "modref":"global.sr_end_U321_pt__U322"
          },
          "sr_end_U323":{
            "modref":"global.sr_end_U323_pt__U324"
          },
          "sr_end_U325":{
            "modref":"global.sr_end_U325_pt__U326"
          },
          "sr_end_U327":{
            "modref":"global.sr_end_U327_pt__U328"
          },
          "sr_end_U329":{
            "modref":"global.sr_end_U329_pt__U330"
          },
          "sr_end_U331":{
            "modref":"global.sr_end_U331_pt__U332"
          },
          "sr_end_U333":{
            "modref":"global.sr_end_U333_pt__U334"
          },
          "sr_end_U335":{
            "modref":"global.sr_end_U335_pt__U336"
          },
          "sr_end_U337":{
            "modref":"global.sr_end_U337_pt__U338"
          },
          "sr_end_U339":{
            "modref":"global.sr_end_U339_pt__U340"
          },
          "sr_end_U341":{
            "modref":"global.sr_end_U341_pt__U342"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U343.out"],
          ["bank_1.chain_data_in","_U344.out"],
          ["bank_2.chain_data_in","_U345.out"],
          ["bank_3.chain_data_in","_U346.out"],
          ["bank_4.chain_data_in","_U347.out"],
          ["bank_5.chain_data_in","_U348.out"],
          ["bank_6.chain_data_in","_U349.out"],
          ["bank_7.chain_data_in","_U350.out"],
          ["eq_const_U525.in1","_U526.out"],
          ["eq_const_U528.in1","_U529.out"],
          ["eq_const_U531.in1","_U532.out"],
          ["eq_const_U534.in1","_U535.out"],
          ["eq_const_U537.in1","_U538.out"],
          ["eq_const_U540.in1","_U541.out"],
          ["eq_const_U543.in1","_U544.out"],
          ["eq_const_U546.in1","_U547.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U527.in0"],
          ["eq_const_U525.out","and_all__U527.in1"],
          ["bank_0.wen_0","and_all__U527.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U530.in0"],
          ["eq_const_U528.out","and_all__U530.in1"],
          ["bank_1.wen_0","and_all__U530.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U533.in0"],
          ["eq_const_U531.out","and_all__U533.in1"],
          ["bank_2.wen_0","and_all__U533.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U536.in0"],
          ["eq_const_U534.out","and_all__U536.in1"],
          ["bank_3.wen_0","and_all__U536.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U539.in0"],
          ["eq_const_U537.out","and_all__U539.in1"],
          ["bank_4.wen_0","and_all__U539.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U542.in0"],
          ["eq_const_U540.out","and_all__U542.in1"],
          ["bank_5.wen_0","and_all__U542.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U545.in0"],
          ["eq_const_U543.out","and_all__U545.in1"],
          ["bank_6.wen_0","and_all__U545.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U548.in0"],
          ["eq_const_U546.out","and_all__U548.in1"],
          ["bank_7.wen_0","and_all__U548.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U398.out","bank_0.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365.out","bank_0.write_addr_0"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U416.out","bank_1.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U434.out","bank_2.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["self.clk","bank_3.clk"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U452.out","bank_3.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365.out","bank_3.write_addr_0"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["self.clk","bank_4.clk"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U470.out","bank_4.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365.out","bank_4.write_addr_0"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["self.clk","bank_5.clk"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U488.out","bank_5.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365.out","bank_5.write_addr_0"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["self.clk","bank_6.clk"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U524.out","bank_6.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365.out","bank_6.write_addr_0"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["self.clk","bank_7.clk"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U506.out","bank_7.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365.out","bank_7.write_addr_0"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U380.d"],
          ["eq_const_U525.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U380.out"],
          ["eq_const_U528.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U380.out"],
          ["eq_const_U531.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U380.out"],
          ["eq_const_U534.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U380.out"],
          ["eq_const_U537.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U380.out"],
          ["eq_const_U540.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U380.out"],
          ["eq_const_U543.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U380.out"],
          ["eq_const_U546.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U380.out"],
          ["self.op_hcompute_conv_stencil_3_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["sr_end_U311.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["sr_end_U313.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["sr_end_U315.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["sr_end_U317.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["sr_end_U319.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["sr_end_U321.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["sr_end_U323.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["sr_end_U325.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["sr_end_U327.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["sr_end_U329.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["sr_end_U331.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["sr_end_U333.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["sr_end_U335.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["sr_end_U337.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U339.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U341.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U315.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net.out"],
          ["sr_end_U319.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net.out"],
          ["sr_end_U323.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net.out"],
          ["sr_end_U327.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net.out"],
          ["sr_end_U331.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net.out"],
          ["sr_end_U335.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net.out"],
          ["sr_end_U339.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net.out"],
          ["sr_end_U311.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net.out"],
          ["sr_end_U321.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net.out"],
          ["sr_end_U325.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net.out"],
          ["sr_end_U329.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net.out"],
          ["sr_end_U333.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net.out"],
          ["sr_end_U337.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net.out"],
          ["sr_end_U341.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net.out"],
          ["sr_end_U313.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net.out"],
          ["sr_end_U317.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net.out"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U398.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U416.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U434.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U452.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U470.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U488.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U506.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U524.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365.d"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1042":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1045":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1048":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U1051":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U1054":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U1057":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U1060":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U1063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U1066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U1069":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "_U1072":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "_U1075":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "_U1078":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
<<<<<<< HEAD
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
=======
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "_U1081":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
<<<<<<< HEAD
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
=======
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "_U1084":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
<<<<<<< HEAD
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
=======
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "_U1087":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
<<<<<<< HEAD
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
=======
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "_U1090":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
<<<<<<< HEAD
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
=======
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "_U1093":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
<<<<<<< HEAD
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
=======
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "_U1096":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
<<<<<<< HEAD
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
=======
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "_U1099":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
<<<<<<< HEAD
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
=======
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "_U1102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
<<<<<<< HEAD
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
=======
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "_U1105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
<<<<<<< HEAD
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
=======
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "_U1108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
<<<<<<< HEAD
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
=======
            "modargs":{"value":[["BitVector",16],"16'h0016"]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "_U1111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
<<<<<<< HEAD
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "_U1114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0016"]}
          },
          "_U1117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0017"]}
          },
          "_U555":{
=======
            "modargs":{"value":[["BitVector",16],"16'h0017"]}
          },
          "_U549":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U550":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U551":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U556":{
=======
          "_U552":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U557":{
=======
          "_U553":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U558":{
=======
          "_U554":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U559":{
=======
          "_U555":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U560":{
=======
          "_U556":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U561":{
=======
          "_U557":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U562":{
=======
          "_U558":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U563":{
=======
          "_U559":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U564":{
=======
          "_U560":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U565":{
=======
          "_U561":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U566":{
=======
          "_U562":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U567":{
=======
          "_U563":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U568":{
=======
          "_U564":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U569":{
=======
          "_U565":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U570":{
=======
          "_U566":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U571":{
=======
          "_U567":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U572":{
=======
          "_U568":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U573":{
=======
          "_U569":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U574":{
=======
          "_U570":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U575":{
=======
          "_U571":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U576":{
=======
          "_U572":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
<<<<<<< HEAD
          "_U577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
=======
          "and_all__U1043":{
            "modref":"corebit.and"
          },
          "and_all__U1046":{
            "modref":"corebit.and"
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "and_all__U1049":{
            "modref":"corebit.and"
          },
          "and_all__U1052":{
            "modref":"corebit.and"
          },
          "and_all__U1055":{
            "modref":"corebit.and"
          },
          "and_all__U1058":{
            "modref":"corebit.and"
          },
          "and_all__U1061":{
            "modref":"corebit.and"
          },
          "and_all__U1064":{
            "modref":"corebit.and"
          },
          "and_all__U1067":{
            "modref":"corebit.and"
          },
          "and_all__U1070":{
            "modref":"corebit.and"
          },
          "and_all__U1073":{
            "modref":"corebit.and"
          },
          "and_all__U1076":{
            "modref":"corebit.and"
          },
          "and_all__U1079":{
            "modref":"corebit.and"
          },
          "and_all__U1082":{
            "modref":"corebit.and"
          },
          "and_all__U1085":{
            "modref":"corebit.and"
          },
          "and_all__U1088":{
            "modref":"corebit.and"
          },
          "and_all__U1091":{
            "modref":"corebit.and"
          },
          "and_all__U1094":{
            "modref":"corebit.and"
          },
          "and_all__U1097":{
            "modref":"corebit.and"
          },
          "and_all__U1100":{
            "modref":"corebit.and"
          },
          "and_all__U1103":{
            "modref":"corebit.and"
          },
          "and_all__U1106":{
            "modref":"corebit.and"
          },
          "and_all__U1109":{
            "modref":"corebit.and"
          },
          "and_all__U1112":{
            "modref":"corebit.and"
          },
<<<<<<< HEAD
          "and_all__U1115":{
            "modref":"corebit.and"
          },
          "and_all__U1118":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_10"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_11"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_12"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_13"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_14"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_15"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_16"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_17"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_18"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_19"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_20"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_21"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_22"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_23"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_3"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_4"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_5"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_6"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_7"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_8"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_9"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614":{
            "modref":"global.aff__U597"
=======
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_10"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_11"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_12"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_13"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_14"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_15"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_16"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_17"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_18"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_19"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_20"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_21"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_22"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_23"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_3"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_4"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_5"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_6"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_7"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_8"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_9"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608":{
            "modref":"global.aff__U591"
          },
          "eq_const_U1041":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1044":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "eq_const_U1047":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1050":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1053":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1056":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1059":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1062":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1065":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1068":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1071":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1074":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1077":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1080":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1083":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1086":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1089":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1092":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1095":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1098":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1101":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1104":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1107":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
<<<<<<< HEAD
          },
          "eq_const_U1110":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1113":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1116":{
=======
          },
          "eq_const_U1110":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
<<<<<<< HEAD
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U632":{
            "modref":"global.aff__U615"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U650":{
            "modref":"global.aff__U633"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U668":{
            "modref":"global.aff__U651"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U686":{
            "modref":"global.aff__U669"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U704":{
            "modref":"global.aff__U687"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U722":{
            "modref":"global.aff__U705"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U740":{
            "modref":"global.aff__U723"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U758":{
            "modref":"global.aff__U741"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U776":{
            "modref":"global.aff__U759"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U794":{
            "modref":"global.aff__U777"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U812":{
            "modref":"global.aff__U795"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U830":{
            "modref":"global.aff__U813"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U848":{
            "modref":"global.aff__U831"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U866":{
            "modref":"global.aff__U849"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U884":{
            "modref":"global.aff__U867"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U902":{
            "modref":"global.aff__U885"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U920":{
            "modref":"global.aff__U903"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U938":{
            "modref":"global.aff__U921"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U956":{
            "modref":"global.aff__U939"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U974":{
            "modref":"global.aff__U957"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U992":{
            "modref":"global.aff__U975"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1010":{
            "modref":"global.aff__U993"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1028":{
            "modref":"global.aff__U1011"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1046":{
            "modref":"global.aff__U1029"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596":{
            "modref":"global.aff__U579"
          },
          "one__U553":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
=======
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U626":{
            "modref":"global.aff__U609"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U644":{
            "modref":"global.aff__U627"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U662":{
            "modref":"global.aff__U645"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U680":{
            "modref":"global.aff__U663"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U698":{
            "modref":"global.aff__U681"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U716":{
            "modref":"global.aff__U699"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U734":{
            "modref":"global.aff__U717"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U752":{
            "modref":"global.aff__U735"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U770":{
            "modref":"global.aff__U753"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U788":{
            "modref":"global.aff__U771"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U806":{
            "modref":"global.aff__U789"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U824":{
            "modref":"global.aff__U807"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U842":{
            "modref":"global.aff__U825"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U860":{
            "modref":"global.aff__U843"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U878":{
            "modref":"global.aff__U861"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U896":{
            "modref":"global.aff__U879"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U914":{
            "modref":"global.aff__U897"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U932":{
            "modref":"global.aff__U915"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U950":{
            "modref":"global.aff__U933"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U968":{
            "modref":"global.aff__U951"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U986":{
            "modref":"global.aff__U969"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1004":{
            "modref":"global.aff__U987"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1022":{
            "modref":"global.aff__U1005"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1040":{
            "modref":"global.aff__U1023"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590":{
            "modref":"global.aff__U573"
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
<<<<<<< HEAD
          "zero__U554":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
=======
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
<<<<<<< HEAD
=======
          ["eq_const_U1041.in1","_U1042.out"],
          ["eq_const_U1044.in1","_U1045.out"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["eq_const_U1047.in1","_U1048.out"],
          ["eq_const_U1050.in1","_U1051.out"],
          ["eq_const_U1053.in1","_U1054.out"],
          ["eq_const_U1056.in1","_U1057.out"],
          ["eq_const_U1059.in1","_U1060.out"],
          ["eq_const_U1062.in1","_U1063.out"],
          ["eq_const_U1065.in1","_U1066.out"],
          ["eq_const_U1068.in1","_U1069.out"],
          ["eq_const_U1071.in1","_U1072.out"],
          ["eq_const_U1074.in1","_U1075.out"],
          ["eq_const_U1077.in1","_U1078.out"],
          ["eq_const_U1080.in1","_U1081.out"],
          ["eq_const_U1083.in1","_U1084.out"],
          ["eq_const_U1086.in1","_U1087.out"],
          ["eq_const_U1089.in1","_U1090.out"],
          ["eq_const_U1092.in1","_U1093.out"],
          ["eq_const_U1095.in1","_U1096.out"],
          ["eq_const_U1098.in1","_U1099.out"],
          ["eq_const_U1101.in1","_U1102.out"],
          ["eq_const_U1104.in1","_U1105.out"],
          ["eq_const_U1107.in1","_U1108.out"],
          ["eq_const_U1110.in1","_U1111.out"],
<<<<<<< HEAD
          ["eq_const_U1113.in1","_U1114.out"],
          ["eq_const_U1116.in1","_U1117.out"],
          ["bank_0.chain_data_in","_U555.out"],
          ["bank_1.chain_data_in","_U556.out"],
          ["bank_2.chain_data_in","_U557.out"],
          ["bank_3.chain_data_in","_U558.out"],
          ["bank_4.chain_data_in","_U559.out"],
          ["bank_5.chain_data_in","_U560.out"],
          ["bank_6.chain_data_in","_U561.out"],
          ["bank_7.chain_data_in","_U562.out"],
          ["bank_8.chain_data_in","_U563.out"],
          ["bank_9.chain_data_in","_U564.out"],
          ["bank_10.chain_data_in","_U565.out"],
          ["bank_11.chain_data_in","_U566.out"],
          ["bank_12.chain_data_in","_U567.out"],
          ["bank_13.chain_data_in","_U568.out"],
          ["bank_14.chain_data_in","_U569.out"],
          ["bank_15.chain_data_in","_U570.out"],
          ["bank_16.chain_data_in","_U571.out"],
          ["bank_17.chain_data_in","_U572.out"],
          ["bank_18.chain_data_in","_U573.out"],
          ["bank_19.chain_data_in","_U574.out"],
          ["bank_20.chain_data_in","_U575.out"],
          ["bank_21.chain_data_in","_U576.out"],
          ["bank_22.chain_data_in","_U577.out"],
          ["bank_23.chain_data_in","_U578.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1049.in0"],
          ["eq_const_U1047.out","and_all__U1049.in1"],
          ["bank_0.wen_0","and_all__U1049.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1052.in0"],
          ["eq_const_U1050.out","and_all__U1052.in1"],
          ["bank_1.wen_0","and_all__U1052.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1055.in0"],
          ["eq_const_U1053.out","and_all__U1055.in1"],
          ["bank_2.wen_0","and_all__U1055.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1058.in0"],
          ["eq_const_U1056.out","and_all__U1058.in1"],
          ["bank_3.wen_0","and_all__U1058.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1061.in0"],
          ["eq_const_U1059.out","and_all__U1061.in1"],
          ["bank_4.wen_0","and_all__U1061.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1064.in0"],
          ["eq_const_U1062.out","and_all__U1064.in1"],
          ["bank_5.wen_0","and_all__U1064.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1067.in0"],
          ["eq_const_U1065.out","and_all__U1067.in1"],
          ["bank_6.wen_0","and_all__U1067.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1070.in0"],
          ["eq_const_U1068.out","and_all__U1070.in1"],
          ["bank_7.wen_0","and_all__U1070.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1073.in0"],
          ["eq_const_U1071.out","and_all__U1073.in1"],
          ["bank_8.wen_0","and_all__U1073.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1076.in0"],
          ["eq_const_U1074.out","and_all__U1076.in1"],
          ["bank_9.wen_0","and_all__U1076.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1079.in0"],
          ["eq_const_U1077.out","and_all__U1079.in1"],
          ["bank_10.wen_0","and_all__U1079.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1082.in0"],
          ["eq_const_U1080.out","and_all__U1082.in1"],
          ["bank_11.wen_0","and_all__U1082.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1085.in0"],
          ["eq_const_U1083.out","and_all__U1085.in1"],
          ["bank_12.wen_0","and_all__U1085.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1088.in0"],
          ["eq_const_U1086.out","and_all__U1088.in1"],
          ["bank_13.wen_0","and_all__U1088.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1091.in0"],
          ["eq_const_U1089.out","and_all__U1091.in1"],
          ["bank_14.wen_0","and_all__U1091.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1094.in0"],
          ["eq_const_U1092.out","and_all__U1094.in1"],
          ["bank_15.wen_0","and_all__U1094.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1097.in0"],
          ["eq_const_U1095.out","and_all__U1097.in1"],
          ["bank_16.wen_0","and_all__U1097.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1100.in0"],
          ["eq_const_U1098.out","and_all__U1100.in1"],
          ["bank_17.wen_0","and_all__U1100.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1103.in0"],
          ["eq_const_U1101.out","and_all__U1103.in1"],
          ["bank_18.wen_0","and_all__U1103.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1106.in0"],
          ["eq_const_U1104.out","and_all__U1106.in1"],
          ["bank_19.wen_0","and_all__U1106.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1109.in0"],
          ["eq_const_U1107.out","and_all__U1109.in1"],
          ["bank_20.wen_0","and_all__U1109.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1112.in0"],
          ["eq_const_U1110.out","and_all__U1112.in1"],
          ["bank_21.wen_0","and_all__U1112.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1115.in0"],
          ["eq_const_U1113.out","and_all__U1115.in1"],
          ["bank_22.wen_0","and_all__U1115.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1118.in0"],
          ["eq_const_U1116.out","and_all__U1118.in1"],
          ["bank_23.wen_0","and_all__U1118.out"],
=======
          ["bank_0.chain_data_in","_U549.out"],
          ["bank_1.chain_data_in","_U550.out"],
          ["bank_2.chain_data_in","_U551.out"],
          ["bank_3.chain_data_in","_U552.out"],
          ["bank_4.chain_data_in","_U553.out"],
          ["bank_5.chain_data_in","_U554.out"],
          ["bank_6.chain_data_in","_U555.out"],
          ["bank_7.chain_data_in","_U556.out"],
          ["bank_8.chain_data_in","_U557.out"],
          ["bank_9.chain_data_in","_U558.out"],
          ["bank_10.chain_data_in","_U559.out"],
          ["bank_11.chain_data_in","_U560.out"],
          ["bank_12.chain_data_in","_U561.out"],
          ["bank_13.chain_data_in","_U562.out"],
          ["bank_14.chain_data_in","_U563.out"],
          ["bank_15.chain_data_in","_U564.out"],
          ["bank_16.chain_data_in","_U565.out"],
          ["bank_17.chain_data_in","_U566.out"],
          ["bank_18.chain_data_in","_U567.out"],
          ["bank_19.chain_data_in","_U568.out"],
          ["bank_20.chain_data_in","_U569.out"],
          ["bank_21.chain_data_in","_U570.out"],
          ["bank_22.chain_data_in","_U571.out"],
          ["bank_23.chain_data_in","_U572.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1043.in0"],
          ["eq_const_U1041.out","and_all__U1043.in1"],
          ["bank_0.wen_0","and_all__U1043.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1046.in0"],
          ["eq_const_U1044.out","and_all__U1046.in1"],
          ["bank_1.wen_0","and_all__U1046.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1049.in0"],
          ["eq_const_U1047.out","and_all__U1049.in1"],
          ["bank_2.wen_0","and_all__U1049.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1052.in0"],
          ["eq_const_U1050.out","and_all__U1052.in1"],
          ["bank_3.wen_0","and_all__U1052.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1055.in0"],
          ["eq_const_U1053.out","and_all__U1055.in1"],
          ["bank_4.wen_0","and_all__U1055.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1058.in0"],
          ["eq_const_U1056.out","and_all__U1058.in1"],
          ["bank_5.wen_0","and_all__U1058.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1061.in0"],
          ["eq_const_U1059.out","and_all__U1061.in1"],
          ["bank_6.wen_0","and_all__U1061.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1064.in0"],
          ["eq_const_U1062.out","and_all__U1064.in1"],
          ["bank_7.wen_0","and_all__U1064.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1067.in0"],
          ["eq_const_U1065.out","and_all__U1067.in1"],
          ["bank_8.wen_0","and_all__U1067.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1070.in0"],
          ["eq_const_U1068.out","and_all__U1070.in1"],
          ["bank_9.wen_0","and_all__U1070.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1073.in0"],
          ["eq_const_U1071.out","and_all__U1073.in1"],
          ["bank_10.wen_0","and_all__U1073.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1076.in0"],
          ["eq_const_U1074.out","and_all__U1076.in1"],
          ["bank_11.wen_0","and_all__U1076.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1079.in0"],
          ["eq_const_U1077.out","and_all__U1079.in1"],
          ["bank_12.wen_0","and_all__U1079.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1082.in0"],
          ["eq_const_U1080.out","and_all__U1082.in1"],
          ["bank_13.wen_0","and_all__U1082.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1085.in0"],
          ["eq_const_U1083.out","and_all__U1085.in1"],
          ["bank_14.wen_0","and_all__U1085.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1088.in0"],
          ["eq_const_U1086.out","and_all__U1088.in1"],
          ["bank_15.wen_0","and_all__U1088.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1091.in0"],
          ["eq_const_U1089.out","and_all__U1091.in1"],
          ["bank_16.wen_0","and_all__U1091.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1094.in0"],
          ["eq_const_U1092.out","and_all__U1094.in1"],
          ["bank_17.wen_0","and_all__U1094.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1097.in0"],
          ["eq_const_U1095.out","and_all__U1097.in1"],
          ["bank_18.wen_0","and_all__U1097.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1100.in0"],
          ["eq_const_U1098.out","and_all__U1100.in1"],
          ["bank_19.wen_0","and_all__U1100.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1103.in0"],
          ["eq_const_U1101.out","and_all__U1103.in1"],
          ["bank_20.wen_0","and_all__U1103.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1106.in0"],
          ["eq_const_U1104.out","and_all__U1106.in1"],
          ["bank_21.wen_0","and_all__U1106.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1109.in0"],
          ["eq_const_U1107.out","and_all__U1109.in1"],
          ["bank_22.wen_0","and_all__U1109.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1112.in0"],
          ["eq_const_U1110.out","and_all__U1112.in1"],
          ["bank_23.wen_0","and_all__U1112.out"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net.in","bank_0.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U632.out","bank_0.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_0.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U626.out","bank_0.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_0.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net.in","bank_1.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U902.out","bank_1.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_1.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U896.out","bank_1.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_1.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_10.chain_chain_en"],
          ["self.clk","bank_10.clk"],
          ["one_cst.out","bank_10.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_10.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net.in","bank_10.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U812.out","bank_10.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_10.ren_0"],
          ["self.rst_n","bank_10.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_10.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U806.out","bank_10.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_10.ren_0"],
          ["self.rst_n","bank_10.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_10.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_11.chain_chain_en"],
          ["self.clk","bank_11.clk"],
          ["one_cst.out","bank_11.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_11.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net.in","bank_11.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U974.out","bank_11.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_11.ren_0"],
          ["self.rst_n","bank_11.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_11.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U968.out","bank_11.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_11.ren_0"],
          ["self.rst_n","bank_11.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_11.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_12.chain_chain_en"],
          ["self.clk","bank_12.clk"],
          ["one_cst.out","bank_12.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_12.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net.in","bank_12.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U704.out","bank_12.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_12.ren_0"],
          ["self.rst_n","bank_12.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_12.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U698.out","bank_12.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_12.ren_0"],
          ["self.rst_n","bank_12.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_12.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_13.chain_chain_en"],
          ["self.clk","bank_13.clk"],
          ["one_cst.out","bank_13.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_13.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net.in","bank_13.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U830.out","bank_13.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_13.ren_0"],
          ["self.rst_n","bank_13.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_13.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U824.out","bank_13.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_13.ren_0"],
          ["self.rst_n","bank_13.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_13.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_14.chain_chain_en"],
          ["self.clk","bank_14.clk"],
          ["one_cst.out","bank_14.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_14.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net.in","bank_14.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U992.out","bank_14.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_14.ren_0"],
          ["self.rst_n","bank_14.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_14.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U986.out","bank_14.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_14.ren_0"],
          ["self.rst_n","bank_14.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_14.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_15.chain_chain_en"],
          ["self.clk","bank_15.clk"],
          ["one_cst.out","bank_15.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_15.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net.in","bank_15.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U722.out","bank_15.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_15.ren_0"],
          ["self.rst_n","bank_15.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_15.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U716.out","bank_15.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_15.ren_0"],
          ["self.rst_n","bank_15.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_15.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_16.chain_chain_en"],
          ["self.clk","bank_16.clk"],
          ["one_cst.out","bank_16.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_16.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net.in","bank_16.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U848.out","bank_16.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_16.ren_0"],
          ["self.rst_n","bank_16.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_16.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U842.out","bank_16.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_16.ren_0"],
          ["self.rst_n","bank_16.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_16.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_17.chain_chain_en"],
          ["self.clk","bank_17.clk"],
          ["one_cst.out","bank_17.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_17.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net.in","bank_17.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1010.out","bank_17.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_17.ren_0"],
          ["self.rst_n","bank_17.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_17.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1004.out","bank_17.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_17.ren_0"],
          ["self.rst_n","bank_17.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_17.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_18.chain_chain_en"],
          ["self.clk","bank_18.clk"],
          ["one_cst.out","bank_18.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_18.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net.in","bank_18.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U758.out","bank_18.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_18.ren_0"],
          ["self.rst_n","bank_18.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_18.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U752.out","bank_18.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_18.ren_0"],
          ["self.rst_n","bank_18.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_18.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_19.chain_chain_en"],
          ["self.clk","bank_19.clk"],
          ["one_cst.out","bank_19.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_19.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net.in","bank_19.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U884.out","bank_19.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_19.ren_0"],
          ["self.rst_n","bank_19.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_19.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U878.out","bank_19.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_19.ren_0"],
          ["self.rst_n","bank_19.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_19.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net.in","bank_2.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U920.out","bank_2.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_2.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U914.out","bank_2.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_2.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_20.chain_chain_en"],
          ["self.clk","bank_20.clk"],
          ["one_cst.out","bank_20.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_20.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net.in","bank_20.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1046.out","bank_20.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_20.ren_0"],
          ["self.rst_n","bank_20.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_20.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1040.out","bank_20.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_20.ren_0"],
          ["self.rst_n","bank_20.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_20.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_21.chain_chain_en"],
          ["self.clk","bank_21.clk"],
          ["one_cst.out","bank_21.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_21.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net.in","bank_21.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U740.out","bank_21.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_21.ren_0"],
          ["self.rst_n","bank_21.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_21.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U734.out","bank_21.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_21.ren_0"],
          ["self.rst_n","bank_21.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_21.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_22.chain_chain_en"],
          ["self.clk","bank_22.clk"],
          ["one_cst.out","bank_22.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_22.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net.in","bank_22.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U866.out","bank_22.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_22.ren_0"],
          ["self.rst_n","bank_22.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_22.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U860.out","bank_22.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_22.ren_0"],
          ["self.rst_n","bank_22.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_22.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_23.chain_chain_en"],
          ["self.clk","bank_23.clk"],
          ["one_cst.out","bank_23.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_23.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net.in","bank_23.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1028.out","bank_23.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_23.ren_0"],
          ["self.rst_n","bank_23.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_23.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1022.out","bank_23.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_23.ren_0"],
          ["self.rst_n","bank_23.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_23.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["self.clk","bank_3.clk"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net.in","bank_3.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U650.out","bank_3.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_3.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U644.out","bank_3.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_3.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["self.clk","bank_4.clk"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net.in","bank_4.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U776.out","bank_4.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_4.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U770.out","bank_4.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_4.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["self.clk","bank_5.clk"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net.in","bank_5.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U938.out","bank_5.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_5.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U932.out","bank_5.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_5.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["self.clk","bank_6.clk"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net.in","bank_6.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U668.out","bank_6.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_6.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U662.out","bank_6.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_6.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["self.clk","bank_7.clk"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net.in","bank_7.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U794.out","bank_7.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_7.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U788.out","bank_7.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_7.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_8.chain_chain_en"],
          ["self.clk","bank_8.clk"],
          ["one_cst.out","bank_8.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_8.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net.in","bank_8.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U956.out","bank_8.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_8.ren_0"],
          ["self.rst_n","bank_8.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_8.write_addr_0"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U950.out","bank_8.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_8.ren_0"],
          ["self.rst_n","bank_8.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_8.write_addr_0"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["zero_cst.out","bank_9.chain_chain_en"],
          ["self.clk","bank_9.clk"],
          ["one_cst.out","bank_9.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_9.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net.in","bank_9.data_out_0"],
<<<<<<< HEAD
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U686.out","bank_9.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_9.ren_0"],
          ["self.rst_n","bank_9.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.out","bank_9.write_addr_0"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.d"],
          ["eq_const_U1047.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1050.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1053.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1056.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1059.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1062.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1065.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1068.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1071.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1074.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1077.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1080.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1083.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1086.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1089.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1092.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1095.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1098.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1101.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1104.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1107.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1110.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1113.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
          ["eq_const_U1116.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U614.out"],
=======
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U680.out","bank_9.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_9.ren_0"],
          ["self.rst_n","bank_9.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.out","bank_9.write_addr_0"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.d"],
          ["eq_const_U1041.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1044.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1047.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1050.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1053.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1056.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1059.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1062.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1065.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1068.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1071.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1074.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1077.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1080.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1083.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1086.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1089.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1092.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1095.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1098.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1101.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1104.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1107.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
          ["eq_const_U1110.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U608.out"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["self.op_hcompute_conv_stencil_3_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net.out"],
<<<<<<< HEAD
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U632.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U650.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U668.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U686.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U704.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U722.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U740.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U758.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U776.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U794.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U812.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U830.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U848.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U866.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U884.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U902.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U920.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U938.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U956.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U974.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U992.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1010.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1028.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1046.d"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U596.d"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U11":{
=======
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U626.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U644.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U662.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U680.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U698.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U716.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U734.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U752.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U770.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U788.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U806.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U824.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U842.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U860.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U878.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U896.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U914.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U932.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U950.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U968.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U986.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1004.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1022.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1040.d"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U590.d"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U27":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_1_exe_start_pt__U10":{
=======
      "op_hcompute_conv_stencil_1_exe_start_pt__U26":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U9":{
=======
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U25":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_1_read_start_pt__U8":{
=======
      "op_hcompute_conv_stencil_1_read_start_pt__U24":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U13":{
=======
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U29":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_1_write_start_pt__U12":{
=======
      "op_hcompute_conv_stencil_1_write_start_pt__U28":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U115":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_pt__U114":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_control_vars_pt__U113":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_pt__U112":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_control_vars_pt__U117":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_pt__U116":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U70":{
=======
      "op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U79":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_3_exe_start_pt__U68":{
=======
      "op_hcompute_conv_stencil_3_exe_start_pt__U77":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_3_read_start_control_vars_pt__U67":{
=======
      "op_hcompute_conv_stencil_3_read_start_control_vars_pt__U76":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_3_read_start_pt__U66":{
=======
      "op_hcompute_conv_stencil_3_read_start_pt__U75":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_3_write_start_control_vars_pt__U80":{
=======
      "op_hcompute_conv_stencil_3_write_start_control_vars_pt__U89":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_3_write_start_pt__U78":{
=======
      "op_hcompute_conv_stencil_3_write_start_pt__U87":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U47":{
=======
      "op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U56":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_4_exe_start_pt__U45":{
=======
      "op_hcompute_conv_stencil_4_exe_start_pt__U54":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_4_read_start_control_vars_pt__U44":{
=======
      "op_hcompute_conv_stencil_4_read_start_control_vars_pt__U53":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_4_read_start_pt__U43":{
=======
      "op_hcompute_conv_stencil_4_read_start_pt__U52":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_4_write_start_control_vars_pt__U57":{
=======
      "op_hcompute_conv_stencil_4_write_start_control_vars_pt__U66":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_4_write_start_pt__U55":{
=======
      "op_hcompute_conv_stencil_4_write_start_pt__U64":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U93":{
=======
      "op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U5":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_5_exe_start_pt__U91":{
=======
      "op_hcompute_conv_stencil_5_exe_start_pt__U3":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_5_read_start_control_vars_pt__U90":{
=======
      "op_hcompute_conv_stencil_5_read_start_control_vars_pt__U2":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_5_read_start_pt__U89":{
=======
      "op_hcompute_conv_stencil_5_read_start_pt__U1":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_5_write_start_control_vars_pt__U103":{
=======
      "op_hcompute_conv_stencil_5_write_start_control_vars_pt__U15":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_5_write_start_pt__U101":{
=======
      "op_hcompute_conv_stencil_5_write_start_pt__U13":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U18":{
=======
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U122":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_exe_start_pt__U17":{
=======
      "op_hcompute_conv_stencil_exe_start_pt__U121":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U16":{
=======
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U120":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_read_start_pt__U15":{
=======
      "op_hcompute_conv_stencil_read_start_pt__U119":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U20":{
=======
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U124":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_conv_stencil_write_start_pt__U19":{
=======
      "op_hcompute_conv_stencil_write_start_pt__U123":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U108":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U107":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U106":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U105":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U110":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U109":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U4":{
=======
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U101":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U3":{
=======
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U100":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U2":{
=======
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U99":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U1":{
=======
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U98":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U6":{
=======
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U103":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U5":{
=======
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U102":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U26":{
=======
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U35":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_hw_output_stencil_exe_start_pt__U24":{
=======
      "op_hcompute_hw_output_stencil_exe_start_pt__U33":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U23":{
=======
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U32":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_hw_output_stencil_read_start_pt__U22":{
=======
      "op_hcompute_hw_output_stencil_read_start_pt__U31":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U35":{
=======
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U44":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "op_hcompute_hw_output_stencil_write_start_pt__U33":{
=======
      "op_hcompute_hw_output_stencil_write_start_pt__U42":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
<<<<<<< HEAD
          "arr__U104":{
            "modref":"global.array_delay_U105"
          },
          "arr__U27":{
            "modref":"global.array_delay_U28"
          },
          "arr__U36":{
            "modref":"global.array_delay_U37"
          },
          "arr__U48":{
            "modref":"global.array_delay_U49"
          },
          "arr__U58":{
            "modref":"global.array_delay_U59"
          },
          "arr__U71":{
            "modref":"global.array_delay_U72"
          },
          "arr__U81":{
            "modref":"global.array_delay_U82"
          },
          "arr__U94":{
            "modref":"global.array_delay_U95"
=======
          "arr__U16":{
            "modref":"global.array_delay_U17"
          },
          "arr__U36":{
            "modref":"global.array_delay_U37"
          },
          "arr__U45":{
            "modref":"global.array_delay_U46"
          },
          "arr__U57":{
            "modref":"global.array_delay_U58"
          },
          "arr__U6":{
            "modref":"global.array_delay_U7"
          },
          "arr__U67":{
            "modref":"global.array_delay_U68"
          },
          "arr__U80":{
            "modref":"global.array_delay_U81"
          },
          "arr__U90":{
            "modref":"global.array_delay_U91"
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
<<<<<<< HEAD
          "delay_reg__U102":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U25":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U34":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U46":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U56":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U69":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U79":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U92":{
=======
          "delay_reg__U14":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U34":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U4":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U43":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U55":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U65":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U78":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U88":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
<<<<<<< HEAD
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U10"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U11"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U7",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U8"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U9"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U12"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U13"
=======
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U26"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U27"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U23",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U24"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U25"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U28"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U29"
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "op_hcompute_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_2_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_pt__U114"
          },
          "op_hcompute_conv_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U115"
          },
          "op_hcompute_conv_stencil_2_port_controller":{
            "modref":"global.affine_controller__U111",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "op_hcompute_conv_stencil_2_read_start":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_pt__U112"
          },
          "op_hcompute_conv_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_control_vars_pt__U113"
          },
          "op_hcompute_conv_stencil_2_write_start":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_pt__U116"
          },
          "op_hcompute_conv_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_control_vars_pt__U117"
          },
          "op_hcompute_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_3_exe_start":{
<<<<<<< HEAD
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_pt__U68"
          },
          "op_hcompute_conv_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U70"
          },
          "op_hcompute_conv_stencil_3_port_controller":{
            "modref":"global.affine_controller__U65",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_3_read_start":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_pt__U66"
          },
          "op_hcompute_conv_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_control_vars_pt__U67"
          },
          "op_hcompute_conv_stencil_3_write_start":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_pt__U78"
          },
          "op_hcompute_conv_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_control_vars_pt__U80"
=======
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_pt__U77"
          },
          "op_hcompute_conv_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U79"
          },
          "op_hcompute_conv_stencil_3_port_controller":{
            "modref":"global.affine_controller__U74",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_3_read_start":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_pt__U75"
          },
          "op_hcompute_conv_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_control_vars_pt__U76"
          },
          "op_hcompute_conv_stencil_3_write_start":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_pt__U87"
          },
          "op_hcompute_conv_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_control_vars_pt__U89"
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "op_hcompute_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_4_exe_start":{
<<<<<<< HEAD
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_pt__U45"
          },
          "op_hcompute_conv_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U47"
          },
          "op_hcompute_conv_stencil_4_port_controller":{
            "modref":"global.affine_controller__U42",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_4_read_start":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_pt__U43"
          },
          "op_hcompute_conv_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_control_vars_pt__U44"
          },
          "op_hcompute_conv_stencil_4_write_start":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_pt__U55"
          },
          "op_hcompute_conv_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_control_vars_pt__U57"
=======
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_pt__U54"
          },
          "op_hcompute_conv_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U56"
          },
          "op_hcompute_conv_stencil_4_port_controller":{
            "modref":"global.affine_controller__U51",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_4_read_start":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_pt__U52"
          },
          "op_hcompute_conv_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_control_vars_pt__U53"
          },
          "op_hcompute_conv_stencil_4_write_start":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_pt__U64"
          },
          "op_hcompute_conv_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_control_vars_pt__U66"
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "op_hcompute_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_conv_stencil_5_exe_start":{
<<<<<<< HEAD
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_pt__U91"
          },
          "op_hcompute_conv_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U93"
          },
          "op_hcompute_conv_stencil_5_port_controller":{
            "modref":"global.affine_controller__U88",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_5_read_start":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_pt__U89"
          },
          "op_hcompute_conv_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_control_vars_pt__U90"
          },
          "op_hcompute_conv_stencil_5_write_start":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_pt__U101"
          },
          "op_hcompute_conv_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_control_vars_pt__U103"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U17"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U18"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U14",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U15"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U16"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U19"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U20"
=======
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_pt__U3"
          },
          "op_hcompute_conv_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U5"
          },
          "op_hcompute_conv_stencil_5_port_controller":{
            "modref":"global.affine_controller__U0",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_5_read_start":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_pt__U1"
          },
          "op_hcompute_conv_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_control_vars_pt__U2"
          },
          "op_hcompute_conv_stencil_5_write_start":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_pt__U13"
          },
          "op_hcompute_conv_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_control_vars_pt__U15"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U121"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U122"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U118",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U119"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U120"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U123"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U124"
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U107"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U108"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U104",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U105"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U106"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U109"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U110"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
<<<<<<< HEAD
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U3"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U4"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U0",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U1"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U2"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U5"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U6"
=======
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U100"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U101"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U97",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U98"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U99"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U102"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U103"
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
<<<<<<< HEAD
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U24"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U26"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U21",
            "metadata":{"config":{"coeff_0":0,"coeff_1":784,"coeff_2":28,"coeff_3":1,"const":16017,"extent_0":1,"extent_1":3,"extent_2":28,"extent_3":28}}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U22"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U23"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U33"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U35"
          }
        },
        "connections":[
          ["self.clk","arr__U104.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.d","arr__U104.in"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.in","arr__U104.out"],
          ["self.clk","arr__U27.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U27.in"],
          ["op_hcompute_hw_output_stencil_exe_start_control_vars.in","arr__U27.out"],
          ["self.clk","arr__U36.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U36.in"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","arr__U36.out"],
          ["self.clk","arr__U48.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.d","arr__U48.in"],
          ["op_hcompute_conv_stencil_4_exe_start_control_vars.in","arr__U48.out"],
          ["self.clk","arr__U58.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.d","arr__U58.in"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.in","arr__U58.out"],
          ["self.clk","arr__U71.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.d","arr__U71.in"],
          ["op_hcompute_conv_stencil_3_exe_start_control_vars.in","arr__U71.out"],
          ["self.clk","arr__U81.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.d","arr__U81.in"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.in","arr__U81.out"],
          ["self.clk","arr__U94.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.d","arr__U94.in"],
          ["op_hcompute_conv_stencil_5_exe_start_control_vars.in","arr__U94.out"],
=======
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U33"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U35"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U30",
            "metadata":{"config":{"coeff_0":0,"coeff_1":784,"coeff_2":28,"coeff_3":1,"const":16017,"extent_0":1,"extent_1":3,"extent_2":28,"extent_3":28}}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U31"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U32"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U42"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U44"
          }
        },
        "connections":[
          ["self.clk","arr__U16.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.d","arr__U16.in"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.in","arr__U16.out"],
          ["self.clk","arr__U36.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U36.in"],
          ["op_hcompute_hw_output_stencil_exe_start_control_vars.in","arr__U36.out"],
          ["self.clk","arr__U45.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U45.in"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","arr__U45.out"],
          ["self.clk","arr__U57.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.d","arr__U57.in"],
          ["op_hcompute_conv_stencil_4_exe_start_control_vars.in","arr__U57.out"],
          ["self.clk","arr__U6.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.d","arr__U6.in"],
          ["op_hcompute_conv_stencil_5_exe_start_control_vars.in","arr__U6.out"],
          ["self.clk","arr__U67.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.d","arr__U67.in"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.in","arr__U67.out"],
          ["self.clk","arr__U80.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.d","arr__U80.in"],
          ["op_hcompute_conv_stencil_3_exe_start_control_vars.in","arr__U80.out"],
          ["self.clk","arr__U90.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.d","arr__U90.in"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.in","arr__U90.out"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["self.clk","conv_stencil.clk"],
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write","conv_stencil.op_hcompute_conv_stencil_2_write"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_2_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_2_write_start.out","conv_stencil.op_hcompute_conv_stencil_2_write_wen"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_read","conv_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3_port_controller.d","conv_stencil.op_hcompute_conv_stencil_3_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_read_start.out","conv_stencil.op_hcompute_conv_stencil_3_read_ren"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write","conv_stencil.op_hcompute_conv_stencil_3_write"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_3_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_write_start.out","conv_stencil.op_hcompute_conv_stencil_3_write_wen"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_read","conv_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4_port_controller.d","conv_stencil.op_hcompute_conv_stencil_4_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_read_start.out","conv_stencil.op_hcompute_conv_stencil_4_read_ren"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write","conv_stencil.op_hcompute_conv_stencil_4_write"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_4_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_write_start.out","conv_stencil.op_hcompute_conv_stencil_4_write_wen"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_read","conv_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5_port_controller.d","conv_stencil.op_hcompute_conv_stencil_5_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_read_start.out","conv_stencil.op_hcompute_conv_stencil_5_read_ren"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write","conv_stencil.op_hcompute_conv_stencil_5_write"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_5_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_write_start.out","conv_stencil.op_hcompute_conv_stencil_5_write_wen"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil.op_hcompute_conv_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.rst_n","conv_stencil.rst_n"],
<<<<<<< HEAD
          ["self.clk","delay_reg__U102.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","delay_reg__U102.in"],
          ["op_hcompute_conv_stencil_5_write_start.in","delay_reg__U102.out"],
          ["self.clk","delay_reg__U25.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U25.in"],
          ["op_hcompute_hw_output_stencil_exe_start.in","delay_reg__U25.out"],
          ["self.clk","delay_reg__U34.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U34.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","delay_reg__U34.out"],
          ["self.clk","delay_reg__U46.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","delay_reg__U46.in"],
          ["op_hcompute_conv_stencil_4_exe_start.in","delay_reg__U46.out"],
          ["self.clk","delay_reg__U56.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","delay_reg__U56.in"],
          ["op_hcompute_conv_stencil_4_write_start.in","delay_reg__U56.out"],
          ["self.clk","delay_reg__U69.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","delay_reg__U69.in"],
          ["op_hcompute_conv_stencil_3_exe_start.in","delay_reg__U69.out"],
          ["self.clk","delay_reg__U79.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","delay_reg__U79.in"],
          ["op_hcompute_conv_stencil_3_write_start.in","delay_reg__U79.out"],
          ["self.clk","delay_reg__U92.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","delay_reg__U92.in"],
          ["op_hcompute_conv_stencil_5_exe_start.in","delay_reg__U92.out"],
=======
          ["self.clk","delay_reg__U14.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","delay_reg__U14.in"],
          ["op_hcompute_conv_stencil_5_write_start.in","delay_reg__U14.out"],
          ["self.clk","delay_reg__U34.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U34.in"],
          ["op_hcompute_hw_output_stencil_exe_start.in","delay_reg__U34.out"],
          ["self.clk","delay_reg__U4.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","delay_reg__U4.in"],
          ["op_hcompute_conv_stencil_5_exe_start.in","delay_reg__U4.out"],
          ["self.clk","delay_reg__U43.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U43.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","delay_reg__U43.out"],
          ["self.clk","delay_reg__U55.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","delay_reg__U55.in"],
          ["op_hcompute_conv_stencil_4_exe_start.in","delay_reg__U55.out"],
          ["self.clk","delay_reg__U65.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","delay_reg__U65.in"],
          ["op_hcompute_conv_stencil_4_write_start.in","delay_reg__U65.out"],
          ["self.clk","delay_reg__U78.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","delay_reg__U78.in"],
          ["op_hcompute_conv_stencil_3_exe_start.in","delay_reg__U78.out"],
          ["self.clk","delay_reg__U88.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","delay_reg__U88.in"],
          ["op_hcompute_conv_stencil_3_write_start.in","delay_reg__U88.out"],
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ren"],
          ["op_hcompute_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ren"],
          ["op_hcompute_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ren"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil.clk"],
          ["self.flush","hw_kernel_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_3.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ren"],
          ["op_hcompute_conv_stencil_4.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ren"],
          ["op_hcompute_conv_stencil_5.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ren"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil.rst_n"],
          ["self.clk","op_hcompute_conv_stencil.clk"],
          ["self.clk","op_hcompute_conv_stencil_1.clk"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_1_port_controller.clk"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["self.flush","op_hcompute_conv_stencil_1_port_controller.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_1_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_2.clk"],
          ["op_hcompute_conv_stencil_2_port_controller.valid","op_hcompute_conv_stencil_2_exe_start.in"],
          ["op_hcompute_conv_stencil_2_port_controller.d","op_hcompute_conv_stencil_2_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_2_port_controller.clk"],
          ["op_hcompute_conv_stencil_2_read_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["self.flush","op_hcompute_conv_stencil_2_port_controller.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_2_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_2_read_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["op_hcompute_conv_stencil_2_write_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_3.clk"],
          ["self.clk","op_hcompute_conv_stencil_3_port_controller.clk"],
          ["op_hcompute_conv_stencil_3_read_start_control_vars.in","op_hcompute_conv_stencil_3_port_controller.d"],
          ["self.flush","op_hcompute_conv_stencil_3_port_controller.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_3_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_3_read_start.in","op_hcompute_conv_stencil_3_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_4.clk"],
          ["self.clk","op_hcompute_conv_stencil_4_port_controller.clk"],
          ["op_hcompute_conv_stencil_4_read_start_control_vars.in","op_hcompute_conv_stencil_4_port_controller.d"],
          ["self.flush","op_hcompute_conv_stencil_4_port_controller.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_4_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_4_read_start.in","op_hcompute_conv_stencil_4_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_5.clk"],
          ["self.clk","op_hcompute_conv_stencil_5_port_controller.clk"],
          ["op_hcompute_conv_stencil_5_read_start_control_vars.in","op_hcompute_conv_stencil_5_port_controller.d"],
          ["self.flush","op_hcompute_conv_stencil_5_port_controller.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_5_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_5_read_start.in","op_hcompute_conv_stencil_5_port_controller.valid"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_port_controller.d","op_hcompute_conv_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_port_controller.clk"],
          ["op_hcompute_conv_stencil_read_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["self.flush","op_hcompute_conv_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["self.flush","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["self.flush","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["self.flush","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U315_pt__U316":{
=======
      "sr_end_U311_pt__U312":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U317_pt__U318":{
=======
      "sr_end_U313_pt__U314":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U319_pt__U320":{
=======
      "sr_end_U315_pt__U316":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U321_pt__U322":{
=======
      "sr_end_U317_pt__U318":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U323_pt__U324":{
=======
      "sr_end_U319_pt__U320":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U325_pt__U326":{
=======
      "sr_end_U321_pt__U322":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U327_pt__U328":{
=======
      "sr_end_U323_pt__U324":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U329_pt__U330":{
=======
      "sr_end_U325_pt__U326":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U331_pt__U332":{
=======
      "sr_end_U327_pt__U328":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U333_pt__U334":{
=======
      "sr_end_U329_pt__U330":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U335_pt__U336":{
=======
      "sr_end_U331_pt__U332":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U337_pt__U338":{
=======
      "sr_end_U333_pt__U334":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U339_pt__U340":{
=======
      "sr_end_U335_pt__U336":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U341_pt__U342":{
=======
      "sr_end_U337_pt__U338":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U343_pt__U344":{
=======
      "sr_end_U339_pt__U340":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
<<<<<<< HEAD
      "sr_end_U345_pt__U346":{
=======
      "sr_end_U341_pt__U342":{
>>>>>>> f4c95601a3d1584b5bbba7e81074e570554e44b0
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
