<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Thu Apr 21 05:28:52 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.358 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2094, 2094, 10.470 us, 10.470 us, 2094, 2094, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_transformer_fu_822">transformer, 201, 201, 1.005 us, 1.005 us, 201, 201, none</column>
<column name="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_847">dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2, 9, 9, 45.000 ns, 45.000 ns, 8, 8, function</column>
<column name="grp_init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_853">init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s, 2047, 2047, 10.235 us, 10.235 us, 2047, 2047, none</column>
<column name="grp_dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0_fu_858">dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0, 9, 9, 45.000 ns, 45.000 ns, 8, 8, function</column>
<column name="grp_softmax_latency_ap_fixed_ap_fixed_softmax_config0_s_fu_863">softmax_latency_ap_fixed_ap_fixed_softmax_config0_s, 2, 2, 10.000 ns, 10.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">29, 5042, 108015, 174325, 0</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 815, -</column>
<column name="Register">-, -, 673, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">2, 164, 12, 40, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, 41, 3, 10, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_847">dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2, 0, 512, 7308, 12105, 0</column>
<column name="grp_dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0_fu_858">dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0, 0, 160, 2448, 3781, 0</column>
<column name="grp_init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_853">init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s, 0, 13, 2665, 11969, 0</column>
<column name="grp_softmax_latency_ap_fixed_ap_fixed_softmax_config0_s_fu_863">softmax_latency_ap_fixed_ap_fixed_softmax_config0_s, 16, 5, 83, 68, 0</column>
<column name="grp_transformer_fu_822">transformer, 13, 4352, 95511, 146402, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="log_table_i_U">myproject_log_table_i, 4, 0, 0, 0, 4096, 16, 1, 65536</column>
<column name="mlp_dimensions_reduced_V_U">myproject_mlp_dimensions_reduced_V, 2, 0, 0, 0, 16, 35, 1, 560</column>
<column name="transformer_0_out_U">myproject_transformer_0_out, 2, 0, 0, 0, 32, 35, 1, 1120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state15_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">213, 49, 1, 49</column>
<column name="data_out_V_address0">21, 4, 3, 12</column>
<column name="data_out_V_address1">15, 3, 3, 9</column>
<column name="data_out_V_d0">21, 4, 35, 140</column>
<column name="data_out_V_d1">15, 3, 35, 105</column>
<column name="log_table_i_address0">27, 5, 12, 60</column>
<column name="log_table_i_address1">21, 4, 12, 48</column>
<column name="log_table_i_ce0">15, 3, 1, 3</column>
<column name="log_table_i_ce1">15, 3, 1, 3</column>
<column name="log_table_i_we0">9, 2, 1, 2</column>
<column name="log_table_i_we1">9, 2, 1, 2</column>
<column name="mlp_dimensions_reduced_V_address0">89, 18, 4, 72</column>
<column name="mlp_dimensions_reduced_V_address1">89, 18, 4, 72</column>
<column name="mlp_dimensions_reduced_V_ce0">15, 3, 1, 3</column>
<column name="mlp_dimensions_reduced_V_ce1">15, 3, 1, 3</column>
<column name="transformer_0_out_address0">89, 18, 5, 90</column>
<column name="transformer_0_out_address1">89, 18, 5, 90</column>
<column name="transformer_0_out_ce0">15, 3, 1, 3</column>
<column name="transformer_0_out_ce1">15, 3, 1, 3</column>
<column name="transformer_0_out_we0">9, 2, 1, 2</column>
<column name="transformer_0_out_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">48, 0, 48, 0</column>
<column name="embedded_with_cls_11_V_reg_1195">35, 0, 35, 0</column>
<column name="embedded_with_cls_13_V_reg_1200">35, 0, 35, 0</column>
<column name="embedded_with_cls_15_V_reg_1205">35, 0, 35, 0</column>
<column name="embedded_with_cls_17_V_reg_1210">35, 0, 35, 0</column>
<column name="embedded_with_cls_19_V_reg_1215">35, 0, 35, 0</column>
<column name="embedded_with_cls_1_V_reg_1170">35, 0, 35, 0</column>
<column name="embedded_with_cls_21_V_reg_1220">35, 0, 35, 0</column>
<column name="embedded_with_cls_23_V_reg_1225">35, 0, 35, 0</column>
<column name="embedded_with_cls_25_V_reg_1230">35, 0, 35, 0</column>
<column name="embedded_with_cls_27_V_reg_1235">35, 0, 35, 0</column>
<column name="embedded_with_cls_29_V_reg_1240">35, 0, 35, 0</column>
<column name="embedded_with_cls_31_V_reg_1245">35, 0, 35, 0</column>
<column name="embedded_with_cls_3_V_reg_1175">35, 0, 35, 0</column>
<column name="embedded_with_cls_5_V_reg_1180">35, 0, 35, 0</column>
<column name="embedded_with_cls_7_V_reg_1185">35, 0, 35, 0</column>
<column name="embedded_with_cls_9_V_reg_1190">35, 0, 35, 0</column>
<column name="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_847_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0_fu_858_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_853_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_softmax_latency_ap_fixed_ap_fixed_softmax_config0_s_fu_863_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_transformer_fu_822_ap_start_reg">1, 0, 1, 0</column>
<column name="y_V_10_reg_1425">12, 0, 12, 0</column>
<column name="y_V_11_reg_1430">12, 0, 12, 0</column>
<column name="y_V_8_reg_1415">12, 0, 12, 0</column>
<column name="y_V_9_reg_1420">12, 0, 12, 0</column>
<column name="y_V_reg_1410">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="data_in_V_address0">out, 4, ap_memory, data_in_V, array</column>
<column name="data_in_V_ce0">out, 1, ap_memory, data_in_V, array</column>
<column name="data_in_V_q0">in, 35, ap_memory, data_in_V, array</column>
<column name="data_in_V_address1">out, 4, ap_memory, data_in_V, array</column>
<column name="data_in_V_ce1">out, 1, ap_memory, data_in_V, array</column>
<column name="data_in_V_q1">in, 35, ap_memory, data_in_V, array</column>
<column name="data_out_V_address0">out, 3, ap_memory, data_out_V, array</column>
<column name="data_out_V_ce0">out, 1, ap_memory, data_out_V, array</column>
<column name="data_out_V_we0">out, 1, ap_memory, data_out_V, array</column>
<column name="data_out_V_d0">out, 35, ap_memory, data_out_V, array</column>
<column name="data_out_V_address1">out, 3, ap_memory, data_out_V, array</column>
<column name="data_out_V_ce1">out, 1, ap_memory, data_out_V, array</column>
<column name="data_out_V_we1">out, 1, ap_memory, data_out_V, array</column>
<column name="data_out_V_d1">out, 35, ap_memory, data_out_V, array</column>
<column name="const_size_in_1">out, 16, ap_vld, const_size_in_1, pointer</column>
<column name="const_size_in_1_ap_vld">out, 1, ap_vld, const_size_in_1, pointer</column>
<column name="const_size_out_1">out, 16, ap_vld, const_size_out_1, pointer</column>
<column name="const_size_out_1_ap_vld">out, 1, ap_vld, const_size_out_1, pointer</column>
</table>
</item>
</section>
</profile>
