module wideexpr_00639(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 6'b011011;
  assign y1 = 4'sb1010;
  assign y2 = s3;
  assign y3 = $signed({+((((-((ctrl[0]?s7:1'sb0)))^~(((1'sb0)>>((s7)<<<(s6)))<<<(((u3)>(1'b1))==(&(1'sb1)))))<<(s7))<<($signed(($signed(-((ctrl[6]?4'sb1111:s2))))>>>((ctrl[6]?3'sb000:s1))))),($signed(($signed((ctrl[6]?s7:(3'sb001)<<(s5))))<(&({(-(4'sb1101))|(s0),((ctrl[0]?s6:s1))+({3'b101,3'sb111})}))))|(2'sb10),(ctrl[5]?(ctrl[6]?($signed(((4'sb1000)^~($signed(s3)))!=(($signed(1'sb0))^((ctrl[1]?s7:3'sb000)))))<<(2'sb11):(s0)|(-(5'sb11110))):s0)});
  assign y4 = {3{$signed(($signed((5'sb00010)^((ctrl[6]?(4'sb1010)|(s5):(s7)+(s5)))))>>>($signed($unsigned(({1{1'sb1}})>>>(s1)))))}};
  assign y5 = (6'sb001010)==(4'sb0110);
  assign y6 = (ctrl[4]?$signed(u3):$signed(({{s6},$signed(s0),(ctrl[6]?~&((s7)+((s0)<<<(1'b0))):^($unsigned((s4)^(s1)))),(ctrl[6]?+(($signed(s2))^~(s1)):&((ctrl[1]?4'b0001:(3'b001)<=(3'sb000))))})^~(&((ctrl[1]?$unsigned((ctrl[7]?5'b01111:(s5)>(s4))):(s2)<<(+($signed(s6))))))));
  assign y7 = -($signed(((ctrl[7]?(+($signed((2'b01)!=(1'b0))))<<((s6)|(+((s0)<=(s7)))):$signed({2{1'sb0}})))-((ctrl[2]?$signed(({3{(5'b10000)+(5'sb11000)}})^({(2'sb01)>(4'b0100)})):(((ctrl[2]?$signed(s2):2'sb00))|((s3)&((ctrl[6]?3'sb001:1'sb0))))+(s1)))));
endmodule
