

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_16u_config6_s'
================================================================
* Date:           Sat May 24 00:25:19 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.321 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21781|    52273| 0.109 ms | 0.261 ms |  21781|  52273|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config6_s_fu_247  |compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config6_s  |        2|        9| 10.000 ns | 45.000 ns |    2|    9|   none  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |    21780|    52272|  5 ~ 12  |          -|          -|  4356|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     36|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    3405|   7250|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    270|    -|
|Register         |        -|      -|      65|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    3470|   7556|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       3|     14|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config6_s_fu_247  |compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config6_s  |        0|      0|  3405|  7250|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                             |                                                                       |        0|      0|  3405|  7250|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln84_fu_433_p2        |     +    |      0|  0|  17|          13|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op34  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln84_fu_427_p2       |   icmp   |      0|  0|  13|          13|          13|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  36|          29|          17|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |indvar_flatten_reg_236  |   9|          2|   13|         26|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_write    |   9|          2|    1|          2|
    |res_V_data_10_V_write   |   9|          2|    1|          2|
    |res_V_data_11_V_write   |   9|          2|    1|          2|
    |res_V_data_12_V_write   |   9|          2|    1|          2|
    |res_V_data_13_V_write   |   9|          2|    1|          2|
    |res_V_data_14_V_write   |   9|          2|    1|          2|
    |res_V_data_15_V_write   |   9|          2|    1|          2|
    |res_V_data_1_V_write    |   9|          2|    1|          2|
    |res_V_data_2_V_write    |   9|          2|    1|          2|
    |res_V_data_3_V_write    |   9|          2|    1|          2|
    |res_V_data_4_V_write    |   9|          2|    1|          2|
    |res_V_data_5_V_write    |   9|          2|    1|          2|
    |res_V_data_6_V_write    |   9|          2|    1|          2|
    |res_V_data_7_V_write    |   9|          2|    1|          2|
    |res_V_data_8_V_write    |   9|          2|    1|          2|
    |res_V_data_9_V_write    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 270|         59|   40|         83|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln84_reg_474                                                                               |  13|   0|   13|          0|
    |ap_CS_fsm                                                                                      |   4|   0|    4|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config6_s_fu_247_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_236                                                                         |  13|   0|   13|          0|
    |start_once_reg                                                                                 |   1|   0|    1|          0|
    |tmp_data_0_V_reg_479                                                                           |   4|   0|    4|          0|
    |tmp_data_1_V_reg_484                                                                           |   4|   0|    4|          0|
    |tmp_data_2_V_reg_489                                                                           |   4|   0|    4|          0|
    |tmp_data_3_V_reg_494                                                                           |   4|   0|    4|          0|
    |tmp_data_4_V_reg_499                                                                           |   4|   0|    4|          0|
    |tmp_data_5_V_reg_504                                                                           |   4|   0|    4|          0|
    |tmp_data_6_V_reg_509                                                                           |   4|   0|    4|          0|
    |tmp_data_7_V_reg_514                                                                           |   4|   0|    4|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  65|   0|   65|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> | return value |
|data_V_data_0_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|res_V_data_0_V_din       | out |    4|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    4|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    4|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |    4|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |    4|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |    4|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |    4|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |    4|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_8_V_din       | out |    4|   ap_fifo  |                             res_V_data_8_V                            |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_8_V                            |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                             res_V_data_8_V                            |    pointer   |
|res_V_data_9_V_din       | out |    4|   ap_fifo  |                             res_V_data_9_V                            |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_9_V                            |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                             res_V_data_9_V                            |    pointer   |
|res_V_data_10_V_din      | out |    4|   ap_fifo  |                            res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_write    | out |    1|   ap_fifo  |                            res_V_data_10_V                            |    pointer   |
|res_V_data_11_V_din      | out |    4|   ap_fifo  |                            res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_write    | out |    1|   ap_fifo  |                            res_V_data_11_V                            |    pointer   |
|res_V_data_12_V_din      | out |    4|   ap_fifo  |                            res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_write    | out |    1|   ap_fifo  |                            res_V_data_12_V                            |    pointer   |
|res_V_data_13_V_din      | out |    4|   ap_fifo  |                            res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_write    | out |    1|   ap_fifo  |                            res_V_data_13_V                            |    pointer   |
|res_V_data_14_V_din      | out |    4|   ap_fifo  |                            res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_write    | out |    1|   ap_fifo  |                            res_V_data_14_V                            |    pointer   |
|res_V_data_15_V_din      | out |    4|   ap_fifo  |                            res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_write    | out |    1|   ap_fifo  |                            res_V_data_15_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %codeRepl ], [ %add_ln84, %.reset ]" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.09ns)   --->   "%icmp_ln84 = icmp eq i13 %indvar_flatten, -3836" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 31 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.67ns)   --->   "%add_ln84 = add i13 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 32 'add' 'add_ln84' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %"conv_2d_buffer_cl<array<ap_fixed<4, 2, 5, 3, 0>, 8u>, array<ap_fixed<4, 2, 5, 3, 0>, 16u>, config6>.exit", label %.reset" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.18ns)   --->   "%empty_280 = call { i4, i4, i4, i4, i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V, i4* %data_V_data_3_V, i4* %data_V_data_4_V, i4* %data_V_data_5_V, i4* %data_V_data_6_V, i4* %data_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 34 'read' 'empty_280' <Predicate = (!icmp_ln84)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_280, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 35 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_280, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 36 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_280, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 37 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_280, 3" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 38 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_280, 4" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 39 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_280, 5" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 40 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_280, 6" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 41 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_280, 7" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 42 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 43 'ret' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.24>
ST_3 : Operation 44 [2/2] (3.24ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,16u>,config6>"(i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V, i4 %tmp_data_4_V, i4 %tmp_data_5_V, i4 %tmp_data_6_V, i4 %tmp_data_7_V, i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4* %res_V_data_4_V, i4* %res_V_data_5_V, i4* %res_V_data_6_V, i4* %res_V_data_7_V, i4* %res_V_data_8_V, i4* %res_V_data_9_V, i4* %res_V_data_10_V, i4* %res_V_data_11_V, i4* %res_V_data_12_V, i4* %res_V_data_13_V, i4* %res_V_data_14_V, i4* %res_V_data_15_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 44 'call' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 45 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4356, i64 4356, i64 4356)"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str48) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:86->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 47 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,16u>,config6>"(i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V, i4 %tmp_data_4_V, i4 %tmp_data_5_V, i4 %tmp_data_6_V, i4 %tmp_data_7_V, i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4* %res_V_data_4_V, i4* %res_V_data_5_V, i4* %res_V_data_6_V, i4* %res_V_data_7_V, i4* %res_V_data_8_V, i4* %res_V_data_9_V, i4* %res_V_data_10_V, i4* %res_V_data_11_V, i4* %res_V_data_12_V, i4* %res_V_data_13_V, i4* %res_V_data_14_V, i4* %res_V_data_15_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_3_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_61]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_63]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_64]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_65]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_66]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_67]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_68]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_69]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_70]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_71]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_3_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln84           (br               ) [ 01111]
indvar_flatten    (phi              ) [ 00100]
icmp_ln84         (icmp             ) [ 00111]
add_ln84          (add              ) [ 01111]
br_ln84           (br               ) [ 00000]
empty_280         (read             ) [ 00000]
tmp_data_0_V      (extractvalue     ) [ 00011]
tmp_data_1_V      (extractvalue     ) [ 00011]
tmp_data_2_V      (extractvalue     ) [ 00011]
tmp_data_3_V      (extractvalue     ) [ 00011]
tmp_data_4_V      (extractvalue     ) [ 00011]
tmp_data_5_V      (extractvalue     ) [ 00011]
tmp_data_6_V      (extractvalue     ) [ 00011]
tmp_data_7_V      (extractvalue     ) [ 00011]
ret_ln114         (ret              ) [ 00000]
specloopname_ln0  (specloopname     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln86 (specloopname     ) [ 00000]
call_ln92         (call             ) [ 00000]
br_ln0            (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_V_data_10_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_V_data_11_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_V_data_12_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res_V_data_13_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="res_V_data_14_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="res_V_data_15_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_3_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_3_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_3_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_3_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_3_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_3_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_3_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_3_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_3_16">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_3_17">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_3_18">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_3_19">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_19"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_3_20">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_20"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_3_21">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_21"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_3_22">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_22"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_3_23">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_23"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_3_32">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_3_33">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_33"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_3_34">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_34"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_3_35">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_35"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="kernel_data_V_3_36">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_36"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="kernel_data_V_3_37">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_37"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="kernel_data_V_3_38">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_38"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="kernel_data_V_3_39">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_39"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="kernel_data_V_3_40">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_40"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="kernel_data_V_3_41">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_41"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="kernel_data_V_3_42">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_42"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="kernel_data_V_3_43">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_43"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="kernel_data_V_3_44">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_44"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="kernel_data_V_3_45">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_45"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="kernel_data_V_3_46">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_46"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="kernel_data_V_3_47">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_47"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="kernel_data_V_3_56">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_56"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="kernel_data_V_3_57">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_57"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="kernel_data_V_3_58">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_58"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="kernel_data_V_3_59">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_59"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="kernel_data_V_3_60">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_60"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="kernel_data_V_3_61">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_61"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="kernel_data_V_3_62">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_62"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="kernel_data_V_3_63">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_63"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="kernel_data_V_3_64">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_64"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="kernel_data_V_3_65">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_65"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="kernel_data_V_3_66">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_66"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="kernel_data_V_3_67">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_67"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="kernel_data_V_3_68">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_68"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="kernel_data_V_3_69">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_69"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="kernel_data_V_3_70">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_70"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="kernel_data_V_3_71">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_71"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="line_buffer_Array_V_3_0_0">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="line_buffer_Array_V_3_1_0">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="line_buffer_Array_V_3_0_1">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="line_buffer_Array_V_3_1_1">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="line_buffer_Array_V_3_0_2">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="line_buffer_Array_V_3_1_2">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="line_buffer_Array_V_3_0_3">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="line_buffer_Array_V_3_1_3">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="line_buffer_Array_V_3_0_4">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="line_buffer_Array_V_3_1_4">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="line_buffer_Array_V_3_0_5">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="line_buffer_Array_V_3_1_5">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="line_buffer_Array_V_3_0_6">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="line_buffer_Array_V_3_1_6">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="line_buffer_Array_V_3_0_7">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="line_buffer_Array_V_3_1_7">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="sX_3">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="sY_3">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="pY_3">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="pX_3">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,16u>,config6>"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="empty_280_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="0" index="3" bw="4" slack="0"/>
<pin id="221" dir="0" index="4" bw="4" slack="0"/>
<pin id="222" dir="0" index="5" bw="4" slack="0"/>
<pin id="223" dir="0" index="6" bw="4" slack="0"/>
<pin id="224" dir="0" index="7" bw="4" slack="0"/>
<pin id="225" dir="0" index="8" bw="4" slack="0"/>
<pin id="226" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_280/2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="indvar_flatten_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="13" slack="1"/>
<pin id="238" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="indvar_flatten_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="13" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config6_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="1"/>
<pin id="250" dir="0" index="2" bw="4" slack="1"/>
<pin id="251" dir="0" index="3" bw="4" slack="1"/>
<pin id="252" dir="0" index="4" bw="4" slack="1"/>
<pin id="253" dir="0" index="5" bw="4" slack="1"/>
<pin id="254" dir="0" index="6" bw="4" slack="1"/>
<pin id="255" dir="0" index="7" bw="4" slack="1"/>
<pin id="256" dir="0" index="8" bw="4" slack="1"/>
<pin id="257" dir="0" index="9" bw="4" slack="0"/>
<pin id="258" dir="0" index="10" bw="4" slack="0"/>
<pin id="259" dir="0" index="11" bw="4" slack="0"/>
<pin id="260" dir="0" index="12" bw="4" slack="0"/>
<pin id="261" dir="0" index="13" bw="4" slack="0"/>
<pin id="262" dir="0" index="14" bw="4" slack="0"/>
<pin id="263" dir="0" index="15" bw="4" slack="0"/>
<pin id="264" dir="0" index="16" bw="4" slack="0"/>
<pin id="265" dir="0" index="17" bw="4" slack="0"/>
<pin id="266" dir="0" index="18" bw="4" slack="0"/>
<pin id="267" dir="0" index="19" bw="4" slack="0"/>
<pin id="268" dir="0" index="20" bw="4" slack="0"/>
<pin id="269" dir="0" index="21" bw="4" slack="0"/>
<pin id="270" dir="0" index="22" bw="4" slack="0"/>
<pin id="271" dir="0" index="23" bw="4" slack="0"/>
<pin id="272" dir="0" index="24" bw="4" slack="0"/>
<pin id="273" dir="0" index="25" bw="4" slack="0"/>
<pin id="274" dir="0" index="26" bw="4" slack="0"/>
<pin id="275" dir="0" index="27" bw="4" slack="0"/>
<pin id="276" dir="0" index="28" bw="4" slack="0"/>
<pin id="277" dir="0" index="29" bw="4" slack="0"/>
<pin id="278" dir="0" index="30" bw="4" slack="0"/>
<pin id="279" dir="0" index="31" bw="4" slack="0"/>
<pin id="280" dir="0" index="32" bw="4" slack="0"/>
<pin id="281" dir="0" index="33" bw="4" slack="0"/>
<pin id="282" dir="0" index="34" bw="4" slack="0"/>
<pin id="283" dir="0" index="35" bw="4" slack="0"/>
<pin id="284" dir="0" index="36" bw="4" slack="0"/>
<pin id="285" dir="0" index="37" bw="4" slack="0"/>
<pin id="286" dir="0" index="38" bw="4" slack="0"/>
<pin id="287" dir="0" index="39" bw="4" slack="0"/>
<pin id="288" dir="0" index="40" bw="4" slack="0"/>
<pin id="289" dir="0" index="41" bw="4" slack="0"/>
<pin id="290" dir="0" index="42" bw="4" slack="0"/>
<pin id="291" dir="0" index="43" bw="4" slack="0"/>
<pin id="292" dir="0" index="44" bw="4" slack="0"/>
<pin id="293" dir="0" index="45" bw="4" slack="0"/>
<pin id="294" dir="0" index="46" bw="4" slack="0"/>
<pin id="295" dir="0" index="47" bw="4" slack="0"/>
<pin id="296" dir="0" index="48" bw="4" slack="0"/>
<pin id="297" dir="0" index="49" bw="4" slack="0"/>
<pin id="298" dir="0" index="50" bw="4" slack="0"/>
<pin id="299" dir="0" index="51" bw="4" slack="0"/>
<pin id="300" dir="0" index="52" bw="4" slack="0"/>
<pin id="301" dir="0" index="53" bw="4" slack="0"/>
<pin id="302" dir="0" index="54" bw="4" slack="0"/>
<pin id="303" dir="0" index="55" bw="4" slack="0"/>
<pin id="304" dir="0" index="56" bw="4" slack="0"/>
<pin id="305" dir="0" index="57" bw="4" slack="0"/>
<pin id="306" dir="0" index="58" bw="4" slack="0"/>
<pin id="307" dir="0" index="59" bw="4" slack="0"/>
<pin id="308" dir="0" index="60" bw="4" slack="0"/>
<pin id="309" dir="0" index="61" bw="4" slack="0"/>
<pin id="310" dir="0" index="62" bw="4" slack="0"/>
<pin id="311" dir="0" index="63" bw="4" slack="0"/>
<pin id="312" dir="0" index="64" bw="4" slack="0"/>
<pin id="313" dir="0" index="65" bw="4" slack="0"/>
<pin id="314" dir="0" index="66" bw="4" slack="0"/>
<pin id="315" dir="0" index="67" bw="4" slack="0"/>
<pin id="316" dir="0" index="68" bw="4" slack="0"/>
<pin id="317" dir="0" index="69" bw="4" slack="0"/>
<pin id="318" dir="0" index="70" bw="4" slack="0"/>
<pin id="319" dir="0" index="71" bw="4" slack="0"/>
<pin id="320" dir="0" index="72" bw="4" slack="0"/>
<pin id="321" dir="0" index="73" bw="4" slack="0"/>
<pin id="322" dir="0" index="74" bw="4" slack="0"/>
<pin id="323" dir="0" index="75" bw="4" slack="0"/>
<pin id="324" dir="0" index="76" bw="4" slack="0"/>
<pin id="325" dir="0" index="77" bw="4" slack="0"/>
<pin id="326" dir="0" index="78" bw="4" slack="0"/>
<pin id="327" dir="0" index="79" bw="4" slack="0"/>
<pin id="328" dir="0" index="80" bw="4" slack="0"/>
<pin id="329" dir="0" index="81" bw="4" slack="0"/>
<pin id="330" dir="0" index="82" bw="4" slack="0"/>
<pin id="331" dir="0" index="83" bw="4" slack="0"/>
<pin id="332" dir="0" index="84" bw="4" slack="0"/>
<pin id="333" dir="0" index="85" bw="4" slack="0"/>
<pin id="334" dir="0" index="86" bw="4" slack="0"/>
<pin id="335" dir="0" index="87" bw="4" slack="0"/>
<pin id="336" dir="0" index="88" bw="4" slack="0"/>
<pin id="337" dir="0" index="89" bw="32" slack="0"/>
<pin id="338" dir="0" index="90" bw="32" slack="0"/>
<pin id="339" dir="0" index="91" bw="32" slack="0"/>
<pin id="340" dir="0" index="92" bw="32" slack="0"/>
<pin id="341" dir="1" index="93" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln84_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="13" slack="0"/>
<pin id="429" dir="0" index="1" bw="13" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln84_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="13" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_data_0_V_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_data_1_V_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_data_2_V_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_data_3_V_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_data_4_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_data_5_V_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_data_6_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_data_7_V_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/2 "/>
</bind>
</comp>

<comp id="474" class="1005" name="add_ln84_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="13" slack="0"/>
<pin id="476" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_data_0_V_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="1"/>
<pin id="481" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_data_1_V_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_data_2_V_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="1"/>
<pin id="491" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_data_3_V_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="1"/>
<pin id="496" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_data_4_V_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="1"/>
<pin id="501" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_data_5_V_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="1"/>
<pin id="506" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_data_6_V_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="1"/>
<pin id="511" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_data_7_V_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="1"/>
<pin id="516" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="227"><net_src comp="202" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="216" pin=7"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="216" pin=8"/></net>

<net id="239"><net_src comp="196" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="342"><net_src comp="204" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="247" pin=9"/></net>

<net id="344"><net_src comp="18" pin="0"/><net_sink comp="247" pin=10"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="247" pin=11"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="247" pin=12"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="247" pin=13"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="247" pin=14"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="247" pin=15"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="247" pin=16"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="247" pin=17"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="247" pin=18"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="247" pin=19"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="247" pin=20"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="247" pin=21"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="247" pin=22"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="247" pin=23"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="247" pin=24"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="247" pin=25"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="247" pin=26"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="247" pin=27"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="247" pin=28"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="247" pin=29"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="247" pin=30"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="247" pin=31"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="247" pin=32"/></net>

<net id="367"><net_src comp="64" pin="0"/><net_sink comp="247" pin=33"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="247" pin=34"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="247" pin=35"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="247" pin=36"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="247" pin=37"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="247" pin=38"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="247" pin=39"/></net>

<net id="374"><net_src comp="78" pin="0"/><net_sink comp="247" pin=40"/></net>

<net id="375"><net_src comp="80" pin="0"/><net_sink comp="247" pin=41"/></net>

<net id="376"><net_src comp="82" pin="0"/><net_sink comp="247" pin=42"/></net>

<net id="377"><net_src comp="84" pin="0"/><net_sink comp="247" pin=43"/></net>

<net id="378"><net_src comp="86" pin="0"/><net_sink comp="247" pin=44"/></net>

<net id="379"><net_src comp="88" pin="0"/><net_sink comp="247" pin=45"/></net>

<net id="380"><net_src comp="90" pin="0"/><net_sink comp="247" pin=46"/></net>

<net id="381"><net_src comp="92" pin="0"/><net_sink comp="247" pin=47"/></net>

<net id="382"><net_src comp="94" pin="0"/><net_sink comp="247" pin=48"/></net>

<net id="383"><net_src comp="96" pin="0"/><net_sink comp="247" pin=49"/></net>

<net id="384"><net_src comp="98" pin="0"/><net_sink comp="247" pin=50"/></net>

<net id="385"><net_src comp="100" pin="0"/><net_sink comp="247" pin=51"/></net>

<net id="386"><net_src comp="102" pin="0"/><net_sink comp="247" pin=52"/></net>

<net id="387"><net_src comp="104" pin="0"/><net_sink comp="247" pin=53"/></net>

<net id="388"><net_src comp="106" pin="0"/><net_sink comp="247" pin=54"/></net>

<net id="389"><net_src comp="108" pin="0"/><net_sink comp="247" pin=55"/></net>

<net id="390"><net_src comp="110" pin="0"/><net_sink comp="247" pin=56"/></net>

<net id="391"><net_src comp="112" pin="0"/><net_sink comp="247" pin=57"/></net>

<net id="392"><net_src comp="114" pin="0"/><net_sink comp="247" pin=58"/></net>

<net id="393"><net_src comp="116" pin="0"/><net_sink comp="247" pin=59"/></net>

<net id="394"><net_src comp="118" pin="0"/><net_sink comp="247" pin=60"/></net>

<net id="395"><net_src comp="120" pin="0"/><net_sink comp="247" pin=61"/></net>

<net id="396"><net_src comp="122" pin="0"/><net_sink comp="247" pin=62"/></net>

<net id="397"><net_src comp="124" pin="0"/><net_sink comp="247" pin=63"/></net>

<net id="398"><net_src comp="126" pin="0"/><net_sink comp="247" pin=64"/></net>

<net id="399"><net_src comp="128" pin="0"/><net_sink comp="247" pin=65"/></net>

<net id="400"><net_src comp="130" pin="0"/><net_sink comp="247" pin=66"/></net>

<net id="401"><net_src comp="132" pin="0"/><net_sink comp="247" pin=67"/></net>

<net id="402"><net_src comp="134" pin="0"/><net_sink comp="247" pin=68"/></net>

<net id="403"><net_src comp="136" pin="0"/><net_sink comp="247" pin=69"/></net>

<net id="404"><net_src comp="138" pin="0"/><net_sink comp="247" pin=70"/></net>

<net id="405"><net_src comp="140" pin="0"/><net_sink comp="247" pin=71"/></net>

<net id="406"><net_src comp="142" pin="0"/><net_sink comp="247" pin=72"/></net>

<net id="407"><net_src comp="144" pin="0"/><net_sink comp="247" pin=73"/></net>

<net id="408"><net_src comp="146" pin="0"/><net_sink comp="247" pin=74"/></net>

<net id="409"><net_src comp="148" pin="0"/><net_sink comp="247" pin=75"/></net>

<net id="410"><net_src comp="150" pin="0"/><net_sink comp="247" pin=76"/></net>

<net id="411"><net_src comp="152" pin="0"/><net_sink comp="247" pin=77"/></net>

<net id="412"><net_src comp="154" pin="0"/><net_sink comp="247" pin=78"/></net>

<net id="413"><net_src comp="156" pin="0"/><net_sink comp="247" pin=79"/></net>

<net id="414"><net_src comp="158" pin="0"/><net_sink comp="247" pin=80"/></net>

<net id="415"><net_src comp="160" pin="0"/><net_sink comp="247" pin=81"/></net>

<net id="416"><net_src comp="162" pin="0"/><net_sink comp="247" pin=82"/></net>

<net id="417"><net_src comp="164" pin="0"/><net_sink comp="247" pin=83"/></net>

<net id="418"><net_src comp="166" pin="0"/><net_sink comp="247" pin=84"/></net>

<net id="419"><net_src comp="168" pin="0"/><net_sink comp="247" pin=85"/></net>

<net id="420"><net_src comp="170" pin="0"/><net_sink comp="247" pin=86"/></net>

<net id="421"><net_src comp="172" pin="0"/><net_sink comp="247" pin=87"/></net>

<net id="422"><net_src comp="174" pin="0"/><net_sink comp="247" pin=88"/></net>

<net id="423"><net_src comp="176" pin="0"/><net_sink comp="247" pin=89"/></net>

<net id="424"><net_src comp="178" pin="0"/><net_sink comp="247" pin=90"/></net>

<net id="425"><net_src comp="180" pin="0"/><net_sink comp="247" pin=91"/></net>

<net id="426"><net_src comp="182" pin="0"/><net_sink comp="247" pin=92"/></net>

<net id="431"><net_src comp="240" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="198" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="240" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="200" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="216" pin="9"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="216" pin="9"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="216" pin="9"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="216" pin="9"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="216" pin="9"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="216" pin="9"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="216" pin="9"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="216" pin="9"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="433" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="482"><net_src comp="439" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="487"><net_src comp="443" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="492"><net_src comp="447" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="247" pin=3"/></net>

<net id="497"><net_src comp="451" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="502"><net_src comp="455" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="247" pin=5"/></net>

<net id="507"><net_src comp="459" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="247" pin=6"/></net>

<net id="512"><net_src comp="463" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="247" pin=7"/></net>

<net id="517"><net_src comp="467" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="247" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {3 4 }
	Port: res_V_data_1_V | {3 4 }
	Port: res_V_data_2_V | {3 4 }
	Port: res_V_data_3_V | {3 4 }
	Port: res_V_data_4_V | {3 4 }
	Port: res_V_data_5_V | {3 4 }
	Port: res_V_data_6_V | {3 4 }
	Port: res_V_data_7_V | {3 4 }
	Port: res_V_data_8_V | {3 4 }
	Port: res_V_data_9_V | {3 4 }
	Port: res_V_data_10_V | {3 4 }
	Port: res_V_data_11_V | {3 4 }
	Port: res_V_data_12_V | {3 4 }
	Port: res_V_data_13_V | {3 4 }
	Port: res_V_data_14_V | {3 4 }
	Port: res_V_data_15_V | {3 4 }
	Port: kernel_data_V_3_8 | {3 4 }
	Port: kernel_data_V_3_9 | {3 4 }
	Port: kernel_data_V_3_10 | {3 4 }
	Port: kernel_data_V_3_11 | {3 4 }
	Port: kernel_data_V_3_12 | {3 4 }
	Port: kernel_data_V_3_13 | {3 4 }
	Port: kernel_data_V_3_14 | {3 4 }
	Port: kernel_data_V_3_15 | {3 4 }
	Port: kernel_data_V_3_16 | {3 4 }
	Port: kernel_data_V_3_17 | {3 4 }
	Port: kernel_data_V_3_18 | {3 4 }
	Port: kernel_data_V_3_19 | {3 4 }
	Port: kernel_data_V_3_20 | {3 4 }
	Port: kernel_data_V_3_21 | {3 4 }
	Port: kernel_data_V_3_22 | {3 4 }
	Port: kernel_data_V_3_23 | {3 4 }
	Port: kernel_data_V_3_32 | {3 4 }
	Port: kernel_data_V_3_33 | {3 4 }
	Port: kernel_data_V_3_34 | {3 4 }
	Port: kernel_data_V_3_35 | {3 4 }
	Port: kernel_data_V_3_36 | {3 4 }
	Port: kernel_data_V_3_37 | {3 4 }
	Port: kernel_data_V_3_38 | {3 4 }
	Port: kernel_data_V_3_39 | {3 4 }
	Port: kernel_data_V_3_40 | {3 4 }
	Port: kernel_data_V_3_41 | {3 4 }
	Port: kernel_data_V_3_42 | {3 4 }
	Port: kernel_data_V_3_43 | {3 4 }
	Port: kernel_data_V_3_44 | {3 4 }
	Port: kernel_data_V_3_45 | {3 4 }
	Port: kernel_data_V_3_46 | {3 4 }
	Port: kernel_data_V_3_47 | {3 4 }
	Port: kernel_data_V_3_56 | {3 4 }
	Port: kernel_data_V_3_57 | {3 4 }
	Port: kernel_data_V_3_58 | {3 4 }
	Port: kernel_data_V_3_59 | {3 4 }
	Port: kernel_data_V_3_60 | {3 4 }
	Port: kernel_data_V_3_61 | {3 4 }
	Port: kernel_data_V_3_62 | {3 4 }
	Port: kernel_data_V_3_63 | {3 4 }
	Port: kernel_data_V_3_64 | {3 4 }
	Port: kernel_data_V_3_65 | {3 4 }
	Port: kernel_data_V_3_66 | {3 4 }
	Port: kernel_data_V_3_67 | {3 4 }
	Port: kernel_data_V_3_68 | {3 4 }
	Port: kernel_data_V_3_69 | {3 4 }
	Port: kernel_data_V_3_70 | {3 4 }
	Port: kernel_data_V_3_71 | {3 4 }
	Port: line_buffer_Array_V_3_0_0 | {3 4 }
	Port: line_buffer_Array_V_3_1_0 | {3 4 }
	Port: line_buffer_Array_V_3_0_1 | {3 4 }
	Port: line_buffer_Array_V_3_1_1 | {3 4 }
	Port: line_buffer_Array_V_3_0_2 | {3 4 }
	Port: line_buffer_Array_V_3_1_2 | {3 4 }
	Port: line_buffer_Array_V_3_0_3 | {3 4 }
	Port: line_buffer_Array_V_3_1_3 | {3 4 }
	Port: line_buffer_Array_V_3_0_4 | {3 4 }
	Port: line_buffer_Array_V_3_1_4 | {3 4 }
	Port: line_buffer_Array_V_3_0_5 | {3 4 }
	Port: line_buffer_Array_V_3_1_5 | {3 4 }
	Port: line_buffer_Array_V_3_0_6 | {3 4 }
	Port: line_buffer_Array_V_3_1_6 | {3 4 }
	Port: line_buffer_Array_V_3_0_7 | {3 4 }
	Port: line_buffer_Array_V_3_1_7 | {3 4 }
	Port: sX_3 | {3 4 }
	Port: sY_3 | {3 4 }
	Port: pY_3 | {3 4 }
	Port: pX_3 | {3 4 }
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : data_V_data_0_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : data_V_data_1_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : data_V_data_2_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : data_V_data_3_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : data_V_data_4_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : data_V_data_5_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : data_V_data_6_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : data_V_data_7_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_8 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_9 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_10 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_11 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_12 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_13 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_14 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_15 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_16 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_17 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_18 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_19 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_20 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_21 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_22 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_23 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_32 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_33 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_34 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_35 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_36 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_37 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_38 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_39 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_40 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_41 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_42 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_43 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_44 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_45 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_46 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_47 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_56 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_57 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_58 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_59 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_60 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_61 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_62 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_63 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_64 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_65 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_66 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_67 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_68 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_69 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_70 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : kernel_data_V_3_71 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_0_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_1_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_0_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_1_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_0_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_1_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_0_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_1_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_0_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_1_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_0_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_1_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_0_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_1_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_0_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : line_buffer_Array_V_3_1_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : sX_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : sY_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : pY_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,16u>,config6> : pX_3 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|
| Operation|                                  Functional Unit                                 |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config6_s_fu_247 |   2048  |   5527  |
|----------|----------------------------------------------------------------------------------|---------|---------|
|    add   |                                  add_ln84_fu_433                                 |    0    |    17   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   icmp   |                                 icmp_ln84_fu_427                                 |    0    |    13   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   read   |                               empty_280_read_fu_216                              |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|
|          |                                tmp_data_0_V_fu_439                               |    0    |    0    |
|          |                                tmp_data_1_V_fu_443                               |    0    |    0    |
|          |                                tmp_data_2_V_fu_447                               |    0    |    0    |
|extractvalue|                                tmp_data_3_V_fu_451                               |    0    |    0    |
|          |                                tmp_data_4_V_fu_455                               |    0    |    0    |
|          |                                tmp_data_5_V_fu_459                               |    0    |    0    |
|          |                                tmp_data_6_V_fu_463                               |    0    |    0    |
|          |                                tmp_data_7_V_fu_467                               |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                  |   2048  |   5557  |
|----------|----------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln84_reg_474   |   13   |
|indvar_flatten_reg_236|   13   |
| tmp_data_0_V_reg_479 |    4   |
| tmp_data_1_V_reg_484 |    4   |
| tmp_data_2_V_reg_489 |    4   |
| tmp_data_3_V_reg_494 |    4   |
| tmp_data_4_V_reg_499 |    4   |
| tmp_data_5_V_reg_504 |    4   |
| tmp_data_6_V_reg_509 |    4   |
| tmp_data_7_V_reg_514 |    4   |
+----------------------+--------+
|         Total        |   58   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |  2048  |  5557  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   58   |    -   |
+-----------+--------+--------+
|   Total   |  2106  |  5557  |
+-----------+--------+--------+
