TimeQuest Timing Analyzer report for servo
Wed Apr 26 15:27:01 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'mclk'
 13. Slow 1200mV 85C Model Setup: 'clock_var:clock_var|clk_1mhz'
 14. Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 15. Slow 1200mV 85C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'
 16. Slow 1200mV 85C Model Hold: 'mclk'
 17. Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 18. Slow 1200mV 85C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'
 19. Slow 1200mV 85C Model Hold: 'clock_var:clock_var|clk_1mhz'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'mclk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: 'mclk'
 57. Slow 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'
 58. Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 59. Slow 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'
 60. Slow 1200mV 0C Model Hold: 'mclk'
 61. Slow 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'
 62. Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 63. Slow 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'mclk'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Propagation Delay
 73. Minimum Propagation Delay
 74. MTBF Summary
 75. Synchronizer Summary
 76. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 94. Fast 1200mV 0C Model Setup Summary
 95. Fast 1200mV 0C Model Hold Summary
 96. Fast 1200mV 0C Model Recovery Summary
 97. Fast 1200mV 0C Model Removal Summary
 98. Fast 1200mV 0C Model Minimum Pulse Width Summary
 99. Fast 1200mV 0C Model Setup: 'mclk'
100. Fast 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'
101. Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
102. Fast 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'
103. Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
104. Fast 1200mV 0C Model Hold: 'mclk'
105. Fast 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'
106. Fast 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'mclk'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Propagation Delay
116. Minimum Propagation Delay
117. MTBF Summary
118. Synchronizer Summary
119. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
137. Multicorner Timing Analysis Summary
138. Setup Times
139. Hold Times
140. Clock to Output Times
141. Minimum Clock to Output Times
142. Propagation Delay
143. Minimum Propagation Delay
144. Board Trace Model Assignments
145. Input Transition Times
146. Signal Integrity Metrics (Slow 1200mv 0c Model)
147. Signal Integrity Metrics (Slow 1200mv 85c Model)
148. Signal Integrity Metrics (Fast 1200mv 0c Model)
149. Setup Transfers
150. Hold Transfers
151. Report TCCS
152. Report RSKM
153. Unconstrained Paths
154. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; servo                                              ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; clk_200hz:clk_200hz|clk_200hz     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_200hz:clk_200hz|clk_200hz }     ;
; clock_100hz:clock_100hz|clk_100hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_100hz:clock_100hz|clk_100hz } ;
; clock_var:clock_var|clk_1mhz      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_var:clock_var|clk_1mhz }      ;
; mclk                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mclk }                              ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                      ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 219.2 MHz  ; 219.2 MHz       ; mclk                              ;      ;
; 236.46 MHz ; 236.46 MHz      ; clock_var:clock_var|clk_1mhz      ;      ;
; 247.1 MHz  ; 247.1 MHz       ; clock_100hz:clock_100hz|clk_100hz ;      ;
; 262.88 MHz ; 262.88 MHz      ; clk_200hz:clk_200hz|clk_200hz     ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.562 ; -146.653      ;
; clock_var:clock_var|clk_1mhz      ; -3.229 ; -98.260       ;
; clock_100hz:clock_100hz|clk_100hz ; -3.047 ; -71.131       ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.804 ; -87.163       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                        ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; mclk                              ; 0.390 ; 0.000         ;
; clock_100hz:clock_100hz|clk_100hz ; 0.395 ; 0.000         ;
; clk_200hz:clk_200hz|clk_200hz     ; 0.404 ; 0.000         ;
; clock_var:clock_var|clk_1mhz      ; 0.409 ; 0.000         ;
+-----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.000 ; -110.940      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.693 ; -76.922       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.693 ; -71.044       ;
; clock_var:clock_var|clk_1mhz      ; -1.285 ; -56.540       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mclk'                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.562 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 4.480      ;
; -3.393 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 4.311      ;
; -3.363 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 4.281      ;
; -3.337 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 4.255      ;
; -3.297 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 4.217      ;
; -3.278 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 4.198      ;
; -3.258 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 4.176      ;
; -3.254 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 4.174      ;
; -3.243 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 4.163      ;
; -3.242 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 4.162      ;
; -3.229 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 4.149      ;
; -3.224 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 4.144      ;
; -3.106 ; clk_200hz:clk_200hz|counter[4]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 4.026      ;
; -3.099 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 4.019      ;
; -3.082 ; clk_200hz:clk_200hz|counter[12]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 4.002      ;
; -3.065 ; clk_200hz:clk_200hz|counter[18]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.983      ;
; -3.052 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.970      ;
; -2.994 ; clk_200hz:clk_200hz|counter[25]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.912      ;
; -2.989 ; clk_200hz:clk_200hz|counter[24]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.907      ;
; -2.974 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.892      ;
; -2.949 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.866      ;
; -2.935 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 3.855      ;
; -2.924 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 3.844      ;
; -2.923 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.840      ;
; -2.878 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.796      ;
; -2.867 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.785      ;
; -2.858 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.775      ;
; -2.845 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.762      ;
; -2.828 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.747      ;
; -2.823 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.740      ;
; -2.783 ; clk_200hz:clk_200hz|counter[14]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.701      ;
; -2.781 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.700      ;
; -2.777 ; clk_200hz:clk_200hz|counter[15]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.695      ;
; -2.770 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.078     ; 3.690      ;
; -2.700 ; clock_var:clock_var|counter[3]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.616      ;
; -2.700 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.615      ;
; -2.699 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.614      ;
; -2.699 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.614      ;
; -2.693 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.612      ;
; -2.692 ; clock_var:clock_var|counter[1]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.608      ;
; -2.655 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.572      ;
; -2.650 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.567      ;
; -2.604 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.522      ;
; -2.603 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.521      ;
; -2.568 ; clock_var:clock_var|counter[5]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.513     ; 3.053      ;
; -2.551 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.470      ;
; -2.548 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.464      ;
; -2.547 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.463      ;
; -2.537 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.456      ;
; -2.532 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.451      ;
; -2.531 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.446      ;
; -2.530 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.445      ;
; -2.530 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.445      ;
; -2.522 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.437      ;
; -2.522 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.437      ;
; -2.522 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.437      ;
; -2.515 ; clk_200hz:clk_200hz|counter[13]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.432      ;
; -2.511 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.430      ;
; -2.492 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.409      ;
; -2.479 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.398      ;
; -2.478 ; clock_var:clock_var|counter[0]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.394      ;
; -2.478 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.078     ; 3.398      ;
; -2.475 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.394      ;
; -2.475 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.390      ;
; -2.474 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.393      ;
; -2.474 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.389      ;
; -2.474 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.389      ;
; -2.473 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.392      ;
; -2.461 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.378      ;
; -2.461 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.378      ;
; -2.461 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.378      ;
; -2.437 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.354      ;
; -2.437 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.354      ;
; -2.437 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.354      ;
; -2.435 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.352      ;
; -2.435 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.353      ;
; -2.434 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.351      ;
; -2.434 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.351      ;
; -2.434 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.352      ;
; -2.433 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.078     ; 3.353      ;
; -2.426 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.343      ;
; -2.426 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.343      ;
; -2.426 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.343      ;
; -2.411 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.329      ;
; -2.411 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.329      ;
; -2.398 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.313      ;
; -2.398 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.313      ;
; -2.398 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.313      ;
; -2.396 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.311      ;
; -2.395 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.310      ;
; -2.380 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.297      ;
; -2.379 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.297      ;
; -2.379 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.296      ;
; -2.378 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.296      ;
; -2.377 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.293      ;
; -2.376 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.292      ;
; -2.368 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.283      ;
; -2.367 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.284      ;
; -2.367 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.282      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_var:clock_var|clk_1mhz'                                                                                                       ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -3.229 ; motor:motor|counter[8]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 4.150      ;
; -3.229 ; motor:motor|counter[8]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 4.150      ;
; -3.229 ; motor:motor|counter[8]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 4.150      ;
; -3.229 ; motor:motor|counter[8]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 4.150      ;
; -3.229 ; motor:motor|counter[8]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 4.150      ;
; -3.189 ; motor:motor|counter[5]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.076     ; 4.111      ;
; -3.189 ; motor:motor|counter[5]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.076     ; 4.111      ;
; -3.189 ; motor:motor|counter[5]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.076     ; 4.111      ;
; -3.189 ; motor:motor|counter[5]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.076     ; 4.111      ;
; -3.189 ; motor:motor|counter[5]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.076     ; 4.111      ;
; -3.059 ; motor:motor|control[1]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.547      ;
; -3.059 ; motor:motor|control[1]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.547      ;
; -3.059 ; motor:motor|control[1]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.547      ;
; -3.059 ; motor:motor|control[1]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.547      ;
; -3.059 ; motor:motor|control[1]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.547      ;
; -3.050 ; motor:motor|counter[6]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.971      ;
; -3.050 ; motor:motor|counter[6]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.971      ;
; -3.050 ; motor:motor|counter[6]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.971      ;
; -3.050 ; motor:motor|counter[6]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.971      ;
; -3.050 ; motor:motor|counter[6]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.971      ;
; -3.015 ; motor:motor|counter[12] ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.936      ;
; -3.015 ; motor:motor|counter[12] ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.936      ;
; -3.015 ; motor:motor|counter[12] ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.936      ;
; -3.015 ; motor:motor|counter[12] ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.936      ;
; -3.015 ; motor:motor|counter[12] ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.936      ;
; -3.014 ; motor:motor|control[8]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.095     ; 3.917      ;
; -2.990 ; motor:motor|control[7]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.095     ; 3.893      ;
; -2.930 ; motor:motor|counter[2]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.851      ;
; -2.930 ; motor:motor|counter[2]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.851      ;
; -2.930 ; motor:motor|counter[2]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.851      ;
; -2.930 ; motor:motor|counter[2]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.851      ;
; -2.930 ; motor:motor|counter[2]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.851      ;
; -2.930 ; motor:motor|control[2]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.418      ;
; -2.930 ; motor:motor|control[2]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.418      ;
; -2.930 ; motor:motor|control[2]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.418      ;
; -2.930 ; motor:motor|control[2]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.418      ;
; -2.930 ; motor:motor|control[2]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.418      ;
; -2.925 ; motor:motor|control[4]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.336      ; 4.259      ;
; -2.921 ; motor:motor|counter[1]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.842      ;
; -2.921 ; motor:motor|counter[1]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.842      ;
; -2.921 ; motor:motor|counter[1]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.842      ;
; -2.921 ; motor:motor|counter[1]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.842      ;
; -2.921 ; motor:motor|counter[1]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.842      ;
; -2.914 ; motor:motor|counter[7]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.835      ;
; -2.914 ; motor:motor|counter[7]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.835      ;
; -2.914 ; motor:motor|counter[7]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.835      ;
; -2.914 ; motor:motor|counter[7]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.835      ;
; -2.914 ; motor:motor|counter[7]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.835      ;
; -2.909 ; motor:motor|control[7]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.397      ;
; -2.909 ; motor:motor|control[7]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.397      ;
; -2.909 ; motor:motor|control[7]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.397      ;
; -2.909 ; motor:motor|control[7]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.397      ;
; -2.909 ; motor:motor|control[7]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.397      ;
; -2.902 ; motor:motor|control[10] ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.095     ; 3.805      ;
; -2.894 ; motor:motor|control[9]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.095     ; 3.797      ;
; -2.838 ; motor:motor|control[9]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.326      ;
; -2.838 ; motor:motor|control[9]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.326      ;
; -2.838 ; motor:motor|control[9]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.326      ;
; -2.838 ; motor:motor|control[9]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.326      ;
; -2.838 ; motor:motor|control[9]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.510     ; 3.326      ;
; -2.834 ; motor:motor|control[3]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.753      ;
; -2.834 ; motor:motor|control[3]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.753      ;
; -2.834 ; motor:motor|control[3]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.753      ;
; -2.834 ; motor:motor|control[3]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.753      ;
; -2.834 ; motor:motor|control[3]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.753      ;
; -2.817 ; motor:motor|control[5]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.736      ;
; -2.817 ; motor:motor|control[5]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.736      ;
; -2.817 ; motor:motor|control[5]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.736      ;
; -2.817 ; motor:motor|control[5]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.736      ;
; -2.817 ; motor:motor|control[5]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.736      ;
; -2.808 ; motor:motor|control[6]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.727      ;
; -2.808 ; motor:motor|control[6]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.727      ;
; -2.808 ; motor:motor|control[6]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.727      ;
; -2.808 ; motor:motor|control[6]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.727      ;
; -2.808 ; motor:motor|control[6]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.079     ; 3.727      ;
; -2.789 ; motor:motor|counter[13] ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.710      ;
; -2.789 ; motor:motor|counter[13] ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.710      ;
; -2.789 ; motor:motor|counter[13] ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.710      ;
; -2.789 ; motor:motor|counter[13] ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.710      ;
; -2.789 ; motor:motor|counter[13] ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.710      ;
; -2.786 ; motor:motor|counter[8]  ; motor:motor|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.336      ; 4.120      ;
; -2.786 ; motor:motor|counter[8]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.336      ; 4.120      ;
; -2.786 ; motor:motor|counter[8]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.336      ; 4.120      ;
; -2.786 ; motor:motor|counter[8]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.336      ; 4.120      ;
; -2.786 ; motor:motor|counter[8]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.336      ; 4.120      ;
; -2.786 ; motor:motor|counter[8]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.336      ; 4.120      ;
; -2.751 ; motor:motor|counter[4]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.672      ;
; -2.751 ; motor:motor|counter[4]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.672      ;
; -2.751 ; motor:motor|counter[4]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.672      ;
; -2.751 ; motor:motor|counter[4]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.672      ;
; -2.751 ; motor:motor|counter[4]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.672      ;
; -2.746 ; motor:motor|counter[5]  ; motor:motor|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.337      ; 4.081      ;
; -2.746 ; motor:motor|counter[5]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.337      ; 4.081      ;
; -2.746 ; motor:motor|counter[5]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.337      ; 4.081      ;
; -2.746 ; motor:motor|counter[5]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.337      ; 4.081      ;
; -2.746 ; motor:motor|counter[5]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.337      ; 4.081      ;
; -2.746 ; motor:motor|counter[5]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.337      ; 4.081      ;
; -2.741 ; motor:motor|counter[3]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.662      ;
; -2.741 ; motor:motor|counter[3]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.662      ;
; -2.741 ; motor:motor|counter[3]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.077     ; 3.662      ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -3.047 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.960      ;
; -3.031 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.944      ;
; -3.027 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.940      ;
; -3.004 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.917      ;
; -2.890 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.803      ;
; -2.883 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.796      ;
; -2.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.762      ;
; -2.840 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.753      ;
; -2.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 4.113      ;
; -2.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 4.113      ;
; -2.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.292      ; 4.118      ;
; -2.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 4.100      ;
; -2.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 4.100      ;
; -2.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.292      ; 4.104      ;
; -2.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 4.084      ;
; -2.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 4.084      ;
; -2.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.292      ; 4.088      ;
; -2.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 4.080      ;
; -2.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 4.080      ;
; -2.754 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.292      ; 4.084      ;
; -2.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.658      ;
; -2.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.642      ;
; -2.714 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.627      ;
; -2.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.607      ;
; -2.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.607      ;
; -2.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.600      ;
; -2.686 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.599      ;
; -2.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.598      ;
; -2.679 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.592      ;
; -2.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.591      ;
; -2.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.591      ;
; -2.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.587      ;
; -2.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.587      ;
; -2.671 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.584      ;
; -2.670 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.583      ;
; -2.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.582      ;
; -2.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.582      ;
; -2.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.582      ;
; -2.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.580      ;
; -2.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.579      ;
; -2.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.578      ;
; -2.662 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.986      ;
; -2.662 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.986      ;
; -2.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.292      ; 3.991      ;
; -2.653 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.566      ;
; -2.651 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.564      ;
; -2.651 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.564      ;
; -2.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.562      ;
; -2.644 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.557      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.556      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.556      ;
; -2.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.555      ;
; -2.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.555      ;
; -2.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.539      ;
; -2.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.539      ;
; -2.622 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.535      ;
; -2.620 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.944      ;
; -2.620 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.944      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.292      ; 3.949      ;
; -2.612 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.936      ;
; -2.612 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.936      ;
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.292      ; 3.940      ;
; -2.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.918      ;
; -2.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.918      ;
; -2.593 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.292      ; 3.923      ;
; -2.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.470      ;
; -2.537 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.450      ;
; -2.537 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.450      ;
; -2.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.443      ;
; -2.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.443      ;
; -2.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.443      ;
; -2.529 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.442      ;
; -2.528 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.441      ;
; -2.523 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.436      ;
; -2.522 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.435      ;
; -2.521 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.434      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.429      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.425      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.425      ;
; -2.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.833      ;
; -2.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.833      ;
; -2.508 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.292      ; 3.838      ;
; -2.505 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.418      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.409      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.409      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.820      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.820      ;
; -2.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.292      ; 3.825      ;
; -2.489 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.402      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.401      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.400      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.400      ;
; -2.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.400      ;
; -2.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.393      ;
; -2.479 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.392      ;
; -2.478 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.391      ;
; -2.478 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.085     ; 3.391      ;
; -2.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.800      ;
; -2.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.286      ; 3.800      ;
; -2.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.292      ; 3.805      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.470     ; 3.332      ;
; -2.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.470     ; 3.332      ;
; -2.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.470     ; 3.332      ;
; -2.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.470     ; 3.332      ;
; -2.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.470     ; 3.332      ;
; -2.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.925      ;
; -2.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.925      ;
; -2.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.925      ;
; -2.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.925      ;
; -2.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.925      ;
; -2.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.925      ;
; -2.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.925      ;
; -2.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.925      ;
; -2.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.899      ;
; -2.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.899      ;
; -2.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.899      ;
; -2.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.899      ;
; -2.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.899      ;
; -2.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.899      ;
; -2.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.899      ;
; -2.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.899      ;
; -2.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.639      ;
; -2.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.638      ;
; -2.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.635      ;
; -2.698 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.615      ;
; -2.691 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.608      ;
; -2.690 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.607      ;
; -2.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.604      ;
; -2.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.584      ;
; -2.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.470     ; 3.186      ;
; -2.653 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.234      ; 3.925      ;
; -2.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.234      ; 3.899      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.773      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.773      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.773      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.773      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.773      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.773      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.773      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.773      ;
; -2.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.738      ;
; -2.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.738      ;
; -2.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.738      ;
; -2.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.738      ;
; -2.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.738      ;
; -2.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.738      ;
; -2.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.738      ;
; -2.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.738      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.734      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.734      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.734      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.734      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.734      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.734      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.734      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.734      ;
; -2.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.486      ;
; -2.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.485      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.482      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.709      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.709      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.709      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.709      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.709      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.709      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.709      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.229      ; 3.709      ;
; -2.545 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.462      ;
; -2.537 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.455      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.454      ;
; -2.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.451      ;
; -2.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.451      ;
; -2.532 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.450      ;
; -2.529 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.447      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.295      ; 3.807      ;
; -2.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.431      ;
; -2.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.427      ;
; -2.508 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.426      ;
; -2.507 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.425      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.422      ;
; -2.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.234      ; 3.773      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.649      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.649      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.649      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.649      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.649      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.649      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.649      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.649      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.638      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.638      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.638      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.638      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.638      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.638      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.638      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.228      ; 3.638      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.295      ; 3.781      ;
; -2.484 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.402      ;
; -2.459 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.377      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mclk'                                                                                                                                                     ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.390 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.098      ; 0.674      ;
; 0.402 ; transmitter:uart_Tx|Tx                   ; transmitter:uart_Tx|Tx                   ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.669      ;
; 0.406 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.674      ;
; 0.441 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.709      ;
; 0.442 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.708      ;
; 0.442 ; clk_200hz:clk_200hz|counter[25]          ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.708      ;
; 0.556 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.513      ; 1.255      ;
; 0.632 ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 3.071      ; 4.151      ;
; 0.639 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.906      ;
; 0.641 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.914      ;
; 0.646 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.099      ; 0.932      ;
; 0.648 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.914      ;
; 0.650 ; clock_var:clock_var|counter[3]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.513      ; 1.349      ;
; 0.654 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.921      ;
; 0.656 ; clk_200hz:clk_200hz|counter[12]          ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_200hz:clk_200hz|counter[10]          ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_200hz:clk_200hz|counter[2]           ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[19]          ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; clk_200hz:clk_200hz|counter[9]           ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[8]           ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[7]           ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[5]           ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; clk_200hz:clk_200hz|counter[18]          ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; clk_200hz:clk_200hz|counter[24]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; clk_200hz:clk_200hz|counter[17]          ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; clk_200hz:clk_200hz|counter[23]          ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; clk_200hz:clk_200hz|counter[21]          ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; clk_200hz:clk_200hz|counter[4]           ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.927      ;
; 0.662 ; clk_200hz:clk_200hz|counter[22]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; clk_200hz:clk_200hz|counter[20]          ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.929      ;
; 0.668 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.513      ; 1.367      ;
; 0.679 ; clk_200hz:clk_200hz|counter[1]           ; clk_200hz:clk_200hz|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.946      ;
; 0.683 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.950      ;
; 0.697 ; clk_200hz:clk_200hz|counter[0]           ; clk_200hz:clk_200hz|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.964      ;
; 0.699 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.967      ;
; 0.724 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; mclk        ; 0.000        ; 3.069      ; 4.241      ;
; 0.748 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.014      ;
; 0.776 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.513      ; 1.475      ;
; 0.785 ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz      ; mclk        ; 0.000        ; 3.102      ; 4.335      ;
; 0.794 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.513      ; 1.493      ;
; 0.834 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.511      ; 1.531      ;
; 0.933 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.199      ;
; 0.942 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.208      ;
; 0.944 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.210      ;
; 0.957 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.224      ;
; 0.959 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.228      ;
; 0.962 ; clock_100hz:clock_100hz|counter[8]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.229      ;
; 0.968 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.235      ;
; 0.970 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.241      ;
; 0.974 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[9]           ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[7]           ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[3]           ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; clk_200hz:clk_200hz|counter[19]          ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; clk_200hz:clk_200hz|counter[17]          ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; clk_200hz:clk_200hz|counter[11]          ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.244      ;
; 0.977 ; clk_200hz:clk_200hz|counter[23]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; clk_200hz:clk_200hz|counter[21]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.244      ;
; 0.978 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.246      ;
; 0.978 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.245      ;
; 0.984 ; clock_100hz:clock_100hz|counter[5]       ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; clk_200hz:clk_200hz|counter[8]           ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; clk_200hz:clk_200hz|counter[18]          ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; clk_200hz:clk_200hz|counter[24]          ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.252      ;
; 0.986 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.253      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.059      ;
; 0.396 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.060      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.669      ;
; 0.422 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.687      ;
; 0.452 ; motor:motor|data_out[4]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.854      ; 2.548      ;
; 0.490 ; motor:motor|data_out[5]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.854      ; 2.586      ;
; 0.525 ; motor:motor|data_out[8]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.854      ; 2.621      ;
; 0.545 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.810      ;
; 0.563 ; motor:motor|data_out[3]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.854      ; 2.659      ;
; 0.568 ; motor:motor|data_out[9]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.854      ; 2.664      ;
; 0.588 ; motor:motor|data_out[1]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.854      ; 2.684      ;
; 0.596 ; motor:motor|data_out[2]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.854      ; 2.692      ;
; 0.616 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.882      ;
; 0.636 ; motor:motor|data_out[0]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.855      ; 2.733      ;
; 0.638 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.903      ;
; 0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.323      ;
; 0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.943      ;
; 0.680 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.946      ;
; 0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.953      ;
; 0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.441      ; 1.351      ;
; 0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.954      ;
; 0.692 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.958      ;
; 0.696 ; motor:motor|data_out[10]                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.855      ; 2.793      ;
; 0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.379      ;
; 0.840 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.106      ;
; 0.843 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.109      ;
; 0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.125      ;
; 0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.145      ;
; 0.884 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.155      ;
; 0.903 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.174      ;
; 0.922 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.188      ;
; 0.925 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.068      ; 1.179      ;
; 0.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.198      ;
; 0.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 1.187      ;
; 0.932 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 1.192      ;
; 0.935 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.599      ;
; 0.937 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 1.197      ;
; 0.944 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.215      ;
; 0.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.231      ;
; 0.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.226      ;
; 0.968 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.239      ;
; 0.976 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.242      ;
; 0.980 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.068      ; 1.234      ;
; 0.980 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.068      ; 1.234      ;
; 0.997 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.268      ;
; 0.999 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.441      ; 1.662      ;
; 1.007 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.278      ;
; 1.026 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.441      ; 1.689      ;
; 1.034 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.300      ;
; 1.036 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.091      ; 1.313      ;
; 1.042 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.086      ; 1.314      ;
; 1.047 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.091      ; 1.324      ;
; 1.047 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.313      ;
; 1.048 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.314      ;
; 1.049 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.315      ;
; 1.056 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.322      ;
; 1.057 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.323      ;
; 1.058 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.324      ;
; 1.059 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.325      ;
; 1.063 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.329      ;
; 1.063 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.329      ;
; 1.066 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.337      ;
; 1.066 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.337      ;
; 1.069 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.340      ;
; 1.076 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.347      ;
; 1.104 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.375      ;
; 1.112 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.068      ; 1.366      ;
; 1.114 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.385      ;
; 1.134 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.798      ;
; 1.145 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.416      ;
; 1.169 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.452      ;
; 1.169 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.440      ;
; 1.179 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.450      ;
; 1.186 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.469      ;
; 1.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.303     ; 1.070      ;
; 1.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.453      ;
; 1.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 1.448      ;
; 1.237 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.901      ;
; 1.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.067      ; 1.498      ;
; 1.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.067      ; 1.500      ;
; 1.322 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.588      ;
; 1.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.609      ;
; 1.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.607      ;
; 1.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.607      ;
; 1.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.607      ;
; 1.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.607      ;
; 1.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.607      ;
; 1.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.607      ;
; 1.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.666      ;
; 1.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.668      ;
; 1.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.085      ; 1.676      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.422 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.687      ;
; 0.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.698      ;
; 0.457 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.722      ;
; 0.544 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.809      ;
; 0.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.831      ;
; 0.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.906      ;
; 0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.924      ;
; 0.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.931      ;
; 0.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.937      ;
; 0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.950      ;
; 0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.953      ;
; 0.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.958      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.960      ;
; 0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.962      ;
; 0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.972      ;
; 0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.014      ;
; 0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.388      ; 1.375      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.030      ;
; 0.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.388      ; 1.409      ;
; 0.839 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.104      ;
; 0.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.118      ;
; 0.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.129      ;
; 0.864 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.131      ;
; 0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.147      ;
; 0.881 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.148      ;
; 0.900 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.164      ;
; 0.902 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.166      ;
; 0.910 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.175      ;
; 0.912 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.171      ;
; 0.915 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.181      ;
; 0.924 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.189      ;
; 0.941 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.206      ;
; 0.944 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.209      ;
; 0.945 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.210      ;
; 0.959 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.225      ;
; 0.962 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.229      ;
; 0.993 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.389      ; 1.604      ;
; 1.001 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.268      ;
; 1.004 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.389      ; 1.615      ;
; 1.005 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.389      ; 1.616      ;
; 1.008 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.267      ;
; 1.025 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.389      ; 1.636      ;
; 1.030 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.295      ;
; 1.031 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.296      ;
; 1.046 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.312      ;
; 1.053 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.313      ;
; 1.054 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.320      ;
; 1.060 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.325      ;
; 1.063 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.328      ;
; 1.064 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.329      ;
; 1.065 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.324      ;
; 1.068 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.327      ;
; 1.071 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.330      ;
; 1.087 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.095      ; 1.368      ;
; 1.089 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.355      ;
; 1.100 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.388      ; 1.710      ;
; 1.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.367      ;
; 1.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.454      ;
; 1.199 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.465      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.489      ;
; 1.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.546      ;
; 1.285 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.549      ;
; 1.288 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.552      ;
; 1.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.553      ;
; 1.310 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.013      ; 1.545      ;
; 1.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.389      ; 2.079      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.771      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.771      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.771      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.771      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.771      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.771      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.771      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.771      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.771      ;
; 1.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.383      ; 2.078      ;
; 1.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.383      ; 2.078      ;
; 1.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.383      ; 2.078      ;
; 1.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.383      ; 2.078      ;
; 1.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.383      ; 2.078      ;
; 1.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.383      ; 2.078      ;
; 1.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.383      ; 2.078      ;
; 1.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.383      ; 2.078      ;
; 1.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.469      ; 2.168      ;
; 1.517 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.387      ; 2.126      ;
; 1.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.814      ;
; 1.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.814      ;
; 1.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.879      ;
; 1.663 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.927      ;
; 1.663 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.927      ;
; 1.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.958      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_var:clock_var|clk_1mhz'                                                                                                        ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.409 ; motor:motor|counter[14] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.674      ;
; 0.451 ; motor:motor|control[11] ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.716      ;
; 0.554 ; motor:motor|control[6]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.250      ;
; 0.569 ; motor:motor|control[5]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.265      ;
; 0.630 ; motor:motor|data_reg[7] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.913      ;
; 0.642 ; motor:motor|data_reg[4] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.925      ;
; 0.643 ; motor:motor|data_reg[5] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.926      ;
; 0.645 ; motor:motor|data_reg[2] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.928      ;
; 0.646 ; motor:motor|data_reg[6] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.929      ;
; 0.650 ; motor:motor|control[8]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.933      ;
; 0.653 ; motor:motor|control[9]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.936      ;
; 0.653 ; motor:motor|control[7]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.936      ;
; 0.658 ; motor:motor|counter[13] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; motor:motor|counter[4]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.923      ;
; 0.662 ; motor:motor|counter[8]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; motor:motor|counter[6]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.927      ;
; 0.666 ; motor:motor|counter[2]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.931      ;
; 0.667 ; motor:motor|data_reg[0] ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.950      ;
; 0.667 ; motor:motor|control[3]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; motor:motor|counter[3]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; motor:motor|counter[1]  ; motor:motor|counter[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.932      ;
; 0.668 ; motor:motor|control[5]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; motor:motor|control[6]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.933      ;
; 0.674 ; motor:motor|control[1]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.957      ;
; 0.675 ; motor:motor|control[6]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.371      ;
; 0.680 ; motor:motor|control[6]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.376      ;
; 0.681 ; motor:motor|counter[12] ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.946      ;
; 0.682 ; motor:motor|counter[7]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.947      ;
; 0.690 ; motor:motor|control[5]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.386      ;
; 0.692 ; motor:motor|counter[0]  ; motor:motor|counter[0]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.957      ;
; 0.695 ; motor:motor|control[5]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.391      ;
; 0.697 ; motor:motor|control[3]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.393      ;
; 0.732 ; motor:motor|counter[14] ; motor:motor|counter[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.997      ;
; 0.732 ; motor:motor|counter[14] ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 0.997      ;
; 0.735 ; motor:motor|counter[14] ; motor:motor|counter[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.000      ;
; 0.736 ; motor:motor|counter[14] ; motor:motor|counter[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.001      ;
; 0.793 ; motor:motor|data_reg[1] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.076      ;
; 0.798 ; motor:motor|counter[13] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.514      ; 1.498      ;
; 0.801 ; motor:motor|control[6]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.497      ;
; 0.812 ; motor:motor|data_reg[3] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.095      ;
; 0.816 ; motor:motor|control[5]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.512      ;
; 0.818 ; motor:motor|control[2]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.101      ;
; 0.818 ; motor:motor|control[3]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.514      ;
; 0.819 ; motor:motor|counter[14] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.515      ; 1.520      ;
; 0.823 ; motor:motor|control[3]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.519      ;
; 0.823 ; motor:motor|control[10] ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.106      ;
; 0.850 ; motor:motor|data_reg[7] ; motor:motor|data_out[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.333     ; 0.703      ;
; 0.856 ; motor:motor|control[4]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.121      ;
; 0.868 ; motor:motor|control[4]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.564      ;
; 0.944 ; motor:motor|control[3]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.640      ;
; 0.960 ; motor:motor|data_reg[5] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.243      ;
; 0.967 ; motor:motor|control[8]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.250      ;
; 0.969 ; motor:motor|data_reg[4] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.252      ;
; 0.971 ; motor:motor|data_reg[0] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.254      ;
; 0.972 ; motor:motor|data_reg[2] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.255      ;
; 0.973 ; motor:motor|data_reg[6] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.256      ;
; 0.974 ; motor:motor|data_reg[4] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.257      ;
; 0.976 ; motor:motor|data_reg[0] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.259      ;
; 0.977 ; motor:motor|data_reg[2] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.260      ;
; 0.978 ; motor:motor|control[1]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.261      ;
; 0.978 ; motor:motor|control[4]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.674      ;
; 0.980 ; motor:motor|control[7]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.263      ;
; 0.980 ; motor:motor|control[9]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.263      ;
; 0.984 ; motor:motor|counter[3]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.249      ;
; 0.984 ; motor:motor|counter[1]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.249      ;
; 0.985 ; motor:motor|control[7]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.268      ;
; 0.989 ; motor:motor|counter[6]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.254      ;
; 0.990 ; motor:motor|counter[4]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.255      ;
; 0.993 ; motor:motor|counter[2]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; motor:motor|counter[6]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; motor:motor|control[4]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.690      ;
; 0.995 ; motor:motor|control[5]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.260      ;
; 0.996 ; motor:motor|counter[0]  ; motor:motor|counter[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.261      ;
; 0.997 ; motor:motor|control[3]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.262      ;
; 0.998 ; motor:motor|counter[2]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.263      ;
; 0.999 ; motor:motor|counter[7]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.264      ;
; 1.001 ; motor:motor|counter[0]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.266      ;
; 1.002 ; motor:motor|control[3]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.267      ;
; 1.008 ; motor:motor|counter[12] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.273      ;
; 1.019 ; motor:motor|data_reg[2] ; motor:motor|data_out[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 0.873      ;
; 1.021 ; motor:motor|data_reg[5] ; motor:motor|data_out[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 0.875      ;
; 1.048 ; motor:motor|data_reg[3] ; motor:motor|data_out[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 0.902      ;
; 1.081 ; motor:motor|data_reg[5] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.364      ;
; 1.088 ; motor:motor|control[8]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.371      ;
; 1.095 ; motor:motor|data_reg[4] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.378      ;
; 1.097 ; motor:motor|data_reg[0] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.380      ;
; 1.098 ; motor:motor|data_reg[2] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.381      ;
; 1.102 ; motor:motor|data_reg[0] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.385      ;
; 1.103 ; motor:motor|data_reg[2] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.386      ;
; 1.104 ; motor:motor|control[4]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.510      ; 1.800      ;
; 1.105 ; motor:motor|counter[1]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.370      ;
; 1.106 ; motor:motor|control[7]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.389      ;
; 1.110 ; motor:motor|data_reg[1] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.393      ;
; 1.110 ; motor:motor|counter[3]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.375      ;
; 1.110 ; motor:motor|counter[1]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.375      ;
; 1.111 ; motor:motor|counter[4]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.376      ;
; 1.116 ; motor:motor|counter[4]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.381      ;
; 1.120 ; motor:motor|counter[8]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.385      ;
; 1.122 ; motor:motor|counter[0]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.387      ;
; 1.123 ; motor:motor|control[3]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.079      ; 1.388      ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mclk'                                                                        ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; mclk  ; Rise       ; mclk                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; 0.129  ; 0.364        ; 0.235          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.253  ; 0.441        ; 0.188          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.120  ; 0.355        ; 0.235          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.120  ; 0.355        ; 0.235          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.122  ; 0.357        ; 0.235          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'                                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 3.618 ; 4.205 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 3.829 ; 4.407 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; 6.729 ; 7.297 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 4.678 ; 5.168 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -1.774 ; -2.272 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -2.327 ; -2.739 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; -2.558 ; -3.088 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -3.322 ; -3.855 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 13.850 ; 13.919 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 13.901 ; 14.107 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 11.871 ; 11.653 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.851  ; 8.871  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 9.988  ; 9.978  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 11.724 ; 11.577 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 11.871 ; 11.653 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 9.783  ; 9.866  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 9.299  ; 9.452  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 10.262 ; 10.161 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 9.978  ; 9.915  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 11.076 ; 11.054 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 12.627 ; 12.567 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 11.790 ; 11.700 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 7.633  ; 7.664  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 11.558 ; 11.654 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 11.492 ; 11.721 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 8.516  ; 8.533  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.516  ; 8.533  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 9.604  ; 9.593  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 11.271 ; 11.128 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 11.413 ; 11.201 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 9.408  ; 9.486  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.944  ; 9.089  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 9.869  ; 9.770  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 9.596  ; 9.534  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 10.649 ; 10.626 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 12.137 ; 12.079 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 11.420 ; 11.330 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 7.373  ; 7.401  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 9.068 ;    ;    ; 9.520 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 8.755 ;    ;    ; 9.188 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.655         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.624       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -3.031       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.534         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.507       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -3.027       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.487         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.818       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.669       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.474         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.591       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.883       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.299         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.450       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.849       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.146         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.467       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.679       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.059         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.547       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.512       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.905         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.347       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.558       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.839         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.489       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.350       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.790         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.207       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.583       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.747         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.467       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.280       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.743         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.504       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.239       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.568         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.493       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.075       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.479         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.486       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -1.993       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.459         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.128        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.587       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.435         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.495       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -1.940       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.428         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.194       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.234       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.260         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.638       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.622       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 238.27 MHz ; 238.27 MHz      ; mclk                              ;                                                ;
; 256.15 MHz ; 256.15 MHz      ; clock_var:clock_var|clk_1mhz      ;                                                ;
; 271.89 MHz ; 271.89 MHz      ; clock_100hz:clock_100hz|clk_100hz ;                                                ;
; 288.35 MHz ; 274.05 MHz      ; clk_200hz:clk_200hz|clk_200hz     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.197 ; -124.705      ;
; clock_var:clock_var|clk_1mhz      ; -2.904 ; -86.063       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.678 ; -60.965       ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.468 ; -76.138       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; mclk                              ; 0.350 ; 0.000         ;
; clk_200hz:clk_200hz|clk_200hz     ; 0.355 ; 0.000         ;
; clock_100hz:clock_100hz|clk_100hz ; 0.355 ; 0.000         ;
; clock_var:clock_var|clk_1mhz      ; 0.365 ; 0.000         ;
+-----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.000 ; -110.940      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.649 ; -76.526       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.649 ; -70.912       ;
; clock_var:clock_var|clk_1mhz      ; -1.285 ; -56.540       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mclk'                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.197 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.071     ; 4.125      ;
; -3.042 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.970      ;
; -3.018 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.946      ;
; -2.984 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.912      ;
; -2.941 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.871      ;
; -2.920 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.850      ;
; -2.912 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.840      ;
; -2.909 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.839      ;
; -2.895 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.825      ;
; -2.892 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.822      ;
; -2.848 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.778      ;
; -2.843 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.773      ;
; -2.788 ; clk_200hz:clk_200hz|counter[4]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.718      ;
; -2.771 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.698      ;
; -2.759 ; clk_200hz:clk_200hz|counter[12]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.689      ;
; -2.754 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.684      ;
; -2.731 ; clk_200hz:clk_200hz|counter[18]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.659      ;
; -2.683 ; clk_200hz:clk_200hz|counter[25]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.611      ;
; -2.674 ; clk_200hz:clk_200hz|counter[24]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.602      ;
; -2.648 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.576      ;
; -2.618 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.548      ;
; -2.615 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.542      ;
; -2.615 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.541      ;
; -2.613 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.543      ;
; -2.559 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.485      ;
; -2.540 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.466      ;
; -2.532 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.460      ;
; -2.520 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.448      ;
; -2.508 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.434      ;
; -2.493 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.419      ;
; -2.454 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.384      ;
; -2.446 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.374      ;
; -2.442 ; clk_200hz:clk_200hz|counter[14]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.370      ;
; -2.440 ; clk_200hz:clk_200hz|counter[15]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.368      ;
; -2.402 ; clock_var:clock_var|counter[3]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.327      ;
; -2.400 ; clock_var:clock_var|counter[1]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.325      ;
; -2.372 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.297      ;
; -2.371 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.296      ;
; -2.371 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.296      ;
; -2.365 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.293      ;
; -2.352 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.278      ;
; -2.318 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.244      ;
; -2.299 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.225      ;
; -2.299 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.225      ;
; -2.293 ; clock_var:clock_var|counter[5]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.468     ; 2.824      ;
; -2.285 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.213      ;
; -2.277 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.204      ;
; -2.277 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.204      ;
; -2.263 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.191      ;
; -2.230 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.158      ;
; -2.223 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.151      ;
; -2.223 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.151      ;
; -2.222 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.150      ;
; -2.217 ; clock_var:clock_var|counter[0]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.142      ;
; -2.217 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.142      ;
; -2.216 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.141      ;
; -2.216 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.141      ;
; -2.214 ; clk_200hz:clk_200hz|counter[13]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.141      ;
; -2.214 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.142      ;
; -2.204 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.129      ;
; -2.204 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.129      ;
; -2.204 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.129      ;
; -2.199 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.125      ;
; -2.196 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.124      ;
; -2.174 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.101      ;
; -2.174 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.101      ;
; -2.174 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.101      ;
; -2.159 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.084      ;
; -2.158 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.083      ;
; -2.158 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.083      ;
; -2.152 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.082      ;
; -2.143 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.070      ;
; -2.143 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.070      ;
; -2.143 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.070      ;
; -2.143 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.069      ;
; -2.143 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.069      ;
; -2.142 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.069      ;
; -2.142 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.069      ;
; -2.142 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.069      ;
; -2.127 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.054      ;
; -2.127 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.054      ;
; -2.127 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.054      ;
; -2.125 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.052      ;
; -2.125 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.052      ;
; -2.125 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.052      ;
; -2.122 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.049      ;
; -2.122 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.049      ;
; -2.106 ; clock_var:clock_var|counter[2]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.031      ;
; -2.101 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.028      ;
; -2.100 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.025      ;
; -2.100 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.025      ;
; -2.100 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.027      ;
; -2.098 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.023      ;
; -2.098 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.023      ;
; -2.098 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.023      ;
; -2.077 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.007      ;
; -2.073 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.000      ;
; -2.073 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.000      ;
; -2.073 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.000      ;
; -2.073 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.074     ; 2.998      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'                                                                                                        ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.904 ; motor:motor|counter[8]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.833      ;
; -2.904 ; motor:motor|counter[8]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.833      ;
; -2.904 ; motor:motor|counter[8]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.833      ;
; -2.904 ; motor:motor|counter[8]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.833      ;
; -2.904 ; motor:motor|counter[8]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.833      ;
; -2.871 ; motor:motor|counter[5]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.800      ;
; -2.871 ; motor:motor|counter[5]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.800      ;
; -2.871 ; motor:motor|counter[5]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.800      ;
; -2.871 ; motor:motor|counter[5]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.800      ;
; -2.871 ; motor:motor|counter[5]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.800      ;
; -2.752 ; motor:motor|counter[6]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.681      ;
; -2.752 ; motor:motor|counter[6]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.681      ;
; -2.752 ; motor:motor|counter[6]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.681      ;
; -2.752 ; motor:motor|counter[6]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.681      ;
; -2.752 ; motor:motor|counter[6]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.681      ;
; -2.723 ; motor:motor|control[1]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.253      ;
; -2.723 ; motor:motor|control[1]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.253      ;
; -2.723 ; motor:motor|control[1]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.253      ;
; -2.723 ; motor:motor|control[1]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.253      ;
; -2.723 ; motor:motor|control[1]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.253      ;
; -2.706 ; motor:motor|counter[12] ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.635      ;
; -2.706 ; motor:motor|counter[12] ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.635      ;
; -2.706 ; motor:motor|counter[12] ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.635      ;
; -2.706 ; motor:motor|counter[12] ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.635      ;
; -2.706 ; motor:motor|counter[12] ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.635      ;
; -2.646 ; motor:motor|counter[2]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.575      ;
; -2.646 ; motor:motor|counter[2]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.575      ;
; -2.646 ; motor:motor|counter[2]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.575      ;
; -2.646 ; motor:motor|counter[2]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.575      ;
; -2.646 ; motor:motor|counter[2]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.575      ;
; -2.639 ; motor:motor|counter[1]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.568      ;
; -2.639 ; motor:motor|counter[1]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.568      ;
; -2.639 ; motor:motor|counter[1]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.568      ;
; -2.639 ; motor:motor|counter[1]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.568      ;
; -2.639 ; motor:motor|counter[1]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.568      ;
; -2.628 ; motor:motor|counter[7]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.557      ;
; -2.628 ; motor:motor|counter[7]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.557      ;
; -2.628 ; motor:motor|counter[7]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.557      ;
; -2.628 ; motor:motor|counter[7]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.557      ;
; -2.628 ; motor:motor|counter[7]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.557      ;
; -2.624 ; motor:motor|control[8]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.086     ; 3.537      ;
; -2.614 ; motor:motor|control[7]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.144      ;
; -2.614 ; motor:motor|control[7]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.144      ;
; -2.614 ; motor:motor|control[7]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.144      ;
; -2.614 ; motor:motor|control[7]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.144      ;
; -2.614 ; motor:motor|control[7]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.144      ;
; -2.603 ; motor:motor|control[2]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.133      ;
; -2.603 ; motor:motor|control[2]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.133      ;
; -2.603 ; motor:motor|control[2]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.133      ;
; -2.603 ; motor:motor|control[2]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.133      ;
; -2.603 ; motor:motor|control[2]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.133      ;
; -2.594 ; motor:motor|control[7]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.086     ; 3.507      ;
; -2.548 ; motor:motor|control[3]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.475      ;
; -2.548 ; motor:motor|control[3]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.475      ;
; -2.548 ; motor:motor|control[3]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.475      ;
; -2.548 ; motor:motor|control[3]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.475      ;
; -2.548 ; motor:motor|control[3]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.475      ;
; -2.533 ; motor:motor|control[9]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.063      ;
; -2.533 ; motor:motor|control[9]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.063      ;
; -2.533 ; motor:motor|control[9]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.063      ;
; -2.533 ; motor:motor|control[9]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.063      ;
; -2.533 ; motor:motor|control[9]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.469     ; 3.063      ;
; -2.532 ; motor:motor|control[4]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.311      ; 3.842      ;
; -2.526 ; motor:motor|control[10] ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.086     ; 3.439      ;
; -2.509 ; motor:motor|control[9]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.086     ; 3.422      ;
; -2.503 ; motor:motor|counter[13] ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.432      ;
; -2.503 ; motor:motor|counter[13] ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.432      ;
; -2.503 ; motor:motor|counter[13] ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.432      ;
; -2.503 ; motor:motor|counter[13] ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.432      ;
; -2.503 ; motor:motor|counter[13] ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.432      ;
; -2.492 ; motor:motor|counter[8]  ; motor:motor|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.312      ; 3.803      ;
; -2.492 ; motor:motor|counter[8]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.312      ; 3.803      ;
; -2.492 ; motor:motor|counter[8]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.312      ; 3.803      ;
; -2.492 ; motor:motor|counter[8]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.312      ; 3.803      ;
; -2.492 ; motor:motor|counter[8]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.312      ; 3.803      ;
; -2.492 ; motor:motor|counter[8]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.312      ; 3.803      ;
; -2.487 ; motor:motor|control[5]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; motor:motor|control[5]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; motor:motor|control[5]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; motor:motor|control[5]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; motor:motor|control[5]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.414      ;
; -2.486 ; motor:motor|counter[3]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.415      ;
; -2.486 ; motor:motor|counter[3]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.415      ;
; -2.486 ; motor:motor|counter[3]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.415      ;
; -2.486 ; motor:motor|counter[3]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.415      ;
; -2.486 ; motor:motor|counter[3]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.415      ;
; -2.479 ; motor:motor|control[6]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; motor:motor|control[6]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; motor:motor|control[6]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; motor:motor|control[6]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; motor:motor|control[6]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.072     ; 3.406      ;
; -2.462 ; motor:motor|counter[4]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.391      ;
; -2.462 ; motor:motor|counter[4]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.391      ;
; -2.462 ; motor:motor|counter[4]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.391      ;
; -2.462 ; motor:motor|counter[4]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.391      ;
; -2.462 ; motor:motor|counter[4]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.070     ; 3.391      ;
; -2.459 ; motor:motor|counter[5]  ; motor:motor|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.312      ; 3.770      ;
; -2.459 ; motor:motor|counter[5]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.312      ; 3.770      ;
; -2.459 ; motor:motor|counter[5]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.312      ; 3.770      ;
; -2.459 ; motor:motor|counter[5]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.312      ; 3.770      ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.601      ;
; -2.668 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.591      ;
; -2.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.558      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.556      ;
; -2.564 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.486      ;
; -2.526 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.449      ;
; -2.507 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.430      ;
; -2.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.415      ;
; -2.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.755      ;
; -2.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.755      ;
; -2.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.257      ; 3.760      ;
; -2.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.745      ;
; -2.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.745      ;
; -2.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.257      ; 3.750      ;
; -2.432 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.355      ;
; -2.430 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.712      ;
; -2.430 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.712      ;
; -2.430 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.257      ; 3.717      ;
; -2.428 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.710      ;
; -2.428 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.710      ;
; -2.428 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.257      ; 3.715      ;
; -2.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.335      ;
; -2.397 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.320      ;
; -2.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.251      ; 3.640      ;
; -2.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.251      ; 3.640      ;
; -2.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.256      ; 3.645      ;
; -2.348 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.271      ;
; -2.345 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.268      ;
; -2.345 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.268      ;
; -2.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.263      ;
; -2.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.262      ;
; -2.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.262      ;
; -2.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.261      ;
; -2.335 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.258      ;
; -2.335 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.258      ;
; -2.330 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.253      ;
; -2.329 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.252      ;
; -2.329 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.252      ;
; -2.329 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.252      ;
; -2.329 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.252      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.250      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.603      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.603      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.257      ; 3.608      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.242      ;
; -2.306 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.229      ;
; -2.306 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.229      ;
; -2.305 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.228      ;
; -2.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.226      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.584      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.584      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.257      ; 3.589      ;
; -2.300 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.223      ;
; -2.300 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.223      ;
; -2.300 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.223      ;
; -2.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.222      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.221      ;
; -2.295 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.218      ;
; -2.294 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.217      ;
; -2.294 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.217      ;
; -2.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.209      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.207      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.564      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.564      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.257      ; 3.569      ;
; -2.276 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.198      ;
; -2.234 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.156      ;
; -2.231 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.153      ;
; -2.231 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.153      ;
; -2.227 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.509      ;
; -2.227 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.509      ;
; -2.227 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.257      ; 3.514      ;
; -2.226 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.148      ;
; -2.225 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.147      ;
; -2.225 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.147      ;
; -2.215 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.137      ;
; -2.208 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.251      ; 3.489      ;
; -2.208 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.251      ; 3.489      ;
; -2.208 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.256      ; 3.494      ;
; -2.196 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.119      ;
; -2.193 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.116      ;
; -2.193 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.116      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.474      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.474      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.257      ; 3.479      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.111      ;
; -2.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.110      ;
; -2.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.110      ;
; -2.180 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.103      ;
; -2.177 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.100      ;
; -2.177 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.100      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.097      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.097      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.097      ;
; -2.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.097      ;
; -2.169 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.092      ;
; -2.168 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.091      ;
; -2.168 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.091      ;
; -2.168 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.091      ;
; -2.167 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.090      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.428     ; 3.039      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.428     ; 3.039      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.428     ; 3.039      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.428     ; 3.039      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.428     ; 3.039      ;
; -2.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.592      ;
; -2.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.592      ;
; -2.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.592      ;
; -2.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.592      ;
; -2.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.592      ;
; -2.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.592      ;
; -2.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.592      ;
; -2.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.592      ;
; -2.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.556      ;
; -2.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.556      ;
; -2.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.556      ;
; -2.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.556      ;
; -2.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.556      ;
; -2.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.556      ;
; -2.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.556      ;
; -2.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.556      ;
; -2.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.308      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.307      ;
; -2.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.304      ;
; -2.372 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.206      ; 3.608      ;
; -2.366 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.292      ;
; -2.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.272      ;
; -2.345 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.271      ;
; -2.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.268      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.206      ; 3.572      ;
; -2.335 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.428     ; 2.906      ;
; -2.330 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.256      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.453      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.453      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.453      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.453      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.453      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.453      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.453      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.453      ;
; -2.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.405      ;
; -2.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.405      ;
; -2.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.405      ;
; -2.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.405      ;
; -2.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.405      ;
; -2.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.405      ;
; -2.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.405      ;
; -2.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.405      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.403      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.403      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.403      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.403      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.403      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.403      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.403      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.403      ;
; -2.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.399      ;
; -2.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.399      ;
; -2.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.399      ;
; -2.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.399      ;
; -2.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.399      ;
; -2.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.399      ;
; -2.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.399      ;
; -2.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.202      ; 3.399      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.271      ; 3.520      ;
; -2.243 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.169      ;
; -2.242 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.168      ;
; -2.239 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.165      ;
; -2.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.206      ; 3.469      ;
; -2.227 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.153      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.271      ; 3.484      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.334      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.334      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.334      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.334      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.334      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.334      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.334      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.334      ;
; -2.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.121      ;
; -2.193 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.120      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.119      ;
; -2.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.118      ;
; -2.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.117      ;
; -2.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.321      ;
; -2.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.321      ;
; -2.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.321      ;
; -2.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.321      ;
; -2.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.321      ;
; -2.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.321      ;
; -2.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.321      ;
; -2.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.321      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.115      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.115      ;
; -2.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.114      ;
; -2.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.421      ;
; -2.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.111      ;
; -2.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.419      ;
; -2.178 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.105      ;
; -2.178 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.207      ; 3.415      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mclk'                                                                                                                                                      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.350 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.087      ; 0.608      ;
; 0.354 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|Tx                   ; transmitter:uart_Tx|Tx                   ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.597      ;
; 0.363 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.074      ; 0.608      ;
; 0.400 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; clk_200hz:clk_200hz|counter[25]          ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.074      ; 0.646      ;
; 0.496 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.468      ; 1.135      ;
; 0.578 ; clock_var:clock_var|counter[3]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.468      ; 1.217      ;
; 0.585 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.074      ; 0.833      ;
; 0.588 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.831      ;
; 0.590 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.074      ; 0.835      ;
; 0.590 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.089      ; 0.851      ;
; 0.591 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.835      ;
; 0.594 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.468      ; 1.233      ;
; 0.598 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; clk_200hz:clk_200hz|counter[12]          ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; clk_200hz:clk_200hz|counter[10]          ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_200hz:clk_200hz|counter[19]          ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_200hz:clk_200hz|counter[8]           ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_200hz:clk_200hz|counter[2]           ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clk_200hz:clk_200hz|counter[24]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clk_200hz:clk_200hz|counter[18]          ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_200hz:clk_200hz|counter[9]           ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_200hz:clk_200hz|counter[7]           ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_200hz:clk_200hz|counter[5]           ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; clk_200hz:clk_200hz|counter[17]          ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_200hz:clk_200hz|counter[23]          ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_200hz:clk_200hz|counter[21]          ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_200hz:clk_200hz|counter[4]           ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; clk_200hz:clk_200hz|counter[20]          ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; clk_200hz:clk_200hz|counter[22]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.849      ;
; 0.614 ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 2.789      ; 3.817      ;
; 0.621 ; clk_200hz:clk_200hz|counter[1]           ; clk_200hz:clk_200hz|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.864      ;
; 0.626 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.868      ;
; 0.632 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.074      ; 0.877      ;
; 0.637 ; clk_200hz:clk_200hz|counter[0]           ; clk_200hz:clk_200hz|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.880      ;
; 0.683 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.926      ;
; 0.690 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.468      ; 1.329      ;
; 0.704 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.468      ; 1.343      ;
; 0.729 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; mclk        ; 0.000        ; 2.786      ; 3.929      ;
; 0.739 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.468      ; 1.378      ;
; 0.740 ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz      ; mclk        ; 0.000        ; 2.819      ; 3.973      ;
; 0.862 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 1.104      ;
; 0.866 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 1.108      ;
; 0.871 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.114      ;
; 0.872 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.115      ;
; 0.875 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.074      ; 1.120      ;
; 0.875 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.118      ;
; 0.876 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.119      ;
; 0.878 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.074      ; 1.123      ;
; 0.878 ; clock_100hz:clock_100hz|counter[8]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.121      ;
; 0.878 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.121      ;
; 0.885 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; clk_200hz:clk_200hz|counter[19]          ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; clock_100hz:clock_100hz|counter[5]       ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; clk_200hz:clk_200hz|counter[8]           ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.074      ; 1.134      ;
; 0.889 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_200hz:clk_200hz|counter[24]          ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_200hz:clk_200hz|counter[9]           ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_200hz:clk_200hz|counter[7]           ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_200hz:clk_200hz|counter[3]           ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_200hz:clk_200hz|counter[18]          ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; clk_200hz:clk_200hz|counter[17]          ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; clk_200hz:clk_200hz|counter[16]          ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; clk_200hz:clk_200hz|counter[23]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clk_200hz:clk_200hz|counter[21]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.134      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.624      ;
; 0.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.642      ;
; 0.414 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.655      ;
; 0.494 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.735      ;
; 0.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.755      ;
; 0.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.829      ;
; 0.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.844      ;
; 0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.851      ;
; 0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.856      ;
; 0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 0.867      ;
; 0.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 0.869      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 0.878      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 0.878      ;
; 0.640 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 0.882      ;
; 0.648 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 0.890      ;
; 0.701 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.942      ;
; 0.712 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.953      ;
; 0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.345      ; 1.274      ;
; 0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.345      ; 1.308      ;
; 0.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.005      ;
; 0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.014      ;
; 0.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.015      ;
; 0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.020      ;
; 0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.026      ;
; 0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.033      ;
; 0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.069      ;
; 0.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.065      ; 1.068      ;
; 0.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.074      ;
; 0.834 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.076      ;
; 0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.077      ;
; 0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.078      ;
; 0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.091      ;
; 0.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.094      ;
; 0.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.095      ;
; 0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.105      ;
; 0.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.126      ;
; 0.918 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.346      ; 1.465      ;
; 0.920 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.346      ; 1.467      ;
; 0.922 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.346      ; 1.469      ;
; 0.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.171      ;
; 0.936 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.346      ; 1.483      ;
; 0.941 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.065      ; 1.177      ;
; 0.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.183      ;
; 0.944 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.186      ;
; 0.963 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.205      ;
; 0.966 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.208      ;
; 0.967 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.210      ;
; 0.967 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.209      ;
; 0.972 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.215      ;
; 0.979 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.221      ;
; 0.985 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.066      ; 1.222      ;
; 0.990 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.085      ; 1.246      ;
; 0.996 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.065      ; 1.232      ;
; 0.997 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.239      ;
; 0.998 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.065      ; 1.234      ;
; 1.002 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.065      ; 1.238      ;
; 1.016 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.345      ; 1.562      ;
; 1.074 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.316      ;
; 1.087 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.329      ;
; 1.123 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.364      ;
; 1.172 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.413      ;
; 1.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.414      ;
; 1.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.417      ;
; 1.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.417      ;
; 1.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.002      ; 1.405      ;
; 1.348 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.346      ; 1.895      ;
; 1.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.427      ; 1.972      ;
; 1.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.339      ; 1.888      ;
; 1.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.339      ; 1.888      ;
; 1.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.339      ; 1.888      ;
; 1.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.339      ; 1.888      ;
; 1.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.339      ; 1.888      ;
; 1.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.339      ; 1.888      ;
; 1.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.339      ; 1.888      ;
; 1.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.339      ; 1.888      ;
; 1.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.626      ;
; 1.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.626      ;
; 1.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.626      ;
; 1.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.626      ;
; 1.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.626      ;
; 1.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.626      ;
; 1.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.626      ;
; 1.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.626      ;
; 1.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.626      ;
; 1.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.344      ; 1.931      ;
; 1.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.629      ;
; 1.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.629      ;
; 1.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.069      ; 1.676      ;
; 1.491 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.732      ;
; 1.491 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.732      ;
; 1.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.792      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.375 ; motor:motor|data_out[4]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.703      ; 2.299      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.624      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.397      ; 0.985      ;
; 0.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.397      ; 0.988      ;
; 0.407 ; motor:motor|data_out[5]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.703      ; 2.331      ;
; 0.440 ; motor:motor|data_out[8]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.703      ; 2.364      ;
; 0.474 ; motor:motor|data_out[3]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.703      ; 2.398      ;
; 0.479 ; motor:motor|data_out[9]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.703      ; 2.403      ;
; 0.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.736      ;
; 0.498 ; motor:motor|data_out[1]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.703      ; 2.422      ;
; 0.503 ; motor:motor|data_out[2]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.703      ; 2.427      ;
; 0.544 ; motor:motor|data_out[0]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.704      ; 2.469      ;
; 0.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.814      ;
; 0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.825      ;
; 0.596 ; motor:motor|data_out[10]                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.704      ; 2.521      ;
; 0.597 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.397      ; 1.195      ;
; 0.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.861      ;
; 0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.863      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.873      ;
; 0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.875      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.877      ;
; 0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.397      ; 1.257      ;
; 0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.397      ; 1.283      ;
; 0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.021      ;
; 0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.023      ;
; 0.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.032      ;
; 0.798 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.046      ;
; 0.806 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.053      ;
; 0.824 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.071      ;
; 0.834 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.076      ;
; 0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.060      ; 1.080      ;
; 0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.099      ;
; 0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.065      ; 1.087      ;
; 0.856 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.104      ;
; 0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.065      ; 1.093      ;
; 0.861 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.066      ; 1.098      ;
; 0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.397      ; 1.472      ;
; 0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.126      ;
; 0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.128      ;
; 0.891 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.060      ; 1.123      ;
; 0.893 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.060      ; 1.124      ;
; 0.905 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.147      ;
; 0.905 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.147      ;
; 0.928 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.175      ;
; 0.931 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.179      ;
; 0.935 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.397      ; 1.533      ;
; 0.946 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.188      ;
; 0.948 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.397      ; 1.546      ;
; 0.952 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.194      ;
; 0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.195      ;
; 0.954 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.196      ;
; 0.955 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.197      ;
; 0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.203      ;
; 0.962 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.204      ;
; 0.963 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.205      ;
; 0.964 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.206      ;
; 0.964 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.206      ;
; 0.969 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.222      ;
; 0.969 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.217      ;
; 0.976 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.229      ;
; 0.985 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.233      ;
; 0.986 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.234      ;
; 0.992 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.240      ;
; 0.998 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.245      ;
; 1.023 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.270      ;
; 1.033 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.060      ; 1.264      ;
; 1.037 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.284      ;
; 1.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.303      ;
; 1.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.397      ; 1.642      ;
; 1.057 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.305      ;
; 1.065 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.313      ;
; 1.067 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.326      ;
; 1.073 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.321      ;
; 1.095 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.337      ;
; 1.100 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.278     ; 0.993      ;
; 1.106 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.066      ; 1.343      ;
; 1.115 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.397      ; 1.713      ;
; 1.117 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.060      ; 1.348      ;
; 1.118 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.060      ; 1.349      ;
; 1.185 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.432      ;
; 1.216 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.458      ;
; 1.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.465      ;
; 1.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.465      ;
; 1.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.465      ;
; 1.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.465      ;
; 1.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.465      ;
; 1.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.465      ;
; 1.254 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.501      ;
; 1.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.528      ;
; 1.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'                                                                                                         ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.365 ; motor:motor|counter[14] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.608      ;
; 0.406 ; motor:motor|control[11] ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.649      ;
; 0.500 ; motor:motor|control[6]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.140      ;
; 0.510 ; motor:motor|control[5]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.150      ;
; 0.577 ; motor:motor|data_reg[7] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.835      ;
; 0.586 ; motor:motor|data_reg[4] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.844      ;
; 0.589 ; motor:motor|data_reg[5] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.847      ;
; 0.590 ; motor:motor|data_reg[2] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.848      ;
; 0.591 ; motor:motor|data_reg[6] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.849      ;
; 0.595 ; motor:motor|control[8]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.853      ;
; 0.597 ; motor:motor|control[9]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.855      ;
; 0.597 ; motor:motor|control[7]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.855      ;
; 0.599 ; motor:motor|control[6]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.239      ;
; 0.601 ; motor:motor|counter[4]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; motor:motor|counter[13] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.844      ;
; 0.605 ; motor:motor|counter[8]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; motor:motor|counter[6]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.847      ;
; 0.608 ; motor:motor|control[5]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.851      ;
; 0.608 ; motor:motor|counter[2]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; motor:motor|control[3]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.852      ;
; 0.609 ; motor:motor|counter[1]  ; motor:motor|counter[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; motor:motor|control[5]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.249      ;
; 0.610 ; motor:motor|data_reg[0] ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.868      ;
; 0.610 ; motor:motor|control[6]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; motor:motor|counter[3]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; motor:motor|control[6]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.250      ;
; 0.616 ; motor:motor|control[1]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.874      ;
; 0.619 ; motor:motor|counter[12] ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.861      ;
; 0.620 ; motor:motor|control[5]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.260      ;
; 0.622 ; motor:motor|counter[7]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.864      ;
; 0.623 ; motor:motor|control[3]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.263      ;
; 0.632 ; motor:motor|counter[0]  ; motor:motor|counter[0]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.874      ;
; 0.664 ; motor:motor|counter[14] ; motor:motor|counter[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.907      ;
; 0.664 ; motor:motor|counter[14] ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.907      ;
; 0.668 ; motor:motor|counter[14] ; motor:motor|counter[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.911      ;
; 0.669 ; motor:motor|counter[14] ; motor:motor|counter[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.912      ;
; 0.709 ; motor:motor|control[6]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.349      ;
; 0.719 ; motor:motor|control[5]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.359      ;
; 0.722 ; motor:motor|control[3]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.362      ;
; 0.733 ; motor:motor|control[3]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.373      ;
; 0.737 ; motor:motor|data_reg[1] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.995      ;
; 0.744 ; motor:motor|counter[13] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.472      ; 1.387      ;
; 0.751 ; motor:motor|counter[14] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.473      ; 1.395      ;
; 0.754 ; motor:motor|data_reg[3] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.012      ;
; 0.759 ; motor:motor|control[2]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.017      ;
; 0.761 ; motor:motor|control[10] ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.019      ;
; 0.784 ; motor:motor|data_reg[7] ; motor:motor|data_out[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.309     ; 0.646      ;
; 0.791 ; motor:motor|control[4]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.034      ;
; 0.791 ; motor:motor|control[4]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.431      ;
; 0.832 ; motor:motor|control[3]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.472      ;
; 0.857 ; motor:motor|control[4]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.497      ;
; 0.874 ; motor:motor|data_reg[4] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.132      ;
; 0.876 ; motor:motor|data_reg[5] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.134      ;
; 0.877 ; motor:motor|data_reg[0] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.135      ;
; 0.878 ; motor:motor|data_reg[2] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.136      ;
; 0.879 ; motor:motor|data_reg[6] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.137      ;
; 0.882 ; motor:motor|control[8]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.140      ;
; 0.883 ; motor:motor|control[1]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.141      ;
; 0.885 ; motor:motor|control[7]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.143      ;
; 0.885 ; motor:motor|control[9]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.143      ;
; 0.885 ; motor:motor|data_reg[4] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.143      ;
; 0.888 ; motor:motor|data_reg[0] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.146      ;
; 0.889 ; motor:motor|data_reg[2] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.147      ;
; 0.893 ; motor:motor|counter[6]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.135      ;
; 0.896 ; motor:motor|counter[1]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.138      ;
; 0.896 ; motor:motor|control[7]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.154      ;
; 0.896 ; motor:motor|control[5]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.139      ;
; 0.896 ; motor:motor|counter[2]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.138      ;
; 0.897 ; motor:motor|counter[3]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.139      ;
; 0.899 ; motor:motor|counter[0]  ; motor:motor|counter[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.141      ;
; 0.899 ; motor:motor|control[3]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; motor:motor|counter[4]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; motor:motor|control[4]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.541      ;
; 0.904 ; motor:motor|counter[6]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.146      ;
; 0.907 ; motor:motor|counter[12] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.149      ;
; 0.907 ; motor:motor|counter[2]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.149      ;
; 0.909 ; motor:motor|counter[7]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.151      ;
; 0.910 ; motor:motor|control[3]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.153      ;
; 0.910 ; motor:motor|counter[0]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.152      ;
; 0.940 ; motor:motor|data_reg[2] ; motor:motor|data_out[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.308     ; 0.803      ;
; 0.942 ; motor:motor|data_reg[5] ; motor:motor|data_out[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.308     ; 0.805      ;
; 0.965 ; motor:motor|data_reg[3] ; motor:motor|data_out[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.308     ; 0.828      ;
; 0.967 ; motor:motor|control[4]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.469      ; 1.607      ;
; 0.975 ; motor:motor|data_reg[5] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.233      ;
; 0.981 ; motor:motor|control[8]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.239      ;
; 0.984 ; motor:motor|data_reg[4] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.242      ;
; 0.987 ; motor:motor|data_reg[0] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.245      ;
; 0.988 ; motor:motor|data_reg[2] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.246      ;
; 0.995 ; motor:motor|control[7]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.253      ;
; 0.995 ; motor:motor|counter[1]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.237      ;
; 0.998 ; motor:motor|data_reg[0] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.256      ;
; 0.999 ; motor:motor|data_reg[2] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.257      ;
; 0.999 ; motor:motor|counter[4]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.241      ;
; 1.006 ; motor:motor|counter[1]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.248      ;
; 1.007 ; motor:motor|counter[3]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.249      ;
; 1.009 ; motor:motor|control[3]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.252      ;
; 1.009 ; motor:motor|counter[0]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.251      ;
; 1.010 ; motor:motor|counter[4]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.252      ;
; 1.014 ; motor:motor|counter[8]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.256      ;
; 1.017 ; motor:motor|counter[2]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.259      ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mclk'                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; mclk  ; Rise       ; mclk                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.213  ; 0.446        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; 0.213  ; 0.446        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; 0.213  ; 0.446        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; 0.213  ; 0.446        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; 0.213  ; 0.446        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; 0.213  ; 0.446        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; 0.213  ; 0.446        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; 0.213  ; 0.446        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; 0.214  ; 0.447        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; 0.262  ; 0.480        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.262  ; 0.480        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.262  ; 0.480        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.262  ; 0.480        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.262  ; 0.480        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.262  ; 0.480        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.192  ; 0.425        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.192  ; 0.425        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.193  ; 0.426        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.255  ; 0.473        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'                                                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.223  ; 0.441        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; 0.223  ; 0.441        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; 0.223  ; 0.441        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; 0.223  ; 0.441        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; 0.223  ; 0.441        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; 0.223  ; 0.441        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; 0.223  ; 0.441        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; 0.223  ; 0.441        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; 0.224  ; 0.442        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; 0.357  ; 0.543        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.357  ; 0.543        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; 0.357  ; 0.543        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; 0.357  ; 0.543        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; 0.357  ; 0.543        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 3.283 ; 3.617 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 3.495 ; 3.804 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; 6.197 ; 6.540 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 4.205 ; 4.545 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -1.577 ; -1.882 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -2.123 ; -2.317 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; -2.332 ; -2.653 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -3.003 ; -3.325 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 12.471 ; 12.706 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 12.485 ; 12.872 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 10.833 ; 10.446 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.019  ; 7.959  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 9.075  ; 8.949  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 10.698 ; 10.368 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 10.833 ; 10.446 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 8.891  ; 8.831  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.437  ; 8.457  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 9.335  ; 9.101  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 9.057  ; 8.894  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 10.095 ; 9.892  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 11.543 ; 11.294 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 10.534 ; 10.637 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 6.895  ; 6.879  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 10.402 ; 10.601 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 10.304 ; 10.666 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 7.695  ; 7.637  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 7.695  ; 7.637  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 8.707  ; 8.586  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 10.266 ; 9.947  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 10.395 ; 10.023 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 8.531  ; 8.472  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.095  ; 8.114  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 8.957  ; 8.732  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 8.691  ; 8.533  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 9.686  ; 9.490  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 11.076 ; 10.836 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 10.186 ; 10.284 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 6.645  ; 6.629  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 8.149 ;    ;    ; 8.413 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 7.853 ;    ;    ; 8.104 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.122         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.487       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.635       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.982         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.349       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.633       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.982         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.655       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.327       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.962         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.470       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.492       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.812         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.305       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.507       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.657         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.328       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.329       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.576         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.396       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.180       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.486         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.220       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.266       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.408         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.346       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.062       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.350         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.078       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.272       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.325         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.359       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.966       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.322         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.318       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.004       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.171         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.352       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -1.819       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.082         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.344       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -1.738       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.054         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.355       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -1.699       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.054         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.216        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.270       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.049         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.082       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -1.967       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.856         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.481       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.375       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -1.241 ; -30.632       ;
; clock_var:clock_var|clk_1mhz      ; -1.001 ; -24.546       ;
; clock_100hz:clock_100hz|clk_100hz ; -0.999 ; -17.270       ;
; clk_200hz:clk_200hz|clk_200hz     ; -0.863 ; -24.429       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.124 ; 0.000         ;
; mclk                              ; 0.147 ; 0.000         ;
; clk_200hz:clk_200hz|clk_200hz     ; 0.182 ; 0.000         ;
; clock_var:clock_var|clk_1mhz      ; 0.189 ; 0.000         ;
+-----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.000 ; -92.396       ;
; clock_100hz:clock_100hz|clk_100hz ; -1.000 ; -52.000       ;
; clk_200hz:clk_200hz|clk_200hz     ; -1.000 ; -50.000       ;
; clock_var:clock_var|clk_1mhz      ; -1.000 ; -44.000       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mclk'                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.241 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 2.187      ;
; -1.174 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 2.123      ;
; -1.166 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 2.112      ;
; -1.154 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 2.103      ;
; -1.152 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 2.098      ;
; -1.147 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 2.096      ;
; -1.141 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 2.090      ;
; -1.132 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 2.078      ;
; -1.131 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 2.080      ;
; -1.116 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 2.065      ;
; -1.112 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 2.061      ;
; -1.103 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 2.049      ;
; -1.083 ; clk_200hz:clk_200hz|counter[4]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 2.032      ;
; -1.079 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 2.028      ;
; -1.041 ; clk_200hz:clk_200hz|counter[12]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 1.990      ;
; -1.016 ; clk_200hz:clk_200hz|counter[18]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.962      ;
; -0.999 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.946      ;
; -0.990 ; clk_200hz:clk_200hz|counter[25]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.936      ;
; -0.982 ; clk_200hz:clk_200hz|counter[24]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.928      ;
; -0.973 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.919      ;
; -0.964 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 1.913      ;
; -0.954 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 1.903      ;
; -0.954 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.900      ;
; -0.921 ; clock_var:clock_var|counter[3]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.865      ;
; -0.920 ; clock_var:clock_var|counter[1]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.864      ;
; -0.920 ; clk_200hz:clk_200hz|counter[15]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.866      ;
; -0.911 ; clk_200hz:clk_200hz|counter[14]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.857      ;
; -0.904 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.851      ;
; -0.901 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.038     ; 1.850      ;
; -0.898 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.843      ;
; -0.875 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.820      ;
; -0.867 ; clock_var:clock_var|counter[5]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.246     ; 1.608      ;
; -0.856 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.801      ;
; -0.844 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.792      ;
; -0.817 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.762      ;
; -0.816 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.764      ;
; -0.805 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.750      ;
; -0.801 ; clock_var:clock_var|counter[0]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.745      ;
; -0.796 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.744      ;
; -0.785 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.728      ;
; -0.784 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.727      ;
; -0.784 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.727      ;
; -0.769 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.714      ;
; -0.768 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.713      ;
; -0.768 ; clk_200hz:clk_200hz|counter[13]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.713      ;
; -0.765 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.710      ;
; -0.748 ; clock_var:clock_var|counter[2]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.692      ;
; -0.729 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.675      ;
; -0.729 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.675      ;
; -0.729 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.674      ;
; -0.728 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.676      ;
; -0.727 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.675      ;
; -0.727 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.675      ;
; -0.723 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.671      ;
; -0.718 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.664      ;
; -0.717 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.663      ;
; -0.717 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.663      ;
; -0.716 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.664      ;
; -0.710 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.653      ;
; -0.709 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.657      ;
; -0.709 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.652      ;
; -0.709 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.652      ;
; -0.706 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.038     ; 1.655      ;
; -0.702 ; clock_var:clock_var|counter[4]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.646      ;
; -0.698 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.644      ;
; -0.697 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.643      ;
; -0.697 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.643      ;
; -0.694 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.637      ;
; -0.693 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.636      ;
; -0.693 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.636      ;
; -0.693 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.038     ; 1.642      ;
; -0.691 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.637      ;
; -0.690 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.636      ;
; -0.690 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.636      ;
; -0.685 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.631      ;
; -0.684 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.630      ;
; -0.684 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.630      ;
; -0.680 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.628      ;
; -0.676 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.619      ;
; -0.675 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.618      ;
; -0.675 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.618      ;
; -0.675 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.621      ;
; -0.674 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.619      ;
; -0.674 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.620      ;
; -0.674 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.620      ;
; -0.673 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.618      ;
; -0.670 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.618      ;
; -0.669 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.617      ;
; -0.668 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.611      ;
; -0.667 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.610      ;
; -0.662 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.038     ; 1.611      ;
; -0.662 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.038     ; 1.611      ;
; -0.660 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.608      ;
; -0.658 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.603      ;
; -0.656 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.602      ;
; -0.655 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.601      ;
; -0.655 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.601      ;
; -0.654 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.601      ;
; -0.654 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.600      ;
; -0.654 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.600      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'                                                                                                        ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.001 ; motor:motor|counter[8]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.947      ;
; -1.001 ; motor:motor|counter[8]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.947      ;
; -1.001 ; motor:motor|counter[8]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.947      ;
; -1.001 ; motor:motor|counter[8]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.947      ;
; -1.001 ; motor:motor|counter[8]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.947      ;
; -0.980 ; motor:motor|counter[5]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 1.927      ;
; -0.980 ; motor:motor|counter[5]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 1.927      ;
; -0.980 ; motor:motor|counter[5]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 1.927      ;
; -0.980 ; motor:motor|counter[5]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 1.927      ;
; -0.980 ; motor:motor|counter[5]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 1.927      ;
; -0.937 ; motor:motor|control[8]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.047     ; 1.877      ;
; -0.932 ; motor:motor|control[1]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.674      ;
; -0.932 ; motor:motor|control[1]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.674      ;
; -0.932 ; motor:motor|control[1]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.674      ;
; -0.932 ; motor:motor|control[1]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.674      ;
; -0.932 ; motor:motor|control[1]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.674      ;
; -0.921 ; motor:motor|control[7]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.047     ; 1.861      ;
; -0.916 ; motor:motor|control[7]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.658      ;
; -0.916 ; motor:motor|control[7]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.658      ;
; -0.916 ; motor:motor|control[7]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.658      ;
; -0.916 ; motor:motor|control[7]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.658      ;
; -0.916 ; motor:motor|control[7]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.658      ;
; -0.912 ; motor:motor|counter[6]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.858      ;
; -0.912 ; motor:motor|counter[6]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.858      ;
; -0.912 ; motor:motor|counter[6]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.858      ;
; -0.912 ; motor:motor|counter[6]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.858      ;
; -0.912 ; motor:motor|counter[6]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.858      ;
; -0.905 ; motor:motor|control[9]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.647      ;
; -0.905 ; motor:motor|control[9]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.647      ;
; -0.905 ; motor:motor|control[9]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.647      ;
; -0.905 ; motor:motor|control[9]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.647      ;
; -0.905 ; motor:motor|control[9]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.647      ;
; -0.903 ; motor:motor|counter[12] ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.849      ;
; -0.903 ; motor:motor|counter[12] ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.849      ;
; -0.903 ; motor:motor|counter[12] ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.849      ;
; -0.903 ; motor:motor|counter[12] ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.849      ;
; -0.903 ; motor:motor|counter[12] ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.849      ;
; -0.889 ; motor:motor|control[4]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.157      ; 2.033      ;
; -0.880 ; motor:motor|control[3]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.826      ;
; -0.880 ; motor:motor|control[3]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.826      ;
; -0.880 ; motor:motor|control[3]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.826      ;
; -0.880 ; motor:motor|control[3]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.826      ;
; -0.880 ; motor:motor|control[3]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.826      ;
; -0.874 ; motor:motor|control[2]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.616      ;
; -0.874 ; motor:motor|control[2]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.616      ;
; -0.874 ; motor:motor|control[2]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.616      ;
; -0.874 ; motor:motor|control[2]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.616      ;
; -0.874 ; motor:motor|control[2]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.616      ;
; -0.865 ; motor:motor|control[9]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.047     ; 1.805      ;
; -0.853 ; motor:motor|counter[2]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.799      ;
; -0.853 ; motor:motor|counter[2]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.799      ;
; -0.853 ; motor:motor|counter[2]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.799      ;
; -0.853 ; motor:motor|counter[2]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.799      ;
; -0.853 ; motor:motor|counter[2]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.799      ;
; -0.852 ; motor:motor|counter[1]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.798      ;
; -0.852 ; motor:motor|counter[1]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.798      ;
; -0.852 ; motor:motor|counter[1]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.798      ;
; -0.852 ; motor:motor|counter[1]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.798      ;
; -0.852 ; motor:motor|counter[1]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.798      ;
; -0.851 ; motor:motor|counter[7]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.797      ;
; -0.851 ; motor:motor|counter[7]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.797      ;
; -0.851 ; motor:motor|counter[7]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.797      ;
; -0.851 ; motor:motor|counter[7]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.797      ;
; -0.851 ; motor:motor|counter[7]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.797      ;
; -0.835 ; motor:motor|control[10] ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.047     ; 1.775      ;
; -0.830 ; motor:motor|control[5]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.776      ;
; -0.830 ; motor:motor|control[5]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.776      ;
; -0.830 ; motor:motor|control[5]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.776      ;
; -0.830 ; motor:motor|control[5]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.776      ;
; -0.830 ; motor:motor|control[5]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.776      ;
; -0.823 ; motor:motor|control[6]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.769      ;
; -0.823 ; motor:motor|control[6]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.769      ;
; -0.823 ; motor:motor|control[6]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.769      ;
; -0.823 ; motor:motor|control[6]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.769      ;
; -0.823 ; motor:motor|control[6]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.769      ;
; -0.815 ; motor:motor|control[10] ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.557      ;
; -0.815 ; motor:motor|control[10] ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.557      ;
; -0.815 ; motor:motor|control[10] ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.557      ;
; -0.815 ; motor:motor|control[10] ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.557      ;
; -0.815 ; motor:motor|control[10] ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.245     ; 1.557      ;
; -0.803 ; motor:motor|control[11] ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.749      ;
; -0.803 ; motor:motor|control[11] ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.749      ;
; -0.803 ; motor:motor|control[11] ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.749      ;
; -0.803 ; motor:motor|control[11] ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.749      ;
; -0.803 ; motor:motor|control[11] ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.749      ;
; -0.799 ; motor:motor|control[5]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.157      ; 1.943      ;
; -0.799 ; motor:motor|control[6]  ; motor:motor|servo_reg   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.157      ; 1.943      ;
; -0.786 ; motor:motor|counter[13] ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.732      ;
; -0.786 ; motor:motor|counter[13] ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.732      ;
; -0.786 ; motor:motor|counter[13] ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.732      ;
; -0.786 ; motor:motor|counter[13] ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.732      ;
; -0.786 ; motor:motor|counter[13] ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.732      ;
; -0.784 ; motor:motor|counter[8]  ; motor:motor|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.155      ; 1.926      ;
; -0.784 ; motor:motor|counter[8]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.155      ; 1.926      ;
; -0.784 ; motor:motor|counter[8]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.155      ; 1.926      ;
; -0.784 ; motor:motor|counter[8]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.155      ; 1.926      ;
; -0.784 ; motor:motor|counter[8]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.155      ; 1.926      ;
; -0.784 ; motor:motor|counter[8]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.155      ; 1.926      ;
; -0.778 ; motor:motor|counter[4]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.724      ;
; -0.778 ; motor:motor|counter[4]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.041     ; 1.724      ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.999 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.942      ;
; -0.992 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.935      ;
; -0.987 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.930      ;
; -0.978 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.921      ;
; -0.931 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.874      ;
; -0.917 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.860      ;
; -0.911 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.854      ;
; -0.897 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.840      ;
; -0.881 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 2.032      ;
; -0.881 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 2.032      ;
; -0.879 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 2.033      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 2.025      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 2.025      ;
; -0.872 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 2.026      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 2.020      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 2.020      ;
; -0.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 2.021      ;
; -0.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 2.011      ;
; -0.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 2.011      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 2.012      ;
; -0.855 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.798      ;
; -0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.793      ;
; -0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.780      ;
; -0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.771      ;
; -0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.771      ;
; -0.824 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.767      ;
; -0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.765      ;
; -0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.765      ;
; -0.821 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.764      ;
; -0.821 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.764      ;
; -0.819 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.762      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.760      ;
; -0.816 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.759      ;
; -0.816 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.759      ;
; -0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.758      ;
; -0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.758      ;
; -0.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.757      ;
; -0.813 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.964      ;
; -0.813 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.964      ;
; -0.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.755      ;
; -0.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.755      ;
; -0.811 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 1.965      ;
; -0.810 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.753      ;
; -0.810 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.753      ;
; -0.807 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.750      ;
; -0.807 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.750      ;
; -0.807 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.750      ;
; -0.807 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.750      ;
; -0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.746      ;
; -0.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.745      ;
; -0.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.744      ;
; -0.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.744      ;
; -0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.743      ;
; -0.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.950      ;
; -0.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.950      ;
; -0.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 1.951      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.738      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.944      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.944      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.736      ;
; -0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 1.945      ;
; -0.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.729      ;
; -0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.930      ;
; -0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.930      ;
; -0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 1.931      ;
; -0.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.707      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.703      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.703      ;
; -0.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.699      ;
; -0.754 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.697      ;
; -0.754 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.697      ;
; -0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.689      ;
; -0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.689      ;
; -0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.689      ;
; -0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.685      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.683      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.683      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.683      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.683      ;
; -0.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.682      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.888      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.888      ;
; -0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.679      ;
; -0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.678      ;
; -0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 1.889      ;
; -0.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.677      ;
; -0.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.677      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.675      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.883      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.883      ;
; -0.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 1.884      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.669      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.669      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.669      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.669      ;
; -0.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.668      ;
; -0.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.665      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.663      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.663      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.044     ; 1.662      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.937      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.937      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.937      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.937      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.937      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.937      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.937      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.937      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.922      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.922      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.922      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.922      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.922      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.922      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.922      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.922      ;
; -0.842 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.970      ;
; -0.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.773      ;
; -0.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.773      ;
; -0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.955      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.769      ;
; -0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.758      ;
; -0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.758      ;
; -0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.758      ;
; -0.811 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.754      ;
; -0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.743      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.863      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.863      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.863      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.863      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.863      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.863      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.863      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.863      ;
; -0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.225     ; 1.549      ;
; -0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.225     ; 1.549      ;
; -0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.225     ; 1.549      ;
; -0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.225     ; 1.549      ;
; -0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.225     ; 1.549      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.896      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.841      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.841      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.841      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.841      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.841      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.841      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.841      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.841      ;
; -0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.837      ;
; -0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.837      ;
; -0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.837      ;
; -0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.837      ;
; -0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.837      ;
; -0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.837      ;
; -0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.837      ;
; -0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.837      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.832      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.832      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.832      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.832      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.832      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.832      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.832      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.832      ;
; -0.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.699      ;
; -0.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.699      ;
; -0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.695      ;
; -0.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.874      ;
; -0.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.870      ;
; -0.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.684      ;
; -0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.120      ; 1.865      ;
; -0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.134      ; 1.856      ;
; -0.733 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.677      ;
; -0.733 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.677      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.673      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.673      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.673      ;
; -0.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.669      ;
; -0.724 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.668      ;
; -0.724 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.668      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.664      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.134      ; 1.841      ;
; -0.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.662      ;
; -0.714 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.658      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.785      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.785      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.785      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.785      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.785      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.785      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.785      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.785      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.784      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.784      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.784      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.784      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.784      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.784      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.784      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.119      ; 1.784      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.124 ; motor:motor|data_out[4]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.977      ; 1.225      ;
; 0.143 ; motor:motor|data_out[5]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.977      ; 1.244      ;
; 0.159 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.235      ; 0.498      ;
; 0.160 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.235      ; 0.499      ;
; 0.161 ; motor:motor|data_out[8]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.977      ; 1.262      ;
; 0.179 ; motor:motor|data_out[3]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.977      ; 1.280      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; motor:motor|data_out[9]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.977      ; 1.288      ;
; 0.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.314      ;
; 0.196 ; motor:motor|data_out[1]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.977      ; 1.297      ;
; 0.203 ; motor:motor|data_out[2]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.977      ; 1.304      ;
; 0.209 ; motor:motor|data_out[0]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.978      ; 1.311      ;
; 0.242 ; motor:motor|data_out[10]                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.978      ; 1.344      ;
; 0.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.372      ;
; 0.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.400      ;
; 0.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.235      ; 0.620      ;
; 0.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.414      ;
; 0.295 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.234      ; 0.633      ;
; 0.310 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.436      ;
; 0.311 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.437      ;
; 0.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.439      ;
; 0.314 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.440      ;
; 0.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.235      ; 0.655      ;
; 0.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.504      ;
; 0.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.504      ;
; 0.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.510      ;
; 0.400 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.528      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.530      ;
; 0.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.235      ; 0.752      ;
; 0.415 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.543      ;
; 0.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.551      ;
; 0.426 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.549      ;
; 0.427 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.032      ; 0.543      ;
; 0.428 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.551      ;
; 0.429 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.557      ;
; 0.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.554      ;
; 0.433 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.561      ;
; 0.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.560      ;
; 0.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.560      ;
; 0.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.560      ;
; 0.439 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.567      ;
; 0.440 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.568      ;
; 0.445 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.032      ; 0.561      ;
; 0.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.032      ; 0.563      ;
; 0.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.234      ; 0.791      ;
; 0.457 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.585      ;
; 0.467 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.051      ; 0.602      ;
; 0.467 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.051      ; 0.602      ;
; 0.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.596      ;
; 0.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.599      ;
; 0.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.234      ; 0.809      ;
; 0.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.598      ;
; 0.483 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.611      ;
; 0.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.235      ; 0.826      ;
; 0.489 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.617      ;
; 0.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.618      ;
; 0.491 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.617      ;
; 0.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.619      ;
; 0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.623      ;
; 0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.625      ;
; 0.498 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.626      ;
; 0.498 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.624      ;
; 0.498 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.624      ;
; 0.498 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.624      ;
; 0.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.625      ;
; 0.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.625      ;
; 0.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.627      ;
; 0.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.032      ; 0.631      ;
; 0.528 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.140     ; 0.472      ;
; 0.528 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.656      ;
; 0.531 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.657      ;
; 0.540 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.668      ;
; 0.540 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.668      ;
; 0.542 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.054      ; 0.680      ;
; 0.547 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.054      ; 0.685      ;
; 0.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.676      ;
; 0.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.031      ; 0.680      ;
; 0.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.031      ; 0.685      ;
; 0.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.712      ;
; 0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.743      ;
; 0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.235      ; 0.964      ;
; 0.629 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.054      ; 0.767      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.758      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.758      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.758      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.758      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.758      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.758      ;
; 0.652 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.044      ; 0.780      ;
; 0.663 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.028      ; 0.775      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mclk'                                                                                                                                                      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.147 ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 1.644      ; 2.010      ;
; 0.180 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; transmitter:uart_Tx|Tx                   ; transmitter:uart_Tx|Tx                   ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz      ; mclk        ; 0.000        ; 1.664      ; 2.065      ;
; 0.182 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.314      ;
; 0.198 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; mclk        ; 0.000        ; 1.641      ; 2.058      ;
; 0.200 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; clk_200hz:clk_200hz|counter[25]          ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.325      ;
; 0.205 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.332      ;
; 0.259 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.246      ; 0.589      ;
; 0.292 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.420      ;
; 0.297 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.051      ; 0.432      ;
; 0.299 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; clk_200hz:clk_200hz|counter[12]          ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_200hz:clk_200hz|counter[19]          ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_200hz:clk_200hz|counter[10]          ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_200hz:clk_200hz|counter[2]           ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[24]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[21]          ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[18]          ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[17]          ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[9]           ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[8]           ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[7]           ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[5]           ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[4]           ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; clock_var:clock_var|counter[3]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.246      ; 0.632      ;
; 0.302 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; clk_200hz:clk_200hz|counter[23]          ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; clk_200hz:clk_200hz|counter[20]          ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; clk_200hz:clk_200hz|counter[22]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.428      ;
; 0.312 ; clk_200hz:clk_200hz|counter[1]           ; clk_200hz:clk_200hz|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.437      ;
; 0.314 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.246      ; 0.644      ;
; 0.314 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.440      ;
; 0.321 ; clk_200hz:clk_200hz|counter[0]           ; clk_200hz:clk_200hz|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.446      ;
; 0.322 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.449      ;
; 0.350 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.475      ;
; 0.368 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.246      ; 0.698      ;
; 0.380 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.246      ; 0.710      ;
; 0.416 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.244      ; 0.744      ;
; 0.421 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.546      ;
; 0.422 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.547      ;
; 0.427 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.552      ;
; 0.430 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.556      ;
; 0.441 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.566      ;
; 0.441 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.566      ;
; 0.442 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.569      ;
; 0.446 ; clock_100hz:clock_100hz|counter[8]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.571      ;
; 0.449 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; clk_200hz:clk_200hz|counter[19]          ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_200hz:clk_200hz|counter[9]           ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_200hz:clk_200hz|counter[17]          ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_200hz:clk_200hz|counter[7]           ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_200hz:clk_200hz|counter[3]           ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_200hz:clk_200hz|counter[21]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; clk_200hz:clk_200hz|counter[23]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; clk_200hz:clk_200hz|counter[3]           ; clk_200hz:clk_200hz|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; clk_200hz:clk_200hz|counter[11]          ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.581      ;
; 0.454 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[5]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.579      ;
; 0.455 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.580      ;
; 0.456 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[7]             ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; clock_100hz:clock_100hz|counter[16]      ; clock_100hz:clock_100hz|counter[16]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[18]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.581      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.316      ;
; 0.208 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.333      ;
; 0.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.372      ;
; 0.258 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.383      ;
; 0.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.416      ;
; 0.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.427      ;
; 0.308 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.433      ;
; 0.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.434      ;
; 0.315 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.440      ;
; 0.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.441      ;
; 0.317 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.442      ;
; 0.317 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.442      ;
; 0.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.444      ;
; 0.325 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.450      ;
; 0.328 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.453      ;
; 0.329 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.454      ;
; 0.349 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.203      ; 0.656      ;
; 0.364 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.203      ; 0.671      ;
; 0.371 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.497      ;
; 0.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.506      ;
; 0.379 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.504      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.509      ;
; 0.385 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.513      ;
; 0.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.517      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.040      ; 0.530      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.040      ; 0.530      ;
; 0.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.536      ;
; 0.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.538      ;
; 0.416 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.038      ; 0.538      ;
; 0.427 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.555      ;
; 0.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.559      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.564      ;
; 0.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.569      ;
; 0.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.572      ;
; 0.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.572      ;
; 0.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.578      ;
; 0.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.204      ; 0.762      ;
; 0.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.204      ; 0.764      ;
; 0.458 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.204      ; 0.766      ;
; 0.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.588      ;
; 0.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.591      ;
; 0.465 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.204      ; 0.773      ;
; 0.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.593      ;
; 0.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.597      ;
; 0.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.039      ; 0.599      ;
; 0.482 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.038      ; 0.604      ;
; 0.483 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.038      ; 0.605      ;
; 0.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.038      ; 0.609      ;
; 0.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.618      ;
; 0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.048      ; 0.627      ;
; 0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.622      ;
; 0.500 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.625      ;
; 0.500 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.625      ;
; 0.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.627      ;
; 0.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.203      ; 0.813      ;
; 0.529 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.655      ;
; 0.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.662      ;
; 0.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.693      ;
; 0.593 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.040      ; 0.717      ;
; 0.593 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.040      ; 0.717      ;
; 0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.040      ; 0.720      ;
; 0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.040      ; 0.720      ;
; 0.647 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.026      ; 0.777      ;
; 0.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.204      ; 0.982      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.833      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.833      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.833      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.833      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.833      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.833      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.833      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.833      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.833      ;
; 0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.223      ; 1.026      ;
; 0.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.040      ; 0.854      ;
; 0.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.040      ; 0.865      ;
; 0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.040      ; 0.866      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.200      ; 1.041      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.200      ; 1.041      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.200      ; 1.041      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.200      ; 1.041      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.200      ; 1.041      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.200      ; 1.041      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.200      ; 1.041      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.200      ; 1.041      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.201      ; 1.071      ;
; 0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.040      ; 0.905      ;
; 0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.040      ; 0.906      ;
; 0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.912      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'                                                                                                         ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.189 ; motor:motor|counter[14] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.314      ;
; 0.204 ; motor:motor|control[11] ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.329      ;
; 0.251 ; motor:motor|control[6]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.580      ;
; 0.263 ; motor:motor|control[5]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.592      ;
; 0.286 ; motor:motor|data_reg[7] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.419      ;
; 0.293 ; motor:motor|data_reg[5] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.426      ;
; 0.293 ; motor:motor|data_reg[4] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.426      ;
; 0.294 ; motor:motor|data_reg[6] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.427      ;
; 0.295 ; motor:motor|data_reg[2] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.428      ;
; 0.297 ; motor:motor|control[8]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.430      ;
; 0.299 ; motor:motor|control[9]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.432      ;
; 0.299 ; motor:motor|control[7]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.432      ;
; 0.300 ; motor:motor|counter[13] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; motor:motor|counter[4]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; motor:motor|counter[6]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; motor:motor|counter[8]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.427      ;
; 0.305 ; motor:motor|data_reg[0] ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.438      ;
; 0.305 ; motor:motor|counter[1]  ; motor:motor|counter[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; motor:motor|control[3]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; motor:motor|control[5]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; motor:motor|control[6]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; motor:motor|counter[3]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; motor:motor|counter[2]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.431      ;
; 0.309 ; motor:motor|control[1]  ; motor:motor|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.442      ;
; 0.312 ; motor:motor|counter[12] ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; motor:motor|counter[7]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.437      ;
; 0.314 ; motor:motor|control[6]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.643      ;
; 0.316 ; motor:motor|counter[0]  ; motor:motor|counter[0]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.441      ;
; 0.317 ; motor:motor|control[6]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.646      ;
; 0.326 ; motor:motor|control[5]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.655      ;
; 0.329 ; motor:motor|control[5]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.658      ;
; 0.330 ; motor:motor|control[3]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.659      ;
; 0.340 ; motor:motor|counter[14] ; motor:motor|counter[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.465      ;
; 0.340 ; motor:motor|counter[14] ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.465      ;
; 0.344 ; motor:motor|counter[14] ; motor:motor|counter[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.469      ;
; 0.345 ; motor:motor|counter[14] ; motor:motor|counter[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.470      ;
; 0.354 ; motor:motor|data_reg[1] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.487      ;
; 0.363 ; motor:motor|data_reg[3] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.496      ;
; 0.363 ; motor:motor|counter[14] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.248      ; 0.695      ;
; 0.366 ; motor:motor|control[2]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.499      ;
; 0.372 ; motor:motor|control[10] ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.505      ;
; 0.373 ; motor:motor|counter[13] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.247      ; 0.704      ;
; 0.380 ; motor:motor|control[6]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.709      ;
; 0.384 ; motor:motor|control[4]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.509      ;
; 0.388 ; motor:motor|data_reg[7] ; motor:motor|data_out[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.154     ; 0.318      ;
; 0.392 ; motor:motor|control[5]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.721      ;
; 0.393 ; motor:motor|control[3]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.722      ;
; 0.395 ; motor:motor|control[4]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.724      ;
; 0.396 ; motor:motor|control[3]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.725      ;
; 0.442 ; motor:motor|data_reg[5] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.575      ;
; 0.446 ; motor:motor|control[8]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.579      ;
; 0.451 ; motor:motor|data_reg[4] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.584      ;
; 0.452 ; motor:motor|data_reg[6] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.585      ;
; 0.452 ; motor:motor|data_reg[0] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.585      ;
; 0.453 ; motor:motor|data_reg[2] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.586      ;
; 0.454 ; motor:motor|counter[1]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.579      ;
; 0.454 ; motor:motor|data_reg[4] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.587      ;
; 0.455 ; motor:motor|data_reg[0] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.588      ;
; 0.455 ; motor:motor|counter[3]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.580      ;
; 0.456 ; motor:motor|data_reg[2] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.589      ;
; 0.456 ; motor:motor|control[1]  ; motor:motor|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.589      ;
; 0.457 ; motor:motor|control[7]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.590      ;
; 0.457 ; motor:motor|control[9]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.590      ;
; 0.458 ; motor:motor|data_reg[2] ; motor:motor|data_out[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.152     ; 0.390      ;
; 0.458 ; motor:motor|control[4]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.787      ;
; 0.459 ; motor:motor|data_reg[5] ; motor:motor|data_out[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.152     ; 0.391      ;
; 0.459 ; motor:motor|counter[6]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; motor:motor|control[3]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.788      ;
; 0.460 ; motor:motor|control[7]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.593      ;
; 0.461 ; motor:motor|counter[4]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; motor:motor|counter[7]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; motor:motor|control[4]  ; motor:motor|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.790      ;
; 0.462 ; motor:motor|counter[6]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; motor:motor|counter[0]  ; motor:motor|counter[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; motor:motor|control[5]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; motor:motor|counter[2]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.589      ;
; 0.465 ; motor:motor|control[3]  ; motor:motor|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.590      ;
; 0.466 ; motor:motor|counter[0]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.591      ;
; 0.467 ; motor:motor|counter[2]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.592      ;
; 0.468 ; motor:motor|control[3]  ; motor:motor|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.593      ;
; 0.470 ; motor:motor|data_reg[3] ; motor:motor|data_out[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.152     ; 0.402      ;
; 0.470 ; motor:motor|counter[12] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.595      ;
; 0.503 ; motor:motor|data_reg[1] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.636      ;
; 0.505 ; motor:motor|data_reg[5] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.638      ;
; 0.509 ; motor:motor|control[8]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.642      ;
; 0.512 ; motor:motor|data_reg[3] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.645      ;
; 0.517 ; motor:motor|counter[1]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.642      ;
; 0.517 ; motor:motor|data_reg[4] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.650      ;
; 0.518 ; motor:motor|data_reg[0] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.651      ;
; 0.519 ; motor:motor|data_reg[2] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.652      ;
; 0.520 ; motor:motor|counter[1]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.645      ;
; 0.521 ; motor:motor|data_reg[0] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.654      ;
; 0.521 ; motor:motor|counter[3]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; motor:motor|data_reg[2] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.655      ;
; 0.523 ; motor:motor|control[7]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.049      ; 0.656      ;
; 0.524 ; motor:motor|counter[4]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.649      ;
; 0.524 ; motor:motor|control[4]  ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.853      ;
; 0.527 ; motor:motor|counter[4]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.652      ;
; 0.528 ; motor:motor|counter[11] ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.654      ;
; 0.529 ; motor:motor|counter[0]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.654      ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mclk'                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; mclk  ; Rise       ; mclk                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.095  ; 0.325        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.095  ; 0.325        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.095  ; 0.325        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.133  ; 0.317        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'                                                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 1.746 ; 2.610 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 1.818 ; 2.675 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; 3.371 ; 4.172 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 2.319 ; 3.030 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -0.877 ; -1.640 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -1.113 ; -1.861 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; -1.340 ; -2.115 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -1.619 ; -2.412 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 7.425 ; 7.095 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 7.398 ; 7.105 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 6.060 ; 6.398 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 4.641 ; 4.853 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 5.186 ; 5.465 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 5.972 ; 6.329 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 6.060 ; 6.398 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 5.073 ; 5.368 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 4.851 ; 5.128 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 5.286 ; 5.554 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 5.166 ; 5.438 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 5.671 ; 6.024 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 6.490 ; 6.900 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 6.675 ; 6.324 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 4.044 ; 4.166 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 6.280 ; 6.013 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 6.205 ; 5.977 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 4.470 ; 4.673 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 4.470 ; 4.673 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 4.990 ; 5.258 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 5.745 ; 6.087 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 5.829 ; 6.154 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 4.881 ; 5.165 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 4.669 ; 4.934 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 5.087 ; 5.345 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 4.971 ; 5.233 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 5.456 ; 5.796 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 6.242 ; 6.635 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 6.473 ; 6.134 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 3.908 ; 4.025 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 4.778 ;    ;    ; 5.544 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 4.614 ;    ;    ; 5.367 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.843         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.149        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.992       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.753         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.164        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.917       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.752         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.235        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.987       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.740         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.072        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.812       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.650         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.261        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.911       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.549         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; 0.270        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.819       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.509         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.226        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.735       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.454         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.303        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.757       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.397         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.263        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.660       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.357         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.253        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.610       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.356         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.406        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.762       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.347         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.249        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.596       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.260         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.255        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.515       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.218         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.260        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.478       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.196         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.570        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.766       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.187         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.253        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.440       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.165         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.428        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.593       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.091         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.215        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.306       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.562   ; 0.124 ; N/A      ; N/A     ; -3.000              ;
;  clk_200hz:clk_200hz|clk_200hz     ; -2.804   ; 0.182 ; N/A      ; N/A     ; -2.693              ;
;  clock_100hz:clock_100hz|clk_100hz ; -3.047   ; 0.124 ; N/A      ; N/A     ; -2.693              ;
;  clock_var:clock_var|clk_1mhz      ; -3.229   ; 0.189 ; N/A      ; N/A     ; -1.285              ;
;  mclk                              ; -3.562   ; 0.147 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                    ; -403.207 ; 0.0   ; 0.0      ; 0.0     ; -315.446            ;
;  clk_200hz:clk_200hz|clk_200hz     ; -87.163  ; 0.000 ; N/A      ; N/A     ; -76.922             ;
;  clock_100hz:clock_100hz|clk_100hz ; -71.131  ; 0.000 ; N/A      ; N/A     ; -71.044             ;
;  clock_var:clock_var|clk_1mhz      ; -98.260  ; 0.000 ; N/A      ; N/A     ; -56.540             ;
;  mclk                              ; -146.653 ; 0.000 ; N/A      ; N/A     ; -110.940            ;
+------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 3.618 ; 4.205 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 3.829 ; 4.407 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; 6.729 ; 7.297 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 4.678 ; 5.168 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -0.877 ; -1.640 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -1.113 ; -1.861 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; -1.340 ; -2.115 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -1.619 ; -2.412 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 13.850 ; 13.919 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 13.901 ; 14.107 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 11.871 ; 11.653 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.851  ; 8.871  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 9.988  ; 9.978  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 11.724 ; 11.577 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 11.871 ; 11.653 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 9.783  ; 9.866  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 9.299  ; 9.452  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 10.262 ; 10.161 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 9.978  ; 9.915  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 11.076 ; 11.054 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 12.627 ; 12.567 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 11.790 ; 11.700 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 7.633  ; 7.664  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 6.280 ; 6.013 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 6.205 ; 5.977 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 4.470 ; 4.673 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 4.470 ; 4.673 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 4.990 ; 5.258 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 5.745 ; 6.087 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 5.829 ; 6.154 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 4.881 ; 5.165 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 4.669 ; 4.934 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 5.087 ; 5.345 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 4.971 ; 5.233 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 5.456 ; 5.796 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 6.242 ; 6.635 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 6.473 ; 6.134 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 3.908 ; 4.025 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 9.068 ;    ;    ; 9.520 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 4.614 ;    ;    ; 5.367 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; servo[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; toggle                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servo[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servo[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servo[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_200hz:clk_200hz|clk_200hz     ; clk_200hz:clk_200hz|clk_200hz     ; 691      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_200hz:clk_200hz|clk_200hz     ; 9        ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 569      ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_var:clock_var|clk_1mhz      ; 995      ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; mclk                              ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; mclk                              ; mclk                              ; 1453     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_200hz:clk_200hz|clk_200hz     ; clk_200hz:clk_200hz|clk_200hz     ; 691      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_200hz:clk_200hz|clk_200hz     ; 9        ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 569      ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_var:clock_var|clk_1mhz      ; 995      ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; mclk                              ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; mclk                              ; mclk                              ; 1453     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 91    ; 91   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Apr 26 15:26:57 2023
Info: Command: quartus_sta servo -c servo
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_eeg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'servo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_var:clock_var|clk_1mhz clock_var:clock_var|clk_1mhz
    Info (332105): create_clock -period 1.000 -name mclk mclk
    Info (332105): create_clock -period 1.000 -name clk_200hz:clk_200hz|clk_200hz clk_200hz:clk_200hz|clk_200hz
    Info (332105): create_clock -period 1.000 -name clock_100hz:clock_100hz|clk_100hz clock_100hz:clock_100hz|clk_100hz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.562            -146.653 mclk 
    Info (332119):    -3.229             -98.260 clock_var:clock_var|clk_1mhz 
    Info (332119):    -3.047             -71.131 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.804             -87.163 clk_200hz:clk_200hz|clk_200hz 
Info (332146): Worst-case hold slack is 0.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.390               0.000 mclk 
    Info (332119):     0.395               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.404               0.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):     0.409               0.000 clock_var:clock_var|clk_1mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -110.940 mclk 
    Info (332119):    -2.693             -76.922 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.693             -71.044 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.285             -56.540 clock_var:clock_var|clk_1mhz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.197            -124.705 mclk 
    Info (332119):    -2.904             -86.063 clock_var:clock_var|clk_1mhz 
    Info (332119):    -2.678             -60.965 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.468             -76.138 clk_200hz:clk_200hz|clk_200hz 
Info (332146): Worst-case hold slack is 0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.350               0.000 mclk 
    Info (332119):     0.355               0.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):     0.355               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.365               0.000 clock_var:clock_var|clk_1mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -110.940 mclk 
    Info (332119):    -2.649             -76.526 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.649             -70.912 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.285             -56.540 clock_var:clock_var|clk_1mhz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.241
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.241             -30.632 mclk 
    Info (332119):    -1.001             -24.546 clock_var:clock_var|clk_1mhz 
    Info (332119):    -0.999             -17.270 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -0.863             -24.429 clk_200hz:clk_200hz|clk_200hz 
Info (332146): Worst-case hold slack is 0.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.124               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.147               0.000 mclk 
    Info (332119):     0.182               0.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):     0.189               0.000 clock_var:clock_var|clk_1mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.396 mclk 
    Info (332119):    -1.000             -52.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.000             -50.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -1.000             -44.000 clock_var:clock_var|clk_1mhz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Wed Apr 26 15:27:01 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


