$comment
	File created using the following command:
		vcd file atividade_5.msim.vcd -direction
$end
$date
	Thu Mar 24 17:41:46 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module dataflow_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & PC_OUT [8] $end
$var wire 1 ' PC_OUT [7] $end
$var wire 1 ( PC_OUT [6] $end
$var wire 1 ) PC_OUT [5] $end
$var wire 1 * PC_OUT [4] $end
$var wire 1 + PC_OUT [3] $end
$var wire 1 , PC_OUT [2] $end
$var wire 1 - PC_OUT [1] $end
$var wire 1 . PC_OUT [0] $end
$var wire 1 / RESULTADO_ULA [7] $end
$var wire 1 0 RESULTADO_ULA [6] $end
$var wire 1 1 RESULTADO_ULA [5] $end
$var wire 1 2 RESULTADO_ULA [4] $end
$var wire 1 3 RESULTADO_ULA [3] $end
$var wire 1 4 RESULTADO_ULA [2] $end
$var wire 1 5 RESULTADO_ULA [1] $end
$var wire 1 6 RESULTADO_ULA [0] $end
$var wire 1 7 SW [9] $end
$var wire 1 8 SW [8] $end
$var wire 1 9 SW [7] $end
$var wire 1 : SW [6] $end
$var wire 1 ; SW [5] $end
$var wire 1 < SW [4] $end
$var wire 1 = SW [3] $end
$var wire 1 > SW [2] $end
$var wire 1 ? SW [1] $end
$var wire 1 @ SW [0] $end

$scope module i1 $end
$var wire 1 A gnd $end
$var wire 1 B vcc $end
$var wire 1 C unknown $end
$var wire 1 D devoe $end
$var wire 1 E devclrn $end
$var wire 1 F devpor $end
$var wire 1 G ww_devoe $end
$var wire 1 H ww_devclrn $end
$var wire 1 I ww_devpor $end
$var wire 1 J ww_CLOCK_50 $end
$var wire 1 K ww_KEY [3] $end
$var wire 1 L ww_KEY [2] $end
$var wire 1 M ww_KEY [1] $end
$var wire 1 N ww_KEY [0] $end
$var wire 1 O ww_SW [9] $end
$var wire 1 P ww_SW [8] $end
$var wire 1 Q ww_SW [7] $end
$var wire 1 R ww_SW [6] $end
$var wire 1 S ww_SW [5] $end
$var wire 1 T ww_SW [4] $end
$var wire 1 U ww_SW [3] $end
$var wire 1 V ww_SW [2] $end
$var wire 1 W ww_SW [1] $end
$var wire 1 X ww_SW [0] $end
$var wire 1 Y ww_PC_OUT [8] $end
$var wire 1 Z ww_PC_OUT [7] $end
$var wire 1 [ ww_PC_OUT [6] $end
$var wire 1 \ ww_PC_OUT [5] $end
$var wire 1 ] ww_PC_OUT [4] $end
$var wire 1 ^ ww_PC_OUT [3] $end
$var wire 1 _ ww_PC_OUT [2] $end
$var wire 1 ` ww_PC_OUT [1] $end
$var wire 1 a ww_PC_OUT [0] $end
$var wire 1 b ww_RESULTADO_ULA [7] $end
$var wire 1 c ww_RESULTADO_ULA [6] $end
$var wire 1 d ww_RESULTADO_ULA [5] $end
$var wire 1 e ww_RESULTADO_ULA [4] $end
$var wire 1 f ww_RESULTADO_ULA [3] $end
$var wire 1 g ww_RESULTADO_ULA [2] $end
$var wire 1 h ww_RESULTADO_ULA [1] $end
$var wire 1 i ww_RESULTADO_ULA [0] $end
$var wire 1 j \CLOCK_50~input_o\ $end
$var wire 1 k \KEY[1]~input_o\ $end
$var wire 1 l \KEY[2]~input_o\ $end
$var wire 1 m \KEY[3]~input_o\ $end
$var wire 1 n \SW[0]~input_o\ $end
$var wire 1 o \SW[1]~input_o\ $end
$var wire 1 p \SW[2]~input_o\ $end
$var wire 1 q \SW[3]~input_o\ $end
$var wire 1 r \SW[4]~input_o\ $end
$var wire 1 s \SW[5]~input_o\ $end
$var wire 1 t \SW[6]~input_o\ $end
$var wire 1 u \SW[7]~input_o\ $end
$var wire 1 v \SW[8]~input_o\ $end
$var wire 1 w \SW[9]~input_o\ $end
$var wire 1 x \KEY[0]~input_o\ $end
$var wire 1 y \incPC|Add0~1_sumout\ $end
$var wire 1 z \incPC|Add0~2\ $end
$var wire 1 { \incPC|Add0~5_sumout\ $end
$var wire 1 | \incPC|Add0~6\ $end
$var wire 1 } \incPC|Add0~9_sumout\ $end
$var wire 1 ~ \incPC|Add0~10\ $end
$var wire 1 !! \incPC|Add0~13_sumout\ $end
$var wire 1 "! \~GND~combout\ $end
$var wire 1 #! \incPC|Add0~14\ $end
$var wire 1 $! \incPC|Add0~17_sumout\ $end
$var wire 1 %! \incPC|Add0~18\ $end
$var wire 1 &! \incPC|Add0~21_sumout\ $end
$var wire 1 '! \incPC|Add0~22\ $end
$var wire 1 (! \incPC|Add0~25_sumout\ $end
$var wire 1 )! \incPC|Add0~26\ $end
$var wire 1 *! \incPC|Add0~29_sumout\ $end
$var wire 1 +! \incPC|Add0~30\ $end
$var wire 1 ,! \incPC|Add0~33_sumout\ $end
$var wire 1 -! \ROM1|memROM~5_combout\ $end
$var wire 1 .! \ROM1|memROM~2_combout\ $end
$var wire 1 /! \ROM1|memROM~0_combout\ $end
$var wire 1 0! \ROM1|memROM~4_combout\ $end
$var wire 1 1! \ROM1|memROM~3_combout\ $end
$var wire 1 2! \ROM1|memROM~1_combout\ $end
$var wire 1 3! \PC|DOUT\ [8] $end
$var wire 1 4! \PC|DOUT\ [7] $end
$var wire 1 5! \PC|DOUT\ [6] $end
$var wire 1 6! \PC|DOUT\ [5] $end
$var wire 1 7! \PC|DOUT\ [4] $end
$var wire 1 8! \PC|DOUT\ [3] $end
$var wire 1 9! \PC|DOUT\ [2] $end
$var wire 1 :! \PC|DOUT\ [1] $end
$var wire 1 ;! \PC|DOUT\ [0] $end
$var wire 1 <! \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 =! \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 >! \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 ?! \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 @! \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 A! \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 B! \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 C! \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 D! \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 E! \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 F! \PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0A
1B
xC
1D
1E
1F
1G
1H
1I
xJ
xj
xk
xl
xm
xn
xo
xp
xq
xr
xs
xt
xu
xv
xw
0x
1y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
1.!
1/!
10!
01!
02!
0<!
0=!
x"
x#
x$
0%
xK
xL
xM
0N
xO
xP
xQ
xR
xS
xT
xU
xV
xW
xX
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
1>!
1?!
1@!
1A!
1B!
1C!
1D!
1E!
1F!
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
x7
x8
x9
x:
x;
x<
x=
x>
x?
x@
$end
#30000
1%
1N
1x
19!
0D!
1}
00!
12!
1_
1,
#60000
0%
0N
0x
#90000
1%
1N
1x
09!
1;!
0F!
1D!
0}
0y
1z
10!
1a
0_
1{
1.
0,
#120000
0%
0N
0x
#150000
1%
1N
1x
19!
0D!
1}
0-!
00!
02!
1<!
1_
0.!
1,
#180000
0%
0N
0x
#210000
1%
1N
1x
1:!
0;!
1F!
0E!
0{
1|
1y
0z
1-!
10!
11!
0<!
0a
1`
1{
0|
0}
1~
1.!
0.
1-
1!!
1}
0~
0!!
#240000
0%
0N
0x
#270000
1%
1N
1x
#300000
0%
0N
0x
#330000
1%
1N
1x
#360000
0%
0N
0x
#390000
1%
1N
1x
#420000
0%
0N
0x
#450000
1%
1N
1x
#480000
0%
0N
0x
#510000
1%
1N
1x
#540000
0%
0N
0x
#570000
1%
1N
1x
#600000
0%
0N
0x
#630000
1%
1N
1x
#660000
0%
0N
0x
#690000
1%
1N
1x
#720000
0%
0N
0x
#750000
1%
1N
1x
#780000
0%
0N
0x
#810000
1%
1N
1x
#840000
0%
0N
0x
#870000
1%
1N
1x
#900000
0%
0N
0x
#930000
1%
1N
1x
#960000
0%
0N
0x
#990000
1%
1N
1x
#1000000
