\doxysection{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\+:\begin{DoxyCompactList}
\item \contentsline{section}{axi\+\_\+dma\+::block\+\_\+template\texorpdfstring{$<$}{<} R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg \texorpdfstring{$>$}{>}}{\pageref{structaxi__dma_1_1block__template}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Uio\+Axi\+Dma\+If}{\pageref{classudmaio_1_1_uio_axi_dma_if}}{}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Concurrent\+Queue\texorpdfstring{$<$}{<} T \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_concurrent_queue}}{}
\item \contentsline{section}{udmaio\+::Concurrent\+Queue\texorpdfstring{$<$}{<} std\+::vector\texorpdfstring{$<$}{<} uint8\+\_\+t \texorpdfstring{$>$}{>} \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_concurrent_queue}}{}
\item \contentsline{section}{axi\+\_\+dma\+::mm2s\+\_\+curdesc\+\_\+t}{\pageref{structaxi__dma_1_1mm2s__curdesc__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t}{\pageref{structaxi__dma_1_1mm2s__dmacr__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t}{\pageref{structaxi__dma_1_1mm2s__dmasr__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::mm2s\+\_\+length\+\_\+t}{\pageref{structaxi__dma_1_1mm2s__length__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::mm2s\+\_\+taildesc\+\_\+t}{\pageref{structaxi__dma_1_1mm2s__taildesc__t}}{}
\item boost\+::noncopyable\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Data\+Handler\+Abstract}{\pageref{classudmaio_1_1_data_handler_abstract}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Data\+Handler\+Sync}{\pageref{classudmaio_1_1_data_handler_sync}}{}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Dma\+Buffer\+Abstract}{\pageref{classudmaio_1_1_dma_buffer_abstract}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Fpga\+Mem\+Buffer\+Over\+Axi}{\pageref{classudmaio_1_1_fpga_mem_buffer_over_axi}}{}
\item \contentsline{section}{udmaio\+::Fpga\+Mem\+Buffer\+Over\+Xdma}{\pageref{classudmaio_1_1_fpga_mem_buffer_over_xdma}}{}
\item \contentsline{section}{udmaio\+::UDma\+Buf}{\pageref{classudmaio_1_1_u_dma_buf}}{}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Uio\+If}{\pageref{classudmaio_1_1_uio_if}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Fpga\+Mem\+Buffer\+Over\+Axi}{\pageref{classudmaio_1_1_fpga_mem_buffer_over_axi}}{}
\item \contentsline{section}{udmaio\+::Uio\+Axi\+Dma\+If}{\pageref{classudmaio_1_1_uio_axi_dma_if}}{}
\item \contentsline{section}{udmaio\+::Uio\+Mem\+Sgdma}{\pageref{classudmaio_1_1_uio_mem_sgdma}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Base\texorpdfstring{$<$}{<} C \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\texorpdfstring{$<$}{<} C, offset, arr\+\_\+size, arr\+\_\+stride \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\texorpdfstring{$<$}{<} C, offset, 0, 0 \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\+Element\texorpdfstring{$<$}{<} C \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array_element}}{}
\end{DoxyCompactList}
\item \contentsline{section}{axi\+\_\+dma\+::s2mm\+\_\+curdesc\+\_\+t}{\pageref{structaxi__dma_1_1s2mm__curdesc__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::s2mm\+\_\+dmacr\+\_\+t}{\pageref{structaxi__dma_1_1s2mm__dmacr__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::s2mm\+\_\+dmasr\+\_\+t}{\pageref{structaxi__dma_1_1s2mm__dmasr__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::s2mm\+\_\+length\+\_\+t}{\pageref{structaxi__dma_1_1s2mm__length__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::s2mm\+\_\+taildesc\+\_\+t}{\pageref{structaxi__dma_1_1s2mm__taildesc__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::sg\+\_\+ctl\+\_\+t}{\pageref{structaxi__dma_1_1sg__ctl__t}}{}
\item \contentsline{section}{udmaio\+::Uio\+Config\+Base}{\pageref{classudmaio_1_1_uio_config_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Uio\+Config\+Uio}{\pageref{classudmaio_1_1_uio_config_uio}}{}
\item \contentsline{section}{udmaio\+::Uio\+Config\+Xdma}{\pageref{classudmaio_1_1_uio_config_xdma}}{}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Uio\+Device\+Info}{\pageref{structudmaio_1_1_uio_device_info}}{}
\item \contentsline{section}{udmaio\+::Uio\+Device\+Location}{\pageref{classudmaio_1_1_uio_device_location}}{}
\item \contentsline{section}{udmaio\+::Uio\+Region}{\pageref{structudmaio_1_1_uio_region}}{}
\end{DoxyCompactList}
