
*** Running vivado
    with args -log FilAVG_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FilAVG_v1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FilAVG_v1_0.tcl -notrace
Command: synth_design -top FilAVG_v1_0 -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25129 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.078 ; gain = 68.887 ; free physical = 317 ; free virtual = 6818
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FilAVG_v1_0' [/home/pablo/Documentos/RepoIP/ip_repo/FilAVG_1.0/hdl/FilAVG_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FilAVG_v1_0_S_AXI' declared at '/home/pablo/Documentos/RepoIP/ip_repo/FilAVG_1.0/hdl/FilAVG_v1_0_S_AXI.vhd:5' bound to instance 'FilAVG_v1_0_S_AXI_inst' of component 'FilAVG_v1_0_S_AXI' [/home/pablo/Documentos/RepoIP/ip_repo/FilAVG_1.0/hdl/FilAVG_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'FilAVG_v1_0_S_AXI' [/home/pablo/Documentos/RepoIP/ip_repo/FilAVG_1.0/hdl/FilAVG_v1_0_S_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/pablo/Documentos/RepoIP/ip_repo/FilAVG_1.0/hdl/FilAVG_v1_0_S_AXI.vhd:242]
INFO: [Synth 8-226] default block is never used [/home/pablo/Documentos/RepoIP/ip_repo/FilAVG_1.0/hdl/FilAVG_v1_0_S_AXI.vhd:372]
	Parameter sig_w bound to: 16 - type: integer 
	Parameter fil_w bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FilAvg' declared at '/home/pablo/Documentos/TP_Final_uArqSoft/TP_MyS/Fuentes/FilAvg.vhd:5' bound to instance 'FilAvgInst' of component 'FilAvg' [/home/pablo/Documentos/RepoIP/ip_repo/FilAVG_1.0/hdl/FilAVG_v1_0_S_AXI.vhd:406]
INFO: [Synth 8-638] synthesizing module 'FilAvg' [/home/pablo/Documentos/TP_Final_uArqSoft/TP_MyS/Fuentes/FilAvg.vhd:20]
	Parameter sig_w bound to: 16 - type: integer 
	Parameter fil_w bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sum_aux_reg was removed.  [/home/pablo/Documentos/TP_Final_uArqSoft/TP_MyS/Fuentes/FilAvg.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'FilAvg' (1#1) [/home/pablo/Documentos/TP_Final_uArqSoft/TP_MyS/Fuentes/FilAvg.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/pablo/Documentos/RepoIP/ip_repo/FilAVG_1.0/hdl/FilAVG_v1_0_S_AXI.vhd:237]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/pablo/Documentos/RepoIP/ip_repo/FilAVG_1.0/hdl/FilAVG_v1_0_S_AXI.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'FilAVG_v1_0_S_AXI' (2#1) [/home/pablo/Documentos/RepoIP/ip_repo/FilAVG_1.0/hdl/FilAVG_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'FilAVG_v1_0' (3#1) [/home/pablo/Documentos/RepoIP/ip_repo/FilAVG_1.0/hdl/FilAVG_v1_0.vhd:49]
WARNING: [Synth 8-3331] design FilAVG_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design FilAVG_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design FilAVG_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design FilAVG_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design FilAVG_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design FilAVG_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.688 ; gain = 113.496 ; free physical = 319 ; free virtual = 6822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.688 ; gain = 113.496 ; free physical = 320 ; free virtual = 6822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1304.691 ; gain = 121.500 ; free physical = 319 ; free virtual = 6822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.699 ; gain = 129.508 ; free physical = 312 ; free virtual = 6815
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FilAvg 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
Module FilAVG_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design FilAVG_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design FilAVG_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design FilAVG_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design FilAVG_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design FilAVG_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design FilAVG_v1_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FilAVG_v1_0_S_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'FilAVG_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'FilAVG_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FilAVG_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'FilAVG_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'FilAVG_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FilAVG_v1_0_S_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (FilAVG_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module FilAVG_v1_0.
WARNING: [Synth 8-3332] Sequential element (FilAVG_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module FilAVG_v1_0.
WARNING: [Synth 8-3332] Sequential element (FilAVG_v1_0_S_AXI_inst/aw_en_reg) is unused and will be removed from module FilAVG_v1_0.
WARNING: [Synth 8-3332] Sequential element (FilAVG_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module FilAVG_v1_0.
WARNING: [Synth 8-3332] Sequential element (FilAVG_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module FilAVG_v1_0.
WARNING: [Synth 8-3332] Sequential element (FilAVG_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module FilAVG_v1_0.
WARNING: [Synth 8-3332] Sequential element (FilAVG_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module FilAVG_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1429.824 ; gain = 246.633 ; free physical = 135 ; free virtual = 6648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1429.824 ; gain = 246.633 ; free physical = 136 ; free virtual = 6649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1429.824 ; gain = 246.633 ; free physical = 133 ; free virtual = 6646
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1429.824 ; gain = 246.633 ; free physical = 138 ; free virtual = 6651
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1429.824 ; gain = 246.633 ; free physical = 138 ; free virtual = 6651
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1429.824 ; gain = 246.633 ; free physical = 138 ; free virtual = 6651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1429.824 ; gain = 246.633 ; free physical = 138 ; free virtual = 6651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1429.824 ; gain = 246.633 ; free physical = 136 ; free virtual = 6649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1429.824 ; gain = 246.633 ; free physical = 136 ; free virtual = 6649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     1|
|4     |LUT2   |   131|
|5     |LUT3   |    68|
|6     |LUT4   |    47|
|7     |LUT5   |    33|
|8     |LUT6   |    32|
|9     |FDCE   |   145|
|10    |FDRE   |   135|
|11    |FDSE   |     2|
|12    |IBUF   |    47|
|13    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+------------------+------+
|      |Instance                 |Module            |Cells |
+------+-------------------------+------------------+------+
|1     |top                      |                  |   698|
|2     |  FilAVG_v1_0_S_AXI_inst |FilAVG_v1_0_S_AXI |   609|
|3     |    FilAvgInst           |FilAvg            |   436|
+------+-------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1429.824 ; gain = 246.633 ; free physical = 136 ; free virtual = 6649
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1429.824 ; gain = 246.633 ; free physical = 138 ; free virtual = 6651
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1429.832 ; gain = 246.633 ; free physical = 138 ; free virtual = 6651
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1549.852 ; gain = 366.773 ; free physical = 390 ; free virtual = 6633
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documentos/RepoIP/ip_repo/edit_FilAVG_v1_0.runs/synth_1/FilAVG_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FilAVG_v1_0_utilization_synth.rpt -pb FilAVG_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1573.863 ; gain = 0.000 ; free physical = 384 ; free virtual = 6631
INFO: [Common 17-206] Exiting Vivado at Sun Jun 12 12:44:06 2022...
