/* ---------------------------------------------------------------------
 * HTM Community Edition of NuPIC
 * Copyright (C) 2017, Numenta, Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU Affero Public License version 3 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See the GNU Affero Public License for more details.
 *
 * You should have received a copy of the GNU Affero Public License
 * along with this program.  If not, see http://www.gnu.org/licenses.
 * --------------------------------------------------------------------- */

/** @file
 * Implementation of Link test
 */

#include <sstream>
#include <iostream>

#include "gtest/gtest.h"
#include <htm/engine/Input.hpp>
#include <htm/engine/Network.hpp>
#include <htm/engine/Output.hpp>
#include <htm/engine/Link.hpp>
#include <htm/engine/Region.hpp>
#include <htm/engine/RegionImpl.hpp>
#include <htm/engine/RegionImplFactory.hpp>
#include <htm/engine/RegisteredRegionImpl.hpp>
#include <htm/engine/RegisteredRegionImplCpp.hpp>
#include <htm/engine/Spec.hpp>
#include <htm/regions/TestNode.hpp>
#include <htm/types/Serializable.hpp>
#include <htm/ntypes/Dimensions.hpp>
#include <htm/os/Directory.hpp>
#include <htm/utils/Log.hpp>

namespace testing { 
    
static bool verbose = false;
#define VERBOSE if(verbose) std::cerr << "[          ]"

using namespace htm;

TEST(LinkTest, Links) {
  Network net;
  std::shared_ptr<Region> region1 = net.addRegion("region1", "TestNode", "");
  std::shared_ptr<Region> region2 = net.addRegion("region2", "TestNode", "");

  Dimensions d1 = {8,4};
  region1->setDimensions(d1);
  Dimensions d2 = {4,2};
  region2->setDimensions(d2);

  net.link("region1", "region2");

  // test initialize(), which is called by net.initialize()
  // also test evaluateLinks() which is called here
  net.initialize();
  net.run(1);

  // test that region has correct induced dimensions
  d2 = region2->getDimensions();
  ASSERT_EQ(2u, d2.size());
  ASSERT_EQ(4u, d2[0]);
  ASSERT_EQ(2u, d2[1]);

  // test getName() and setName()
  std::shared_ptr<Input> in1 = region1->getInput("bottomUpIn");
  std::shared_ptr<Input> in2 = region2->getInput("bottomUpIn");
  EXPECT_STREQ("bottomUpIn", in1->getName().c_str());
  EXPECT_STREQ("bottomUpIn", in2->getName().c_str());
  in1->setName("uselessName");
  EXPECT_STREQ("uselessName", in1->getName().c_str());
  in1->setName("bottomUpIn");

  // test isInitialized()
  ASSERT_TRUE(in1->isInitialized());
  ASSERT_TRUE(in2->isInitialized());

  // test getLinks()
  std::vector<std::shared_ptr<Link>> links = in2->getLinks();
  ASSERT_EQ(1u, links.size());
  for (auto &link : links) {
    // do something to make sure l[i] is a valid Link*
    ASSERT_TRUE(link);
    // should fail because regions are initialized
    EXPECT_THROW(in2->removeLink(link), std::exception);
  }

  // test findLink()
  std::shared_ptr<Link> l1 = in1->findLink("region1", "bottomUpOut");
  ASSERT_TRUE(l1 == nullptr);  // should not find it
  std::shared_ptr<Link> l2 = in2->findLink("region1", "bottomUpOut");
  ASSERT_TRUE(l2 != nullptr);  // should find it.

  // test removeLink(), uninitialize()
  // uninitialize() is called internally from removeLink()
  {
    // can't remove link b/c region1 initialized
    EXPECT_THROW(in2->removeLink(l2), std::exception);
    // can't remove region b/c region1 has links
    EXPECT_THROW(net.removeRegion("region1"), std::exception);
    region1->uninitialize();
    region2->uninitialize();
    EXPECT_THROW(in1->removeLink(l2), std::exception);
    in2->removeLink(l2);
    EXPECT_THROW(in2->removeLink(l2), std::exception);
    // l1 == NULL
    EXPECT_THROW(in1->removeLink(l1), std::exception);
  }
}



TEST(LinkTest, DelayedLink) {
  class MyTestNode : public TestNode {
  public:
    MyTestNode(const ValueMap &params, Region *region)
        : TestNode(params, region) {}

    MyTestNode(ArWrapper &wrapper, Region *region) : TestNode(wrapper, region) {}


    std::string getNodeType() { return "MyTestNode"; }

    void compute() override {
      // Replace with no-op to preserve output
      // This allows us to manually populate the output buffer
      // in the test script.
    }
  };
  RegionImplFactory::registerRegion("MyTestNode",
                    new RegisteredRegionImplCpp<TestNode>("MyTestNode"));
  // second registration with the same name should just replace.
  RegionImplFactory::registerRegion("MyTestNode",
                    new RegisteredRegionImplCpp<MyTestNode>("MyTestNode"));

  Network net;
  std::shared_ptr<Region> region1 = net.addRegion("region1", "MyTestNode", "");
  std::shared_ptr<Region> region2 = net.addRegion("region2", "TestNode", "");
 

  // after adding a region with the registered type, unregistering it 
  // should not cause any problems.
  RegionImplFactory::unregisterRegion("MyTestNode");

  Dimensions d1 = {8, 4};
  region1->setDimensions(d1);
  region2->setDimensions(d1);

  // NOTE: initial delayed values are set to all 0's
  net.link("region1", "region2", "", "", "", "", 2); // with propogation delay

  // test initialize(), which is called by net.initialize()
  net.initialize();

  std::shared_ptr<Input> in1 = region1->getInput("bottomUpIn");
  std::shared_ptr<Output> out1 = region1->getOutput("bottomUpOut");
  std::shared_ptr<Input> in2 = region2->getInput("bottomUpIn");

  // test isInitialized()
  ASSERT_TRUE(in1->isInitialized());
  ASSERT_TRUE(in2->isInitialized());


  // set in2 to all 1's, to detect if net.run fails to update the input.
  {
    const Array& ai2 = in2->getData();
    Real64 *idata = (Real64 *)(ai2.getBuffer());
    for (UInt i = 0; i < ai2.getCount(); i++)
      idata[i] = 1.0;
  }

  // set out1 to all 10's
  {
    const Array& ao1 = out1->getData();
    Real64 *idata = (Real64 *)(ao1.getBuffer());
    for (UInt i = 0; i < ao1.getCount(); i++)
      idata[i] = 10.0;
  }

  // Check extraction of first delayed value
  {
    // This run should also pick up the 10s
    net.run(1);

    // confirm that in2 is all zeroes
    const Array& ai2 = in2->getData();
    Real64 *idata = (Real64 *)(ai2.getBuffer());
    for (UInt i = 0; i < ai2.getCount(); i++)
      ASSERT_EQ(0, idata[i]);
  }

  // set out1 to all 100's
  {
    const Array& ao1 = out1->getData();
    Real64 *idata = (Real64 *)(ao1.getBuffer());
    for (UInt i = 0; i < ao1.getCount(); i++)
      idata[i] = 100.0;
  }

  // Check extraction of second delayed value
  {
    net.run(1);

    // confirm that in2 is all zeroes again.
    const Array& ai2 = in2->getData();
    Real64 *idata = (Real64 *)(ai2.getBuffer());
    for (UInt i = 0; i < ai2.getCount(); i++)
      ASSERT_EQ(0.0, idata[i]);
  }

  // Check extraction of first "generated" value
  {
    net.run(1);

    // confirm that in2 is now all 10's
    const Array& ai2 = in2->getData();
    Real64 *idata = (Real64 *)(ai2.getBuffer());
    for (UInt i = 0; i < ai2.getCount(); i++)
      ASSERT_EQ(10.0, idata[i]);
  }

  // Check extraction of second "generated" value
  {
    net.run(1);

    // confirm that in2 is now all 100's
    const Array& ai2 = in2->getData();
    Real64 *idata = (Real64 *)(ai2.getBuffer());
    // only test 4 instead of 64 to cut down on number of tests
    for (UInt i = 0; i < 4; i++)
      ASSERT_EQ(100.0, idata[i]);
  }
  RegionImplFactory::unregisterRegion("MyTestNode");
}



TEST(LinkTest, DelayedLinkSerialization) {
  // serialization test of delayed link.

  // create an subclass of TestNode plugin
  class MyTestNode : public TestNode {
  public:
    MyTestNode(const ValueMap &params, Region *region)
        : TestNode(params, region) {}

    MyTestNode(ArWrapper &wrapper, Region *region) : TestNode(wrapper, region) {}


    std::string getNodeType() { return "MyTestNode"; };

    void compute() override {
      // Replace with no-op to preserve output
    }
  };
  // Register the plugin
  RegionImplFactory::registerRegion("MyTestNode",
                   new RegisteredRegionImplCpp<MyTestNode>());

  Network net;
  std::shared_ptr<Region> region1 = net.addRegion("region1", "MyTestNode", "");
  std::shared_ptr<Region> region2 = net.addRegion("region2", "TestNode", "");

  Dimensions d1 = {8,4};
  region1->setDimensions(d1);

  // PropagationDelay of 2.
  // NOTE: initial delayed values are set to all 0's
  net.link("region1", "region2", "", "", "", "", 2);

  net.initialize();

  std::shared_ptr<Input> in1 = region1->getInput("bottomUpIn");
  std::shared_ptr<Input> in2 = region2->getInput("bottomUpIn");
  std::shared_ptr<Output> out1 = region1->getOutput("bottomUpOut");

  // test isInitialized()
  ASSERT_TRUE(in1->isInitialized());
  ASSERT_TRUE(in2->isInitialized());


  // set in2 to all 1's, to detect if net.run fails to update the input.
  {
    const Array& ai2 = in2->getData();
    Real64 *idata = (Real64 *)(ai2.getBuffer());
    ASSERT_EQ(in2->getData().getCount(), 32u);
    for (UInt i = 0; i < ai2.getCount(); i++)
      idata[i] = 1;
  }

  // set out1 to all 10's
  {
    const Array& ao1 = out1->getData();
    Real64 *idata = (Real64 *)(ao1.getBuffer());
    ASSERT_EQ(out1->getData().getCount(), 32u);
    for (UInt i = 0; i < ao1.getCount(); i++)
      idata[i] = 10;
  }

  // Check extraction of first delayed value
  {
    // This run should also pick up the 10s and move them
    // into the bottom buffer of the PropogationDelay queue.
    // The top buffer should be 0's
    net.run(1);

    // confirm that the output still contains all 10's
    // In other words, that our hacked up version of TestNode
    // did not output anything that would clobber the output buffer.
    Real64 *idata = (Real64 *)out1->getData().getBuffer();
    // only test 4 instead of 32 to cut down on number of tests
    for (UInt i = 0; i < 4; i++) {
      ASSERT_EQ(10.0f, idata[i]);
    }
  }

  {
    // confirm that in2 is all zeroes (the buffer at the top of the queue)
    const Array& ai2 = in2->getData();
    Real64 *idata = (Real64 *)(ai2.getBuffer());
    // only test 4 instead of 32 to cut down on number of tests
    for (UInt i = 0; i < 4; i++)
      ASSERT_EQ(0, idata[i]);
  }

  // set out1 to all 100's
  {
    const Array& ao1 = out1->getData();
    Real64 *idata = (Real64 *)(ao1.getBuffer());
    for (UInt i = 0; i < ao1.getCount(); i++)
      idata[i] = 100;
  }

  // Check extraction of second delayed value
  {
    // This will move the 100's into the end of the queue
    // The 10's will then be at the top of the queue.
    // The 10's are copied to the Input buffer.
    net.run(1);

    // confirm that in2 is all zeroes
    const Array& ai2 = in2->getData();
    Real64 *idata = (Real64 *)(ai2.getBuffer());
    // only test 4 instead of 64 to cut down on number of tests
    for (UInt i = 0; i < 4; i++)
      ASSERT_EQ(0, idata[i]);
  }



  // At this point:
  // The current output is all 100's
  // The current input is all 0's
  // We should have two delayed array values in queue: 10's and 100's
  {
    std::shared_ptr<Link> link = in2->findLink("region1", "bottomUpOut");
    VERBOSE << "InputLink: " << *link << "\n";
  }

  // Serialize the current net
  VERBOSE << " cwd=" << Directory::getCWD() << std::endl;
  net.saveToFile("TestOutputDir/DelayedLinkSerialization.stream", JSON);
  {
    // Output values should still be all 100's
    // they were not modified by the save operation.
    Real64 *idata = (Real64 *)out1->getData().getBuffer();
    // only test 4 instead of 64 to cut down on number of tests
    for (UInt i = 0; i < 4; i++) {
      ASSERT_EQ(100, idata[i]);
    }
  }

  // What is serialized in the Delay buffer should be
  // all 0's from the input buffer for first row and original
  // top row of buffer (all 10's) for the second.
  // The stored output buffer would be all 100's.
  // When restored, the first row (all 0's) will be moved to destination input buffer.
  // The last row of Delay buffer (all 10's) will roll to the first row of the Delay buffer.
  // The source output buffer (all 100's) would be rolled into bottom of delay buffer.

  // De-serialize into a new net2
  Network net2;
  net2.loadFromFile("TestOutputDir/DelayedLinkSerialization.stream", JSON);
  net2.initialize();

  auto n2region1 = net2.getRegion("region1");
  auto n2region2 = net2.getRegion("region2");

  std::shared_ptr<Input> n2in1 = n2region1->getInput("bottomUpIn");
  std::shared_ptr<Input> n2in2 = n2region2->getInput("bottomUpIn");
  std::shared_ptr<Output> n2out1 = n2region1->getOutput("bottomUpOut");

  VERBOSE << "network1\n";
  VERBOSE << " in1  buffer  =" << in1->getData() << std::endl;
  VERBOSE << " out1 buffer  =" << out1->getData() << std::endl;
  VERBOSE << " in2  buffer  =" << in2->getData() << std::endl;
  VERBOSE << "\nnetwork2\n";
  VERBOSE << " n2in1  buffer=" << n2in1->getData() << std::endl;
  VERBOSE << " n2out1 buffer=" << n2out1->getData() << std::endl;
  VERBOSE << " n2in2  buffer=" << n2in2->getData() << std::endl;

  // Make sure that the buffers in the restored network look exactly like the original.
  ASSERT_TRUE(n2in1->getData() == in1->getData())   << "Deserialized bottomUpIn region1 input buffer does not match";
  ASSERT_TRUE(n2in2->getData() == in2->getData())   << "Deserialized bottomUpIn region2 does not match";
  ASSERT_TRUE(n2out1->getData() == out1->getData()) << "Deserialized bottomUpOut region1 does not match";
  ASSERT_EQ(n2in2->getData().getCount(), 32u);

  {
	  std::shared_ptr<Link> link = n2in2->findLink("region1", "bottomUpOut");
    VERBOSE << "Input2: " << *link << "\n";
  }

  {
    // Output values in both networks should be all 100's
    Real64 *idata = (Real64 *)out1->getData().getBuffer();
    Real64 *n2idata = (Real64 *)n2out1->getData().getBuffer();
    // only test 4 instead of 64 to cut down on number of tests
    for (UInt i = 0; i < 4; i++) {
      ASSERT_EQ(100, idata[i]);
      ASSERT_EQ(100, n2idata[i]);
    }
  }

  {
    // Input values in both networks should be all 0's
    Real64 *idata = (Real64 *)in2->getData().getBuffer();
    Real64 *n2idata = (Real64 *)n2in2->getData().getBuffer();
    // only test 4 instead of 64 to cut down on number of tests
    for (UInt i = 0; i < 4; i++) {
      ASSERT_EQ(0, idata[i]);
      ASSERT_EQ(0, n2idata[i]);
    }
  }

  // The restore looks good..now lets see if we can continue execution.
  // Check extraction of first "generated" value.
  {
  	std::shared_ptr<Link> link = n2in2->findLink("region1", "bottomUpOut");
    VERBOSE << "Input2: " << *link << "\n";

    net.run(1);
    net2.run(1);

	link = n2in2->findLink("region1", "bottomUpOut");
  VERBOSE << "Input2: " << *link << "\n";
  // confirm that n2in2 is now all 10's
	ASSERT_EQ(n2in2->getData().getCount(), 32u);
    Real64 *idata = (Real64 *)in2->getData().getBuffer();
    Real64 *n2idata = (Real64 *)n2in2->getData().getBuffer();
    // only test 4 instead of 32 to cut down on number of tests
    for (UInt i = 0; i < 4; i++) {
      ASSERT_EQ(10, idata[i]);
      ASSERT_EQ(10, n2idata[i]);
    }
  }

  // Check extraction of second "generated" value
  {
    net.run(1);
    net2.run(1);

    // confirm that in2 is now all 100's
    Real64 *idata = (Real64 *)in2->getData().getBuffer();
    Real64 *n2idata = (Real64 *)n2in2->getData().getBuffer();
    // only test 4 instead of 32 to cut down on number of tests
    for (UInt i = 0; i < 4; i++) {
      ASSERT_EQ(100, idata[i]);
      ASSERT_EQ(100, n2idata[i]);
    }
  }

  RegionImplFactory::unregisterRegion("MyTestNode");
  Directory::removeTree("TestOutputDir");
}
/////////////////////////////////////////////////
/**
 * Base class for region implementations in this test module. See also
 * L2TestRegion and L4TestRegion.
 */
class TestRegionBase : public RegionImpl, Serializable {
public:
  TestRegionBase(const ValueMap &params, Region *region) : RegionImpl(region) {

    outputElementCount_ = 1;
  }

  TestRegionBase(ArWrapper &wrapper, Region *region) : RegionImpl(region) {}


  virtual ~TestRegionBase() {}

  
  bool operator==(const RegionImpl &other) const override { 
    NTA_THROW << "equals not implemented for this test case";
  }
  inline bool operator!=(const TestRegionBase &other) const {
    return !operator==(other);
  }



  // Execute a command
  std::string executeCommand(const std::vector<std::string> &args,
                             Int64 index) override {
    return "";
  }

  // Per-node size (in elements) of the given output.
  // For per-region outputs, it is the total element count.
  // This method is called only for outputs whose size is not
  // specified in the nodespec.
  size_t getNodeOutputElementCount(const std::string &outputName) const override {
    if (outputName == "out") {
      return outputElementCount_;
    }
    NTA_THROW << "TestRegionBase::getOutputSize -- unknown output "
              << outputName;
  }
  // Include the required code for serialization.
  CerealAdapter;
  template<class Archive>
  void save_ar(Archive & ar) const {
      ar(cereal::make_nvp("outputElementCount", outputElementCount_));
  }
  template<class Archive>
  void load_ar(Archive & ar) {
      ar(cereal::make_nvp("outputElementCount", outputElementCount_));
  }

private:
  TestRegionBase();

  // Constructor param specifying per-node output size
  UInt32 outputElementCount_;
};

/*
 * This region's output is computed as: feedForwardIn + lateralIn
 */
class L2TestRegion : public TestRegionBase {
public:
  L2TestRegion(const ValueMap &params, Region *region)
      : TestRegionBase(params, region) {}

  L2TestRegion(ArWrapper &wrapper, Region *region)
      : TestRegionBase(wrapper, region) {}


  virtual ~L2TestRegion() {}

  std::string getNodeType() { return "L2TestRegion"; }

  // Used by RegionImplFactory to create and cache
  // a nodespec. Ownership is transferred to the caller.
  static Spec *createSpec() {
    auto ns = new Spec;

    /* ----- inputs ------- */
    ns->inputs.add("feedForwardIn", InputSpec("Feed-forward input for the node",
                                              NTA_BasicType_UInt64,
                                              0,     // count. wildcard
                                              true,  // required?
                                              false, // isRegionLevel
                                              false  // isDefaultInput
                                              ));

    ns->inputs.add("lateralIn",
                   InputSpec("Lateral input for the node", NTA_BasicType_UInt64,
                             0,     // count. wildcard
                             true,  // required?
                             false, // isRegionLevel,
                             false  // isDefaultInput
                             ));

    /* ----- outputs ------ */
    ns->outputs.add("out", OutputSpec("Primary output for the node",
                                      NTA_BasicType_UInt64,
                                      3,     // Output dimension
                                      false, // isRegionLevel
                                      true   // isDefaultOutput
                                      ));

    return ns;
  }

  /**
   * Inputs/Outputs are made available in initialize()
   * It is always called after the constructor (or load from serialized state)
   */
  void initialize() override {
    nodeCount_ = getOutputDimensions().getCount();
    out_ = getOutput("out");
    feedForwardIn_ = getInput("feedForwardIn");
    lateralIn_ = getInput("lateralIn");
  }

  // Compute outputs from inputs and internal state
  void compute() override {
    const Array &outputArray = out_->getData();
    NTA_CHECK(outputArray.getCount() == 3);
    NTA_CHECK(outputArray.getType() == NTA_BasicType_UInt64);
    UInt64 *baseOutputBuffer = (UInt64 *)outputArray.getBuffer();

    const Array& ffInputArray = feedForwardIn_->getData();
    const Array& latInputArray = lateralIn_->getData();
    NTA_CHECK(ffInputArray.getCount() >= 1);
    NTA_CHECK(latInputArray.getCount() >= 1);
    UInt64 *ffInput = (UInt64 *)ffInputArray.getBuffer();
    UInt64 *latInput = (UInt64 *)latInputArray.getBuffer();

    // Only the first element of baseOutputBuffer represents region output. We
    // keep track of inputs to the region using the rest of the baseOutputBuffer
    // vector. These inputs are used in the tests.
    baseOutputBuffer[0] = ffInput[0] + latInput[0];
    baseOutputBuffer[1] = ffInput[0];
    baseOutputBuffer[2] = latInput[0];

    VERBOSE << getName() << ".compute: " 
      << "feedForwardIn=" << ffInputArray 
      << ", lateralIn=" << latInputArray 
      << ", out=" << outputArray << "\n";
  }

private:
  L2TestRegion();

  /* ----- cached info from region ----- */
  size_t nodeCount_;

  // Input/output buffers for the whole region
  std::shared_ptr<Input> feedForwardIn_;
  std::shared_ptr<Input> lateralIn_;
  std::shared_ptr<Output> out_;
};

class L4TestRegion : public TestRegionBase {
public:
  /*
   * This region's output is computed as: k + feedbackIn
   */
  L4TestRegion(const ValueMap &params, Region *region)
      : TestRegionBase(params, region), k_(params.getScalarT<UInt64>("k")) {}

  L4TestRegion(ArWrapper &wrapper, Region *region)
      : TestRegionBase(wrapper, region), k_(0) {}


  virtual ~L4TestRegion() {}

  std::string getNodeType() { return "L4TestRegion"; }

  // Used by RegionImplFactory to create and cache
  // a nodespec. Ownership is transferred to the caller.
  static Spec *createSpec() {
    auto ns = new Spec;
    /* ---- parameters ------ */
    ns->parameters.add(
        "k",
        ParameterSpec("Constant k value for output computation", // description
          NTA_BasicType_UInt64,
          1,  // elementCount
          "", // constraints
          "", // defaultValue
          ParameterSpec::ReadWriteAccess));

    /* ----- inputs ------- */
    ns->inputs.add(
        "feedbackIn",
        InputSpec("Feedback input for the node",
           NTA_BasicType_UInt64,
           0,     // count. omit?
           true,  // required?
           false, // isRegionLevel,
           false  // isDefaultInput
           ));

    /* ----- outputs ------ */
    ns->outputs.add(
        "out",
        OutputSpec(
            "Primary output for the node", NTA_BasicType_UInt64,
            2, // 2 elements: 1st is output; 2nd is the given feedbackIn value
            false, // isRegionLevel
            true   // isDefaultOutput
            ));

    return ns;
  }

  /**
   * Inputs/Outputs are made available in initialize()
   * It is always called after the constructor (or load from serialized state)
   */
  void initialize() override {
    nodeCount_ = getOutputDimensions().size();
    NTA_CHECK(nodeCount_ == 1);
    out_ = getOutput("out");
    feedbackIn_ = getInput("feedbackIn");
  }

  // Compute outputs from inputs and internal state
  void compute() override {

    const Array &outputArray = out_->getData();
    NTA_CHECK(outputArray.getCount() == 2);
    NTA_CHECK(outputArray.getType() == NTA_BasicType_UInt64);
    UInt64 *baseOutputBuffer = (UInt64 *)outputArray.getBuffer();

    const Array &inputArray = feedbackIn_->getData();
    UInt64 *inputBuffer = (UInt64*)inputArray.getBuffer();
    NTA_CHECK(inputArray.getCount() >= 1);

    // Only the first element of baseOutputBuffer represents region output. We
    // keep track of inputs to the region using the rest of the baseOutputBuffer
    // vector. These inputs are used in the tests.
    baseOutputBuffer[0] = k_ + inputBuffer[0];
    baseOutputBuffer[1] = inputBuffer[0];

    VERBOSE << getName() << ".compute: feedbackIn=" << inputArray 
             << " out=" << outputArray << "\n";
  }

private:
  L4TestRegion();

  const UInt64 k_;

  /* ----- cached info from region ----- */
  size_t nodeCount_;

  // Input/output buffers for the whole region
  std::shared_ptr<Input> feedbackIn_;
  std::shared_ptr<Output> out_;
};
////////////////////////////////////////////////////////



TEST(LinkTest, L2L4WithDelayedLinksAndPhases) {
  // This test simulates a network with L2 and L4, structured as follows:
  // o R1/R2 ("L4") are in phase 1; R3/R4 ("L2") are in phase 2;
  // o feed-forward links with delay=0 from R1/R2 to R3/R4, respectively;
  // o lateral links with delay=1 between R3 and R4;
  // o feedback links with delay=1 from R3/R4 to R1/R2, respectively
  //
  // Buffer sizes:
  //   R1.out          L4TestRegion  2   -set by spec for output "out"
  //   R1.feedbackIn   L4TestRegion  3   -set by size of R3 output "out"
  //   R2.out          L4TestRegion  2   -set by spec for output "out"
  //   R2.feedbackIn   L4TestRegion  3   -set by size of R4 output "out"
  //   R3.out          L2TestRegion  3   -set by spec for output "out"
  //   R3.LateralIn    L2TestRegion  3   -set by size of R4 output "out"
  //   R4.out          L2TestRegion  3   -set by spec for output "out"
  //   R4.LateralIn    L2TestRegion  3   -set by size of R3 output "out"
  //
  // Order of data movement:                       values at execution (in region)
  //                                        Iteration1         Iteration2         Iteration3           Iteration 4
  // phase1:                               in      out        in       out         in     out           in     out
  //   R1.feedbackIn -> R1.out            [0,0] -> [1,0]    [0,0]   -> [1,0]     [1,1]   -> [2,1]     [1,1,0]  ->[2,1]
  //   R2.feedbackIn -> R2.out            [0,0] -> [5,0]    [0,0]   -> [5,0]     [5,5]   -> [10,5]    [5,6,1]  ->[11,6]
  // phase2:
  //   R3.feedforwardIn ->                [1,0]             [1,0]                [2,1]                [2,1]
  //   R3.LateralIn     -> R3.out         [0,0,0]->[1,1,0]  [0,0,0]  ->[1.1.0]   [5,5,0]  ->[7,2,5]   [6,5,1]  ->[8,2,6]
  //   R4.feedforwardIn ->                [5,0]             [5,0]                [10,5]               [11,6]
  //   R4.LateralIn     -> R4.out         [0,0,0]->[5,5,0]  [1,1,0]  ->[6,5,1]   [1,1,0]  ->[11,10,1] [7,2,5]  ->[18,11,7]
  //
  //
  //     .-------------.                                 .--------------.
  //     |             |                                 |              |
  //     |     R1      |Out                FeedforwardIn |      R3      |
  //     |             |-------------------------------->|              | LateralIn
  //     |             |           D0                    |              |<---.
  //     |             |                                 |              |    |
  //     `-------------'                                 `--------------'    |
  //           ^ FeedbackIn                                 |\ Out           |
  //           `--------------------------------------------'|               |
  //                               D1                        | D1            | D1
  //                                                         V LateralIn     |
  //     .-------------.                                 .--------------.    |
  //     |             |                                 |              |    |
  //     |     R2      |Out                FeedforwardIn |      R4      |    |
  //     |             |-------------------------------->|              |    |
  //     |             |           D0                    |              |    |
  //     |             |                                 |              |    |
  //     `-------------'                                 `--------------'    |
  //           ^ FeedbackIn                                 |\ Out           |
  //           `--------------------------------------------' `--------------'
  //                               D1

  Network net;

  RegionImplFactory::registerRegion(
      "L4TestRegion", new RegisteredRegionImplCpp<L4TestRegion>("L4TestRegion"));
  std::shared_ptr<Region> r1 = net.addRegion("R1", "L4TestRegion", "{\"k\": 1}");
  std::shared_ptr<Region> r2 = net.addRegion("R2", "L4TestRegion", "{\"k\": 5}");
  RegionImplFactory::unregisterRegion("L4TestRegion");

  RegionImplFactory::registerRegion(
      "L2TestRegion", new RegisteredRegionImplCpp<L2TestRegion>());
  std::shared_ptr<Region> r3 = net.addRegion("R3", "L2TestRegion", "");
  std::shared_ptr<Region> r4 = net.addRegion("R4", "L2TestRegion", "");
  RegionImplFactory::unregisterRegion("L2TestRegion");


  // Set region phases

  std::set<UInt32> phases;
  phases.insert(1);
  net.setPhases("R1", phases);
  net.setPhases("R2", phases);

  phases.clear();
  phases.insert(2);
  net.setPhases("R3", phases);
  net.setPhases("R4", phases);

  // Link up the network

  // R1 output
  net.link("R1",            // srcName
           "R3",            // destName
           "",              // linkType
           "",              // linkParams
           "out",           // srcOutput
           "feedForwardIn", // destInput
           0                // propagationDelay
  );

  // R2 output
  net.link("R2",            // srcName
           "R4",            // destName
           "",              // linkType
           "",              // linkParams
           "out",           // srcOutput
           "feedForwardIn", // destInput
           0                // propagationDelay
  );

  // R3 outputs
  net.link("R3",          // srcName
           "R1",          // destName
           "",            // linkType
           "",            // linkParams
           "out",         // srcOutput
           "feedbackIn",  // destInput
           1              // propagationDelay
  );

  net.link("R3",          // srcName
           "R4",          // destName
           "",            // linkType
           "",            // linkParams
           "out",         // srcOutput
           "lateralIn",   // destInput
           1              // propagationDelay
  );

  // R4 outputs
  net.link("R4",          // srcName
           "R2",          // destName
           "",            // linkType
           "",            // linkParams
           "out",         // srcOutput
           "feedbackIn",  // destInput
           1              // propagationDelay
  );

  net.link("R4",          // srcName
           "R3",          // destName
           "",            // linkType
           "",            // linkParams
           "out",         // srcOutput
           "lateralIn",   // destInput
           1              // propagationDelay
  );

  // Initialize the network
  net.initialize();
  std::shared_ptr<Output> o = r1->getOutput("out");
  Array& a = o->getData();
  UInt64 *r1OutBuf = (UInt64 *)a.getBuffer();
  UInt64 *r2OutBuf = (UInt64 *)r2->getOutput("out")->getData().getBuffer();
  UInt64 *r3OutBuf = (UInt64 *)r3->getOutput("out")->getData().getBuffer();
  UInt64 *r4OutBuf = (UInt64 *)r4->getOutput("out")->getData().getBuffer();

  // ITERATION #1
  net.run(1);

  // Validate R1
  ASSERT_EQ(1u, r1OutBuf[0]); // out (1 + feedbackIn)
  ASSERT_EQ(0u, r1OutBuf[1]); // feedbackIn from R3; delay=1

  // Validate R2
  ASSERT_EQ(5u, r2OutBuf[0]); // out (5 + feedbackIn)
  ASSERT_EQ(0u, r2OutBuf[1]); // feedbackIn from R4; delay=1

  // Validate R3
  ASSERT_EQ(1u, r3OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(1u, r3OutBuf[1]); // feedForwardIn from R1; delay=0
  ASSERT_EQ(0u, r3OutBuf[2]); // lateralIn from R4; delay=1

  // Validate R4
  ASSERT_EQ(5u, r4OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(5u, r4OutBuf[1]); // feedForwardIn from R2; delay=0
  ASSERT_EQ(0u, r4OutBuf[2]); // lateralIn from R3; delay=1

    // ITERATION #2
  net.run(1);

  // Validate R1
  ASSERT_EQ(1u, r1OutBuf[0]); // out (1 + feedbackIn)
  ASSERT_EQ(0u, r1OutBuf[1]); // feedbackIn from R3; delay=1

  // Validate R2
  ASSERT_EQ(5u, r2OutBuf[0]); // out (5 + feedbackIn)
  ASSERT_EQ(0u, r2OutBuf[1]); // feedbackIn from R4; delay=1

  // Validate R3
  ASSERT_EQ(1u, r3OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(1u, r3OutBuf[1]); // feedForwardIn from R1; delay=0
  ASSERT_EQ(0u, r3OutBuf[2]); // lateralIn from R4; delay=1

  // Validate R4
  ASSERT_EQ(6u, r4OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(5u, r4OutBuf[1]); // feedForwardIn from R2; delay=0
  ASSERT_EQ(1u, r4OutBuf[2]);  // lateralIn from R3; delay=1

  // ITERATION #3
  net.run(1);

  // Validate R1
  ASSERT_EQ(2u, r1OutBuf[0]); // out (1 + feedbackIn)
  ASSERT_EQ(1u, r1OutBuf[1]); // feedbackIn from R3; delay=1

  // Validate R2
  ASSERT_EQ(10u, r2OutBuf[0]); // out (5 + feedbackIn)
  ASSERT_EQ(5u,  r2OutBuf[1]); // feedbackIn from R4; delay=1

  // Validate R3
  ASSERT_EQ(7u, r3OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(2u, r3OutBuf[1]); // feedForwardIn from R1; delay=0
  ASSERT_EQ(5u, r3OutBuf[2]); // lateralIn from R4; delay=1

  // Validate R4
  ASSERT_EQ(11u, r4OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(10u, r4OutBuf[1]); // feedForwardIn from R2; delay=0
  ASSERT_EQ(1u,  r4OutBuf[2]);  // lateralIn from R3; delay=1

  // ITERATION #4
  net.run(1);

  // Validate R1
  ASSERT_EQ(2u, r1OutBuf[0]); // out (1 + feedbackIn)
  ASSERT_EQ(1u, r1OutBuf[1]); // feedbackIn from R3; delay=1

  // Validate R2
  ASSERT_EQ(11u, r2OutBuf[0]); // out (5 + feedbackIn)
  ASSERT_EQ(6u,  r2OutBuf[1]); // feedbackIn from R4; delay=1

  // Validate R3
  ASSERT_EQ(8u,  r3OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(2u,  r3OutBuf[1]);  // feedForwardIn from R1; delay=0
  ASSERT_EQ(6u,  r3OutBuf[2]); // lateralIn from R4; delay=1

  // Validate R4
  ASSERT_EQ(18u, r4OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(11u, r4OutBuf[1]); // feedForwardIn from R2; delay=0
  ASSERT_EQ(7u,  r4OutBuf[2]);  // lateralIn from R3; delay=1
}

TEST(LinkTest, L2L4With1ColDelayedLinksAndPhase1OnOffOn) {
  // Validates processing of incoming delayed and outgoing non-delayed link in
  // the context of a region within a suppressed phase.
  //
  // This test simulates a network with a single L2/L4 column, structured as
  // follows:
  // o R1 ("L4") is in phase 1; R3 ("L2") is in phase 2;
  // o feed-forward link with delay=0 from R1 to R3
  // o lateral link with delay=1 looping back from R3 to itself
  // o feedback link with delay=1 from R3 to R1
  //
  // Running the network:
  // o Run 1 time step with both phases enabled
  // o Disable phase 1 and run two time steps
  // o Enable phase 1 and run two time steps

  Network net;

  RegionImplFactory::registerRegion(
      "L4TestRegion", new RegisteredRegionImplCpp<L4TestRegion>());
  std::shared_ptr<Region> r1 = net.addRegion("R1", "L4TestRegion", "{\"k\": 1}");
  RegionImplFactory::unregisterRegion("L4TestRegion");

  RegionImplFactory::registerRegion(
      "L2TestRegion", new RegisteredRegionImplCpp<L2TestRegion>());
  std::shared_ptr<Region> r3 = net.addRegion("R3", "L2TestRegion", "");
  RegionImplFactory::unregisterRegion("L2TestRegion");


  // Set region phases

  std::set<UInt32> phases;
  phases.insert(1);
  net.setPhases("R1", phases);

  phases.clear();
  phases.insert(2);
  net.setPhases("R3", phases);

  // Link up the network

  // R1 output
  net.link("R1",            // srcName
           "R3",            // destName
           "",              // linkType
           "",              // linkParams
           "out",           // srcOutput
           "feedForwardIn", // destInput
           0                // propagationDelay
  );

  // R3 outputs
  net.link("R3",          // srcName
           "R1",          // destName
           "",              // linkType
           "",            // linkParams
           "out",         // srcOutput
           "feedbackIn",  // destInput
           1              // propagationDelay
  );

  net.link("R3",          // srcName
           "R3",          // destName
           "",              // linkType
           "",            // linkParams
           "out",         // srcOutput
           "lateralIn",   // destInput
           1              // propagationDelay
  );

  // Initialize the network
  net.initialize();

  UInt64 *r1OutBuf = (UInt64 *)(r1->getOutput("out")->getData().getBuffer());
  UInt64 *r3OutBuf = (UInt64 *)(r3->getOutput("out")->getData().getBuffer());

  // ITERATION #1 with all phases enabled
  net.run(1);

  // Validate R1
  ASSERT_EQ(1u, r1OutBuf[0]); // out (1 + feedbackIn)
  ASSERT_EQ(0u, r1OutBuf[1]); // feedbackIn from R3; delay=1

  // Validate R3
  ASSERT_EQ(1u, r3OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(1u, r3OutBuf[1]); // feedForwardIn from R1; delay=0
  ASSERT_EQ(0u, r3OutBuf[2]); // lateralIn loopback from R3; delay=1

  // Disable Phase 1, containing R1
  net.setMinEnabledPhase(2);

  // ITERATION #2 with Phase 1 disabled
  net.run(1);

  // Validate R1 (it's in a disabled phase, so should be stuck at prior values)
  ASSERT_EQ(0u, r1OutBuf[1]); // feedbackIn
  ASSERT_EQ(1u, r1OutBuf[0]); // out

  // Validate R3
  ASSERT_EQ(1u, r3OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(1u, r3OutBuf[1]); // feedForwardIn from R1; delay=0
  ASSERT_EQ(0u, r3OutBuf[2]); // lateralIn loopback from R3; delay=1

  // ITERATION #3 with Phase 1 disabled
  net.run(1);

  // Validate R1 (it's in a disabled phase, so should be stuck at prior values)
  ASSERT_EQ(1u, r1OutBuf[0]); // out
  ASSERT_EQ(0u, r1OutBuf[1]); // feedbackIn

  // Validate R3
  ASSERT_EQ(2u, r3OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(1u, r3OutBuf[1]); // feedForwardIn from R1; delay=0
  ASSERT_EQ(1u, r3OutBuf[2]); // lateralIn loopback from R3; delay=1

  // Enable Phase 1, containing R1
  net.setMinEnabledPhase(1);

  // ITERATION #4 with all phases enabled
  net.run(1);

  // Validate R1
  ASSERT_EQ(2u, r1OutBuf[0]); // out (1 + feedbackIn)
  ASSERT_EQ(1u, r1OutBuf[1]); // feedbackIn from R3; delay=1

  // Validate R3
  ASSERT_EQ(3u, r3OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(2u, r3OutBuf[1]); // feedForwardIn from R1; delay=0
  ASSERT_EQ(1u, r3OutBuf[2]); // lateralIn loopback from R3; delay=1

  // ITERATION #5 with all phases enabled
  net.run(1);

  // Validate R1
  ASSERT_EQ(3u, r1OutBuf[0]); // out (1 + feedbackIn)
  ASSERT_EQ(2u, r1OutBuf[1]); // feedbackIn from R3; delay=1

  // Validate R3
  ASSERT_EQ(5u, r3OutBuf[0]); // out (feedForwardIn + lateralIn)
  ASSERT_EQ(3u, r3OutBuf[1]);  // feedForwardIn from R1; delay=0
  ASSERT_EQ(2u, r3OutBuf[2]);  // lateralIn loopback from R3; delay=1
}

TEST(LinkTest, SingleL4RegionWithDelayedLoopbackInAndPhaseOnOffOn) {
  // Validates processing of outgoing/incoming delayed link in the context of a
  // region within a disabled phase.
  //
  // This test simulates a network with a single L4 region, structured as
  // follows:
  // o R1 ("L4") is in phase 1
  // o Loopback link with delay=1 from R1 to itself
  //
  // Running the network:
  // o Run 1 time step with phase 1 enabled
  // o Disable phase 1 and run two time steps
  // o Enable phase 1 and run two time steps
  //
  // #1  R1.compute : feedbackIn = [UInt64 2(0 0)] out = [UInt64 2(1 0)]
  // #2 disabled
  // #3 disabled
  // #4  R1.compute : feedbackIn = [UInt64 2(0 0)] out = [UInt64 2(1 0)]
  // #5  R1.compute : feedbackIn = [UInt64 2(1 0)] out = [UInt64 2(2 1)]

  Network net;

  RegionImplFactory::registerRegion(
      "L4TestRegion", new RegisteredRegionImplCpp<L4TestRegion>());
  std::shared_ptr<Region> r1 = net.addRegion("R1", "L4TestRegion", "{\"k\": 1}");
  RegionImplFactory::unregisterRegion("L4TestRegion");


  // Set region phases

  std::set<UInt32> phases;
  phases.insert(1);
  net.setPhases("R1", phases);

  // Link up the network

  // R1 output (loopback)
  net.link("R1",          // srcName
           "R1",          // destName
           "",              // linkType
           "",            // linkParams
           "out",         // srcOutput
           "feedbackIn",  // destInput
           1              // propagationDelay
  );

  // Initialize the network
  net.initialize();

  UInt64 *r1OutBuf = (UInt64 *)(r1->getOutput("out")->getData().getBuffer());

  // ITERATION #1 with phase 1 enabled
  net.run(1);

  // Validate R1
  ASSERT_EQ(0u, r1OutBuf[1]); // feedbackIn from R3; delay=1
  ASSERT_EQ(1u, r1OutBuf[0]); // out (1 + feedbackIn)

  // Disable Phase 1, containing R1
  net.setMaxEnabledPhase(0);

  // ITERATION #2 with Phase 1 disabled
  net.run(1);

  // Validate R1 (it's in a disabled phase, so should be stuck at prior values)
  ASSERT_EQ(0u, r1OutBuf[1]); // feedbackIn
  ASSERT_EQ(1u, r1OutBuf[0]); // out

  // ITERATION #3 with Phase 1 disabled
  net.run(1);

  // Validate R1 (it's in a disabled phase, so should be stuck at prior values)
  ASSERT_EQ(0u, r1OutBuf[1]); // feedbackIn
  ASSERT_EQ(1u, r1OutBuf[0]); // out

  // Enable Phase 1, containing R1
  net.setMaxEnabledPhase(1);

  // ITERATION #4 with phase 1 enabled
  net.run(1);

  // Validate R1
  ASSERT_EQ(0u, r1OutBuf[1]); // feedbackIn from R3; delay=1
  ASSERT_EQ(1u, r1OutBuf[0]); // out (1 + feedbackIn)

  // ITERATION #5 with phase 1 enabled
  net.run(1);

  // Validate R1
  ASSERT_EQ(1u, r1OutBuf[1]); // feedbackIn from R3; delay=1
  ASSERT_EQ(2u, r1OutBuf[0]); // out (1 + feedbackIn)
}
}
