Asynchronous_FIFO-ASIC_flow
Developed RTL design of Asynchronous FIFO in Verilog; Modular modeling is  followed here. TCL script and SDC file are also provided.
