#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan  3 15:56:33 2024
# Process ID: 13296
# Current directory: D:/作业/计算机体系结构/CPUtest/MIPS32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1480 D:\作业\计算机体系结构\CPUtest\MIPS32\MIPS32.xpr
# Log file: D:/作业/计算机体系结构/CPUtest/MIPS32/vivado.log
# Journal file: D:/作业/计算机体系结构/CPUtest/MIPS32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 907.258 ; gain = 227.172
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Jan  3 15:59:06 2024] Launched synth_1...
Run output will be captured here: D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.runs/synth_1/runme.log
[Wed Jan  3 15:59:06 2024] Launched impl_1...
Run output will be captured here: D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'x7seg_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj x7seg_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/fenping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fenping
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/x7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/x7seg_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xelab -wto ea6fe1d58fda41ada779c9394bc89fab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot x7seg_top_behav xil_defaultlib.x7seg_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea6fe1d58fda41ada779c9394bc89fab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot x7seg_top_behav xil_defaultlib.x7seg_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ex.v" Line 35. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ex_mem.v" Line 35. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ctrl.v" Line 35. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/div.v" Line 35. Module div doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fenping
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.x7seg_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot x7seg_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim/xsim.dir/x7seg_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan  3 16:07:57 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 949.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "x7seg_top_behav -key {Behavioral:sim_1:Functional:x7seg_top} -tclbatch {x7seg_top.tcl} -view {D:/作业/计算机体系结构/CPUtest/MIPS32/x7seg_top_tb_除法.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/作业/计算机体系结构/CPUtest/MIPS32/x7seg_top_tb_除法.wcfg
WARNING: Simulation object /x7seg_top_tb/CLOCK_50 was not found in the design.
WARNING: Simulation object /x7seg_top_tb/rst was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/inst was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/openmips0/regfile1/regs[2] was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/openmips0/regfile1/regs[3] was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/openmips0/hilo_reg0/hi_o was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/openmips0/hilo_reg0/lo_o was not found in the design.
source x7seg_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'x7seg_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 960.203 ; gain = 10.766
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.363 ; gain = 0.922
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'x7seg_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj x7seg_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/fenping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fenping
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/x7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/x7seg_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xelab -wto ea6fe1d58fda41ada779c9394bc89fab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot x7seg_top_behav xil_defaultlib.x7seg_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea6fe1d58fda41ada779c9394bc89fab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot x7seg_top_behav xil_defaultlib.x7seg_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ex.v" Line 35. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ex_mem.v" Line 35. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ctrl.v" Line 35. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/div.v" Line 35. Module div doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fenping
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.x7seg_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot x7seg_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "x7seg_top_behav -key {Behavioral:sim_1:Functional:x7seg_top} -tclbatch {x7seg_top.tcl} -view {D:/作业/计算机体系结构/CPUtest/MIPS32/x7seg_top_tb_除法.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/作业/计算机体系结构/CPUtest/MIPS32/x7seg_top_tb_除法.wcfg
WARNING: Simulation object /x7seg_top_tb/CLOCK_50 was not found in the design.
WARNING: Simulation object /x7seg_top_tb/rst was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/inst was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/openmips0/regfile1/regs[2] was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/openmips0/regfile1/regs[3] was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/openmips0/hilo_reg0/hi_o was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/openmips0/hilo_reg0/lo_o was not found in the design.
source x7seg_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'x7seg_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.051 ; gain = 31.688
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'x7seg_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj x7seg_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/fenping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fenping
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/x7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/x7seg_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xelab -wto ea6fe1d58fda41ada779c9394bc89fab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot x7seg_top_behav xil_defaultlib.x7seg_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea6fe1d58fda41ada779c9394bc89fab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot x7seg_top_behav xil_defaultlib.x7seg_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ex.v" Line 35. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ex_mem.v" Line 35. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/ctrl.v" Line 35. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.srcs/sources_1/new/div.v" Line 35. Module div doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fenping
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.x7seg_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot x7seg_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/作业/计算机体系结构/CPUtest/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "x7seg_top_behav -key {Behavioral:sim_1:Functional:x7seg_top} -tclbatch {x7seg_top.tcl} -view {D:/作业/计算机体系结构/CPUtest/MIPS32/x7seg_top_tb_除法.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/作业/计算机体系结构/CPUtest/MIPS32/x7seg_top_tb_除法.wcfg
WARNING: Simulation object /x7seg_top_tb/CLOCK_50 was not found in the design.
WARNING: Simulation object /x7seg_top_tb/rst was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/inst was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/openmips0/regfile1/regs[2] was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/openmips0/regfile1/regs[3] was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/openmips0/hilo_reg0/hi_o was not found in the design.
WARNING: Simulation object /x7seg_top_tb/x7seg_top0/openmips_min_sopc/openmips0/hilo_reg0/lo_o was not found in the design.
source x7seg_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'x7seg_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  3 16:12:58 2024...
