Simple RISC V processor implemented on an Arty A7 FPGA. 

Used steps mentioned by https://github.com/BrunoLevy at FemtoRV/TUTORIALS/arty.md

Planning to update and include pipelining and floating point instructions, alongwith support for Linux. 
"# riscv-a7" 
