# RISC-V
**./ver_component/DUT folder**: the custom-designed RISC-V five-pipelined core.

  
**./ver_component/rm folder**: the reference model of RISC-V five pipelined core.  

  
**./tb/inst_txt**: The official rv32ui test suite code converted into machine language files using the RISCV toolchain. From https://github.com/riscv/riscv-tests

  
**./ver_component** : it includes the components for system verilog verification platform and testbench for simulation.

  
**./sim folder** : Simulation software generated log files (.log), executable files (simv), and waveform files (.fsdb).
