// Seed: 3271761372
module module_0 ();
  id_1(
      id_1, id_1, -1, 1'b0, id_1
  );
  wor id_3;
  always
    if (id_3) begin : LABEL_0
      id_1 = -1;
    end
  id_4(
      .id_0(id_1), .id_1(-1 ** id_3 == -1), .id_2(1), .id_3(id_2), .id_4(id_3), .id_5(-1)
  );
  localparam id_5 = id_2;
  assign id_3 = 1;
  tri0 id_6, id_7 = id_2;
  wire id_8;
  assign module_1.type_2 = 0;
endmodule
program module_1 (
    input  logic id_0,
    input  wire  id_1,
    id_7,
    output tri1  id_2,
    input  tri1  id_3,
    output tri   id_4,
    input  tri0  id_5
);
  wire id_8;
  id_9(
      id_7, -1
  );
  reg id_10;
  module_0 modCall_1 ();
  final
    #(id_10)
      if (id_1) id_7 <= -1;
      else if (id_0) id_2 = id_1;
      else begin : LABEL_0
        id_7 <= id_0;
      end
endmodule
