Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 13:18:54 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.078ns (44.676%)  route 1.335ns (55.324%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[1]
                         net (fo=1, routed)           0.844     1.899    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[18]
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     2.262 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.322 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     2.322    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0_n_1
    SLICE_X68Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.382 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.382    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0_n_1
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.594 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__0/O[1]
                         net (fo=1, routed)           0.491     3.085    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[30]
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.483     4.120    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.003ns (42.258%)  route 1.371ns (57.742%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[1]
                         net (fo=1, routed)           0.844     1.899    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[18]
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     2.262 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.322 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     2.322    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0_n_1
    SLICE_X68Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.382 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.382    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0_n_1
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     2.519 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__0/O[2]
                         net (fo=4, routed)           0.526     3.046    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[31]
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.003ns (42.258%)  route 1.371ns (57.742%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[1]
                         net (fo=1, routed)           0.844     1.899    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[18]
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     2.262 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.322 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     2.322    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0_n_1
    SLICE_X68Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.382 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.382    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0_n_1
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     2.519 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__0/O[2]
                         net (fo=4, routed)           0.526     3.046    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[31]
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 1.031ns (43.599%)  route 1.334ns (56.401%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[5]
                         net (fo=2, routed)           0.916     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_0[5]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     2.348 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.348    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3_n_1
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.406 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.406    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2_n_1
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     2.619 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1/O[1]
                         net (fo=1, routed)           0.417     3.037    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/grp_fu_113_p1[30]
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X4Y50          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 1.018ns (43.165%)  route 1.340ns (56.835%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[1]
                         net (fo=1, routed)           0.844     1.899    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[18]
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     2.262 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.322 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     2.322    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0_n_1
    SLICE_X68Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.534 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0/O[1]
                         net (fo=1, routed)           0.496     3.030    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[26]
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.483     4.120    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.896ns (38.380%)  route 1.439ns (61.620%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[5]
                         net (fo=2, routed)           0.916     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_0[5]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     2.348 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.348    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3_n_1
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     2.484 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2/O[2]
                         net (fo=1, routed)           0.522     3.007    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/grp_fu_113_p1[27]
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X4Y50          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.987ns (42.523%)  route 1.334ns (57.477%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[1]
                         net (fo=1, routed)           0.844     1.899    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[18]
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     2.262 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.322 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     2.322    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0_n_1
    SLICE_X68Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     2.503 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0/O[3]
                         net (fo=1, routed)           0.490     2.993    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[28]
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.470     4.133    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.954ns (41.391%)  route 1.351ns (58.609%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[5]
                         net (fo=2, routed)           0.916     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_0[5]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     2.348 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.348    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3_n_1
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.406 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.406    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2_n_1
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     2.542 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1/O[2]
                         net (fo=4, routed)           0.434     2.977    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/grp_fu_113_p1[31]
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X4Y50          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.958ns (41.679%)  route 1.340ns (58.321%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[1]
                         net (fo=1, routed)           0.844     1.899    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[18]
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     2.262 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.474 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/O[1]
                         net (fo=1, routed)           0.496     2.970    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[22]
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.483     4.120    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.957ns (41.702%)  route 1.338ns (58.298%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[5]
                         net (fo=2, routed)           0.916     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_0[5]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     2.348 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.348    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3_n_1
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.406 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.406    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2_n_1
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.545 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1/O[0]
                         net (fo=1, routed)           0.421     2.967    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/grp_fu_113_p1[29]
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X4Y50          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.483     4.120    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                  1.153    




