{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1749858965380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1749858965380 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "teste-sudoku EP4CE22E22C7 " "Selected device EP4CE22E22C7 for design \"teste-sudoku\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1749858965384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749858965418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749858965418 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1749858965504 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1749858965507 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_G19 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_G19" {  } { { "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" { LEDR[0] } } } { "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749858965524 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_F19 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_F19" {  } { { "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" { LEDR[1] } } } { "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749858965524 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_E19 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_E19" {  } { { "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" { LEDR[2] } } } { "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749858965524 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_F21 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_F21" {  } { { "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" { LEDR[3] } } } { "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749858965524 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_F18 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_F18" {  } { { "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" { LEDR[4] } } } { "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749858965524 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_E18 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_E18" {  } { { "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" { LEDR[5] } } } { "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749858965524 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_J19 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_J19" {  } { { "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" { LEDR[6] } } } { "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749858965524 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_H19 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_H19" {  } { { "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" { LEDR[7] } } } { "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749858965524 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_J17 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_J17" {  } { { "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" { LEDR[8] } } } { "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749858965524 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[9\] PIN_G17 " "Can't place node \"LEDR\[9\]\" -- illegal location assignment PIN_G17" {  } { { "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" { LEDR[9] } } } { "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749858965524 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[10\] PIN_J15 " "Can't place node \"LEDR\[10\]\" -- illegal location assignment PIN_J15" {  } { { "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" { LEDR[10] } } } { "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749858965524 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[11\] PIN_H16 " "Can't place node \"LEDR\[11\]\" -- illegal location assignment PIN_H16" {  } { { "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/24.1/quartus/linux64/pin_planner.ppl" { LEDR[11] } } } { "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/24.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749858965524 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749858965525 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1749858965536 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1749858965536 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 13 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 13 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749858965565 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 13 20:56:05 2025 " "Processing ended: Fri Jun 13 20:56:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749858965565 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749858965565 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749858965565 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749858965565 ""}
