Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Sat Jan  4 13:09:42 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.090        0.000                      0                   74        0.196        0.000                      0                   74        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              6.090        0.000                      0                   74        0.196        0.000                      0                   74        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        6.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 __main___counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 2.153ns (54.873%)  route 1.771ns (45.127%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.017     5.702    sys_clk
    SLICE_X2Y66          FDRE                                         r  __main___counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     6.220 f  __main___counter_reg[6]/Q
                         net (fo=3, routed)           0.812     7.032    __main___counter_reg_n_0_[6]
    SLICE_X0Y66          LUT1 (Prop_lut1_I0_O)        0.124     7.156 r  __main___counter[8]_i_5/O
                         net (fo=1, routed)           0.000     7.156    __main___counter[8]_i_5_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  __main___counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.706    __main___counter_reg[8]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  __main___counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.820    __main___counter_reg[12]_i_2_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  __main___counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.934    __main___counter_reg[16]_i_2_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  __main___counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.048    __main___counter_reg[20]_i_2_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.361 r  __main___counter_reg[24]_i_6/O[3]
                         net (fo=1, routed)           0.959     9.320    data0[24]
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.306     9.626 r  __main___counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.626    __main___counter[24]
    SLICE_X2Y70          FDRE                                         r  __main___counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.887    15.387    sys_clk
    SLICE_X2Y70          FDRE                                         r  __main___counter_reg[24]/C
                         clock pessimism              0.287    15.674    
                         clock uncertainty           -0.035    15.639    
    SLICE_X2Y70          FDRE (Setup_fdre_C_D)        0.077    15.716    __main___counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.716    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 __main___counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 2.039ns (54.862%)  route 1.678ns (45.138%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.017     5.702    sys_clk
    SLICE_X2Y66          FDRE                                         r  __main___counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     6.220 f  __main___counter_reg[6]/Q
                         net (fo=3, routed)           0.812     7.032    __main___counter_reg_n_0_[6]
    SLICE_X0Y66          LUT1 (Prop_lut1_I0_O)        0.124     7.156 r  __main___counter[8]_i_5/O
                         net (fo=1, routed)           0.000     7.156    __main___counter[8]_i_5_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  __main___counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.706    __main___counter_reg[8]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  __main___counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.820    __main___counter_reg[12]_i_2_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  __main___counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.934    __main___counter_reg[16]_i_2_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.247 r  __main___counter_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.866     9.113    data0[20]
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.306     9.419 r  __main___counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.419    __main___counter[20]
    SLICE_X1Y69          FDRE                                         r  __main___counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.887    15.387    sys_clk
    SLICE_X1Y69          FDRE                                         r  __main___counter_reg[20]/C
                         clock pessimism              0.287    15.674    
                         clock uncertainty           -0.035    15.639    
    SLICE_X1Y69          FDRE (Setup_fdre_C_D)        0.032    15.671    __main___counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.671    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 __main___counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.704ns (20.634%)  route 2.708ns (79.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.013     5.698    sys_clk
    SLICE_X1Y69          FDRE                                         r  __main___counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     6.154 f  __main___counter_reg[18]/Q
                         net (fo=3, routed)           1.264     7.418    __main___counter_reg_n_0_[18]
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  __main___counter[24]_i_2/O
                         net (fo=26, routed)          0.967     8.509    __main___counter[24]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  __main___scount[7]_i_1/O
                         net (fo=8, routed)           0.477     9.110    __main___scount
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.886    15.386    sys_clk
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[3]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X0Y71          FDRE (Setup_fdre_C_CE)      -0.205    15.433    __main___scount_reg[3]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 __main___counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.704ns (20.634%)  route 2.708ns (79.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.013     5.698    sys_clk
    SLICE_X1Y69          FDRE                                         r  __main___counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     6.154 f  __main___counter_reg[18]/Q
                         net (fo=3, routed)           1.264     7.418    __main___counter_reg_n_0_[18]
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  __main___counter[24]_i_2/O
                         net (fo=26, routed)          0.967     8.509    __main___counter[24]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  __main___scount[7]_i_1/O
                         net (fo=8, routed)           0.477     9.110    __main___scount
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.886    15.386    sys_clk
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[4]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X0Y71          FDRE (Setup_fdre_C_CE)      -0.205    15.433    __main___scount_reg[4]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 __main___counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.704ns (20.634%)  route 2.708ns (79.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.013     5.698    sys_clk
    SLICE_X1Y69          FDRE                                         r  __main___counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     6.154 f  __main___counter_reg[18]/Q
                         net (fo=3, routed)           1.264     7.418    __main___counter_reg_n_0_[18]
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  __main___counter[24]_i_2/O
                         net (fo=26, routed)          0.967     8.509    __main___counter[24]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  __main___scount[7]_i_1/O
                         net (fo=8, routed)           0.477     9.110    __main___scount
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.886    15.386    sys_clk
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[5]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X0Y71          FDRE (Setup_fdre_C_CE)      -0.205    15.433    __main___scount_reg[5]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 __main___counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.704ns (20.634%)  route 2.708ns (79.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.013     5.698    sys_clk
    SLICE_X1Y69          FDRE                                         r  __main___counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     6.154 f  __main___counter_reg[18]/Q
                         net (fo=3, routed)           1.264     7.418    __main___counter_reg_n_0_[18]
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  __main___counter[24]_i_2/O
                         net (fo=26, routed)          0.967     8.509    __main___counter[24]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  __main___scount[7]_i_1/O
                         net (fo=8, routed)           0.477     9.110    __main___scount
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.886    15.386    sys_clk
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[6]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X0Y71          FDRE (Setup_fdre_C_CE)      -0.205    15.433    __main___scount_reg[6]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 __main___counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.704ns (20.634%)  route 2.708ns (79.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.013     5.698    sys_clk
    SLICE_X1Y69          FDRE                                         r  __main___counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     6.154 f  __main___counter_reg[18]/Q
                         net (fo=3, routed)           1.264     7.418    __main___counter_reg_n_0_[18]
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  __main___counter[24]_i_2/O
                         net (fo=26, routed)          0.967     8.509    __main___counter[24]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  __main___scount[7]_i_1/O
                         net (fo=8, routed)           0.477     9.110    __main___scount
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.886    15.386    sys_clk
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[7]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X0Y71          FDRE (Setup_fdre_C_CE)      -0.205    15.433    __main___scount_reg[7]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 __main___counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.704ns (20.640%)  route 2.707ns (79.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.013     5.698    sys_clk
    SLICE_X1Y69          FDRE                                         r  __main___counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     6.154 f  __main___counter_reg[18]/Q
                         net (fo=3, routed)           1.264     7.418    __main___counter_reg_n_0_[18]
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  __main___counter[24]_i_2/O
                         net (fo=26, routed)          0.967     8.509    __main___counter[24]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  __main___scount[7]_i_1/O
                         net (fo=8, routed)           0.476     9.109    __main___scount
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.886    15.386    sys_clk
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[0]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X1Y71          FDRE (Setup_fdre_C_CE)      -0.205    15.433    __main___scount_reg[0]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 __main___counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.704ns (20.640%)  route 2.707ns (79.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.013     5.698    sys_clk
    SLICE_X1Y69          FDRE                                         r  __main___counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     6.154 f  __main___counter_reg[18]/Q
                         net (fo=3, routed)           1.264     7.418    __main___counter_reg_n_0_[18]
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  __main___counter[24]_i_2/O
                         net (fo=26, routed)          0.967     8.509    __main___counter[24]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  __main___scount[7]_i_1/O
                         net (fo=8, routed)           0.476     9.109    __main___scount
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.886    15.386    sys_clk
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[1]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X1Y71          FDRE (Setup_fdre_C_CE)      -0.205    15.433    __main___scount_reg[1]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 __main___counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.704ns (20.640%)  route 2.707ns (79.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.013     5.698    sys_clk
    SLICE_X1Y69          FDRE                                         r  __main___counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     6.154 f  __main___counter_reg[18]/Q
                         net (fo=3, routed)           1.264     7.418    __main___counter_reg_n_0_[18]
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  __main___counter[24]_i_2/O
                         net (fo=26, routed)          0.967     8.509    __main___counter[24]_i_2_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  __main___scount[7]_i_1/O
                         net (fo=8, routed)           0.476     9.109    __main___scount
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.886    15.386    sys_clk
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[2]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X1Y71          FDRE (Setup_fdre_C_CE)      -0.205    15.433    __main___scount_reg[2]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 __main___scount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.805%)  route 0.115ns (38.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.713     1.658    sys_clk
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.799 r  __main___scount_reg[0]/Q
                         net (fo=8, routed)           0.115     1.914    user_led_OBUF
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.045     1.959 r  __main___scount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.959    p_0_in[5]
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.988     2.181    sys_clk
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[5]/C
                         clock pessimism             -0.510     1.671    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.092     1.763    __main___scount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 __main___scount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.713     1.658    sys_clk
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.799 r  __main___scount_reg[1]/Q
                         net (fo=7, routed)           0.142     1.942    user_led_1_OBUF
    SLICE_X0Y71          LUT5 (Prop_lut5_I2_O)        0.048     1.990 r  __main___scount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.990    p_0_in[4]
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.988     2.181    sys_clk
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[4]/C
                         clock pessimism             -0.510     1.671    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.107     1.778    __main___scount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 __main___scount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.713     1.658    sys_clk
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.799 r  __main___scount_reg[1]/Q
                         net (fo=7, routed)           0.142     1.942    user_led_1_OBUF
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.045     1.987 r  __main___scount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.987    p_0_in[3]
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.988     2.181    sys_clk
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[3]/C
                         clock pessimism             -0.510     1.671    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.091     1.762    __main___scount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 __main___scount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.580%)  route 0.202ns (52.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.713     1.658    sys_clk
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.799 r  __main___scount_reg[1]/Q
                         net (fo=7, routed)           0.202     2.001    user_led_1_OBUF
    SLICE_X1Y71          LUT3 (Prop_lut3_I1_O)        0.042     2.043 r  __main___scount[2]_i_1/O
                         net (fo=1, routed)           0.000     2.043    p_0_in[2]
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.988     2.181    sys_clk
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[2]/C
                         clock pessimism             -0.523     1.658    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.107     1.765    __main___scount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 __main___counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.714     1.659    sys_clk
    SLICE_X2Y70          FDRE                                         r  __main___counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.823 f  __main___counter_reg[24]/Q
                         net (fo=27, routed)          0.199     2.022    __main___counter_reg_n_0_[24]
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.045     2.067 r  __main___counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.067    __main___counter[24]
    SLICE_X2Y70          FDRE                                         r  __main___counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.989     2.182    sys_clk
    SLICE_X2Y70          FDRE                                         r  __main___counter_reg[24]/C
                         clock pessimism             -0.523     1.659    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.120     1.779    __main___counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 __main___scount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.986%)  route 0.202ns (52.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.713     1.658    sys_clk
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.799 r  __main___scount_reg[1]/Q
                         net (fo=7, routed)           0.202     2.001    user_led_1_OBUF
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.045     2.046 r  __main___scount[1]_i_1/O
                         net (fo=1, routed)           0.000     2.046    p_0_in[1]
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.988     2.181    sys_clk
    SLICE_X1Y71          FDRE                                         r  __main___scount_reg[1]/C
                         clock pessimism             -0.523     1.658    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.091     1.749    __main___scount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 __main___scount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.184ns (43.500%)  route 0.239ns (56.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.713     1.658    sys_clk
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.799 r  __main___scount_reg[6]/Q
                         net (fo=3, routed)           0.239     2.038    user_led_6_OBUF
    SLICE_X0Y71          LUT3 (Prop_lut3_I0_O)        0.043     2.081 r  __main___scount[7]_i_2/O
                         net (fo=1, routed)           0.000     2.081    p_0_in[7]
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.988     2.181    sys_clk
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[7]/C
                         clock pessimism             -0.523     1.658    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.107     1.765    __main___scount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 __main___counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.718     1.663    sys_clk
    SLICE_X2Y66          FDRE                                         r  __main___counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.827 f  __main___counter_reg[0]/Q
                         net (fo=3, routed)           0.233     2.061    __main___counter_reg_n_0_[0]
    SLICE_X2Y66          LUT6 (Prop_lut6_I5_O)        0.045     2.106 r  __main___counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.106    __main___counter[0]
    SLICE_X2Y66          FDRE                                         r  __main___counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.993     2.186    sys_clk
    SLICE_X2Y66          FDRE                                         r  __main___counter_reg[0]/C
                         clock pessimism             -0.523     1.663    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.121     1.784    __main___counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 __main___scount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___scount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.766%)  route 0.239ns (56.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.713     1.658    sys_clk
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.799 r  __main___scount_reg[6]/Q
                         net (fo=3, routed)           0.239     2.038    user_led_6_OBUF
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.045     2.083 r  __main___scount[6]_i_1/O
                         net (fo=1, routed)           0.000     2.083    p_0_in[6]
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.988     2.181    sys_clk
    SLICE_X0Y71          FDRE                                         r  __main___scount_reg[6]/C
                         clock pessimism             -0.523     1.658    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.092     1.750    __main___scount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 __main___counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.254%)  route 0.229ns (49.746%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.714     1.659    sys_clk
    SLICE_X1Y70          FDRE                                         r  __main___counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.800 f  __main___counter_reg[21]/Q
                         net (fo=3, routed)           0.135     1.935    __main___counter_reg_n_0_[21]
    SLICE_X1Y70          LUT6 (Prop_lut6_I4_O)        0.045     1.980 r  __main___counter[24]_i_2/O
                         net (fo=26, routed)          0.094     2.074    __main___counter[24]_i_2_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I0_O)        0.045     2.119 r  __main___counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.119    __main___counter[23]
    SLICE_X1Y70          FDRE                                         r  __main___counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.989     2.182    sys_clk
    SLICE_X1Y70          FDRE                                         r  __main___counter_reg[23]/C
                         clock pessimism             -0.523     1.659    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.092     1.751    __main___counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.368    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66    __main___counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y67    __main___counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y67    __main___counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67    __main___counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68    __main___counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68    __main___counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68    __main___counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68    __main___counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69    __main___counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    __main___counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    __main___counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    __main___counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    __main___counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70    __main___counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70    __main___counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70    __main___counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    __main___counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    __main___scount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    __main___scount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66    __main___counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67    __main___counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67    __main___counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67    __main___counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    __main___counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    __main___counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    __main___counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    __main___counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    __main___counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    __main___counter_reg[2]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output     | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port       | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------+--------+-------+----------------+---------+----------------+---------+----------+
clk100    | user_led   | FDRE   | -     |     10.875 (r) | SLOW    |      3.389 (r) | FAST    |          |
clk100    | user_led_1 | FDRE   | -     |     10.844 (r) | SLOW    |      3.374 (r) | FAST    |          |
clk100    | user_led_2 | FDRE   | -     |     11.164 (r) | SLOW    |      3.457 (r) | FAST    |          |
clk100    | user_led_3 | FDRE   | -     |     10.861 (r) | SLOW    |      3.356 (r) | FAST    |          |
clk100    | user_led_4 | FDRE   | -     |     10.956 (r) | SLOW    |      3.385 (r) | FAST    |          |
clk100    | user_led_5 | FDRE   | -     |     10.837 (r) | SLOW    |      3.338 (r) | FAST    |          |
clk100    | user_led_6 | FDRE   | -     |     10.818 (r) | SLOW    |      3.324 (r) | FAST    |          |
clk100    | user_led_7 | FDRE   | -     |     11.600 (r) | SLOW    |      3.683 (r) | FAST    |          |
----------+------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         3.910 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



