#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\va_math.vpi";
S_000000000107acf0 .scope module, "LPCE_PHY_tb" "LPCE_PHY_tb" 2 28;
 .timescale -9 -12;
v000000000109d2c0_0 .net "LPCE_CLK", 0 0, L_000000000106acc0;  1 drivers
v000000000109c6e0_0 .net "LPCE_DAT", 0 0, L_000000000109de00;  1 drivers
v000000000109caa0_0 .var "READ_CLK", 0 0;
v000000000109d540_0 .net "READ_DATA", 127 0, L_000000000106ae10;  1 drivers
v000000000109c780_0 .net "READ_EMPT", 0 0, v000000000106b9e0_0;  1 drivers
v000000000109c820_0 .var "READ_EN", 0 0;
v000000000109cc80_0 .var "READ_RSTn", 0 0;
v000000000109c8c0_0 .net "SYNC", 0 0, L_000000000146f860;  1 drivers
v000000000109c960_0 .var "Tx_CLKi", 0 0;
v000000000109d860_0 .var "WR_CLK", 0 0;
v000000000109ca00_0 .var "WR_DATA", 127 0;
v000000000109dcc0_0 .var "WR_EN", 0 0;
v000000000109db80_0 .net "WR_FULL", 0 0, v000000000109a590_0;  1 drivers
v000000000109dc20_0 .var "WR_RSTn", 0 0;
S_00000000010174c0 .scope module, "LPCE_PHY" "LPCE_PHY" 2 48, 3 4 0, S_000000000107acf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "LPCE_CLKi";
    .port_info 1 /INPUT 1 "LPCE_DATi";
    .port_info 2 /OUTPUT 1 "LPCE_CLKo";
    .port_info 3 /OUTPUT 1 "LPCE_DATo";
    .port_info 4 /INPUT 1 "Tx_CLKi";
    .port_info 5 /OUTPUT 1 "SYNC";
    .port_info 6 /INPUT 1 "READ_RSTn";
    .port_info 7 /INPUT 1 "READ_CLK";
    .port_info 8 /INPUT 1 "READ_EN";
    .port_info 9 /OUTPUT 128 "READ_DATA";
    .port_info 10 /OUTPUT 1 "READ_EMPT";
    .port_info 11 /INPUT 1 "WR_CLK";
    .port_info 12 /INPUT 1 "WR_RSTn";
    .port_info 13 /INPUT 1 "WR_EN";
    .port_info 14 /OUTPUT 1 "WR_FULL";
    .port_info 15 /INPUT 128 "WR_DATA";
v000000000109da40_0 .net "LPCE_CLKi", 0 0, L_000000000106acc0;  alias, 1 drivers
v000000000109d220_0 .net "LPCE_CLKo", 0 0, L_000000000106acc0;  alias, 1 drivers
v000000000109d4a0_0 .net "LPCE_DATi", 0 0, L_000000000109de00;  alias, 1 drivers
v000000000109cb40_0 .net "LPCE_DATo", 0 0, L_000000000109de00;  alias, 1 drivers
v000000000109d680_0 .net "READ_CLK", 0 0, v000000000109caa0_0;  1 drivers
v000000000109d720_0 .net "READ_DATA", 127 0, L_000000000106ae10;  alias, 1 drivers
v000000000109cd20_0 .net "READ_EMPT", 0 0, v000000000106b9e0_0;  alias, 1 drivers
v000000000109c5a0_0 .net "READ_EN", 0 0, v000000000109c820_0;  1 drivers
v000000000109dea0_0 .net "READ_RSTn", 0 0, v000000000109cc80_0;  1 drivers
v000000000109cfa0_0 .net "SYNC", 0 0, L_000000000146f860;  alias, 1 drivers
v000000000109c460_0 .net "Tx_CLKi", 0 0, v000000000109c960_0;  1 drivers
v000000000109e300_0 .net "WR_CLK", 0 0, v000000000109d860_0;  1 drivers
v000000000109e120_0 .net "WR_DATA", 127 0, v000000000109ca00_0;  1 drivers
v000000000109d7c0_0 .net "WR_EN", 0 0, v000000000109dcc0_0;  1 drivers
v000000000109e1c0_0 .net "WR_FULL", 0 0, v000000000109a590_0;  alias, 1 drivers
v000000000109c500_0 .net "WR_RSTn", 0 0, v000000000109dc20_0;  1 drivers
S_0000000001017760 .scope module, "RxU" "LPCE_rx" 3 43, 4 8 0, S_00000000010174c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "LPCE_DATi";
    .port_info 1 /INPUT 1 "LPCE_CLKi";
    .port_info 2 /OUTPUT 1 "SYNC";
    .port_info 3 /INPUT 1 "READ_RSTn";
    .port_info 4 /INPUT 1 "READ_CLK";
    .port_info 5 /INPUT 1 "READ_EN";
    .port_info 6 /OUTPUT 128 "READ_DATA";
    .port_info 7 /OUTPUT 1 "READ_EMPT";
v00000000010967f0_0 .net "LPCE_CLKi", 0 0, L_000000000106acc0;  alias, 1 drivers
v0000000001096cf0_0 .net "LPCE_DATi", 0 0, L_000000000109de00;  alias, 1 drivers
v0000000001097290_0 .net "READ_CLK", 0 0, v000000000109caa0_0;  alias, 1 drivers
v0000000001096ed0_0 .net "READ_DATA", 127 0, L_000000000106ae10;  alias, 1 drivers
v0000000001098230_0 .net "READ_EMPT", 0 0, v000000000106b9e0_0;  alias, 1 drivers
v0000000001097330_0 .net "READ_EN", 0 0, v000000000109c820_0;  alias, 1 drivers
v0000000001097470_0 .net "READ_RSTn", 0 0, v000000000109cc80_0;  alias, 1 drivers
v00000000010970b0_0 .net "SYNC", 0 0, L_000000000146f860;  alias, 1 drivers
v0000000001096610_0 .net "WR_CLK", 0 0, L_000000000102f1e0;  1 drivers
v00000000010966b0_0 .net "WR_DATA", 127 0, v0000000001097970_0;  1 drivers
v0000000001096e30_0 .net "WR_EN", 0 0, L_000000000102fbf0;  1 drivers
v0000000001096750_0 .var "WR_RSTn", 0 0;
v0000000001096d90_0 .var "WR_RSTn0", 0 0;
L_000000000146f900 .reduce/nor v0000000001096750_0;
S_0000000001014f70 .scope module, "FIFO1" "async_fifo" 4 33, 5 20 0, S_0000000001017760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /OUTPUT 1 "wfull";
    .port_info 5 /OUTPUT 1 "awfull";
    .port_info 6 /INPUT 1 "rclk";
    .port_info 7 /INPUT 1 "rrst_n";
    .port_info 8 /INPUT 1 "rinc";
    .port_info 9 /OUTPUT 128 "rdata";
    .port_info 10 /OUTPUT 1 "rempty";
    .port_info 11 /OUTPUT 1 "arempty";
P_00000000001bbf30 .param/l "ASIZE" 0 5 24, +C4<00000000000000000000000000000100>;
P_00000000001bbf68 .param/l "DSIZE" 0 5 23, +C4<00000000000000000000000010000000>;
P_00000000001bbfa0 .param/str "FALLTHROUGH" 0 5 25, "TRUE";
v0000000001093020_0 .net "arempty", 0 0, v000000000106c200_0;  1 drivers
v00000000010928a0_0 .net "awfull", 0 0, v00000000010917c0_0;  1 drivers
v00000000010923a0_0 .net "raddr", 3 0, L_000000000146fc20;  1 drivers
v0000000001091ea0_0 .net "rclk", 0 0, v000000000109caa0_0;  alias, 1 drivers
v0000000001093160_0 .net "rdata", 127 0, L_000000000106ae10;  alias, 1 drivers
v0000000001092440_0 .net "rempty", 0 0, v000000000106b9e0_0;  alias, 1 drivers
v00000000010924e0_0 .net "rinc", 0 0, v000000000109c820_0;  alias, 1 drivers
v00000000010926c0_0 .net "rptr", 4 0, v000000000105dcf0_0;  1 drivers
v0000000001092580_0 .net "rq2_wptr", 4 0, v0000000000fd86d0_0;  1 drivers
v0000000001092800_0 .net "rrst_n", 0 0, v000000000109cc80_0;  alias, 1 drivers
v0000000001092940_0 .net "waddr", 3 0, L_0000000001470260;  1 drivers
v0000000001092a80_0 .net "wclk", 0 0, L_000000000102f1e0;  alias, 1 drivers
v0000000001092b20_0 .net "wdata", 127 0, v0000000001097970_0;  alias, 1 drivers
v0000000001092bc0_0 .net "wfull", 0 0, v0000000001092ee0_0;  1 drivers
v0000000001092c60_0 .net "winc", 0 0, L_000000000102fbf0;  alias, 1 drivers
v0000000001092d00_0 .net "wptr", 4 0, v0000000001091d60_0;  1 drivers
v0000000001096570_0 .net "wq2_rptr", 4 0, v000000000105e010_0;  1 drivers
v00000000010978d0_0 .net "wrst_n", 0 0, v0000000001096750_0;  1 drivers
S_00000000010151d0 .scope module, "fifomem" "fifomem" 5 83, 6 20 0, S_0000000001014f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wclken";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 1 "wfull";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rclken";
    .port_info 7 /INPUT 4 "raddr";
    .port_info 8 /OUTPUT 128 "rdata";
P_0000000001011600 .param/l "ADDRSIZE" 0 6 24, +C4<00000000000000000000000000000100>;
P_0000000001011638 .param/l "DATASIZE" 0 6 23, +C4<00000000000000000000000010000000>;
P_0000000001011670 .param/l "DEPTH" 1 6 38, +C4<000000000000000000000000000000010000>;
P_00000000010116a8 .param/str "FALLTHROUGH" 0 6 25, "TRUE";
v000000000106cac0 .array "mem", 15 0, 127 0;
v000000000106bbc0_0 .net "raddr", 3 0, L_000000000146fc20;  alias, 1 drivers
v000000000106be40_0 .net "rclk", 0 0, v000000000109caa0_0;  alias, 1 drivers
v000000000106d060_0 .net "rclken", 0 0, v000000000109c820_0;  alias, 1 drivers
v000000000106bda0_0 .net "rdata", 127 0, L_000000000106ae10;  alias, 1 drivers
v000000000106c0c0_0 .net "waddr", 3 0, L_0000000001470260;  alias, 1 drivers
v000000000106d1a0_0 .net "wclk", 0 0, L_000000000102f1e0;  alias, 1 drivers
v000000000106bc60_0 .net "wclken", 0 0, L_000000000102fbf0;  alias, 1 drivers
v000000000106b440_0 .net "wdata", 127 0, v0000000001097970_0;  alias, 1 drivers
v000000000106cb60_0 .net "wfull", 0 0, v0000000001092ee0_0;  alias, 1 drivers
E_0000000001076730 .event posedge, v000000000106d1a0_0;
S_00000000010116f0 .scope generate, "fallthrough" "fallthrough" 6 49, 6 49 0, S_00000000010151d0;
 .timescale -9 -12;
L_000000000106ae10 .functor BUFZ 128, L_000000000146e780, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v000000000106bf80_0 .net *"_ivl_0", 127 0, L_000000000146e780;  1 drivers
v000000000106c340_0 .net *"_ivl_2", 5 0, L_000000000146e820;  1 drivers
L_0000000001426590 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000106c3e0_0 .net *"_ivl_5", 1 0, L_0000000001426590;  1 drivers
L_000000000146e780 .array/port v000000000106cac0, L_000000000146e820;
L_000000000146e820 .concat [ 4 2 0 0], L_000000000146fc20, L_0000000001426590;
S_0000000001011880 .scope module, "rptr_empty" "rptr_empty" 5 98, 7 20 0, S_0000000001014f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /INPUT 1 "rinc";
    .port_info 3 /INPUT 5 "rq2_wptr";
    .port_info 4 /OUTPUT 1 "rempty";
    .port_info 5 /OUTPUT 1 "arempty";
    .port_info 6 /OUTPUT 4 "raddr";
    .port_info 7 /OUTPUT 5 "rptr";
P_00000000010762f0 .param/l "ADDRSIZE" 0 7 23, +C4<00000000000000000000000000000100>;
L_000000000106afd0 .functor NOT 5, L_000000000146f220, C4<00000>, C4<00000>, C4<00000>;
L_000000000106b120 .functor AND 5, L_000000000146f180, L_000000000106afd0, C4<11111>, C4<11111>;
L_000000000102f870 .functor XOR 5, L_000000000146f400, L_000000000146f2c0, C4<00000>, C4<00000>;
L_000000000102f090 .functor XOR 5, L_000000000146e8c0, L_000000000146f7c0, C4<00000>, C4<00000>;
v000000000106d100_0 .net *"_ivl_10", 4 0, L_000000000106afd0;  1 drivers
v000000000106cc00_0 .net *"_ivl_12", 4 0, L_000000000106b120;  1 drivers
v000000000106b800_0 .net *"_ivl_16", 4 0, L_000000000146f400;  1 drivers
v000000000106d240_0 .net *"_ivl_18", 3 0, L_000000000146f360;  1 drivers
v000000000106ba80_0 .net *"_ivl_2", 4 0, L_000000000146f180;  1 drivers
L_0000000001426668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000106b3a0_0 .net *"_ivl_20", 0 0, L_0000000001426668;  1 drivers
L_00000000014266b0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000000000106b580_0 .net/2u *"_ivl_24", 4 0, L_00000000014266b0;  1 drivers
v000000000106bd00_0 .net *"_ivl_26", 4 0, L_000000000146f4a0;  1 drivers
v000000000106b620_0 .net *"_ivl_28", 4 0, L_000000000146e8c0;  1 drivers
v000000000106bee0_0 .net *"_ivl_30", 3 0, L_0000000001470300;  1 drivers
L_00000000014266f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000106b8a0_0 .net *"_ivl_32", 0 0, L_00000000014266f8;  1 drivers
L_0000000001426740 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000000000106b4e0_0 .net/2u *"_ivl_34", 4 0, L_0000000001426740;  1 drivers
v000000000106c020_0 .net *"_ivl_36", 4 0, L_000000000146f7c0;  1 drivers
L_00000000014265d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000000000106cde0_0 .net *"_ivl_5", 3 0, L_00000000014265d8;  1 drivers
v000000000106c660_0 .net *"_ivl_6", 4 0, L_000000000146f220;  1 drivers
L_0000000001426620 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000000000106b940_0 .net *"_ivl_9", 3 0, L_0000000001426620;  1 drivers
v000000000106c200_0 .var "arempty", 0 0;
v000000000106ce80_0 .net "arempty_val", 0 0, L_000000000146f5e0;  1 drivers
v000000000106c480_0 .net "raddr", 3 0, L_000000000146fc20;  alias, 1 drivers
v000000000106cca0_0 .var "rbin", 4 0;
v000000000106c2a0_0 .net "rbinnext", 4 0, L_000000000146f2c0;  1 drivers
v000000000106c5c0_0 .net "rclk", 0 0, v000000000109caa0_0;  alias, 1 drivers
v000000000106b9e0_0 .var "rempty", 0 0;
v000000000106c700_0 .net "rempty_val", 0 0, L_000000000146e960;  1 drivers
v000000000106c840_0 .net "rgraynext", 4 0, L_000000000102f870;  1 drivers
v000000000106c980_0 .net "rgraynextm1", 4 0, L_000000000102f090;  1 drivers
v000000000106ca20_0 .net "rinc", 0 0, v000000000109c820_0;  alias, 1 drivers
v000000000105dcf0_0 .var "rptr", 4 0;
v000000000105d610_0 .net "rq2_wptr", 4 0, v0000000000fd86d0_0;  alias, 1 drivers
v000000000105d890_0 .net "rrst_n", 0 0, v000000000109cc80_0;  alias, 1 drivers
E_0000000001076370/0 .event negedge, v000000000105d890_0;
E_0000000001076370/1 .event posedge, v000000000106be40_0;
E_0000000001076370 .event/or E_0000000001076370/0, E_0000000001076370/1;
L_000000000146fc20 .part v000000000106cca0_0, 0, 4;
L_000000000146f180 .concat [ 1 4 0 0], v000000000109c820_0, L_00000000014265d8;
L_000000000146f220 .concat [ 1 4 0 0], v000000000106b9e0_0, L_0000000001426620;
L_000000000146f2c0 .arith/sum 5, v000000000106cca0_0, L_000000000106b120;
L_000000000146f360 .part L_000000000146f2c0, 1, 4;
L_000000000146f400 .concat [ 4 1 0 0], L_000000000146f360, L_0000000001426668;
L_000000000146f4a0 .arith/sum 5, L_000000000146f2c0, L_00000000014266b0;
L_0000000001470300 .part L_000000000146f4a0, 1, 4;
L_000000000146e8c0 .concat [ 4 1 0 0], L_0000000001470300, L_00000000014266f8;
L_000000000146f7c0 .arith/sum 5, L_000000000146f2c0, L_0000000001426740;
L_000000000146e960 .cmp/eq 5, L_000000000102f870, v0000000000fd86d0_0;
L_000000000146f5e0 .cmp/eq 5, L_000000000102f090, v0000000000fd86d0_0;
S_0000000001000f70 .scope module, "sync_r2w" "sync_r2w" 5 48, 8 20 0, S_0000000001014f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 5 "rptr";
    .port_info 3 /OUTPUT 5 "wq2_rptr";
P_0000000001076870 .param/l "ASIZE" 0 8 23, +C4<00000000000000000000000000000100>;
v000000000105d930_0 .net "rptr", 4 0, v000000000105dcf0_0;  alias, 1 drivers
v000000000105de30_0 .net "wclk", 0 0, L_000000000102f1e0;  alias, 1 drivers
v000000000105cad0_0 .var "wq1_rptr", 4 0;
v000000000105e010_0 .var "wq2_rptr", 4 0;
v000000000105e0b0_0 .net "wrst_n", 0 0, v0000000001096750_0;  alias, 1 drivers
E_0000000001075cb0/0 .event negedge, v000000000105e0b0_0;
E_0000000001075cb0/1 .event posedge, v000000000106d1a0_0;
E_0000000001075cb0 .event/or E_0000000001075cb0/0, E_0000000001075cb0/1;
S_0000000001001100 .scope module, "sync_w2r" "sync_w2r" 5 59, 9 20 0, S_0000000001014f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /OUTPUT 5 "rq2_wptr";
    .port_info 3 /INPUT 5 "wptr";
P_0000000001076570 .param/l "ASIZE" 0 9 23, +C4<00000000000000000000000000000100>;
v000000000105e510_0 .net "rclk", 0 0, v000000000109caa0_0;  alias, 1 drivers
v0000000000fd7870_0 .var "rq1_wptr", 4 0;
v0000000000fd86d0_0 .var "rq2_wptr", 4 0;
v0000000000fd90d0_0 .net "rrst_n", 0 0, v000000000109cc80_0;  alias, 1 drivers
v0000000000fd7c30_0 .net "wptr", 4 0, v0000000001091d60_0;  alias, 1 drivers
S_0000000000ffaaa0 .scope module, "wptr_full" "wptr_full" 5 69, 10 20 0, S_0000000001014f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 5 "wq2_rptr";
    .port_info 4 /OUTPUT 1 "wfull";
    .port_info 5 /OUTPUT 1 "awfull";
    .port_info 6 /OUTPUT 4 "waddr";
    .port_info 7 /OUTPUT 5 "wptr";
P_0000000001076a70 .param/l "ADDRSIZE" 0 10 23, +C4<00000000000000000000000000000100>;
L_000000000106ada0 .functor NOT 5, L_0000000001470760, C4<00000>, C4<00000>, C4<00000>;
L_000000000106af60 .functor AND 5, L_0000000001470080, L_000000000106ada0, C4<11111>, C4<11111>;
L_000000000106a6a0 .functor XOR 5, L_000000000146fb80, L_000000000146f9a0, C4<00000>, C4<00000>;
L_000000000106a710 .functor XOR 5, L_000000000146fae0, L_000000000146efa0, C4<00000>, C4<00000>;
L_000000000106a780 .functor NOT 2, L_0000000001470800, C4<00>, C4<00>, C4<00>;
L_000000000106ab70 .functor NOT 2, L_000000000146e500, C4<00>, C4<00>, C4<00>;
v0000000000fd81d0_0 .net *"_ivl_10", 4 0, L_000000000106ada0;  1 drivers
v0000000000fd89f0_0 .net *"_ivl_12", 4 0, L_000000000106af60;  1 drivers
v0000000000fd93f0_0 .net *"_ivl_16", 4 0, L_000000000146fb80;  1 drivers
v0000000000fd9490_0 .net *"_ivl_18", 3 0, L_000000000146ed20;  1 drivers
v00000000010930c0_0 .net *"_ivl_2", 4 0, L_0000000001470080;  1 drivers
L_0000000001426470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001091f40_0 .net *"_ivl_20", 0 0, L_0000000001426470;  1 drivers
L_00000000014264b8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000000001092da0_0 .net/2u *"_ivl_24", 4 0, L_00000000014264b8;  1 drivers
v0000000001093200_0 .net *"_ivl_26", 4 0, L_000000000146edc0;  1 drivers
v00000000010932a0_0 .net *"_ivl_28", 4 0, L_000000000146fae0;  1 drivers
v0000000001092620_0 .net *"_ivl_30", 3 0, L_0000000001470120;  1 drivers
L_0000000001426500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001091680_0 .net *"_ivl_32", 0 0, L_0000000001426500;  1 drivers
L_0000000001426548 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000010915e0_0 .net/2u *"_ivl_34", 4 0, L_0000000001426548;  1 drivers
v0000000001091400_0 .net *"_ivl_36", 4 0, L_000000000146efa0;  1 drivers
v00000000010929e0_0 .net *"_ivl_41", 1 0, L_0000000001470800;  1 drivers
v0000000001092760_0 .net *"_ivl_42", 1 0, L_000000000106a780;  1 drivers
v0000000001091fe0_0 .net *"_ivl_45", 2 0, L_000000000146f040;  1 drivers
v0000000001092080_0 .net *"_ivl_46", 4 0, L_000000000146e1e0;  1 drivers
L_00000000014263e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000010914a0_0 .net *"_ivl_5", 3 0, L_00000000014263e0;  1 drivers
v0000000001091540_0 .net *"_ivl_51", 1 0, L_000000000146e500;  1 drivers
v0000000001092120_0 .net *"_ivl_52", 1 0, L_000000000106ab70;  1 drivers
v0000000001091720_0 .net *"_ivl_55", 2 0, L_000000000146e5a0;  1 drivers
v0000000001091ae0_0 .net *"_ivl_56", 4 0, L_000000000146f0e0;  1 drivers
v0000000001092e40_0 .net *"_ivl_6", 4 0, L_0000000001470760;  1 drivers
L_0000000001426428 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000010919a0_0 .net *"_ivl_9", 3 0, L_0000000001426428;  1 drivers
v00000000010917c0_0 .var "awfull", 0 0;
v0000000001091e00_0 .net "awfull_val", 0 0, L_000000000146e640;  1 drivers
v0000000001091a40_0 .net "waddr", 3 0, L_0000000001470260;  alias, 1 drivers
v0000000001091860_0 .var "wbin", 4 0;
v0000000001091900_0 .net "wbinnext", 4 0, L_000000000146f9a0;  1 drivers
v0000000001091b80_0 .net "wclk", 0 0, L_000000000102f1e0;  alias, 1 drivers
v0000000001092ee0_0 .var "wfull", 0 0;
v0000000001091c20_0 .net "wfull_val", 0 0, L_000000000146ff40;  1 drivers
v0000000001091cc0_0 .net "wgraynext", 4 0, L_000000000106a6a0;  1 drivers
v00000000010921c0_0 .net "wgraynextp1", 4 0, L_000000000106a710;  1 drivers
v0000000001092f80_0 .net "winc", 0 0, L_000000000102fbf0;  alias, 1 drivers
v0000000001091d60_0 .var "wptr", 4 0;
v0000000001092260_0 .net "wq2_rptr", 4 0, v000000000105e010_0;  alias, 1 drivers
v0000000001092300_0 .net "wrst_n", 0 0, v0000000001096750_0;  alias, 1 drivers
L_0000000001470260 .part v0000000001091860_0, 0, 4;
L_0000000001470080 .concat [ 1 4 0 0], L_000000000102fbf0, L_00000000014263e0;
L_0000000001470760 .concat [ 1 4 0 0], v0000000001092ee0_0, L_0000000001426428;
L_000000000146f9a0 .arith/sum 5, v0000000001091860_0, L_000000000106af60;
L_000000000146ed20 .part L_000000000146f9a0, 1, 4;
L_000000000146fb80 .concat [ 4 1 0 0], L_000000000146ed20, L_0000000001426470;
L_000000000146edc0 .arith/sum 5, L_000000000146f9a0, L_00000000014264b8;
L_0000000001470120 .part L_000000000146edc0, 1, 4;
L_000000000146fae0 .concat [ 4 1 0 0], L_0000000001470120, L_0000000001426500;
L_000000000146efa0 .arith/sum 5, L_000000000146f9a0, L_0000000001426548;
L_0000000001470800 .part v000000000105e010_0, 3, 2;
L_000000000146f040 .part v000000000105e010_0, 0, 3;
L_000000000146e1e0 .concat [ 3 2 0 0], L_000000000146f040, L_000000000106a780;
L_000000000146ff40 .cmp/eq 5, L_000000000106a6a0, L_000000000146e1e0;
L_000000000146e500 .part v000000000105e010_0, 3, 2;
L_000000000146e5a0 .part v000000000105e010_0, 0, 3;
L_000000000146f0e0 .concat [ 3 2 0 0], L_000000000146e5a0, L_000000000106ab70;
L_000000000146e640 .cmp/eq 5, L_000000000106a710, L_000000000146f0e0;
S_0000000001022250 .scope module, "LPCE_rx_front" "LPCE_rx_front" 4 48, 4 68 0, S_0000000001017760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "LPCE_DATi";
    .port_info 1 /INPUT 1 "LPCE_CLKi";
    .port_info 2 /INPUT 1 "RSTi";
    .port_info 3 /OUTPUT 1 "SYNC";
    .port_info 4 /OUTPUT 1 "FIFO_CLK";
    .port_info 5 /OUTPUT 128 "FIFO_DATA";
    .port_info 6 /OUTPUT 1 "FIFO_WR";
L_000000000102fbf0 .functor BUFZ 1, L_000000000146f860, C4<0>, C4<0>, C4<0>;
L_000000000102f1e0 .functor BUFZ 1, L_000000000106acc0, C4<0>, C4<0>, C4<0>;
v00000000010973d0_0 .net "FIFO_CLK", 0 0, L_000000000102f1e0;  alias, 1 drivers
v0000000001097970_0 .var "FIFO_DATA", 127 0;
v0000000001096c50_0 .net "FIFO_WR", 0 0, L_000000000102fbf0;  alias, 1 drivers
v00000000010969d0_0 .net "LPCE_CLKi", 0 0, L_000000000106acc0;  alias, 1 drivers
v0000000001096430_0 .net "LPCE_DATi", 0 0, L_000000000109de00;  alias, 1 drivers
v0000000001096890_0 .net "RSTi", 0 0, L_000000000146f900;  1 drivers
v0000000001097a10_0 .net "SYNC", 0 0, L_000000000146f860;  alias, 1 drivers
v0000000001096f70_0 .var "SeqReg", 154 0;
v0000000001097650_0 .net *"_ivl_1", 9 0, L_000000000146ebe0;  1 drivers
L_0000000001426788 .functor BUFT 1, C4<1010101010>, C4<0>, C4<0>, C4<0>;
v00000000010964d0_0 .net/2u *"_ivl_2", 9 0, L_0000000001426788;  1 drivers
E_00000000010768f0 .event edge, v0000000001096f70_0;
E_0000000001075df0 .event posedge, v00000000010969d0_0;
L_000000000146ebe0 .part v0000000001096f70_0, 145, 10;
L_000000000146f860 .cmp/eq 10, L_000000000146ebe0, L_0000000001426788;
S_00000000010223e0 .scope module, "TxU" "LPCE_tx" 3 31, 11 15 0, S_00000000010174c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Tx_CLKi";
    .port_info 1 /OUTPUT 1 "LPCE_DATo";
    .port_info 2 /OUTPUT 1 "LPCE_CLKo";
    .port_info 3 /INPUT 1 "WR_CLK";
    .port_info 4 /INPUT 1 "WR_RSTn";
    .port_info 5 /INPUT 1 "WR_EN";
    .port_info 6 /OUTPUT 1 "WR_FULL";
    .port_info 7 /INPUT 128 "WR_DATA";
v000000000109b8f0_0 .net "FIFO_DATA", 127 0, L_000000000106b190;  1 drivers
v000000000109ba30_0 .net "FIFO_EMPT", 0 0, v0000000001099d40_0;  1 drivers
v000000000109c070_0 .net "FIFO_READ", 0 0, L_000000000106ab00;  1 drivers
v000000000109d900_0 .net "LPCE_CLKo", 0 0, L_000000000106acc0;  alias, 1 drivers
v000000000109ce60_0 .net "LPCE_DATo", 0 0, L_000000000109de00;  alias, 1 drivers
v000000000109d0e0_0 .net "Tx_CLKi", 0 0, v000000000109c960_0;  alias, 1 drivers
v000000000109d9a0_0 .var "Tx_RST", 0 0;
v000000000109c640_0 .var "Tx_RST0", 0 0;
v000000000109df40_0 .net "WR_CLK", 0 0, v000000000109d860_0;  alias, 1 drivers
v000000000109dae0_0 .net "WR_DATA", 127 0, v000000000109ca00_0;  alias, 1 drivers
v000000000109e080_0 .net "WR_EN", 0 0, v000000000109dcc0_0;  alias, 1 drivers
v000000000109e260_0 .net "WR_FULL", 0 0, v000000000109a590_0;  alias, 1 drivers
v000000000109d5e0_0 .net "WR_RSTn", 0 0, v000000000109dc20_0;  alias, 1 drivers
L_0000000001470620 .reduce/nor v000000000109d9a0_0;
S_0000000001022570 .scope module, "FIFO1" "async_fifo" 11 49, 5 20 0, S_00000000010223e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /OUTPUT 1 "wfull";
    .port_info 5 /OUTPUT 1 "awfull";
    .port_info 6 /INPUT 1 "rclk";
    .port_info 7 /INPUT 1 "rrst_n";
    .port_info 8 /INPUT 1 "rinc";
    .port_info 9 /OUTPUT 128 "rdata";
    .port_info 10 /OUTPUT 1 "rempty";
    .port_info 11 /OUTPUT 1 "arempty";
P_0000000001011a10 .param/l "ASIZE" 0 5 24, +C4<00000000000000000000000000000100>;
P_0000000001011a48 .param/l "DSIZE" 0 5 23, +C4<00000000000000000000000010000000>;
P_0000000001011a80 .param/str "FALLTHROUGH" 0 5 25, "TRUE";
v000000000109b530_0 .net "arempty", 0 0, v0000000001098940_0;  1 drivers
v000000000109abd0_0 .net "awfull", 0 0, v000000000109ad10_0;  1 drivers
v000000000109b710_0 .net "raddr", 3 0, L_000000000146fd60;  1 drivers
v000000000109c1b0_0 .net "rclk", 0 0, v000000000109c960_0;  alias, 1 drivers
v000000000109bf30_0 .net "rdata", 127 0, L_000000000106b190;  alias, 1 drivers
v000000000109c250_0 .net "rempty", 0 0, v0000000001099d40_0;  alias, 1 drivers
v000000000109a4f0_0 .net "rinc", 0 0, L_000000000106ab00;  alias, 1 drivers
v000000000109b5d0_0 .net "rptr", 4 0, v000000000109a1a0_0;  1 drivers
v000000000109a8b0_0 .net "rq2_wptr", 4 0, v000000000109a100_0;  1 drivers
v000000000109a9f0_0 .net "rrst_n", 0 0, L_0000000001470620;  1 drivers
v000000000109aa90_0 .net "waddr", 3 0, L_000000000109dd60;  1 drivers
v000000000109ab30_0 .net "wclk", 0 0, v000000000109d860_0;  alias, 1 drivers
v000000000109ac70_0 .net "wdata", 127 0, v000000000109ca00_0;  alias, 1 drivers
v000000000109b030_0 .net "wfull", 0 0, v000000000109a590_0;  alias, 1 drivers
v000000000109b990_0 .net "winc", 0 0, v000000000109dcc0_0;  alias, 1 drivers
v000000000109adb0_0 .net "wptr", 4 0, v000000000109c110_0;  1 drivers
v000000000109ae50_0 .net "wq2_rptr", 4 0, v0000000001099b60_0;  1 drivers
v000000000109bd50_0 .net "wrst_n", 0 0, v000000000109dc20_0;  alias, 1 drivers
S_0000000001021570 .scope module, "fifomem" "fifomem" 5 83, 6 20 0, S_0000000001022570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wclken";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 1 "wfull";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rclken";
    .port_info 7 /INPUT 4 "raddr";
    .port_info 8 /OUTPUT 128 "rdata";
P_0000000000ffae40 .param/l "ADDRSIZE" 0 6 24, +C4<00000000000000000000000000000100>;
P_0000000000ffae78 .param/l "DATASIZE" 0 6 23, +C4<00000000000000000000000010000000>;
P_0000000000ffaeb0 .param/l "DEPTH" 1 6 38, +C4<000000000000000000000000000000010000>;
P_0000000000ffaee8 .param/str "FALLTHROUGH" 0 6 25, "TRUE";
v0000000001096930 .array "mem", 15 0, 127 0;
v00000000010975b0_0 .net "raddr", 3 0, L_000000000146fd60;  alias, 1 drivers
v0000000001096a70_0 .net "rclk", 0 0, v000000000109c960_0;  alias, 1 drivers
v0000000001097fb0_0 .net "rclken", 0 0, L_000000000106ab00;  alias, 1 drivers
v0000000001097b50_0 .net "rdata", 127 0, L_000000000106b190;  alias, 1 drivers
v0000000001097830_0 .net "waddr", 3 0, L_000000000109dd60;  alias, 1 drivers
v0000000001097150_0 .net "wclk", 0 0, v000000000109d860_0;  alias, 1 drivers
v0000000001097790_0 .net "wclken", 0 0, v000000000109dcc0_0;  alias, 1 drivers
v0000000001096b10_0 .net "wdata", 127 0, v000000000109ca00_0;  alias, 1 drivers
v00000000010982d0_0 .net "wfull", 0 0, v000000000109a590_0;  alias, 1 drivers
E_0000000001076bf0 .event posedge, v0000000001097150_0;
S_0000000001021700 .scope generate, "fallthrough" "fallthrough" 6 49, 6 49 0, S_0000000001021570;
 .timescale -9 -12;
L_000000000106b190 .functor BUFZ 128, L_000000000146fea0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0000000001098050_0 .net *"_ivl_0", 127 0, L_000000000146fea0;  1 drivers
v0000000001097510_0 .net *"_ivl_2", 5 0, L_000000000146e320;  1 drivers
L_00000000014261e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001097ab0_0 .net *"_ivl_5", 1 0, L_00000000014261e8;  1 drivers
L_000000000146fea0 .array/port v0000000001096930, L_000000000146e320;
L_000000000146e320 .concat [ 4 2 0 0], L_000000000146fd60, L_00000000014261e8;
S_0000000001021890 .scope module, "rptr_empty" "rptr_empty" 5 98, 7 20 0, S_0000000001022570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /INPUT 1 "rinc";
    .port_info 3 /INPUT 5 "rq2_wptr";
    .port_info 4 /OUTPUT 1 "rempty";
    .port_info 5 /OUTPUT 1 "arempty";
    .port_info 6 /OUTPUT 4 "raddr";
    .port_info 7 /OUTPUT 5 "rptr";
P_0000000001075fb0 .param/l "ADDRSIZE" 0 7 23, +C4<00000000000000000000000000000100>;
L_000000000106b270 .functor NOT 5, L_00000000014704e0, C4<00000>, C4<00000>, C4<00000>;
L_000000000106a4e0 .functor AND 5, L_000000000146e280, L_000000000106b270, C4<11111>, C4<11111>;
L_000000000106b200 .functor XOR 5, L_000000000146f720, L_000000000146fe00, C4<00000>, C4<00000>;
L_000000000106abe0 .functor XOR 5, L_000000000146f540, L_000000000146eb40, C4<00000>, C4<00000>;
v0000000001096bb0_0 .net *"_ivl_10", 4 0, L_000000000106b270;  1 drivers
v0000000001097d30_0 .net *"_ivl_12", 4 0, L_000000000106a4e0;  1 drivers
v00000000010971f0_0 .net *"_ivl_16", 4 0, L_000000000146f720;  1 drivers
v00000000010980f0_0 .net *"_ivl_18", 3 0, L_000000000146e3c0;  1 drivers
v0000000001098190_0 .net *"_ivl_2", 4 0, L_000000000146e280;  1 drivers
L_00000000014262c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010976f0_0 .net *"_ivl_20", 0 0, L_00000000014262c0;  1 drivers
L_0000000001426308 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000000001097bf0_0 .net/2u *"_ivl_24", 4 0, L_0000000001426308;  1 drivers
v0000000001097dd0_0 .net *"_ivl_26", 4 0, L_0000000001470580;  1 drivers
v0000000001097c90_0 .net *"_ivl_28", 4 0, L_000000000146f540;  1 drivers
v0000000001097e70_0 .net *"_ivl_30", 3 0, L_000000000146e140;  1 drivers
L_0000000001426350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001097f10_0 .net *"_ivl_32", 0 0, L_0000000001426350;  1 drivers
L_0000000001426398 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000000001098d00_0 .net/2u *"_ivl_34", 4 0, L_0000000001426398;  1 drivers
v00000000010986c0_0 .net *"_ivl_36", 4 0, L_000000000146eb40;  1 drivers
L_0000000001426230 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000001098da0_0 .net *"_ivl_5", 3 0, L_0000000001426230;  1 drivers
v00000000010995c0_0 .net *"_ivl_6", 4 0, L_00000000014704e0;  1 drivers
L_0000000001426278 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000001098b20_0 .net *"_ivl_9", 3 0, L_0000000001426278;  1 drivers
v0000000001098940_0 .var "arempty", 0 0;
v0000000001099ac0_0 .net "arempty_val", 0 0, L_000000000146f680;  1 drivers
v0000000001098ee0_0 .net "raddr", 3 0, L_000000000146fd60;  alias, 1 drivers
v0000000001099c00_0 .var "rbin", 4 0;
v0000000001098e40_0 .net "rbinnext", 4 0, L_000000000146fe00;  1 drivers
v0000000001099520_0 .net "rclk", 0 0, v000000000109c960_0;  alias, 1 drivers
v0000000001099d40_0 .var "rempty", 0 0;
v0000000001098f80_0 .net "rempty_val", 0 0, L_000000000146e460;  1 drivers
v00000000010989e0_0 .net "rgraynext", 4 0, L_000000000106b200;  1 drivers
v0000000001099660_0 .net "rgraynextm1", 4 0, L_000000000106abe0;  1 drivers
v0000000001099020_0 .net "rinc", 0 0, L_000000000106ab00;  alias, 1 drivers
v000000000109a1a0_0 .var "rptr", 4 0;
v0000000001098a80_0 .net "rq2_wptr", 4 0, v000000000109a100_0;  alias, 1 drivers
v000000000109a240_0 .net "rrst_n", 0 0, L_0000000001470620;  alias, 1 drivers
E_0000000001076470/0 .event negedge, v000000000109a240_0;
E_0000000001076470/1 .event posedge, v0000000001096a70_0;
E_0000000001076470 .event/or E_0000000001076470/0, E_0000000001076470/1;
L_000000000146fd60 .part v0000000001099c00_0, 0, 4;
L_000000000146e280 .concat [ 1 4 0 0], L_000000000106ab00, L_0000000001426230;
L_00000000014704e0 .concat [ 1 4 0 0], v0000000001099d40_0, L_0000000001426278;
L_000000000146fe00 .arith/sum 5, v0000000001099c00_0, L_000000000106a4e0;
L_000000000146e3c0 .part L_000000000146fe00, 1, 4;
L_000000000146f720 .concat [ 4 1 0 0], L_000000000146e3c0, L_00000000014262c0;
L_0000000001470580 .arith/sum 5, L_000000000146fe00, L_0000000001426308;
L_000000000146e140 .part L_0000000001470580, 1, 4;
L_000000000146f540 .concat [ 4 1 0 0], L_000000000146e140, L_0000000001426350;
L_000000000146eb40 .arith/sum 5, L_000000000146fe00, L_0000000001426398;
L_000000000146e460 .cmp/eq 5, L_000000000106b200, v000000000109a100_0;
L_000000000146f680 .cmp/eq 5, L_000000000106abe0, v000000000109a100_0;
S_0000000000ff4330 .scope module, "sync_r2w" "sync_r2w" 5 48, 8 20 0, S_0000000001022570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 5 "rptr";
    .port_info 3 /OUTPUT 5 "wq2_rptr";
P_0000000001075e30 .param/l "ASIZE" 0 8 23, +C4<00000000000000000000000000000100>;
v0000000001099de0_0 .net "rptr", 4 0, v000000000109a1a0_0;  alias, 1 drivers
v00000000010993e0_0 .net "wclk", 0 0, v000000000109d860_0;  alias, 1 drivers
v00000000010990c0_0 .var "wq1_rptr", 4 0;
v0000000001099b60_0 .var "wq2_rptr", 4 0;
v0000000001099ca0_0 .net "wrst_n", 0 0, v000000000109dc20_0;  alias, 1 drivers
E_0000000001076930/0 .event negedge, v0000000001099ca0_0;
E_0000000001076930/1 .event posedge, v0000000001097150_0;
E_0000000001076930 .event/or E_0000000001076930/0, E_0000000001076930/1;
S_00000000014231f0 .scope module, "sync_w2r" "sync_w2r" 5 59, 9 20 0, S_0000000001022570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /OUTPUT 5 "rq2_wptr";
    .port_info 3 /INPUT 5 "wptr";
P_00000000010760f0 .param/l "ASIZE" 0 9 23, +C4<00000000000000000000000000000100>;
v0000000001099e80_0 .net "rclk", 0 0, v000000000109c960_0;  alias, 1 drivers
v000000000109a060_0 .var "rq1_wptr", 4 0;
v000000000109a100_0 .var "rq2_wptr", 4 0;
v0000000001099980_0 .net "rrst_n", 0 0, L_0000000001470620;  alias, 1 drivers
v0000000001099f20_0 .net "wptr", 4 0, v000000000109c110_0;  alias, 1 drivers
S_0000000001423060 .scope module, "wptr_full" "wptr_full" 5 69, 10 20 0, S_0000000001022570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 5 "wq2_rptr";
    .port_info 4 /OUTPUT 1 "wfull";
    .port_info 5 /OUTPUT 1 "awfull";
    .port_info 6 /OUTPUT 4 "waddr";
    .port_info 7 /OUTPUT 5 "wptr";
P_00000000010769b0 .param/l "ADDRSIZE" 0 10 23, +C4<00000000000000000000000000000100>;
L_000000000106a470 .functor NOT 5, L_000000000109cf00, C4<00000>, C4<00000>, C4<00000>;
L_000000000106a9b0 .functor AND 5, L_000000000109dfe0, L_000000000106a470, C4<11111>, C4<11111>;
L_000000000106aa20 .functor XOR 5, L_000000000109d360, L_000000000109d040, C4<00000>, C4<00000>;
L_000000000106b040 .functor XOR 5, L_000000000146ffe0, L_000000000146ec80, C4<00000>, C4<00000>;
L_000000000106aa90 .functor NOT 2, L_000000000146eaa0, C4<00>, C4<00>, C4<00>;
L_000000000106ad30 .functor NOT 2, L_000000000146ea00, C4<00>, C4<00>, C4<00>;
v0000000001098440_0 .net *"_ivl_10", 4 0, L_000000000106a470;  1 drivers
v0000000001098760_0 .net *"_ivl_12", 4 0, L_000000000106a9b0;  1 drivers
v0000000001099160_0 .net *"_ivl_16", 4 0, L_000000000109d360;  1 drivers
v0000000001099a20_0 .net *"_ivl_18", 3 0, L_000000000109d180;  1 drivers
v0000000001099fc0_0 .net *"_ivl_2", 4 0, L_000000000109dfe0;  1 drivers
L_00000000014260c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000109a2e0_0 .net *"_ivl_20", 0 0, L_00000000014260c8;  1 drivers
L_0000000001426110 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000010997a0_0 .net/2u *"_ivl_24", 4 0, L_0000000001426110;  1 drivers
v0000000001098800_0 .net *"_ivl_26", 4 0, L_000000000109d400;  1 drivers
v0000000001098bc0_0 .net *"_ivl_28", 4 0, L_000000000146ffe0;  1 drivers
v00000000010984e0_0 .net *"_ivl_30", 3 0, L_000000000146ef00;  1 drivers
L_0000000001426158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001099840_0 .net *"_ivl_32", 0 0, L_0000000001426158;  1 drivers
L_00000000014261a0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000000001099200_0 .net/2u *"_ivl_34", 4 0, L_00000000014261a0;  1 drivers
v0000000001099340_0 .net *"_ivl_36", 4 0, L_000000000146ec80;  1 drivers
v0000000001098580_0 .net *"_ivl_41", 1 0, L_000000000146eaa0;  1 drivers
v0000000001098c60_0 .net *"_ivl_42", 1 0, L_000000000106aa90;  1 drivers
v0000000001098620_0 .net *"_ivl_45", 2 0, L_000000000146e0a0;  1 drivers
v00000000010988a0_0 .net *"_ivl_46", 4 0, L_00000000014706c0;  1 drivers
L_0000000001426038 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000001099700_0 .net *"_ivl_5", 3 0, L_0000000001426038;  1 drivers
v00000000010992a0_0 .net *"_ivl_51", 1 0, L_000000000146ea00;  1 drivers
v00000000010998e0_0 .net *"_ivl_52", 1 0, L_000000000106ad30;  1 drivers
v0000000001099480_0 .net *"_ivl_55", 2 0, L_000000000146ee60;  1 drivers
v000000000109bb70_0 .net *"_ivl_56", 4 0, L_00000000014701c0;  1 drivers
v000000000109a950_0 .net *"_ivl_6", 4 0, L_000000000109cf00;  1 drivers
L_0000000001426080 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000000000109b3f0_0 .net *"_ivl_9", 3 0, L_0000000001426080;  1 drivers
v000000000109ad10_0 .var "awfull", 0 0;
v000000000109b670_0 .net "awfull_val", 0 0, L_00000000014703a0;  1 drivers
v000000000109bc10_0 .net "waddr", 3 0, L_000000000109dd60;  alias, 1 drivers
v000000000109bcb0_0 .var "wbin", 4 0;
v000000000109c2f0_0 .net "wbinnext", 4 0, L_000000000109d040;  1 drivers
v000000000109a810_0 .net "wclk", 0 0, v000000000109d860_0;  alias, 1 drivers
v000000000109a590_0 .var "wfull", 0 0;
v000000000109a450_0 .net "wfull_val", 0 0, L_000000000146fa40;  1 drivers
v000000000109a6d0_0 .net "wgraynext", 4 0, L_000000000106aa20;  1 drivers
v000000000109bad0_0 .net "wgraynextp1", 4 0, L_000000000106b040;  1 drivers
v000000000109a630_0 .net "winc", 0 0, v000000000109dcc0_0;  alias, 1 drivers
v000000000109c110_0 .var "wptr", 4 0;
v000000000109b490_0 .net "wq2_rptr", 4 0, v0000000001099b60_0;  alias, 1 drivers
v000000000109a770_0 .net "wrst_n", 0 0, v000000000109dc20_0;  alias, 1 drivers
L_000000000109dd60 .part v000000000109bcb0_0, 0, 4;
L_000000000109dfe0 .concat [ 1 4 0 0], v000000000109dcc0_0, L_0000000001426038;
L_000000000109cf00 .concat [ 1 4 0 0], v000000000109a590_0, L_0000000001426080;
L_000000000109d040 .arith/sum 5, v000000000109bcb0_0, L_000000000106a9b0;
L_000000000109d180 .part L_000000000109d040, 1, 4;
L_000000000109d360 .concat [ 4 1 0 0], L_000000000109d180, L_00000000014260c8;
L_000000000109d400 .arith/sum 5, L_000000000109d040, L_0000000001426110;
L_000000000146ef00 .part L_000000000109d400, 1, 4;
L_000000000146ffe0 .concat [ 4 1 0 0], L_000000000146ef00, L_0000000001426158;
L_000000000146ec80 .arith/sum 5, L_000000000109d040, L_00000000014261a0;
L_000000000146eaa0 .part v0000000001099b60_0, 3, 2;
L_000000000146e0a0 .part v0000000001099b60_0, 0, 3;
L_00000000014706c0 .concat [ 3 2 0 0], L_000000000146e0a0, L_000000000106aa90;
L_000000000146fa40 .cmp/eq 5, L_000000000106aa20, L_00000000014706c0;
L_000000000146ea00 .part v0000000001099b60_0, 3, 2;
L_000000000146ee60 .part v0000000001099b60_0, 0, 3;
L_00000000014701c0 .concat [ 3 2 0 0], L_000000000146ee60, L_000000000106ad30;
L_00000000014703a0 .cmp/eq 5, L_000000000106b040, L_00000000014701c0;
S_00000000014239c0 .scope module, "LPCE_tx_front" "LPCE_tx_front" 11 38, 11 69 0, S_00000000010223e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "GCLKi";
    .port_info 1 /INPUT 1 "GRSTi";
    .port_info 2 /OUTPUT 1 "LPCE_DATo";
    .port_info 3 /OUTPUT 1 "LPCE_CLKo";
    .port_info 4 /INPUT 128 "FIFO_DATAi";
    .port_info 5 /INPUT 1 "FIFO_EMPTi";
    .port_info 6 /OUTPUT 1 "FIFO_READ";
L_000000000106ab00 .functor AND 1, L_000000000109cbe0, L_000000000109cdc0, C4<1>, C4<1>;
L_000000000106acc0 .functor NOT 1, v000000000109c960_0, C4<0>, C4<0>, C4<0>;
v000000000109b7b0_0 .var "Counter", 7 0;
v000000000109aef0_0 .net "FIFO_DATAi", 127 0, L_000000000106b190;  alias, 1 drivers
v000000000109af90_0 .net "FIFO_EMPTi", 0 0, v0000000001099d40_0;  alias, 1 drivers
v000000000109b850_0 .net "FIFO_READ", 0 0, L_000000000106ab00;  alias, 1 drivers
v000000000109bdf0_0 .net "GCLKi", 0 0, v000000000109c960_0;  alias, 1 drivers
v000000000109b0d0_0 .net "GRSTi", 0 0, v000000000109d9a0_0;  1 drivers
v000000000109b170_0 .net "LPCE_CLKo", 0 0, L_000000000106acc0;  alias, 1 drivers
v000000000109b210_0 .net "LPCE_DATo", 0 0, L_000000000109de00;  alias, 1 drivers
v000000000109b2b0_0 .var "SeqReg", 154 0;
v000000000109be90_0 .var "StateReg", 0 0;
v000000000109b350_0 .net *"_ivl_1", 0 0, L_000000000109cbe0;  1 drivers
v000000000109bfd0_0 .net *"_ivl_3", 0 0, L_000000000109cdc0;  1 drivers
E_00000000010762b0 .event posedge, v0000000001096a70_0;
L_000000000109cbe0 .reduce/nor v000000000109be90_0;
L_000000000109cdc0 .reduce/nor v0000000001099d40_0;
L_000000000109de00 .part v000000000109b2b0_0, 154, 1;
S_0000000001423380 .scope begin, "SeqRegister" "SeqRegister" 11 97, 11 97 0, S_00000000014239c0;
 .timescale 0 0;
S_0000000001423510 .scope begin, "StateMachine" "StateMachine" 11 83, 11 83 0, S_00000000014239c0;
 .timescale 0 0;
    .scope S_00000000014239c0;
T_0 ;
    %wait E_00000000010762b0;
    %fork t_1, S_0000000001423510;
    %jmp t_0;
    .scope S_0000000001423510;
t_1 ;
    %load/vec4 v000000000109b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000109be90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000109be90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000000000109af90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.6, 8;
T_0.5 ; End of true expr.
    %load/vec4 v000000000109be90_0;
    %jmp/0 T_0.6, 8;
 ; End of false expr.
    %blend;
T_0.6;
    %assign/vec4 v000000000109be90_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000000000109b7b0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000109be90_0, 0;
T_0.7 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %end;
    .scope S_00000000014239c0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000014239c0;
T_1 ;
    %wait E_00000000010762b0;
    %fork t_3, S_0000000001423380;
    %jmp t_2;
    .scope S_0000000001423380;
t_3 ;
    %load/vec4 v000000000109b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 155;
    %assign/vec4 v000000000109b2b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000109af90_0;
    %nor/r;
    %load/vec4 v000000000109be90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 682, 0, 10;
    %ix/load 4, 145, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 127, 8;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 120, 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 120, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 135, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 112, 8;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 112, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 126, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 104, 8;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 104, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 117, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 96, 8;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 96, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 108, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 88, 8;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 88, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 99, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 80, 8;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 80, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 90, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 72, 8;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 72, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 81, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 64, 8;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 64, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 72, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 56, 7;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 56, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 63, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 48, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 54, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 40, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 45, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 32, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 36, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 27, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %load/vec4 v000000000109aef0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000109aef0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000109b2b0_0, 4, 5;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000000000109b2b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000000000109b2b0_0, 0;
T_1.3 ;
T_1.1 ;
    %end;
    .scope S_00000000014239c0;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000014239c0;
T_2 ;
    %wait E_00000000010762b0;
    %load/vec4 v000000000109b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 155, 0, 8;
    %assign/vec4 v000000000109b7b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000109b7b0_0;
    %subi 1, 0, 8;
    %assign/vec4 v000000000109b7b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000ff4330;
T_3 ;
    %wait E_0000000001076930;
    %load/vec4 v0000000001099ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v00000000010990c0_0, 0;
    %assign/vec4 v0000000001099b60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010990c0_0;
    %load/vec4 v0000000001099de0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v00000000010990c0_0, 0;
    %assign/vec4 v0000000001099b60_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000014231f0;
T_4 ;
    %wait E_0000000001076470;
    %load/vec4 v0000000001099980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v000000000109a060_0, 0;
    %assign/vec4 v000000000109a100_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000109a060_0;
    %load/vec4 v0000000001099f20_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v000000000109a060_0, 0;
    %assign/vec4 v000000000109a100_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001423060;
T_5 ;
    %wait E_0000000001076930;
    %load/vec4 v000000000109a770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v000000000109c110_0, 0;
    %assign/vec4 v000000000109bcb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000109c2f0_0;
    %load/vec4 v000000000109a6d0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v000000000109c110_0, 0;
    %assign/vec4 v000000000109bcb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001423060;
T_6 ;
    %wait E_0000000001076930;
    %load/vec4 v000000000109a770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000109ad10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000109a590_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000109b670_0;
    %assign/vec4 v000000000109ad10_0, 0;
    %load/vec4 v000000000109a450_0;
    %assign/vec4 v000000000109a590_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000001021570;
T_7 ;
    %wait E_0000000001076bf0;
    %load/vec4 v0000000001097790_0;
    %load/vec4 v00000000010982d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000000001096b10_0;
    %load/vec4 v0000000001097830_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001096930, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001021890;
T_8 ;
    %wait E_0000000001076470;
    %load/vec4 v000000000109a240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v000000000109a1a0_0, 0;
    %assign/vec4 v0000000001099c00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000001098e40_0;
    %load/vec4 v00000000010989e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v000000000109a1a0_0, 0;
    %assign/vec4 v0000000001099c00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001021890;
T_9 ;
    %wait E_0000000001076470;
    %load/vec4 v000000000109a240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001098940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001099d40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000001099ac0_0;
    %assign/vec4 v0000000001098940_0, 0;
    %load/vec4 v0000000001098f80_0;
    %assign/vec4 v0000000001099d40_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000010223e0;
T_10 ;
    %wait E_00000000010762b0;
    %load/vec4 v000000000109d5e0_0;
    %inv;
    %assign/vec4 v000000000109c640_0, 0;
    %load/vec4 v000000000109c640_0;
    %assign/vec4 v000000000109d9a0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000001000f70;
T_11 ;
    %wait E_0000000001075cb0;
    %load/vec4 v000000000105e0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v000000000105cad0_0, 0;
    %assign/vec4 v000000000105e010_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000105cad0_0;
    %load/vec4 v000000000105d930_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v000000000105cad0_0, 0;
    %assign/vec4 v000000000105e010_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000001001100;
T_12 ;
    %wait E_0000000001076370;
    %load/vec4 v0000000000fd90d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0000000000fd7870_0, 0;
    %assign/vec4 v0000000000fd86d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000000fd7870_0;
    %load/vec4 v0000000000fd7c30_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0000000000fd7870_0, 0;
    %assign/vec4 v0000000000fd86d0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000ffaaa0;
T_13 ;
    %wait E_0000000001075cb0;
    %load/vec4 v0000000001092300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0000000001091d60_0, 0;
    %assign/vec4 v0000000001091860_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000001091900_0;
    %load/vec4 v0000000001091cc0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0000000001091d60_0, 0;
    %assign/vec4 v0000000001091860_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000ffaaa0;
T_14 ;
    %wait E_0000000001075cb0;
    %load/vec4 v0000000001092300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010917c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001092ee0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000001091e00_0;
    %assign/vec4 v00000000010917c0_0, 0;
    %load/vec4 v0000000001091c20_0;
    %assign/vec4 v0000000001092ee0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000010151d0;
T_15 ;
    %wait E_0000000001076730;
    %load/vec4 v000000000106bc60_0;
    %load/vec4 v000000000106cb60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000000000106b440_0;
    %load/vec4 v000000000106c0c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000106cac0, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000001011880;
T_16 ;
    %wait E_0000000001076370;
    %load/vec4 v000000000105d890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v000000000105dcf0_0, 0;
    %assign/vec4 v000000000106cca0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000000000106c2a0_0;
    %load/vec4 v000000000106c840_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v000000000105dcf0_0, 0;
    %assign/vec4 v000000000106cca0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000001011880;
T_17 ;
    %wait E_0000000001076370;
    %load/vec4 v000000000105d890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000106c200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000106b9e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000000000106ce80_0;
    %assign/vec4 v000000000106c200_0, 0;
    %load/vec4 v000000000106c700_0;
    %assign/vec4 v000000000106b9e0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000001022250;
T_18 ;
    %wait E_0000000001075df0;
    %load/vec4 v0000000001096890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 155;
    %assign/vec4 v0000000001096f70_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000001096f70_0;
    %parti/s 154, 0, 2;
    %load/vec4 v0000000001096430_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001096f70_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000001022250;
T_19 ;
    %wait E_00000000010768f0;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 136, 9;
    %ix/load 4, 120, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 127, 8;
    %ix/load 4, 112, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 118, 8;
    %ix/load 4, 104, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 109, 8;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 100, 8;
    %ix/load 4, 88, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 91, 8;
    %ix/load 4, 80, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 82, 8;
    %ix/load 4, 72, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 73, 8;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 64, 8;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 55, 7;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 46, 7;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 37, 7;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 28, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 19, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 10, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %load/vec4 v0000000001096f70_0;
    %parti/s 8, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001097970_0, 4, 5;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000000001017760;
T_20 ;
    %wait E_0000000001075df0;
    %load/vec4 v0000000001097470_0;
    %assign/vec4 v0000000001096d90_0, 0;
    %load/vec4 v0000000001096d90_0;
    %assign/vec4 v0000000001096750_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_000000000107acf0;
T_21 ;
    %vpi_call 2 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000107acf0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_000000000107acf0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000109c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000109caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000109d860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000109cc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000109c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000109dc20_0, 0, 1;
    %pushi/vec4 2863311530, 0, 96;
    %concati/vec4 1431655765, 0, 32;
    %store/vec4 v000000000109ca00_0, 0, 128;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000109dc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000109cc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000109dcc0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000000000107acf0;
T_23 ;
    %delay 5000, 0;
    %load/vec4 v000000000109c960_0;
    %inv;
    %store/vec4 v000000000109c960_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_000000000107acf0;
T_24 ;
    %delay 16000, 0;
    %load/vec4 v000000000109caa0_0;
    %inv;
    %store/vec4 v000000000109caa0_0, 0, 1;
    %load/vec4 v000000000109d860_0;
    %inv;
    %store/vec4 v000000000109d860_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_000000000107acf0;
T_25 ;
    %wait E_0000000001076bf0;
    %load/vec4 v000000000109ca00_0;
    %addi 1, 0, 128;
    %assign/vec4 v000000000109ca00_0, 0;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "t_workspace\LPCE\SimRTL\LPCE_PHY_tb.v";
    "t_workspace\LPCE\RTL\LPCE_PHY.v";
    "t_workspace\LPCE\RTL\LPCE_rx.v";
    "t_workspace\LPCE\RTL\FIFO\async_fifo.v";
    "t_workspace\LPCE\RTL\FIFO\fifo_2mem.v";
    "t_workspace\LPCE\RTL\FIFO\rptr_empty.v";
    "t_workspace\LPCE\RTL\FIFO\sync_r2w.v";
    "t_workspace\LPCE\RTL\FIFO\sync_w2r.v";
    "t_workspace\LPCE\RTL\FIFO\wptr_full.v";
    "t_workspace\LPCE\RTL\LPCE_tx.v";
