{"Source Block": ["verilog-ethernet/rtl/axis_frame_length_adjust.v@99:109@HdlIdDef", "reg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\n// frame length counters\nreg [15:0] short_counter_reg = 0, short_counter_next = 0;\nreg [15:0] long_counter_reg = 0, long_counter_next = 0;\n\nreg [DATA_WIDTH-1:0] last_word_data_reg = 0;\nreg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_frame_length_adjust.v@96:106", "reg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\n// frame length counters\nreg [15:0] short_counter_reg = 0, short_counter_next = 0;\nreg [15:0] long_counter_reg = 0, long_counter_next = 0;\n\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@100:110", "\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\n// frame length counters\nreg [15:0] short_counter_reg = 0, short_counter_next = 0;\nreg [15:0] long_counter_reg = 0, long_counter_next = 0;\n\nreg [DATA_WIDTH-1:0] last_word_data_reg = 0;\nreg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;\n\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@99:109", "reg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\n// frame length counters\nreg [15:0] short_counter_reg = 0, short_counter_next = 0;\nreg [15:0] long_counter_reg = 0, long_counter_next = 0;\n\nreg [DATA_WIDTH-1:0] last_word_data_reg = 0;\nreg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@102:112", "\n// frame length counters\nreg [15:0] short_counter_reg = 0, short_counter_next = 0;\nreg [15:0] long_counter_reg = 0, long_counter_next = 0;\n\nreg [DATA_WIDTH-1:0] last_word_data_reg = 0;\nreg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;\n\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg status_valid_reg = 0, status_valid_next;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@103:113", "// frame length counters\nreg [15:0] short_counter_reg = 0, short_counter_next = 0;\nreg [15:0] long_counter_reg = 0, long_counter_next = 0;\n\nreg [DATA_WIDTH-1:0] last_word_data_reg = 0;\nreg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;\n\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@96:106", "reg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\n// frame length counters\nreg [15:0] short_counter_reg = 0, short_counter_next = 0;\nreg [15:0] long_counter_reg = 0, long_counter_next = 0;\n\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@100:110", "\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\n// frame length counters\nreg [15:0] short_counter_reg = 0, short_counter_next = 0;\nreg [15:0] long_counter_reg = 0, long_counter_next = 0;\n\nreg [DATA_WIDTH-1:0] last_word_data_reg = 0;\nreg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;\n\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n"]], "Diff Content": {"Delete": [[104, "reg [15:0] short_counter_reg = 0, short_counter_next = 0;\n"]], "Add": []}}