#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x125607950 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v0x125626150_0 .var "e_write", 0 0;
v0x125626200_0 .var "read_addr1", 4 0;
v0x125626290_0 .var "read_addr2", 4 0;
v0x125626340_0 .net "read_d1", 31 0, v0x125625a00_0;  1 drivers
v0x1256263f0_0 .net "read_d2", 31 0, v0x125625ab0_0;  1 drivers
v0x1256264c0_0 .var "write_addr", 4 0;
v0x125626570_0 .var "write_data", 31 0;
S_0x1256157e0 .scope module, "RF" "RegisterFile" 2 10, 3 4 0, S_0x125607950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_d1";
    .port_info 1 /OUTPUT 32 "read_d2";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "e_write";
v0x125615b10_0 .net "e_write", 0 0, v0x125626150_0;  1 drivers
v0x125625890_0 .net "read_addr1", 4 0, v0x125626200_0;  1 drivers
v0x125625940_0 .net "read_addr2", 4 0, v0x125626290_0;  1 drivers
v0x125625a00_0 .var "read_d1", 31 0;
v0x125625ab0_0 .var "read_d2", 31 0;
v0x125625ba0 .array "rf", 0 31, 31 0;
v0x125625f40_0 .net "write_addr", 4 0, v0x1256264c0_0;  1 drivers
v0x125625ff0_0 .net "write_data", 31 0, v0x125626570_0;  1 drivers
E_0x125608690 .event edge, v0x125615b10_0, v0x125625ff0_0, v0x125625f40_0;
v0x125625ba0_0 .array/port v0x125625ba0, 0;
v0x125625ba0_1 .array/port v0x125625ba0, 1;
v0x125625ba0_2 .array/port v0x125625ba0, 2;
E_0x12560ff00/0 .event edge, v0x125625890_0, v0x125625ba0_0, v0x125625ba0_1, v0x125625ba0_2;
v0x125625ba0_3 .array/port v0x125625ba0, 3;
v0x125625ba0_4 .array/port v0x125625ba0, 4;
v0x125625ba0_5 .array/port v0x125625ba0, 5;
v0x125625ba0_6 .array/port v0x125625ba0, 6;
E_0x12560ff00/1 .event edge, v0x125625ba0_3, v0x125625ba0_4, v0x125625ba0_5, v0x125625ba0_6;
v0x125625ba0_7 .array/port v0x125625ba0, 7;
v0x125625ba0_8 .array/port v0x125625ba0, 8;
v0x125625ba0_9 .array/port v0x125625ba0, 9;
v0x125625ba0_10 .array/port v0x125625ba0, 10;
E_0x12560ff00/2 .event edge, v0x125625ba0_7, v0x125625ba0_8, v0x125625ba0_9, v0x125625ba0_10;
v0x125625ba0_11 .array/port v0x125625ba0, 11;
v0x125625ba0_12 .array/port v0x125625ba0, 12;
v0x125625ba0_13 .array/port v0x125625ba0, 13;
v0x125625ba0_14 .array/port v0x125625ba0, 14;
E_0x12560ff00/3 .event edge, v0x125625ba0_11, v0x125625ba0_12, v0x125625ba0_13, v0x125625ba0_14;
v0x125625ba0_15 .array/port v0x125625ba0, 15;
v0x125625ba0_16 .array/port v0x125625ba0, 16;
v0x125625ba0_17 .array/port v0x125625ba0, 17;
v0x125625ba0_18 .array/port v0x125625ba0, 18;
E_0x12560ff00/4 .event edge, v0x125625ba0_15, v0x125625ba0_16, v0x125625ba0_17, v0x125625ba0_18;
v0x125625ba0_19 .array/port v0x125625ba0, 19;
v0x125625ba0_20 .array/port v0x125625ba0, 20;
v0x125625ba0_21 .array/port v0x125625ba0, 21;
v0x125625ba0_22 .array/port v0x125625ba0, 22;
E_0x12560ff00/5 .event edge, v0x125625ba0_19, v0x125625ba0_20, v0x125625ba0_21, v0x125625ba0_22;
v0x125625ba0_23 .array/port v0x125625ba0, 23;
v0x125625ba0_24 .array/port v0x125625ba0, 24;
v0x125625ba0_25 .array/port v0x125625ba0, 25;
v0x125625ba0_26 .array/port v0x125625ba0, 26;
E_0x12560ff00/6 .event edge, v0x125625ba0_23, v0x125625ba0_24, v0x125625ba0_25, v0x125625ba0_26;
v0x125625ba0_27 .array/port v0x125625ba0, 27;
v0x125625ba0_28 .array/port v0x125625ba0, 28;
v0x125625ba0_29 .array/port v0x125625ba0, 29;
v0x125625ba0_30 .array/port v0x125625ba0, 30;
E_0x12560ff00/7 .event edge, v0x125625ba0_27, v0x125625ba0_28, v0x125625ba0_29, v0x125625ba0_30;
v0x125625ba0_31 .array/port v0x125625ba0, 31;
E_0x12560ff00/8 .event edge, v0x125625ba0_31, v0x125625940_0;
E_0x12560ff00 .event/or E_0x12560ff00/0, E_0x12560ff00/1, E_0x12560ff00/2, E_0x12560ff00/3, E_0x12560ff00/4, E_0x12560ff00/5, E_0x12560ff00/6, E_0x12560ff00/7, E_0x12560ff00/8;
    .scope S_0x1256157e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 25, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 26, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 27, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 28, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %pushi/vec4 31, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125625ba0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x1256157e0;
T_1 ;
    %wait E_0x12560ff00;
    %load/vec4 v0x125625890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x125625ba0, 4;
    %store/vec4 v0x125625a00_0, 0, 32;
    %load/vec4 v0x125625940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x125625ba0, 4;
    %store/vec4 v0x125625ab0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1256157e0;
T_2 ;
    %wait E_0x125608690;
    %load/vec4 v0x125615b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x125625ff0_0;
    %load/vec4 v0x125625f40_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x125625ba0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x125607950;
T_3 ;
    %vpi_call 2 18 "$dumpfile", "build/regfile.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x125607950 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125626150_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125626150_0, 0, 1;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x1256264c0_0, 0, 5;
    %pushi/vec4 2864434671, 0, 32;
    %store/vec4 v0x125626570_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x125626200_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x125626290_0, 0, 5;
    %delay 5, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test/tb_regfile.v";
    "./src/regfile.v";
