

================================================================
== Vivado HLS Report for 'selectionSort'
================================================================
* Date:           Thu Jul 15 19:33:08 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        selectionSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.85|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    2|  131327|    3|  131328|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  1785|  131325|  7 ~ 515 |          -|          -|      255|    no    |
        | + Loop 1.1  |     2|     510|         2|          -|          -| 1 ~ 255 |    no    |
        +-------------+------+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     71|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    100|
|Register         |        -|      -|     145|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     145|    171|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_fu_147_p2                 |     +    |      0|  0|   8|           8|           1|
    |index_min_2_fu_158_p2       |     +    |      0|  0|  16|          16|           1|
    |exitcond1_i_fu_141_p2       |   icmp   |      0|  0|   3|           8|           2|
    |exitcond_i_fu_164_p2        |   icmp   |      0|  0|   6|          16|           8|
    |tmp_4_i_fu_180_p2           |   icmp   |      0|  0|   6|          16|          16|
    |j_i_index_min1_i_fu_186_p3  |  select  |      0|  0|  16|           1|          16|
    |min_i_min1_i_fu_193_p3      |  select  |      0|  0|  16|           1|          16|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  71|          66|          60|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |A_address0           |   8|          7|    8|         56|
    |A_d0                 |  16|          3|   16|         48|
    |ap_NS_fsm            |   4|         10|    1|         10|
    |index_min1_i_reg_88  |  16|          2|   16|         32|
    |index_min_reg_77     |   8|          2|    8|         16|
    |j_0_in_i_reg_108     |  16|          2|   16|         32|
    |min1_i_reg_98        |  16|          2|   16|         32|
    |p_0_reg_117          |  16|          2|   16|         32|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 100|         30|   97|        258|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |A_addr_1_reg_223         |   8|   0|    8|          0|
    |A_addr_2_reg_248         |   8|   0|    8|          0|
    |ap_CS_fsm                |   9|   0|    9|          0|
    |i_reg_218                |   8|   0|    8|          0|
    |index_min1_i_reg_88      |  16|   0|   16|          0|
    |index_min_2_reg_234      |  16|   0|   16|          0|
    |index_min_cast1_reg_209  |   8|   0|   16|          8|
    |index_min_reg_77         |   8|   0|    8|          0|
    |j_0_in_i_reg_108         |  16|   0|   16|          0|
    |min1_i_reg_98            |  16|   0|   16|          0|
    |min_2_reg_228            |  16|   0|   16|          0|
    |p_0_reg_117              |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 145|   0|  153|          8|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  selectionSort  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  selectionSort  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  selectionSort  | return value |
|ap_done          | out |    1| ap_ctrl_hs |  selectionSort  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  selectionSort  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  selectionSort  | return value |
|ap_return        | out |   16| ap_ctrl_hs |  selectionSort  | return value |
|indexOutputData  |  in |    8|   ap_none  | indexOutputData |    scalar    |
|operation_V      |  in |    1|   ap_none  |   operation_V   |    pointer   |
|A_address0       | out |    8|  ap_memory |        A        |     array    |
|A_ce0            | out |    1|  ap_memory |        A        |     array    |
|A_we0            | out |    1|  ap_memory |        A        |     array    |
|A_d0             | out |   16|  ap_memory |        A        |     array    |
|A_q0             |  in |   16|  ap_memory |        A        |     array    |
+-----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!operation_V_load)
	8  / (operation_V_load)
2 --> 
	3  / (!exitcond1_i)
	9  / (exitcond1_i)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond_i)
	6  / (exitcond_i)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
	9  / true
9 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_10 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %indexOutputData) nounwind, !map !19

ST_1: stg_11 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !25

ST_1: stg_12 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @selectionSort_str) nounwind

ST_1: indexOutputData_read [1/1] 0.00ns
:3  %indexOutputData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %indexOutputData) nounwind

ST_1: operation_V_load [1/1] 0.00ns
:4  %operation_V_load = load i1* @operation_V, align 1

ST_1: stg_15 [1/1] 1.57ns
:5  br i1 %operation_V_load, label %3, label %.preheader

ST_1: tmp [1/1] 0.00ns
:0  %tmp = sext i8 %indexOutputData_read to i64

ST_1: A_addr [1/1] 0.00ns
:1  %A_addr = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp

ST_1: A_load [2/2] 2.71ns
:2  %A_load = load i16* %A_addr, align 2


 <State 2>: 4.04ns
ST_2: index_min [1/1] 0.00ns
.preheader:0  %index_min = phi i8 [ %i, %2 ], [ 0, %0 ]

ST_2: index_min_cast1 [1/1] 0.00ns
.preheader:1  %index_min_cast1 = zext i8 %index_min to i16

ST_2: exitcond1_i [1/1] 2.47ns
.preheader:2  %exitcond1_i = icmp eq i8 %index_min, -1

ST_2: empty [1/1] 0.00ns
.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255) nounwind

ST_2: i [1/1] 1.67ns
.preheader:4  %i = add i8 %index_min, 1

ST_2: stg_24 [1/1] 1.57ns
.preheader:5  br i1 %exitcond1_i, label %selectionAlgorithm.exit, label %1

ST_2: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i8 %index_min to i64

ST_2: A_addr_1 [1/1] 0.00ns
:1  %A_addr_1 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_i

ST_2: min_2 [2/2] 2.71ns
:2  %min_2 = load i16* %A_addr_1, align 2


 <State 3>: 4.28ns
ST_3: min_2 [1/2] 2.71ns
:2  %min_2 = load i16* %A_addr_1, align 2

ST_3: stg_29 [1/1] 1.57ns
:3  br label %.backedge.i


 <State 4>: 4.62ns
ST_4: index_min1_i [1/1] 0.00ns
.backedge.i:0  %index_min1_i = phi i16 [ %index_min_cast1, %1 ], [ %j_i_index_min1_i, %.backedge.i.backedge ]

ST_4: min1_i [1/1] 0.00ns
.backedge.i:1  %min1_i = phi i16 [ %min_2, %1 ], [ %min_i_min1_i, %.backedge.i.backedge ]

ST_4: j_0_in_i [1/1] 0.00ns
.backedge.i:2  %j_0_in_i = phi i16 [ %index_min_cast1, %1 ], [ %index_min_2, %.backedge.i.backedge ]

ST_4: index_min_2 [1/1] 1.91ns
.backedge.i:3  %index_min_2 = add i16 %j_0_in_i, 1

ST_4: exitcond_i [1/1] 2.77ns
.backedge.i:4  %exitcond_i = icmp eq i16 %j_0_in_i, 255

ST_4: empty_2 [1/1] 0.00ns
.backedge.i:5  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 255, i64 0) nounwind

ST_4: stg_36 [1/1] 0.00ns
.backedge.i:6  br i1 %exitcond_i, label %2, label %.backedge.i.backedge

ST_4: tmp_3_i [1/1] 0.00ns
.backedge.i.backedge:0  %tmp_3_i = sext i16 %index_min_2 to i64

ST_4: A_addr_3 [1/1] 0.00ns
.backedge.i.backedge:1  %A_addr_3 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_3_i

ST_4: min [2/2] 2.71ns
.backedge.i.backedge:2  %min = load i16* %A_addr_3, align 2

ST_4: tmp_1_i [1/1] 0.00ns
:0  %tmp_1_i = sext i16 %index_min1_i to i64

ST_4: A_addr_2 [1/1] 0.00ns
:1  %A_addr_2 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_1_i

ST_4: A_load_2 [2/2] 2.71ns
:2  %A_load_2 = load i16* %A_addr_2, align 2


 <State 5>: 6.85ns
ST_5: min [1/2] 2.71ns
.backedge.i.backedge:2  %min = load i16* %A_addr_3, align 2

ST_5: tmp_4_i [1/1] 2.77ns
.backedge.i.backedge:3  %tmp_4_i = icmp slt i16 %min, %min1_i

ST_5: j_i_index_min1_i [1/1] 1.37ns
.backedge.i.backedge:4  %j_i_index_min1_i = select i1 %tmp_4_i, i16 %index_min_2, i16 %index_min1_i

ST_5: min_i_min1_i [1/1] 1.37ns
.backedge.i.backedge:5  %min_i_min1_i = select i1 %tmp_4_i, i16 %min, i16 %min1_i

ST_5: stg_47 [1/1] 0.00ns
.backedge.i.backedge:6  br label %.backedge.i


 <State 6>: 5.42ns
ST_6: A_load_2 [1/2] 2.71ns
:2  %A_load_2 = load i16* %A_addr_2, align 2

ST_6: stg_49 [1/1] 2.71ns
:3  store i16 %A_load_2, i16* %A_addr_1, align 2


 <State 7>: 2.71ns
ST_7: stg_50 [1/1] 2.71ns
:4  store i16 %min_2, i16* %A_addr_2, align 2

ST_7: stg_51 [1/1] 0.00ns
:5  br label %.preheader


 <State 8>: 4.28ns
ST_8: A_load [1/2] 2.71ns
:2  %A_load = load i16* %A_addr, align 2

ST_8: stg_53 [1/1] 1.57ns
:3  br label %selectionAlgorithm.exit


 <State 9>: 0.00ns
ST_9: p_0 [1/1] 0.00ns
selectionAlgorithm.exit:0  %p_0 = phi i16 [ %A_load, %3 ], [ 0, %.preheader ]

ST_9: stg_55 [1/1] 0.00ns
selectionAlgorithm.exit:1  ret i16 %p_0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indexOutputData]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ operation_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=1; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10               (specbitsmap      ) [ 0000000000]
stg_11               (specbitsmap      ) [ 0000000000]
stg_12               (spectopmodule    ) [ 0000000000]
indexOutputData_read (read             ) [ 0000000000]
operation_V_load     (load             ) [ 0100000000]
stg_15               (br               ) [ 0111111100]
tmp                  (sext             ) [ 0000000000]
A_addr               (getelementptr    ) [ 0000000010]
index_min            (phi              ) [ 0010000000]
index_min_cast1      (zext             ) [ 0001110000]
exitcond1_i          (icmp             ) [ 0011111100]
empty                (speclooptripcount) [ 0000000000]
i                    (add              ) [ 0111111100]
stg_24               (br               ) [ 0011111111]
tmp_i                (zext             ) [ 0000000000]
A_addr_1             (getelementptr    ) [ 0001111000]
min_2                (load             ) [ 0011111100]
stg_29               (br               ) [ 0011111100]
index_min1_i         (phi              ) [ 0000110000]
min1_i               (phi              ) [ 0000110000]
j_0_in_i             (phi              ) [ 0000100000]
index_min_2          (add              ) [ 0011111100]
exitcond_i           (icmp             ) [ 0011111100]
empty_2              (speclooptripcount) [ 0000000000]
stg_36               (br               ) [ 0000000000]
tmp_3_i              (sext             ) [ 0000000000]
A_addr_3             (getelementptr    ) [ 0000010000]
tmp_1_i              (sext             ) [ 0000000000]
A_addr_2             (getelementptr    ) [ 0000001100]
min                  (load             ) [ 0000000000]
tmp_4_i              (icmp             ) [ 0000000000]
j_i_index_min1_i     (select           ) [ 0011111100]
min_i_min1_i         (select           ) [ 0011111100]
stg_47               (br               ) [ 0011111100]
A_load_2             (load             ) [ 0000000000]
stg_49               (store            ) [ 0000000000]
stg_50               (store            ) [ 0000000000]
stg_51               (br               ) [ 0111111100]
A_load               (load             ) [ 0010000011]
stg_53               (br               ) [ 0010000011]
p_0                  (phi              ) [ 0000000001]
stg_55               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indexOutputData">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indexOutputData"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="operation_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="selectionSort_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="indexOutputData_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indexOutputData_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="A_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="8" slack="0"/>
<pin id="44" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="8" slack="0"/>
<pin id="49" dir="0" index="1" bw="16" slack="0"/>
<pin id="50" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/1 min_2/2 min/4 A_load_2/4 stg_49/6 stg_50/7 "/>
</bind>
</comp>

<comp id="52" class="1004" name="A_addr_1_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="8" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="A_addr_3_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="16" slack="0"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A_addr_2_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/4 "/>
</bind>
</comp>

<comp id="77" class="1005" name="index_min_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="1"/>
<pin id="79" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="index_min (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="index_min_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="1" slack="1"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_min/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="index_min1_i_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="1"/>
<pin id="90" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="index_min1_i (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="index_min1_i_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="2"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="16" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_min1_i/4 "/>
</bind>
</comp>

<comp id="98" class="1005" name="min1_i_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="1"/>
<pin id="100" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="min1_i (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="min1_i_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="16" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min1_i/4 "/>
</bind>
</comp>

<comp id="108" class="1005" name="j_0_in_i_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in_i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="j_0_in_i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="2"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="16" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in_i/4 "/>
</bind>
</comp>

<comp id="117" class="1005" name="p_0_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="1"/>
<pin id="119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_0_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="operation_V_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="operation_V_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="index_min_cast1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_min_cast1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond1_i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="index_min_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_min_2/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond_i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_3_i_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_i/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_1_i_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_i/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_4_i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="1"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="j_i_index_min1_i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="1"/>
<pin id="189" dir="0" index="2" bw="16" slack="1"/>
<pin id="190" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_i_index_min1_i/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="min_i_min1_i_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="1"/>
<pin id="197" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_i_min1_i/5 "/>
</bind>
</comp>

<comp id="204" class="1005" name="A_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="1"/>
<pin id="206" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="index_min_cast1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="2"/>
<pin id="211" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="index_min_cast1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="223" class="1005" name="A_addr_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="min_2_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="1"/>
<pin id="230" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="min_2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="index_min_2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="index_min_2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="A_addr_3_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="A_addr_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="j_i_index_min1_i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="1"/>
<pin id="255" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="j_i_index_min1_i "/>
</bind>
</comp>

<comp id="258" class="1005" name="min_i_min1_i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="min_i_min1_i "/>
</bind>
</comp>

<comp id="263" class="1005" name="A_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="1"/>
<pin id="265" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="16" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="52" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="60" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="68" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="76"><net_src comp="47" pin="2"/><net_sink comp="47" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="97"><net_src comp="91" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="107"><net_src comp="101" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="140"><net_src comp="81" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="81" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="81" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="81" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="162"><net_src comp="111" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="111" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="158" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="178"><net_src comp="91" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="184"><net_src comp="47" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="98" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="88" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="180" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="47" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="98" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="207"><net_src comp="40" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="212"><net_src comp="137" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="221"><net_src comp="147" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="226"><net_src comp="52" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="231"><net_src comp="47" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="237"><net_src comp="158" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="246"><net_src comp="60" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="251"><net_src comp="68" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="256"><net_src comp="186" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="261"><net_src comp="193" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="266"><net_src comp="47" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="121" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {6 7 }
 - Input state : 
	Port: selectionSort : indexOutputData | {1 }
	Port: selectionSort : operation_V | {1 }
	Port: selectionSort : A | {1 2 3 4 5 6 8 }
  - Chain level:
	State 1
		stg_15 : 1
		A_addr : 1
		A_load : 2
	State 2
		index_min_cast1 : 1
		exitcond1_i : 1
		i : 1
		stg_24 : 2
		tmp_i : 1
		A_addr_1 : 2
		min_2 : 3
	State 3
	State 4
		index_min_2 : 1
		exitcond_i : 1
		stg_36 : 2
		tmp_3_i : 2
		A_addr_3 : 3
		min : 4
		tmp_1_i : 1
		A_addr_2 : 2
		A_load_2 : 3
	State 5
		tmp_4_i : 1
		j_i_index_min1_i : 2
		min_i_min1_i : 2
	State 6
		stg_49 : 1
	State 7
	State 8
	State 9
		stg_55 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|  select  |     j_i_index_min1_i_fu_186     |    0    |    16   |
|          |       min_i_min1_i_fu_193       |    0    |    16   |
|----------|---------------------------------|---------|---------|
|    add   |             i_fu_147            |    0    |    8    |
|          |        index_min_2_fu_158       |    0    |    16   |
|----------|---------------------------------|---------|---------|
|          |        exitcond1_i_fu_141       |    0    |    3    |
|   icmp   |        exitcond_i_fu_164        |    0    |    6    |
|          |          tmp_4_i_fu_180         |    0    |    6    |
|----------|---------------------------------|---------|---------|
|   read   | indexOutputData_read_read_fu_34 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            tmp_fu_132           |    0    |    0    |
|   sext   |          tmp_3_i_fu_170         |    0    |    0    |
|          |          tmp_1_i_fu_175         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |      index_min_cast1_fu_137     |    0    |    0    |
|          |           tmp_i_fu_153          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    71   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    A_addr_1_reg_223    |    8   |
|    A_addr_2_reg_248    |    8   |
|    A_addr_3_reg_243    |    8   |
|     A_addr_reg_204     |    8   |
|     A_load_reg_263     |   16   |
|        i_reg_218       |    8   |
|   index_min1_i_reg_88  |   16   |
|   index_min_2_reg_234  |   16   |
| index_min_cast1_reg_209|   16   |
|    index_min_reg_77    |    8   |
|    j_0_in_i_reg_108    |   16   |
|j_i_index_min1_i_reg_253|   16   |
|      min1_i_reg_98     |   16   |
|      min_2_reg_228     |   16   |
|  min_i_min1_i_reg_258  |   16   |
|       p_0_reg_117      |   16   |
+------------------------+--------+
|          Total         |   208  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   8  |   8  |   64   ||    16   |
| grp_access_fu_47 |  p1  |   2  |  16  |   32   ||    16   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   96   ||   3.51  ||    32   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   71   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   32   |
|  Register |    -   |   208  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   208  |   103  |
+-----------+--------+--------+--------+
