{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581304665539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581304665551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 21:17:45 2020 " "Processing started: Sun Feb 09 21:17:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581304665551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304665551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 16bitadders -c lab4_adders_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off 16bitadders -c lab4_adders_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304665551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581304667395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581304667396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685132 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "lab4_adders_toplevel.sv(14) " "Verilog HDL syntax warning at lab4_adders_toplevel.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "lab4_adders_toplevel.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/lab4_adders_toplevel.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1581304685142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_adders_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_adders_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_adders_toplevel " "Found entity 1: lab4_adders_toplevel" {  } { { "lab4_adders_toplevel.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/lab4_adders_toplevel.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "carry_select_adder.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/carry_select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/carry_lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder2.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder2 " "Found entity 1: adder2" {  } { { "adder2.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/adder2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripple_adder_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder_testbench " "Found entity 1: ripple_adder_testbench" {  } { { "ripple_adder_testbench.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/ripple_adder_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_middle_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_middle_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_middle_module " "Found entity 1: carry_middle_module" {  } { { "carry_middle_module.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/carry_middle_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_cla.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_cla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_cla " "Found entity 1: full_adder_cla" {  } { { "full_adder_cla.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/full_adder_cla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file cla_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla_testbench " "Found entity 1: cla_testbench" {  } { { "cla_testbench.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/cla_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_middle_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file csa_middle_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_Middle_Module " "Found entity 1: CSA_Middle_Module" {  } { { "CSA_Middle_Module.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/CSA_Middle_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_ripple_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_ripple_adder " "Found entity 1: four_bit_ripple_adder" {  } { { "four_bit_ripple_adder.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/four_bit_ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_mux " "Found entity 1: two_bit_mux" {  } { { "two_bit_mux.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/two_bit_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file csa_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csa_testbench " "Found entity 1: csa_testbench" {  } { { "csa_testbench.sv" "" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/csa_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581304685384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304685384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "carry_select_adder " "Elaborating entity \"carry_select_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581304685488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_ripple_adder four_bit_ripple_adder:adder0 " "Elaborating entity \"four_bit_ripple_adder\" for hierarchy \"four_bit_ripple_adder:adder0\"" {  } { { "carry_select_adder.sv" "adder0" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/carry_select_adder.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581304685498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder2 four_bit_ripple_adder:adder0\|adder2:adder0 " "Elaborating entity \"adder2\" for hierarchy \"four_bit_ripple_adder:adder0\|adder2:adder0\"" {  } { { "four_bit_ripple_adder.sv" "adder0" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/four_bit_ripple_adder.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581304685505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder four_bit_ripple_adder:adder0\|adder2:adder0\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"four_bit_ripple_adder:adder0\|adder2:adder0\|full_adder:FA0\"" {  } { { "adder2.sv" "FA0" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/adder2.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581304685511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_Middle_Module CSA_Middle_Module:middle0 " "Elaborating entity \"CSA_Middle_Module\" for hierarchy \"CSA_Middle_Module:middle0\"" {  } { { "carry_select_adder.sv" "middle0" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/carry_select_adder.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581304685534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_mux CSA_Middle_Module:middle0\|two_bit_mux:mux0 " "Elaborating entity \"two_bit_mux\" for hierarchy \"CSA_Middle_Module:middle0\|two_bit_mux:mux0\"" {  } { { "CSA_Middle_Module.sv" "mux0" { Text "D:/Ishaan/Desktop/16-bit adders-20200209T231142Z-001/16-bit adders/CSA_Middle_Module.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581304685584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581304686653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581304687624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581304687624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581304687752 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581304687752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581304687752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581304687752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581304687827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 21:18:07 2020 " "Processing ended: Sun Feb 09 21:18:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581304687827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581304687827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581304687827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581304687827 ""}
