# DONE
- Stage 1 - 4 logic

# TODO
- Fix stage 3 and stage 4 of `kirsch.vhd`
	- main issue is bit arrangement of each signal (ie, the width of each signal is hard to match)
	- second issue is we're considering moving the shifter in stage 3 to stage 4 (doing right now)
