

================================================================
== Synthesis Summary Report of 'mat_mul'
================================================================
+ General Information: 
    * Date:           Tue May  6 19:38:00 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        hls_test
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |                      Modules                      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |                      & Loops                      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ mat_mul                                          |    II|  0.01|       37|  123.321|         -|       32|     -|    rewind|     -|  6 (~0%)|  892 (~0%)|  709 (~0%)|    -|
    | o VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |     -|  2.93|       35|  116.655|         5|        1|    32|       yes|     -|        -|          -|          -|    -|
    +---------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* BRAM
+-------------+------------+---------------+
| Interface   | Data Width | Address Width |
+-------------+------------+---------------+
| in1_PORTA   | 32         | 32            |
| in1_PORTB   | 32         | 32            |
| in2_PORTA   | 32         | 32            |
| in2_PORTB   | 32         | 32            |
| out_r_PORTA | 32         | 32            |
+-------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in1      | in        | int*     |
| in2      | in        | int*     |
| out      | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| in1      | in1_PORTA    | interface |
| in1      | in1_PORTB    | interface |
| in2      | in2_PORTA    | interface |
| in2      | in2_PORTB    | interface |
| out      | out_r_PORTA  | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+---------------------------+-----+--------+---------------+--------+----------+---------+
| Name                      | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+---------------------------+-----+--------+---------------+--------+----------+---------+
| + mat_mul                 | 6   |        |               |        |          |         |
|   add_ln9_fu_235_p2       |     |        | add_ln9       | add    | fabric   | 0       |
|   select_ln9_fu_241_p3    |     |        | select_ln9    | select | auto_sel | 0       |
|   select_ln9_1_fu_249_p3  |     |        | select_ln9_1  | select | auto_sel | 0       |
|   select_ln9_2_fu_475_p3  |     |        | select_ln9_2  | select | auto_sel | 0       |
|   or_ln9_fu_257_p2        |     |        | or_ln9        | or     | auto     | 0       |
|   i_fu_263_p3             |     |        | i             | select | auto_sel | 0       |
|   add_ln10_fu_275_p2      |     |        | add_ln10      | add    | fabric   | 0       |
|   k_mid2_fu_281_p3        |     |        | k_mid2        | select | auto_sel | 0       |
|   sum_mid2_fu_483_p3      |     |        | sum_mid2      | select | auto_sel | 0       |
|   j_fu_293_p3             |     |        | j             | select | auto_sel | 0       |
|   add_ln16_fu_313_p2      |     |        | add_ln16      | add    | fabric   | 0       |
|   add_ln14_1_fu_323_p2    |     |        | add_ln14_1    | add    | fabric   | 0       |
|   add_ln14_2_fu_342_p2    |     |        | add_ln14_2    | add    | fabric   | 0       |
|   add_ln14_3_fu_384_p2    |     |        | add_ln14_3    | add    | fabric   | 0       |
|   mul_32s_32s_32_2_1_U1   | 3   |        | mul_ln14      | mul    | auto     | 1       |
|   mul_32s_32s_32_2_1_U2   | 3   |        | mul_ln14_1    | mul    | auto     | 1       |
|   k_fu_395_p2             |     |        | k             | add    | fabric   | 0       |
|   xor_ln12_fu_409_p2      |     |        | xor_ln12      | xor    | auto     | 0       |
|   add_ln9_1_fu_415_p2     |     |        | add_ln9_1     | add    | fabric   | 0       |
|   add_ln10_1_fu_421_p2    |     |        | add_ln10_1    | add    | fabric   | 0       |
|   select_ln10_1_fu_427_p3 |     |        | select_ln10_1 | select | auto_sel | 0       |
|   icmp_ln10_fu_435_p2     |     |        | icmp_ln10     | seteq  | auto     | 0       |
|   icmp_ln9_fu_441_p2      |     |        | icmp_ln9      | seteq  | auto     | 0       |
+---------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + mat_mul         |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------+----------------------------------+
| Type      | Options                    | Location                         |
+-----------+----------------------------+----------------------------------+
| interface | port=return mode=s_axilite | mat_mul.cpp:4 in mat_mul, return |
| interface | port=in1 mode=bram         | mat_mul.cpp:5 in mat_mul, in1    |
| interface | port=in2 mode=bram         | mat_mul.cpp:6 in mat_mul, in2    |
| interface | port=out mode=bram         | mat_mul.cpp:7 in mat_mul, out    |
| unroll    | factor=2                   | mat_mul.cpp:13 in mat_mul        |
+-----------+----------------------------+----------------------------------+


