
Lab2_Microcon_FRA222.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009340  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08009518  08009518  00019518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009558  08009558  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08009558  08009558  00019558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009560  08009560  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009560  08009560  00019560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009564  08009564  00019564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009568  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004bc  20000078  080095e0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000534  080095e0  00020534  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017dc4  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a8c  00000000  00000000  00037eaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014d8  00000000  00000000  0003a940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001051  00000000  00000000  0003be18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028b6f  00000000  00000000  0003ce69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000180bf  00000000  00000000  000659d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00113a70  00000000  00000000  0007da97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005e4c  00000000  00000000  00191508  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00197354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000078 	.word	0x20000078
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009500 	.word	0x08009500

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000007c 	.word	0x2000007c
 8000214:	08009500 	.word	0x08009500

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba4:	f000 b970 	b.w	8000e88 <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f806 	bl	8000bc0 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__udivmoddi4>:
 8000bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc4:	9e08      	ldr	r6, [sp, #32]
 8000bc6:	460d      	mov	r5, r1
 8000bc8:	4604      	mov	r4, r0
 8000bca:	460f      	mov	r7, r1
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d14a      	bne.n	8000c66 <__udivmoddi4+0xa6>
 8000bd0:	428a      	cmp	r2, r1
 8000bd2:	4694      	mov	ip, r2
 8000bd4:	d965      	bls.n	8000ca2 <__udivmoddi4+0xe2>
 8000bd6:	fab2 f382 	clz	r3, r2
 8000bda:	b143      	cbz	r3, 8000bee <__udivmoddi4+0x2e>
 8000bdc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000be0:	f1c3 0220 	rsb	r2, r3, #32
 8000be4:	409f      	lsls	r7, r3
 8000be6:	fa20 f202 	lsr.w	r2, r0, r2
 8000bea:	4317      	orrs	r7, r2
 8000bec:	409c      	lsls	r4, r3
 8000bee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000bf2:	fa1f f58c 	uxth.w	r5, ip
 8000bf6:	fbb7 f1fe 	udiv	r1, r7, lr
 8000bfa:	0c22      	lsrs	r2, r4, #16
 8000bfc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c00:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c04:	fb01 f005 	mul.w	r0, r1, r5
 8000c08:	4290      	cmp	r0, r2
 8000c0a:	d90a      	bls.n	8000c22 <__udivmoddi4+0x62>
 8000c0c:	eb1c 0202 	adds.w	r2, ip, r2
 8000c10:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c14:	f080 811c 	bcs.w	8000e50 <__udivmoddi4+0x290>
 8000c18:	4290      	cmp	r0, r2
 8000c1a:	f240 8119 	bls.w	8000e50 <__udivmoddi4+0x290>
 8000c1e:	3902      	subs	r1, #2
 8000c20:	4462      	add	r2, ip
 8000c22:	1a12      	subs	r2, r2, r0
 8000c24:	b2a4      	uxth	r4, r4
 8000c26:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c2a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c2e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c32:	fb00 f505 	mul.w	r5, r0, r5
 8000c36:	42a5      	cmp	r5, r4
 8000c38:	d90a      	bls.n	8000c50 <__udivmoddi4+0x90>
 8000c3a:	eb1c 0404 	adds.w	r4, ip, r4
 8000c3e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c42:	f080 8107 	bcs.w	8000e54 <__udivmoddi4+0x294>
 8000c46:	42a5      	cmp	r5, r4
 8000c48:	f240 8104 	bls.w	8000e54 <__udivmoddi4+0x294>
 8000c4c:	4464      	add	r4, ip
 8000c4e:	3802      	subs	r0, #2
 8000c50:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c54:	1b64      	subs	r4, r4, r5
 8000c56:	2100      	movs	r1, #0
 8000c58:	b11e      	cbz	r6, 8000c62 <__udivmoddi4+0xa2>
 8000c5a:	40dc      	lsrs	r4, r3
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	e9c6 4300 	strd	r4, r3, [r6]
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	428b      	cmp	r3, r1
 8000c68:	d908      	bls.n	8000c7c <__udivmoddi4+0xbc>
 8000c6a:	2e00      	cmp	r6, #0
 8000c6c:	f000 80ed 	beq.w	8000e4a <__udivmoddi4+0x28a>
 8000c70:	2100      	movs	r1, #0
 8000c72:	e9c6 0500 	strd	r0, r5, [r6]
 8000c76:	4608      	mov	r0, r1
 8000c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7c:	fab3 f183 	clz	r1, r3
 8000c80:	2900      	cmp	r1, #0
 8000c82:	d149      	bne.n	8000d18 <__udivmoddi4+0x158>
 8000c84:	42ab      	cmp	r3, r5
 8000c86:	d302      	bcc.n	8000c8e <__udivmoddi4+0xce>
 8000c88:	4282      	cmp	r2, r0
 8000c8a:	f200 80f8 	bhi.w	8000e7e <__udivmoddi4+0x2be>
 8000c8e:	1a84      	subs	r4, r0, r2
 8000c90:	eb65 0203 	sbc.w	r2, r5, r3
 8000c94:	2001      	movs	r0, #1
 8000c96:	4617      	mov	r7, r2
 8000c98:	2e00      	cmp	r6, #0
 8000c9a:	d0e2      	beq.n	8000c62 <__udivmoddi4+0xa2>
 8000c9c:	e9c6 4700 	strd	r4, r7, [r6]
 8000ca0:	e7df      	b.n	8000c62 <__udivmoddi4+0xa2>
 8000ca2:	b902      	cbnz	r2, 8000ca6 <__udivmoddi4+0xe6>
 8000ca4:	deff      	udf	#255	; 0xff
 8000ca6:	fab2 f382 	clz	r3, r2
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	f040 8090 	bne.w	8000dd0 <__udivmoddi4+0x210>
 8000cb0:	1a8a      	subs	r2, r1, r2
 8000cb2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cb6:	fa1f fe8c 	uxth.w	lr, ip
 8000cba:	2101      	movs	r1, #1
 8000cbc:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cc0:	fb07 2015 	mls	r0, r7, r5, r2
 8000cc4:	0c22      	lsrs	r2, r4, #16
 8000cc6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cca:	fb0e f005 	mul.w	r0, lr, r5
 8000cce:	4290      	cmp	r0, r2
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0x124>
 8000cd2:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd6:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x122>
 8000cdc:	4290      	cmp	r0, r2
 8000cde:	f200 80cb 	bhi.w	8000e78 <__udivmoddi4+0x2b8>
 8000ce2:	4645      	mov	r5, r8
 8000ce4:	1a12      	subs	r2, r2, r0
 8000ce6:	b2a4      	uxth	r4, r4
 8000ce8:	fbb2 f0f7 	udiv	r0, r2, r7
 8000cec:	fb07 2210 	mls	r2, r7, r0, r2
 8000cf0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cf4:	fb0e fe00 	mul.w	lr, lr, r0
 8000cf8:	45a6      	cmp	lr, r4
 8000cfa:	d908      	bls.n	8000d0e <__udivmoddi4+0x14e>
 8000cfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000d00:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d04:	d202      	bcs.n	8000d0c <__udivmoddi4+0x14c>
 8000d06:	45a6      	cmp	lr, r4
 8000d08:	f200 80bb 	bhi.w	8000e82 <__udivmoddi4+0x2c2>
 8000d0c:	4610      	mov	r0, r2
 8000d0e:	eba4 040e 	sub.w	r4, r4, lr
 8000d12:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d16:	e79f      	b.n	8000c58 <__udivmoddi4+0x98>
 8000d18:	f1c1 0720 	rsb	r7, r1, #32
 8000d1c:	408b      	lsls	r3, r1
 8000d1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d26:	fa05 f401 	lsl.w	r4, r5, r1
 8000d2a:	fa20 f307 	lsr.w	r3, r0, r7
 8000d2e:	40fd      	lsrs	r5, r7
 8000d30:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d34:	4323      	orrs	r3, r4
 8000d36:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d3a:	fa1f fe8c 	uxth.w	lr, ip
 8000d3e:	fb09 5518 	mls	r5, r9, r8, r5
 8000d42:	0c1c      	lsrs	r4, r3, #16
 8000d44:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d48:	fb08 f50e 	mul.w	r5, r8, lr
 8000d4c:	42a5      	cmp	r5, r4
 8000d4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d52:	fa00 f001 	lsl.w	r0, r0, r1
 8000d56:	d90b      	bls.n	8000d70 <__udivmoddi4+0x1b0>
 8000d58:	eb1c 0404 	adds.w	r4, ip, r4
 8000d5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d60:	f080 8088 	bcs.w	8000e74 <__udivmoddi4+0x2b4>
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	f240 8085 	bls.w	8000e74 <__udivmoddi4+0x2b4>
 8000d6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d6e:	4464      	add	r4, ip
 8000d70:	1b64      	subs	r4, r4, r5
 8000d72:	b29d      	uxth	r5, r3
 8000d74:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d78:	fb09 4413 	mls	r4, r9, r3, r4
 8000d7c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d80:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d84:	45a6      	cmp	lr, r4
 8000d86:	d908      	bls.n	8000d9a <__udivmoddi4+0x1da>
 8000d88:	eb1c 0404 	adds.w	r4, ip, r4
 8000d8c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000d90:	d26c      	bcs.n	8000e6c <__udivmoddi4+0x2ac>
 8000d92:	45a6      	cmp	lr, r4
 8000d94:	d96a      	bls.n	8000e6c <__udivmoddi4+0x2ac>
 8000d96:	3b02      	subs	r3, #2
 8000d98:	4464      	add	r4, ip
 8000d9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9e:	fba3 9502 	umull	r9, r5, r3, r2
 8000da2:	eba4 040e 	sub.w	r4, r4, lr
 8000da6:	42ac      	cmp	r4, r5
 8000da8:	46c8      	mov	r8, r9
 8000daa:	46ae      	mov	lr, r5
 8000dac:	d356      	bcc.n	8000e5c <__udivmoddi4+0x29c>
 8000dae:	d053      	beq.n	8000e58 <__udivmoddi4+0x298>
 8000db0:	b156      	cbz	r6, 8000dc8 <__udivmoddi4+0x208>
 8000db2:	ebb0 0208 	subs.w	r2, r0, r8
 8000db6:	eb64 040e 	sbc.w	r4, r4, lr
 8000dba:	fa04 f707 	lsl.w	r7, r4, r7
 8000dbe:	40ca      	lsrs	r2, r1
 8000dc0:	40cc      	lsrs	r4, r1
 8000dc2:	4317      	orrs	r7, r2
 8000dc4:	e9c6 7400 	strd	r7, r4, [r6]
 8000dc8:	4618      	mov	r0, r3
 8000dca:	2100      	movs	r1, #0
 8000dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd0:	f1c3 0120 	rsb	r1, r3, #32
 8000dd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000dd8:	fa20 f201 	lsr.w	r2, r0, r1
 8000ddc:	fa25 f101 	lsr.w	r1, r5, r1
 8000de0:	409d      	lsls	r5, r3
 8000de2:	432a      	orrs	r2, r5
 8000de4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000de8:	fa1f fe8c 	uxth.w	lr, ip
 8000dec:	fbb1 f0f7 	udiv	r0, r1, r7
 8000df0:	fb07 1510 	mls	r5, r7, r0, r1
 8000df4:	0c11      	lsrs	r1, r2, #16
 8000df6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000dfa:	fb00 f50e 	mul.w	r5, r0, lr
 8000dfe:	428d      	cmp	r5, r1
 8000e00:	fa04 f403 	lsl.w	r4, r4, r3
 8000e04:	d908      	bls.n	8000e18 <__udivmoddi4+0x258>
 8000e06:	eb1c 0101 	adds.w	r1, ip, r1
 8000e0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e0e:	d22f      	bcs.n	8000e70 <__udivmoddi4+0x2b0>
 8000e10:	428d      	cmp	r5, r1
 8000e12:	d92d      	bls.n	8000e70 <__udivmoddi4+0x2b0>
 8000e14:	3802      	subs	r0, #2
 8000e16:	4461      	add	r1, ip
 8000e18:	1b49      	subs	r1, r1, r5
 8000e1a:	b292      	uxth	r2, r2
 8000e1c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e20:	fb07 1115 	mls	r1, r7, r5, r1
 8000e24:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e28:	fb05 f10e 	mul.w	r1, r5, lr
 8000e2c:	4291      	cmp	r1, r2
 8000e2e:	d908      	bls.n	8000e42 <__udivmoddi4+0x282>
 8000e30:	eb1c 0202 	adds.w	r2, ip, r2
 8000e34:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e38:	d216      	bcs.n	8000e68 <__udivmoddi4+0x2a8>
 8000e3a:	4291      	cmp	r1, r2
 8000e3c:	d914      	bls.n	8000e68 <__udivmoddi4+0x2a8>
 8000e3e:	3d02      	subs	r5, #2
 8000e40:	4462      	add	r2, ip
 8000e42:	1a52      	subs	r2, r2, r1
 8000e44:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e48:	e738      	b.n	8000cbc <__udivmoddi4+0xfc>
 8000e4a:	4631      	mov	r1, r6
 8000e4c:	4630      	mov	r0, r6
 8000e4e:	e708      	b.n	8000c62 <__udivmoddi4+0xa2>
 8000e50:	4639      	mov	r1, r7
 8000e52:	e6e6      	b.n	8000c22 <__udivmoddi4+0x62>
 8000e54:	4610      	mov	r0, r2
 8000e56:	e6fb      	b.n	8000c50 <__udivmoddi4+0x90>
 8000e58:	4548      	cmp	r0, r9
 8000e5a:	d2a9      	bcs.n	8000db0 <__udivmoddi4+0x1f0>
 8000e5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e60:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e64:	3b01      	subs	r3, #1
 8000e66:	e7a3      	b.n	8000db0 <__udivmoddi4+0x1f0>
 8000e68:	4645      	mov	r5, r8
 8000e6a:	e7ea      	b.n	8000e42 <__udivmoddi4+0x282>
 8000e6c:	462b      	mov	r3, r5
 8000e6e:	e794      	b.n	8000d9a <__udivmoddi4+0x1da>
 8000e70:	4640      	mov	r0, r8
 8000e72:	e7d1      	b.n	8000e18 <__udivmoddi4+0x258>
 8000e74:	46d0      	mov	r8, sl
 8000e76:	e77b      	b.n	8000d70 <__udivmoddi4+0x1b0>
 8000e78:	3d02      	subs	r5, #2
 8000e7a:	4462      	add	r2, ip
 8000e7c:	e732      	b.n	8000ce4 <__udivmoddi4+0x124>
 8000e7e:	4608      	mov	r0, r1
 8000e80:	e70a      	b.n	8000c98 <__udivmoddi4+0xd8>
 8000e82:	4464      	add	r4, ip
 8000e84:	3802      	subs	r0, #2
 8000e86:	e742      	b.n	8000d0e <__udivmoddi4+0x14e>

08000e88 <__aeabi_idiv0>:
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop

08000e8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e90:	f002 f953 	bl	800313a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e94:	f000 f86a 	bl	8000f6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e98:	f000 fb1e 	bl	80014d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e9c:	f000 faf2 	bl	8001484 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8000ea0:	f000 f938 	bl	8001114 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 8000ea4:	f000 f9da 	bl	800125c <MX_TIM2_Init>
  MX_ADC1_Init();
 8000ea8:	f000 f8ac 	bl	8001004 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000eac:	f000 f97c 	bl	80011a8 <MX_TIM1_Init>
  MX_TIM5_Init();
 8000eb0:	f000 fa70 	bl	8001394 <MX_TIM5_Init>
  MX_TIM3_Init();
 8000eb4:	f000 fa20 	bl	80012f8 <MX_TIM3_Init>

//	kp = 510;
//	ki = 10;
//	kd = 0.01;

	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8000eb8:	2104      	movs	r1, #4
 8000eba:	4820      	ldr	r0, [pc, #128]	; (8000f3c <main+0xb0>)
 8000ebc:	f006 f80c 	bl	8006ed8 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0);
 8000ec0:	4b1e      	ldr	r3, [pc, #120]	; (8000f3c <main+0xb0>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_Base_Start(&htim2);
 8000ec8:	481d      	ldr	r0, [pc, #116]	; (8000f40 <main+0xb4>)
 8000eca:	f005 febb 	bl	8006c44 <HAL_TIM_Base_Start>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000ece:	217f      	movs	r1, #127	; 0x7f
 8000ed0:	481c      	ldr	r0, [pc, #112]	; (8000f44 <main+0xb8>)
 8000ed2:	f003 ff5f 	bl	8004d94 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, ADC, 2);
 8000ed6:	2202      	movs	r2, #2
 8000ed8:	491b      	ldr	r1, [pc, #108]	; (8000f48 <main+0xbc>)
 8000eda:	481a      	ldr	r0, [pc, #104]	; (8000f44 <main+0xb8>)
 8000edc:	f002 fde2 	bl	8003aa4 <HAL_ADC_Start_DMA>
	reset_pos();
 8000ee0:	f000 fb96 	bl	8001610 <reset_pos>

	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8000ee4:	213c      	movs	r1, #60	; 0x3c
 8000ee6:	4819      	ldr	r0, [pc, #100]	; (8000f4c <main+0xc0>)
 8000ee8:	f006 f9ae 	bl	8007248 <HAL_TIM_Encoder_Start>
	trajec_target = -10;
 8000eec:	4b18      	ldr	r3, [pc, #96]	; (8000f50 <main+0xc4>)
 8000eee:	4a19      	ldr	r2, [pc, #100]	; (8000f54 <main+0xc8>)
 8000ef0:	601a      	str	r2, [r3, #0]

	HAL_TIM_Base_Start_IT(&htim3);
 8000ef2:	4819      	ldr	r0, [pc, #100]	; (8000f58 <main+0xcc>)
 8000ef4:	f005 ff16 	bl	8006d24 <HAL_TIM_Base_Start_IT>

    /* USER CODE BEGIN 3 */
//		if(temp == 10){
//			set_point = 300;
//		}
		QEI_raw = __HAL_TIM_GET_COUNTER(&htim1);
 8000ef8:	4b14      	ldr	r3, [pc, #80]	; (8000f4c <main+0xc0>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000efe:	4a17      	ldr	r2, [pc, #92]	; (8000f5c <main+0xd0>)
 8000f00:	6013      	str	r3, [r2, #0]
		changeUnit();
 8000f02:	f000 fc69 	bl	80017d8 <changeUnit>
		sensor();
 8000f06:	f000 fb6d 	bl	80015e4 <sensor>
//			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,0);
//			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,0);
//			__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2,10000);
//		}

		if(trajec_target >= 0 && trajec_state == 0){
 8000f0a:	4b11      	ldr	r3, [pc, #68]	; (8000f50 <main+0xc4>)
 8000f0c:	edd3 7a00 	vldr	s15, [r3]
 8000f10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f18:	db07      	blt.n	8000f2a <main+0x9e>
 8000f1a:	4b11      	ldr	r3, [pc, #68]	; (8000f60 <main+0xd4>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d103      	bne.n	8000f2a <main+0x9e>
			QEI_start = QEI_mm;
 8000f22:	4b10      	ldr	r3, [pc, #64]	; (8000f64 <main+0xd8>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a10      	ldr	r2, [pc, #64]	; (8000f68 <main+0xdc>)
 8000f28:	6013      	str	r3, [r2, #0]
		}
		Trajectory();
 8000f2a:	f001 f809 	bl	8001f40 <Trajectory>
		HomemadePID();
 8000f2e:	f000 fc8f 	bl	8001850 <HomemadePID>
//		PID_Tuning();
		speedread();
 8000f32:	f000 ff43 	bl	8001dbc <speedread>
		accelread();
 8000f36:	f000 ffa3 	bl	8001e80 <accelread>
	while (1) {
 8000f3a:	e7dd      	b.n	8000ef8 <main+0x6c>
 8000f3c:	200002d8 	.word	0x200002d8
 8000f40:	20000240 	.word	0x20000240
 8000f44:	20000094 	.word	0x20000094
 8000f48:	2000033c 	.word	0x2000033c
 8000f4c:	200001f4 	.word	0x200001f4
 8000f50:	200003ac 	.word	0x200003ac
 8000f54:	c1200000 	.word	0xc1200000
 8000f58:	2000028c 	.word	0x2000028c
 8000f5c:	20000324 	.word	0x20000324
 8000f60:	200003e8 	.word	0x200003e8
 8000f64:	20000328 	.word	0x20000328
 8000f68:	200003c8 	.word	0x200003c8

08000f6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b094      	sub	sp, #80	; 0x50
 8000f70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f72:	f107 0318 	add.w	r3, r7, #24
 8000f76:	2238      	movs	r2, #56	; 0x38
 8000f78:	2100      	movs	r1, #0
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f008 f988 	bl	8009290 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	60da      	str	r2, [r3, #12]
 8000f8c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f004 fdd0 	bl	8005b34 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f94:	2302      	movs	r3, #2
 8000f96:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f9c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f9e:	2340      	movs	r3, #64	; 0x40
 8000fa0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000faa:	2304      	movs	r3, #4
 8000fac:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000fae:	2355      	movs	r3, #85	; 0x55
 8000fb0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fbe:	f107 0318 	add.w	r3, r7, #24
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f004 fe6a 	bl	8005c9c <HAL_RCC_OscConfig>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000fce:	f001 fe27 	bl	8002c20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd2:	230f      	movs	r3, #15
 8000fd4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000fe6:	1d3b      	adds	r3, r7, #4
 8000fe8:	2104      	movs	r1, #4
 8000fea:	4618      	mov	r0, r3
 8000fec:	f005 f968 	bl	80062c0 <HAL_RCC_ClockConfig>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000ff6:	f001 fe13 	bl	8002c20 <Error_Handler>
  }
}
 8000ffa:	bf00      	nop
 8000ffc:	3750      	adds	r7, #80	; 0x50
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
	...

08001004 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08c      	sub	sp, #48	; 0x30
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800100a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001016:	1d3b      	adds	r3, r7, #4
 8001018:	2220      	movs	r2, #32
 800101a:	2100      	movs	r1, #0
 800101c:	4618      	mov	r0, r3
 800101e:	f008 f937 	bl	8009290 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001022:	4b39      	ldr	r3, [pc, #228]	; (8001108 <MX_ADC1_Init+0x104>)
 8001024:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001028:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800102a:	4b37      	ldr	r3, [pc, #220]	; (8001108 <MX_ADC1_Init+0x104>)
 800102c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001030:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001032:	4b35      	ldr	r3, [pc, #212]	; (8001108 <MX_ADC1_Init+0x104>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001038:	4b33      	ldr	r3, [pc, #204]	; (8001108 <MX_ADC1_Init+0x104>)
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800103e:	4b32      	ldr	r3, [pc, #200]	; (8001108 <MX_ADC1_Init+0x104>)
 8001040:	2200      	movs	r2, #0
 8001042:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001044:	4b30      	ldr	r3, [pc, #192]	; (8001108 <MX_ADC1_Init+0x104>)
 8001046:	2201      	movs	r2, #1
 8001048:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800104a:	4b2f      	ldr	r3, [pc, #188]	; (8001108 <MX_ADC1_Init+0x104>)
 800104c:	2204      	movs	r2, #4
 800104e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001050:	4b2d      	ldr	r3, [pc, #180]	; (8001108 <MX_ADC1_Init+0x104>)
 8001052:	2200      	movs	r2, #0
 8001054:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001056:	4b2c      	ldr	r3, [pc, #176]	; (8001108 <MX_ADC1_Init+0x104>)
 8001058:	2201      	movs	r2, #1
 800105a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 800105c:	4b2a      	ldr	r3, [pc, #168]	; (8001108 <MX_ADC1_Init+0x104>)
 800105e:	2202      	movs	r2, #2
 8001060:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001062:	4b29      	ldr	r3, [pc, #164]	; (8001108 <MX_ADC1_Init+0x104>)
 8001064:	2200      	movs	r2, #0
 8001066:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800106a:	4b27      	ldr	r3, [pc, #156]	; (8001108 <MX_ADC1_Init+0x104>)
 800106c:	2200      	movs	r2, #0
 800106e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001070:	4b25      	ldr	r3, [pc, #148]	; (8001108 <MX_ADC1_Init+0x104>)
 8001072:	2200      	movs	r2, #0
 8001074:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001076:	4b24      	ldr	r3, [pc, #144]	; (8001108 <MX_ADC1_Init+0x104>)
 8001078:	2201      	movs	r2, #1
 800107a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800107e:	4b22      	ldr	r3, [pc, #136]	; (8001108 <MX_ADC1_Init+0x104>)
 8001080:	2200      	movs	r2, #0
 8001082:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001084:	4b20      	ldr	r3, [pc, #128]	; (8001108 <MX_ADC1_Init+0x104>)
 8001086:	2200      	movs	r2, #0
 8001088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800108c:	481e      	ldr	r0, [pc, #120]	; (8001108 <MX_ADC1_Init+0x104>)
 800108e:	f002 fb4d 	bl	800372c <HAL_ADC_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001098:	f001 fdc2 	bl	8002c20 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800109c:	2300      	movs	r3, #0
 800109e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010a4:	4619      	mov	r1, r3
 80010a6:	4818      	ldr	r0, [pc, #96]	; (8001108 <MX_ADC1_Init+0x104>)
 80010a8:	f003 ff08 	bl	8004ebc <HAL_ADCEx_MultiModeConfigChannel>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010b2:	f001 fdb5 	bl	8002c20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80010b6:	4b15      	ldr	r3, [pc, #84]	; (800110c <MX_ADC1_Init+0x108>)
 80010b8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ba:	2306      	movs	r3, #6
 80010bc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80010be:	2307      	movs	r3, #7
 80010c0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010c2:	237f      	movs	r3, #127	; 0x7f
 80010c4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010c6:	2304      	movs	r3, #4
 80010c8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ce:	1d3b      	adds	r3, r7, #4
 80010d0:	4619      	mov	r1, r3
 80010d2:	480d      	ldr	r0, [pc, #52]	; (8001108 <MX_ADC1_Init+0x104>)
 80010d4:	f003 f842 	bl	800415c <HAL_ADC_ConfigChannel>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80010de:	f001 fd9f 	bl	8002c20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80010e2:	4b0b      	ldr	r3, [pc, #44]	; (8001110 <MX_ADC1_Init+0x10c>)
 80010e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80010e6:	230c      	movs	r3, #12
 80010e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ea:	1d3b      	adds	r3, r7, #4
 80010ec:	4619      	mov	r1, r3
 80010ee:	4806      	ldr	r0, [pc, #24]	; (8001108 <MX_ADC1_Init+0x104>)
 80010f0:	f003 f834 	bl	800415c <HAL_ADC_ConfigChannel>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80010fa:	f001 fd91 	bl	8002c20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010fe:	bf00      	nop
 8001100:	3730      	adds	r7, #48	; 0x30
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	20000094 	.word	0x20000094
 800110c:	14f00020 	.word	0x14f00020
 8001110:	32601000 	.word	0x32601000

08001114 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001118:	4b21      	ldr	r3, [pc, #132]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 800111a:	4a22      	ldr	r2, [pc, #136]	; (80011a4 <MX_LPUART1_UART_Init+0x90>)
 800111c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800111e:	4b20      	ldr	r3, [pc, #128]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 8001120:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001124:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001126:	4b1e      	ldr	r3, [pc, #120]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 8001128:	2200      	movs	r2, #0
 800112a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800112c:	4b1c      	ldr	r3, [pc, #112]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 800112e:	2200      	movs	r2, #0
 8001130:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001132:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001138:	4b19      	ldr	r3, [pc, #100]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 800113a:	220c      	movs	r2, #12
 800113c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800113e:	4b18      	ldr	r3, [pc, #96]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001144:	4b16      	ldr	r3, [pc, #88]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 8001146:	2200      	movs	r2, #0
 8001148:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800114a:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 800114c:	2200      	movs	r2, #0
 800114e:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001150:	4b13      	ldr	r3, [pc, #76]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 8001152:	2200      	movs	r2, #0
 8001154:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001156:	4812      	ldr	r0, [pc, #72]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 8001158:	f007 fa2c 	bl	80085b4 <HAL_UART_Init>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001162:	f001 fd5d 	bl	8002c20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001166:	2100      	movs	r1, #0
 8001168:	480d      	ldr	r0, [pc, #52]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 800116a:	f007 ffc7 	bl	80090fc <HAL_UARTEx_SetTxFifoThreshold>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001174:	f001 fd54 	bl	8002c20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001178:	2100      	movs	r1, #0
 800117a:	4809      	ldr	r0, [pc, #36]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 800117c:	f007 fffc 	bl	8009178 <HAL_UARTEx_SetRxFifoThreshold>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001186:	f001 fd4b 	bl	8002c20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800118a:	4805      	ldr	r0, [pc, #20]	; (80011a0 <MX_LPUART1_UART_Init+0x8c>)
 800118c:	f007 ff7d 	bl	800908a <HAL_UARTEx_DisableFifoMode>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001196:	f001 fd43 	bl	8002c20 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20000160 	.word	0x20000160
 80011a4:	40008000 	.word	0x40008000

080011a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08c      	sub	sp, #48	; 0x30
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80011ae:	f107 030c 	add.w	r3, r7, #12
 80011b2:	2224      	movs	r2, #36	; 0x24
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f008 f86a 	bl	8009290 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011bc:	463b      	mov	r3, r7
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011c6:	4b23      	ldr	r3, [pc, #140]	; (8001254 <MX_TIM1_Init+0xac>)
 80011c8:	4a23      	ldr	r2, [pc, #140]	; (8001258 <MX_TIM1_Init+0xb0>)
 80011ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80011cc:	4b21      	ldr	r3, [pc, #132]	; (8001254 <MX_TIM1_Init+0xac>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011d2:	4b20      	ldr	r3, [pc, #128]	; (8001254 <MX_TIM1_Init+0xac>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80011d8:	4b1e      	ldr	r3, [pc, #120]	; (8001254 <MX_TIM1_Init+0xac>)
 80011da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011e0:	4b1c      	ldr	r3, [pc, #112]	; (8001254 <MX_TIM1_Init+0xac>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011e6:	4b1b      	ldr	r3, [pc, #108]	; (8001254 <MX_TIM1_Init+0xac>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ec:	4b19      	ldr	r3, [pc, #100]	; (8001254 <MX_TIM1_Init+0xac>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80011f2:	2303      	movs	r3, #3
 80011f4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011f6:	2300      	movs	r3, #0
 80011f8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011fa:	2301      	movs	r3, #1
 80011fc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011fe:	2300      	movs	r3, #0
 8001200:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 8001202:	2302      	movs	r3, #2
 8001204:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001206:	2300      	movs	r3, #0
 8001208:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800120a:	2301      	movs	r3, #1
 800120c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800120e:	2300      	movs	r3, #0
 8001210:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001216:	f107 030c 	add.w	r3, r7, #12
 800121a:	4619      	mov	r1, r3
 800121c:	480d      	ldr	r0, [pc, #52]	; (8001254 <MX_TIM1_Init+0xac>)
 800121e:	f005 ff6d 	bl	80070fc <HAL_TIM_Encoder_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001228:	f001 fcfa 	bl	8002c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800122c:	2300      	movs	r3, #0
 800122e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001230:	2300      	movs	r3, #0
 8001232:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001234:	2300      	movs	r3, #0
 8001236:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001238:	463b      	mov	r3, r7
 800123a:	4619      	mov	r1, r3
 800123c:	4805      	ldr	r0, [pc, #20]	; (8001254 <MX_TIM1_Init+0xac>)
 800123e:	f007 f8dd 	bl	80083fc <HAL_TIMEx_MasterConfigSynchronization>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001248:	f001 fcea 	bl	8002c20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	3730      	adds	r7, #48	; 0x30
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	200001f4 	.word	0x200001f4
 8001258:	40012c00 	.word	0x40012c00

0800125c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001262:	f107 0310 	add.w	r3, r7, #16
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	609a      	str	r2, [r3, #8]
 800126e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001270:	1d3b      	adds	r3, r7, #4
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800127a:	4b1e      	ldr	r3, [pc, #120]	; (80012f4 <MX_TIM2_Init+0x98>)
 800127c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001280:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8001282:	4b1c      	ldr	r3, [pc, #112]	; (80012f4 <MX_TIM2_Init+0x98>)
 8001284:	22a9      	movs	r2, #169	; 0xa9
 8001286:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001288:	4b1a      	ldr	r3, [pc, #104]	; (80012f4 <MX_TIM2_Init+0x98>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 800128e:	4b19      	ldr	r3, [pc, #100]	; (80012f4 <MX_TIM2_Init+0x98>)
 8001290:	f04f 32ff 	mov.w	r2, #4294967295
 8001294:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001296:	4b17      	ldr	r3, [pc, #92]	; (80012f4 <MX_TIM2_Init+0x98>)
 8001298:	2200      	movs	r2, #0
 800129a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800129c:	4b15      	ldr	r3, [pc, #84]	; (80012f4 <MX_TIM2_Init+0x98>)
 800129e:	2200      	movs	r2, #0
 80012a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012a2:	4814      	ldr	r0, [pc, #80]	; (80012f4 <MX_TIM2_Init+0x98>)
 80012a4:	f005 fc76 	bl	8006b94 <HAL_TIM_Base_Init>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80012ae:	f001 fcb7 	bl	8002c20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012b8:	f107 0310 	add.w	r3, r7, #16
 80012bc:	4619      	mov	r1, r3
 80012be:	480d      	ldr	r0, [pc, #52]	; (80012f4 <MX_TIM2_Init+0x98>)
 80012c0:	f006 fab4 	bl	800782c <HAL_TIM_ConfigClockSource>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80012ca:	f001 fca9 	bl	8002c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ce:	2300      	movs	r3, #0
 80012d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	4619      	mov	r1, r3
 80012da:	4806      	ldr	r0, [pc, #24]	; (80012f4 <MX_TIM2_Init+0x98>)
 80012dc:	f007 f88e 	bl	80083fc <HAL_TIMEx_MasterConfigSynchronization>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80012e6:	f001 fc9b 	bl	8002c20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	3720      	adds	r7, #32
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20000240 	.word	0x20000240

080012f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b088      	sub	sp, #32
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012fe:	f107 0310 	add.w	r3, r7, #16
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001316:	4b1d      	ldr	r3, [pc, #116]	; (800138c <MX_TIM3_Init+0x94>)
 8001318:	4a1d      	ldr	r2, [pc, #116]	; (8001390 <MX_TIM3_Init+0x98>)
 800131a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 800131c:	4b1b      	ldr	r3, [pc, #108]	; (800138c <MX_TIM3_Init+0x94>)
 800131e:	22a9      	movs	r2, #169	; 0xa9
 8001320:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001322:	4b1a      	ldr	r3, [pc, #104]	; (800138c <MX_TIM3_Init+0x94>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001328:	4b18      	ldr	r3, [pc, #96]	; (800138c <MX_TIM3_Init+0x94>)
 800132a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800132e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001330:	4b16      	ldr	r3, [pc, #88]	; (800138c <MX_TIM3_Init+0x94>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001336:	4b15      	ldr	r3, [pc, #84]	; (800138c <MX_TIM3_Init+0x94>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800133c:	4813      	ldr	r0, [pc, #76]	; (800138c <MX_TIM3_Init+0x94>)
 800133e:	f005 fc29 	bl	8006b94 <HAL_TIM_Base_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001348:	f001 fc6a 	bl	8002c20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800134c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001350:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001352:	f107 0310 	add.w	r3, r7, #16
 8001356:	4619      	mov	r1, r3
 8001358:	480c      	ldr	r0, [pc, #48]	; (800138c <MX_TIM3_Init+0x94>)
 800135a:	f006 fa67 	bl	800782c <HAL_TIM_ConfigClockSource>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001364:	f001 fc5c 	bl	8002c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001368:	2300      	movs	r3, #0
 800136a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800136c:	2300      	movs	r3, #0
 800136e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	4619      	mov	r1, r3
 8001374:	4805      	ldr	r0, [pc, #20]	; (800138c <MX_TIM3_Init+0x94>)
 8001376:	f007 f841 	bl	80083fc <HAL_TIMEx_MasterConfigSynchronization>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001380:	f001 fc4e 	bl	8002c20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001384:	bf00      	nop
 8001386:	3720      	adds	r7, #32
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	2000028c 	.word	0x2000028c
 8001390:	40000400 	.word	0x40000400

08001394 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08e      	sub	sp, #56	; 0x38
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800139a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013b4:	463b      	mov	r3, r7
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
 80013c0:	611a      	str	r2, [r3, #16]
 80013c2:	615a      	str	r2, [r3, #20]
 80013c4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80013c6:	4b2d      	ldr	r3, [pc, #180]	; (800147c <MX_TIM5_Init+0xe8>)
 80013c8:	4a2d      	ldr	r2, [pc, #180]	; (8001480 <MX_TIM5_Init+0xec>)
 80013ca:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 3;
 80013cc:	4b2b      	ldr	r3, [pc, #172]	; (800147c <MX_TIM5_Init+0xe8>)
 80013ce:	2203      	movs	r2, #3
 80013d0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d2:	4b2a      	ldr	r3, [pc, #168]	; (800147c <MX_TIM5_Init+0xe8>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 29999;
 80013d8:	4b28      	ldr	r3, [pc, #160]	; (800147c <MX_TIM5_Init+0xe8>)
 80013da:	f247 522f 	movw	r2, #29999	; 0x752f
 80013de:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e0:	4b26      	ldr	r3, [pc, #152]	; (800147c <MX_TIM5_Init+0xe8>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013e6:	4b25      	ldr	r3, [pc, #148]	; (800147c <MX_TIM5_Init+0xe8>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80013ec:	4823      	ldr	r0, [pc, #140]	; (800147c <MX_TIM5_Init+0xe8>)
 80013ee:	f005 fbd1 	bl	8006b94 <HAL_TIM_Base_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80013f8:	f001 fc12 	bl	8002c20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001400:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001402:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001406:	4619      	mov	r1, r3
 8001408:	481c      	ldr	r0, [pc, #112]	; (800147c <MX_TIM5_Init+0xe8>)
 800140a:	f006 fa0f 	bl	800782c <HAL_TIM_ConfigClockSource>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8001414:	f001 fc04 	bl	8002c20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001418:	4818      	ldr	r0, [pc, #96]	; (800147c <MX_TIM5_Init+0xe8>)
 800141a:	f005 fcfb 	bl	8006e14 <HAL_TIM_PWM_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8001424:	f001 fbfc 	bl	8002c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001428:	2300      	movs	r3, #0
 800142a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800142c:	2300      	movs	r3, #0
 800142e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001430:	f107 031c 	add.w	r3, r7, #28
 8001434:	4619      	mov	r1, r3
 8001436:	4811      	ldr	r0, [pc, #68]	; (800147c <MX_TIM5_Init+0xe8>)
 8001438:	f006 ffe0 	bl	80083fc <HAL_TIMEx_MasterConfigSynchronization>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001442:	f001 fbed 	bl	8002c20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001446:	2360      	movs	r3, #96	; 0x60
 8001448:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800144a:	2300      	movs	r3, #0
 800144c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800144e:	2300      	movs	r3, #0
 8001450:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001452:	2300      	movs	r3, #0
 8001454:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001456:	463b      	mov	r3, r7
 8001458:	2204      	movs	r2, #4
 800145a:	4619      	mov	r1, r3
 800145c:	4807      	ldr	r0, [pc, #28]	; (800147c <MX_TIM5_Init+0xe8>)
 800145e:	f006 f8d1 	bl	8007604 <HAL_TIM_PWM_ConfigChannel>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001468:	f001 fbda 	bl	8002c20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800146c:	4803      	ldr	r0, [pc, #12]	; (800147c <MX_TIM5_Init+0xe8>)
 800146e:	f001 fd97 	bl	8002fa0 <HAL_TIM_MspPostInit>

}
 8001472:	bf00      	nop
 8001474:	3738      	adds	r7, #56	; 0x38
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	200002d8 	.word	0x200002d8
 8001480:	40000c00 	.word	0x40000c00

08001484 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800148a:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <MX_DMA_Init+0x50>)
 800148c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800148e:	4a11      	ldr	r2, [pc, #68]	; (80014d4 <MX_DMA_Init+0x50>)
 8001490:	f043 0304 	orr.w	r3, r3, #4
 8001494:	6493      	str	r3, [r2, #72]	; 0x48
 8001496:	4b0f      	ldr	r3, [pc, #60]	; (80014d4 <MX_DMA_Init+0x50>)
 8001498:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800149a:	f003 0304 	and.w	r3, r3, #4
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014a2:	4b0c      	ldr	r3, [pc, #48]	; (80014d4 <MX_DMA_Init+0x50>)
 80014a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014a6:	4a0b      	ldr	r2, [pc, #44]	; (80014d4 <MX_DMA_Init+0x50>)
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	6493      	str	r3, [r2, #72]	; 0x48
 80014ae:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <MX_DMA_Init+0x50>)
 80014b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	603b      	str	r3, [r7, #0]
 80014b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80014ba:	2200      	movs	r2, #0
 80014bc:	2100      	movs	r1, #0
 80014be:	200b      	movs	r0, #11
 80014c0:	f003 fedf 	bl	8005282 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80014c4:	200b      	movs	r0, #11
 80014c6:	f003 fef6 	bl	80052b6 <HAL_NVIC_EnableIRQ>

}
 80014ca:	bf00      	nop
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40021000 	.word	0x40021000

080014d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08a      	sub	sp, #40	; 0x28
 80014dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014de:	f107 0314 	add.w	r3, r7, #20
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	605a      	str	r2, [r3, #4]
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	60da      	str	r2, [r3, #12]
 80014ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ee:	4b3a      	ldr	r3, [pc, #232]	; (80015d8 <MX_GPIO_Init+0x100>)
 80014f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f2:	4a39      	ldr	r2, [pc, #228]	; (80015d8 <MX_GPIO_Init+0x100>)
 80014f4:	f043 0304 	orr.w	r3, r3, #4
 80014f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014fa:	4b37      	ldr	r3, [pc, #220]	; (80015d8 <MX_GPIO_Init+0x100>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fe:	f003 0304 	and.w	r3, r3, #4
 8001502:	613b      	str	r3, [r7, #16]
 8001504:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001506:	4b34      	ldr	r3, [pc, #208]	; (80015d8 <MX_GPIO_Init+0x100>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800150a:	4a33      	ldr	r2, [pc, #204]	; (80015d8 <MX_GPIO_Init+0x100>)
 800150c:	f043 0320 	orr.w	r3, r3, #32
 8001510:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001512:	4b31      	ldr	r3, [pc, #196]	; (80015d8 <MX_GPIO_Init+0x100>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001516:	f003 0320 	and.w	r3, r3, #32
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800151e:	4b2e      	ldr	r3, [pc, #184]	; (80015d8 <MX_GPIO_Init+0x100>)
 8001520:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001522:	4a2d      	ldr	r2, [pc, #180]	; (80015d8 <MX_GPIO_Init+0x100>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	64d3      	str	r3, [r2, #76]	; 0x4c
 800152a:	4b2b      	ldr	r3, [pc, #172]	; (80015d8 <MX_GPIO_Init+0x100>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	60bb      	str	r3, [r7, #8]
 8001534:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001536:	4b28      	ldr	r3, [pc, #160]	; (80015d8 <MX_GPIO_Init+0x100>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800153a:	4a27      	ldr	r2, [pc, #156]	; (80015d8 <MX_GPIO_Init+0x100>)
 800153c:	f043 0302 	orr.w	r3, r3, #2
 8001540:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001542:	4b25      	ldr	r3, [pc, #148]	; (80015d8 <MX_GPIO_Init+0x100>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 800154e:	2200      	movs	r2, #0
 8001550:	f248 0120 	movw	r1, #32800	; 0x8020
 8001554:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001558:	f004 fabc 	bl	8005ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800155c:	2200      	movs	r2, #0
 800155e:	2180      	movs	r1, #128	; 0x80
 8001560:	481e      	ldr	r0, [pc, #120]	; (80015dc <MX_GPIO_Init+0x104>)
 8001562:	f004 fab7 	bl	8005ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001566:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800156a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800156c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001570:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001572:	2300      	movs	r3, #0
 8001574:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001576:	f107 0314 	add.w	r3, r7, #20
 800157a:	4619      	mov	r1, r3
 800157c:	4818      	ldr	r0, [pc, #96]	; (80015e0 <MX_GPIO_Init+0x108>)
 800157e:	f004 f927 	bl	80057d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA15 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_15;
 8001582:	f248 0320 	movw	r3, #32800	; 0x8020
 8001586:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001588:	2301      	movs	r3, #1
 800158a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	2300      	movs	r3, #0
 8001592:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	4619      	mov	r1, r3
 800159a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800159e:	f004 f917 	bl	80057d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80015a2:	2380      	movs	r3, #128	; 0x80
 80015a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a6:	2301      	movs	r3, #1
 80015a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ae:	2300      	movs	r3, #0
 80015b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b2:	f107 0314 	add.w	r3, r7, #20
 80015b6:	4619      	mov	r1, r3
 80015b8:	4808      	ldr	r0, [pc, #32]	; (80015dc <MX_GPIO_Init+0x104>)
 80015ba:	f004 f909 	bl	80057d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80015be:	2200      	movs	r2, #0
 80015c0:	2100      	movs	r1, #0
 80015c2:	2028      	movs	r0, #40	; 0x28
 80015c4:	f003 fe5d 	bl	8005282 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015c8:	2028      	movs	r0, #40	; 0x28
 80015ca:	f003 fe74 	bl	80052b6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015ce:	bf00      	nop
 80015d0:	3728      	adds	r7, #40	; 0x28
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40021000 	.word	0x40021000
 80015dc:	48000400 	.word	0x48000400
 80015e0:	48000800 	.word	0x48000800

080015e4 <sensor>:
//		}
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, PWMset);
}
//*/

void sensor() {
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
	sen_top = ADC[0];
 80015e8:	4b06      	ldr	r3, [pc, #24]	; (8001604 <sensor+0x20>)
 80015ea:	881a      	ldrh	r2, [r3, #0]
 80015ec:	4b06      	ldr	r3, [pc, #24]	; (8001608 <sensor+0x24>)
 80015ee:	801a      	strh	r2, [r3, #0]
	sen_bot = ADC[1];
 80015f0:	4b04      	ldr	r3, [pc, #16]	; (8001604 <sensor+0x20>)
 80015f2:	885a      	ldrh	r2, [r3, #2]
 80015f4:	4b05      	ldr	r3, [pc, #20]	; (800160c <sensor+0x28>)
 80015f6:	801a      	strh	r2, [r3, #0]
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	2000033c 	.word	0x2000033c
 8001608:	20000340 	.word	0x20000340
 800160c:	20000342 	.word	0x20000342

08001610 <reset_pos>:

void reset_pos(){
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
	set_point = 0;
 8001614:	4b42      	ldr	r3, [pc, #264]	; (8001720 <reset_pos+0x110>)
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
	time = 0;
 800161c:	4b41      	ldr	r3, [pc, #260]	; (8001724 <reset_pos+0x114>)
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
	while(sen_bot < 2048){
 8001622:	e012      	b.n	800164a <reset_pos+0x3a>
		sensor();
 8001624:	f7ff ffde 	bl	80015e4 <sensor>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,1);
 8001628:	2201      	movs	r2, #1
 800162a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800162e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001632:	f004 fa4f 	bl	8005ad4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,0);
 8001636:	2200      	movs	r2, #0
 8001638:	2180      	movs	r1, #128	; 0x80
 800163a:	483b      	ldr	r0, [pc, #236]	; (8001728 <reset_pos+0x118>)
 800163c:	f004 fa4a 	bl	8005ad4 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2,7500);
 8001640:	4b3a      	ldr	r3, [pc, #232]	; (800172c <reset_pos+0x11c>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f641 524c 	movw	r2, #7500	; 0x1d4c
 8001648:	639a      	str	r2, [r3, #56]	; 0x38
	while(sen_bot < 2048){
 800164a:	4b39      	ldr	r3, [pc, #228]	; (8001730 <reset_pos+0x120>)
 800164c:	881b      	ldrh	r3, [r3, #0]
 800164e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001652:	d3e7      	bcc.n	8001624 <reset_pos+0x14>
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,0);
 8001654:	2200      	movs	r2, #0
 8001656:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800165a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800165e:	f004 fa39 	bl	8005ad4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,0);
 8001662:	2200      	movs	r2, #0
 8001664:	2180      	movs	r1, #128	; 0x80
 8001666:	4830      	ldr	r0, [pc, #192]	; (8001728 <reset_pos+0x118>)
 8001668:	f004 fa34 	bl	8005ad4 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2,30000);
 800166c:	4b2f      	ldr	r3, [pc, #188]	; (800172c <reset_pos+0x11c>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f247 5230 	movw	r2, #30000	; 0x7530
 8001674:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(250);
 8001676:	20fa      	movs	r0, #250	; 0xfa
 8001678:	f001 fdd0 	bl	800321c <HAL_Delay>

	sensor();
 800167c:	f7ff ffb2 	bl	80015e4 <sensor>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,0);
 8001680:	2200      	movs	r2, #0
 8001682:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001686:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800168a:	f004 fa23 	bl	8005ad4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,1);
 800168e:	2201      	movs	r2, #1
 8001690:	2180      	movs	r1, #128	; 0x80
 8001692:	4825      	ldr	r0, [pc, #148]	; (8001728 <reset_pos+0x118>)
 8001694:	f004 fa1e 	bl	8005ad4 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2,10000);
 8001698:	4b24      	ldr	r3, [pc, #144]	; (800172c <reset_pos+0x11c>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f242 7210 	movw	r2, #10000	; 0x2710
 80016a0:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(1500);
 80016a2:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80016a6:	f001 fdb9 	bl	800321c <HAL_Delay>

	sensor();
 80016aa:	f7ff ff9b 	bl	80015e4 <sensor>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,1);
 80016ae:	2201      	movs	r2, #1
 80016b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016b8:	f004 fa0c 	bl	8005ad4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,0);
 80016bc:	2200      	movs	r2, #0
 80016be:	2180      	movs	r1, #128	; 0x80
 80016c0:	4819      	ldr	r0, [pc, #100]	; (8001728 <reset_pos+0x118>)
 80016c2:	f004 fa07 	bl	8005ad4 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2,7000);
 80016c6:	4b19      	ldr	r3, [pc, #100]	; (800172c <reset_pos+0x11c>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f641 3258 	movw	r2, #7000	; 0x1b58
 80016ce:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(500);
 80016d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016d4:	f001 fda2 	bl	800321c <HAL_Delay>
	while(sen_bot < 2048){
 80016d8:	e006      	b.n	80016e8 <reset_pos+0xd8>
		sensor();
 80016da:	f7ff ff83 	bl	80015e4 <sensor>
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2,4300);
 80016de:	4b13      	ldr	r3, [pc, #76]	; (800172c <reset_pos+0x11c>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f241 02cc 	movw	r2, #4300	; 0x10cc
 80016e6:	639a      	str	r2, [r3, #56]	; 0x38
	while(sen_bot < 2048){
 80016e8:	4b11      	ldr	r3, [pc, #68]	; (8001730 <reset_pos+0x120>)
 80016ea:	881b      	ldrh	r3, [r3, #0]
 80016ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80016f0:	d3f3      	bcc.n	80016da <reset_pos+0xca>
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,0);
 80016f2:	2200      	movs	r2, #0
 80016f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016fc:	f004 f9ea 	bl	8005ad4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,0);
 8001700:	2200      	movs	r2, #0
 8001702:	2180      	movs	r1, #128	; 0x80
 8001704:	4808      	ldr	r0, [pc, #32]	; (8001728 <reset_pos+0x118>)
 8001706:	f004 f9e5 	bl	8005ad4 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2,10000);
 800170a:	4b08      	ldr	r3, [pc, #32]	; (800172c <reset_pos+0x11c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f242 7210 	movw	r2, #10000	; 0x2710
 8001712:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(1000);
 8001714:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001718:	f001 fd80 	bl	800321c <HAL_Delay>
}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	2000032c 	.word	0x2000032c
 8001724:	20000344 	.word	0x20000344
 8001728:	48000400 	.word	0x48000400
 800172c:	200002d8 	.word	0x200002d8
 8001730:	20000342 	.word	0x20000342

08001734 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001744:	d138      	bne.n	80017b8 <HAL_GPIO_EXTI_Callback+0x84>
	{
		condi++;
 8001746:	4b1f      	ldr	r3, [pc, #124]	; (80017c4 <HAL_GPIO_EXTI_Callback+0x90>)
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	3301      	adds	r3, #1
 800174c:	b2da      	uxtb	r2, r3
 800174e:	4b1d      	ldr	r3, [pc, #116]	; (80017c4 <HAL_GPIO_EXTI_Callback+0x90>)
 8001750:	701a      	strb	r2, [r3, #0]
		if(condi % 3 == 1){
 8001752:	4b1c      	ldr	r3, [pc, #112]	; (80017c4 <HAL_GPIO_EXTI_Callback+0x90>)
 8001754:	781a      	ldrb	r2, [r3, #0]
 8001756:	4b1c      	ldr	r3, [pc, #112]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x94>)
 8001758:	fba3 1302 	umull	r1, r3, r3, r2
 800175c:	0859      	lsrs	r1, r3, #1
 800175e:	460b      	mov	r3, r1
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	440b      	add	r3, r1
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	b2db      	uxtb	r3, r3
 8001768:	2b01      	cmp	r3, #1
 800176a:	d103      	bne.n	8001774 <HAL_GPIO_EXTI_Callback+0x40>
			trajec_target = 600;
 800176c:	4b17      	ldr	r3, [pc, #92]	; (80017cc <HAL_GPIO_EXTI_Callback+0x98>)
 800176e:	4a18      	ldr	r2, [pc, #96]	; (80017d0 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001770:	601a      	str	r2, [r3, #0]
			trajec_target = 200;
		} else if(condi % 3 == 0){
			trajec_target = 0;
		}
	}
}
 8001772:	e021      	b.n	80017b8 <HAL_GPIO_EXTI_Callback+0x84>
		} else if(condi % 3 == 2){
 8001774:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <HAL_GPIO_EXTI_Callback+0x90>)
 8001776:	781a      	ldrb	r2, [r3, #0]
 8001778:	4b13      	ldr	r3, [pc, #76]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x94>)
 800177a:	fba3 1302 	umull	r1, r3, r3, r2
 800177e:	0859      	lsrs	r1, r3, #1
 8001780:	460b      	mov	r3, r1
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	440b      	add	r3, r1
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b02      	cmp	r3, #2
 800178c:	d103      	bne.n	8001796 <HAL_GPIO_EXTI_Callback+0x62>
			trajec_target = 200;
 800178e:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <HAL_GPIO_EXTI_Callback+0x98>)
 8001790:	4a10      	ldr	r2, [pc, #64]	; (80017d4 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001792:	601a      	str	r2, [r3, #0]
}
 8001794:	e010      	b.n	80017b8 <HAL_GPIO_EXTI_Callback+0x84>
		} else if(condi % 3 == 0){
 8001796:	4b0b      	ldr	r3, [pc, #44]	; (80017c4 <HAL_GPIO_EXTI_Callback+0x90>)
 8001798:	781a      	ldrb	r2, [r3, #0]
 800179a:	4b0b      	ldr	r3, [pc, #44]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x94>)
 800179c:	fba3 1302 	umull	r1, r3, r3, r2
 80017a0:	0859      	lsrs	r1, r3, #1
 80017a2:	460b      	mov	r3, r1
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	440b      	add	r3, r1
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d103      	bne.n	80017b8 <HAL_GPIO_EXTI_Callback+0x84>
			trajec_target = 0;
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <HAL_GPIO_EXTI_Callback+0x98>)
 80017b2:	f04f 0200 	mov.w	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	20000338 	.word	0x20000338
 80017c8:	aaaaaaab 	.word	0xaaaaaaab
 80017cc:	200003ac 	.word	0x200003ac
 80017d0:	44160000 	.word	0x44160000
 80017d4:	43480000 	.word	0x43480000

080017d8 <changeUnit>:

void changeUnit(){
 80017d8:	b5b0      	push	{r4, r5, r7, lr}
 80017da:	af00      	add	r7, sp, #0
	QEI_mm = (QEI_raw/8192.0)*25.326*pi;
 80017dc:	4b18      	ldr	r3, [pc, #96]	; (8001840 <changeUnit+0x68>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe fe5b 	bl	800049c <__aeabi_ui2d>
 80017e6:	f04f 0200 	mov.w	r2, #0
 80017ea:	4b16      	ldr	r3, [pc, #88]	; (8001844 <changeUnit+0x6c>)
 80017ec:	f7fe fffa 	bl	80007e4 <__aeabi_ddiv>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	4610      	mov	r0, r2
 80017f6:	4619      	mov	r1, r3
 80017f8:	a30f      	add	r3, pc, #60	; (adr r3, 8001838 <changeUnit+0x60>)
 80017fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fe:	f7fe fec7 	bl	8000590 <__aeabi_dmul>
 8001802:	4602      	mov	r2, r0
 8001804:	460b      	mov	r3, r1
 8001806:	4614      	mov	r4, r2
 8001808:	461d      	mov	r5, r3
 800180a:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <changeUnit+0x70>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4618      	mov	r0, r3
 8001810:	f7fe fe66 	bl	80004e0 <__aeabi_f2d>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	4620      	mov	r0, r4
 800181a:	4629      	mov	r1, r5
 800181c:	f7fe feb8 	bl	8000590 <__aeabi_dmul>
 8001820:	4602      	mov	r2, r0
 8001822:	460b      	mov	r3, r1
 8001824:	4610      	mov	r0, r2
 8001826:	4619      	mov	r1, r3
 8001828:	f7ff f962 	bl	8000af0 <__aeabi_d2f>
 800182c:	4603      	mov	r3, r0
 800182e:	4a07      	ldr	r2, [pc, #28]	; (800184c <changeUnit+0x74>)
 8001830:	6013      	str	r3, [r2, #0]
}
 8001832:	bf00      	nop
 8001834:	bdb0      	pop	{r4, r5, r7, pc}
 8001836:	bf00      	nop
 8001838:	bc6a7efa 	.word	0xbc6a7efa
 800183c:	40395374 	.word	0x40395374
 8001840:	20000324 	.word	0x20000324
 8001844:	40c00000 	.word	0x40c00000
 8001848:	20000000 	.word	0x20000000
 800184c:	20000328 	.word	0x20000328

08001850 <HomemadePID>:

void HomemadePID(){
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
//	Now Lastime error errorsum kp ki kd Iterm dinput Lasterror
	set_point = traj[0];
 8001854:	4bac      	ldr	r3, [pc, #688]	; (8001b08 <HomemadePID+0x2b8>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4aac      	ldr	r2, [pc, #688]	; (8001b0c <HomemadePID+0x2bc>)
 800185a:	6013      	str	r3, [r2, #0]
	static uint32_t timestamp = 0;
	if (timestamp < __HAL_TIM_GET_COUNTER(&htim2)) {
 800185c:	4bac      	ldr	r3, [pc, #688]	; (8001b10 <HomemadePID+0x2c0>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001862:	4bac      	ldr	r3, [pc, #688]	; (8001b14 <HomemadePID+0x2c4>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	429a      	cmp	r2, r3
 8001868:	f240 827a 	bls.w	8001d60 <HomemadePID+0x510>
		timestamp = __HAL_TIM_GET_COUNTER(&htim2) + 1000;
 800186c:	4ba8      	ldr	r3, [pc, #672]	; (8001b10 <HomemadePID+0x2c0>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001872:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001876:	4aa7      	ldr	r2, [pc, #668]	; (8001b14 <HomemadePID+0x2c4>)
 8001878:	6013      	str	r3, [r2, #0]
		Now = __HAL_TIM_GET_COUNTER(&htim2);
 800187a:	4ba5      	ldr	r3, [pc, #660]	; (8001b10 <HomemadePID+0x2c0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001880:	4aa5      	ldr	r2, [pc, #660]	; (8001b18 <HomemadePID+0x2c8>)
 8001882:	6013      	str	r3, [r2, #0]
		error = set_point - QEI_mm;
 8001884:	4ba1      	ldr	r3, [pc, #644]	; (8001b0c <HomemadePID+0x2bc>)
 8001886:	ed93 7a00 	vldr	s14, [r3]
 800188a:	4ba4      	ldr	r3, [pc, #656]	; (8001b1c <HomemadePID+0x2cc>)
 800188c:	edd3 7a00 	vldr	s15, [r3]
 8001890:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001894:	4ba2      	ldr	r3, [pc, #648]	; (8001b20 <HomemadePID+0x2d0>)
 8001896:	edc3 7a00 	vstr	s15, [r3]
		finish_state = 0;
 800189a:	4ba2      	ldr	r3, [pc, #648]	; (8001b24 <HomemadePID+0x2d4>)
 800189c:	2200      	movs	r2, #0
 800189e:	701a      	strb	r2, [r3, #0]

		if(error < 1 && error > -1){
 80018a0:	4b9f      	ldr	r3, [pc, #636]	; (8001b20 <HomemadePID+0x2d0>)
 80018a2:	edd3 7a00 	vldr	s15, [r3]
 80018a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80018aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b2:	d522      	bpl.n	80018fa <HomemadePID+0xaa>
 80018b4:	4b9a      	ldr	r3, [pc, #616]	; (8001b20 <HomemadePID+0x2d0>)
 80018b6:	edd3 7a00 	vldr	s15, [r3]
 80018ba:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80018be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c6:	dd18      	ble.n	80018fa <HomemadePID+0xaa>
			errorsum = 0;
 80018c8:	4b97      	ldr	r3, [pc, #604]	; (8001b28 <HomemadePID+0x2d8>)
 80018ca:	f04f 0200 	mov.w	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
			finish_state = 1;
 80018d0:	4b94      	ldr	r3, [pc, #592]	; (8001b24 <HomemadePID+0x2d4>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,0);
 80018d6:	2200      	movs	r2, #0
 80018d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018e0:	f004 f8f8 	bl	8005ad4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,0);
 80018e4:	2200      	movs	r2, #0
 80018e6:	2180      	movs	r1, #128	; 0x80
 80018e8:	4890      	ldr	r0, [pc, #576]	; (8001b2c <HomemadePID+0x2dc>)
 80018ea:	f004 f8f3 	bl	8005ad4 <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2,30000);
 80018ee:	4b90      	ldr	r3, [pc, #576]	; (8001b30 <HomemadePID+0x2e0>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f247 5230 	movw	r2, #30000	; 0x7530
 80018f6:	639a      	str	r2, [r3, #56]	; 0x38
 80018f8:	e01d      	b.n	8001936 <HomemadePID+0xe6>
		}
		else if(error < 11 && error > -11){
 80018fa:	4b89      	ldr	r3, [pc, #548]	; (8001b20 <HomemadePID+0x2d0>)
 80018fc:	edd3 7a00 	vldr	s15, [r3]
 8001900:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8001904:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190c:	d513      	bpl.n	8001936 <HomemadePID+0xe6>
 800190e:	4b84      	ldr	r3, [pc, #528]	; (8001b20 <HomemadePID+0x2d0>)
 8001910:	edd3 7a00 	vldr	s15, [r3]
 8001914:	eeba 7a06 	vmov.f32	s14, #166	; 0xc1300000 -11.0
 8001918:	eef4 7ac7 	vcmpe.f32	s15, s14
 800191c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001920:	dd09      	ble.n	8001936 <HomemadePID+0xe6>
			errorsum += 15;
 8001922:	4b81      	ldr	r3, [pc, #516]	; (8001b28 <HomemadePID+0x2d8>)
 8001924:	edd3 7a00 	vldr	s15, [r3]
 8001928:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800192c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001930:	4b7d      	ldr	r3, [pc, #500]	; (8001b28 <HomemadePID+0x2d8>)
 8001932:	edc3 7a00 	vstr	s15, [r3]
		}

		if(error > 32768)
 8001936:	4b7a      	ldr	r3, [pc, #488]	; (8001b20 <HomemadePID+0x2d0>)
 8001938:	edd3 7a00 	vldr	s15, [r3]
 800193c:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8001b34 <HomemadePID+0x2e4>
 8001940:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001948:	dd09      	ble.n	800195e <HomemadePID+0x10e>
			error -= 65536;
 800194a:	4b75      	ldr	r3, [pc, #468]	; (8001b20 <HomemadePID+0x2d0>)
 800194c:	edd3 7a00 	vldr	s15, [r3]
 8001950:	ed9f 7a79 	vldr	s14, [pc, #484]	; 8001b38 <HomemadePID+0x2e8>
 8001954:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001958:	4b71      	ldr	r3, [pc, #452]	; (8001b20 <HomemadePID+0x2d0>)
 800195a:	edc3 7a00 	vstr	s15, [r3]
		if(error < -32768)
 800195e:	4b70      	ldr	r3, [pc, #448]	; (8001b20 <HomemadePID+0x2d0>)
 8001960:	edd3 7a00 	vldr	s15, [r3]
 8001964:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001b3c <HomemadePID+0x2ec>
 8001968:	eef4 7ac7 	vcmpe.f32	s15, s14
 800196c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001970:	d509      	bpl.n	8001986 <HomemadePID+0x136>
			error += 65536;
 8001972:	4b6b      	ldr	r3, [pc, #428]	; (8001b20 <HomemadePID+0x2d0>)
 8001974:	edd3 7a00 	vldr	s15, [r3]
 8001978:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8001b38 <HomemadePID+0x2e8>
 800197c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001980:	4b67      	ldr	r3, [pc, #412]	; (8001b20 <HomemadePID+0x2d0>)
 8001982:	edc3 7a00 	vstr	s15, [r3]

		if(error > 0){
 8001986:	4b66      	ldr	r3, [pc, #408]	; (8001b20 <HomemadePID+0x2d0>)
 8001988:	edd3 7a00 	vldr	s15, [r3]
 800198c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001994:	f340 80ec 	ble.w	8001b70 <HomemadePID+0x320>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,0);
 8001998:	2200      	movs	r2, #0
 800199a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800199e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019a2:	f004 f897 	bl	8005ad4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,1);
 80019a6:	2201      	movs	r2, #1
 80019a8:	2180      	movs	r1, #128	; 0x80
 80019aa:	4860      	ldr	r0, [pc, #384]	; (8001b2c <HomemadePID+0x2dc>)
 80019ac:	f004 f892 	bl	8005ad4 <HAL_GPIO_WritePin>
			errorsum = errorsum + (error*(Now-Lastime)/10000);
 80019b0:	4b59      	ldr	r3, [pc, #356]	; (8001b18 <HomemadePID+0x2c8>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	4b62      	ldr	r3, [pc, #392]	; (8001b40 <HomemadePID+0x2f0>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	ee07 3a90 	vmov	s15, r3
 80019be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019c2:	4b57      	ldr	r3, [pc, #348]	; (8001b20 <HomemadePID+0x2d0>)
 80019c4:	edd3 7a00 	vldr	s15, [r3]
 80019c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019cc:	eddf 6a5d 	vldr	s13, [pc, #372]	; 8001b44 <HomemadePID+0x2f4>
 80019d0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80019d4:	4b54      	ldr	r3, [pc, #336]	; (8001b28 <HomemadePID+0x2d8>)
 80019d6:	edd3 7a00 	vldr	s15, [r3]
 80019da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019de:	4b52      	ldr	r3, [pc, #328]	; (8001b28 <HomemadePID+0x2d8>)
 80019e0:	edc3 7a00 	vstr	s15, [r3]
			Iterm = ki*errorsum;
 80019e4:	4b58      	ldr	r3, [pc, #352]	; (8001b48 <HomemadePID+0x2f8>)
 80019e6:	ed93 7a00 	vldr	s14, [r3]
 80019ea:	4b4f      	ldr	r3, [pc, #316]	; (8001b28 <HomemadePID+0x2d8>)
 80019ec:	edd3 7a00 	vldr	s15, [r3]
 80019f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019f4:	4b55      	ldr	r3, [pc, #340]	; (8001b4c <HomemadePID+0x2fc>)
 80019f6:	edc3 7a00 	vstr	s15, [r3]
			if(Iterm > 65535){
 80019fa:	4b54      	ldr	r3, [pc, #336]	; (8001b4c <HomemadePID+0x2fc>)
 80019fc:	edd3 7a00 	vldr	s15, [r3]
 8001a00:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001b50 <HomemadePID+0x300>
 8001a04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0c:	dd1a      	ble.n	8001a44 <HomemadePID+0x1f4>
				errorsum = (Iterm/ki) - (error*(Now-Lastime));
 8001a0e:	4b4f      	ldr	r3, [pc, #316]	; (8001b4c <HomemadePID+0x2fc>)
 8001a10:	edd3 6a00 	vldr	s13, [r3]
 8001a14:	4b4c      	ldr	r3, [pc, #304]	; (8001b48 <HomemadePID+0x2f8>)
 8001a16:	edd3 7a00 	vldr	s15, [r3]
 8001a1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a1e:	4b3e      	ldr	r3, [pc, #248]	; (8001b18 <HomemadePID+0x2c8>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	4b47      	ldr	r3, [pc, #284]	; (8001b40 <HomemadePID+0x2f0>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	ee07 3a90 	vmov	s15, r3
 8001a2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001a30:	4b3b      	ldr	r3, [pc, #236]	; (8001b20 <HomemadePID+0x2d0>)
 8001a32:	edd3 7a00 	vldr	s15, [r3]
 8001a36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a3e:	4b3a      	ldr	r3, [pc, #232]	; (8001b28 <HomemadePID+0x2d8>)
 8001a40:	edc3 7a00 	vstr	s15, [r3]
			}

			dinput = (error-Lasterror)/(Now-Lastime);
 8001a44:	4b36      	ldr	r3, [pc, #216]	; (8001b20 <HomemadePID+0x2d0>)
 8001a46:	ed93 7a00 	vldr	s14, [r3]
 8001a4a:	4b42      	ldr	r3, [pc, #264]	; (8001b54 <HomemadePID+0x304>)
 8001a4c:	edd3 7a00 	vldr	s15, [r3]
 8001a50:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001a54:	4b30      	ldr	r3, [pc, #192]	; (8001b18 <HomemadePID+0x2c8>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	4b39      	ldr	r3, [pc, #228]	; (8001b40 <HomemadePID+0x2f0>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	ee07 3a90 	vmov	s15, r3
 8001a62:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a6a:	4b3b      	ldr	r3, [pc, #236]	; (8001b58 <HomemadePID+0x308>)
 8001a6c:	edc3 7a00 	vstr	s15, [r3]
			Vfeedback = (kp*error)+(ki*errorsum)+(kd*dinput);
 8001a70:	4b3a      	ldr	r3, [pc, #232]	; (8001b5c <HomemadePID+0x30c>)
 8001a72:	ed93 7a00 	vldr	s14, [r3]
 8001a76:	4b2a      	ldr	r3, [pc, #168]	; (8001b20 <HomemadePID+0x2d0>)
 8001a78:	edd3 7a00 	vldr	s15, [r3]
 8001a7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a80:	4b31      	ldr	r3, [pc, #196]	; (8001b48 <HomemadePID+0x2f8>)
 8001a82:	edd3 6a00 	vldr	s13, [r3]
 8001a86:	4b28      	ldr	r3, [pc, #160]	; (8001b28 <HomemadePID+0x2d8>)
 8001a88:	edd3 7a00 	vldr	s15, [r3]
 8001a8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a94:	4b32      	ldr	r3, [pc, #200]	; (8001b60 <HomemadePID+0x310>)
 8001a96:	edd3 6a00 	vldr	s13, [r3]
 8001a9a:	4b2f      	ldr	r3, [pc, #188]	; (8001b58 <HomemadePID+0x308>)
 8001a9c:	edd3 7a00 	vldr	s15, [r3]
 8001aa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001aac:	ee17 2a90 	vmov	r2, s15
 8001ab0:	4b2c      	ldr	r3, [pc, #176]	; (8001b64 <HomemadePID+0x314>)
 8001ab2:	601a      	str	r2, [r3, #0]
			if(Vfeedback > 65536){
 8001ab4:	4b2b      	ldr	r3, [pc, #172]	; (8001b64 <HomemadePID+0x314>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001abc:	d903      	bls.n	8001ac6 <HomemadePID+0x276>
				Vfeedback = 65536;
 8001abe:	4b29      	ldr	r3, [pc, #164]	; (8001b64 <HomemadePID+0x314>)
 8001ac0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ac4:	601a      	str	r2, [r3, #0]
			}


			PWMset = (Vfeedback/65536.0)*30000;
 8001ac6:	4b27      	ldr	r3, [pc, #156]	; (8001b64 <HomemadePID+0x314>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7fe fce6 	bl	800049c <__aeabi_ui2d>
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	4b24      	ldr	r3, [pc, #144]	; (8001b68 <HomemadePID+0x318>)
 8001ad6:	f7fe fe85 	bl	80007e4 <__aeabi_ddiv>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	4610      	mov	r0, r2
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	a307      	add	r3, pc, #28	; (adr r3, 8001b00 <HomemadePID+0x2b0>)
 8001ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae8:	f7fe fd52 	bl	8000590 <__aeabi_dmul>
 8001aec:	4602      	mov	r2, r0
 8001aee:	460b      	mov	r3, r1
 8001af0:	4610      	mov	r0, r2
 8001af2:	4619      	mov	r1, r3
 8001af4:	f7fe fffc 	bl	8000af0 <__aeabi_d2f>
 8001af8:	4603      	mov	r3, r0
 8001afa:	4a1c      	ldr	r2, [pc, #112]	; (8001b6c <HomemadePID+0x31c>)
 8001afc:	6013      	str	r3, [r2, #0]
 8001afe:	e11d      	b.n	8001d3c <HomemadePID+0x4ec>
 8001b00:	00000000 	.word	0x00000000
 8001b04:	40dd4c00 	.word	0x40dd4c00
 8001b08:	2000039c 	.word	0x2000039c
 8001b0c:	2000032c 	.word	0x2000032c
 8001b10:	20000240 	.word	0x20000240
 8001b14:	200003ec 	.word	0x200003ec
 8001b18:	20000354 	.word	0x20000354
 8001b1c:	20000328 	.word	0x20000328
 8001b20:	2000035c 	.word	0x2000035c
 8001b24:	20000380 	.word	0x20000380
 8001b28:	20000360 	.word	0x20000360
 8001b2c:	48000400 	.word	0x48000400
 8001b30:	200002d8 	.word	0x200002d8
 8001b34:	47000000 	.word	0x47000000
 8001b38:	47800000 	.word	0x47800000
 8001b3c:	c7000000 	.word	0xc7000000
 8001b40:	20000358 	.word	0x20000358
 8001b44:	461c4000 	.word	0x461c4000
 8001b48:	2000034c 	.word	0x2000034c
 8001b4c:	20000364 	.word	0x20000364
 8001b50:	477fff00 	.word	0x477fff00
 8001b54:	2000036c 	.word	0x2000036c
 8001b58:	20000368 	.word	0x20000368
 8001b5c:	20000348 	.word	0x20000348
 8001b60:	20000350 	.word	0x20000350
 8001b64:	20000334 	.word	0x20000334
 8001b68:	40f00000 	.word	0x40f00000
 8001b6c:	20000330 	.word	0x20000330
		}
		else if(error < 0){
 8001b70:	4b7f      	ldr	r3, [pc, #508]	; (8001d70 <HomemadePID+0x520>)
 8001b72:	edd3 7a00 	vldr	s15, [r3]
 8001b76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7e:	f140 80c9 	bpl.w	8001d14 <HomemadePID+0x4c4>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,1);
 8001b82:	2201      	movs	r2, #1
 8001b84:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b8c:	f003 ffa2 	bl	8005ad4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,0);
 8001b90:	2200      	movs	r2, #0
 8001b92:	2180      	movs	r1, #128	; 0x80
 8001b94:	4877      	ldr	r0, [pc, #476]	; (8001d74 <HomemadePID+0x524>)
 8001b96:	f003 ff9d 	bl	8005ad4 <HAL_GPIO_WritePin>
			error = error*(-1);
 8001b9a:	4b75      	ldr	r3, [pc, #468]	; (8001d70 <HomemadePID+0x520>)
 8001b9c:	edd3 7a00 	vldr	s15, [r3]
 8001ba0:	eef1 7a67 	vneg.f32	s15, s15
 8001ba4:	4b72      	ldr	r3, [pc, #456]	; (8001d70 <HomemadePID+0x520>)
 8001ba6:	edc3 7a00 	vstr	s15, [r3]

//			if(t < Time_acc_tri){
//				PWMset = 8000;
//			} else{
				errorsum = errorsum + (error*(Now-Lastime)/10000);
 8001baa:	4b73      	ldr	r3, [pc, #460]	; (8001d78 <HomemadePID+0x528>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	4b73      	ldr	r3, [pc, #460]	; (8001d7c <HomemadePID+0x52c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	ee07 3a90 	vmov	s15, r3
 8001bb8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001bbc:	4b6c      	ldr	r3, [pc, #432]	; (8001d70 <HomemadePID+0x520>)
 8001bbe:	edd3 7a00 	vldr	s15, [r3]
 8001bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bc6:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8001d80 <HomemadePID+0x530>
 8001bca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001bce:	4b6d      	ldr	r3, [pc, #436]	; (8001d84 <HomemadePID+0x534>)
 8001bd0:	edd3 7a00 	vldr	s15, [r3]
 8001bd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bd8:	4b6a      	ldr	r3, [pc, #424]	; (8001d84 <HomemadePID+0x534>)
 8001bda:	edc3 7a00 	vstr	s15, [r3]
				Iterm = ki*errorsum;
 8001bde:	4b6a      	ldr	r3, [pc, #424]	; (8001d88 <HomemadePID+0x538>)
 8001be0:	ed93 7a00 	vldr	s14, [r3]
 8001be4:	4b67      	ldr	r3, [pc, #412]	; (8001d84 <HomemadePID+0x534>)
 8001be6:	edd3 7a00 	vldr	s15, [r3]
 8001bea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bee:	4b67      	ldr	r3, [pc, #412]	; (8001d8c <HomemadePID+0x53c>)
 8001bf0:	edc3 7a00 	vstr	s15, [r3]
				if(Iterm > 65535){
 8001bf4:	4b65      	ldr	r3, [pc, #404]	; (8001d8c <HomemadePID+0x53c>)
 8001bf6:	edd3 7a00 	vldr	s15, [r3]
 8001bfa:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8001d90 <HomemadePID+0x540>
 8001bfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c06:	dd1a      	ble.n	8001c3e <HomemadePID+0x3ee>
					errorsum = (Iterm/ki) - (error*(Now-Lastime));
 8001c08:	4b60      	ldr	r3, [pc, #384]	; (8001d8c <HomemadePID+0x53c>)
 8001c0a:	edd3 6a00 	vldr	s13, [r3]
 8001c0e:	4b5e      	ldr	r3, [pc, #376]	; (8001d88 <HomemadePID+0x538>)
 8001c10:	edd3 7a00 	vldr	s15, [r3]
 8001c14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001c18:	4b57      	ldr	r3, [pc, #348]	; (8001d78 <HomemadePID+0x528>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	4b57      	ldr	r3, [pc, #348]	; (8001d7c <HomemadePID+0x52c>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	ee07 3a90 	vmov	s15, r3
 8001c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001c2a:	4b51      	ldr	r3, [pc, #324]	; (8001d70 <HomemadePID+0x520>)
 8001c2c:	edd3 7a00 	vldr	s15, [r3]
 8001c30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c38:	4b52      	ldr	r3, [pc, #328]	; (8001d84 <HomemadePID+0x534>)
 8001c3a:	edc3 7a00 	vstr	s15, [r3]
				}
				dinput = (error-Lasterror)/(Now-Lastime);
 8001c3e:	4b4c      	ldr	r3, [pc, #304]	; (8001d70 <HomemadePID+0x520>)
 8001c40:	ed93 7a00 	vldr	s14, [r3]
 8001c44:	4b53      	ldr	r3, [pc, #332]	; (8001d94 <HomemadePID+0x544>)
 8001c46:	edd3 7a00 	vldr	s15, [r3]
 8001c4a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001c4e:	4b4a      	ldr	r3, [pc, #296]	; (8001d78 <HomemadePID+0x528>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	4b4a      	ldr	r3, [pc, #296]	; (8001d7c <HomemadePID+0x52c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	ee07 3a90 	vmov	s15, r3
 8001c5c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c64:	4b4c      	ldr	r3, [pc, #304]	; (8001d98 <HomemadePID+0x548>)
 8001c66:	edc3 7a00 	vstr	s15, [r3]
				Vfeedback = (kp*error)+(ki*errorsum)+(kd*dinput);
 8001c6a:	4b4c      	ldr	r3, [pc, #304]	; (8001d9c <HomemadePID+0x54c>)
 8001c6c:	ed93 7a00 	vldr	s14, [r3]
 8001c70:	4b3f      	ldr	r3, [pc, #252]	; (8001d70 <HomemadePID+0x520>)
 8001c72:	edd3 7a00 	vldr	s15, [r3]
 8001c76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c7a:	4b43      	ldr	r3, [pc, #268]	; (8001d88 <HomemadePID+0x538>)
 8001c7c:	edd3 6a00 	vldr	s13, [r3]
 8001c80:	4b40      	ldr	r3, [pc, #256]	; (8001d84 <HomemadePID+0x534>)
 8001c82:	edd3 7a00 	vldr	s15, [r3]
 8001c86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c8e:	4b44      	ldr	r3, [pc, #272]	; (8001da0 <HomemadePID+0x550>)
 8001c90:	edd3 6a00 	vldr	s13, [r3]
 8001c94:	4b40      	ldr	r3, [pc, #256]	; (8001d98 <HomemadePID+0x548>)
 8001c96:	edd3 7a00 	vldr	s15, [r3]
 8001c9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ca2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ca6:	ee17 2a90 	vmov	r2, s15
 8001caa:	4b3e      	ldr	r3, [pc, #248]	; (8001da4 <HomemadePID+0x554>)
 8001cac:	601a      	str	r2, [r3, #0]
				if(Vfeedback > 65536){
 8001cae:	4b3d      	ldr	r3, [pc, #244]	; (8001da4 <HomemadePID+0x554>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cb6:	d903      	bls.n	8001cc0 <HomemadePID+0x470>
					Vfeedback = 65536;
 8001cb8:	4b3a      	ldr	r3, [pc, #232]	; (8001da4 <HomemadePID+0x554>)
 8001cba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001cbe:	601a      	str	r2, [r3, #0]
				}

				PWMset = (Vfeedback/65536.0)*30000;
 8001cc0:	4b38      	ldr	r3, [pc, #224]	; (8001da4 <HomemadePID+0x554>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7fe fbe9 	bl	800049c <__aeabi_ui2d>
 8001cca:	f04f 0200 	mov.w	r2, #0
 8001cce:	4b36      	ldr	r3, [pc, #216]	; (8001da8 <HomemadePID+0x558>)
 8001cd0:	f7fe fd88 	bl	80007e4 <__aeabi_ddiv>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	4610      	mov	r0, r2
 8001cda:	4619      	mov	r1, r3
 8001cdc:	a322      	add	r3, pc, #136	; (adr r3, 8001d68 <HomemadePID+0x518>)
 8001cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce2:	f7fe fc55 	bl	8000590 <__aeabi_dmul>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	4610      	mov	r0, r2
 8001cec:	4619      	mov	r1, r3
 8001cee:	f7fe feff 	bl	8000af0 <__aeabi_d2f>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	4a2d      	ldr	r2, [pc, #180]	; (8001dac <HomemadePID+0x55c>)
 8001cf6:	6013      	str	r3, [r2, #0]
				if(PWMset > 8000){
 8001cf8:	4b2c      	ldr	r3, [pc, #176]	; (8001dac <HomemadePID+0x55c>)
 8001cfa:	edd3 7a00 	vldr	s15, [r3]
 8001cfe:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001db0 <HomemadePID+0x560>
 8001d02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0a:	dd17      	ble.n	8001d3c <HomemadePID+0x4ec>
					PWMset = 8000;
 8001d0c:	4b27      	ldr	r3, [pc, #156]	; (8001dac <HomemadePID+0x55c>)
 8001d0e:	4a29      	ldr	r2, [pc, #164]	; (8001db4 <HomemadePID+0x564>)
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	e013      	b.n	8001d3c <HomemadePID+0x4ec>
				}
//				PWMset = 4000;
//			}
		}
		else if(error == 0){
 8001d14:	4b16      	ldr	r3, [pc, #88]	; (8001d70 <HomemadePID+0x520>)
 8001d16:	edd3 7a00 	vldr	s15, [r3]
 8001d1a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d22:	d10b      	bne.n	8001d3c <HomemadePID+0x4ec>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,0);
 8001d24:	2200      	movs	r2, #0
 8001d26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d2e:	f003 fed1 	bl	8005ad4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,0);
 8001d32:	2200      	movs	r2, #0
 8001d34:	2180      	movs	r1, #128	; 0x80
 8001d36:	480f      	ldr	r0, [pc, #60]	; (8001d74 <HomemadePID+0x524>)
 8001d38:	f003 fecc 	bl	8005ad4 <HAL_GPIO_WritePin>
		}

		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, PWMset);
 8001d3c:	4b1b      	ldr	r3, [pc, #108]	; (8001dac <HomemadePID+0x55c>)
 8001d3e:	edd3 7a00 	vldr	s15, [r3]
 8001d42:	4b1d      	ldr	r3, [pc, #116]	; (8001db8 <HomemadePID+0x568>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d4a:	ee17 2a90 	vmov	r2, s15
 8001d4e:	639a      	str	r2, [r3, #56]	; 0x38

		Lastime = Now;
 8001d50:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <HomemadePID+0x528>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a09      	ldr	r2, [pc, #36]	; (8001d7c <HomemadePID+0x52c>)
 8001d56:	6013      	str	r3, [r2, #0]
		Lasterror = error;
 8001d58:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <HomemadePID+0x520>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a0d      	ldr	r2, [pc, #52]	; (8001d94 <HomemadePID+0x544>)
 8001d5e:	6013      	str	r3, [r2, #0]
	}
}
 8001d60:	bf00      	nop
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	f3af 8000 	nop.w
 8001d68:	00000000 	.word	0x00000000
 8001d6c:	40dd4c00 	.word	0x40dd4c00
 8001d70:	2000035c 	.word	0x2000035c
 8001d74:	48000400 	.word	0x48000400
 8001d78:	20000354 	.word	0x20000354
 8001d7c:	20000358 	.word	0x20000358
 8001d80:	461c4000 	.word	0x461c4000
 8001d84:	20000360 	.word	0x20000360
 8001d88:	2000034c 	.word	0x2000034c
 8001d8c:	20000364 	.word	0x20000364
 8001d90:	477fff00 	.word	0x477fff00
 8001d94:	2000036c 	.word	0x2000036c
 8001d98:	20000368 	.word	0x20000368
 8001d9c:	20000348 	.word	0x20000348
 8001da0:	20000350 	.word	0x20000350
 8001da4:	20000334 	.word	0x20000334
 8001da8:	40f00000 	.word	0x40f00000
 8001dac:	20000330 	.word	0x20000330
 8001db0:	45fa0000 	.word	0x45fa0000
 8001db4:	45fa0000 	.word	0x45fa0000
 8001db8:	200002d8 	.word	0x200002d8

08001dbc <speedread>:


void speedread(){
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
	static uint32_t Timestamp = 0;
	if (Timestamp < __HAL_TIM_GET_COUNTER(&htim2)) {
 8001dc0:	4b24      	ldr	r3, [pc, #144]	; (8001e54 <speedread+0x98>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dc6:	4b24      	ldr	r3, [pc, #144]	; (8001e58 <speedread+0x9c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	429a      	cmp	r2, r3
 8001dcc:	d93f      	bls.n	8001e4e <speedread+0x92>
		Timestamp = __HAL_TIM_GET_COUNTER(&htim2) + 10000;
 8001dce:	4b21      	ldr	r3, [pc, #132]	; (8001e54 <speedread+0x98>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd4:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001dd8:	3310      	adds	r3, #16
 8001dda:	4a1f      	ldr	r2, [pc, #124]	; (8001e58 <speedread+0x9c>)
 8001ddc:	6013      	str	r3, [r2, #0]
		QEI_raw = __HAL_TIM_GET_COUNTER(&htim1);
 8001dde:	4b1f      	ldr	r3, [pc, #124]	; (8001e5c <speedread+0xa0>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de4:	4a1e      	ldr	r2, [pc, #120]	; (8001e60 <speedread+0xa4>)
 8001de6:	6013      	str	r3, [r2, #0]
		changeUnit();
 8001de8:	f7ff fcf6 	bl	80017d8 <changeUnit>
		tim_velo_new = __HAL_TIM_GET_COUNTER(&htim2);
 8001dec:	4b19      	ldr	r3, [pc, #100]	; (8001e54 <speedread+0x98>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df2:	ee07 3a90 	vmov	s15, r3
 8001df6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dfa:	4b1a      	ldr	r3, [pc, #104]	; (8001e64 <speedread+0xa8>)
 8001dfc:	edc3 7a00 	vstr	s15, [r3]
		dt_velo = (tim_velo_new - tim_velo_last)/1000000.0;
 8001e00:	4b18      	ldr	r3, [pc, #96]	; (8001e64 <speedread+0xa8>)
 8001e02:	ed93 7a00 	vldr	s14, [r3]
 8001e06:	4b18      	ldr	r3, [pc, #96]	; (8001e68 <speedread+0xac>)
 8001e08:	edd3 7a00 	vldr	s15, [r3]
 8001e0c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e10:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001e6c <speedread+0xb0>
 8001e14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e18:	4b15      	ldr	r3, [pc, #84]	; (8001e70 <speedread+0xb4>)
 8001e1a:	edc3 7a00 	vstr	s15, [r3]
		speed = (QEI_mm - LastPos)/dt_velo;
 8001e1e:	4b15      	ldr	r3, [pc, #84]	; (8001e74 <speedread+0xb8>)
 8001e20:	ed93 7a00 	vldr	s14, [r3]
 8001e24:	4b14      	ldr	r3, [pc, #80]	; (8001e78 <speedread+0xbc>)
 8001e26:	edd3 7a00 	vldr	s15, [r3]
 8001e2a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001e2e:	4b10      	ldr	r3, [pc, #64]	; (8001e70 <speedread+0xb4>)
 8001e30:	ed93 7a00 	vldr	s14, [r3]
 8001e34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e38:	4b10      	ldr	r3, [pc, #64]	; (8001e7c <speedread+0xc0>)
 8001e3a:	edc3 7a00 	vstr	s15, [r3]

		LastPos = QEI_mm;
 8001e3e:	4b0d      	ldr	r3, [pc, #52]	; (8001e74 <speedread+0xb8>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a0d      	ldr	r2, [pc, #52]	; (8001e78 <speedread+0xbc>)
 8001e44:	6013      	str	r3, [r2, #0]
		tim_velo_last = tim_velo_new;
 8001e46:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <speedread+0xa8>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a07      	ldr	r2, [pc, #28]	; (8001e68 <speedread+0xac>)
 8001e4c:	6013      	str	r3, [r2, #0]
	}
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000240 	.word	0x20000240
 8001e58:	200003f0 	.word	0x200003f0
 8001e5c:	200001f4 	.word	0x200001f4
 8001e60:	20000324 	.word	0x20000324
 8001e64:	200003cc 	.word	0x200003cc
 8001e68:	200003d0 	.word	0x200003d0
 8001e6c:	49742400 	.word	0x49742400
 8001e70:	20000378 	.word	0x20000378
 8001e74:	20000328 	.word	0x20000328
 8001e78:	20000374 	.word	0x20000374
 8001e7c:	20000370 	.word	0x20000370

08001e80 <accelread>:

void accelread(){
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
	static uint32_t TimesTamp = 0;
	if (TimesTamp < __HAL_TIM_GET_COUNTER(&htim2)) {
 8001e84:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <accelread+0x98>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e8a:	4b24      	ldr	r3, [pc, #144]	; (8001f1c <accelread+0x9c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d93c      	bls.n	8001f0c <accelread+0x8c>
		TimesTamp = __HAL_TIM_GET_COUNTER(&htim2) + 40000;
 8001e92:	4b21      	ldr	r3, [pc, #132]	; (8001f18 <accelread+0x98>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e98:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8001e9c:	3340      	adds	r3, #64	; 0x40
 8001e9e:	4a1f      	ldr	r2, [pc, #124]	; (8001f1c <accelread+0x9c>)
 8001ea0:	6013      	str	r3, [r2, #0]

		tim_acc_new = __HAL_TIM_GET_COUNTER(&htim2);
 8001ea2:	4b1d      	ldr	r3, [pc, #116]	; (8001f18 <accelread+0x98>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea8:	ee07 3a90 	vmov	s15, r3
 8001eac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eb0:	4b1b      	ldr	r3, [pc, #108]	; (8001f20 <accelread+0xa0>)
 8001eb2:	edc3 7a00 	vstr	s15, [r3]
		velo_new = speed;
 8001eb6:	4b1b      	ldr	r3, [pc, #108]	; (8001f24 <accelread+0xa4>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a1b      	ldr	r2, [pc, #108]	; (8001f28 <accelread+0xa8>)
 8001ebc:	6013      	str	r3, [r2, #0]
		dt_acc = (tim_acc_new - tim_acc_last)/1000000.0;
 8001ebe:	4b18      	ldr	r3, [pc, #96]	; (8001f20 <accelread+0xa0>)
 8001ec0:	ed93 7a00 	vldr	s14, [r3]
 8001ec4:	4b19      	ldr	r3, [pc, #100]	; (8001f2c <accelread+0xac>)
 8001ec6:	edd3 7a00 	vldr	s15, [r3]
 8001eca:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ece:	eddf 6a18 	vldr	s13, [pc, #96]	; 8001f30 <accelread+0xb0>
 8001ed2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ed6:	4b17      	ldr	r3, [pc, #92]	; (8001f34 <accelread+0xb4>)
 8001ed8:	edc3 7a00 	vstr	s15, [r3]
		acc = (velo_new - velo_last)/dt_acc;
 8001edc:	4b12      	ldr	r3, [pc, #72]	; (8001f28 <accelread+0xa8>)
 8001ede:	ed93 7a00 	vldr	s14, [r3]
 8001ee2:	4b15      	ldr	r3, [pc, #84]	; (8001f38 <accelread+0xb8>)
 8001ee4:	edd3 7a00 	vldr	s15, [r3]
 8001ee8:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001eec:	4b11      	ldr	r3, [pc, #68]	; (8001f34 <accelread+0xb4>)
 8001eee:	ed93 7a00 	vldr	s14, [r3]
 8001ef2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ef6:	4b11      	ldr	r3, [pc, #68]	; (8001f3c <accelread+0xbc>)
 8001ef8:	edc3 7a00 	vstr	s15, [r3]

		velo_last = velo_new;
 8001efc:	4b0a      	ldr	r3, [pc, #40]	; (8001f28 <accelread+0xa8>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a0d      	ldr	r2, [pc, #52]	; (8001f38 <accelread+0xb8>)
 8001f02:	6013      	str	r3, [r2, #0]
		tim_acc_last = tim_acc_new;
 8001f04:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <accelread+0xa0>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a08      	ldr	r2, [pc, #32]	; (8001f2c <accelread+0xac>)
 8001f0a:	6013      	str	r3, [r2, #0]
	}
}
 8001f0c:	bf00      	nop
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	20000240 	.word	0x20000240
 8001f1c:	200003f4 	.word	0x200003f4
 8001f20:	200003d4 	.word	0x200003d4
 8001f24:	20000370 	.word	0x20000370
 8001f28:	200003dc 	.word	0x200003dc
 8001f2c:	200003d8 	.word	0x200003d8
 8001f30:	49742400 	.word	0x49742400
 8001f34:	2000037c 	.word	0x2000037c
 8001f38:	200003e0 	.word	0x200003e0
 8001f3c:	200003e4 	.word	0x200003e4

08001f40 <Trajectory>:

void Trajectory(){
 8001f40:	b5b0      	push	{r4, r5, r7, lr}
 8001f42:	af00      	add	r7, sp, #0
	Distance = trajec_target - QEI_start;
 8001f44:	4b91      	ldr	r3, [pc, #580]	; (800218c <Trajectory+0x24c>)
 8001f46:	ed93 7a00 	vldr	s14, [r3]
 8001f4a:	4b91      	ldr	r3, [pc, #580]	; (8002190 <Trajectory+0x250>)
 8001f4c:	edd3 7a00 	vldr	s15, [r3]
 8001f50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f54:	4b8f      	ldr	r3, [pc, #572]	; (8002194 <Trajectory+0x254>)
 8001f56:	edc3 7a00 	vstr	s15, [r3]
	Time_acc = Vmax / Amax;
 8001f5a:	4b8f      	ldr	r3, [pc, #572]	; (8002198 <Trajectory+0x258>)
 8001f5c:	edd3 6a00 	vldr	s13, [r3]
 8001f60:	4b8e      	ldr	r3, [pc, #568]	; (800219c <Trajectory+0x25c>)
 8001f62:	ed93 7a00 	vldr	s14, [r3]
 8001f66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f6a:	4b8d      	ldr	r3, [pc, #564]	; (80021a0 <Trajectory+0x260>)
 8001f6c:	edc3 7a00 	vstr	s15, [r3]
	Time_dec = Time_acc;
 8001f70:	4b8b      	ldr	r3, [pc, #556]	; (80021a0 <Trajectory+0x260>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a8b      	ldr	r2, [pc, #556]	; (80021a4 <Trajectory+0x264>)
 8001f76:	6013      	str	r3, [r2, #0]


	time_now = __HAL_TIM_GET_COUNTER(&htim2);
 8001f78:	4b8b      	ldr	r3, [pc, #556]	; (80021a8 <Trajectory+0x268>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7e:	ee07 3a90 	vmov	s15, r3
 8001f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f86:	4b89      	ldr	r3, [pc, #548]	; (80021ac <Trajectory+0x26c>)
 8001f88:	edc3 7a00 	vstr	s15, [r3]

	if(trajec_target >= 0 && trajec_state == 0){
 8001f8c:	4b7f      	ldr	r3, [pc, #508]	; (800218c <Trajectory+0x24c>)
 8001f8e:	edd3 7a00 	vldr	s15, [r3]
 8001f92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f9a:	db14      	blt.n	8001fc6 <Trajectory+0x86>
 8001f9c:	4b84      	ldr	r3, [pc, #528]	; (80021b0 <Trajectory+0x270>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d110      	bne.n	8001fc6 <Trajectory+0x86>
		trajec_state = 1;
 8001fa4:	4b82      	ldr	r3, [pc, #520]	; (80021b0 <Trajectory+0x270>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	701a      	strb	r2, [r3, #0]
		Timestamp = time_now;
 8001faa:	4b80      	ldr	r3, [pc, #512]	; (80021ac <Trajectory+0x26c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a81      	ldr	r2, [pc, #516]	; (80021b4 <Trajectory+0x274>)
 8001fb0:	6013      	str	r3, [r2, #0]
		QEI_start = QEI_mm;
 8001fb2:	4b81      	ldr	r3, [pc, #516]	; (80021b8 <Trajectory+0x278>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a76      	ldr	r2, [pc, #472]	; (8002190 <Trajectory+0x250>)
 8001fb8:	6013      	str	r3, [r2, #0]
		pos = QEI_start;
 8001fba:	4b75      	ldr	r3, [pc, #468]	; (8002190 <Trajectory+0x250>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a7f      	ldr	r2, [pc, #508]	; (80021bc <Trajectory+0x27c>)
 8001fc0:	6013      	str	r3, [r2, #0]
 8001fc2:	f000 be19 	b.w	8002bf8 <Trajectory+0xcb8>
	}
	else if(Distance > 0 && trajec_state == 1){	//Run Up
 8001fc6:	4b73      	ldr	r3, [pc, #460]	; (8002194 <Trajectory+0x254>)
 8001fc8:	edd3 7a00 	vldr	s15, [r3]
 8001fcc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fd4:	f340 82f9 	ble.w	80025ca <Trajectory+0x68a>
 8001fd8:	4b75      	ldr	r3, [pc, #468]	; (80021b0 <Trajectory+0x270>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	f040 82f4 	bne.w	80025ca <Trajectory+0x68a>
		kp = 900;
 8001fe2:	4b77      	ldr	r3, [pc, #476]	; (80021c0 <Trajectory+0x280>)
 8001fe4:	4a77      	ldr	r2, [pc, #476]	; (80021c4 <Trajectory+0x284>)
 8001fe6:	601a      	str	r2, [r3, #0]
		ki = 7;
 8001fe8:	4b77      	ldr	r3, [pc, #476]	; (80021c8 <Trajectory+0x288>)
 8001fea:	4a78      	ldr	r2, [pc, #480]	; (80021cc <Trajectory+0x28c>)
 8001fec:	601a      	str	r2, [r3, #0]
		kd = 1;
 8001fee:	4b78      	ldr	r3, [pc, #480]	; (80021d0 <Trajectory+0x290>)
 8001ff0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001ff4:	601a      	str	r2, [r3, #0]
		Distance_Velo_Max = -(Vmax*Time_acc) + Distance ;
 8001ff6:	4b67      	ldr	r3, [pc, #412]	; (8002194 <Trajectory+0x254>)
 8001ff8:	ed93 7a00 	vldr	s14, [r3]
 8001ffc:	4b66      	ldr	r3, [pc, #408]	; (8002198 <Trajectory+0x258>)
 8001ffe:	edd3 6a00 	vldr	s13, [r3]
 8002002:	4b67      	ldr	r3, [pc, #412]	; (80021a0 <Trajectory+0x260>)
 8002004:	edd3 7a00 	vldr	s15, [r3]
 8002008:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800200c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002010:	4b70      	ldr	r3, [pc, #448]	; (80021d4 <Trajectory+0x294>)
 8002012:	edc3 7a00 	vstr	s15, [r3]
		t = (time_now - Timestamp)/1000000.0;  //s
 8002016:	4b65      	ldr	r3, [pc, #404]	; (80021ac <Trajectory+0x26c>)
 8002018:	ed93 7a00 	vldr	s14, [r3]
 800201c:	4b65      	ldr	r3, [pc, #404]	; (80021b4 <Trajectory+0x274>)
 800201e:	edd3 7a00 	vldr	s15, [r3]
 8002022:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002026:	eddf 6a6c 	vldr	s13, [pc, #432]	; 80021d8 <Trajectory+0x298>
 800202a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800202e:	4b6b      	ldr	r3, [pc, #428]	; (80021dc <Trajectory+0x29c>)
 8002030:	edc3 7a00 	vstr	s15, [r3]
		if(Distance_Velo_Max > 0){						//Trapezoi
 8002034:	4b67      	ldr	r3, [pc, #412]	; (80021d4 <Trajectory+0x294>)
 8002036:	edd3 7a00 	vldr	s15, [r3]
 800203a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800203e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002042:	f340 8165 	ble.w	8002310 <Trajectory+0x3d0>
			temp_check = 1;
 8002046:	4b66      	ldr	r3, [pc, #408]	; (80021e0 <Trajectory+0x2a0>)
 8002048:	2201      	movs	r2, #1
 800204a:	701a      	strb	r2, [r3, #0]
			Time_const = Distance_Velo_Max/Vmax;
 800204c:	4b61      	ldr	r3, [pc, #388]	; (80021d4 <Trajectory+0x294>)
 800204e:	edd3 6a00 	vldr	s13, [r3]
 8002052:	4b51      	ldr	r3, [pc, #324]	; (8002198 <Trajectory+0x258>)
 8002054:	ed93 7a00 	vldr	s14, [r3]
 8002058:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800205c:	4b61      	ldr	r3, [pc, #388]	; (80021e4 <Trajectory+0x2a4>)
 800205e:	edc3 7a00 	vstr	s15, [r3]
			if(t < Time_acc){
 8002062:	4b5e      	ldr	r3, [pc, #376]	; (80021dc <Trajectory+0x29c>)
 8002064:	ed93 7a00 	vldr	s14, [r3]
 8002068:	4b4d      	ldr	r3, [pc, #308]	; (80021a0 <Trajectory+0x260>)
 800206a:	edd3 7a00 	vldr	s15, [r3]
 800206e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002076:	d555      	bpl.n	8002124 <Trajectory+0x1e4>
				traj[2] = Amax;
 8002078:	4b48      	ldr	r3, [pc, #288]	; (800219c <Trajectory+0x25c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a5a      	ldr	r2, [pc, #360]	; (80021e8 <Trajectory+0x2a8>)
 800207e:	6093      	str	r3, [r2, #8]
				traj[1] = Amax*t;
 8002080:	4b46      	ldr	r3, [pc, #280]	; (800219c <Trajectory+0x25c>)
 8002082:	ed93 7a00 	vldr	s14, [r3]
 8002086:	4b55      	ldr	r3, [pc, #340]	; (80021dc <Trajectory+0x29c>)
 8002088:	edd3 7a00 	vldr	s15, [r3]
 800208c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002090:	4b55      	ldr	r3, [pc, #340]	; (80021e8 <Trajectory+0x2a8>)
 8002092:	edc3 7a01 	vstr	s15, [r3, #4]
				traj[0] = (Amax/2.0)*t*t + pos;
 8002096:	4b41      	ldr	r3, [pc, #260]	; (800219c <Trajectory+0x25c>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f7fe fa20 	bl	80004e0 <__aeabi_f2d>
 80020a0:	f04f 0200 	mov.w	r2, #0
 80020a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020a8:	f7fe fb9c 	bl	80007e4 <__aeabi_ddiv>
 80020ac:	4602      	mov	r2, r0
 80020ae:	460b      	mov	r3, r1
 80020b0:	4614      	mov	r4, r2
 80020b2:	461d      	mov	r5, r3
 80020b4:	4b49      	ldr	r3, [pc, #292]	; (80021dc <Trajectory+0x29c>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7fe fa11 	bl	80004e0 <__aeabi_f2d>
 80020be:	4602      	mov	r2, r0
 80020c0:	460b      	mov	r3, r1
 80020c2:	4620      	mov	r0, r4
 80020c4:	4629      	mov	r1, r5
 80020c6:	f7fe fa63 	bl	8000590 <__aeabi_dmul>
 80020ca:	4602      	mov	r2, r0
 80020cc:	460b      	mov	r3, r1
 80020ce:	4614      	mov	r4, r2
 80020d0:	461d      	mov	r5, r3
 80020d2:	4b42      	ldr	r3, [pc, #264]	; (80021dc <Trajectory+0x29c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7fe fa02 	bl	80004e0 <__aeabi_f2d>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	4620      	mov	r0, r4
 80020e2:	4629      	mov	r1, r5
 80020e4:	f7fe fa54 	bl	8000590 <__aeabi_dmul>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	4614      	mov	r4, r2
 80020ee:	461d      	mov	r5, r3
 80020f0:	4b32      	ldr	r3, [pc, #200]	; (80021bc <Trajectory+0x27c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7fe f9f3 	bl	80004e0 <__aeabi_f2d>
 80020fa:	4602      	mov	r2, r0
 80020fc:	460b      	mov	r3, r1
 80020fe:	4620      	mov	r0, r4
 8002100:	4629      	mov	r1, r5
 8002102:	f7fe f88f 	bl	8000224 <__adddf3>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	4610      	mov	r0, r2
 800210c:	4619      	mov	r1, r3
 800210e:	f7fe fcef 	bl	8000af0 <__aeabi_d2f>
 8002112:	4603      	mov	r3, r0
 8002114:	4a34      	ldr	r2, [pc, #208]	; (80021e8 <Trajectory+0x2a8>)
 8002116:	6013      	str	r3, [r2, #0]
				temp_pos_acc = traj[0];
 8002118:	4b33      	ldr	r3, [pc, #204]	; (80021e8 <Trajectory+0x2a8>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a33      	ldr	r2, [pc, #204]	; (80021ec <Trajectory+0x2ac>)
 800211e:	6013      	str	r3, [r2, #0]
		if(Distance_Velo_Max > 0){						//Trapezoi
 8002120:	f000 bd6a 	b.w	8002bf8 <Trajectory+0xcb8>
			}
			else if(t < Time_const+Time_acc){
 8002124:	4b2f      	ldr	r3, [pc, #188]	; (80021e4 <Trajectory+0x2a4>)
 8002126:	ed93 7a00 	vldr	s14, [r3]
 800212a:	4b1d      	ldr	r3, [pc, #116]	; (80021a0 <Trajectory+0x260>)
 800212c:	edd3 7a00 	vldr	s15, [r3]
 8002130:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002134:	4b29      	ldr	r3, [pc, #164]	; (80021dc <Trajectory+0x29c>)
 8002136:	edd3 7a00 	vldr	s15, [r3]
 800213a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800213e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002142:	dd57      	ble.n	80021f4 <Trajectory+0x2b4>
				traj[2] = 0;
 8002144:	4b28      	ldr	r3, [pc, #160]	; (80021e8 <Trajectory+0x2a8>)
 8002146:	f04f 0200 	mov.w	r2, #0
 800214a:	609a      	str	r2, [r3, #8]
				traj[1] = Vmax;
 800214c:	4b12      	ldr	r3, [pc, #72]	; (8002198 <Trajectory+0x258>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a25      	ldr	r2, [pc, #148]	; (80021e8 <Trajectory+0x2a8>)
 8002152:	6053      	str	r3, [r2, #4]
				traj[0] = (Vmax*(t-Time_acc)) + temp_pos_acc;
 8002154:	4b21      	ldr	r3, [pc, #132]	; (80021dc <Trajectory+0x29c>)
 8002156:	ed93 7a00 	vldr	s14, [r3]
 800215a:	4b11      	ldr	r3, [pc, #68]	; (80021a0 <Trajectory+0x260>)
 800215c:	edd3 7a00 	vldr	s15, [r3]
 8002160:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002164:	4b0c      	ldr	r3, [pc, #48]	; (8002198 <Trajectory+0x258>)
 8002166:	edd3 7a00 	vldr	s15, [r3]
 800216a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800216e:	4b1f      	ldr	r3, [pc, #124]	; (80021ec <Trajectory+0x2ac>)
 8002170:	edd3 7a00 	vldr	s15, [r3]
 8002174:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002178:	4b1b      	ldr	r3, [pc, #108]	; (80021e8 <Trajectory+0x2a8>)
 800217a:	edc3 7a00 	vstr	s15, [r3]
				temp_pos_const = traj[0];
 800217e:	4b1a      	ldr	r3, [pc, #104]	; (80021e8 <Trajectory+0x2a8>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a1b      	ldr	r2, [pc, #108]	; (80021f0 <Trajectory+0x2b0>)
 8002184:	6013      	str	r3, [r2, #0]
		if(Distance_Velo_Max > 0){						//Trapezoi
 8002186:	f000 bd37 	b.w	8002bf8 <Trajectory+0xcb8>
 800218a:	bf00      	nop
 800218c:	200003ac 	.word	0x200003ac
 8002190:	200003c8 	.word	0x200003c8
 8002194:	20000384 	.word	0x20000384
 8002198:	20000004 	.word	0x20000004
 800219c:	20000008 	.word	0x20000008
 80021a0:	200003b0 	.word	0x200003b0
 80021a4:	200003b8 	.word	0x200003b8
 80021a8:	20000240 	.word	0x20000240
 80021ac:	200003c0 	.word	0x200003c0
 80021b0:	200003e8 	.word	0x200003e8
 80021b4:	200003c4 	.word	0x200003c4
 80021b8:	20000328 	.word	0x20000328
 80021bc:	200003a8 	.word	0x200003a8
 80021c0:	20000348 	.word	0x20000348
 80021c4:	44610000 	.word	0x44610000
 80021c8:	2000034c 	.word	0x2000034c
 80021cc:	40e00000 	.word	0x40e00000
 80021d0:	20000350 	.word	0x20000350
 80021d4:	20000398 	.word	0x20000398
 80021d8:	49742400 	.word	0x49742400
 80021dc:	20000388 	.word	0x20000388
 80021e0:	200003e9 	.word	0x200003e9
 80021e4:	200003bc 	.word	0x200003bc
 80021e8:	2000039c 	.word	0x2000039c
 80021ec:	2000038c 	.word	0x2000038c
 80021f0:	20000390 	.word	0x20000390
			}
			else if(t < Time_const+Time_acc+Time_dec){
 80021f4:	4b8c      	ldr	r3, [pc, #560]	; (8002428 <Trajectory+0x4e8>)
 80021f6:	ed93 7a00 	vldr	s14, [r3]
 80021fa:	4b8c      	ldr	r3, [pc, #560]	; (800242c <Trajectory+0x4ec>)
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002204:	4b8a      	ldr	r3, [pc, #552]	; (8002430 <Trajectory+0x4f0>)
 8002206:	edd3 7a00 	vldr	s15, [r3]
 800220a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800220e:	4b89      	ldr	r3, [pc, #548]	; (8002434 <Trajectory+0x4f4>)
 8002210:	edd3 7a00 	vldr	s15, [r3]
 8002214:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800221c:	dd64      	ble.n	80022e8 <Trajectory+0x3a8>
				traj[2] = -Amax;
 800221e:	4b86      	ldr	r3, [pc, #536]	; (8002438 <Trajectory+0x4f8>)
 8002220:	edd3 7a00 	vldr	s15, [r3]
 8002224:	eef1 7a67 	vneg.f32	s15, s15
 8002228:	4b84      	ldr	r3, [pc, #528]	; (800243c <Trajectory+0x4fc>)
 800222a:	edc3 7a02 	vstr	s15, [r3, #8]
				traj[1] = (traj[2]*(t-Time_const-Time_acc)) + Vmax;
 800222e:	4b83      	ldr	r3, [pc, #524]	; (800243c <Trajectory+0x4fc>)
 8002230:	ed93 7a02 	vldr	s14, [r3, #8]
 8002234:	4b7f      	ldr	r3, [pc, #508]	; (8002434 <Trajectory+0x4f4>)
 8002236:	edd3 6a00 	vldr	s13, [r3]
 800223a:	4b7b      	ldr	r3, [pc, #492]	; (8002428 <Trajectory+0x4e8>)
 800223c:	edd3 7a00 	vldr	s15, [r3]
 8002240:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002244:	4b79      	ldr	r3, [pc, #484]	; (800242c <Trajectory+0x4ec>)
 8002246:	edd3 7a00 	vldr	s15, [r3]
 800224a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800224e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002252:	4b7b      	ldr	r3, [pc, #492]	; (8002440 <Trajectory+0x500>)
 8002254:	edd3 7a00 	vldr	s15, [r3]
 8002258:	ee77 7a27 	vadd.f32	s15, s14, s15
 800225c:	4b77      	ldr	r3, [pc, #476]	; (800243c <Trajectory+0x4fc>)
 800225e:	edc3 7a01 	vstr	s15, [r3, #4]
				traj[0] = ((Amax/2)*(t-Time_const-Time_acc)*(t-Time_const-Time_acc))+(traj[1]*(t-Time_const-Time_acc))+temp_pos_const;
 8002262:	4b75      	ldr	r3, [pc, #468]	; (8002438 <Trajectory+0x4f8>)
 8002264:	edd3 7a00 	vldr	s15, [r3]
 8002268:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800226c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002270:	4b70      	ldr	r3, [pc, #448]	; (8002434 <Trajectory+0x4f4>)
 8002272:	edd3 6a00 	vldr	s13, [r3]
 8002276:	4b6c      	ldr	r3, [pc, #432]	; (8002428 <Trajectory+0x4e8>)
 8002278:	edd3 7a00 	vldr	s15, [r3]
 800227c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002280:	4b6a      	ldr	r3, [pc, #424]	; (800242c <Trajectory+0x4ec>)
 8002282:	edd3 7a00 	vldr	s15, [r3]
 8002286:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800228a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800228e:	4b69      	ldr	r3, [pc, #420]	; (8002434 <Trajectory+0x4f4>)
 8002290:	edd3 6a00 	vldr	s13, [r3]
 8002294:	4b64      	ldr	r3, [pc, #400]	; (8002428 <Trajectory+0x4e8>)
 8002296:	edd3 7a00 	vldr	s15, [r3]
 800229a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800229e:	4b63      	ldr	r3, [pc, #396]	; (800242c <Trajectory+0x4ec>)
 80022a0:	edd3 7a00 	vldr	s15, [r3]
 80022a4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80022a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022ac:	4b63      	ldr	r3, [pc, #396]	; (800243c <Trajectory+0x4fc>)
 80022ae:	edd3 6a01 	vldr	s13, [r3, #4]
 80022b2:	4b60      	ldr	r3, [pc, #384]	; (8002434 <Trajectory+0x4f4>)
 80022b4:	ed93 6a00 	vldr	s12, [r3]
 80022b8:	4b5b      	ldr	r3, [pc, #364]	; (8002428 <Trajectory+0x4e8>)
 80022ba:	edd3 7a00 	vldr	s15, [r3]
 80022be:	ee36 6a67 	vsub.f32	s12, s12, s15
 80022c2:	4b5a      	ldr	r3, [pc, #360]	; (800242c <Trajectory+0x4ec>)
 80022c4:	edd3 7a00 	vldr	s15, [r3]
 80022c8:	ee76 7a67 	vsub.f32	s15, s12, s15
 80022cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022d4:	4b5b      	ldr	r3, [pc, #364]	; (8002444 <Trajectory+0x504>)
 80022d6:	edd3 7a00 	vldr	s15, [r3]
 80022da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022de:	4b57      	ldr	r3, [pc, #348]	; (800243c <Trajectory+0x4fc>)
 80022e0:	edc3 7a00 	vstr	s15, [r3]
		if(Distance_Velo_Max > 0){						//Trapezoi
 80022e4:	f000 bc88 	b.w	8002bf8 <Trajectory+0xcb8>
			}
			else{
				trajec_state = 0;
 80022e8:	4b57      	ldr	r3, [pc, #348]	; (8002448 <Trajectory+0x508>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	701a      	strb	r2, [r3, #0]
				trajec_target = -10;
 80022ee:	4b57      	ldr	r3, [pc, #348]	; (800244c <Trajectory+0x50c>)
 80022f0:	4a57      	ldr	r2, [pc, #348]	; (8002450 <Trajectory+0x510>)
 80022f2:	601a      	str	r2, [r3, #0]
				traj[2] = 0;
 80022f4:	4b51      	ldr	r3, [pc, #324]	; (800243c <Trajectory+0x4fc>)
 80022f6:	f04f 0200 	mov.w	r2, #0
 80022fa:	609a      	str	r2, [r3, #8]
				temp_pos_acc = 0;
 80022fc:	4b55      	ldr	r3, [pc, #340]	; (8002454 <Trajectory+0x514>)
 80022fe:	f04f 0200 	mov.w	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
				temp_pos_const = 0;
 8002304:	4b4f      	ldr	r3, [pc, #316]	; (8002444 <Trajectory+0x504>)
 8002306:	f04f 0200 	mov.w	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
		if(Distance_Velo_Max > 0){						//Trapezoi
 800230c:	f000 bc74 	b.w	8002bf8 <Trajectory+0xcb8>
			}
		}
		else if(Distance_Velo_Max <= 0){				//Triangle
 8002310:	4b51      	ldr	r3, [pc, #324]	; (8002458 <Trajectory+0x518>)
 8002312:	edd3 7a00 	vldr	s15, [r3]
 8002316:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800231a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800231e:	d901      	bls.n	8002324 <Trajectory+0x3e4>
		if(Distance_Velo_Max > 0){						//Trapezoi
 8002320:	f000 bc6a 	b.w	8002bf8 <Trajectory+0xcb8>
			temp_check = 2;
 8002324:	4b4d      	ldr	r3, [pc, #308]	; (800245c <Trajectory+0x51c>)
 8002326:	2202      	movs	r2, #2
 8002328:	701a      	strb	r2, [r3, #0]
			Time_acc_tri = sqrt(Distance/Amax);
 800232a:	4b4d      	ldr	r3, [pc, #308]	; (8002460 <Trajectory+0x520>)
 800232c:	ed93 7a00 	vldr	s14, [r3]
 8002330:	4b41      	ldr	r3, [pc, #260]	; (8002438 <Trajectory+0x4f8>)
 8002332:	edd3 7a00 	vldr	s15, [r3]
 8002336:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800233a:	ee16 0a90 	vmov	r0, s13
 800233e:	f7fe f8cf 	bl	80004e0 <__aeabi_f2d>
 8002342:	4602      	mov	r2, r0
 8002344:	460b      	mov	r3, r1
 8002346:	ec43 2b10 	vmov	d0, r2, r3
 800234a:	f006 ffd3 	bl	80092f4 <sqrt>
 800234e:	ec53 2b10 	vmov	r2, r3, d0
 8002352:	4610      	mov	r0, r2
 8002354:	4619      	mov	r1, r3
 8002356:	f7fe fbcb 	bl	8000af0 <__aeabi_d2f>
 800235a:	4603      	mov	r3, r0
 800235c:	4a41      	ldr	r2, [pc, #260]	; (8002464 <Trajectory+0x524>)
 800235e:	6013      	str	r3, [r2, #0]
			if(t < Time_acc_tri){
 8002360:	4b34      	ldr	r3, [pc, #208]	; (8002434 <Trajectory+0x4f4>)
 8002362:	ed93 7a00 	vldr	s14, [r3]
 8002366:	4b3f      	ldr	r3, [pc, #252]	; (8002464 <Trajectory+0x524>)
 8002368:	edd3 7a00 	vldr	s15, [r3]
 800236c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002374:	d57c      	bpl.n	8002470 <Trajectory+0x530>
				traj[2] = Amax;
 8002376:	4b30      	ldr	r3, [pc, #192]	; (8002438 <Trajectory+0x4f8>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a30      	ldr	r2, [pc, #192]	; (800243c <Trajectory+0x4fc>)
 800237c:	6093      	str	r3, [r2, #8]
				traj[1] = Amax*t;
 800237e:	4b2e      	ldr	r3, [pc, #184]	; (8002438 <Trajectory+0x4f8>)
 8002380:	ed93 7a00 	vldr	s14, [r3]
 8002384:	4b2b      	ldr	r3, [pc, #172]	; (8002434 <Trajectory+0x4f4>)
 8002386:	edd3 7a00 	vldr	s15, [r3]
 800238a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800238e:	4b2b      	ldr	r3, [pc, #172]	; (800243c <Trajectory+0x4fc>)
 8002390:	edc3 7a01 	vstr	s15, [r3, #4]
				traj[0] = (Amax/2.0)*t*t + pos;
 8002394:	4b28      	ldr	r3, [pc, #160]	; (8002438 <Trajectory+0x4f8>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4618      	mov	r0, r3
 800239a:	f7fe f8a1 	bl	80004e0 <__aeabi_f2d>
 800239e:	f04f 0200 	mov.w	r2, #0
 80023a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80023a6:	f7fe fa1d 	bl	80007e4 <__aeabi_ddiv>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	4614      	mov	r4, r2
 80023b0:	461d      	mov	r5, r3
 80023b2:	4b20      	ldr	r3, [pc, #128]	; (8002434 <Trajectory+0x4f4>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7fe f892 	bl	80004e0 <__aeabi_f2d>
 80023bc:	4602      	mov	r2, r0
 80023be:	460b      	mov	r3, r1
 80023c0:	4620      	mov	r0, r4
 80023c2:	4629      	mov	r1, r5
 80023c4:	f7fe f8e4 	bl	8000590 <__aeabi_dmul>
 80023c8:	4602      	mov	r2, r0
 80023ca:	460b      	mov	r3, r1
 80023cc:	4614      	mov	r4, r2
 80023ce:	461d      	mov	r5, r3
 80023d0:	4b18      	ldr	r3, [pc, #96]	; (8002434 <Trajectory+0x4f4>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe f883 	bl	80004e0 <__aeabi_f2d>
 80023da:	4602      	mov	r2, r0
 80023dc:	460b      	mov	r3, r1
 80023de:	4620      	mov	r0, r4
 80023e0:	4629      	mov	r1, r5
 80023e2:	f7fe f8d5 	bl	8000590 <__aeabi_dmul>
 80023e6:	4602      	mov	r2, r0
 80023e8:	460b      	mov	r3, r1
 80023ea:	4614      	mov	r4, r2
 80023ec:	461d      	mov	r5, r3
 80023ee:	4b1e      	ldr	r3, [pc, #120]	; (8002468 <Trajectory+0x528>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7fe f874 	bl	80004e0 <__aeabi_f2d>
 80023f8:	4602      	mov	r2, r0
 80023fa:	460b      	mov	r3, r1
 80023fc:	4620      	mov	r0, r4
 80023fe:	4629      	mov	r1, r5
 8002400:	f7fd ff10 	bl	8000224 <__adddf3>
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	4610      	mov	r0, r2
 800240a:	4619      	mov	r1, r3
 800240c:	f7fe fb70 	bl	8000af0 <__aeabi_d2f>
 8002410:	4603      	mov	r3, r0
 8002412:	4a0a      	ldr	r2, [pc, #40]	; (800243c <Trajectory+0x4fc>)
 8002414:	6013      	str	r3, [r2, #0]
				temp_pos_acc = traj[0];
 8002416:	4b09      	ldr	r3, [pc, #36]	; (800243c <Trajectory+0x4fc>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a0e      	ldr	r2, [pc, #56]	; (8002454 <Trajectory+0x514>)
 800241c:	6013      	str	r3, [r2, #0]
				temp_v_acc = traj[1];
 800241e:	4b07      	ldr	r3, [pc, #28]	; (800243c <Trajectory+0x4fc>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	4a12      	ldr	r2, [pc, #72]	; (800246c <Trajectory+0x52c>)
 8002424:	6013      	str	r3, [r2, #0]
		if(Distance_Velo_Max > 0){						//Trapezoi
 8002426:	e3e7      	b.n	8002bf8 <Trajectory+0xcb8>
 8002428:	200003bc 	.word	0x200003bc
 800242c:	200003b0 	.word	0x200003b0
 8002430:	200003b8 	.word	0x200003b8
 8002434:	20000388 	.word	0x20000388
 8002438:	20000008 	.word	0x20000008
 800243c:	2000039c 	.word	0x2000039c
 8002440:	20000004 	.word	0x20000004
 8002444:	20000390 	.word	0x20000390
 8002448:	200003e8 	.word	0x200003e8
 800244c:	200003ac 	.word	0x200003ac
 8002450:	c1200000 	.word	0xc1200000
 8002454:	2000038c 	.word	0x2000038c
 8002458:	20000398 	.word	0x20000398
 800245c:	200003e9 	.word	0x200003e9
 8002460:	20000384 	.word	0x20000384
 8002464:	200003b4 	.word	0x200003b4
 8002468:	200003a8 	.word	0x200003a8
 800246c:	20000394 	.word	0x20000394
			}
			else if(t < Time_acc_tri*2){
 8002470:	4bb3      	ldr	r3, [pc, #716]	; (8002740 <Trajectory+0x800>)
 8002472:	edd3 7a00 	vldr	s15, [r3]
 8002476:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800247a:	4bb2      	ldr	r3, [pc, #712]	; (8002744 <Trajectory+0x804>)
 800247c:	edd3 7a00 	vldr	s15, [r3]
 8002480:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002488:	f340 8088 	ble.w	800259c <Trajectory+0x65c>
				traj[2] = -Amax;
 800248c:	4bae      	ldr	r3, [pc, #696]	; (8002748 <Trajectory+0x808>)
 800248e:	edd3 7a00 	vldr	s15, [r3]
 8002492:	eef1 7a67 	vneg.f32	s15, s15
 8002496:	4bad      	ldr	r3, [pc, #692]	; (800274c <Trajectory+0x80c>)
 8002498:	edc3 7a02 	vstr	s15, [r3, #8]
				traj[1] = temp_v_acc - (Amax*(t-Time_acc_tri));
 800249c:	4bac      	ldr	r3, [pc, #688]	; (8002750 <Trajectory+0x810>)
 800249e:	ed93 7a00 	vldr	s14, [r3]
 80024a2:	4ba8      	ldr	r3, [pc, #672]	; (8002744 <Trajectory+0x804>)
 80024a4:	edd3 6a00 	vldr	s13, [r3]
 80024a8:	4ba5      	ldr	r3, [pc, #660]	; (8002740 <Trajectory+0x800>)
 80024aa:	edd3 7a00 	vldr	s15, [r3]
 80024ae:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80024b2:	4ba5      	ldr	r3, [pc, #660]	; (8002748 <Trajectory+0x808>)
 80024b4:	edd3 7a00 	vldr	s15, [r3]
 80024b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024c0:	4ba2      	ldr	r3, [pc, #648]	; (800274c <Trajectory+0x80c>)
 80024c2:	edc3 7a01 	vstr	s15, [r3, #4]
				traj[0] = ((Amax/2.0)*(t-Time_acc_tri)*(t-Time_acc_tri))+(traj[1]*(t-Time_acc_tri))+temp_pos_acc;
 80024c6:	4ba0      	ldr	r3, [pc, #640]	; (8002748 <Trajectory+0x808>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe f808 	bl	80004e0 <__aeabi_f2d>
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024d8:	f7fe f984 	bl	80007e4 <__aeabi_ddiv>
 80024dc:	4602      	mov	r2, r0
 80024de:	460b      	mov	r3, r1
 80024e0:	4614      	mov	r4, r2
 80024e2:	461d      	mov	r5, r3
 80024e4:	4b97      	ldr	r3, [pc, #604]	; (8002744 <Trajectory+0x804>)
 80024e6:	ed93 7a00 	vldr	s14, [r3]
 80024ea:	4b95      	ldr	r3, [pc, #596]	; (8002740 <Trajectory+0x800>)
 80024ec:	edd3 7a00 	vldr	s15, [r3]
 80024f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024f4:	ee17 0a90 	vmov	r0, s15
 80024f8:	f7fd fff2 	bl	80004e0 <__aeabi_f2d>
 80024fc:	4602      	mov	r2, r0
 80024fe:	460b      	mov	r3, r1
 8002500:	4620      	mov	r0, r4
 8002502:	4629      	mov	r1, r5
 8002504:	f7fe f844 	bl	8000590 <__aeabi_dmul>
 8002508:	4602      	mov	r2, r0
 800250a:	460b      	mov	r3, r1
 800250c:	4614      	mov	r4, r2
 800250e:	461d      	mov	r5, r3
 8002510:	4b8c      	ldr	r3, [pc, #560]	; (8002744 <Trajectory+0x804>)
 8002512:	ed93 7a00 	vldr	s14, [r3]
 8002516:	4b8a      	ldr	r3, [pc, #552]	; (8002740 <Trajectory+0x800>)
 8002518:	edd3 7a00 	vldr	s15, [r3]
 800251c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002520:	ee17 0a90 	vmov	r0, s15
 8002524:	f7fd ffdc 	bl	80004e0 <__aeabi_f2d>
 8002528:	4602      	mov	r2, r0
 800252a:	460b      	mov	r3, r1
 800252c:	4620      	mov	r0, r4
 800252e:	4629      	mov	r1, r5
 8002530:	f7fe f82e 	bl	8000590 <__aeabi_dmul>
 8002534:	4602      	mov	r2, r0
 8002536:	460b      	mov	r3, r1
 8002538:	4614      	mov	r4, r2
 800253a:	461d      	mov	r5, r3
 800253c:	4b83      	ldr	r3, [pc, #524]	; (800274c <Trajectory+0x80c>)
 800253e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002542:	4b80      	ldr	r3, [pc, #512]	; (8002744 <Trajectory+0x804>)
 8002544:	edd3 6a00 	vldr	s13, [r3]
 8002548:	4b7d      	ldr	r3, [pc, #500]	; (8002740 <Trajectory+0x800>)
 800254a:	edd3 7a00 	vldr	s15, [r3]
 800254e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002552:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002556:	ee17 0a90 	vmov	r0, s15
 800255a:	f7fd ffc1 	bl	80004e0 <__aeabi_f2d>
 800255e:	4602      	mov	r2, r0
 8002560:	460b      	mov	r3, r1
 8002562:	4620      	mov	r0, r4
 8002564:	4629      	mov	r1, r5
 8002566:	f7fd fe5d 	bl	8000224 <__adddf3>
 800256a:	4602      	mov	r2, r0
 800256c:	460b      	mov	r3, r1
 800256e:	4614      	mov	r4, r2
 8002570:	461d      	mov	r5, r3
 8002572:	4b78      	ldr	r3, [pc, #480]	; (8002754 <Trajectory+0x814>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7fd ffb2 	bl	80004e0 <__aeabi_f2d>
 800257c:	4602      	mov	r2, r0
 800257e:	460b      	mov	r3, r1
 8002580:	4620      	mov	r0, r4
 8002582:	4629      	mov	r1, r5
 8002584:	f7fd fe4e 	bl	8000224 <__adddf3>
 8002588:	4602      	mov	r2, r0
 800258a:	460b      	mov	r3, r1
 800258c:	4610      	mov	r0, r2
 800258e:	4619      	mov	r1, r3
 8002590:	f7fe faae 	bl	8000af0 <__aeabi_d2f>
 8002594:	4603      	mov	r3, r0
 8002596:	4a6d      	ldr	r2, [pc, #436]	; (800274c <Trajectory+0x80c>)
 8002598:	6013      	str	r3, [r2, #0]
		if(Distance_Velo_Max > 0){						//Trapezoi
 800259a:	e32d      	b.n	8002bf8 <Trajectory+0xcb8>
			}
			else{
				trajec_state = 0;
 800259c:	4b6e      	ldr	r3, [pc, #440]	; (8002758 <Trajectory+0x818>)
 800259e:	2200      	movs	r2, #0
 80025a0:	701a      	strb	r2, [r3, #0]
				trajec_target = -10;
 80025a2:	4b6e      	ldr	r3, [pc, #440]	; (800275c <Trajectory+0x81c>)
 80025a4:	4a6e      	ldr	r2, [pc, #440]	; (8002760 <Trajectory+0x820>)
 80025a6:	601a      	str	r2, [r3, #0]
				traj[2] = 0;
 80025a8:	4b68      	ldr	r3, [pc, #416]	; (800274c <Trajectory+0x80c>)
 80025aa:	f04f 0200 	mov.w	r2, #0
 80025ae:	609a      	str	r2, [r3, #8]
				Time_acc_tri = 0;
 80025b0:	4b63      	ldr	r3, [pc, #396]	; (8002740 <Trajectory+0x800>)
 80025b2:	f04f 0200 	mov.w	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
				temp_pos_acc = 0;
 80025b8:	4b66      	ldr	r3, [pc, #408]	; (8002754 <Trajectory+0x814>)
 80025ba:	f04f 0200 	mov.w	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
				temp_v_acc = 0;
 80025c0:	4b63      	ldr	r3, [pc, #396]	; (8002750 <Trajectory+0x810>)
 80025c2:	f04f 0200 	mov.w	r2, #0
 80025c6:	601a      	str	r2, [r3, #0]
		if(Distance_Velo_Max > 0){						//Trapezoi
 80025c8:	e316      	b.n	8002bf8 <Trajectory+0xcb8>
			}
		}
	}
	else if(Distance < 0 && trajec_state == 1){        		// Run Down
 80025ca:	4b66      	ldr	r3, [pc, #408]	; (8002764 <Trajectory+0x824>)
 80025cc:	edd3 7a00 	vldr	s15, [r3]
 80025d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d8:	d400      	bmi.n	80025dc <Trajectory+0x69c>
				temp_pos_acc = 0;
				temp_v_acc = 0;
			}
		}
	}
}
 80025da:	e30d      	b.n	8002bf8 <Trajectory+0xcb8>
	else if(Distance < 0 && trajec_state == 1){        		// Run Down
 80025dc:	4b5e      	ldr	r3, [pc, #376]	; (8002758 <Trajectory+0x818>)
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	f040 8309 	bne.w	8002bf8 <Trajectory+0xcb8>
		kp = 900;
 80025e6:	4b60      	ldr	r3, [pc, #384]	; (8002768 <Trajectory+0x828>)
 80025e8:	4a60      	ldr	r2, [pc, #384]	; (800276c <Trajectory+0x82c>)
 80025ea:	601a      	str	r2, [r3, #0]
		ki = 10;
 80025ec:	4b60      	ldr	r3, [pc, #384]	; (8002770 <Trajectory+0x830>)
 80025ee:	4a61      	ldr	r2, [pc, #388]	; (8002774 <Trajectory+0x834>)
 80025f0:	601a      	str	r2, [r3, #0]
		kd = 0;
 80025f2:	4b61      	ldr	r3, [pc, #388]	; (8002778 <Trajectory+0x838>)
 80025f4:	f04f 0200 	mov.w	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]
		Distance_Velo_Max = (Vmax*Time_acc) + Distance ;
 80025fa:	4b60      	ldr	r3, [pc, #384]	; (800277c <Trajectory+0x83c>)
 80025fc:	ed93 7a00 	vldr	s14, [r3]
 8002600:	4b5f      	ldr	r3, [pc, #380]	; (8002780 <Trajectory+0x840>)
 8002602:	edd3 7a00 	vldr	s15, [r3]
 8002606:	ee27 7a27 	vmul.f32	s14, s14, s15
 800260a:	4b56      	ldr	r3, [pc, #344]	; (8002764 <Trajectory+0x824>)
 800260c:	edd3 7a00 	vldr	s15, [r3]
 8002610:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002614:	4b5b      	ldr	r3, [pc, #364]	; (8002784 <Trajectory+0x844>)
 8002616:	edc3 7a00 	vstr	s15, [r3]
		t = (time_now - Timestamp)/1000000.0;  //s
 800261a:	4b5b      	ldr	r3, [pc, #364]	; (8002788 <Trajectory+0x848>)
 800261c:	ed93 7a00 	vldr	s14, [r3]
 8002620:	4b5a      	ldr	r3, [pc, #360]	; (800278c <Trajectory+0x84c>)
 8002622:	edd3 7a00 	vldr	s15, [r3]
 8002626:	ee37 7a67 	vsub.f32	s14, s14, s15
 800262a:	eddf 6a59 	vldr	s13, [pc, #356]	; 8002790 <Trajectory+0x850>
 800262e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002632:	4b44      	ldr	r3, [pc, #272]	; (8002744 <Trajectory+0x804>)
 8002634:	edc3 7a00 	vstr	s15, [r3]
		if(Distance_Velo_Max < 0){							//Trapezoi
 8002638:	4b52      	ldr	r3, [pc, #328]	; (8002784 <Trajectory+0x844>)
 800263a:	edd3 7a00 	vldr	s15, [r3]
 800263e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002646:	f140 816b 	bpl.w	8002920 <Trajectory+0x9e0>
			temp_check = 3;
 800264a:	4b52      	ldr	r3, [pc, #328]	; (8002794 <Trajectory+0x854>)
 800264c:	2203      	movs	r2, #3
 800264e:	701a      	strb	r2, [r3, #0]
			Time_const = Distance_Velo_Max/Vmax;
 8002650:	4b4c      	ldr	r3, [pc, #304]	; (8002784 <Trajectory+0x844>)
 8002652:	edd3 6a00 	vldr	s13, [r3]
 8002656:	4b49      	ldr	r3, [pc, #292]	; (800277c <Trajectory+0x83c>)
 8002658:	ed93 7a00 	vldr	s14, [r3]
 800265c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002660:	4b4d      	ldr	r3, [pc, #308]	; (8002798 <Trajectory+0x858>)
 8002662:	edc3 7a00 	vstr	s15, [r3]
			if(t < Time_acc){
 8002666:	4b37      	ldr	r3, [pc, #220]	; (8002744 <Trajectory+0x804>)
 8002668:	ed93 7a00 	vldr	s14, [r3]
 800266c:	4b44      	ldr	r3, [pc, #272]	; (8002780 <Trajectory+0x840>)
 800266e:	edd3 7a00 	vldr	s15, [r3]
 8002672:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267a:	f140 8091 	bpl.w	80027a0 <Trajectory+0x860>
				traj[2] = -Amax;
 800267e:	4b32      	ldr	r3, [pc, #200]	; (8002748 <Trajectory+0x808>)
 8002680:	edd3 7a00 	vldr	s15, [r3]
 8002684:	eef1 7a67 	vneg.f32	s15, s15
 8002688:	4b30      	ldr	r3, [pc, #192]	; (800274c <Trajectory+0x80c>)
 800268a:	edc3 7a02 	vstr	s15, [r3, #8]
				traj[1] = -Amax*t;
 800268e:	4b2e      	ldr	r3, [pc, #184]	; (8002748 <Trajectory+0x808>)
 8002690:	edd3 7a00 	vldr	s15, [r3]
 8002694:	eeb1 7a67 	vneg.f32	s14, s15
 8002698:	4b2a      	ldr	r3, [pc, #168]	; (8002744 <Trajectory+0x804>)
 800269a:	edd3 7a00 	vldr	s15, [r3]
 800269e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026a2:	4b2a      	ldr	r3, [pc, #168]	; (800274c <Trajectory+0x80c>)
 80026a4:	edc3 7a01 	vstr	s15, [r3, #4]
				traj[0] = (-Amax/2.0)*t*t + pos;
 80026a8:	4b27      	ldr	r3, [pc, #156]	; (8002748 <Trajectory+0x808>)
 80026aa:	edd3 7a00 	vldr	s15, [r3]
 80026ae:	eef1 7a67 	vneg.f32	s15, s15
 80026b2:	ee17 3a90 	vmov	r3, s15
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fd ff12 	bl	80004e0 <__aeabi_f2d>
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80026c4:	f7fe f88e 	bl	80007e4 <__aeabi_ddiv>
 80026c8:	4602      	mov	r2, r0
 80026ca:	460b      	mov	r3, r1
 80026cc:	4614      	mov	r4, r2
 80026ce:	461d      	mov	r5, r3
 80026d0:	4b1c      	ldr	r3, [pc, #112]	; (8002744 <Trajectory+0x804>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7fd ff03 	bl	80004e0 <__aeabi_f2d>
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	4620      	mov	r0, r4
 80026e0:	4629      	mov	r1, r5
 80026e2:	f7fd ff55 	bl	8000590 <__aeabi_dmul>
 80026e6:	4602      	mov	r2, r0
 80026e8:	460b      	mov	r3, r1
 80026ea:	4614      	mov	r4, r2
 80026ec:	461d      	mov	r5, r3
 80026ee:	4b15      	ldr	r3, [pc, #84]	; (8002744 <Trajectory+0x804>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fd fef4 	bl	80004e0 <__aeabi_f2d>
 80026f8:	4602      	mov	r2, r0
 80026fa:	460b      	mov	r3, r1
 80026fc:	4620      	mov	r0, r4
 80026fe:	4629      	mov	r1, r5
 8002700:	f7fd ff46 	bl	8000590 <__aeabi_dmul>
 8002704:	4602      	mov	r2, r0
 8002706:	460b      	mov	r3, r1
 8002708:	4614      	mov	r4, r2
 800270a:	461d      	mov	r5, r3
 800270c:	4b23      	ldr	r3, [pc, #140]	; (800279c <Trajectory+0x85c>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4618      	mov	r0, r3
 8002712:	f7fd fee5 	bl	80004e0 <__aeabi_f2d>
 8002716:	4602      	mov	r2, r0
 8002718:	460b      	mov	r3, r1
 800271a:	4620      	mov	r0, r4
 800271c:	4629      	mov	r1, r5
 800271e:	f7fd fd81 	bl	8000224 <__adddf3>
 8002722:	4602      	mov	r2, r0
 8002724:	460b      	mov	r3, r1
 8002726:	4610      	mov	r0, r2
 8002728:	4619      	mov	r1, r3
 800272a:	f7fe f9e1 	bl	8000af0 <__aeabi_d2f>
 800272e:	4603      	mov	r3, r0
 8002730:	4a06      	ldr	r2, [pc, #24]	; (800274c <Trajectory+0x80c>)
 8002732:	6013      	str	r3, [r2, #0]
				temp_pos_acc = traj[0];
 8002734:	4b05      	ldr	r3, [pc, #20]	; (800274c <Trajectory+0x80c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a06      	ldr	r2, [pc, #24]	; (8002754 <Trajectory+0x814>)
 800273a:	6013      	str	r3, [r2, #0]
}
 800273c:	e25c      	b.n	8002bf8 <Trajectory+0xcb8>
 800273e:	bf00      	nop
 8002740:	200003b4 	.word	0x200003b4
 8002744:	20000388 	.word	0x20000388
 8002748:	20000008 	.word	0x20000008
 800274c:	2000039c 	.word	0x2000039c
 8002750:	20000394 	.word	0x20000394
 8002754:	2000038c 	.word	0x2000038c
 8002758:	200003e8 	.word	0x200003e8
 800275c:	200003ac 	.word	0x200003ac
 8002760:	c1200000 	.word	0xc1200000
 8002764:	20000384 	.word	0x20000384
 8002768:	20000348 	.word	0x20000348
 800276c:	44610000 	.word	0x44610000
 8002770:	2000034c 	.word	0x2000034c
 8002774:	41200000 	.word	0x41200000
 8002778:	20000350 	.word	0x20000350
 800277c:	20000004 	.word	0x20000004
 8002780:	200003b0 	.word	0x200003b0
 8002784:	20000398 	.word	0x20000398
 8002788:	200003c0 	.word	0x200003c0
 800278c:	200003c4 	.word	0x200003c4
 8002790:	49742400 	.word	0x49742400
 8002794:	200003e9 	.word	0x200003e9
 8002798:	200003bc 	.word	0x200003bc
 800279c:	200003a8 	.word	0x200003a8
			else if(t < Time_const+Time_acc){
 80027a0:	4bac      	ldr	r3, [pc, #688]	; (8002a54 <Trajectory+0xb14>)
 80027a2:	ed93 7a00 	vldr	s14, [r3]
 80027a6:	4bac      	ldr	r3, [pc, #688]	; (8002a58 <Trajectory+0xb18>)
 80027a8:	edd3 7a00 	vldr	s15, [r3]
 80027ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027b0:	4baa      	ldr	r3, [pc, #680]	; (8002a5c <Trajectory+0xb1c>)
 80027b2:	edd3 7a00 	vldr	s15, [r3]
 80027b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027be:	dd27      	ble.n	8002810 <Trajectory+0x8d0>
				traj[2] = 0;
 80027c0:	4ba7      	ldr	r3, [pc, #668]	; (8002a60 <Trajectory+0xb20>)
 80027c2:	f04f 0200 	mov.w	r2, #0
 80027c6:	609a      	str	r2, [r3, #8]
				traj[1] = -Vmax;
 80027c8:	4ba6      	ldr	r3, [pc, #664]	; (8002a64 <Trajectory+0xb24>)
 80027ca:	edd3 7a00 	vldr	s15, [r3]
 80027ce:	eef1 7a67 	vneg.f32	s15, s15
 80027d2:	4ba3      	ldr	r3, [pc, #652]	; (8002a60 <Trajectory+0xb20>)
 80027d4:	edc3 7a01 	vstr	s15, [r3, #4]
				traj[0] = (-Vmax*(t-Time_acc)) + temp_pos_acc;
 80027d8:	4ba2      	ldr	r3, [pc, #648]	; (8002a64 <Trajectory+0xb24>)
 80027da:	edd3 7a00 	vldr	s15, [r3]
 80027de:	eeb1 7a67 	vneg.f32	s14, s15
 80027e2:	4b9e      	ldr	r3, [pc, #632]	; (8002a5c <Trajectory+0xb1c>)
 80027e4:	edd3 6a00 	vldr	s13, [r3]
 80027e8:	4b9b      	ldr	r3, [pc, #620]	; (8002a58 <Trajectory+0xb18>)
 80027ea:	edd3 7a00 	vldr	s15, [r3]
 80027ee:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80027f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027f6:	4b9c      	ldr	r3, [pc, #624]	; (8002a68 <Trajectory+0xb28>)
 80027f8:	edd3 7a00 	vldr	s15, [r3]
 80027fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002800:	4b97      	ldr	r3, [pc, #604]	; (8002a60 <Trajectory+0xb20>)
 8002802:	edc3 7a00 	vstr	s15, [r3]
				temp_pos_const = traj[0];
 8002806:	4b96      	ldr	r3, [pc, #600]	; (8002a60 <Trajectory+0xb20>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a98      	ldr	r2, [pc, #608]	; (8002a6c <Trajectory+0xb2c>)
 800280c:	6013      	str	r3, [r2, #0]
}
 800280e:	e1f3      	b.n	8002bf8 <Trajectory+0xcb8>
			else if(t < Time_const+Time_acc+Time_dec){
 8002810:	4b90      	ldr	r3, [pc, #576]	; (8002a54 <Trajectory+0xb14>)
 8002812:	ed93 7a00 	vldr	s14, [r3]
 8002816:	4b90      	ldr	r3, [pc, #576]	; (8002a58 <Trajectory+0xb18>)
 8002818:	edd3 7a00 	vldr	s15, [r3]
 800281c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002820:	4b93      	ldr	r3, [pc, #588]	; (8002a70 <Trajectory+0xb30>)
 8002822:	edd3 7a00 	vldr	s15, [r3]
 8002826:	ee37 7a27 	vadd.f32	s14, s14, s15
 800282a:	4b8c      	ldr	r3, [pc, #560]	; (8002a5c <Trajectory+0xb1c>)
 800282c:	edd3 7a00 	vldr	s15, [r3]
 8002830:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002838:	dd5f      	ble.n	80028fa <Trajectory+0x9ba>
				traj[2] = Amax;
 800283a:	4b8e      	ldr	r3, [pc, #568]	; (8002a74 <Trajectory+0xb34>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a88      	ldr	r2, [pc, #544]	; (8002a60 <Trajectory+0xb20>)
 8002840:	6093      	str	r3, [r2, #8]
				traj[1] = (traj[2]*(t-Time_const-Time_acc)) - Vmax;
 8002842:	4b87      	ldr	r3, [pc, #540]	; (8002a60 <Trajectory+0xb20>)
 8002844:	ed93 7a02 	vldr	s14, [r3, #8]
 8002848:	4b84      	ldr	r3, [pc, #528]	; (8002a5c <Trajectory+0xb1c>)
 800284a:	edd3 6a00 	vldr	s13, [r3]
 800284e:	4b81      	ldr	r3, [pc, #516]	; (8002a54 <Trajectory+0xb14>)
 8002850:	edd3 7a00 	vldr	s15, [r3]
 8002854:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002858:	4b7f      	ldr	r3, [pc, #508]	; (8002a58 <Trajectory+0xb18>)
 800285a:	edd3 7a00 	vldr	s15, [r3]
 800285e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002862:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002866:	4b7f      	ldr	r3, [pc, #508]	; (8002a64 <Trajectory+0xb24>)
 8002868:	edd3 7a00 	vldr	s15, [r3]
 800286c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002870:	4b7b      	ldr	r3, [pc, #492]	; (8002a60 <Trajectory+0xb20>)
 8002872:	edc3 7a01 	vstr	s15, [r3, #4]
				traj[0] = ((Amax/2)*(t-Time_const-Time_acc)*(t-Time_const-Time_acc))+(traj[1]*(t-Time_const-Time_acc))+temp_pos_const;
 8002876:	4b7f      	ldr	r3, [pc, #508]	; (8002a74 <Trajectory+0xb34>)
 8002878:	edd3 7a00 	vldr	s15, [r3]
 800287c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002880:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002884:	4b75      	ldr	r3, [pc, #468]	; (8002a5c <Trajectory+0xb1c>)
 8002886:	edd3 6a00 	vldr	s13, [r3]
 800288a:	4b72      	ldr	r3, [pc, #456]	; (8002a54 <Trajectory+0xb14>)
 800288c:	edd3 7a00 	vldr	s15, [r3]
 8002890:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002894:	4b70      	ldr	r3, [pc, #448]	; (8002a58 <Trajectory+0xb18>)
 8002896:	edd3 7a00 	vldr	s15, [r3]
 800289a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800289e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028a2:	4b6e      	ldr	r3, [pc, #440]	; (8002a5c <Trajectory+0xb1c>)
 80028a4:	edd3 6a00 	vldr	s13, [r3]
 80028a8:	4b6a      	ldr	r3, [pc, #424]	; (8002a54 <Trajectory+0xb14>)
 80028aa:	edd3 7a00 	vldr	s15, [r3]
 80028ae:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80028b2:	4b69      	ldr	r3, [pc, #420]	; (8002a58 <Trajectory+0xb18>)
 80028b4:	edd3 7a00 	vldr	s15, [r3]
 80028b8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80028bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028c0:	4b67      	ldr	r3, [pc, #412]	; (8002a60 <Trajectory+0xb20>)
 80028c2:	edd3 6a01 	vldr	s13, [r3, #4]
 80028c6:	4b65      	ldr	r3, [pc, #404]	; (8002a5c <Trajectory+0xb1c>)
 80028c8:	ed93 6a00 	vldr	s12, [r3]
 80028cc:	4b61      	ldr	r3, [pc, #388]	; (8002a54 <Trajectory+0xb14>)
 80028ce:	edd3 7a00 	vldr	s15, [r3]
 80028d2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80028d6:	4b60      	ldr	r3, [pc, #384]	; (8002a58 <Trajectory+0xb18>)
 80028d8:	edd3 7a00 	vldr	s15, [r3]
 80028dc:	ee76 7a67 	vsub.f32	s15, s12, s15
 80028e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028e8:	4b60      	ldr	r3, [pc, #384]	; (8002a6c <Trajectory+0xb2c>)
 80028ea:	edd3 7a00 	vldr	s15, [r3]
 80028ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028f2:	4b5b      	ldr	r3, [pc, #364]	; (8002a60 <Trajectory+0xb20>)
 80028f4:	edc3 7a00 	vstr	s15, [r3]
}
 80028f8:	e17e      	b.n	8002bf8 <Trajectory+0xcb8>
				trajec_state = 0;
 80028fa:	4b5f      	ldr	r3, [pc, #380]	; (8002a78 <Trajectory+0xb38>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	701a      	strb	r2, [r3, #0]
				trajec_target = -10;
 8002900:	4b5e      	ldr	r3, [pc, #376]	; (8002a7c <Trajectory+0xb3c>)
 8002902:	4a5f      	ldr	r2, [pc, #380]	; (8002a80 <Trajectory+0xb40>)
 8002904:	601a      	str	r2, [r3, #0]
				traj[2] = 0;
 8002906:	4b56      	ldr	r3, [pc, #344]	; (8002a60 <Trajectory+0xb20>)
 8002908:	f04f 0200 	mov.w	r2, #0
 800290c:	609a      	str	r2, [r3, #8]
				temp_pos_acc = 0;
 800290e:	4b56      	ldr	r3, [pc, #344]	; (8002a68 <Trajectory+0xb28>)
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	601a      	str	r2, [r3, #0]
				temp_pos_const = 0;
 8002916:	4b55      	ldr	r3, [pc, #340]	; (8002a6c <Trajectory+0xb2c>)
 8002918:	f04f 0200 	mov.w	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
}
 800291e:	e16b      	b.n	8002bf8 <Trajectory+0xcb8>
		else if(Distance_Velo_Max >= 0){					//Triangle
 8002920:	4b58      	ldr	r3, [pc, #352]	; (8002a84 <Trajectory+0xb44>)
 8002922:	edd3 7a00 	vldr	s15, [r3]
 8002926:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800292a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800292e:	da00      	bge.n	8002932 <Trajectory+0x9f2>
}
 8002930:	e162      	b.n	8002bf8 <Trajectory+0xcb8>
			temp_check = 4;
 8002932:	4b55      	ldr	r3, [pc, #340]	; (8002a88 <Trajectory+0xb48>)
 8002934:	2204      	movs	r2, #4
 8002936:	701a      	strb	r2, [r3, #0]
			Time_acc_tri = sqrt(-Distance/Amax);
 8002938:	4b54      	ldr	r3, [pc, #336]	; (8002a8c <Trajectory+0xb4c>)
 800293a:	edd3 7a00 	vldr	s15, [r3]
 800293e:	eeb1 7a67 	vneg.f32	s14, s15
 8002942:	4b4c      	ldr	r3, [pc, #304]	; (8002a74 <Trajectory+0xb34>)
 8002944:	edd3 7a00 	vldr	s15, [r3]
 8002948:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800294c:	ee16 0a90 	vmov	r0, s13
 8002950:	f7fd fdc6 	bl	80004e0 <__aeabi_f2d>
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	ec43 2b10 	vmov	d0, r2, r3
 800295c:	f006 fcca 	bl	80092f4 <sqrt>
 8002960:	ec53 2b10 	vmov	r2, r3, d0
 8002964:	4610      	mov	r0, r2
 8002966:	4619      	mov	r1, r3
 8002968:	f7fe f8c2 	bl	8000af0 <__aeabi_d2f>
 800296c:	4603      	mov	r3, r0
 800296e:	4a48      	ldr	r2, [pc, #288]	; (8002a90 <Trajectory+0xb50>)
 8002970:	6013      	str	r3, [r2, #0]
			if(t < Time_acc_tri){
 8002972:	4b3a      	ldr	r3, [pc, #232]	; (8002a5c <Trajectory+0xb1c>)
 8002974:	ed93 7a00 	vldr	s14, [r3]
 8002978:	4b45      	ldr	r3, [pc, #276]	; (8002a90 <Trajectory+0xb50>)
 800297a:	edd3 7a00 	vldr	s15, [r3]
 800297e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002986:	f140 8089 	bpl.w	8002a9c <Trajectory+0xb5c>
				traj[2] = -Amax;
 800298a:	4b3a      	ldr	r3, [pc, #232]	; (8002a74 <Trajectory+0xb34>)
 800298c:	edd3 7a00 	vldr	s15, [r3]
 8002990:	eef1 7a67 	vneg.f32	s15, s15
 8002994:	4b32      	ldr	r3, [pc, #200]	; (8002a60 <Trajectory+0xb20>)
 8002996:	edc3 7a02 	vstr	s15, [r3, #8]
				traj[1] = -Amax*t;
 800299a:	4b36      	ldr	r3, [pc, #216]	; (8002a74 <Trajectory+0xb34>)
 800299c:	edd3 7a00 	vldr	s15, [r3]
 80029a0:	eeb1 7a67 	vneg.f32	s14, s15
 80029a4:	4b2d      	ldr	r3, [pc, #180]	; (8002a5c <Trajectory+0xb1c>)
 80029a6:	edd3 7a00 	vldr	s15, [r3]
 80029aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ae:	4b2c      	ldr	r3, [pc, #176]	; (8002a60 <Trajectory+0xb20>)
 80029b0:	edc3 7a01 	vstr	s15, [r3, #4]
				traj[0] = (-Amax/2.0)*t*t + pos;
 80029b4:	4b2f      	ldr	r3, [pc, #188]	; (8002a74 <Trajectory+0xb34>)
 80029b6:	edd3 7a00 	vldr	s15, [r3]
 80029ba:	eef1 7a67 	vneg.f32	s15, s15
 80029be:	ee17 3a90 	vmov	r3, s15
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7fd fd8c 	bl	80004e0 <__aeabi_f2d>
 80029c8:	f04f 0200 	mov.w	r2, #0
 80029cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80029d0:	f7fd ff08 	bl	80007e4 <__aeabi_ddiv>
 80029d4:	4602      	mov	r2, r0
 80029d6:	460b      	mov	r3, r1
 80029d8:	4614      	mov	r4, r2
 80029da:	461d      	mov	r5, r3
 80029dc:	4b1f      	ldr	r3, [pc, #124]	; (8002a5c <Trajectory+0xb1c>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fd fd7d 	bl	80004e0 <__aeabi_f2d>
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	4620      	mov	r0, r4
 80029ec:	4629      	mov	r1, r5
 80029ee:	f7fd fdcf 	bl	8000590 <__aeabi_dmul>
 80029f2:	4602      	mov	r2, r0
 80029f4:	460b      	mov	r3, r1
 80029f6:	4614      	mov	r4, r2
 80029f8:	461d      	mov	r5, r3
 80029fa:	4b18      	ldr	r3, [pc, #96]	; (8002a5c <Trajectory+0xb1c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fd fd6e 	bl	80004e0 <__aeabi_f2d>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4620      	mov	r0, r4
 8002a0a:	4629      	mov	r1, r5
 8002a0c:	f7fd fdc0 	bl	8000590 <__aeabi_dmul>
 8002a10:	4602      	mov	r2, r0
 8002a12:	460b      	mov	r3, r1
 8002a14:	4614      	mov	r4, r2
 8002a16:	461d      	mov	r5, r3
 8002a18:	4b1e      	ldr	r3, [pc, #120]	; (8002a94 <Trajectory+0xb54>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7fd fd5f 	bl	80004e0 <__aeabi_f2d>
 8002a22:	4602      	mov	r2, r0
 8002a24:	460b      	mov	r3, r1
 8002a26:	4620      	mov	r0, r4
 8002a28:	4629      	mov	r1, r5
 8002a2a:	f7fd fbfb 	bl	8000224 <__adddf3>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	460b      	mov	r3, r1
 8002a32:	4610      	mov	r0, r2
 8002a34:	4619      	mov	r1, r3
 8002a36:	f7fe f85b 	bl	8000af0 <__aeabi_d2f>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	4a08      	ldr	r2, [pc, #32]	; (8002a60 <Trajectory+0xb20>)
 8002a3e:	6013      	str	r3, [r2, #0]
				temp_pos_acc = traj[0];
 8002a40:	4b07      	ldr	r3, [pc, #28]	; (8002a60 <Trajectory+0xb20>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a08      	ldr	r2, [pc, #32]	; (8002a68 <Trajectory+0xb28>)
 8002a46:	6013      	str	r3, [r2, #0]
				temp_v_acc = traj[1];
 8002a48:	4b05      	ldr	r3, [pc, #20]	; (8002a60 <Trajectory+0xb20>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	4a12      	ldr	r2, [pc, #72]	; (8002a98 <Trajectory+0xb58>)
 8002a4e:	6013      	str	r3, [r2, #0]
}
 8002a50:	e0d2      	b.n	8002bf8 <Trajectory+0xcb8>
 8002a52:	bf00      	nop
 8002a54:	200003bc 	.word	0x200003bc
 8002a58:	200003b0 	.word	0x200003b0
 8002a5c:	20000388 	.word	0x20000388
 8002a60:	2000039c 	.word	0x2000039c
 8002a64:	20000004 	.word	0x20000004
 8002a68:	2000038c 	.word	0x2000038c
 8002a6c:	20000390 	.word	0x20000390
 8002a70:	200003b8 	.word	0x200003b8
 8002a74:	20000008 	.word	0x20000008
 8002a78:	200003e8 	.word	0x200003e8
 8002a7c:	200003ac 	.word	0x200003ac
 8002a80:	c1200000 	.word	0xc1200000
 8002a84:	20000398 	.word	0x20000398
 8002a88:	200003e9 	.word	0x200003e9
 8002a8c:	20000384 	.word	0x20000384
 8002a90:	200003b4 	.word	0x200003b4
 8002a94:	200003a8 	.word	0x200003a8
 8002a98:	20000394 	.word	0x20000394
			else if(t < Time_acc_tri*2){
 8002a9c:	4b57      	ldr	r3, [pc, #348]	; (8002bfc <Trajectory+0xcbc>)
 8002a9e:	edd3 7a00 	vldr	s15, [r3]
 8002aa2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002aa6:	4b56      	ldr	r3, [pc, #344]	; (8002c00 <Trajectory+0xcc0>)
 8002aa8:	edd3 7a00 	vldr	s15, [r3]
 8002aac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ab4:	f340 8089 	ble.w	8002bca <Trajectory+0xc8a>
				traj[2] = Amax;
 8002ab8:	4b52      	ldr	r3, [pc, #328]	; (8002c04 <Trajectory+0xcc4>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a52      	ldr	r2, [pc, #328]	; (8002c08 <Trajectory+0xcc8>)
 8002abe:	6093      	str	r3, [r2, #8]
				traj[1] = temp_v_acc + (Amax*(t-Time_acc_tri));
 8002ac0:	4b4f      	ldr	r3, [pc, #316]	; (8002c00 <Trajectory+0xcc0>)
 8002ac2:	ed93 7a00 	vldr	s14, [r3]
 8002ac6:	4b4d      	ldr	r3, [pc, #308]	; (8002bfc <Trajectory+0xcbc>)
 8002ac8:	edd3 7a00 	vldr	s15, [r3]
 8002acc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ad0:	4b4c      	ldr	r3, [pc, #304]	; (8002c04 <Trajectory+0xcc4>)
 8002ad2:	edd3 7a00 	vldr	s15, [r3]
 8002ad6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ada:	4b4c      	ldr	r3, [pc, #304]	; (8002c0c <Trajectory+0xccc>)
 8002adc:	edd3 7a00 	vldr	s15, [r3]
 8002ae0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ae4:	4b48      	ldr	r3, [pc, #288]	; (8002c08 <Trajectory+0xcc8>)
 8002ae6:	edc3 7a01 	vstr	s15, [r3, #4]
				traj[0] = ((-Amax/2.0)*(t-Time_acc_tri)*(t-Time_acc_tri))+(traj[1]*(t-Time_acc_tri))+temp_pos_acc;
 8002aea:	4b46      	ldr	r3, [pc, #280]	; (8002c04 <Trajectory+0xcc4>)
 8002aec:	edd3 7a00 	vldr	s15, [r3]
 8002af0:	eef1 7a67 	vneg.f32	s15, s15
 8002af4:	ee17 3a90 	vmov	r3, s15
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7fd fcf1 	bl	80004e0 <__aeabi_f2d>
 8002afe:	f04f 0200 	mov.w	r2, #0
 8002b02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b06:	f7fd fe6d 	bl	80007e4 <__aeabi_ddiv>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	4614      	mov	r4, r2
 8002b10:	461d      	mov	r5, r3
 8002b12:	4b3b      	ldr	r3, [pc, #236]	; (8002c00 <Trajectory+0xcc0>)
 8002b14:	ed93 7a00 	vldr	s14, [r3]
 8002b18:	4b38      	ldr	r3, [pc, #224]	; (8002bfc <Trajectory+0xcbc>)
 8002b1a:	edd3 7a00 	vldr	s15, [r3]
 8002b1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b22:	ee17 0a90 	vmov	r0, s15
 8002b26:	f7fd fcdb 	bl	80004e0 <__aeabi_f2d>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	4620      	mov	r0, r4
 8002b30:	4629      	mov	r1, r5
 8002b32:	f7fd fd2d 	bl	8000590 <__aeabi_dmul>
 8002b36:	4602      	mov	r2, r0
 8002b38:	460b      	mov	r3, r1
 8002b3a:	4614      	mov	r4, r2
 8002b3c:	461d      	mov	r5, r3
 8002b3e:	4b30      	ldr	r3, [pc, #192]	; (8002c00 <Trajectory+0xcc0>)
 8002b40:	ed93 7a00 	vldr	s14, [r3]
 8002b44:	4b2d      	ldr	r3, [pc, #180]	; (8002bfc <Trajectory+0xcbc>)
 8002b46:	edd3 7a00 	vldr	s15, [r3]
 8002b4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b4e:	ee17 0a90 	vmov	r0, s15
 8002b52:	f7fd fcc5 	bl	80004e0 <__aeabi_f2d>
 8002b56:	4602      	mov	r2, r0
 8002b58:	460b      	mov	r3, r1
 8002b5a:	4620      	mov	r0, r4
 8002b5c:	4629      	mov	r1, r5
 8002b5e:	f7fd fd17 	bl	8000590 <__aeabi_dmul>
 8002b62:	4602      	mov	r2, r0
 8002b64:	460b      	mov	r3, r1
 8002b66:	4614      	mov	r4, r2
 8002b68:	461d      	mov	r5, r3
 8002b6a:	4b27      	ldr	r3, [pc, #156]	; (8002c08 <Trajectory+0xcc8>)
 8002b6c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002b70:	4b23      	ldr	r3, [pc, #140]	; (8002c00 <Trajectory+0xcc0>)
 8002b72:	edd3 6a00 	vldr	s13, [r3]
 8002b76:	4b21      	ldr	r3, [pc, #132]	; (8002bfc <Trajectory+0xcbc>)
 8002b78:	edd3 7a00 	vldr	s15, [r3]
 8002b7c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002b80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b84:	ee17 0a90 	vmov	r0, s15
 8002b88:	f7fd fcaa 	bl	80004e0 <__aeabi_f2d>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
 8002b90:	4620      	mov	r0, r4
 8002b92:	4629      	mov	r1, r5
 8002b94:	f7fd fb46 	bl	8000224 <__adddf3>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	4614      	mov	r4, r2
 8002b9e:	461d      	mov	r5, r3
 8002ba0:	4b1b      	ldr	r3, [pc, #108]	; (8002c10 <Trajectory+0xcd0>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fd fc9b 	bl	80004e0 <__aeabi_f2d>
 8002baa:	4602      	mov	r2, r0
 8002bac:	460b      	mov	r3, r1
 8002bae:	4620      	mov	r0, r4
 8002bb0:	4629      	mov	r1, r5
 8002bb2:	f7fd fb37 	bl	8000224 <__adddf3>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	460b      	mov	r3, r1
 8002bba:	4610      	mov	r0, r2
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	f7fd ff97 	bl	8000af0 <__aeabi_d2f>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	4a10      	ldr	r2, [pc, #64]	; (8002c08 <Trajectory+0xcc8>)
 8002bc6:	6013      	str	r3, [r2, #0]
}
 8002bc8:	e016      	b.n	8002bf8 <Trajectory+0xcb8>
				trajec_state = 0;
 8002bca:	4b12      	ldr	r3, [pc, #72]	; (8002c14 <Trajectory+0xcd4>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	701a      	strb	r2, [r3, #0]
				trajec_target = -10;
 8002bd0:	4b11      	ldr	r3, [pc, #68]	; (8002c18 <Trajectory+0xcd8>)
 8002bd2:	4a12      	ldr	r2, [pc, #72]	; (8002c1c <Trajectory+0xcdc>)
 8002bd4:	601a      	str	r2, [r3, #0]
				traj[2] = 0;
 8002bd6:	4b0c      	ldr	r3, [pc, #48]	; (8002c08 <Trajectory+0xcc8>)
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	609a      	str	r2, [r3, #8]
				Time_acc_tri = 0;
 8002bde:	4b07      	ldr	r3, [pc, #28]	; (8002bfc <Trajectory+0xcbc>)
 8002be0:	f04f 0200 	mov.w	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]
				temp_pos_acc = 0;
 8002be6:	4b0a      	ldr	r3, [pc, #40]	; (8002c10 <Trajectory+0xcd0>)
 8002be8:	f04f 0200 	mov.w	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]
				temp_v_acc = 0;
 8002bee:	4b07      	ldr	r3, [pc, #28]	; (8002c0c <Trajectory+0xccc>)
 8002bf0:	f04f 0200 	mov.w	r2, #0
 8002bf4:	601a      	str	r2, [r3, #0]
}
 8002bf6:	e7ff      	b.n	8002bf8 <Trajectory+0xcb8>
 8002bf8:	bf00      	nop
 8002bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8002bfc:	200003b4 	.word	0x200003b4
 8002c00:	20000388 	.word	0x20000388
 8002c04:	20000008 	.word	0x20000008
 8002c08:	2000039c 	.word	0x2000039c
 8002c0c:	20000394 	.word	0x20000394
 8002c10:	2000038c 	.word	0x2000038c
 8002c14:	200003e8 	.word	0x200003e8
 8002c18:	200003ac 	.word	0x200003ac
 8002c1c:	c1200000 	.word	0xc1200000

08002c20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c24:	b672      	cpsid	i
}
 8002c26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002c28:	e7fe      	b.n	8002c28 <Error_Handler+0x8>
	...

08002c2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c32:	4b0f      	ldr	r3, [pc, #60]	; (8002c70 <HAL_MspInit+0x44>)
 8002c34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c36:	4a0e      	ldr	r2, [pc, #56]	; (8002c70 <HAL_MspInit+0x44>)
 8002c38:	f043 0301 	orr.w	r3, r3, #1
 8002c3c:	6613      	str	r3, [r2, #96]	; 0x60
 8002c3e:	4b0c      	ldr	r3, [pc, #48]	; (8002c70 <HAL_MspInit+0x44>)
 8002c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c42:	f003 0301 	and.w	r3, r3, #1
 8002c46:	607b      	str	r3, [r7, #4]
 8002c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c4a:	4b09      	ldr	r3, [pc, #36]	; (8002c70 <HAL_MspInit+0x44>)
 8002c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c4e:	4a08      	ldr	r2, [pc, #32]	; (8002c70 <HAL_MspInit+0x44>)
 8002c50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c54:	6593      	str	r3, [r2, #88]	; 0x58
 8002c56:	4b06      	ldr	r3, [pc, #24]	; (8002c70 <HAL_MspInit+0x44>)
 8002c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c5e:	603b      	str	r3, [r7, #0]
 8002c60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002c62:	f003 f80b 	bl	8005c7c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c66:	bf00      	nop
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40021000 	.word	0x40021000

08002c74 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b0a0      	sub	sp, #128	; 0x80
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c7c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	605a      	str	r2, [r3, #4]
 8002c86:	609a      	str	r2, [r3, #8]
 8002c88:	60da      	str	r2, [r3, #12]
 8002c8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c8c:	f107 0318 	add.w	r3, r7, #24
 8002c90:	2254      	movs	r2, #84	; 0x54
 8002c92:	2100      	movs	r1, #0
 8002c94:	4618      	mov	r0, r3
 8002c96:	f006 fafb 	bl	8009290 <memset>
  if(hadc->Instance==ADC1)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ca2:	f040 8081 	bne.w	8002da8 <HAL_ADC_MspInit+0x134>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002ca6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002caa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002cac:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002cb0:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002cb2:	f107 0318 	add.w	r3, r7, #24
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f003 fd1e 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8002cc2:	f7ff ffad 	bl	8002c20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002cc6:	4b3a      	ldr	r3, [pc, #232]	; (8002db0 <HAL_ADC_MspInit+0x13c>)
 8002cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cca:	4a39      	ldr	r2, [pc, #228]	; (8002db0 <HAL_ADC_MspInit+0x13c>)
 8002ccc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002cd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cd2:	4b37      	ldr	r3, [pc, #220]	; (8002db0 <HAL_ADC_MspInit+0x13c>)
 8002cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cd6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cda:	617b      	str	r3, [r7, #20]
 8002cdc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cde:	4b34      	ldr	r3, [pc, #208]	; (8002db0 <HAL_ADC_MspInit+0x13c>)
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ce2:	4a33      	ldr	r2, [pc, #204]	; (8002db0 <HAL_ADC_MspInit+0x13c>)
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cea:	4b31      	ldr	r3, [pc, #196]	; (8002db0 <HAL_ADC_MspInit+0x13c>)
 8002cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	613b      	str	r3, [r7, #16]
 8002cf4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cf6:	4b2e      	ldr	r3, [pc, #184]	; (8002db0 <HAL_ADC_MspInit+0x13c>)
 8002cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cfa:	4a2d      	ldr	r2, [pc, #180]	; (8002db0 <HAL_ADC_MspInit+0x13c>)
 8002cfc:	f043 0302 	orr.w	r3, r3, #2
 8002d00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d02:	4b2b      	ldr	r3, [pc, #172]	; (8002db0 <HAL_ADC_MspInit+0x13c>)
 8002d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	60fb      	str	r3, [r7, #12]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PB1     ------> ADC1_IN12
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d12:	2303      	movs	r3, #3
 8002d14:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d16:	2300      	movs	r3, #0
 8002d18:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d1a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002d1e:	4619      	mov	r1, r3
 8002d20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d24:	f002 fd54 	bl	80057d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_14;
 8002d28:	f244 0302 	movw	r3, #16386	; 0x4002
 8002d2c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d32:	2300      	movs	r3, #0
 8002d34:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d36:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	481d      	ldr	r0, [pc, #116]	; (8002db4 <HAL_ADC_MspInit+0x140>)
 8002d3e:	f002 fd47 	bl	80057d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002d42:	4b1d      	ldr	r3, [pc, #116]	; (8002db8 <HAL_ADC_MspInit+0x144>)
 8002d44:	4a1d      	ldr	r2, [pc, #116]	; (8002dbc <HAL_ADC_MspInit+0x148>)
 8002d46:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002d48:	4b1b      	ldr	r3, [pc, #108]	; (8002db8 <HAL_ADC_MspInit+0x144>)
 8002d4a:	2205      	movs	r2, #5
 8002d4c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d4e:	4b1a      	ldr	r3, [pc, #104]	; (8002db8 <HAL_ADC_MspInit+0x144>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d54:	4b18      	ldr	r3, [pc, #96]	; (8002db8 <HAL_ADC_MspInit+0x144>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002d5a:	4b17      	ldr	r3, [pc, #92]	; (8002db8 <HAL_ADC_MspInit+0x144>)
 8002d5c:	2280      	movs	r2, #128	; 0x80
 8002d5e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d60:	4b15      	ldr	r3, [pc, #84]	; (8002db8 <HAL_ADC_MspInit+0x144>)
 8002d62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d66:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d68:	4b13      	ldr	r3, [pc, #76]	; (8002db8 <HAL_ADC_MspInit+0x144>)
 8002d6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d6e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002d70:	4b11      	ldr	r3, [pc, #68]	; (8002db8 <HAL_ADC_MspInit+0x144>)
 8002d72:	2220      	movs	r2, #32
 8002d74:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002d76:	4b10      	ldr	r3, [pc, #64]	; (8002db8 <HAL_ADC_MspInit+0x144>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002d7c:	480e      	ldr	r0, [pc, #56]	; (8002db8 <HAL_ADC_MspInit+0x144>)
 8002d7e:	f002 fab5 	bl	80052ec <HAL_DMA_Init>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <HAL_ADC_MspInit+0x118>
    {
      Error_Handler();
 8002d88:	f7ff ff4a 	bl	8002c20 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a0a      	ldr	r2, [pc, #40]	; (8002db8 <HAL_ADC_MspInit+0x144>)
 8002d90:	655a      	str	r2, [r3, #84]	; 0x54
 8002d92:	4a09      	ldr	r2, [pc, #36]	; (8002db8 <HAL_ADC_MspInit+0x144>)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002d98:	2200      	movs	r2, #0
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	2012      	movs	r0, #18
 8002d9e:	f002 fa70 	bl	8005282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002da2:	2012      	movs	r0, #18
 8002da4:	f002 fa87 	bl	80052b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002da8:	bf00      	nop
 8002daa:	3780      	adds	r7, #128	; 0x80
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40021000 	.word	0x40021000
 8002db4:	48000400 	.word	0x48000400
 8002db8:	20000100 	.word	0x20000100
 8002dbc:	40020008 	.word	0x40020008

08002dc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b09e      	sub	sp, #120	; 0x78
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	60da      	str	r2, [r3, #12]
 8002dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dd8:	f107 0310 	add.w	r3, r7, #16
 8002ddc:	2254      	movs	r2, #84	; 0x54
 8002dde:	2100      	movs	r1, #0
 8002de0:	4618      	mov	r0, r3
 8002de2:	f006 fa55 	bl	8009290 <memset>
  if(huart->Instance==LPUART1)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a1f      	ldr	r2, [pc, #124]	; (8002e68 <HAL_UART_MspInit+0xa8>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d136      	bne.n	8002e5e <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002df0:	2320      	movs	r3, #32
 8002df2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002df4:	2300      	movs	r3, #0
 8002df6:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002df8:	f107 0310 	add.w	r3, r7, #16
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f003 fc7b 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d001      	beq.n	8002e0c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002e08:	f7ff ff0a 	bl	8002c20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002e0c:	4b17      	ldr	r3, [pc, #92]	; (8002e6c <HAL_UART_MspInit+0xac>)
 8002e0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e10:	4a16      	ldr	r2, [pc, #88]	; (8002e6c <HAL_UART_MspInit+0xac>)
 8002e12:	f043 0301 	orr.w	r3, r3, #1
 8002e16:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002e18:	4b14      	ldr	r3, [pc, #80]	; (8002e6c <HAL_UART_MspInit+0xac>)
 8002e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e1c:	f003 0301 	and.w	r3, r3, #1
 8002e20:	60fb      	str	r3, [r7, #12]
 8002e22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e24:	4b11      	ldr	r3, [pc, #68]	; (8002e6c <HAL_UART_MspInit+0xac>)
 8002e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e28:	4a10      	ldr	r2, [pc, #64]	; (8002e6c <HAL_UART_MspInit+0xac>)
 8002e2a:	f043 0301 	orr.w	r3, r3, #1
 8002e2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e30:	4b0e      	ldr	r3, [pc, #56]	; (8002e6c <HAL_UART_MspInit+0xac>)
 8002e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e34:	f003 0301 	and.w	r3, r3, #1
 8002e38:	60bb      	str	r3, [r7, #8]
 8002e3a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8002e3c:	230c      	movs	r3, #12
 8002e3e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e40:	2302      	movs	r3, #2
 8002e42:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002e4c:	230c      	movs	r3, #12
 8002e4e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e50:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002e54:	4619      	mov	r1, r3
 8002e56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e5a:	f002 fcb9 	bl	80057d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8002e5e:	bf00      	nop
 8002e60:	3778      	adds	r7, #120	; 0x78
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40008000 	.word	0x40008000
 8002e6c:	40021000 	.word	0x40021000

08002e70 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b08a      	sub	sp, #40	; 0x28
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e78:	f107 0314 	add.w	r3, r7, #20
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	605a      	str	r2, [r3, #4]
 8002e82:	609a      	str	r2, [r3, #8]
 8002e84:	60da      	str	r2, [r3, #12]
 8002e86:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a18      	ldr	r2, [pc, #96]	; (8002ef0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d129      	bne.n	8002ee6 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e92:	4b18      	ldr	r3, [pc, #96]	; (8002ef4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002e94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e96:	4a17      	ldr	r2, [pc, #92]	; (8002ef4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002e98:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e9c:	6613      	str	r3, [r2, #96]	; 0x60
 8002e9e:	4b15      	ldr	r3, [pc, #84]	; (8002ef4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002ea0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ea2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ea6:	613b      	str	r3, [r7, #16]
 8002ea8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eaa:	4b12      	ldr	r3, [pc, #72]	; (8002ef4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eae:	4a11      	ldr	r2, [pc, #68]	; (8002ef4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002eb0:	f043 0301 	orr.w	r3, r3, #1
 8002eb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002eb6:	4b0f      	ldr	r3, [pc, #60]	; (8002ef4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	60fb      	str	r3, [r7, #12]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ec2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002ec6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002ed4:	2306      	movs	r3, #6
 8002ed6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ed8:	f107 0314 	add.w	r3, r7, #20
 8002edc:	4619      	mov	r1, r3
 8002ede:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ee2:	f002 fc75 	bl	80057d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002ee6:	bf00      	nop
 8002ee8:	3728      	adds	r7, #40	; 0x28
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	40012c00 	.word	0x40012c00
 8002ef4:	40021000 	.word	0x40021000

08002ef8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f08:	d114      	bne.n	8002f34 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f0a:	4b22      	ldr	r3, [pc, #136]	; (8002f94 <HAL_TIM_Base_MspInit+0x9c>)
 8002f0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f0e:	4a21      	ldr	r2, [pc, #132]	; (8002f94 <HAL_TIM_Base_MspInit+0x9c>)
 8002f10:	f043 0301 	orr.w	r3, r3, #1
 8002f14:	6593      	str	r3, [r2, #88]	; 0x58
 8002f16:	4b1f      	ldr	r3, [pc, #124]	; (8002f94 <HAL_TIM_Base_MspInit+0x9c>)
 8002f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	617b      	str	r3, [r7, #20]
 8002f20:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002f22:	2200      	movs	r2, #0
 8002f24:	2100      	movs	r1, #0
 8002f26:	201c      	movs	r0, #28
 8002f28:	f002 f9ab 	bl	8005282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002f2c:	201c      	movs	r0, #28
 8002f2e:	f002 f9c2 	bl	80052b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002f32:	e02a      	b.n	8002f8a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM3)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a17      	ldr	r2, [pc, #92]	; (8002f98 <HAL_TIM_Base_MspInit+0xa0>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d114      	bne.n	8002f68 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f3e:	4b15      	ldr	r3, [pc, #84]	; (8002f94 <HAL_TIM_Base_MspInit+0x9c>)
 8002f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f42:	4a14      	ldr	r2, [pc, #80]	; (8002f94 <HAL_TIM_Base_MspInit+0x9c>)
 8002f44:	f043 0302 	orr.w	r3, r3, #2
 8002f48:	6593      	str	r3, [r2, #88]	; 0x58
 8002f4a:	4b12      	ldr	r3, [pc, #72]	; (8002f94 <HAL_TIM_Base_MspInit+0x9c>)
 8002f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	613b      	str	r3, [r7, #16]
 8002f54:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002f56:	2200      	movs	r2, #0
 8002f58:	2100      	movs	r1, #0
 8002f5a:	201d      	movs	r0, #29
 8002f5c:	f002 f991 	bl	8005282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002f60:	201d      	movs	r0, #29
 8002f62:	f002 f9a8 	bl	80052b6 <HAL_NVIC_EnableIRQ>
}
 8002f66:	e010      	b.n	8002f8a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM5)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a0b      	ldr	r2, [pc, #44]	; (8002f9c <HAL_TIM_Base_MspInit+0xa4>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d10b      	bne.n	8002f8a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002f72:	4b08      	ldr	r3, [pc, #32]	; (8002f94 <HAL_TIM_Base_MspInit+0x9c>)
 8002f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f76:	4a07      	ldr	r2, [pc, #28]	; (8002f94 <HAL_TIM_Base_MspInit+0x9c>)
 8002f78:	f043 0308 	orr.w	r3, r3, #8
 8002f7c:	6593      	str	r3, [r2, #88]	; 0x58
 8002f7e:	4b05      	ldr	r3, [pc, #20]	; (8002f94 <HAL_TIM_Base_MspInit+0x9c>)
 8002f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f82:	f003 0308 	and.w	r3, r3, #8
 8002f86:	60fb      	str	r3, [r7, #12]
 8002f88:	68fb      	ldr	r3, [r7, #12]
}
 8002f8a:	bf00      	nop
 8002f8c:	3718      	adds	r7, #24
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	40021000 	.word	0x40021000
 8002f98:	40000400 	.word	0x40000400
 8002f9c:	40000c00 	.word	0x40000c00

08002fa0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b088      	sub	sp, #32
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa8:	f107 030c 	add.w	r3, r7, #12
 8002fac:	2200      	movs	r2, #0
 8002fae:	601a      	str	r2, [r3, #0]
 8002fb0:	605a      	str	r2, [r3, #4]
 8002fb2:	609a      	str	r2, [r3, #8]
 8002fb4:	60da      	str	r2, [r3, #12]
 8002fb6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a11      	ldr	r2, [pc, #68]	; (8003004 <HAL_TIM_MspPostInit+0x64>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d11c      	bne.n	8002ffc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fc2:	4b11      	ldr	r3, [pc, #68]	; (8003008 <HAL_TIM_MspPostInit+0x68>)
 8002fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fc6:	4a10      	ldr	r2, [pc, #64]	; (8003008 <HAL_TIM_MspPostInit+0x68>)
 8002fc8:	f043 0304 	orr.w	r3, r3, #4
 8002fcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fce:	4b0e      	ldr	r3, [pc, #56]	; (8003008 <HAL_TIM_MspPostInit+0x68>)
 8002fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fd2:	f003 0304 	and.w	r3, r3, #4
 8002fd6:	60bb      	str	r3, [r7, #8]
 8002fd8:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PC12     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002fda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fde:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 8002fec:	2301      	movs	r3, #1
 8002fee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ff0:	f107 030c 	add.w	r3, r7, #12
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	4805      	ldr	r0, [pc, #20]	; (800300c <HAL_TIM_MspPostInit+0x6c>)
 8002ff8:	f002 fbea 	bl	80057d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002ffc:	bf00      	nop
 8002ffe:	3720      	adds	r7, #32
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	40000c00 	.word	0x40000c00
 8003008:	40021000 	.word	0x40021000
 800300c:	48000800 	.word	0x48000800

08003010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003014:	e7fe      	b.n	8003014 <NMI_Handler+0x4>

08003016 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003016:	b480      	push	{r7}
 8003018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800301a:	e7fe      	b.n	800301a <HardFault_Handler+0x4>

0800301c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003020:	e7fe      	b.n	8003020 <MemManage_Handler+0x4>

08003022 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003022:	b480      	push	{r7}
 8003024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003026:	e7fe      	b.n	8003026 <BusFault_Handler+0x4>

08003028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800302c:	e7fe      	b.n	800302c <UsageFault_Handler+0x4>

0800302e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800302e:	b480      	push	{r7}
 8003030:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003032:	bf00      	nop
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003040:	bf00      	nop
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr

0800304a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800304a:	b480      	push	{r7}
 800304c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800304e:	bf00      	nop
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800305c:	f000 f8c0 	bl	80031e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003060:	bf00      	nop
 8003062:	bd80      	pop	{r7, pc}

08003064 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003068:	4802      	ldr	r0, [pc, #8]	; (8003074 <DMA1_Channel1_IRQHandler+0x10>)
 800306a:	f002 fa62 	bl	8005532 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800306e:	bf00      	nop
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	20000100 	.word	0x20000100

08003078 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800307c:	4802      	ldr	r0, [pc, #8]	; (8003088 <ADC1_2_IRQHandler+0x10>)
 800307e:	f000 fde5 	bl	8003c4c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003082:	bf00      	nop
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	20000094 	.word	0x20000094

0800308c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003090:	4802      	ldr	r0, [pc, #8]	; (800309c <TIM2_IRQHandler+0x10>)
 8003092:	f004 f967 	bl	8007364 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003096:	bf00      	nop
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20000240 	.word	0x20000240

080030a0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80030a4:	4802      	ldr	r0, [pc, #8]	; (80030b0 <TIM3_IRQHandler+0x10>)
 80030a6:	f004 f95d 	bl	8007364 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	2000028c 	.word	0x2000028c

080030b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80030b8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80030bc:	f002 fd22 	bl	8005b04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80030c0:	bf00      	nop
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80030c8:	4b06      	ldr	r3, [pc, #24]	; (80030e4 <SystemInit+0x20>)
 80030ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ce:	4a05      	ldr	r2, [pc, #20]	; (80030e4 <SystemInit+0x20>)
 80030d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030d8:	bf00      	nop
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	e000ed00 	.word	0xe000ed00

080030e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80030e8:	480d      	ldr	r0, [pc, #52]	; (8003120 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80030ea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80030ec:	f7ff ffea 	bl	80030c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030f0:	480c      	ldr	r0, [pc, #48]	; (8003124 <LoopForever+0x6>)
  ldr r1, =_edata
 80030f2:	490d      	ldr	r1, [pc, #52]	; (8003128 <LoopForever+0xa>)
  ldr r2, =_sidata
 80030f4:	4a0d      	ldr	r2, [pc, #52]	; (800312c <LoopForever+0xe>)
  movs r3, #0
 80030f6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80030f8:	e002      	b.n	8003100 <LoopCopyDataInit>

080030fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030fe:	3304      	adds	r3, #4

08003100 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003100:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003102:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003104:	d3f9      	bcc.n	80030fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003106:	4a0a      	ldr	r2, [pc, #40]	; (8003130 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003108:	4c0a      	ldr	r4, [pc, #40]	; (8003134 <LoopForever+0x16>)
  movs r3, #0
 800310a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800310c:	e001      	b.n	8003112 <LoopFillZerobss>

0800310e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800310e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003110:	3204      	adds	r2, #4

08003112 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003112:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003114:	d3fb      	bcc.n	800310e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003116:	f006 f8c9 	bl	80092ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800311a:	f7fd feb7 	bl	8000e8c <main>

0800311e <LoopForever>:

LoopForever:
    b LoopForever
 800311e:	e7fe      	b.n	800311e <LoopForever>
  ldr   r0, =_estack
 8003120:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003124:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003128:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800312c:	08009568 	.word	0x08009568
  ldr r2, =_sbss
 8003130:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8003134:	20000534 	.word	0x20000534

08003138 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003138:	e7fe      	b.n	8003138 <ADC3_IRQHandler>

0800313a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b082      	sub	sp, #8
 800313e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003140:	2300      	movs	r3, #0
 8003142:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003144:	2003      	movs	r0, #3
 8003146:	f002 f891 	bl	800526c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800314a:	2000      	movs	r0, #0
 800314c:	f000 f80e 	bl	800316c <HAL_InitTick>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d002      	beq.n	800315c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	71fb      	strb	r3, [r7, #7]
 800315a:	e001      	b.n	8003160 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800315c:	f7ff fd66 	bl	8002c2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003160:	79fb      	ldrb	r3, [r7, #7]

}
 8003162:	4618      	mov	r0, r3
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
	...

0800316c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003174:	2300      	movs	r3, #0
 8003176:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003178:	4b16      	ldr	r3, [pc, #88]	; (80031d4 <HAL_InitTick+0x68>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d022      	beq.n	80031c6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003180:	4b15      	ldr	r3, [pc, #84]	; (80031d8 <HAL_InitTick+0x6c>)
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	4b13      	ldr	r3, [pc, #76]	; (80031d4 <HAL_InitTick+0x68>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800318c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003190:	fbb2 f3f3 	udiv	r3, r2, r3
 8003194:	4618      	mov	r0, r3
 8003196:	f002 f89c 	bl	80052d2 <HAL_SYSTICK_Config>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10f      	bne.n	80031c0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b0f      	cmp	r3, #15
 80031a4:	d809      	bhi.n	80031ba <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031a6:	2200      	movs	r2, #0
 80031a8:	6879      	ldr	r1, [r7, #4]
 80031aa:	f04f 30ff 	mov.w	r0, #4294967295
 80031ae:	f002 f868 	bl	8005282 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80031b2:	4a0a      	ldr	r2, [pc, #40]	; (80031dc <HAL_InitTick+0x70>)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6013      	str	r3, [r2, #0]
 80031b8:	e007      	b.n	80031ca <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	73fb      	strb	r3, [r7, #15]
 80031be:	e004      	b.n	80031ca <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	73fb      	strb	r3, [r7, #15]
 80031c4:	e001      	b.n	80031ca <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	20000014 	.word	0x20000014
 80031d8:	2000000c 	.word	0x2000000c
 80031dc:	20000010 	.word	0x20000010

080031e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031e4:	4b05      	ldr	r3, [pc, #20]	; (80031fc <HAL_IncTick+0x1c>)
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	4b05      	ldr	r3, [pc, #20]	; (8003200 <HAL_IncTick+0x20>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4413      	add	r3, r2
 80031ee:	4a03      	ldr	r2, [pc, #12]	; (80031fc <HAL_IncTick+0x1c>)
 80031f0:	6013      	str	r3, [r2, #0]
}
 80031f2:	bf00      	nop
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	200003f8 	.word	0x200003f8
 8003200:	20000014 	.word	0x20000014

08003204 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  return uwTick;
 8003208:	4b03      	ldr	r3, [pc, #12]	; (8003218 <HAL_GetTick+0x14>)
 800320a:	681b      	ldr	r3, [r3, #0]
}
 800320c:	4618      	mov	r0, r3
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	200003f8 	.word	0x200003f8

0800321c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003224:	f7ff ffee 	bl	8003204 <HAL_GetTick>
 8003228:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003234:	d004      	beq.n	8003240 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003236:	4b09      	ldr	r3, [pc, #36]	; (800325c <HAL_Delay+0x40>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	4413      	add	r3, r2
 800323e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003240:	bf00      	nop
 8003242:	f7ff ffdf 	bl	8003204 <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	429a      	cmp	r2, r3
 8003250:	d8f7      	bhi.n	8003242 <HAL_Delay+0x26>
  {
  }
}
 8003252:	bf00      	nop
 8003254:	bf00      	nop
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	20000014 	.word	0x20000014

08003260 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	431a      	orrs	r2, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	609a      	str	r2, [r3, #8]
}
 800327a:	bf00      	nop
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr

08003286 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003286:	b480      	push	{r7}
 8003288:	b083      	sub	sp, #12
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
 800328e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	431a      	orrs	r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	609a      	str	r2, [r3, #8]
}
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80032bc:	4618      	mov	r0, r3
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b087      	sub	sp, #28
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
 80032d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	3360      	adds	r3, #96	; 0x60
 80032da:	461a      	mov	r2, r3
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	4413      	add	r3, r2
 80032e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	4b08      	ldr	r3, [pc, #32]	; (800330c <LL_ADC_SetOffset+0x44>)
 80032ea:	4013      	ands	r3, r2
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	430a      	orrs	r2, r1
 80032f6:	4313      	orrs	r3, r2
 80032f8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003300:	bf00      	nop
 8003302:	371c      	adds	r7, #28
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr
 800330c:	03fff000 	.word	0x03fff000

08003310 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	3360      	adds	r3, #96	; 0x60
 800331e:	461a      	mov	r2, r3
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	4413      	add	r3, r2
 8003326:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003330:	4618      	mov	r0, r3
 8003332:	3714      	adds	r7, #20
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800333c:	b480      	push	{r7}
 800333e:	b087      	sub	sp, #28
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	3360      	adds	r3, #96	; 0x60
 800334c:	461a      	mov	r2, r3
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	4413      	add	r3, r2
 8003354:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	431a      	orrs	r2, r3
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003366:	bf00      	nop
 8003368:	371c      	adds	r7, #28
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr

08003372 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003372:	b480      	push	{r7}
 8003374:	b087      	sub	sp, #28
 8003376:	af00      	add	r7, sp, #0
 8003378:	60f8      	str	r0, [r7, #12]
 800337a:	60b9      	str	r1, [r7, #8]
 800337c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	3360      	adds	r3, #96	; 0x60
 8003382:	461a      	mov	r2, r3
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	4413      	add	r3, r2
 800338a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	431a      	orrs	r2, r3
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800339c:	bf00      	nop
 800339e:	371c      	adds	r7, #28
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b087      	sub	sp, #28
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	3360      	adds	r3, #96	; 0x60
 80033b8:	461a      	mov	r2, r3
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	4413      	add	r3, r2
 80033c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	431a      	orrs	r2, r3
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80033d2:	bf00      	nop
 80033d4:	371c      	adds	r7, #28
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr

080033de <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80033de:	b480      	push	{r7}
 80033e0:	b083      	sub	sp, #12
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
 80033e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	431a      	orrs	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	615a      	str	r2, [r3, #20]
}
 80033f8:	bf00      	nop
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003418:	2301      	movs	r3, #1
 800341a:	e000      	b.n	800341e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	370c      	adds	r7, #12
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr

0800342a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800342a:	b480      	push	{r7}
 800342c:	b087      	sub	sp, #28
 800342e:	af00      	add	r7, sp, #0
 8003430:	60f8      	str	r0, [r7, #12]
 8003432:	60b9      	str	r1, [r7, #8]
 8003434:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	3330      	adds	r3, #48	; 0x30
 800343a:	461a      	mov	r2, r3
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	0a1b      	lsrs	r3, r3, #8
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	f003 030c 	and.w	r3, r3, #12
 8003446:	4413      	add	r3, r2
 8003448:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	f003 031f 	and.w	r3, r3, #31
 8003454:	211f      	movs	r1, #31
 8003456:	fa01 f303 	lsl.w	r3, r1, r3
 800345a:	43db      	mvns	r3, r3
 800345c:	401a      	ands	r2, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	0e9b      	lsrs	r3, r3, #26
 8003462:	f003 011f 	and.w	r1, r3, #31
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	f003 031f 	and.w	r3, r3, #31
 800346c:	fa01 f303 	lsl.w	r3, r1, r3
 8003470:	431a      	orrs	r2, r3
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003476:	bf00      	nop
 8003478:	371c      	adds	r7, #28
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800348e:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003496:	2301      	movs	r3, #1
 8003498:	e000      	b.n	800349c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b087      	sub	sp, #28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	3314      	adds	r3, #20
 80034b8:	461a      	mov	r2, r3
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	0e5b      	lsrs	r3, r3, #25
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	f003 0304 	and.w	r3, r3, #4
 80034c4:	4413      	add	r3, r2
 80034c6:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	0d1b      	lsrs	r3, r3, #20
 80034d0:	f003 031f 	and.w	r3, r3, #31
 80034d4:	2107      	movs	r1, #7
 80034d6:	fa01 f303 	lsl.w	r3, r1, r3
 80034da:	43db      	mvns	r3, r3
 80034dc:	401a      	ands	r2, r3
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	0d1b      	lsrs	r3, r3, #20
 80034e2:	f003 031f 	and.w	r3, r3, #31
 80034e6:	6879      	ldr	r1, [r7, #4]
 80034e8:	fa01 f303 	lsl.w	r3, r1, r3
 80034ec:	431a      	orrs	r2, r3
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80034f2:	bf00      	nop
 80034f4:	371c      	adds	r7, #28
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
	...

08003500 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003518:	43db      	mvns	r3, r3
 800351a:	401a      	ands	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f003 0318 	and.w	r3, r3, #24
 8003522:	4908      	ldr	r1, [pc, #32]	; (8003544 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003524:	40d9      	lsrs	r1, r3
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	400b      	ands	r3, r1
 800352a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800352e:	431a      	orrs	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003536:	bf00      	nop
 8003538:	3714      	adds	r7, #20
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	0007ffff 	.word	0x0007ffff

08003548 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f003 031f 	and.w	r3, r3, #31
}
 8003558:	4618      	mov	r0, r3
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003574:	4618      	mov	r0, r3
 8003576:	370c      	adds	r7, #12
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr

08003580 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003590:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	6093      	str	r3, [r2, #8]
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80035b8:	d101      	bne.n	80035be <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80035ba:	2301      	movs	r3, #1
 80035bc:	e000      	b.n	80035c0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80035dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80035e0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003604:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003608:	d101      	bne.n	800360e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800360a:	2301      	movs	r3, #1
 800360c:	e000      	b.n	8003610 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800362c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003630:	f043 0201 	orr.w	r2, r3, #1
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003638:	bf00      	nop
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr

08003644 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003654:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003658:	f043 0202 	orr.w	r2, r3, #2
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b01      	cmp	r3, #1
 800367e:	d101      	bne.n	8003684 <LL_ADC_IsEnabled+0x18>
 8003680:	2301      	movs	r3, #1
 8003682:	e000      	b.n	8003686 <LL_ADC_IsEnabled+0x1a>
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr

08003692 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003692:	b480      	push	{r7}
 8003694:	b083      	sub	sp, #12
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d101      	bne.n	80036aa <LL_ADC_IsDisableOngoing+0x18>
 80036a6:	2301      	movs	r3, #1
 80036a8:	e000      	b.n	80036ac <LL_ADC_IsDisableOngoing+0x1a>
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80036c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80036cc:	f043 0204 	orr.w	r2, r3, #4
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b04      	cmp	r3, #4
 80036f2:	d101      	bne.n	80036f8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80036f4:	2301      	movs	r3, #1
 80036f6:	e000      	b.n	80036fa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr

08003706 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003706:	b480      	push	{r7}
 8003708:	b083      	sub	sp, #12
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 0308 	and.w	r3, r3, #8
 8003716:	2b08      	cmp	r3, #8
 8003718:	d101      	bne.n	800371e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800371a:	2301      	movs	r3, #1
 800371c:	e000      	b.n	8003720 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800372c:	b590      	push	{r4, r7, lr}
 800372e:	b089      	sub	sp, #36	; 0x24
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003734:	2300      	movs	r3, #0
 8003736:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003738:	2300      	movs	r3, #0
 800373a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e1a9      	b.n	8003a9a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003750:	2b00      	cmp	r3, #0
 8003752:	d109      	bne.n	8003768 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f7ff fa8d 	bl	8002c74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff ff19 	bl	80035a4 <LL_ADC_IsDeepPowerDownEnabled>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d004      	beq.n	8003782 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4618      	mov	r0, r3
 800377e:	f7ff feff 	bl	8003580 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff ff34 	bl	80035f4 <LL_ADC_IsInternalRegulatorEnabled>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d115      	bne.n	80037be <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4618      	mov	r0, r3
 8003798:	f7ff ff18 	bl	80035cc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800379c:	4b9c      	ldr	r3, [pc, #624]	; (8003a10 <HAL_ADC_Init+0x2e4>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	099b      	lsrs	r3, r3, #6
 80037a2:	4a9c      	ldr	r2, [pc, #624]	; (8003a14 <HAL_ADC_Init+0x2e8>)
 80037a4:	fba2 2303 	umull	r2, r3, r2, r3
 80037a8:	099b      	lsrs	r3, r3, #6
 80037aa:	3301      	adds	r3, #1
 80037ac:	005b      	lsls	r3, r3, #1
 80037ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80037b0:	e002      	b.n	80037b8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	3b01      	subs	r3, #1
 80037b6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1f9      	bne.n	80037b2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff ff16 	bl	80035f4 <LL_ADC_IsInternalRegulatorEnabled>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d10d      	bne.n	80037ea <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d2:	f043 0210 	orr.w	r2, r3, #16
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037de:	f043 0201 	orr.w	r2, r3, #1
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7ff ff76 	bl	80036e0 <LL_ADC_REG_IsConversionOngoing>
 80037f4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037fa:	f003 0310 	and.w	r3, r3, #16
 80037fe:	2b00      	cmp	r3, #0
 8003800:	f040 8142 	bne.w	8003a88 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	2b00      	cmp	r3, #0
 8003808:	f040 813e 	bne.w	8003a88 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003810:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003814:	f043 0202 	orr.w	r2, r3, #2
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4618      	mov	r0, r3
 8003822:	f7ff ff23 	bl	800366c <LL_ADC_IsEnabled>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d141      	bne.n	80038b0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003834:	d004      	beq.n	8003840 <HAL_ADC_Init+0x114>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a77      	ldr	r2, [pc, #476]	; (8003a18 <HAL_ADC_Init+0x2ec>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d10f      	bne.n	8003860 <HAL_ADC_Init+0x134>
 8003840:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003844:	f7ff ff12 	bl	800366c <LL_ADC_IsEnabled>
 8003848:	4604      	mov	r4, r0
 800384a:	4873      	ldr	r0, [pc, #460]	; (8003a18 <HAL_ADC_Init+0x2ec>)
 800384c:	f7ff ff0e 	bl	800366c <LL_ADC_IsEnabled>
 8003850:	4603      	mov	r3, r0
 8003852:	4323      	orrs	r3, r4
 8003854:	2b00      	cmp	r3, #0
 8003856:	bf0c      	ite	eq
 8003858:	2301      	moveq	r3, #1
 800385a:	2300      	movne	r3, #0
 800385c:	b2db      	uxtb	r3, r3
 800385e:	e012      	b.n	8003886 <HAL_ADC_Init+0x15a>
 8003860:	486e      	ldr	r0, [pc, #440]	; (8003a1c <HAL_ADC_Init+0x2f0>)
 8003862:	f7ff ff03 	bl	800366c <LL_ADC_IsEnabled>
 8003866:	4604      	mov	r4, r0
 8003868:	486d      	ldr	r0, [pc, #436]	; (8003a20 <HAL_ADC_Init+0x2f4>)
 800386a:	f7ff feff 	bl	800366c <LL_ADC_IsEnabled>
 800386e:	4603      	mov	r3, r0
 8003870:	431c      	orrs	r4, r3
 8003872:	486c      	ldr	r0, [pc, #432]	; (8003a24 <HAL_ADC_Init+0x2f8>)
 8003874:	f7ff fefa 	bl	800366c <LL_ADC_IsEnabled>
 8003878:	4603      	mov	r3, r0
 800387a:	4323      	orrs	r3, r4
 800387c:	2b00      	cmp	r3, #0
 800387e:	bf0c      	ite	eq
 8003880:	2301      	moveq	r3, #1
 8003882:	2300      	movne	r3, #0
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d012      	beq.n	80038b0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003892:	d004      	beq.n	800389e <HAL_ADC_Init+0x172>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a5f      	ldr	r2, [pc, #380]	; (8003a18 <HAL_ADC_Init+0x2ec>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d101      	bne.n	80038a2 <HAL_ADC_Init+0x176>
 800389e:	4a62      	ldr	r2, [pc, #392]	; (8003a28 <HAL_ADC_Init+0x2fc>)
 80038a0:	e000      	b.n	80038a4 <HAL_ADC_Init+0x178>
 80038a2:	4a62      	ldr	r2, [pc, #392]	; (8003a2c <HAL_ADC_Init+0x300>)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	4619      	mov	r1, r3
 80038aa:	4610      	mov	r0, r2
 80038ac:	f7ff fcd8 	bl	8003260 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	7f5b      	ldrb	r3, [r3, #29]
 80038b4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80038ba:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80038c0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80038c6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038ce:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80038d0:	4313      	orrs	r3, r2
 80038d2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d106      	bne.n	80038ec <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e2:	3b01      	subs	r3, #1
 80038e4:	045b      	lsls	r3, r3, #17
 80038e6:	69ba      	ldr	r2, [r7, #24]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d009      	beq.n	8003908 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003900:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	4313      	orrs	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68da      	ldr	r2, [r3, #12]
 800390e:	4b48      	ldr	r3, [pc, #288]	; (8003a30 <HAL_ADC_Init+0x304>)
 8003910:	4013      	ands	r3, r2
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	6812      	ldr	r2, [r2, #0]
 8003916:	69b9      	ldr	r1, [r7, #24]
 8003918:	430b      	orrs	r3, r1
 800391a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff fee5 	bl	8003706 <LL_ADC_INJ_IsConversionOngoing>
 800393c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d17f      	bne.n	8003a44 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d17c      	bne.n	8003a44 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800394e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003956:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003958:	4313      	orrs	r3, r2
 800395a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003966:	f023 0302 	bic.w	r3, r3, #2
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6812      	ldr	r2, [r2, #0]
 800396e:	69b9      	ldr	r1, [r7, #24]
 8003970:	430b      	orrs	r3, r1
 8003972:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d017      	beq.n	80039ac <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800398a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003994:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003998:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	6911      	ldr	r1, [r2, #16]
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6812      	ldr	r2, [r2, #0]
 80039a4:	430b      	orrs	r3, r1
 80039a6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80039aa:	e013      	b.n	80039d4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	691a      	ldr	r2, [r3, #16]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80039ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	6812      	ldr	r2, [r2, #0]
 80039c8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80039cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039d0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d12a      	bne.n	8003a34 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	691b      	ldr	r3, [r3, #16]
 80039e4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80039e8:	f023 0304 	bic.w	r3, r3, #4
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80039f4:	4311      	orrs	r1, r2
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80039fa:	4311      	orrs	r1, r2
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003a00:	430a      	orrs	r2, r1
 8003a02:	431a      	orrs	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f042 0201 	orr.w	r2, r2, #1
 8003a0c:	611a      	str	r2, [r3, #16]
 8003a0e:	e019      	b.n	8003a44 <HAL_ADC_Init+0x318>
 8003a10:	2000000c 	.word	0x2000000c
 8003a14:	053e2d63 	.word	0x053e2d63
 8003a18:	50000100 	.word	0x50000100
 8003a1c:	50000400 	.word	0x50000400
 8003a20:	50000500 	.word	0x50000500
 8003a24:	50000600 	.word	0x50000600
 8003a28:	50000300 	.word	0x50000300
 8003a2c:	50000700 	.word	0x50000700
 8003a30:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	691a      	ldr	r2, [r3, #16]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f022 0201 	bic.w	r2, r2, #1
 8003a42:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	695b      	ldr	r3, [r3, #20]
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d10c      	bne.n	8003a66 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a52:	f023 010f 	bic.w	r1, r3, #15
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	1e5a      	subs	r2, r3, #1
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	631a      	str	r2, [r3, #48]	; 0x30
 8003a64:	e007      	b.n	8003a76 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f022 020f 	bic.w	r2, r2, #15
 8003a74:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a7a:	f023 0303 	bic.w	r3, r3, #3
 8003a7e:	f043 0201 	orr.w	r2, r3, #1
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a86:	e007      	b.n	8003a98 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a8c:	f043 0210 	orr.w	r2, r3, #16
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a98:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3724      	adds	r7, #36	; 0x24
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd90      	pop	{r4, r7, pc}
 8003aa2:	bf00      	nop

08003aa4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ab8:	d004      	beq.n	8003ac4 <HAL_ADC_Start_DMA+0x20>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a5a      	ldr	r2, [pc, #360]	; (8003c28 <HAL_ADC_Start_DMA+0x184>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d101      	bne.n	8003ac8 <HAL_ADC_Start_DMA+0x24>
 8003ac4:	4b59      	ldr	r3, [pc, #356]	; (8003c2c <HAL_ADC_Start_DMA+0x188>)
 8003ac6:	e000      	b.n	8003aca <HAL_ADC_Start_DMA+0x26>
 8003ac8:	4b59      	ldr	r3, [pc, #356]	; (8003c30 <HAL_ADC_Start_DMA+0x18c>)
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7ff fd3c 	bl	8003548 <LL_ADC_GetMultimode>
 8003ad0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7ff fe02 	bl	80036e0 <LL_ADC_REG_IsConversionOngoing>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f040 809b 	bne.w	8003c1a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d101      	bne.n	8003af2 <HAL_ADC_Start_DMA+0x4e>
 8003aee:	2302      	movs	r3, #2
 8003af0:	e096      	b.n	8003c20 <HAL_ADC_Start_DMA+0x17c>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2201      	movs	r2, #1
 8003af6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a4d      	ldr	r2, [pc, #308]	; (8003c34 <HAL_ADC_Start_DMA+0x190>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d008      	beq.n	8003b16 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d005      	beq.n	8003b16 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	2b05      	cmp	r3, #5
 8003b0e:	d002      	beq.n	8003b16 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	2b09      	cmp	r3, #9
 8003b14:	d17a      	bne.n	8003c0c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003b16:	68f8      	ldr	r0, [r7, #12]
 8003b18:	f000 ff60 	bl	80049dc <ADC_Enable>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003b20:	7dfb      	ldrb	r3, [r7, #23]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d16d      	bne.n	8003c02 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b2a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003b2e:	f023 0301 	bic.w	r3, r3, #1
 8003b32:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a3a      	ldr	r2, [pc, #232]	; (8003c28 <HAL_ADC_Start_DMA+0x184>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d009      	beq.n	8003b58 <HAL_ADC_Start_DMA+0xb4>
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a3b      	ldr	r2, [pc, #236]	; (8003c38 <HAL_ADC_Start_DMA+0x194>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d002      	beq.n	8003b54 <HAL_ADC_Start_DMA+0xb0>
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	e003      	b.n	8003b5c <HAL_ADC_Start_DMA+0xb8>
 8003b54:	4b39      	ldr	r3, [pc, #228]	; (8003c3c <HAL_ADC_Start_DMA+0x198>)
 8003b56:	e001      	b.n	8003b5c <HAL_ADC_Start_DMA+0xb8>
 8003b58:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003b5c:	68fa      	ldr	r2, [r7, #12]
 8003b5e:	6812      	ldr	r2, [r2, #0]
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d002      	beq.n	8003b6a <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d105      	bne.n	8003b76 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b6e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d006      	beq.n	8003b90 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b86:	f023 0206 	bic.w	r2, r3, #6
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	661a      	str	r2, [r3, #96]	; 0x60
 8003b8e:	e002      	b.n	8003b96 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b9a:	4a29      	ldr	r2, [pc, #164]	; (8003c40 <HAL_ADC_Start_DMA+0x19c>)
 8003b9c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba2:	4a28      	ldr	r2, [pc, #160]	; (8003c44 <HAL_ADC_Start_DMA+0x1a0>)
 8003ba4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003baa:	4a27      	ldr	r2, [pc, #156]	; (8003c48 <HAL_ADC_Start_DMA+0x1a4>)
 8003bac:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	221c      	movs	r2, #28
 8003bb4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	685a      	ldr	r2, [r3, #4]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f042 0210 	orr.w	r2, r2, #16
 8003bcc:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	68da      	ldr	r2, [r3, #12]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f042 0201 	orr.w	r2, r2, #1
 8003bdc:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	3340      	adds	r3, #64	; 0x40
 8003be8:	4619      	mov	r1, r3
 8003bea:	68ba      	ldr	r2, [r7, #8]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f001 fc25 	bl	800543c <HAL_DMA_Start_IT>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7ff fd5c 	bl	80036b8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003c00:	e00d      	b.n	8003c1e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8003c0a:	e008      	b.n	8003c1e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003c18:	e001      	b.n	8003c1e <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003c1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3718      	adds	r7, #24
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	50000100 	.word	0x50000100
 8003c2c:	50000300 	.word	0x50000300
 8003c30:	50000700 	.word	0x50000700
 8003c34:	50000600 	.word	0x50000600
 8003c38:	50000500 	.word	0x50000500
 8003c3c:	50000400 	.word	0x50000400
 8003c40:	08004bc7 	.word	0x08004bc7
 8003c44:	08004c9f 	.word	0x08004c9f
 8003c48:	08004cbb 	.word	0x08004cbb

08003c4c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b08a      	sub	sp, #40	; 0x28
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003c54:	2300      	movs	r3, #0
 8003c56:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c70:	d004      	beq.n	8003c7c <HAL_ADC_IRQHandler+0x30>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a8e      	ldr	r2, [pc, #568]	; (8003eb0 <HAL_ADC_IRQHandler+0x264>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d101      	bne.n	8003c80 <HAL_ADC_IRQHandler+0x34>
 8003c7c:	4b8d      	ldr	r3, [pc, #564]	; (8003eb4 <HAL_ADC_IRQHandler+0x268>)
 8003c7e:	e000      	b.n	8003c82 <HAL_ADC_IRQHandler+0x36>
 8003c80:	4b8d      	ldr	r3, [pc, #564]	; (8003eb8 <HAL_ADC_IRQHandler+0x26c>)
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7ff fc60 	bl	8003548 <LL_ADC_GetMultimode>
 8003c88:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	f003 0302 	and.w	r3, r3, #2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d017      	beq.n	8003cc4 <HAL_ADC_IRQHandler+0x78>
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d012      	beq.n	8003cc4 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ca2:	f003 0310 	and.w	r3, r3, #16
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d105      	bne.n	8003cb6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cae:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f001 f8f6 	bl	8004ea8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2202      	movs	r2, #2
 8003cc2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	f003 0304 	and.w	r3, r3, #4
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d004      	beq.n	8003cd8 <HAL_ADC_IRQHandler+0x8c>
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d10b      	bne.n	8003cf0 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	f000 8094 	beq.w	8003e0c <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f000 808e 	beq.w	8003e0c <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cf4:	f003 0310 	and.w	r3, r3, #16
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d105      	bne.n	8003d08 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d00:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7ff fb79 	bl	8003404 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d072      	beq.n	8003dfe <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a64      	ldr	r2, [pc, #400]	; (8003eb0 <HAL_ADC_IRQHandler+0x264>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d009      	beq.n	8003d36 <HAL_ADC_IRQHandler+0xea>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a65      	ldr	r2, [pc, #404]	; (8003ebc <HAL_ADC_IRQHandler+0x270>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d002      	beq.n	8003d32 <HAL_ADC_IRQHandler+0xe6>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	e003      	b.n	8003d3a <HAL_ADC_IRQHandler+0xee>
 8003d32:	4b63      	ldr	r3, [pc, #396]	; (8003ec0 <HAL_ADC_IRQHandler+0x274>)
 8003d34:	e001      	b.n	8003d3a <HAL_ADC_IRQHandler+0xee>
 8003d36:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6812      	ldr	r2, [r2, #0]
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d008      	beq.n	8003d54 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d005      	beq.n	8003d54 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	2b05      	cmp	r3, #5
 8003d4c:	d002      	beq.n	8003d54 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	2b09      	cmp	r3, #9
 8003d52:	d104      	bne.n	8003d5e <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	623b      	str	r3, [r7, #32]
 8003d5c:	e014      	b.n	8003d88 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a53      	ldr	r2, [pc, #332]	; (8003eb0 <HAL_ADC_IRQHandler+0x264>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d009      	beq.n	8003d7c <HAL_ADC_IRQHandler+0x130>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a53      	ldr	r2, [pc, #332]	; (8003ebc <HAL_ADC_IRQHandler+0x270>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d002      	beq.n	8003d78 <HAL_ADC_IRQHandler+0x12c>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	e003      	b.n	8003d80 <HAL_ADC_IRQHandler+0x134>
 8003d78:	4b51      	ldr	r3, [pc, #324]	; (8003ec0 <HAL_ADC_IRQHandler+0x274>)
 8003d7a:	e001      	b.n	8003d80 <HAL_ADC_IRQHandler+0x134>
 8003d7c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003d80:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003d88:	6a3b      	ldr	r3, [r7, #32]
 8003d8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d135      	bne.n	8003dfe <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0308 	and.w	r3, r3, #8
 8003d9c:	2b08      	cmp	r3, #8
 8003d9e:	d12e      	bne.n	8003dfe <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7ff fc9b 	bl	80036e0 <LL_ADC_REG_IsConversionOngoing>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d11a      	bne.n	8003de6 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	685a      	ldr	r2, [r3, #4]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f022 020c 	bic.w	r2, r2, #12
 8003dbe:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dc4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d112      	bne.n	8003dfe <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ddc:	f043 0201 	orr.w	r2, r3, #1
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	65da      	str	r2, [r3, #92]	; 0x5c
 8003de4:	e00b      	b.n	8003dfe <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dea:	f043 0210 	orr.w	r2, r3, #16
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003df6:	f043 0201 	orr.w	r2, r3, #1
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f984 	bl	800410c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	220c      	movs	r2, #12
 8003e0a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	f003 0320 	and.w	r3, r3, #32
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d004      	beq.n	8003e20 <HAL_ADC_IRQHandler+0x1d4>
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	f003 0320 	and.w	r3, r3, #32
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d10b      	bne.n	8003e38 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f000 80b3 	beq.w	8003f92 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	f000 80ad 	beq.w	8003f92 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e3c:	f003 0310 	and.w	r3, r3, #16
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d105      	bne.n	8003e50 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e48:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f7ff fb14 	bl	8003482 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003e5a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7ff facf 	bl	8003404 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e66:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a10      	ldr	r2, [pc, #64]	; (8003eb0 <HAL_ADC_IRQHandler+0x264>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d009      	beq.n	8003e86 <HAL_ADC_IRQHandler+0x23a>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a11      	ldr	r2, [pc, #68]	; (8003ebc <HAL_ADC_IRQHandler+0x270>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d002      	beq.n	8003e82 <HAL_ADC_IRQHandler+0x236>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	e003      	b.n	8003e8a <HAL_ADC_IRQHandler+0x23e>
 8003e82:	4b0f      	ldr	r3, [pc, #60]	; (8003ec0 <HAL_ADC_IRQHandler+0x274>)
 8003e84:	e001      	b.n	8003e8a <HAL_ADC_IRQHandler+0x23e>
 8003e86:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	6812      	ldr	r2, [r2, #0]
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d008      	beq.n	8003ea4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d005      	beq.n	8003ea4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	2b06      	cmp	r3, #6
 8003e9c:	d002      	beq.n	8003ea4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	2b07      	cmp	r3, #7
 8003ea2:	d10f      	bne.n	8003ec4 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	623b      	str	r3, [r7, #32]
 8003eac:	e01f      	b.n	8003eee <HAL_ADC_IRQHandler+0x2a2>
 8003eae:	bf00      	nop
 8003eb0:	50000100 	.word	0x50000100
 8003eb4:	50000300 	.word	0x50000300
 8003eb8:	50000700 	.word	0x50000700
 8003ebc:	50000500 	.word	0x50000500
 8003ec0:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a8b      	ldr	r2, [pc, #556]	; (80040f8 <HAL_ADC_IRQHandler+0x4ac>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d009      	beq.n	8003ee2 <HAL_ADC_IRQHandler+0x296>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a8a      	ldr	r2, [pc, #552]	; (80040fc <HAL_ADC_IRQHandler+0x4b0>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d002      	beq.n	8003ede <HAL_ADC_IRQHandler+0x292>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	e003      	b.n	8003ee6 <HAL_ADC_IRQHandler+0x29a>
 8003ede:	4b88      	ldr	r3, [pc, #544]	; (8004100 <HAL_ADC_IRQHandler+0x4b4>)
 8003ee0:	e001      	b.n	8003ee6 <HAL_ADC_IRQHandler+0x29a>
 8003ee2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003ee6:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d047      	beq.n	8003f84 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003ef4:	6a3b      	ldr	r3, [r7, #32]
 8003ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d007      	beq.n	8003f0e <HAL_ADC_IRQHandler+0x2c2>
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d03f      	beq.n	8003f84 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d13a      	bne.n	8003f84 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f18:	2b40      	cmp	r3, #64	; 0x40
 8003f1a:	d133      	bne.n	8003f84 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003f1c:	6a3b      	ldr	r3, [r7, #32]
 8003f1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d12e      	bne.n	8003f84 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7ff fbeb 	bl	8003706 <LL_ADC_INJ_IsConversionOngoing>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d11a      	bne.n	8003f6c <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003f44:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d112      	bne.n	8003f84 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f62:	f043 0201 	orr.w	r2, r3, #1
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f6a:	e00b      	b.n	8003f84 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f70:	f043 0210 	orr.w	r2, r3, #16
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f7c:	f043 0201 	orr.w	r2, r3, #1
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 ff67 	bl	8004e58 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2260      	movs	r2, #96	; 0x60
 8003f90:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003f92:	69fb      	ldr	r3, [r7, #28]
 8003f94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d011      	beq.n	8003fc0 <HAL_ADC_IRQHandler+0x374>
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00c      	beq.n	8003fc0 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003faa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 f8be 	bl	8004134 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2280      	movs	r2, #128	; 0x80
 8003fbe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d012      	beq.n	8003ff0 <HAL_ADC_IRQHandler+0x3a4>
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00d      	beq.n	8003ff0 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f000 ff4d 	bl	8004e80 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003fee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d012      	beq.n	8004020 <HAL_ADC_IRQHandler+0x3d4>
 8003ffa:	69bb      	ldr	r3, [r7, #24]
 8003ffc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00d      	beq.n	8004020 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004008:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 ff3f 	bl	8004e94 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800401e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	f003 0310 	and.w	r3, r3, #16
 8004026:	2b00      	cmp	r3, #0
 8004028:	d043      	beq.n	80040b2 <HAL_ADC_IRQHandler+0x466>
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	f003 0310 	and.w	r3, r3, #16
 8004030:	2b00      	cmp	r3, #0
 8004032:	d03e      	beq.n	80040b2 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004038:	2b00      	cmp	r3, #0
 800403a:	d102      	bne.n	8004042 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 800403c:	2301      	movs	r3, #1
 800403e:	627b      	str	r3, [r7, #36]	; 0x24
 8004040:	e021      	b.n	8004086 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d015      	beq.n	8004074 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004050:	d004      	beq.n	800405c <HAL_ADC_IRQHandler+0x410>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a28      	ldr	r2, [pc, #160]	; (80040f8 <HAL_ADC_IRQHandler+0x4ac>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d101      	bne.n	8004060 <HAL_ADC_IRQHandler+0x414>
 800405c:	4b29      	ldr	r3, [pc, #164]	; (8004104 <HAL_ADC_IRQHandler+0x4b8>)
 800405e:	e000      	b.n	8004062 <HAL_ADC_IRQHandler+0x416>
 8004060:	4b29      	ldr	r3, [pc, #164]	; (8004108 <HAL_ADC_IRQHandler+0x4bc>)
 8004062:	4618      	mov	r0, r3
 8004064:	f7ff fa7e 	bl	8003564 <LL_ADC_GetMultiDMATransfer>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00b      	beq.n	8004086 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800406e:	2301      	movs	r3, #1
 8004070:	627b      	str	r3, [r7, #36]	; 0x24
 8004072:	e008      	b.n	8004086 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8004082:	2301      	movs	r3, #1
 8004084:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004088:	2b01      	cmp	r3, #1
 800408a:	d10e      	bne.n	80040aa <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004090:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800409c:	f043 0202 	orr.w	r2, r3, #2
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f000 f84f 	bl	8004148 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2210      	movs	r2, #16
 80040b0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d018      	beq.n	80040ee <HAL_ADC_IRQHandler+0x4a2>
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d013      	beq.n	80040ee <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ca:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040d6:	f043 0208 	orr.w	r2, r3, #8
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80040e6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 febf 	bl	8004e6c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80040ee:	bf00      	nop
 80040f0:	3728      	adds	r7, #40	; 0x28
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	50000100 	.word	0x50000100
 80040fc:	50000500 	.word	0x50000500
 8004100:	50000400 	.word	0x50000400
 8004104:	50000300 	.word	0x50000300
 8004108:	50000700 	.word	0x50000700

0800410c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004114:	bf00      	nop
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004128:	bf00      	nop
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b0b6      	sub	sp, #216	; 0xd8
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004166:	2300      	movs	r3, #0
 8004168:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800416c:	2300      	movs	r3, #0
 800416e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004176:	2b01      	cmp	r3, #1
 8004178:	d102      	bne.n	8004180 <HAL_ADC_ConfigChannel+0x24>
 800417a:	2302      	movs	r3, #2
 800417c:	f000 bc13 	b.w	80049a6 <HAL_ADC_ConfigChannel+0x84a>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4618      	mov	r0, r3
 800418e:	f7ff faa7 	bl	80036e0 <LL_ADC_REG_IsConversionOngoing>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	f040 83f3 	bne.w	8004980 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6818      	ldr	r0, [r3, #0]
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	6859      	ldr	r1, [r3, #4]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	461a      	mov	r2, r3
 80041a8:	f7ff f93f 	bl	800342a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7ff fa95 	bl	80036e0 <LL_ADC_REG_IsConversionOngoing>
 80041b6:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4618      	mov	r0, r3
 80041c0:	f7ff faa1 	bl	8003706 <LL_ADC_INJ_IsConversionOngoing>
 80041c4:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80041c8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f040 81d9 	bne.w	8004584 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80041d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	f040 81d4 	bne.w	8004584 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80041e4:	d10f      	bne.n	8004206 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6818      	ldr	r0, [r3, #0]
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2200      	movs	r2, #0
 80041f0:	4619      	mov	r1, r3
 80041f2:	f7ff f959 	bl	80034a8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80041fe:	4618      	mov	r0, r3
 8004200:	f7ff f8ed 	bl	80033de <LL_ADC_SetSamplingTimeCommonConfig>
 8004204:	e00e      	b.n	8004224 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6818      	ldr	r0, [r3, #0]
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	6819      	ldr	r1, [r3, #0]
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	461a      	mov	r2, r3
 8004214:	f7ff f948 	bl	80034a8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2100      	movs	r1, #0
 800421e:	4618      	mov	r0, r3
 8004220:	f7ff f8dd 	bl	80033de <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	695a      	ldr	r2, [r3, #20]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	08db      	lsrs	r3, r3, #3
 8004230:	f003 0303 	and.w	r3, r3, #3
 8004234:	005b      	lsls	r3, r3, #1
 8004236:	fa02 f303 	lsl.w	r3, r2, r3
 800423a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	2b04      	cmp	r3, #4
 8004244:	d022      	beq.n	800428c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6818      	ldr	r0, [r3, #0]
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	6919      	ldr	r1, [r3, #16]
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004256:	f7ff f837 	bl	80032c8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6818      	ldr	r0, [r3, #0]
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	6919      	ldr	r1, [r3, #16]
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	461a      	mov	r2, r3
 8004268:	f7ff f883 	bl	8003372 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6818      	ldr	r0, [r3, #0]
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004278:	2b01      	cmp	r3, #1
 800427a:	d102      	bne.n	8004282 <HAL_ADC_ConfigChannel+0x126>
 800427c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004280:	e000      	b.n	8004284 <HAL_ADC_ConfigChannel+0x128>
 8004282:	2300      	movs	r3, #0
 8004284:	461a      	mov	r2, r3
 8004286:	f7ff f88f 	bl	80033a8 <LL_ADC_SetOffsetSaturation>
 800428a:	e17b      	b.n	8004584 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2100      	movs	r1, #0
 8004292:	4618      	mov	r0, r3
 8004294:	f7ff f83c 	bl	8003310 <LL_ADC_GetOffsetChannel>
 8004298:	4603      	mov	r3, r0
 800429a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d10a      	bne.n	80042b8 <HAL_ADC_ConfigChannel+0x15c>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2100      	movs	r1, #0
 80042a8:	4618      	mov	r0, r3
 80042aa:	f7ff f831 	bl	8003310 <LL_ADC_GetOffsetChannel>
 80042ae:	4603      	mov	r3, r0
 80042b0:	0e9b      	lsrs	r3, r3, #26
 80042b2:	f003 021f 	and.w	r2, r3, #31
 80042b6:	e01e      	b.n	80042f6 <HAL_ADC_ConfigChannel+0x19a>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2100      	movs	r1, #0
 80042be:	4618      	mov	r0, r3
 80042c0:	f7ff f826 	bl	8003310 <LL_ADC_GetOffsetChannel>
 80042c4:	4603      	mov	r3, r0
 80042c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80042ce:	fa93 f3a3 	rbit	r3, r3
 80042d2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80042d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80042da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80042de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d101      	bne.n	80042ea <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80042e6:	2320      	movs	r3, #32
 80042e8:	e004      	b.n	80042f4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80042ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80042ee:	fab3 f383 	clz	r3, r3
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d105      	bne.n	800430e <HAL_ADC_ConfigChannel+0x1b2>
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	0e9b      	lsrs	r3, r3, #26
 8004308:	f003 031f 	and.w	r3, r3, #31
 800430c:	e018      	b.n	8004340 <HAL_ADC_ConfigChannel+0x1e4>
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004316:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800431a:	fa93 f3a3 	rbit	r3, r3
 800431e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004326:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800432a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800432e:	2b00      	cmp	r3, #0
 8004330:	d101      	bne.n	8004336 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004332:	2320      	movs	r3, #32
 8004334:	e004      	b.n	8004340 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004336:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800433a:	fab3 f383 	clz	r3, r3
 800433e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004340:	429a      	cmp	r2, r3
 8004342:	d106      	bne.n	8004352 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2200      	movs	r2, #0
 800434a:	2100      	movs	r1, #0
 800434c:	4618      	mov	r0, r3
 800434e:	f7fe fff5 	bl	800333c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2101      	movs	r1, #1
 8004358:	4618      	mov	r0, r3
 800435a:	f7fe ffd9 	bl	8003310 <LL_ADC_GetOffsetChannel>
 800435e:	4603      	mov	r3, r0
 8004360:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10a      	bne.n	800437e <HAL_ADC_ConfigChannel+0x222>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2101      	movs	r1, #1
 800436e:	4618      	mov	r0, r3
 8004370:	f7fe ffce 	bl	8003310 <LL_ADC_GetOffsetChannel>
 8004374:	4603      	mov	r3, r0
 8004376:	0e9b      	lsrs	r3, r3, #26
 8004378:	f003 021f 	and.w	r2, r3, #31
 800437c:	e01e      	b.n	80043bc <HAL_ADC_ConfigChannel+0x260>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2101      	movs	r1, #1
 8004384:	4618      	mov	r0, r3
 8004386:	f7fe ffc3 	bl	8003310 <LL_ADC_GetOffsetChannel>
 800438a:	4603      	mov	r3, r0
 800438c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004390:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004394:	fa93 f3a3 	rbit	r3, r3
 8004398:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800439c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80043a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80043a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d101      	bne.n	80043b0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80043ac:	2320      	movs	r3, #32
 80043ae:	e004      	b.n	80043ba <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80043b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80043b4:	fab3 f383 	clz	r3, r3
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d105      	bne.n	80043d4 <HAL_ADC_ConfigChannel+0x278>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	0e9b      	lsrs	r3, r3, #26
 80043ce:	f003 031f 	and.w	r3, r3, #31
 80043d2:	e018      	b.n	8004406 <HAL_ADC_ConfigChannel+0x2aa>
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80043e0:	fa93 f3a3 	rbit	r3, r3
 80043e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80043e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80043ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80043f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d101      	bne.n	80043fc <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80043f8:	2320      	movs	r3, #32
 80043fa:	e004      	b.n	8004406 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80043fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004400:	fab3 f383 	clz	r3, r3
 8004404:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004406:	429a      	cmp	r2, r3
 8004408:	d106      	bne.n	8004418 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2200      	movs	r2, #0
 8004410:	2101      	movs	r1, #1
 8004412:	4618      	mov	r0, r3
 8004414:	f7fe ff92 	bl	800333c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2102      	movs	r1, #2
 800441e:	4618      	mov	r0, r3
 8004420:	f7fe ff76 	bl	8003310 <LL_ADC_GetOffsetChannel>
 8004424:	4603      	mov	r3, r0
 8004426:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800442a:	2b00      	cmp	r3, #0
 800442c:	d10a      	bne.n	8004444 <HAL_ADC_ConfigChannel+0x2e8>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2102      	movs	r1, #2
 8004434:	4618      	mov	r0, r3
 8004436:	f7fe ff6b 	bl	8003310 <LL_ADC_GetOffsetChannel>
 800443a:	4603      	mov	r3, r0
 800443c:	0e9b      	lsrs	r3, r3, #26
 800443e:	f003 021f 	and.w	r2, r3, #31
 8004442:	e01e      	b.n	8004482 <HAL_ADC_ConfigChannel+0x326>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2102      	movs	r1, #2
 800444a:	4618      	mov	r0, r3
 800444c:	f7fe ff60 	bl	8003310 <LL_ADC_GetOffsetChannel>
 8004450:	4603      	mov	r3, r0
 8004452:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004456:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800445a:	fa93 f3a3 	rbit	r3, r3
 800445e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004462:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004466:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800446a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004472:	2320      	movs	r3, #32
 8004474:	e004      	b.n	8004480 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004476:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800447a:	fab3 f383 	clz	r3, r3
 800447e:	b2db      	uxtb	r3, r3
 8004480:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800448a:	2b00      	cmp	r3, #0
 800448c:	d105      	bne.n	800449a <HAL_ADC_ConfigChannel+0x33e>
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	0e9b      	lsrs	r3, r3, #26
 8004494:	f003 031f 	and.w	r3, r3, #31
 8004498:	e016      	b.n	80044c8 <HAL_ADC_ConfigChannel+0x36c>
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80044a6:	fa93 f3a3 	rbit	r3, r3
 80044aa:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80044ac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80044ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80044b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80044ba:	2320      	movs	r3, #32
 80044bc:	e004      	b.n	80044c8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80044be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80044c2:	fab3 f383 	clz	r3, r3
 80044c6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d106      	bne.n	80044da <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2200      	movs	r2, #0
 80044d2:	2102      	movs	r1, #2
 80044d4:	4618      	mov	r0, r3
 80044d6:	f7fe ff31 	bl	800333c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2103      	movs	r1, #3
 80044e0:	4618      	mov	r0, r3
 80044e2:	f7fe ff15 	bl	8003310 <LL_ADC_GetOffsetChannel>
 80044e6:	4603      	mov	r3, r0
 80044e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d10a      	bne.n	8004506 <HAL_ADC_ConfigChannel+0x3aa>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2103      	movs	r1, #3
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7fe ff0a 	bl	8003310 <LL_ADC_GetOffsetChannel>
 80044fc:	4603      	mov	r3, r0
 80044fe:	0e9b      	lsrs	r3, r3, #26
 8004500:	f003 021f 	and.w	r2, r3, #31
 8004504:	e017      	b.n	8004536 <HAL_ADC_ConfigChannel+0x3da>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2103      	movs	r1, #3
 800450c:	4618      	mov	r0, r3
 800450e:	f7fe feff 	bl	8003310 <LL_ADC_GetOffsetChannel>
 8004512:	4603      	mov	r3, r0
 8004514:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004516:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004518:	fa93 f3a3 	rbit	r3, r3
 800451c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800451e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004520:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004522:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004524:	2b00      	cmp	r3, #0
 8004526:	d101      	bne.n	800452c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004528:	2320      	movs	r3, #32
 800452a:	e003      	b.n	8004534 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800452c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800452e:	fab3 f383 	clz	r3, r3
 8004532:	b2db      	uxtb	r3, r3
 8004534:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800453e:	2b00      	cmp	r3, #0
 8004540:	d105      	bne.n	800454e <HAL_ADC_ConfigChannel+0x3f2>
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	0e9b      	lsrs	r3, r3, #26
 8004548:	f003 031f 	and.w	r3, r3, #31
 800454c:	e011      	b.n	8004572 <HAL_ADC_ConfigChannel+0x416>
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004554:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004556:	fa93 f3a3 	rbit	r3, r3
 800455a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800455c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800455e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004560:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8004566:	2320      	movs	r3, #32
 8004568:	e003      	b.n	8004572 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800456a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800456c:	fab3 f383 	clz	r3, r3
 8004570:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004572:	429a      	cmp	r2, r3
 8004574:	d106      	bne.n	8004584 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2200      	movs	r2, #0
 800457c:	2103      	movs	r1, #3
 800457e:	4618      	mov	r0, r3
 8004580:	f7fe fedc 	bl	800333c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4618      	mov	r0, r3
 800458a:	f7ff f86f 	bl	800366c <LL_ADC_IsEnabled>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	f040 813d 	bne.w	8004810 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6818      	ldr	r0, [r3, #0]
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	6819      	ldr	r1, [r3, #0]
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	68db      	ldr	r3, [r3, #12]
 80045a2:	461a      	mov	r2, r3
 80045a4:	f7fe ffac 	bl	8003500 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	4aa2      	ldr	r2, [pc, #648]	; (8004838 <HAL_ADC_ConfigChannel+0x6dc>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	f040 812e 	bne.w	8004810 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d10b      	bne.n	80045dc <HAL_ADC_ConfigChannel+0x480>
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	0e9b      	lsrs	r3, r3, #26
 80045ca:	3301      	adds	r3, #1
 80045cc:	f003 031f 	and.w	r3, r3, #31
 80045d0:	2b09      	cmp	r3, #9
 80045d2:	bf94      	ite	ls
 80045d4:	2301      	movls	r3, #1
 80045d6:	2300      	movhi	r3, #0
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	e019      	b.n	8004610 <HAL_ADC_ConfigChannel+0x4b4>
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045e4:	fa93 f3a3 	rbit	r3, r3
 80045e8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80045ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80045ec:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80045ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d101      	bne.n	80045f8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80045f4:	2320      	movs	r3, #32
 80045f6:	e003      	b.n	8004600 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80045f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80045fa:	fab3 f383 	clz	r3, r3
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	3301      	adds	r3, #1
 8004602:	f003 031f 	and.w	r3, r3, #31
 8004606:	2b09      	cmp	r3, #9
 8004608:	bf94      	ite	ls
 800460a:	2301      	movls	r3, #1
 800460c:	2300      	movhi	r3, #0
 800460e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004610:	2b00      	cmp	r3, #0
 8004612:	d079      	beq.n	8004708 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800461c:	2b00      	cmp	r3, #0
 800461e:	d107      	bne.n	8004630 <HAL_ADC_ConfigChannel+0x4d4>
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	0e9b      	lsrs	r3, r3, #26
 8004626:	3301      	adds	r3, #1
 8004628:	069b      	lsls	r3, r3, #26
 800462a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800462e:	e015      	b.n	800465c <HAL_ADC_ConfigChannel+0x500>
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004636:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004638:	fa93 f3a3 	rbit	r3, r3
 800463c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800463e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004640:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004642:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004644:	2b00      	cmp	r3, #0
 8004646:	d101      	bne.n	800464c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004648:	2320      	movs	r3, #32
 800464a:	e003      	b.n	8004654 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800464c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800464e:	fab3 f383 	clz	r3, r3
 8004652:	b2db      	uxtb	r3, r3
 8004654:	3301      	adds	r3, #1
 8004656:	069b      	lsls	r3, r3, #26
 8004658:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004664:	2b00      	cmp	r3, #0
 8004666:	d109      	bne.n	800467c <HAL_ADC_ConfigChannel+0x520>
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	0e9b      	lsrs	r3, r3, #26
 800466e:	3301      	adds	r3, #1
 8004670:	f003 031f 	and.w	r3, r3, #31
 8004674:	2101      	movs	r1, #1
 8004676:	fa01 f303 	lsl.w	r3, r1, r3
 800467a:	e017      	b.n	80046ac <HAL_ADC_ConfigChannel+0x550>
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004682:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004684:	fa93 f3a3 	rbit	r3, r3
 8004688:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800468a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800468c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800468e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8004694:	2320      	movs	r3, #32
 8004696:	e003      	b.n	80046a0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004698:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800469a:	fab3 f383 	clz	r3, r3
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	3301      	adds	r3, #1
 80046a2:	f003 031f 	and.w	r3, r3, #31
 80046a6:	2101      	movs	r1, #1
 80046a8:	fa01 f303 	lsl.w	r3, r1, r3
 80046ac:	ea42 0103 	orr.w	r1, r2, r3
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d10a      	bne.n	80046d2 <HAL_ADC_ConfigChannel+0x576>
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	0e9b      	lsrs	r3, r3, #26
 80046c2:	3301      	adds	r3, #1
 80046c4:	f003 021f 	and.w	r2, r3, #31
 80046c8:	4613      	mov	r3, r2
 80046ca:	005b      	lsls	r3, r3, #1
 80046cc:	4413      	add	r3, r2
 80046ce:	051b      	lsls	r3, r3, #20
 80046d0:	e018      	b.n	8004704 <HAL_ADC_ConfigChannel+0x5a8>
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046da:	fa93 f3a3 	rbit	r3, r3
 80046de:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80046e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80046e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d101      	bne.n	80046ee <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80046ea:	2320      	movs	r3, #32
 80046ec:	e003      	b.n	80046f6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80046ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046f0:	fab3 f383 	clz	r3, r3
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	3301      	adds	r3, #1
 80046f8:	f003 021f 	and.w	r2, r3, #31
 80046fc:	4613      	mov	r3, r2
 80046fe:	005b      	lsls	r3, r3, #1
 8004700:	4413      	add	r3, r2
 8004702:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004704:	430b      	orrs	r3, r1
 8004706:	e07e      	b.n	8004806 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004710:	2b00      	cmp	r3, #0
 8004712:	d107      	bne.n	8004724 <HAL_ADC_ConfigChannel+0x5c8>
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	0e9b      	lsrs	r3, r3, #26
 800471a:	3301      	adds	r3, #1
 800471c:	069b      	lsls	r3, r3, #26
 800471e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004722:	e015      	b.n	8004750 <HAL_ADC_ConfigChannel+0x5f4>
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800472a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800472c:	fa93 f3a3 	rbit	r3, r3
 8004730:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004734:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004738:	2b00      	cmp	r3, #0
 800473a:	d101      	bne.n	8004740 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800473c:	2320      	movs	r3, #32
 800473e:	e003      	b.n	8004748 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004742:	fab3 f383 	clz	r3, r3
 8004746:	b2db      	uxtb	r3, r3
 8004748:	3301      	adds	r3, #1
 800474a:	069b      	lsls	r3, r3, #26
 800474c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004758:	2b00      	cmp	r3, #0
 800475a:	d109      	bne.n	8004770 <HAL_ADC_ConfigChannel+0x614>
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	0e9b      	lsrs	r3, r3, #26
 8004762:	3301      	adds	r3, #1
 8004764:	f003 031f 	and.w	r3, r3, #31
 8004768:	2101      	movs	r1, #1
 800476a:	fa01 f303 	lsl.w	r3, r1, r3
 800476e:	e017      	b.n	80047a0 <HAL_ADC_ConfigChannel+0x644>
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004776:	6a3b      	ldr	r3, [r7, #32]
 8004778:	fa93 f3a3 	rbit	r3, r3
 800477c:	61fb      	str	r3, [r7, #28]
  return result;
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004784:	2b00      	cmp	r3, #0
 8004786:	d101      	bne.n	800478c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004788:	2320      	movs	r3, #32
 800478a:	e003      	b.n	8004794 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800478c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478e:	fab3 f383 	clz	r3, r3
 8004792:	b2db      	uxtb	r3, r3
 8004794:	3301      	adds	r3, #1
 8004796:	f003 031f 	and.w	r3, r3, #31
 800479a:	2101      	movs	r1, #1
 800479c:	fa01 f303 	lsl.w	r3, r1, r3
 80047a0:	ea42 0103 	orr.w	r1, r2, r3
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d10d      	bne.n	80047cc <HAL_ADC_ConfigChannel+0x670>
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	0e9b      	lsrs	r3, r3, #26
 80047b6:	3301      	adds	r3, #1
 80047b8:	f003 021f 	and.w	r2, r3, #31
 80047bc:	4613      	mov	r3, r2
 80047be:	005b      	lsls	r3, r3, #1
 80047c0:	4413      	add	r3, r2
 80047c2:	3b1e      	subs	r3, #30
 80047c4:	051b      	lsls	r3, r3, #20
 80047c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80047ca:	e01b      	b.n	8004804 <HAL_ADC_ConfigChannel+0x6a8>
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	fa93 f3a3 	rbit	r3, r3
 80047d8:	613b      	str	r3, [r7, #16]
  return result;
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80047e4:	2320      	movs	r3, #32
 80047e6:	e003      	b.n	80047f0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	fab3 f383 	clz	r3, r3
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	3301      	adds	r3, #1
 80047f2:	f003 021f 	and.w	r2, r3, #31
 80047f6:	4613      	mov	r3, r2
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	4413      	add	r3, r2
 80047fc:	3b1e      	subs	r3, #30
 80047fe:	051b      	lsls	r3, r3, #20
 8004800:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004804:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800480a:	4619      	mov	r1, r3
 800480c:	f7fe fe4c 	bl	80034a8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	4b09      	ldr	r3, [pc, #36]	; (800483c <HAL_ADC_ConfigChannel+0x6e0>)
 8004816:	4013      	ands	r3, r2
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 80be 	beq.w	800499a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004826:	d004      	beq.n	8004832 <HAL_ADC_ConfigChannel+0x6d6>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a04      	ldr	r2, [pc, #16]	; (8004840 <HAL_ADC_ConfigChannel+0x6e4>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d10a      	bne.n	8004848 <HAL_ADC_ConfigChannel+0x6ec>
 8004832:	4b04      	ldr	r3, [pc, #16]	; (8004844 <HAL_ADC_ConfigChannel+0x6e8>)
 8004834:	e009      	b.n	800484a <HAL_ADC_ConfigChannel+0x6ee>
 8004836:	bf00      	nop
 8004838:	407f0000 	.word	0x407f0000
 800483c:	80080000 	.word	0x80080000
 8004840:	50000100 	.word	0x50000100
 8004844:	50000300 	.word	0x50000300
 8004848:	4b59      	ldr	r3, [pc, #356]	; (80049b0 <HAL_ADC_ConfigChannel+0x854>)
 800484a:	4618      	mov	r0, r3
 800484c:	f7fe fd2e 	bl	80032ac <LL_ADC_GetCommonPathInternalCh>
 8004850:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a56      	ldr	r2, [pc, #344]	; (80049b4 <HAL_ADC_ConfigChannel+0x858>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d004      	beq.n	8004868 <HAL_ADC_ConfigChannel+0x70c>
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a55      	ldr	r2, [pc, #340]	; (80049b8 <HAL_ADC_ConfigChannel+0x85c>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d13a      	bne.n	80048de <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004868:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800486c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004870:	2b00      	cmp	r3, #0
 8004872:	d134      	bne.n	80048de <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800487c:	d005      	beq.n	800488a <HAL_ADC_ConfigChannel+0x72e>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a4e      	ldr	r2, [pc, #312]	; (80049bc <HAL_ADC_ConfigChannel+0x860>)
 8004884:	4293      	cmp	r3, r2
 8004886:	f040 8085 	bne.w	8004994 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004892:	d004      	beq.n	800489e <HAL_ADC_ConfigChannel+0x742>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a49      	ldr	r2, [pc, #292]	; (80049c0 <HAL_ADC_ConfigChannel+0x864>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d101      	bne.n	80048a2 <HAL_ADC_ConfigChannel+0x746>
 800489e:	4a49      	ldr	r2, [pc, #292]	; (80049c4 <HAL_ADC_ConfigChannel+0x868>)
 80048a0:	e000      	b.n	80048a4 <HAL_ADC_ConfigChannel+0x748>
 80048a2:	4a43      	ldr	r2, [pc, #268]	; (80049b0 <HAL_ADC_ConfigChannel+0x854>)
 80048a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80048a8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80048ac:	4619      	mov	r1, r3
 80048ae:	4610      	mov	r0, r2
 80048b0:	f7fe fce9 	bl	8003286 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80048b4:	4b44      	ldr	r3, [pc, #272]	; (80049c8 <HAL_ADC_ConfigChannel+0x86c>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	099b      	lsrs	r3, r3, #6
 80048ba:	4a44      	ldr	r2, [pc, #272]	; (80049cc <HAL_ADC_ConfigChannel+0x870>)
 80048bc:	fba2 2303 	umull	r2, r3, r2, r3
 80048c0:	099b      	lsrs	r3, r3, #6
 80048c2:	1c5a      	adds	r2, r3, #1
 80048c4:	4613      	mov	r3, r2
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	4413      	add	r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80048ce:	e002      	b.n	80048d6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	3b01      	subs	r3, #1
 80048d4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1f9      	bne.n	80048d0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048dc:	e05a      	b.n	8004994 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a3b      	ldr	r2, [pc, #236]	; (80049d0 <HAL_ADC_ConfigChannel+0x874>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d125      	bne.n	8004934 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80048e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80048ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d11f      	bne.n	8004934 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a31      	ldr	r2, [pc, #196]	; (80049c0 <HAL_ADC_ConfigChannel+0x864>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d104      	bne.n	8004908 <HAL_ADC_ConfigChannel+0x7ac>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a34      	ldr	r2, [pc, #208]	; (80049d4 <HAL_ADC_ConfigChannel+0x878>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d047      	beq.n	8004998 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004910:	d004      	beq.n	800491c <HAL_ADC_ConfigChannel+0x7c0>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a2a      	ldr	r2, [pc, #168]	; (80049c0 <HAL_ADC_ConfigChannel+0x864>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d101      	bne.n	8004920 <HAL_ADC_ConfigChannel+0x7c4>
 800491c:	4a29      	ldr	r2, [pc, #164]	; (80049c4 <HAL_ADC_ConfigChannel+0x868>)
 800491e:	e000      	b.n	8004922 <HAL_ADC_ConfigChannel+0x7c6>
 8004920:	4a23      	ldr	r2, [pc, #140]	; (80049b0 <HAL_ADC_ConfigChannel+0x854>)
 8004922:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004926:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800492a:	4619      	mov	r1, r3
 800492c:	4610      	mov	r0, r2
 800492e:	f7fe fcaa 	bl	8003286 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004932:	e031      	b.n	8004998 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a27      	ldr	r2, [pc, #156]	; (80049d8 <HAL_ADC_ConfigChannel+0x87c>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d12d      	bne.n	800499a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800493e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004942:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d127      	bne.n	800499a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a1c      	ldr	r2, [pc, #112]	; (80049c0 <HAL_ADC_ConfigChannel+0x864>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d022      	beq.n	800499a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800495c:	d004      	beq.n	8004968 <HAL_ADC_ConfigChannel+0x80c>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a17      	ldr	r2, [pc, #92]	; (80049c0 <HAL_ADC_ConfigChannel+0x864>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d101      	bne.n	800496c <HAL_ADC_ConfigChannel+0x810>
 8004968:	4a16      	ldr	r2, [pc, #88]	; (80049c4 <HAL_ADC_ConfigChannel+0x868>)
 800496a:	e000      	b.n	800496e <HAL_ADC_ConfigChannel+0x812>
 800496c:	4a10      	ldr	r2, [pc, #64]	; (80049b0 <HAL_ADC_ConfigChannel+0x854>)
 800496e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004972:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004976:	4619      	mov	r1, r3
 8004978:	4610      	mov	r0, r2
 800497a:	f7fe fc84 	bl	8003286 <LL_ADC_SetCommonPathInternalCh>
 800497e:	e00c      	b.n	800499a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004984:	f043 0220 	orr.w	r2, r3, #32
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8004992:	e002      	b.n	800499a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004994:	bf00      	nop
 8004996:	e000      	b.n	800499a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004998:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80049a2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	37d8      	adds	r7, #216	; 0xd8
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	50000700 	.word	0x50000700
 80049b4:	c3210000 	.word	0xc3210000
 80049b8:	90c00010 	.word	0x90c00010
 80049bc:	50000600 	.word	0x50000600
 80049c0:	50000100 	.word	0x50000100
 80049c4:	50000300 	.word	0x50000300
 80049c8:	2000000c 	.word	0x2000000c
 80049cc:	053e2d63 	.word	0x053e2d63
 80049d0:	c7520000 	.word	0xc7520000
 80049d4:	50000500 	.word	0x50000500
 80049d8:	cb840000 	.word	0xcb840000

080049dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80049e4:	2300      	movs	r3, #0
 80049e6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4618      	mov	r0, r3
 80049ee:	f7fe fe3d 	bl	800366c <LL_ADC_IsEnabled>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d176      	bne.n	8004ae6 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	4b3c      	ldr	r3, [pc, #240]	; (8004af0 <ADC_Enable+0x114>)
 8004a00:	4013      	ands	r3, r2
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00d      	beq.n	8004a22 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a0a:	f043 0210 	orr.w	r2, r3, #16
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a16:	f043 0201 	orr.w	r2, r3, #1
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e062      	b.n	8004ae8 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7fe fdf8 	bl	800361c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a34:	d004      	beq.n	8004a40 <ADC_Enable+0x64>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a2e      	ldr	r2, [pc, #184]	; (8004af4 <ADC_Enable+0x118>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d101      	bne.n	8004a44 <ADC_Enable+0x68>
 8004a40:	4b2d      	ldr	r3, [pc, #180]	; (8004af8 <ADC_Enable+0x11c>)
 8004a42:	e000      	b.n	8004a46 <ADC_Enable+0x6a>
 8004a44:	4b2d      	ldr	r3, [pc, #180]	; (8004afc <ADC_Enable+0x120>)
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7fe fc30 	bl	80032ac <LL_ADC_GetCommonPathInternalCh>
 8004a4c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004a4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d013      	beq.n	8004a7e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004a56:	4b2a      	ldr	r3, [pc, #168]	; (8004b00 <ADC_Enable+0x124>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	099b      	lsrs	r3, r3, #6
 8004a5c:	4a29      	ldr	r2, [pc, #164]	; (8004b04 <ADC_Enable+0x128>)
 8004a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a62:	099b      	lsrs	r3, r3, #6
 8004a64:	1c5a      	adds	r2, r3, #1
 8004a66:	4613      	mov	r3, r2
 8004a68:	005b      	lsls	r3, r3, #1
 8004a6a:	4413      	add	r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004a70:	e002      	b.n	8004a78 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	3b01      	subs	r3, #1
 8004a76:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d1f9      	bne.n	8004a72 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004a7e:	f7fe fbc1 	bl	8003204 <HAL_GetTick>
 8004a82:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a84:	e028      	b.n	8004ad8 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f7fe fdee 	bl	800366c <LL_ADC_IsEnabled>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d104      	bne.n	8004aa0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f7fe fdbe 	bl	800361c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004aa0:	f7fe fbb0 	bl	8003204 <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d914      	bls.n	8004ad8 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0301 	and.w	r3, r3, #1
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d00d      	beq.n	8004ad8 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ac0:	f043 0210 	orr.w	r2, r3, #16
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004acc:	f043 0201 	orr.w	r2, r3, #1
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e007      	b.n	8004ae8 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d1cf      	bne.n	8004a86 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3710      	adds	r7, #16
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	8000003f 	.word	0x8000003f
 8004af4:	50000100 	.word	0x50000100
 8004af8:	50000300 	.word	0x50000300
 8004afc:	50000700 	.word	0x50000700
 8004b00:	2000000c 	.word	0x2000000c
 8004b04:	053e2d63 	.word	0x053e2d63

08004b08 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4618      	mov	r0, r3
 8004b16:	f7fe fdbc 	bl	8003692 <LL_ADC_IsDisableOngoing>
 8004b1a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4618      	mov	r0, r3
 8004b22:	f7fe fda3 	bl	800366c <LL_ADC_IsEnabled>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d047      	beq.n	8004bbc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d144      	bne.n	8004bbc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	f003 030d 	and.w	r3, r3, #13
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d10c      	bne.n	8004b5a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4618      	mov	r0, r3
 8004b46:	f7fe fd7d 	bl	8003644 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2203      	movs	r2, #3
 8004b50:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004b52:	f7fe fb57 	bl	8003204 <HAL_GetTick>
 8004b56:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b58:	e029      	b.n	8004bae <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b5e:	f043 0210 	orr.w	r2, r3, #16
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b6a:	f043 0201 	orr.w	r2, r3, #1
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e023      	b.n	8004bbe <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004b76:	f7fe fb45 	bl	8003204 <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d914      	bls.n	8004bae <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00d      	beq.n	8004bae <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b96:	f043 0210 	orr.w	r2, r3, #16
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ba2:	f043 0201 	orr.w	r2, r3, #1
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e007      	b.n	8004bbe <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f003 0301 	and.w	r3, r3, #1
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d1dc      	bne.n	8004b76 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3710      	adds	r7, #16
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b084      	sub	sp, #16
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bd8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d14b      	bne.n	8004c78 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004be4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0308 	and.w	r3, r3, #8
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d021      	beq.n	8004c3e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7fe fc00 	bl	8003404 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d032      	beq.n	8004c70 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d12b      	bne.n	8004c70 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c1c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d11f      	bne.n	8004c70 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c34:	f043 0201 	orr.w	r2, r3, #1
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	65da      	str	r2, [r3, #92]	; 0x5c
 8004c3c:	e018      	b.n	8004c70 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d111      	bne.n	8004c70 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c50:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d105      	bne.n	8004c70 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c68:	f043 0201 	orr.w	r2, r3, #1
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004c70:	68f8      	ldr	r0, [r7, #12]
 8004c72:	f7ff fa4b 	bl	800410c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004c76:	e00e      	b.n	8004c96 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c7c:	f003 0310 	and.w	r3, r3, #16
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d003      	beq.n	8004c8c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f7ff fa5f 	bl	8004148 <HAL_ADC_ErrorCallback>
}
 8004c8a:	e004      	b.n	8004c96 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	4798      	blx	r3
}
 8004c96:	bf00      	nop
 8004c98:	3710      	adds	r7, #16
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}

08004c9e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004c9e:	b580      	push	{r7, lr}
 8004ca0:	b084      	sub	sp, #16
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004caa:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f7ff fa37 	bl	8004120 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004cb2:	bf00      	nop
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004cba:	b580      	push	{r7, lr}
 8004cbc:	b084      	sub	sp, #16
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ccc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cd8:	f043 0204 	orr.w	r2, r3, #4
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f7ff fa31 	bl	8004148 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004ce6:	bf00      	nop
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}

08004cee <LL_ADC_IsEnabled>:
{
 8004cee:	b480      	push	{r7}
 8004cf0:	b083      	sub	sp, #12
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f003 0301 	and.w	r3, r3, #1
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d101      	bne.n	8004d06 <LL_ADC_IsEnabled+0x18>
 8004d02:	2301      	movs	r3, #1
 8004d04:	e000      	b.n	8004d08 <LL_ADC_IsEnabled+0x1a>
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <LL_ADC_StartCalibration>:
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004d26:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004d2a:	683a      	ldr	r2, [r7, #0]
 8004d2c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004d30:	4313      	orrs	r3, r2
 8004d32:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	609a      	str	r2, [r3, #8]
}
 8004d3a:	bf00      	nop
 8004d3c:	370c      	adds	r7, #12
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr

08004d46 <LL_ADC_IsCalibrationOnGoing>:
{
 8004d46:	b480      	push	{r7}
 8004d48:	b083      	sub	sp, #12
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004d56:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004d5a:	d101      	bne.n	8004d60 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e000      	b.n	8004d62 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	370c      	adds	r7, #12
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr

08004d6e <LL_ADC_REG_IsConversionOngoing>:
{
 8004d6e:	b480      	push	{r7}
 8004d70:	b083      	sub	sp, #12
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f003 0304 	and.w	r3, r3, #4
 8004d7e:	2b04      	cmp	r3, #4
 8004d80:	d101      	bne.n	8004d86 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004d82:	2301      	movs	r3, #1
 8004d84:	e000      	b.n	8004d88 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	370c      	adds	r7, #12
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d101      	bne.n	8004db0 <HAL_ADCEx_Calibration_Start+0x1c>
 8004dac:	2302      	movs	r3, #2
 8004dae:	e04d      	b.n	8004e4c <HAL_ADCEx_Calibration_Start+0xb8>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f7ff fea5 	bl	8004b08 <ADC_Disable>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004dc2:	7bfb      	ldrb	r3, [r7, #15]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d136      	bne.n	8004e36 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dcc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004dd0:	f023 0302 	bic.w	r3, r3, #2
 8004dd4:	f043 0202 	orr.w	r2, r3, #2
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6839      	ldr	r1, [r7, #0]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f7ff ff96 	bl	8004d14 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004de8:	e014      	b.n	8004e14 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	3301      	adds	r3, #1
 8004dee:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	4a18      	ldr	r2, [pc, #96]	; (8004e54 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d90d      	bls.n	8004e14 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dfc:	f023 0312 	bic.w	r3, r3, #18
 8004e00:	f043 0210 	orr.w	r2, r3, #16
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e01b      	b.n	8004e4c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f7ff ff94 	bl	8004d46 <LL_ADC_IsCalibrationOnGoing>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1e2      	bne.n	8004dea <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e28:	f023 0303 	bic.w	r3, r3, #3
 8004e2c:	f043 0201 	orr.w	r2, r3, #1
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	65da      	str	r2, [r3, #92]	; 0x5c
 8004e34:	e005      	b.n	8004e42 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e3a:	f043 0210 	orr.w	r2, r3, #16
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	0004de01 	.word	0x0004de01

08004e58 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004e9c:	bf00      	nop
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004ebc:	b590      	push	{r4, r7, lr}
 8004ebe:	b0a1      	sub	sp, #132	; 0x84
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d101      	bne.n	8004eda <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004ed6:	2302      	movs	r3, #2
 8004ed8:	e0e7      	b.n	80050aa <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ef2:	d102      	bne.n	8004efa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004ef4:	4b6f      	ldr	r3, [pc, #444]	; (80050b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004ef6:	60bb      	str	r3, [r7, #8]
 8004ef8:	e009      	b.n	8004f0e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a6e      	ldr	r2, [pc, #440]	; (80050b8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d102      	bne.n	8004f0a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004f04:	4b6d      	ldr	r3, [pc, #436]	; (80050bc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004f06:	60bb      	str	r3, [r7, #8]
 8004f08:	e001      	b.n	8004f0e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d10b      	bne.n	8004f2c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f18:	f043 0220 	orr.w	r2, r3, #32
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e0be      	b.n	80050aa <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f7ff ff1d 	bl	8004d6e <LL_ADC_REG_IsConversionOngoing>
 8004f34:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f7ff ff17 	bl	8004d6e <LL_ADC_REG_IsConversionOngoing>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f040 80a0 	bne.w	8005088 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004f48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	f040 809c 	bne.w	8005088 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f58:	d004      	beq.n	8004f64 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a55      	ldr	r2, [pc, #340]	; (80050b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d101      	bne.n	8004f68 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004f64:	4b56      	ldr	r3, [pc, #344]	; (80050c0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004f66:	e000      	b.n	8004f6a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004f68:	4b56      	ldr	r3, [pc, #344]	; (80050c4 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004f6a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d04b      	beq.n	800500c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004f74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	6859      	ldr	r1, [r3, #4]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004f86:	035b      	lsls	r3, r3, #13
 8004f88:	430b      	orrs	r3, r1
 8004f8a:	431a      	orrs	r2, r3
 8004f8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f8e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f98:	d004      	beq.n	8004fa4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a45      	ldr	r2, [pc, #276]	; (80050b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d10f      	bne.n	8004fc4 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004fa4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004fa8:	f7ff fea1 	bl	8004cee <LL_ADC_IsEnabled>
 8004fac:	4604      	mov	r4, r0
 8004fae:	4841      	ldr	r0, [pc, #260]	; (80050b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004fb0:	f7ff fe9d 	bl	8004cee <LL_ADC_IsEnabled>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	4323      	orrs	r3, r4
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	bf0c      	ite	eq
 8004fbc:	2301      	moveq	r3, #1
 8004fbe:	2300      	movne	r3, #0
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	e012      	b.n	8004fea <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004fc4:	483c      	ldr	r0, [pc, #240]	; (80050b8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004fc6:	f7ff fe92 	bl	8004cee <LL_ADC_IsEnabled>
 8004fca:	4604      	mov	r4, r0
 8004fcc:	483b      	ldr	r0, [pc, #236]	; (80050bc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004fce:	f7ff fe8e 	bl	8004cee <LL_ADC_IsEnabled>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	431c      	orrs	r4, r3
 8004fd6:	483c      	ldr	r0, [pc, #240]	; (80050c8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004fd8:	f7ff fe89 	bl	8004cee <LL_ADC_IsEnabled>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	4323      	orrs	r3, r4
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	bf0c      	ite	eq
 8004fe4:	2301      	moveq	r3, #1
 8004fe6:	2300      	movne	r3, #0
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d056      	beq.n	800509c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004fee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004ff6:	f023 030f 	bic.w	r3, r3, #15
 8004ffa:	683a      	ldr	r2, [r7, #0]
 8004ffc:	6811      	ldr	r1, [r2, #0]
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	6892      	ldr	r2, [r2, #8]
 8005002:	430a      	orrs	r2, r1
 8005004:	431a      	orrs	r2, r3
 8005006:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005008:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800500a:	e047      	b.n	800509c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800500c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005014:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005016:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005020:	d004      	beq.n	800502c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a23      	ldr	r2, [pc, #140]	; (80050b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d10f      	bne.n	800504c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800502c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005030:	f7ff fe5d 	bl	8004cee <LL_ADC_IsEnabled>
 8005034:	4604      	mov	r4, r0
 8005036:	481f      	ldr	r0, [pc, #124]	; (80050b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005038:	f7ff fe59 	bl	8004cee <LL_ADC_IsEnabled>
 800503c:	4603      	mov	r3, r0
 800503e:	4323      	orrs	r3, r4
 8005040:	2b00      	cmp	r3, #0
 8005042:	bf0c      	ite	eq
 8005044:	2301      	moveq	r3, #1
 8005046:	2300      	movne	r3, #0
 8005048:	b2db      	uxtb	r3, r3
 800504a:	e012      	b.n	8005072 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800504c:	481a      	ldr	r0, [pc, #104]	; (80050b8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800504e:	f7ff fe4e 	bl	8004cee <LL_ADC_IsEnabled>
 8005052:	4604      	mov	r4, r0
 8005054:	4819      	ldr	r0, [pc, #100]	; (80050bc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005056:	f7ff fe4a 	bl	8004cee <LL_ADC_IsEnabled>
 800505a:	4603      	mov	r3, r0
 800505c:	431c      	orrs	r4, r3
 800505e:	481a      	ldr	r0, [pc, #104]	; (80050c8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005060:	f7ff fe45 	bl	8004cee <LL_ADC_IsEnabled>
 8005064:	4603      	mov	r3, r0
 8005066:	4323      	orrs	r3, r4
 8005068:	2b00      	cmp	r3, #0
 800506a:	bf0c      	ite	eq
 800506c:	2301      	moveq	r3, #1
 800506e:	2300      	movne	r3, #0
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d012      	beq.n	800509c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005076:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800507e:	f023 030f 	bic.w	r3, r3, #15
 8005082:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005084:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005086:	e009      	b.n	800509c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800508c:	f043 0220 	orr.w	r2, r3, #32
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800509a:	e000      	b.n	800509e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800509c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80050a6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3784      	adds	r7, #132	; 0x84
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd90      	pop	{r4, r7, pc}
 80050b2:	bf00      	nop
 80050b4:	50000100 	.word	0x50000100
 80050b8:	50000400 	.word	0x50000400
 80050bc:	50000500 	.word	0x50000500
 80050c0:	50000300 	.word	0x50000300
 80050c4:	50000700 	.word	0x50000700
 80050c8:	50000600 	.word	0x50000600

080050cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b085      	sub	sp, #20
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f003 0307 	and.w	r3, r3, #7
 80050da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050dc:	4b0c      	ldr	r3, [pc, #48]	; (8005110 <__NVIC_SetPriorityGrouping+0x44>)
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050e2:	68ba      	ldr	r2, [r7, #8]
 80050e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80050e8:	4013      	ands	r3, r2
 80050ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80050f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80050f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050fe:	4a04      	ldr	r2, [pc, #16]	; (8005110 <__NVIC_SetPriorityGrouping+0x44>)
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	60d3      	str	r3, [r2, #12]
}
 8005104:	bf00      	nop
 8005106:	3714      	adds	r7, #20
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr
 8005110:	e000ed00 	.word	0xe000ed00

08005114 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005114:	b480      	push	{r7}
 8005116:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005118:	4b04      	ldr	r3, [pc, #16]	; (800512c <__NVIC_GetPriorityGrouping+0x18>)
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	0a1b      	lsrs	r3, r3, #8
 800511e:	f003 0307 	and.w	r3, r3, #7
}
 8005122:	4618      	mov	r0, r3
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr
 800512c:	e000ed00 	.word	0xe000ed00

08005130 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	4603      	mov	r3, r0
 8005138:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800513a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800513e:	2b00      	cmp	r3, #0
 8005140:	db0b      	blt.n	800515a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005142:	79fb      	ldrb	r3, [r7, #7]
 8005144:	f003 021f 	and.w	r2, r3, #31
 8005148:	4907      	ldr	r1, [pc, #28]	; (8005168 <__NVIC_EnableIRQ+0x38>)
 800514a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800514e:	095b      	lsrs	r3, r3, #5
 8005150:	2001      	movs	r0, #1
 8005152:	fa00 f202 	lsl.w	r2, r0, r2
 8005156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800515a:	bf00      	nop
 800515c:	370c      	adds	r7, #12
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	e000e100 	.word	0xe000e100

0800516c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	4603      	mov	r3, r0
 8005174:	6039      	str	r1, [r7, #0]
 8005176:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800517c:	2b00      	cmp	r3, #0
 800517e:	db0a      	blt.n	8005196 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	b2da      	uxtb	r2, r3
 8005184:	490c      	ldr	r1, [pc, #48]	; (80051b8 <__NVIC_SetPriority+0x4c>)
 8005186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800518a:	0112      	lsls	r2, r2, #4
 800518c:	b2d2      	uxtb	r2, r2
 800518e:	440b      	add	r3, r1
 8005190:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005194:	e00a      	b.n	80051ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	b2da      	uxtb	r2, r3
 800519a:	4908      	ldr	r1, [pc, #32]	; (80051bc <__NVIC_SetPriority+0x50>)
 800519c:	79fb      	ldrb	r3, [r7, #7]
 800519e:	f003 030f 	and.w	r3, r3, #15
 80051a2:	3b04      	subs	r3, #4
 80051a4:	0112      	lsls	r2, r2, #4
 80051a6:	b2d2      	uxtb	r2, r2
 80051a8:	440b      	add	r3, r1
 80051aa:	761a      	strb	r2, [r3, #24]
}
 80051ac:	bf00      	nop
 80051ae:	370c      	adds	r7, #12
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr
 80051b8:	e000e100 	.word	0xe000e100
 80051bc:	e000ed00 	.word	0xe000ed00

080051c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b089      	sub	sp, #36	; 0x24
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f003 0307 	and.w	r3, r3, #7
 80051d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	f1c3 0307 	rsb	r3, r3, #7
 80051da:	2b04      	cmp	r3, #4
 80051dc:	bf28      	it	cs
 80051de:	2304      	movcs	r3, #4
 80051e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	3304      	adds	r3, #4
 80051e6:	2b06      	cmp	r3, #6
 80051e8:	d902      	bls.n	80051f0 <NVIC_EncodePriority+0x30>
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	3b03      	subs	r3, #3
 80051ee:	e000      	b.n	80051f2 <NVIC_EncodePriority+0x32>
 80051f0:	2300      	movs	r3, #0
 80051f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051f4:	f04f 32ff 	mov.w	r2, #4294967295
 80051f8:	69bb      	ldr	r3, [r7, #24]
 80051fa:	fa02 f303 	lsl.w	r3, r2, r3
 80051fe:	43da      	mvns	r2, r3
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	401a      	ands	r2, r3
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005208:	f04f 31ff 	mov.w	r1, #4294967295
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	fa01 f303 	lsl.w	r3, r1, r3
 8005212:	43d9      	mvns	r1, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005218:	4313      	orrs	r3, r2
         );
}
 800521a:	4618      	mov	r0, r3
 800521c:	3724      	adds	r7, #36	; 0x24
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
	...

08005228 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	3b01      	subs	r3, #1
 8005234:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005238:	d301      	bcc.n	800523e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800523a:	2301      	movs	r3, #1
 800523c:	e00f      	b.n	800525e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800523e:	4a0a      	ldr	r2, [pc, #40]	; (8005268 <SysTick_Config+0x40>)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	3b01      	subs	r3, #1
 8005244:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005246:	210f      	movs	r1, #15
 8005248:	f04f 30ff 	mov.w	r0, #4294967295
 800524c:	f7ff ff8e 	bl	800516c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005250:	4b05      	ldr	r3, [pc, #20]	; (8005268 <SysTick_Config+0x40>)
 8005252:	2200      	movs	r2, #0
 8005254:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005256:	4b04      	ldr	r3, [pc, #16]	; (8005268 <SysTick_Config+0x40>)
 8005258:	2207      	movs	r2, #7
 800525a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	3708      	adds	r7, #8
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	e000e010 	.word	0xe000e010

0800526c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f7ff ff29 	bl	80050cc <__NVIC_SetPriorityGrouping>
}
 800527a:	bf00      	nop
 800527c:	3708      	adds	r7, #8
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}

08005282 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005282:	b580      	push	{r7, lr}
 8005284:	b086      	sub	sp, #24
 8005286:	af00      	add	r7, sp, #0
 8005288:	4603      	mov	r3, r0
 800528a:	60b9      	str	r1, [r7, #8]
 800528c:	607a      	str	r2, [r7, #4]
 800528e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005290:	f7ff ff40 	bl	8005114 <__NVIC_GetPriorityGrouping>
 8005294:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	68b9      	ldr	r1, [r7, #8]
 800529a:	6978      	ldr	r0, [r7, #20]
 800529c:	f7ff ff90 	bl	80051c0 <NVIC_EncodePriority>
 80052a0:	4602      	mov	r2, r0
 80052a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052a6:	4611      	mov	r1, r2
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7ff ff5f 	bl	800516c <__NVIC_SetPriority>
}
 80052ae:	bf00      	nop
 80052b0:	3718      	adds	r7, #24
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}

080052b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052b6:	b580      	push	{r7, lr}
 80052b8:	b082      	sub	sp, #8
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	4603      	mov	r3, r0
 80052be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052c4:	4618      	mov	r0, r3
 80052c6:	f7ff ff33 	bl	8005130 <__NVIC_EnableIRQ>
}
 80052ca:	bf00      	nop
 80052cc:	3708      	adds	r7, #8
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}

080052d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80052d2:	b580      	push	{r7, lr}
 80052d4:	b082      	sub	sp, #8
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f7ff ffa4 	bl	8005228 <SysTick_Config>
 80052e0:	4603      	mov	r3, r0
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3708      	adds	r7, #8
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
	...

080052ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e08d      	b.n	800541a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	461a      	mov	r2, r3
 8005304:	4b47      	ldr	r3, [pc, #284]	; (8005424 <HAL_DMA_Init+0x138>)
 8005306:	429a      	cmp	r2, r3
 8005308:	d80f      	bhi.n	800532a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	461a      	mov	r2, r3
 8005310:	4b45      	ldr	r3, [pc, #276]	; (8005428 <HAL_DMA_Init+0x13c>)
 8005312:	4413      	add	r3, r2
 8005314:	4a45      	ldr	r2, [pc, #276]	; (800542c <HAL_DMA_Init+0x140>)
 8005316:	fba2 2303 	umull	r2, r3, r2, r3
 800531a:	091b      	lsrs	r3, r3, #4
 800531c:	009a      	lsls	r2, r3, #2
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a42      	ldr	r2, [pc, #264]	; (8005430 <HAL_DMA_Init+0x144>)
 8005326:	641a      	str	r2, [r3, #64]	; 0x40
 8005328:	e00e      	b.n	8005348 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	461a      	mov	r2, r3
 8005330:	4b40      	ldr	r3, [pc, #256]	; (8005434 <HAL_DMA_Init+0x148>)
 8005332:	4413      	add	r3, r2
 8005334:	4a3d      	ldr	r2, [pc, #244]	; (800542c <HAL_DMA_Init+0x140>)
 8005336:	fba2 2303 	umull	r2, r3, r2, r3
 800533a:	091b      	lsrs	r3, r3, #4
 800533c:	009a      	lsls	r2, r3, #2
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	4a3c      	ldr	r2, [pc, #240]	; (8005438 <HAL_DMA_Init+0x14c>)
 8005346:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2202      	movs	r2, #2
 800534c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800535e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005362:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800536c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005378:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	699b      	ldr	r3, [r3, #24]
 800537e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005384:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1b      	ldr	r3, [r3, #32]
 800538a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	4313      	orrs	r3, r2
 8005390:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f9b6 	bl	800570c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053a8:	d102      	bne.n	80053b0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685a      	ldr	r2, [r3, #4]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053b8:	b2d2      	uxtb	r2, r2
 80053ba:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80053c4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d010      	beq.n	80053f0 <HAL_DMA_Init+0x104>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	2b04      	cmp	r3, #4
 80053d4:	d80c      	bhi.n	80053f0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f9d6 	bl	8005788 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053e0:	2200      	movs	r2, #0
 80053e2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80053ec:	605a      	str	r2, [r3, #4]
 80053ee:	e008      	b.n	8005402 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	40020407 	.word	0x40020407
 8005428:	bffdfff8 	.word	0xbffdfff8
 800542c:	cccccccd 	.word	0xcccccccd
 8005430:	40020000 	.word	0x40020000
 8005434:	bffdfbf8 	.word	0xbffdfbf8
 8005438:	40020400 	.word	0x40020400

0800543c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b086      	sub	sp, #24
 8005440:	af00      	add	r7, sp, #0
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	60b9      	str	r1, [r7, #8]
 8005446:	607a      	str	r2, [r7, #4]
 8005448:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800544a:	2300      	movs	r3, #0
 800544c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005454:	2b01      	cmp	r3, #1
 8005456:	d101      	bne.n	800545c <HAL_DMA_Start_IT+0x20>
 8005458:	2302      	movs	r3, #2
 800545a:	e066      	b.n	800552a <HAL_DMA_Start_IT+0xee>
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800546a:	b2db      	uxtb	r3, r3
 800546c:	2b01      	cmp	r3, #1
 800546e:	d155      	bne.n	800551c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2202      	movs	r2, #2
 8005474:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f022 0201 	bic.w	r2, r2, #1
 800548c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	68b9      	ldr	r1, [r7, #8]
 8005494:	68f8      	ldr	r0, [r7, #12]
 8005496:	f000 f8fb 	bl	8005690 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d008      	beq.n	80054b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f042 020e 	orr.w	r2, r2, #14
 80054b0:	601a      	str	r2, [r3, #0]
 80054b2:	e00f      	b.n	80054d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f022 0204 	bic.w	r2, r2, #4
 80054c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f042 020a 	orr.w	r2, r2, #10
 80054d2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d007      	beq.n	80054f2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054f0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d007      	beq.n	800550a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005504:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005508:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f042 0201 	orr.w	r2, r2, #1
 8005518:	601a      	str	r2, [r3, #0]
 800551a:	e005      	b.n	8005528 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005524:	2302      	movs	r3, #2
 8005526:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005528:	7dfb      	ldrb	r3, [r7, #23]
}
 800552a:	4618      	mov	r0, r3
 800552c:	3718      	adds	r7, #24
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}

08005532 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005532:	b580      	push	{r7, lr}
 8005534:	b084      	sub	sp, #16
 8005536:	af00      	add	r7, sp, #0
 8005538:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800554e:	f003 031f 	and.w	r3, r3, #31
 8005552:	2204      	movs	r2, #4
 8005554:	409a      	lsls	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	4013      	ands	r3, r2
 800555a:	2b00      	cmp	r3, #0
 800555c:	d026      	beq.n	80055ac <HAL_DMA_IRQHandler+0x7a>
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	f003 0304 	and.w	r3, r3, #4
 8005564:	2b00      	cmp	r3, #0
 8005566:	d021      	beq.n	80055ac <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0320 	and.w	r3, r3, #32
 8005572:	2b00      	cmp	r3, #0
 8005574:	d107      	bne.n	8005586 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f022 0204 	bic.w	r2, r2, #4
 8005584:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800558a:	f003 021f 	and.w	r2, r3, #31
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005592:	2104      	movs	r1, #4
 8005594:	fa01 f202 	lsl.w	r2, r1, r2
 8005598:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d071      	beq.n	8005686 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80055aa:	e06c      	b.n	8005686 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055b0:	f003 031f 	and.w	r3, r3, #31
 80055b4:	2202      	movs	r2, #2
 80055b6:	409a      	lsls	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	4013      	ands	r3, r2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d02e      	beq.n	800561e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	f003 0302 	and.w	r3, r3, #2
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d029      	beq.n	800561e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0320 	and.w	r3, r3, #32
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10b      	bne.n	80055f0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f022 020a 	bic.w	r2, r2, #10
 80055e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055f4:	f003 021f 	and.w	r2, r3, #31
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fc:	2102      	movs	r1, #2
 80055fe:	fa01 f202 	lsl.w	r2, r1, r2
 8005602:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005610:	2b00      	cmp	r3, #0
 8005612:	d038      	beq.n	8005686 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800561c:	e033      	b.n	8005686 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005622:	f003 031f 	and.w	r3, r3, #31
 8005626:	2208      	movs	r2, #8
 8005628:	409a      	lsls	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	4013      	ands	r3, r2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d02a      	beq.n	8005688 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	f003 0308 	and.w	r3, r3, #8
 8005638:	2b00      	cmp	r3, #0
 800563a:	d025      	beq.n	8005688 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f022 020e 	bic.w	r2, r2, #14
 800564a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005650:	f003 021f 	and.w	r2, r3, #31
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005658:	2101      	movs	r1, #1
 800565a:	fa01 f202 	lsl.w	r2, r1, r2
 800565e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800567a:	2b00      	cmp	r3, #0
 800567c:	d004      	beq.n	8005688 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005686:	bf00      	nop
 8005688:	bf00      	nop
}
 800568a:	3710      	adds	r7, #16
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005690:	b480      	push	{r7}
 8005692:	b085      	sub	sp, #20
 8005694:	af00      	add	r7, sp, #0
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	607a      	str	r2, [r7, #4]
 800569c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80056a6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d004      	beq.n	80056ba <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056b4:	68fa      	ldr	r2, [r7, #12]
 80056b6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80056b8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056be:	f003 021f 	and.w	r2, r3, #31
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c6:	2101      	movs	r1, #1
 80056c8:	fa01 f202 	lsl.w	r2, r1, r2
 80056cc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	2b10      	cmp	r3, #16
 80056dc:	d108      	bne.n	80056f0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68ba      	ldr	r2, [r7, #8]
 80056ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80056ee:	e007      	b.n	8005700 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68ba      	ldr	r2, [r7, #8]
 80056f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	60da      	str	r2, [r3, #12]
}
 8005700:	bf00      	nop
 8005702:	3714      	adds	r7, #20
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800570c:	b480      	push	{r7}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	461a      	mov	r2, r3
 800571a:	4b16      	ldr	r3, [pc, #88]	; (8005774 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800571c:	429a      	cmp	r2, r3
 800571e:	d802      	bhi.n	8005726 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005720:	4b15      	ldr	r3, [pc, #84]	; (8005778 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005722:	617b      	str	r3, [r7, #20]
 8005724:	e001      	b.n	800572a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005726:	4b15      	ldr	r3, [pc, #84]	; (800577c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005728:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	b2db      	uxtb	r3, r3
 8005734:	3b08      	subs	r3, #8
 8005736:	4a12      	ldr	r2, [pc, #72]	; (8005780 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005738:	fba2 2303 	umull	r2, r3, r2, r3
 800573c:	091b      	lsrs	r3, r3, #4
 800573e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005744:	089b      	lsrs	r3, r3, #2
 8005746:	009a      	lsls	r2, r3, #2
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	4413      	add	r3, r2
 800574c:	461a      	mov	r2, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a0b      	ldr	r2, [pc, #44]	; (8005784 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005756:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f003 031f 	and.w	r3, r3, #31
 800575e:	2201      	movs	r2, #1
 8005760:	409a      	lsls	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005766:	bf00      	nop
 8005768:	371c      	adds	r7, #28
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	40020407 	.word	0x40020407
 8005778:	40020800 	.word	0x40020800
 800577c:	40020820 	.word	0x40020820
 8005780:	cccccccd 	.word	0xcccccccd
 8005784:	40020880 	.word	0x40020880

08005788 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005788:	b480      	push	{r7}
 800578a:	b085      	sub	sp, #20
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	b2db      	uxtb	r3, r3
 8005796:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	4b0b      	ldr	r3, [pc, #44]	; (80057c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800579c:	4413      	add	r3, r2
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	461a      	mov	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a08      	ldr	r2, [pc, #32]	; (80057cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80057aa:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	3b01      	subs	r3, #1
 80057b0:	f003 031f 	and.w	r3, r3, #31
 80057b4:	2201      	movs	r2, #1
 80057b6:	409a      	lsls	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80057bc:	bf00      	nop
 80057be:	3714      	adds	r7, #20
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr
 80057c8:	1000823f 	.word	0x1000823f
 80057cc:	40020940 	.word	0x40020940

080057d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b087      	sub	sp, #28
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80057da:	2300      	movs	r3, #0
 80057dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80057de:	e15a      	b.n	8005a96 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	2101      	movs	r1, #1
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	fa01 f303 	lsl.w	r3, r1, r3
 80057ec:	4013      	ands	r3, r2
 80057ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	f000 814c 	beq.w	8005a90 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	f003 0303 	and.w	r3, r3, #3
 8005800:	2b01      	cmp	r3, #1
 8005802:	d005      	beq.n	8005810 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800580c:	2b02      	cmp	r3, #2
 800580e:	d130      	bne.n	8005872 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	005b      	lsls	r3, r3, #1
 800581a:	2203      	movs	r2, #3
 800581c:	fa02 f303 	lsl.w	r3, r2, r3
 8005820:	43db      	mvns	r3, r3
 8005822:	693a      	ldr	r2, [r7, #16]
 8005824:	4013      	ands	r3, r2
 8005826:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	68da      	ldr	r2, [r3, #12]
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	005b      	lsls	r3, r3, #1
 8005830:	fa02 f303 	lsl.w	r3, r2, r3
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	4313      	orrs	r3, r2
 8005838:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005846:	2201      	movs	r2, #1
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	fa02 f303 	lsl.w	r3, r2, r3
 800584e:	43db      	mvns	r3, r3
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	4013      	ands	r3, r2
 8005854:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	091b      	lsrs	r3, r3, #4
 800585c:	f003 0201 	and.w	r2, r3, #1
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	fa02 f303 	lsl.w	r3, r2, r3
 8005866:	693a      	ldr	r2, [r7, #16]
 8005868:	4313      	orrs	r3, r2
 800586a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	693a      	ldr	r2, [r7, #16]
 8005870:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	f003 0303 	and.w	r3, r3, #3
 800587a:	2b03      	cmp	r3, #3
 800587c:	d017      	beq.n	80058ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	005b      	lsls	r3, r3, #1
 8005888:	2203      	movs	r2, #3
 800588a:	fa02 f303 	lsl.w	r3, r2, r3
 800588e:	43db      	mvns	r3, r3
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	4013      	ands	r3, r2
 8005894:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	689a      	ldr	r2, [r3, #8]
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	005b      	lsls	r3, r3, #1
 800589e:	fa02 f303 	lsl.w	r3, r2, r3
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	693a      	ldr	r2, [r7, #16]
 80058ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f003 0303 	and.w	r3, r3, #3
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d123      	bne.n	8005902 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	08da      	lsrs	r2, r3, #3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	3208      	adds	r2, #8
 80058c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	f003 0307 	and.w	r3, r3, #7
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	220f      	movs	r2, #15
 80058d2:	fa02 f303 	lsl.w	r3, r2, r3
 80058d6:	43db      	mvns	r3, r3
 80058d8:	693a      	ldr	r2, [r7, #16]
 80058da:	4013      	ands	r3, r2
 80058dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	691a      	ldr	r2, [r3, #16]
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	f003 0307 	and.w	r3, r3, #7
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	fa02 f303 	lsl.w	r3, r2, r3
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	08da      	lsrs	r2, r3, #3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	3208      	adds	r2, #8
 80058fc:	6939      	ldr	r1, [r7, #16]
 80058fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	005b      	lsls	r3, r3, #1
 800590c:	2203      	movs	r2, #3
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	43db      	mvns	r3, r3
 8005914:	693a      	ldr	r2, [r7, #16]
 8005916:	4013      	ands	r3, r2
 8005918:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	f003 0203 	and.w	r2, r3, #3
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	005b      	lsls	r3, r3, #1
 8005926:	fa02 f303 	lsl.w	r3, r2, r3
 800592a:	693a      	ldr	r2, [r7, #16]
 800592c:	4313      	orrs	r3, r2
 800592e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	693a      	ldr	r2, [r7, #16]
 8005934:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800593e:	2b00      	cmp	r3, #0
 8005940:	f000 80a6 	beq.w	8005a90 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005944:	4b5b      	ldr	r3, [pc, #364]	; (8005ab4 <HAL_GPIO_Init+0x2e4>)
 8005946:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005948:	4a5a      	ldr	r2, [pc, #360]	; (8005ab4 <HAL_GPIO_Init+0x2e4>)
 800594a:	f043 0301 	orr.w	r3, r3, #1
 800594e:	6613      	str	r3, [r2, #96]	; 0x60
 8005950:	4b58      	ldr	r3, [pc, #352]	; (8005ab4 <HAL_GPIO_Init+0x2e4>)
 8005952:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005954:	f003 0301 	and.w	r3, r3, #1
 8005958:	60bb      	str	r3, [r7, #8]
 800595a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800595c:	4a56      	ldr	r2, [pc, #344]	; (8005ab8 <HAL_GPIO_Init+0x2e8>)
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	089b      	lsrs	r3, r3, #2
 8005962:	3302      	adds	r3, #2
 8005964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005968:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	f003 0303 	and.w	r3, r3, #3
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	220f      	movs	r2, #15
 8005974:	fa02 f303 	lsl.w	r3, r2, r3
 8005978:	43db      	mvns	r3, r3
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	4013      	ands	r3, r2
 800597e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005986:	d01f      	beq.n	80059c8 <HAL_GPIO_Init+0x1f8>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a4c      	ldr	r2, [pc, #304]	; (8005abc <HAL_GPIO_Init+0x2ec>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d019      	beq.n	80059c4 <HAL_GPIO_Init+0x1f4>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	4a4b      	ldr	r2, [pc, #300]	; (8005ac0 <HAL_GPIO_Init+0x2f0>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d013      	beq.n	80059c0 <HAL_GPIO_Init+0x1f0>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a4a      	ldr	r2, [pc, #296]	; (8005ac4 <HAL_GPIO_Init+0x2f4>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d00d      	beq.n	80059bc <HAL_GPIO_Init+0x1ec>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4a49      	ldr	r2, [pc, #292]	; (8005ac8 <HAL_GPIO_Init+0x2f8>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d007      	beq.n	80059b8 <HAL_GPIO_Init+0x1e8>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	4a48      	ldr	r2, [pc, #288]	; (8005acc <HAL_GPIO_Init+0x2fc>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d101      	bne.n	80059b4 <HAL_GPIO_Init+0x1e4>
 80059b0:	2305      	movs	r3, #5
 80059b2:	e00a      	b.n	80059ca <HAL_GPIO_Init+0x1fa>
 80059b4:	2306      	movs	r3, #6
 80059b6:	e008      	b.n	80059ca <HAL_GPIO_Init+0x1fa>
 80059b8:	2304      	movs	r3, #4
 80059ba:	e006      	b.n	80059ca <HAL_GPIO_Init+0x1fa>
 80059bc:	2303      	movs	r3, #3
 80059be:	e004      	b.n	80059ca <HAL_GPIO_Init+0x1fa>
 80059c0:	2302      	movs	r3, #2
 80059c2:	e002      	b.n	80059ca <HAL_GPIO_Init+0x1fa>
 80059c4:	2301      	movs	r3, #1
 80059c6:	e000      	b.n	80059ca <HAL_GPIO_Init+0x1fa>
 80059c8:	2300      	movs	r3, #0
 80059ca:	697a      	ldr	r2, [r7, #20]
 80059cc:	f002 0203 	and.w	r2, r2, #3
 80059d0:	0092      	lsls	r2, r2, #2
 80059d2:	4093      	lsls	r3, r2
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059da:	4937      	ldr	r1, [pc, #220]	; (8005ab8 <HAL_GPIO_Init+0x2e8>)
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	089b      	lsrs	r3, r3, #2
 80059e0:	3302      	adds	r3, #2
 80059e2:	693a      	ldr	r2, [r7, #16]
 80059e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80059e8:	4b39      	ldr	r3, [pc, #228]	; (8005ad0 <HAL_GPIO_Init+0x300>)
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	43db      	mvns	r3, r3
 80059f2:	693a      	ldr	r2, [r7, #16]
 80059f4:	4013      	ands	r3, r2
 80059f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d003      	beq.n	8005a0c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005a04:	693a      	ldr	r2, [r7, #16]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005a0c:	4a30      	ldr	r2, [pc, #192]	; (8005ad0 <HAL_GPIO_Init+0x300>)
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005a12:	4b2f      	ldr	r3, [pc, #188]	; (8005ad0 <HAL_GPIO_Init+0x300>)
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	43db      	mvns	r3, r3
 8005a1c:	693a      	ldr	r2, [r7, #16]
 8005a1e:	4013      	ands	r3, r2
 8005a20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d003      	beq.n	8005a36 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005a2e:	693a      	ldr	r2, [r7, #16]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005a36:	4a26      	ldr	r2, [pc, #152]	; (8005ad0 <HAL_GPIO_Init+0x300>)
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005a3c:	4b24      	ldr	r3, [pc, #144]	; (8005ad0 <HAL_GPIO_Init+0x300>)
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	43db      	mvns	r3, r3
 8005a46:	693a      	ldr	r2, [r7, #16]
 8005a48:	4013      	ands	r3, r2
 8005a4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d003      	beq.n	8005a60 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005a58:	693a      	ldr	r2, [r7, #16]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005a60:	4a1b      	ldr	r2, [pc, #108]	; (8005ad0 <HAL_GPIO_Init+0x300>)
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005a66:	4b1a      	ldr	r3, [pc, #104]	; (8005ad0 <HAL_GPIO_Init+0x300>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	43db      	mvns	r3, r3
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	4013      	ands	r3, r2
 8005a74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d003      	beq.n	8005a8a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005a8a:	4a11      	ldr	r2, [pc, #68]	; (8005ad0 <HAL_GPIO_Init+0x300>)
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	3301      	adds	r3, #1
 8005a94:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f47f ae9d 	bne.w	80057e0 <HAL_GPIO_Init+0x10>
  }
}
 8005aa6:	bf00      	nop
 8005aa8:	bf00      	nop
 8005aaa:	371c      	adds	r7, #28
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr
 8005ab4:	40021000 	.word	0x40021000
 8005ab8:	40010000 	.word	0x40010000
 8005abc:	48000400 	.word	0x48000400
 8005ac0:	48000800 	.word	0x48000800
 8005ac4:	48000c00 	.word	0x48000c00
 8005ac8:	48001000 	.word	0x48001000
 8005acc:	48001400 	.word	0x48001400
 8005ad0:	40010400 	.word	0x40010400

08005ad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	460b      	mov	r3, r1
 8005ade:	807b      	strh	r3, [r7, #2]
 8005ae0:	4613      	mov	r3, r2
 8005ae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005ae4:	787b      	ldrb	r3, [r7, #1]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005aea:	887a      	ldrh	r2, [r7, #2]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005af0:	e002      	b.n	8005af8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005af2:	887a      	ldrh	r2, [r7, #2]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b082      	sub	sp, #8
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005b0e:	4b08      	ldr	r3, [pc, #32]	; (8005b30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b10:	695a      	ldr	r2, [r3, #20]
 8005b12:	88fb      	ldrh	r3, [r7, #6]
 8005b14:	4013      	ands	r3, r2
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d006      	beq.n	8005b28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005b1a:	4a05      	ldr	r2, [pc, #20]	; (8005b30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b1c:	88fb      	ldrh	r3, [r7, #6]
 8005b1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005b20:	88fb      	ldrh	r3, [r7, #6]
 8005b22:	4618      	mov	r0, r3
 8005b24:	f7fb fe06 	bl	8001734 <HAL_GPIO_EXTI_Callback>
  }
}
 8005b28:	bf00      	nop
 8005b2a:	3708      	adds	r7, #8
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	40010400 	.word	0x40010400

08005b34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b085      	sub	sp, #20
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d141      	bne.n	8005bc6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b42:	4b4b      	ldr	r3, [pc, #300]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b4e:	d131      	bne.n	8005bb4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b50:	4b47      	ldr	r3, [pc, #284]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b56:	4a46      	ldr	r2, [pc, #280]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b60:	4b43      	ldr	r3, [pc, #268]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005b68:	4a41      	ldr	r2, [pc, #260]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005b70:	4b40      	ldr	r3, [pc, #256]	; (8005c74 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2232      	movs	r2, #50	; 0x32
 8005b76:	fb02 f303 	mul.w	r3, r2, r3
 8005b7a:	4a3f      	ldr	r2, [pc, #252]	; (8005c78 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b80:	0c9b      	lsrs	r3, r3, #18
 8005b82:	3301      	adds	r3, #1
 8005b84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b86:	e002      	b.n	8005b8e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b8e:	4b38      	ldr	r3, [pc, #224]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b9a:	d102      	bne.n	8005ba2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1f2      	bne.n	8005b88 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005ba2:	4b33      	ldr	r3, [pc, #204]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005baa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bae:	d158      	bne.n	8005c62 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	e057      	b.n	8005c64 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005bb4:	4b2e      	ldr	r3, [pc, #184]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005bba:	4a2d      	ldr	r2, [pc, #180]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bc0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005bc4:	e04d      	b.n	8005c62 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bcc:	d141      	bne.n	8005c52 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005bce:	4b28      	ldr	r3, [pc, #160]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005bd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bda:	d131      	bne.n	8005c40 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005bdc:	4b24      	ldr	r3, [pc, #144]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005be2:	4a23      	ldr	r2, [pc, #140]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005be4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005be8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005bec:	4b20      	ldr	r3, [pc, #128]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005bf4:	4a1e      	ldr	r2, [pc, #120]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005bfa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005bfc:	4b1d      	ldr	r3, [pc, #116]	; (8005c74 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2232      	movs	r2, #50	; 0x32
 8005c02:	fb02 f303 	mul.w	r3, r2, r3
 8005c06:	4a1c      	ldr	r2, [pc, #112]	; (8005c78 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005c08:	fba2 2303 	umull	r2, r3, r2, r3
 8005c0c:	0c9b      	lsrs	r3, r3, #18
 8005c0e:	3301      	adds	r3, #1
 8005c10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c12:	e002      	b.n	8005c1a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	3b01      	subs	r3, #1
 8005c18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c1a:	4b15      	ldr	r3, [pc, #84]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c26:	d102      	bne.n	8005c2e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d1f2      	bne.n	8005c14 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005c2e:	4b10      	ldr	r3, [pc, #64]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c3a:	d112      	bne.n	8005c62 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005c3c:	2303      	movs	r3, #3
 8005c3e:	e011      	b.n	8005c64 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c40:	4b0b      	ldr	r3, [pc, #44]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c46:	4a0a      	ldr	r2, [pc, #40]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005c50:	e007      	b.n	8005c62 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005c52:	4b07      	ldr	r3, [pc, #28]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005c5a:	4a05      	ldr	r2, [pc, #20]	; (8005c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005c60:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005c62:	2300      	movs	r3, #0
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3714      	adds	r7, #20
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr
 8005c70:	40007000 	.word	0x40007000
 8005c74:	2000000c 	.word	0x2000000c
 8005c78:	431bde83 	.word	0x431bde83

08005c7c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005c80:	4b05      	ldr	r3, [pc, #20]	; (8005c98 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	4a04      	ldr	r2, [pc, #16]	; (8005c98 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005c86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c8a:	6093      	str	r3, [r2, #8]
}
 8005c8c:	bf00      	nop
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	40007000 	.word	0x40007000

08005c9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b088      	sub	sp, #32
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d101      	bne.n	8005cae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e2fe      	b.n	80062ac <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 0301 	and.w	r3, r3, #1
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d075      	beq.n	8005da6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cba:	4b97      	ldr	r3, [pc, #604]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	f003 030c 	and.w	r3, r3, #12
 8005cc2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005cc4:	4b94      	ldr	r3, [pc, #592]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	f003 0303 	and.w	r3, r3, #3
 8005ccc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005cce:	69bb      	ldr	r3, [r7, #24]
 8005cd0:	2b0c      	cmp	r3, #12
 8005cd2:	d102      	bne.n	8005cda <HAL_RCC_OscConfig+0x3e>
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	2b03      	cmp	r3, #3
 8005cd8:	d002      	beq.n	8005ce0 <HAL_RCC_OscConfig+0x44>
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	2b08      	cmp	r3, #8
 8005cde:	d10b      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ce0:	4b8d      	ldr	r3, [pc, #564]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d05b      	beq.n	8005da4 <HAL_RCC_OscConfig+0x108>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d157      	bne.n	8005da4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e2d9      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d00:	d106      	bne.n	8005d10 <HAL_RCC_OscConfig+0x74>
 8005d02:	4b85      	ldr	r3, [pc, #532]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a84      	ldr	r2, [pc, #528]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005d08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d0c:	6013      	str	r3, [r2, #0]
 8005d0e:	e01d      	b.n	8005d4c <HAL_RCC_OscConfig+0xb0>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d18:	d10c      	bne.n	8005d34 <HAL_RCC_OscConfig+0x98>
 8005d1a:	4b7f      	ldr	r3, [pc, #508]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a7e      	ldr	r2, [pc, #504]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005d20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d24:	6013      	str	r3, [r2, #0]
 8005d26:	4b7c      	ldr	r3, [pc, #496]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a7b      	ldr	r2, [pc, #492]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d30:	6013      	str	r3, [r2, #0]
 8005d32:	e00b      	b.n	8005d4c <HAL_RCC_OscConfig+0xb0>
 8005d34:	4b78      	ldr	r3, [pc, #480]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a77      	ldr	r2, [pc, #476]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005d3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d3e:	6013      	str	r3, [r2, #0]
 8005d40:	4b75      	ldr	r3, [pc, #468]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a74      	ldr	r2, [pc, #464]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005d46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d013      	beq.n	8005d7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d54:	f7fd fa56 	bl	8003204 <HAL_GetTick>
 8005d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d5a:	e008      	b.n	8005d6e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d5c:	f7fd fa52 	bl	8003204 <HAL_GetTick>
 8005d60:	4602      	mov	r2, r0
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	1ad3      	subs	r3, r2, r3
 8005d66:	2b64      	cmp	r3, #100	; 0x64
 8005d68:	d901      	bls.n	8005d6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	e29e      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d6e:	4b6a      	ldr	r3, [pc, #424]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d0f0      	beq.n	8005d5c <HAL_RCC_OscConfig+0xc0>
 8005d7a:	e014      	b.n	8005da6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d7c:	f7fd fa42 	bl	8003204 <HAL_GetTick>
 8005d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d82:	e008      	b.n	8005d96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d84:	f7fd fa3e 	bl	8003204 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	2b64      	cmp	r3, #100	; 0x64
 8005d90:	d901      	bls.n	8005d96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e28a      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d96:	4b60      	ldr	r3, [pc, #384]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1f0      	bne.n	8005d84 <HAL_RCC_OscConfig+0xe8>
 8005da2:	e000      	b.n	8005da6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0302 	and.w	r3, r3, #2
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d075      	beq.n	8005e9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005db2:	4b59      	ldr	r3, [pc, #356]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f003 030c 	and.w	r3, r3, #12
 8005dba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005dbc:	4b56      	ldr	r3, [pc, #344]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	f003 0303 	and.w	r3, r3, #3
 8005dc4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005dc6:	69bb      	ldr	r3, [r7, #24]
 8005dc8:	2b0c      	cmp	r3, #12
 8005dca:	d102      	bne.n	8005dd2 <HAL_RCC_OscConfig+0x136>
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	d002      	beq.n	8005dd8 <HAL_RCC_OscConfig+0x13c>
 8005dd2:	69bb      	ldr	r3, [r7, #24]
 8005dd4:	2b04      	cmp	r3, #4
 8005dd6:	d11f      	bne.n	8005e18 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005dd8:	4b4f      	ldr	r3, [pc, #316]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d005      	beq.n	8005df0 <HAL_RCC_OscConfig+0x154>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d101      	bne.n	8005df0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e25d      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005df0:	4b49      	ldr	r3, [pc, #292]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	061b      	lsls	r3, r3, #24
 8005dfe:	4946      	ldr	r1, [pc, #280]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005e04:	4b45      	ldr	r3, [pc, #276]	; (8005f1c <HAL_RCC_OscConfig+0x280>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f7fd f9af 	bl	800316c <HAL_InitTick>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d043      	beq.n	8005e9c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e249      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d023      	beq.n	8005e68 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e20:	4b3d      	ldr	r3, [pc, #244]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a3c      	ldr	r2, [pc, #240]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005e26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e2c:	f7fd f9ea 	bl	8003204 <HAL_GetTick>
 8005e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e32:	e008      	b.n	8005e46 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e34:	f7fd f9e6 	bl	8003204 <HAL_GetTick>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d901      	bls.n	8005e46 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005e42:	2303      	movs	r3, #3
 8005e44:	e232      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e46:	4b34      	ldr	r3, [pc, #208]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d0f0      	beq.n	8005e34 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e52:	4b31      	ldr	r3, [pc, #196]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	691b      	ldr	r3, [r3, #16]
 8005e5e:	061b      	lsls	r3, r3, #24
 8005e60:	492d      	ldr	r1, [pc, #180]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005e62:	4313      	orrs	r3, r2
 8005e64:	604b      	str	r3, [r1, #4]
 8005e66:	e01a      	b.n	8005e9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e68:	4b2b      	ldr	r3, [pc, #172]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a2a      	ldr	r2, [pc, #168]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005e6e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e74:	f7fd f9c6 	bl	8003204 <HAL_GetTick>
 8005e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e7a:	e008      	b.n	8005e8e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e7c:	f7fd f9c2 	bl	8003204 <HAL_GetTick>
 8005e80:	4602      	mov	r2, r0
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d901      	bls.n	8005e8e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	e20e      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e8e:	4b22      	ldr	r3, [pc, #136]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d1f0      	bne.n	8005e7c <HAL_RCC_OscConfig+0x1e0>
 8005e9a:	e000      	b.n	8005e9e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e9c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 0308 	and.w	r3, r3, #8
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d041      	beq.n	8005f2e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d01c      	beq.n	8005eec <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005eb2:	4b19      	ldr	r3, [pc, #100]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005eb8:	4a17      	ldr	r2, [pc, #92]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005eba:	f043 0301 	orr.w	r3, r3, #1
 8005ebe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ec2:	f7fd f99f 	bl	8003204 <HAL_GetTick>
 8005ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ec8:	e008      	b.n	8005edc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005eca:	f7fd f99b 	bl	8003204 <HAL_GetTick>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	1ad3      	subs	r3, r2, r3
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d901      	bls.n	8005edc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005ed8:	2303      	movs	r3, #3
 8005eda:	e1e7      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005edc:	4b0e      	ldr	r3, [pc, #56]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005ede:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ee2:	f003 0302 	and.w	r3, r3, #2
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d0ef      	beq.n	8005eca <HAL_RCC_OscConfig+0x22e>
 8005eea:	e020      	b.n	8005f2e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005eec:	4b0a      	ldr	r3, [pc, #40]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ef2:	4a09      	ldr	r2, [pc, #36]	; (8005f18 <HAL_RCC_OscConfig+0x27c>)
 8005ef4:	f023 0301 	bic.w	r3, r3, #1
 8005ef8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005efc:	f7fd f982 	bl	8003204 <HAL_GetTick>
 8005f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f02:	e00d      	b.n	8005f20 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f04:	f7fd f97e 	bl	8003204 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	d906      	bls.n	8005f20 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005f12:	2303      	movs	r3, #3
 8005f14:	e1ca      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
 8005f16:	bf00      	nop
 8005f18:	40021000 	.word	0x40021000
 8005f1c:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f20:	4b8c      	ldr	r3, [pc, #560]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005f22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f26:	f003 0302 	and.w	r3, r3, #2
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d1ea      	bne.n	8005f04 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f003 0304 	and.w	r3, r3, #4
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	f000 80a6 	beq.w	8006088 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005f40:	4b84      	ldr	r3, [pc, #528]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d101      	bne.n	8005f50 <HAL_RCC_OscConfig+0x2b4>
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e000      	b.n	8005f52 <HAL_RCC_OscConfig+0x2b6>
 8005f50:	2300      	movs	r3, #0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00d      	beq.n	8005f72 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f56:	4b7f      	ldr	r3, [pc, #508]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f5a:	4a7e      	ldr	r2, [pc, #504]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f60:	6593      	str	r3, [r2, #88]	; 0x58
 8005f62:	4b7c      	ldr	r3, [pc, #496]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f6a:	60fb      	str	r3, [r7, #12]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f72:	4b79      	ldr	r3, [pc, #484]	; (8006158 <HAL_RCC_OscConfig+0x4bc>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d118      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f7e:	4b76      	ldr	r3, [pc, #472]	; (8006158 <HAL_RCC_OscConfig+0x4bc>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a75      	ldr	r2, [pc, #468]	; (8006158 <HAL_RCC_OscConfig+0x4bc>)
 8005f84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f8a:	f7fd f93b 	bl	8003204 <HAL_GetTick>
 8005f8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f90:	e008      	b.n	8005fa4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f92:	f7fd f937 	bl	8003204 <HAL_GetTick>
 8005f96:	4602      	mov	r2, r0
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	1ad3      	subs	r3, r2, r3
 8005f9c:	2b02      	cmp	r3, #2
 8005f9e:	d901      	bls.n	8005fa4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005fa0:	2303      	movs	r3, #3
 8005fa2:	e183      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fa4:	4b6c      	ldr	r3, [pc, #432]	; (8006158 <HAL_RCC_OscConfig+0x4bc>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d0f0      	beq.n	8005f92 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d108      	bne.n	8005fca <HAL_RCC_OscConfig+0x32e>
 8005fb8:	4b66      	ldr	r3, [pc, #408]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fbe:	4a65      	ldr	r2, [pc, #404]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005fc0:	f043 0301 	orr.w	r3, r3, #1
 8005fc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005fc8:	e024      	b.n	8006014 <HAL_RCC_OscConfig+0x378>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	2b05      	cmp	r3, #5
 8005fd0:	d110      	bne.n	8005ff4 <HAL_RCC_OscConfig+0x358>
 8005fd2:	4b60      	ldr	r3, [pc, #384]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fd8:	4a5e      	ldr	r2, [pc, #376]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005fda:	f043 0304 	orr.w	r3, r3, #4
 8005fde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005fe2:	4b5c      	ldr	r3, [pc, #368]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fe8:	4a5a      	ldr	r2, [pc, #360]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005fea:	f043 0301 	orr.w	r3, r3, #1
 8005fee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005ff2:	e00f      	b.n	8006014 <HAL_RCC_OscConfig+0x378>
 8005ff4:	4b57      	ldr	r3, [pc, #348]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ffa:	4a56      	ldr	r2, [pc, #344]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8005ffc:	f023 0301 	bic.w	r3, r3, #1
 8006000:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006004:	4b53      	ldr	r3, [pc, #332]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8006006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800600a:	4a52      	ldr	r2, [pc, #328]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 800600c:	f023 0304 	bic.w	r3, r3, #4
 8006010:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d016      	beq.n	800604a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800601c:	f7fd f8f2 	bl	8003204 <HAL_GetTick>
 8006020:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006022:	e00a      	b.n	800603a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006024:	f7fd f8ee 	bl	8003204 <HAL_GetTick>
 8006028:	4602      	mov	r2, r0
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	1ad3      	subs	r3, r2, r3
 800602e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006032:	4293      	cmp	r3, r2
 8006034:	d901      	bls.n	800603a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006036:	2303      	movs	r3, #3
 8006038:	e138      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800603a:	4b46      	ldr	r3, [pc, #280]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 800603c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006040:	f003 0302 	and.w	r3, r3, #2
 8006044:	2b00      	cmp	r3, #0
 8006046:	d0ed      	beq.n	8006024 <HAL_RCC_OscConfig+0x388>
 8006048:	e015      	b.n	8006076 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800604a:	f7fd f8db 	bl	8003204 <HAL_GetTick>
 800604e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006050:	e00a      	b.n	8006068 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006052:	f7fd f8d7 	bl	8003204 <HAL_GetTick>
 8006056:	4602      	mov	r2, r0
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	1ad3      	subs	r3, r2, r3
 800605c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006060:	4293      	cmp	r3, r2
 8006062:	d901      	bls.n	8006068 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006064:	2303      	movs	r3, #3
 8006066:	e121      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006068:	4b3a      	ldr	r3, [pc, #232]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 800606a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800606e:	f003 0302 	and.w	r3, r3, #2
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1ed      	bne.n	8006052 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006076:	7ffb      	ldrb	r3, [r7, #31]
 8006078:	2b01      	cmp	r3, #1
 800607a:	d105      	bne.n	8006088 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800607c:	4b35      	ldr	r3, [pc, #212]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 800607e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006080:	4a34      	ldr	r2, [pc, #208]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8006082:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006086:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f003 0320 	and.w	r3, r3, #32
 8006090:	2b00      	cmp	r3, #0
 8006092:	d03c      	beq.n	800610e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	699b      	ldr	r3, [r3, #24]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d01c      	beq.n	80060d6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800609c:	4b2d      	ldr	r3, [pc, #180]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 800609e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80060a2:	4a2c      	ldr	r2, [pc, #176]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 80060a4:	f043 0301 	orr.w	r3, r3, #1
 80060a8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060ac:	f7fd f8aa 	bl	8003204 <HAL_GetTick>
 80060b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80060b2:	e008      	b.n	80060c6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060b4:	f7fd f8a6 	bl	8003204 <HAL_GetTick>
 80060b8:	4602      	mov	r2, r0
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	2b02      	cmp	r3, #2
 80060c0:	d901      	bls.n	80060c6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80060c2:	2303      	movs	r3, #3
 80060c4:	e0f2      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80060c6:	4b23      	ldr	r3, [pc, #140]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 80060c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d0ef      	beq.n	80060b4 <HAL_RCC_OscConfig+0x418>
 80060d4:	e01b      	b.n	800610e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80060d6:	4b1f      	ldr	r3, [pc, #124]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 80060d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80060dc:	4a1d      	ldr	r2, [pc, #116]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 80060de:	f023 0301 	bic.w	r3, r3, #1
 80060e2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060e6:	f7fd f88d 	bl	8003204 <HAL_GetTick>
 80060ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80060ec:	e008      	b.n	8006100 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060ee:	f7fd f889 	bl	8003204 <HAL_GetTick>
 80060f2:	4602      	mov	r2, r0
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	1ad3      	subs	r3, r2, r3
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d901      	bls.n	8006100 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80060fc:	2303      	movs	r3, #3
 80060fe:	e0d5      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006100:	4b14      	ldr	r3, [pc, #80]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8006102:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006106:	f003 0302 	and.w	r3, r3, #2
 800610a:	2b00      	cmp	r3, #0
 800610c:	d1ef      	bne.n	80060ee <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	69db      	ldr	r3, [r3, #28]
 8006112:	2b00      	cmp	r3, #0
 8006114:	f000 80c9 	beq.w	80062aa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006118:	4b0e      	ldr	r3, [pc, #56]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	f003 030c 	and.w	r3, r3, #12
 8006120:	2b0c      	cmp	r3, #12
 8006122:	f000 8083 	beq.w	800622c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	69db      	ldr	r3, [r3, #28]
 800612a:	2b02      	cmp	r3, #2
 800612c:	d15e      	bne.n	80061ec <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800612e:	4b09      	ldr	r3, [pc, #36]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a08      	ldr	r2, [pc, #32]	; (8006154 <HAL_RCC_OscConfig+0x4b8>)
 8006134:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006138:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800613a:	f7fd f863 	bl	8003204 <HAL_GetTick>
 800613e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006140:	e00c      	b.n	800615c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006142:	f7fd f85f 	bl	8003204 <HAL_GetTick>
 8006146:	4602      	mov	r2, r0
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	1ad3      	subs	r3, r2, r3
 800614c:	2b02      	cmp	r3, #2
 800614e:	d905      	bls.n	800615c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e0ab      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
 8006154:	40021000 	.word	0x40021000
 8006158:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800615c:	4b55      	ldr	r3, [pc, #340]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d1ec      	bne.n	8006142 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006168:	4b52      	ldr	r3, [pc, #328]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 800616a:	68da      	ldr	r2, [r3, #12]
 800616c:	4b52      	ldr	r3, [pc, #328]	; (80062b8 <HAL_RCC_OscConfig+0x61c>)
 800616e:	4013      	ands	r3, r2
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	6a11      	ldr	r1, [r2, #32]
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006178:	3a01      	subs	r2, #1
 800617a:	0112      	lsls	r2, r2, #4
 800617c:	4311      	orrs	r1, r2
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006182:	0212      	lsls	r2, r2, #8
 8006184:	4311      	orrs	r1, r2
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800618a:	0852      	lsrs	r2, r2, #1
 800618c:	3a01      	subs	r2, #1
 800618e:	0552      	lsls	r2, r2, #21
 8006190:	4311      	orrs	r1, r2
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006196:	0852      	lsrs	r2, r2, #1
 8006198:	3a01      	subs	r2, #1
 800619a:	0652      	lsls	r2, r2, #25
 800619c:	4311      	orrs	r1, r2
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80061a2:	06d2      	lsls	r2, r2, #27
 80061a4:	430a      	orrs	r2, r1
 80061a6:	4943      	ldr	r1, [pc, #268]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 80061a8:	4313      	orrs	r3, r2
 80061aa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061ac:	4b41      	ldr	r3, [pc, #260]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a40      	ldr	r2, [pc, #256]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 80061b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80061b6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80061b8:	4b3e      	ldr	r3, [pc, #248]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	4a3d      	ldr	r2, [pc, #244]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 80061be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80061c2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061c4:	f7fd f81e 	bl	8003204 <HAL_GetTick>
 80061c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061ca:	e008      	b.n	80061de <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061cc:	f7fd f81a 	bl	8003204 <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d901      	bls.n	80061de <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80061da:	2303      	movs	r3, #3
 80061dc:	e066      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061de:	4b35      	ldr	r3, [pc, #212]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d0f0      	beq.n	80061cc <HAL_RCC_OscConfig+0x530>
 80061ea:	e05e      	b.n	80062aa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061ec:	4b31      	ldr	r3, [pc, #196]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a30      	ldr	r2, [pc, #192]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 80061f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80061f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061f8:	f7fd f804 	bl	8003204 <HAL_GetTick>
 80061fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80061fe:	e008      	b.n	8006212 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006200:	f7fd f800 	bl	8003204 <HAL_GetTick>
 8006204:	4602      	mov	r2, r0
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	2b02      	cmp	r3, #2
 800620c:	d901      	bls.n	8006212 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800620e:	2303      	movs	r3, #3
 8006210:	e04c      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006212:	4b28      	ldr	r3, [pc, #160]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1f0      	bne.n	8006200 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800621e:	4b25      	ldr	r3, [pc, #148]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 8006220:	68da      	ldr	r2, [r3, #12]
 8006222:	4924      	ldr	r1, [pc, #144]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 8006224:	4b25      	ldr	r3, [pc, #148]	; (80062bc <HAL_RCC_OscConfig+0x620>)
 8006226:	4013      	ands	r3, r2
 8006228:	60cb      	str	r3, [r1, #12]
 800622a:	e03e      	b.n	80062aa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	69db      	ldr	r3, [r3, #28]
 8006230:	2b01      	cmp	r3, #1
 8006232:	d101      	bne.n	8006238 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e039      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006238:	4b1e      	ldr	r3, [pc, #120]	; (80062b4 <HAL_RCC_OscConfig+0x618>)
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	f003 0203 	and.w	r2, r3, #3
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a1b      	ldr	r3, [r3, #32]
 8006248:	429a      	cmp	r2, r3
 800624a:	d12c      	bne.n	80062a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006256:	3b01      	subs	r3, #1
 8006258:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800625a:	429a      	cmp	r2, r3
 800625c:	d123      	bne.n	80062a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006268:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800626a:	429a      	cmp	r2, r3
 800626c:	d11b      	bne.n	80062a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006278:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800627a:	429a      	cmp	r2, r3
 800627c:	d113      	bne.n	80062a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006288:	085b      	lsrs	r3, r3, #1
 800628a:	3b01      	subs	r3, #1
 800628c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800628e:	429a      	cmp	r2, r3
 8006290:	d109      	bne.n	80062a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800629c:	085b      	lsrs	r3, r3, #1
 800629e:	3b01      	subs	r3, #1
 80062a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d001      	beq.n	80062aa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e000      	b.n	80062ac <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80062aa:	2300      	movs	r3, #0
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3720      	adds	r7, #32
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	40021000 	.word	0x40021000
 80062b8:	019f800c 	.word	0x019f800c
 80062bc:	feeefffc 	.word	0xfeeefffc

080062c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b086      	sub	sp, #24
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80062ca:	2300      	movs	r3, #0
 80062cc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	e11e      	b.n	8006516 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80062d8:	4b91      	ldr	r3, [pc, #580]	; (8006520 <HAL_RCC_ClockConfig+0x260>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 030f 	and.w	r3, r3, #15
 80062e0:	683a      	ldr	r2, [r7, #0]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d910      	bls.n	8006308 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062e6:	4b8e      	ldr	r3, [pc, #568]	; (8006520 <HAL_RCC_ClockConfig+0x260>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f023 020f 	bic.w	r2, r3, #15
 80062ee:	498c      	ldr	r1, [pc, #560]	; (8006520 <HAL_RCC_ClockConfig+0x260>)
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062f6:	4b8a      	ldr	r3, [pc, #552]	; (8006520 <HAL_RCC_ClockConfig+0x260>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 030f 	and.w	r3, r3, #15
 80062fe:	683a      	ldr	r2, [r7, #0]
 8006300:	429a      	cmp	r2, r3
 8006302:	d001      	beq.n	8006308 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e106      	b.n	8006516 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0301 	and.w	r3, r3, #1
 8006310:	2b00      	cmp	r3, #0
 8006312:	d073      	beq.n	80063fc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	2b03      	cmp	r3, #3
 800631a:	d129      	bne.n	8006370 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800631c:	4b81      	ldr	r3, [pc, #516]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006324:	2b00      	cmp	r3, #0
 8006326:	d101      	bne.n	800632c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e0f4      	b.n	8006516 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800632c:	f000 f99e 	bl	800666c <RCC_GetSysClockFreqFromPLLSource>
 8006330:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	4a7c      	ldr	r2, [pc, #496]	; (8006528 <HAL_RCC_ClockConfig+0x268>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d93f      	bls.n	80063ba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800633a:	4b7a      	ldr	r3, [pc, #488]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d009      	beq.n	800635a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800634e:	2b00      	cmp	r3, #0
 8006350:	d033      	beq.n	80063ba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006356:	2b00      	cmp	r3, #0
 8006358:	d12f      	bne.n	80063ba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800635a:	4b72      	ldr	r3, [pc, #456]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006362:	4a70      	ldr	r2, [pc, #448]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 8006364:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006368:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800636a:	2380      	movs	r3, #128	; 0x80
 800636c:	617b      	str	r3, [r7, #20]
 800636e:	e024      	b.n	80063ba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	2b02      	cmp	r3, #2
 8006376:	d107      	bne.n	8006388 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006378:	4b6a      	ldr	r3, [pc, #424]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006380:	2b00      	cmp	r3, #0
 8006382:	d109      	bne.n	8006398 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e0c6      	b.n	8006516 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006388:	4b66      	ldr	r3, [pc, #408]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006390:	2b00      	cmp	r3, #0
 8006392:	d101      	bne.n	8006398 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	e0be      	b.n	8006516 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006398:	f000 f8ce 	bl	8006538 <HAL_RCC_GetSysClockFreq>
 800639c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	4a61      	ldr	r2, [pc, #388]	; (8006528 <HAL_RCC_ClockConfig+0x268>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d909      	bls.n	80063ba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80063a6:	4b5f      	ldr	r3, [pc, #380]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063ae:	4a5d      	ldr	r2, [pc, #372]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 80063b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063b4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80063b6:	2380      	movs	r3, #128	; 0x80
 80063b8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80063ba:	4b5a      	ldr	r3, [pc, #360]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	f023 0203 	bic.w	r2, r3, #3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	4957      	ldr	r1, [pc, #348]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 80063c8:	4313      	orrs	r3, r2
 80063ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063cc:	f7fc ff1a 	bl	8003204 <HAL_GetTick>
 80063d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063d2:	e00a      	b.n	80063ea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063d4:	f7fc ff16 	bl	8003204 <HAL_GetTick>
 80063d8:	4602      	mov	r2, r0
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	1ad3      	subs	r3, r2, r3
 80063de:	f241 3288 	movw	r2, #5000	; 0x1388
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d901      	bls.n	80063ea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80063e6:	2303      	movs	r3, #3
 80063e8:	e095      	b.n	8006516 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063ea:	4b4e      	ldr	r3, [pc, #312]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 80063ec:	689b      	ldr	r3, [r3, #8]
 80063ee:	f003 020c 	and.w	r2, r3, #12
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d1eb      	bne.n	80063d4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0302 	and.w	r3, r3, #2
 8006404:	2b00      	cmp	r3, #0
 8006406:	d023      	beq.n	8006450 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f003 0304 	and.w	r3, r3, #4
 8006410:	2b00      	cmp	r3, #0
 8006412:	d005      	beq.n	8006420 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006414:	4b43      	ldr	r3, [pc, #268]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	4a42      	ldr	r2, [pc, #264]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 800641a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800641e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 0308 	and.w	r3, r3, #8
 8006428:	2b00      	cmp	r3, #0
 800642a:	d007      	beq.n	800643c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800642c:	4b3d      	ldr	r3, [pc, #244]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006434:	4a3b      	ldr	r2, [pc, #236]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 8006436:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800643a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800643c:	4b39      	ldr	r3, [pc, #228]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	4936      	ldr	r1, [pc, #216]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 800644a:	4313      	orrs	r3, r2
 800644c:	608b      	str	r3, [r1, #8]
 800644e:	e008      	b.n	8006462 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	2b80      	cmp	r3, #128	; 0x80
 8006454:	d105      	bne.n	8006462 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006456:	4b33      	ldr	r3, [pc, #204]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	4a32      	ldr	r2, [pc, #200]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 800645c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006460:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006462:	4b2f      	ldr	r3, [pc, #188]	; (8006520 <HAL_RCC_ClockConfig+0x260>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f003 030f 	and.w	r3, r3, #15
 800646a:	683a      	ldr	r2, [r7, #0]
 800646c:	429a      	cmp	r2, r3
 800646e:	d21d      	bcs.n	80064ac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006470:	4b2b      	ldr	r3, [pc, #172]	; (8006520 <HAL_RCC_ClockConfig+0x260>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f023 020f 	bic.w	r2, r3, #15
 8006478:	4929      	ldr	r1, [pc, #164]	; (8006520 <HAL_RCC_ClockConfig+0x260>)
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	4313      	orrs	r3, r2
 800647e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006480:	f7fc fec0 	bl	8003204 <HAL_GetTick>
 8006484:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006486:	e00a      	b.n	800649e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006488:	f7fc febc 	bl	8003204 <HAL_GetTick>
 800648c:	4602      	mov	r2, r0
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	f241 3288 	movw	r2, #5000	; 0x1388
 8006496:	4293      	cmp	r3, r2
 8006498:	d901      	bls.n	800649e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800649a:	2303      	movs	r3, #3
 800649c:	e03b      	b.n	8006516 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800649e:	4b20      	ldr	r3, [pc, #128]	; (8006520 <HAL_RCC_ClockConfig+0x260>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 030f 	and.w	r3, r3, #15
 80064a6:	683a      	ldr	r2, [r7, #0]
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d1ed      	bne.n	8006488 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0304 	and.w	r3, r3, #4
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d008      	beq.n	80064ca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064b8:	4b1a      	ldr	r3, [pc, #104]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	4917      	ldr	r1, [pc, #92]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 0308 	and.w	r3, r3, #8
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d009      	beq.n	80064ea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064d6:	4b13      	ldr	r3, [pc, #76]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	00db      	lsls	r3, r3, #3
 80064e4:	490f      	ldr	r1, [pc, #60]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 80064e6:	4313      	orrs	r3, r2
 80064e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80064ea:	f000 f825 	bl	8006538 <HAL_RCC_GetSysClockFreq>
 80064ee:	4602      	mov	r2, r0
 80064f0:	4b0c      	ldr	r3, [pc, #48]	; (8006524 <HAL_RCC_ClockConfig+0x264>)
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	091b      	lsrs	r3, r3, #4
 80064f6:	f003 030f 	and.w	r3, r3, #15
 80064fa:	490c      	ldr	r1, [pc, #48]	; (800652c <HAL_RCC_ClockConfig+0x26c>)
 80064fc:	5ccb      	ldrb	r3, [r1, r3]
 80064fe:	f003 031f 	and.w	r3, r3, #31
 8006502:	fa22 f303 	lsr.w	r3, r2, r3
 8006506:	4a0a      	ldr	r2, [pc, #40]	; (8006530 <HAL_RCC_ClockConfig+0x270>)
 8006508:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800650a:	4b0a      	ldr	r3, [pc, #40]	; (8006534 <HAL_RCC_ClockConfig+0x274>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4618      	mov	r0, r3
 8006510:	f7fc fe2c 	bl	800316c <HAL_InitTick>
 8006514:	4603      	mov	r3, r0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3718      	adds	r7, #24
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	40022000 	.word	0x40022000
 8006524:	40021000 	.word	0x40021000
 8006528:	04c4b400 	.word	0x04c4b400
 800652c:	08009518 	.word	0x08009518
 8006530:	2000000c 	.word	0x2000000c
 8006534:	20000010 	.word	0x20000010

08006538 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006538:	b480      	push	{r7}
 800653a:	b087      	sub	sp, #28
 800653c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800653e:	4b2c      	ldr	r3, [pc, #176]	; (80065f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	f003 030c 	and.w	r3, r3, #12
 8006546:	2b04      	cmp	r3, #4
 8006548:	d102      	bne.n	8006550 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800654a:	4b2a      	ldr	r3, [pc, #168]	; (80065f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800654c:	613b      	str	r3, [r7, #16]
 800654e:	e047      	b.n	80065e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006550:	4b27      	ldr	r3, [pc, #156]	; (80065f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	f003 030c 	and.w	r3, r3, #12
 8006558:	2b08      	cmp	r3, #8
 800655a:	d102      	bne.n	8006562 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800655c:	4b26      	ldr	r3, [pc, #152]	; (80065f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800655e:	613b      	str	r3, [r7, #16]
 8006560:	e03e      	b.n	80065e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006562:	4b23      	ldr	r3, [pc, #140]	; (80065f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	f003 030c 	and.w	r3, r3, #12
 800656a:	2b0c      	cmp	r3, #12
 800656c:	d136      	bne.n	80065dc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800656e:	4b20      	ldr	r3, [pc, #128]	; (80065f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	f003 0303 	and.w	r3, r3, #3
 8006576:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006578:	4b1d      	ldr	r3, [pc, #116]	; (80065f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	091b      	lsrs	r3, r3, #4
 800657e:	f003 030f 	and.w	r3, r3, #15
 8006582:	3301      	adds	r3, #1
 8006584:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2b03      	cmp	r3, #3
 800658a:	d10c      	bne.n	80065a6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800658c:	4a1a      	ldr	r2, [pc, #104]	; (80065f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	fbb2 f3f3 	udiv	r3, r2, r3
 8006594:	4a16      	ldr	r2, [pc, #88]	; (80065f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006596:	68d2      	ldr	r2, [r2, #12]
 8006598:	0a12      	lsrs	r2, r2, #8
 800659a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800659e:	fb02 f303 	mul.w	r3, r2, r3
 80065a2:	617b      	str	r3, [r7, #20]
      break;
 80065a4:	e00c      	b.n	80065c0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80065a6:	4a13      	ldr	r2, [pc, #76]	; (80065f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ae:	4a10      	ldr	r2, [pc, #64]	; (80065f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065b0:	68d2      	ldr	r2, [r2, #12]
 80065b2:	0a12      	lsrs	r2, r2, #8
 80065b4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80065b8:	fb02 f303 	mul.w	r3, r2, r3
 80065bc:	617b      	str	r3, [r7, #20]
      break;
 80065be:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80065c0:	4b0b      	ldr	r3, [pc, #44]	; (80065f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	0e5b      	lsrs	r3, r3, #25
 80065c6:	f003 0303 	and.w	r3, r3, #3
 80065ca:	3301      	adds	r3, #1
 80065cc:	005b      	lsls	r3, r3, #1
 80065ce:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80065d0:	697a      	ldr	r2, [r7, #20]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80065d8:	613b      	str	r3, [r7, #16]
 80065da:	e001      	b.n	80065e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80065dc:	2300      	movs	r3, #0
 80065de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80065e0:	693b      	ldr	r3, [r7, #16]
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	371c      	adds	r7, #28
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
 80065ee:	bf00      	nop
 80065f0:	40021000 	.word	0x40021000
 80065f4:	00f42400 	.word	0x00f42400
 80065f8:	016e3600 	.word	0x016e3600

080065fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065fc:	b480      	push	{r7}
 80065fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006600:	4b03      	ldr	r3, [pc, #12]	; (8006610 <HAL_RCC_GetHCLKFreq+0x14>)
 8006602:	681b      	ldr	r3, [r3, #0]
}
 8006604:	4618      	mov	r0, r3
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr
 800660e:	bf00      	nop
 8006610:	2000000c 	.word	0x2000000c

08006614 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006618:	f7ff fff0 	bl	80065fc <HAL_RCC_GetHCLKFreq>
 800661c:	4602      	mov	r2, r0
 800661e:	4b06      	ldr	r3, [pc, #24]	; (8006638 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	0a1b      	lsrs	r3, r3, #8
 8006624:	f003 0307 	and.w	r3, r3, #7
 8006628:	4904      	ldr	r1, [pc, #16]	; (800663c <HAL_RCC_GetPCLK1Freq+0x28>)
 800662a:	5ccb      	ldrb	r3, [r1, r3]
 800662c:	f003 031f 	and.w	r3, r3, #31
 8006630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006634:	4618      	mov	r0, r3
 8006636:	bd80      	pop	{r7, pc}
 8006638:	40021000 	.word	0x40021000
 800663c:	08009528 	.word	0x08009528

08006640 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006644:	f7ff ffda 	bl	80065fc <HAL_RCC_GetHCLKFreq>
 8006648:	4602      	mov	r2, r0
 800664a:	4b06      	ldr	r3, [pc, #24]	; (8006664 <HAL_RCC_GetPCLK2Freq+0x24>)
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	0adb      	lsrs	r3, r3, #11
 8006650:	f003 0307 	and.w	r3, r3, #7
 8006654:	4904      	ldr	r1, [pc, #16]	; (8006668 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006656:	5ccb      	ldrb	r3, [r1, r3]
 8006658:	f003 031f 	and.w	r3, r3, #31
 800665c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006660:	4618      	mov	r0, r3
 8006662:	bd80      	pop	{r7, pc}
 8006664:	40021000 	.word	0x40021000
 8006668:	08009528 	.word	0x08009528

0800666c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800666c:	b480      	push	{r7}
 800666e:	b087      	sub	sp, #28
 8006670:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006672:	4b1e      	ldr	r3, [pc, #120]	; (80066ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006674:	68db      	ldr	r3, [r3, #12]
 8006676:	f003 0303 	and.w	r3, r3, #3
 800667a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800667c:	4b1b      	ldr	r3, [pc, #108]	; (80066ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	091b      	lsrs	r3, r3, #4
 8006682:	f003 030f 	and.w	r3, r3, #15
 8006686:	3301      	adds	r3, #1
 8006688:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	2b03      	cmp	r3, #3
 800668e:	d10c      	bne.n	80066aa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006690:	4a17      	ldr	r2, [pc, #92]	; (80066f0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	fbb2 f3f3 	udiv	r3, r2, r3
 8006698:	4a14      	ldr	r2, [pc, #80]	; (80066ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800669a:	68d2      	ldr	r2, [r2, #12]
 800669c:	0a12      	lsrs	r2, r2, #8
 800669e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80066a2:	fb02 f303 	mul.w	r3, r2, r3
 80066a6:	617b      	str	r3, [r7, #20]
    break;
 80066a8:	e00c      	b.n	80066c4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80066aa:	4a12      	ldr	r2, [pc, #72]	; (80066f4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80066b2:	4a0e      	ldr	r2, [pc, #56]	; (80066ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80066b4:	68d2      	ldr	r2, [r2, #12]
 80066b6:	0a12      	lsrs	r2, r2, #8
 80066b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80066bc:	fb02 f303 	mul.w	r3, r2, r3
 80066c0:	617b      	str	r3, [r7, #20]
    break;
 80066c2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80066c4:	4b09      	ldr	r3, [pc, #36]	; (80066ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	0e5b      	lsrs	r3, r3, #25
 80066ca:	f003 0303 	and.w	r3, r3, #3
 80066ce:	3301      	adds	r3, #1
 80066d0:	005b      	lsls	r3, r3, #1
 80066d2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80066d4:	697a      	ldr	r2, [r7, #20]
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066dc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80066de:	687b      	ldr	r3, [r7, #4]
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	371c      	adds	r7, #28
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr
 80066ec:	40021000 	.word	0x40021000
 80066f0:	016e3600 	.word	0x016e3600
 80066f4:	00f42400 	.word	0x00f42400

080066f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b086      	sub	sp, #24
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006700:	2300      	movs	r3, #0
 8006702:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006704:	2300      	movs	r3, #0
 8006706:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006710:	2b00      	cmp	r3, #0
 8006712:	f000 8098 	beq.w	8006846 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006716:	2300      	movs	r3, #0
 8006718:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800671a:	4b43      	ldr	r3, [pc, #268]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800671c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800671e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006722:	2b00      	cmp	r3, #0
 8006724:	d10d      	bne.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006726:	4b40      	ldr	r3, [pc, #256]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800672a:	4a3f      	ldr	r2, [pc, #252]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800672c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006730:	6593      	str	r3, [r2, #88]	; 0x58
 8006732:	4b3d      	ldr	r3, [pc, #244]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800673a:	60bb      	str	r3, [r7, #8]
 800673c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800673e:	2301      	movs	r3, #1
 8006740:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006742:	4b3a      	ldr	r3, [pc, #232]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a39      	ldr	r2, [pc, #228]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800674c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800674e:	f7fc fd59 	bl	8003204 <HAL_GetTick>
 8006752:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006754:	e009      	b.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006756:	f7fc fd55 	bl	8003204 <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	2b02      	cmp	r3, #2
 8006762:	d902      	bls.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	74fb      	strb	r3, [r7, #19]
        break;
 8006768:	e005      	b.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800676a:	4b30      	ldr	r3, [pc, #192]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006772:	2b00      	cmp	r3, #0
 8006774:	d0ef      	beq.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006776:	7cfb      	ldrb	r3, [r7, #19]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d159      	bne.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800677c:	4b2a      	ldr	r3, [pc, #168]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800677e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006782:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006786:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d01e      	beq.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006792:	697a      	ldr	r2, [r7, #20]
 8006794:	429a      	cmp	r2, r3
 8006796:	d019      	beq.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006798:	4b23      	ldr	r3, [pc, #140]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800679a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800679e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80067a4:	4b20      	ldr	r3, [pc, #128]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067aa:	4a1f      	ldr	r2, [pc, #124]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80067b4:	4b1c      	ldr	r3, [pc, #112]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ba:	4a1b      	ldr	r2, [pc, #108]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80067c4:	4a18      	ldr	r2, [pc, #96]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	f003 0301 	and.w	r3, r3, #1
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d016      	beq.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067d6:	f7fc fd15 	bl	8003204 <HAL_GetTick>
 80067da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067dc:	e00b      	b.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067de:	f7fc fd11 	bl	8003204 <HAL_GetTick>
 80067e2:	4602      	mov	r2, r0
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d902      	bls.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	74fb      	strb	r3, [r7, #19]
            break;
 80067f4:	e006      	b.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067f6:	4b0c      	ldr	r3, [pc, #48]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067fc:	f003 0302 	and.w	r3, r3, #2
 8006800:	2b00      	cmp	r3, #0
 8006802:	d0ec      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006804:	7cfb      	ldrb	r3, [r7, #19]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d10b      	bne.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800680a:	4b07      	ldr	r3, [pc, #28]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800680c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006810:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006818:	4903      	ldr	r1, [pc, #12]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800681a:	4313      	orrs	r3, r2
 800681c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006820:	e008      	b.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006822:	7cfb      	ldrb	r3, [r7, #19]
 8006824:	74bb      	strb	r3, [r7, #18]
 8006826:	e005      	b.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006828:	40021000 	.word	0x40021000
 800682c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006830:	7cfb      	ldrb	r3, [r7, #19]
 8006832:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006834:	7c7b      	ldrb	r3, [r7, #17]
 8006836:	2b01      	cmp	r3, #1
 8006838:	d105      	bne.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800683a:	4ba7      	ldr	r3, [pc, #668]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800683c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800683e:	4aa6      	ldr	r2, [pc, #664]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006840:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006844:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 0301 	and.w	r3, r3, #1
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00a      	beq.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006852:	4ba1      	ldr	r3, [pc, #644]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006858:	f023 0203 	bic.w	r2, r3, #3
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	499d      	ldr	r1, [pc, #628]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006862:	4313      	orrs	r3, r2
 8006864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0302 	and.w	r3, r3, #2
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00a      	beq.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006874:	4b98      	ldr	r3, [pc, #608]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800687a:	f023 020c 	bic.w	r2, r3, #12
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	4995      	ldr	r1, [pc, #596]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006884:	4313      	orrs	r3, r2
 8006886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 0304 	and.w	r3, r3, #4
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00a      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006896:	4b90      	ldr	r3, [pc, #576]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800689c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	498c      	ldr	r1, [pc, #560]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068a6:	4313      	orrs	r3, r2
 80068a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0308 	and.w	r3, r3, #8
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00a      	beq.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80068b8:	4b87      	ldr	r3, [pc, #540]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	4984      	ldr	r1, [pc, #528]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068c8:	4313      	orrs	r3, r2
 80068ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0310 	and.w	r3, r3, #16
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d00a      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80068da:	4b7f      	ldr	r3, [pc, #508]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	695b      	ldr	r3, [r3, #20]
 80068e8:	497b      	ldr	r1, [pc, #492]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068ea:	4313      	orrs	r3, r2
 80068ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0320 	and.w	r3, r3, #32
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d00a      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80068fc:	4b76      	ldr	r3, [pc, #472]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006902:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	4973      	ldr	r1, [pc, #460]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800690c:	4313      	orrs	r3, r2
 800690e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00a      	beq.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800691e:	4b6e      	ldr	r3, [pc, #440]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006924:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	69db      	ldr	r3, [r3, #28]
 800692c:	496a      	ldr	r1, [pc, #424]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800692e:	4313      	orrs	r3, r2
 8006930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800693c:	2b00      	cmp	r3, #0
 800693e:	d00a      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006940:	4b65      	ldr	r3, [pc, #404]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006946:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a1b      	ldr	r3, [r3, #32]
 800694e:	4962      	ldr	r1, [pc, #392]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006950:	4313      	orrs	r3, r2
 8006952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00a      	beq.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006962:	4b5d      	ldr	r3, [pc, #372]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006968:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006970:	4959      	ldr	r1, [pc, #356]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006972:	4313      	orrs	r3, r2
 8006974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006980:	2b00      	cmp	r3, #0
 8006982:	d00a      	beq.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006984:	4b54      	ldr	r3, [pc, #336]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006986:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800698a:	f023 0203 	bic.w	r2, r3, #3
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006992:	4951      	ldr	r1, [pc, #324]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006994:	4313      	orrs	r3, r2
 8006996:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00a      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80069a6:	4b4c      	ldr	r3, [pc, #304]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069ac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b4:	4948      	ldr	r1, [pc, #288]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069b6:	4313      	orrs	r3, r2
 80069b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d015      	beq.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80069c8:	4b43      	ldr	r3, [pc, #268]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069d6:	4940      	ldr	r1, [pc, #256]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069d8:	4313      	orrs	r3, r2
 80069da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80069e6:	d105      	bne.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069e8:	4b3b      	ldr	r3, [pc, #236]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	4a3a      	ldr	r2, [pc, #232]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80069f2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d015      	beq.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006a00:	4b35      	ldr	r3, [pc, #212]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a06:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a0e:	4932      	ldr	r1, [pc, #200]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a10:	4313      	orrs	r3, r2
 8006a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a1e:	d105      	bne.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a20:	4b2d      	ldr	r3, [pc, #180]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	4a2c      	ldr	r2, [pc, #176]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a2a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d015      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006a38:	4b27      	ldr	r3, [pc, #156]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a3e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a46:	4924      	ldr	r1, [pc, #144]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a52:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a56:	d105      	bne.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a58:	4b1f      	ldr	r3, [pc, #124]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	4a1e      	ldr	r2, [pc, #120]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a62:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d015      	beq.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006a70:	4b19      	ldr	r3, [pc, #100]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a76:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a7e:	4916      	ldr	r1, [pc, #88]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a80:	4313      	orrs	r3, r2
 8006a82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a8e:	d105      	bne.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a90:	4b11      	ldr	r3, [pc, #68]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	4a10      	ldr	r2, [pc, #64]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a9a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d019      	beq.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006aa8:	4b0b      	ldr	r3, [pc, #44]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006aae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab6:	4908      	ldr	r1, [pc, #32]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ac6:	d109      	bne.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ac8:	4b03      	ldr	r3, [pc, #12]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	4a02      	ldr	r2, [pc, #8]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ace:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ad2:	60d3      	str	r3, [r2, #12]
 8006ad4:	e002      	b.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006ad6:	bf00      	nop
 8006ad8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d015      	beq.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006ae8:	4b29      	ldr	r3, [pc, #164]	; (8006b90 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006aee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006af6:	4926      	ldr	r1, [pc, #152]	; (8006b90 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006af8:	4313      	orrs	r3, r2
 8006afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006b06:	d105      	bne.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006b08:	4b21      	ldr	r3, [pc, #132]	; (8006b90 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	4a20      	ldr	r2, [pc, #128]	; (8006b90 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b12:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d015      	beq.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006b20:	4b1b      	ldr	r3, [pc, #108]	; (8006b90 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b26:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b2e:	4918      	ldr	r1, [pc, #96]	; (8006b90 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b30:	4313      	orrs	r3, r2
 8006b32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b3e:	d105      	bne.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006b40:	4b13      	ldr	r3, [pc, #76]	; (8006b90 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	4a12      	ldr	r2, [pc, #72]	; (8006b90 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b4a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d015      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006b58:	4b0d      	ldr	r3, [pc, #52]	; (8006b90 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b66:	490a      	ldr	r1, [pc, #40]	; (8006b90 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b72:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b76:	d105      	bne.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b78:	4b05      	ldr	r3, [pc, #20]	; (8006b90 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	4a04      	ldr	r2, [pc, #16]	; (8006b90 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b82:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006b84:	7cbb      	ldrb	r3, [r7, #18]
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3718      	adds	r7, #24
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	40021000 	.word	0x40021000

08006b94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d101      	bne.n	8006ba6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e049      	b.n	8006c3a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d106      	bne.n	8006bc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f7fc f99c 	bl	8002ef8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2202      	movs	r2, #2
 8006bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	3304      	adds	r3, #4
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	4610      	mov	r0, r2
 8006bd4:	f000 ff72 	bl	8007abc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2201      	movs	r2, #1
 8006c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3708      	adds	r7, #8
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
	...

08006c44 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c52:	b2db      	uxtb	r3, r3
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d001      	beq.n	8006c5c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e04c      	b.n	8006cf6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2202      	movs	r2, #2
 8006c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a26      	ldr	r2, [pc, #152]	; (8006d04 <HAL_TIM_Base_Start+0xc0>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d022      	beq.n	8006cb4 <HAL_TIM_Base_Start+0x70>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c76:	d01d      	beq.n	8006cb4 <HAL_TIM_Base_Start+0x70>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a22      	ldr	r2, [pc, #136]	; (8006d08 <HAL_TIM_Base_Start+0xc4>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d018      	beq.n	8006cb4 <HAL_TIM_Base_Start+0x70>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a21      	ldr	r2, [pc, #132]	; (8006d0c <HAL_TIM_Base_Start+0xc8>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d013      	beq.n	8006cb4 <HAL_TIM_Base_Start+0x70>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a1f      	ldr	r2, [pc, #124]	; (8006d10 <HAL_TIM_Base_Start+0xcc>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d00e      	beq.n	8006cb4 <HAL_TIM_Base_Start+0x70>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a1e      	ldr	r2, [pc, #120]	; (8006d14 <HAL_TIM_Base_Start+0xd0>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d009      	beq.n	8006cb4 <HAL_TIM_Base_Start+0x70>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a1c      	ldr	r2, [pc, #112]	; (8006d18 <HAL_TIM_Base_Start+0xd4>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d004      	beq.n	8006cb4 <HAL_TIM_Base_Start+0x70>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a1b      	ldr	r2, [pc, #108]	; (8006d1c <HAL_TIM_Base_Start+0xd8>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d115      	bne.n	8006ce0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	689a      	ldr	r2, [r3, #8]
 8006cba:	4b19      	ldr	r3, [pc, #100]	; (8006d20 <HAL_TIM_Base_Start+0xdc>)
 8006cbc:	4013      	ands	r3, r2
 8006cbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2b06      	cmp	r3, #6
 8006cc4:	d015      	beq.n	8006cf2 <HAL_TIM_Base_Start+0xae>
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ccc:	d011      	beq.n	8006cf2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f042 0201 	orr.w	r2, r2, #1
 8006cdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cde:	e008      	b.n	8006cf2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f042 0201 	orr.w	r2, r2, #1
 8006cee:	601a      	str	r2, [r3, #0]
 8006cf0:	e000      	b.n	8006cf4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cf2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006cf4:	2300      	movs	r3, #0
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3714      	adds	r7, #20
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	40012c00 	.word	0x40012c00
 8006d08:	40000400 	.word	0x40000400
 8006d0c:	40000800 	.word	0x40000800
 8006d10:	40000c00 	.word	0x40000c00
 8006d14:	40013400 	.word	0x40013400
 8006d18:	40014000 	.word	0x40014000
 8006d1c:	40015000 	.word	0x40015000
 8006d20:	00010007 	.word	0x00010007

08006d24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b085      	sub	sp, #20
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d001      	beq.n	8006d3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	e054      	b.n	8006de6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2202      	movs	r2, #2
 8006d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68da      	ldr	r2, [r3, #12]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f042 0201 	orr.w	r2, r2, #1
 8006d52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a26      	ldr	r2, [pc, #152]	; (8006df4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d022      	beq.n	8006da4 <HAL_TIM_Base_Start_IT+0x80>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d66:	d01d      	beq.n	8006da4 <HAL_TIM_Base_Start_IT+0x80>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a22      	ldr	r2, [pc, #136]	; (8006df8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d018      	beq.n	8006da4 <HAL_TIM_Base_Start_IT+0x80>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a21      	ldr	r2, [pc, #132]	; (8006dfc <HAL_TIM_Base_Start_IT+0xd8>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d013      	beq.n	8006da4 <HAL_TIM_Base_Start_IT+0x80>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a1f      	ldr	r2, [pc, #124]	; (8006e00 <HAL_TIM_Base_Start_IT+0xdc>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d00e      	beq.n	8006da4 <HAL_TIM_Base_Start_IT+0x80>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a1e      	ldr	r2, [pc, #120]	; (8006e04 <HAL_TIM_Base_Start_IT+0xe0>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d009      	beq.n	8006da4 <HAL_TIM_Base_Start_IT+0x80>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a1c      	ldr	r2, [pc, #112]	; (8006e08 <HAL_TIM_Base_Start_IT+0xe4>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d004      	beq.n	8006da4 <HAL_TIM_Base_Start_IT+0x80>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a1b      	ldr	r2, [pc, #108]	; (8006e0c <HAL_TIM_Base_Start_IT+0xe8>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d115      	bne.n	8006dd0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	689a      	ldr	r2, [r3, #8]
 8006daa:	4b19      	ldr	r3, [pc, #100]	; (8006e10 <HAL_TIM_Base_Start_IT+0xec>)
 8006dac:	4013      	ands	r3, r2
 8006dae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2b06      	cmp	r3, #6
 8006db4:	d015      	beq.n	8006de2 <HAL_TIM_Base_Start_IT+0xbe>
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dbc:	d011      	beq.n	8006de2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f042 0201 	orr.w	r2, r2, #1
 8006dcc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dce:	e008      	b.n	8006de2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f042 0201 	orr.w	r2, r2, #1
 8006dde:	601a      	str	r2, [r3, #0]
 8006de0:	e000      	b.n	8006de4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006de2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3714      	adds	r7, #20
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	40012c00 	.word	0x40012c00
 8006df8:	40000400 	.word	0x40000400
 8006dfc:	40000800 	.word	0x40000800
 8006e00:	40000c00 	.word	0x40000c00
 8006e04:	40013400 	.word	0x40013400
 8006e08:	40014000 	.word	0x40014000
 8006e0c:	40015000 	.word	0x40015000
 8006e10:	00010007 	.word	0x00010007

08006e14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d101      	bne.n	8006e26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e049      	b.n	8006eba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d106      	bne.n	8006e40 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 f841 	bl	8006ec2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2202      	movs	r2, #2
 8006e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	3304      	adds	r3, #4
 8006e50:	4619      	mov	r1, r3
 8006e52:	4610      	mov	r0, r2
 8006e54:	f000 fe32 	bl	8007abc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006eb8:	2300      	movs	r3, #0
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3708      	adds	r7, #8
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}

08006ec2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006ec2:	b480      	push	{r7}
 8006ec4:	b083      	sub	sp, #12
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006eca:	bf00      	nop
 8006ecc:	370c      	adds	r7, #12
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
	...

08006ed8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b084      	sub	sp, #16
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d109      	bne.n	8006efc <HAL_TIM_PWM_Start+0x24>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	bf14      	ite	ne
 8006ef4:	2301      	movne	r3, #1
 8006ef6:	2300      	moveq	r3, #0
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	e03c      	b.n	8006f76 <HAL_TIM_PWM_Start+0x9e>
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	2b04      	cmp	r3, #4
 8006f00:	d109      	bne.n	8006f16 <HAL_TIM_PWM_Start+0x3e>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	bf14      	ite	ne
 8006f0e:	2301      	movne	r3, #1
 8006f10:	2300      	moveq	r3, #0
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	e02f      	b.n	8006f76 <HAL_TIM_PWM_Start+0x9e>
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b08      	cmp	r3, #8
 8006f1a:	d109      	bne.n	8006f30 <HAL_TIM_PWM_Start+0x58>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	bf14      	ite	ne
 8006f28:	2301      	movne	r3, #1
 8006f2a:	2300      	moveq	r3, #0
 8006f2c:	b2db      	uxtb	r3, r3
 8006f2e:	e022      	b.n	8006f76 <HAL_TIM_PWM_Start+0x9e>
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	2b0c      	cmp	r3, #12
 8006f34:	d109      	bne.n	8006f4a <HAL_TIM_PWM_Start+0x72>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	bf14      	ite	ne
 8006f42:	2301      	movne	r3, #1
 8006f44:	2300      	moveq	r3, #0
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	e015      	b.n	8006f76 <HAL_TIM_PWM_Start+0x9e>
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	2b10      	cmp	r3, #16
 8006f4e:	d109      	bne.n	8006f64 <HAL_TIM_PWM_Start+0x8c>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	bf14      	ite	ne
 8006f5c:	2301      	movne	r3, #1
 8006f5e:	2300      	moveq	r3, #0
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	e008      	b.n	8006f76 <HAL_TIM_PWM_Start+0x9e>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	bf14      	ite	ne
 8006f70:	2301      	movne	r3, #1
 8006f72:	2300      	moveq	r3, #0
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d001      	beq.n	8006f7e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e0a6      	b.n	80070cc <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d104      	bne.n	8006f8e <HAL_TIM_PWM_Start+0xb6>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2202      	movs	r2, #2
 8006f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f8c:	e023      	b.n	8006fd6 <HAL_TIM_PWM_Start+0xfe>
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	2b04      	cmp	r3, #4
 8006f92:	d104      	bne.n	8006f9e <HAL_TIM_PWM_Start+0xc6>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2202      	movs	r2, #2
 8006f98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f9c:	e01b      	b.n	8006fd6 <HAL_TIM_PWM_Start+0xfe>
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	2b08      	cmp	r3, #8
 8006fa2:	d104      	bne.n	8006fae <HAL_TIM_PWM_Start+0xd6>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2202      	movs	r2, #2
 8006fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006fac:	e013      	b.n	8006fd6 <HAL_TIM_PWM_Start+0xfe>
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	2b0c      	cmp	r3, #12
 8006fb2:	d104      	bne.n	8006fbe <HAL_TIM_PWM_Start+0xe6>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2202      	movs	r2, #2
 8006fb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006fbc:	e00b      	b.n	8006fd6 <HAL_TIM_PWM_Start+0xfe>
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	2b10      	cmp	r3, #16
 8006fc2:	d104      	bne.n	8006fce <HAL_TIM_PWM_Start+0xf6>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2202      	movs	r2, #2
 8006fc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006fcc:	e003      	b.n	8006fd6 <HAL_TIM_PWM_Start+0xfe>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2202      	movs	r2, #2
 8006fd2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	6839      	ldr	r1, [r7, #0]
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f001 f9e6 	bl	80083b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a3a      	ldr	r2, [pc, #232]	; (80070d4 <HAL_TIM_PWM_Start+0x1fc>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d018      	beq.n	8007020 <HAL_TIM_PWM_Start+0x148>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a39      	ldr	r2, [pc, #228]	; (80070d8 <HAL_TIM_PWM_Start+0x200>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d013      	beq.n	8007020 <HAL_TIM_PWM_Start+0x148>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a37      	ldr	r2, [pc, #220]	; (80070dc <HAL_TIM_PWM_Start+0x204>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d00e      	beq.n	8007020 <HAL_TIM_PWM_Start+0x148>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a36      	ldr	r2, [pc, #216]	; (80070e0 <HAL_TIM_PWM_Start+0x208>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d009      	beq.n	8007020 <HAL_TIM_PWM_Start+0x148>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a34      	ldr	r2, [pc, #208]	; (80070e4 <HAL_TIM_PWM_Start+0x20c>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d004      	beq.n	8007020 <HAL_TIM_PWM_Start+0x148>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a33      	ldr	r2, [pc, #204]	; (80070e8 <HAL_TIM_PWM_Start+0x210>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d101      	bne.n	8007024 <HAL_TIM_PWM_Start+0x14c>
 8007020:	2301      	movs	r3, #1
 8007022:	e000      	b.n	8007026 <HAL_TIM_PWM_Start+0x14e>
 8007024:	2300      	movs	r3, #0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d007      	beq.n	800703a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007038:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a25      	ldr	r2, [pc, #148]	; (80070d4 <HAL_TIM_PWM_Start+0x1fc>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d022      	beq.n	800708a <HAL_TIM_PWM_Start+0x1b2>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800704c:	d01d      	beq.n	800708a <HAL_TIM_PWM_Start+0x1b2>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a26      	ldr	r2, [pc, #152]	; (80070ec <HAL_TIM_PWM_Start+0x214>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d018      	beq.n	800708a <HAL_TIM_PWM_Start+0x1b2>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a24      	ldr	r2, [pc, #144]	; (80070f0 <HAL_TIM_PWM_Start+0x218>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d013      	beq.n	800708a <HAL_TIM_PWM_Start+0x1b2>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a23      	ldr	r2, [pc, #140]	; (80070f4 <HAL_TIM_PWM_Start+0x21c>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d00e      	beq.n	800708a <HAL_TIM_PWM_Start+0x1b2>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a19      	ldr	r2, [pc, #100]	; (80070d8 <HAL_TIM_PWM_Start+0x200>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d009      	beq.n	800708a <HAL_TIM_PWM_Start+0x1b2>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a18      	ldr	r2, [pc, #96]	; (80070dc <HAL_TIM_PWM_Start+0x204>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d004      	beq.n	800708a <HAL_TIM_PWM_Start+0x1b2>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a18      	ldr	r2, [pc, #96]	; (80070e8 <HAL_TIM_PWM_Start+0x210>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d115      	bne.n	80070b6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	689a      	ldr	r2, [r3, #8]
 8007090:	4b19      	ldr	r3, [pc, #100]	; (80070f8 <HAL_TIM_PWM_Start+0x220>)
 8007092:	4013      	ands	r3, r2
 8007094:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2b06      	cmp	r3, #6
 800709a:	d015      	beq.n	80070c8 <HAL_TIM_PWM_Start+0x1f0>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070a2:	d011      	beq.n	80070c8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f042 0201 	orr.w	r2, r2, #1
 80070b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070b4:	e008      	b.n	80070c8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f042 0201 	orr.w	r2, r2, #1
 80070c4:	601a      	str	r2, [r3, #0]
 80070c6:	e000      	b.n	80070ca <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070c8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80070ca:	2300      	movs	r3, #0
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3710      	adds	r7, #16
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}
 80070d4:	40012c00 	.word	0x40012c00
 80070d8:	40013400 	.word	0x40013400
 80070dc:	40014000 	.word	0x40014000
 80070e0:	40014400 	.word	0x40014400
 80070e4:	40014800 	.word	0x40014800
 80070e8:	40015000 	.word	0x40015000
 80070ec:	40000400 	.word	0x40000400
 80070f0:	40000800 	.word	0x40000800
 80070f4:	40000c00 	.word	0x40000c00
 80070f8:	00010007 	.word	0x00010007

080070fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b086      	sub	sp, #24
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d101      	bne.n	8007110 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	e097      	b.n	8007240 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007116:	b2db      	uxtb	r3, r3
 8007118:	2b00      	cmp	r3, #0
 800711a:	d106      	bne.n	800712a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f7fb fea3 	bl	8002e70 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2202      	movs	r2, #2
 800712e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	6812      	ldr	r2, [r2, #0]
 800713c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8007140:	f023 0307 	bic.w	r3, r3, #7
 8007144:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	3304      	adds	r3, #4
 800714e:	4619      	mov	r1, r3
 8007150:	4610      	mov	r0, r2
 8007152:	f000 fcb3 	bl	8007abc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	699b      	ldr	r3, [r3, #24]
 8007164:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	6a1b      	ldr	r3, [r3, #32]
 800716c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	697a      	ldr	r2, [r7, #20]
 8007174:	4313      	orrs	r3, r2
 8007176:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800717e:	f023 0303 	bic.w	r3, r3, #3
 8007182:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	689a      	ldr	r2, [r3, #8]
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	699b      	ldr	r3, [r3, #24]
 800718c:	021b      	lsls	r3, r3, #8
 800718e:	4313      	orrs	r3, r2
 8007190:	693a      	ldr	r2, [r7, #16]
 8007192:	4313      	orrs	r3, r2
 8007194:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800719c:	f023 030c 	bic.w	r3, r3, #12
 80071a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	68da      	ldr	r2, [r3, #12]
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	69db      	ldr	r3, [r3, #28]
 80071b6:	021b      	lsls	r3, r3, #8
 80071b8:	4313      	orrs	r3, r2
 80071ba:	693a      	ldr	r2, [r7, #16]
 80071bc:	4313      	orrs	r3, r2
 80071be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	691b      	ldr	r3, [r3, #16]
 80071c4:	011a      	lsls	r2, r3, #4
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	031b      	lsls	r3, r3, #12
 80071cc:	4313      	orrs	r3, r2
 80071ce:	693a      	ldr	r2, [r7, #16]
 80071d0:	4313      	orrs	r3, r2
 80071d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80071da:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80071e2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	685a      	ldr	r2, [r3, #4]
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	695b      	ldr	r3, [r3, #20]
 80071ec:	011b      	lsls	r3, r3, #4
 80071ee:	4313      	orrs	r3, r2
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	697a      	ldr	r2, [r7, #20]
 80071fc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	693a      	ldr	r2, [r7, #16]
 8007204:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68fa      	ldr	r2, [r7, #12]
 800720c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2201      	movs	r2, #1
 8007212:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2201      	movs	r2, #1
 800721a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2201      	movs	r2, #1
 8007222:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2201      	movs	r2, #1
 800722a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2201      	movs	r2, #1
 8007232:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2201      	movs	r2, #1
 800723a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3718      	adds	r7, #24
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b084      	sub	sp, #16
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007258:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007260:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007268:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007270:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d110      	bne.n	800729a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007278:	7bfb      	ldrb	r3, [r7, #15]
 800727a:	2b01      	cmp	r3, #1
 800727c:	d102      	bne.n	8007284 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800727e:	7b7b      	ldrb	r3, [r7, #13]
 8007280:	2b01      	cmp	r3, #1
 8007282:	d001      	beq.n	8007288 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007284:	2301      	movs	r3, #1
 8007286:	e069      	b.n	800735c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2202      	movs	r2, #2
 800728c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2202      	movs	r2, #2
 8007294:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007298:	e031      	b.n	80072fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	2b04      	cmp	r3, #4
 800729e:	d110      	bne.n	80072c2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80072a0:	7bbb      	ldrb	r3, [r7, #14]
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d102      	bne.n	80072ac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80072a6:	7b3b      	ldrb	r3, [r7, #12]
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d001      	beq.n	80072b0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	e055      	b.n	800735c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2202      	movs	r2, #2
 80072b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2202      	movs	r2, #2
 80072bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80072c0:	e01d      	b.n	80072fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80072c2:	7bfb      	ldrb	r3, [r7, #15]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d108      	bne.n	80072da <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80072c8:	7bbb      	ldrb	r3, [r7, #14]
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d105      	bne.n	80072da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80072ce:	7b7b      	ldrb	r3, [r7, #13]
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d102      	bne.n	80072da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80072d4:	7b3b      	ldrb	r3, [r7, #12]
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d001      	beq.n	80072de <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	e03e      	b.n	800735c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2202      	movs	r2, #2
 80072e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2202      	movs	r2, #2
 80072ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2202      	movs	r2, #2
 80072f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2202      	movs	r2, #2
 80072fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d003      	beq.n	800730c <HAL_TIM_Encoder_Start+0xc4>
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	2b04      	cmp	r3, #4
 8007308:	d008      	beq.n	800731c <HAL_TIM_Encoder_Start+0xd4>
 800730a:	e00f      	b.n	800732c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	2201      	movs	r2, #1
 8007312:	2100      	movs	r1, #0
 8007314:	4618      	mov	r0, r3
 8007316:	f001 f84b 	bl	80083b0 <TIM_CCxChannelCmd>
      break;
 800731a:	e016      	b.n	800734a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2201      	movs	r2, #1
 8007322:	2104      	movs	r1, #4
 8007324:	4618      	mov	r0, r3
 8007326:	f001 f843 	bl	80083b0 <TIM_CCxChannelCmd>
      break;
 800732a:	e00e      	b.n	800734a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2201      	movs	r2, #1
 8007332:	2100      	movs	r1, #0
 8007334:	4618      	mov	r0, r3
 8007336:	f001 f83b 	bl	80083b0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	2201      	movs	r2, #1
 8007340:	2104      	movs	r1, #4
 8007342:	4618      	mov	r0, r3
 8007344:	f001 f834 	bl	80083b0 <TIM_CCxChannelCmd>
      break;
 8007348:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	681a      	ldr	r2, [r3, #0]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f042 0201 	orr.w	r2, r2, #1
 8007358:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800735a:	2300      	movs	r3, #0
}
 800735c:	4618      	mov	r0, r3
 800735e:	3710      	adds	r7, #16
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}

08007364 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b084      	sub	sp, #16
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	68db      	ldr	r3, [r3, #12]
 8007372:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	f003 0302 	and.w	r3, r3, #2
 8007382:	2b00      	cmp	r3, #0
 8007384:	d020      	beq.n	80073c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	f003 0302 	and.w	r3, r3, #2
 800738c:	2b00      	cmp	r3, #0
 800738e:	d01b      	beq.n	80073c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f06f 0202 	mvn.w	r2, #2
 8007398:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2201      	movs	r2, #1
 800739e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	699b      	ldr	r3, [r3, #24]
 80073a6:	f003 0303 	and.w	r3, r3, #3
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d003      	beq.n	80073b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 fb66 	bl	8007a80 <HAL_TIM_IC_CaptureCallback>
 80073b4:	e005      	b.n	80073c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 fb58 	bl	8007a6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 fb69 	bl	8007a94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2200      	movs	r2, #0
 80073c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	f003 0304 	and.w	r3, r3, #4
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d020      	beq.n	8007414 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f003 0304 	and.w	r3, r3, #4
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d01b      	beq.n	8007414 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f06f 0204 	mvn.w	r2, #4
 80073e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2202      	movs	r2, #2
 80073ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	699b      	ldr	r3, [r3, #24]
 80073f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d003      	beq.n	8007402 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 fb40 	bl	8007a80 <HAL_TIM_IC_CaptureCallback>
 8007400:	e005      	b.n	800740e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 fb32 	bl	8007a6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 fb43 	bl	8007a94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	f003 0308 	and.w	r3, r3, #8
 800741a:	2b00      	cmp	r3, #0
 800741c:	d020      	beq.n	8007460 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	f003 0308 	and.w	r3, r3, #8
 8007424:	2b00      	cmp	r3, #0
 8007426:	d01b      	beq.n	8007460 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f06f 0208 	mvn.w	r2, #8
 8007430:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2204      	movs	r2, #4
 8007436:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	69db      	ldr	r3, [r3, #28]
 800743e:	f003 0303 	and.w	r3, r3, #3
 8007442:	2b00      	cmp	r3, #0
 8007444:	d003      	beq.n	800744e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f000 fb1a 	bl	8007a80 <HAL_TIM_IC_CaptureCallback>
 800744c:	e005      	b.n	800745a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 fb0c 	bl	8007a6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f000 fb1d 	bl	8007a94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	f003 0310 	and.w	r3, r3, #16
 8007466:	2b00      	cmp	r3, #0
 8007468:	d020      	beq.n	80074ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	f003 0310 	and.w	r3, r3, #16
 8007470:	2b00      	cmp	r3, #0
 8007472:	d01b      	beq.n	80074ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f06f 0210 	mvn.w	r2, #16
 800747c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2208      	movs	r2, #8
 8007482:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	69db      	ldr	r3, [r3, #28]
 800748a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800748e:	2b00      	cmp	r3, #0
 8007490:	d003      	beq.n	800749a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 faf4 	bl	8007a80 <HAL_TIM_IC_CaptureCallback>
 8007498:	e005      	b.n	80074a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f000 fae6 	bl	8007a6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f000 faf7 	bl	8007a94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	f003 0301 	and.w	r3, r3, #1
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d00c      	beq.n	80074d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f003 0301 	and.w	r3, r3, #1
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d007      	beq.n	80074d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f06f 0201 	mvn.w	r2, #1
 80074c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 fac4 	bl	8007a58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d104      	bne.n	80074e4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d00c      	beq.n	80074fe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d007      	beq.n	80074fe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 80074f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f001 f81f 	bl	800853c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007504:	2b00      	cmp	r3, #0
 8007506:	d00c      	beq.n	8007522 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800750e:	2b00      	cmp	r3, #0
 8007510:	d007      	beq.n	8007522 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800751a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f001 f817 	bl	8008550 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00c      	beq.n	8007546 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007532:	2b00      	cmp	r3, #0
 8007534:	d007      	beq.n	8007546 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800753e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 fab1 	bl	8007aa8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	f003 0320 	and.w	r3, r3, #32
 800754c:	2b00      	cmp	r3, #0
 800754e:	d00c      	beq.n	800756a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f003 0320 	and.w	r3, r3, #32
 8007556:	2b00      	cmp	r3, #0
 8007558:	d007      	beq.n	800756a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f06f 0220 	mvn.w	r2, #32
 8007562:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f000 ffdf 	bl	8008528 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007570:	2b00      	cmp	r3, #0
 8007572:	d00c      	beq.n	800758e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800757a:	2b00      	cmp	r3, #0
 800757c:	d007      	beq.n	800758e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8007586:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 ffeb 	bl	8008564 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007594:	2b00      	cmp	r3, #0
 8007596:	d00c      	beq.n	80075b2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d007      	beq.n	80075b2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80075aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f000 ffe3 	bl	8008578 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00c      	beq.n	80075d6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d007      	beq.n	80075d6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80075ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 ffdb 	bl	800858c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d00c      	beq.n	80075fa <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d007      	beq.n	80075fa <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80075f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 ffd3 	bl	80085a0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80075fa:	bf00      	nop
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
	...

08007604 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b086      	sub	sp, #24
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007610:	2300      	movs	r3, #0
 8007612:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800761a:	2b01      	cmp	r3, #1
 800761c:	d101      	bne.n	8007622 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800761e:	2302      	movs	r3, #2
 8007620:	e0ff      	b.n	8007822 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2201      	movs	r2, #1
 8007626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2b14      	cmp	r3, #20
 800762e:	f200 80f0 	bhi.w	8007812 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007632:	a201      	add	r2, pc, #4	; (adr r2, 8007638 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007638:	0800768d 	.word	0x0800768d
 800763c:	08007813 	.word	0x08007813
 8007640:	08007813 	.word	0x08007813
 8007644:	08007813 	.word	0x08007813
 8007648:	080076cd 	.word	0x080076cd
 800764c:	08007813 	.word	0x08007813
 8007650:	08007813 	.word	0x08007813
 8007654:	08007813 	.word	0x08007813
 8007658:	0800770f 	.word	0x0800770f
 800765c:	08007813 	.word	0x08007813
 8007660:	08007813 	.word	0x08007813
 8007664:	08007813 	.word	0x08007813
 8007668:	0800774f 	.word	0x0800774f
 800766c:	08007813 	.word	0x08007813
 8007670:	08007813 	.word	0x08007813
 8007674:	08007813 	.word	0x08007813
 8007678:	08007791 	.word	0x08007791
 800767c:	08007813 	.word	0x08007813
 8007680:	08007813 	.word	0x08007813
 8007684:	08007813 	.word	0x08007813
 8007688:	080077d1 	.word	0x080077d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	68b9      	ldr	r1, [r7, #8]
 8007692:	4618      	mov	r0, r3
 8007694:	f000 fac6 	bl	8007c24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	699a      	ldr	r2, [r3, #24]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f042 0208 	orr.w	r2, r2, #8
 80076a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	699a      	ldr	r2, [r3, #24]
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f022 0204 	bic.w	r2, r2, #4
 80076b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	6999      	ldr	r1, [r3, #24]
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	691a      	ldr	r2, [r3, #16]
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	430a      	orrs	r2, r1
 80076c8:	619a      	str	r2, [r3, #24]
      break;
 80076ca:	e0a5      	b.n	8007818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	68b9      	ldr	r1, [r7, #8]
 80076d2:	4618      	mov	r0, r3
 80076d4:	f000 fb40 	bl	8007d58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	699a      	ldr	r2, [r3, #24]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	699a      	ldr	r2, [r3, #24]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	6999      	ldr	r1, [r3, #24]
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	021a      	lsls	r2, r3, #8
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	430a      	orrs	r2, r1
 800770a:	619a      	str	r2, [r3, #24]
      break;
 800770c:	e084      	b.n	8007818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68b9      	ldr	r1, [r7, #8]
 8007714:	4618      	mov	r0, r3
 8007716:	f000 fbb3 	bl	8007e80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	69da      	ldr	r2, [r3, #28]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f042 0208 	orr.w	r2, r2, #8
 8007728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	69da      	ldr	r2, [r3, #28]
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f022 0204 	bic.w	r2, r2, #4
 8007738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	69d9      	ldr	r1, [r3, #28]
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	691a      	ldr	r2, [r3, #16]
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	430a      	orrs	r2, r1
 800774a:	61da      	str	r2, [r3, #28]
      break;
 800774c:	e064      	b.n	8007818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	68b9      	ldr	r1, [r7, #8]
 8007754:	4618      	mov	r0, r3
 8007756:	f000 fc25 	bl	8007fa4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	69da      	ldr	r2, [r3, #28]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007768:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	69da      	ldr	r2, [r3, #28]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007778:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	69d9      	ldr	r1, [r3, #28]
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	691b      	ldr	r3, [r3, #16]
 8007784:	021a      	lsls	r2, r3, #8
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	430a      	orrs	r2, r1
 800778c:	61da      	str	r2, [r3, #28]
      break;
 800778e:	e043      	b.n	8007818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	68b9      	ldr	r1, [r7, #8]
 8007796:	4618      	mov	r0, r3
 8007798:	f000 fc98 	bl	80080cc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f042 0208 	orr.w	r2, r2, #8
 80077aa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f022 0204 	bic.w	r2, r2, #4
 80077ba:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	691a      	ldr	r2, [r3, #16]
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	430a      	orrs	r2, r1
 80077cc:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80077ce:	e023      	b.n	8007818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	68b9      	ldr	r1, [r7, #8]
 80077d6:	4618      	mov	r0, r3
 80077d8:	f000 fce2 	bl	80081a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077ea:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077fa:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	021a      	lsls	r2, r3, #8
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	430a      	orrs	r2, r1
 800780e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8007810:	e002      	b.n	8007818 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	75fb      	strb	r3, [r7, #23]
      break;
 8007816:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007820:	7dfb      	ldrb	r3, [r7, #23]
}
 8007822:	4618      	mov	r0, r3
 8007824:	3718      	adds	r7, #24
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}
 800782a:	bf00      	nop

0800782c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b084      	sub	sp, #16
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007836:	2300      	movs	r3, #0
 8007838:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007840:	2b01      	cmp	r3, #1
 8007842:	d101      	bne.n	8007848 <HAL_TIM_ConfigClockSource+0x1c>
 8007844:	2302      	movs	r3, #2
 8007846:	e0f6      	b.n	8007a36 <HAL_TIM_ConfigClockSource+0x20a>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2201      	movs	r2, #1
 800784c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2202      	movs	r2, #2
 8007854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8007866:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800786a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007872:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	68ba      	ldr	r2, [r7, #8]
 800787a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a6f      	ldr	r2, [pc, #444]	; (8007a40 <HAL_TIM_ConfigClockSource+0x214>)
 8007882:	4293      	cmp	r3, r2
 8007884:	f000 80c1 	beq.w	8007a0a <HAL_TIM_ConfigClockSource+0x1de>
 8007888:	4a6d      	ldr	r2, [pc, #436]	; (8007a40 <HAL_TIM_ConfigClockSource+0x214>)
 800788a:	4293      	cmp	r3, r2
 800788c:	f200 80c6 	bhi.w	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 8007890:	4a6c      	ldr	r2, [pc, #432]	; (8007a44 <HAL_TIM_ConfigClockSource+0x218>)
 8007892:	4293      	cmp	r3, r2
 8007894:	f000 80b9 	beq.w	8007a0a <HAL_TIM_ConfigClockSource+0x1de>
 8007898:	4a6a      	ldr	r2, [pc, #424]	; (8007a44 <HAL_TIM_ConfigClockSource+0x218>)
 800789a:	4293      	cmp	r3, r2
 800789c:	f200 80be 	bhi.w	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 80078a0:	4a69      	ldr	r2, [pc, #420]	; (8007a48 <HAL_TIM_ConfigClockSource+0x21c>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	f000 80b1 	beq.w	8007a0a <HAL_TIM_ConfigClockSource+0x1de>
 80078a8:	4a67      	ldr	r2, [pc, #412]	; (8007a48 <HAL_TIM_ConfigClockSource+0x21c>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	f200 80b6 	bhi.w	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 80078b0:	4a66      	ldr	r2, [pc, #408]	; (8007a4c <HAL_TIM_ConfigClockSource+0x220>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	f000 80a9 	beq.w	8007a0a <HAL_TIM_ConfigClockSource+0x1de>
 80078b8:	4a64      	ldr	r2, [pc, #400]	; (8007a4c <HAL_TIM_ConfigClockSource+0x220>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	f200 80ae 	bhi.w	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 80078c0:	4a63      	ldr	r2, [pc, #396]	; (8007a50 <HAL_TIM_ConfigClockSource+0x224>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	f000 80a1 	beq.w	8007a0a <HAL_TIM_ConfigClockSource+0x1de>
 80078c8:	4a61      	ldr	r2, [pc, #388]	; (8007a50 <HAL_TIM_ConfigClockSource+0x224>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	f200 80a6 	bhi.w	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 80078d0:	4a60      	ldr	r2, [pc, #384]	; (8007a54 <HAL_TIM_ConfigClockSource+0x228>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	f000 8099 	beq.w	8007a0a <HAL_TIM_ConfigClockSource+0x1de>
 80078d8:	4a5e      	ldr	r2, [pc, #376]	; (8007a54 <HAL_TIM_ConfigClockSource+0x228>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	f200 809e 	bhi.w	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 80078e0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80078e4:	f000 8091 	beq.w	8007a0a <HAL_TIM_ConfigClockSource+0x1de>
 80078e8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80078ec:	f200 8096 	bhi.w	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 80078f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078f4:	f000 8089 	beq.w	8007a0a <HAL_TIM_ConfigClockSource+0x1de>
 80078f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078fc:	f200 808e 	bhi.w	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 8007900:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007904:	d03e      	beq.n	8007984 <HAL_TIM_ConfigClockSource+0x158>
 8007906:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800790a:	f200 8087 	bhi.w	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 800790e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007912:	f000 8086 	beq.w	8007a22 <HAL_TIM_ConfigClockSource+0x1f6>
 8007916:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800791a:	d87f      	bhi.n	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 800791c:	2b70      	cmp	r3, #112	; 0x70
 800791e:	d01a      	beq.n	8007956 <HAL_TIM_ConfigClockSource+0x12a>
 8007920:	2b70      	cmp	r3, #112	; 0x70
 8007922:	d87b      	bhi.n	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 8007924:	2b60      	cmp	r3, #96	; 0x60
 8007926:	d050      	beq.n	80079ca <HAL_TIM_ConfigClockSource+0x19e>
 8007928:	2b60      	cmp	r3, #96	; 0x60
 800792a:	d877      	bhi.n	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 800792c:	2b50      	cmp	r3, #80	; 0x50
 800792e:	d03c      	beq.n	80079aa <HAL_TIM_ConfigClockSource+0x17e>
 8007930:	2b50      	cmp	r3, #80	; 0x50
 8007932:	d873      	bhi.n	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 8007934:	2b40      	cmp	r3, #64	; 0x40
 8007936:	d058      	beq.n	80079ea <HAL_TIM_ConfigClockSource+0x1be>
 8007938:	2b40      	cmp	r3, #64	; 0x40
 800793a:	d86f      	bhi.n	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 800793c:	2b30      	cmp	r3, #48	; 0x30
 800793e:	d064      	beq.n	8007a0a <HAL_TIM_ConfigClockSource+0x1de>
 8007940:	2b30      	cmp	r3, #48	; 0x30
 8007942:	d86b      	bhi.n	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 8007944:	2b20      	cmp	r3, #32
 8007946:	d060      	beq.n	8007a0a <HAL_TIM_ConfigClockSource+0x1de>
 8007948:	2b20      	cmp	r3, #32
 800794a:	d867      	bhi.n	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
 800794c:	2b00      	cmp	r3, #0
 800794e:	d05c      	beq.n	8007a0a <HAL_TIM_ConfigClockSource+0x1de>
 8007950:	2b10      	cmp	r3, #16
 8007952:	d05a      	beq.n	8007a0a <HAL_TIM_ConfigClockSource+0x1de>
 8007954:	e062      	b.n	8007a1c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007966:	f000 fd03 	bl	8008370 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007978:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	68ba      	ldr	r2, [r7, #8]
 8007980:	609a      	str	r2, [r3, #8]
      break;
 8007982:	e04f      	b.n	8007a24 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007994:	f000 fcec 	bl	8008370 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	689a      	ldr	r2, [r3, #8]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80079a6:	609a      	str	r2, [r3, #8]
      break;
 80079a8:	e03c      	b.n	8007a24 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079b6:	461a      	mov	r2, r3
 80079b8:	f000 fc5e 	bl	8008278 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2150      	movs	r1, #80	; 0x50
 80079c2:	4618      	mov	r0, r3
 80079c4:	f000 fcb7 	bl	8008336 <TIM_ITRx_SetConfig>
      break;
 80079c8:	e02c      	b.n	8007a24 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80079d6:	461a      	mov	r2, r3
 80079d8:	f000 fc7d 	bl	80082d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	2160      	movs	r1, #96	; 0x60
 80079e2:	4618      	mov	r0, r3
 80079e4:	f000 fca7 	bl	8008336 <TIM_ITRx_SetConfig>
      break;
 80079e8:	e01c      	b.n	8007a24 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079f6:	461a      	mov	r2, r3
 80079f8:	f000 fc3e 	bl	8008278 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	2140      	movs	r1, #64	; 0x40
 8007a02:	4618      	mov	r0, r3
 8007a04:	f000 fc97 	bl	8008336 <TIM_ITRx_SetConfig>
      break;
 8007a08:	e00c      	b.n	8007a24 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681a      	ldr	r2, [r3, #0]
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4619      	mov	r1, r3
 8007a14:	4610      	mov	r0, r2
 8007a16:	f000 fc8e 	bl	8008336 <TIM_ITRx_SetConfig>
      break;
 8007a1a:	e003      	b.n	8007a24 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	73fb      	strb	r3, [r7, #15]
      break;
 8007a20:	e000      	b.n	8007a24 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8007a22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3710      	adds	r7, #16
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	00100070 	.word	0x00100070
 8007a44:	00100060 	.word	0x00100060
 8007a48:	00100050 	.word	0x00100050
 8007a4c:	00100040 	.word	0x00100040
 8007a50:	00100030 	.word	0x00100030
 8007a54:	00100020 	.word	0x00100020

08007a58 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007a60:	bf00      	nop
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b083      	sub	sp, #12
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a88:	bf00      	nop
 8007a8a:	370c      	adds	r7, #12
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr

08007a94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a9c:	bf00      	nop
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ab0:	bf00      	nop
 8007ab2:	370c      	adds	r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr

08007abc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b085      	sub	sp, #20
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
 8007ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4a4c      	ldr	r2, [pc, #304]	; (8007c00 <TIM_Base_SetConfig+0x144>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d017      	beq.n	8007b04 <TIM_Base_SetConfig+0x48>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ada:	d013      	beq.n	8007b04 <TIM_Base_SetConfig+0x48>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	4a49      	ldr	r2, [pc, #292]	; (8007c04 <TIM_Base_SetConfig+0x148>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d00f      	beq.n	8007b04 <TIM_Base_SetConfig+0x48>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	4a48      	ldr	r2, [pc, #288]	; (8007c08 <TIM_Base_SetConfig+0x14c>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d00b      	beq.n	8007b04 <TIM_Base_SetConfig+0x48>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	4a47      	ldr	r2, [pc, #284]	; (8007c0c <TIM_Base_SetConfig+0x150>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d007      	beq.n	8007b04 <TIM_Base_SetConfig+0x48>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	4a46      	ldr	r2, [pc, #280]	; (8007c10 <TIM_Base_SetConfig+0x154>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d003      	beq.n	8007b04 <TIM_Base_SetConfig+0x48>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a45      	ldr	r2, [pc, #276]	; (8007c14 <TIM_Base_SetConfig+0x158>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d108      	bne.n	8007b16 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	68fa      	ldr	r2, [r7, #12]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	4a39      	ldr	r2, [pc, #228]	; (8007c00 <TIM_Base_SetConfig+0x144>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d023      	beq.n	8007b66 <TIM_Base_SetConfig+0xaa>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b24:	d01f      	beq.n	8007b66 <TIM_Base_SetConfig+0xaa>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a36      	ldr	r2, [pc, #216]	; (8007c04 <TIM_Base_SetConfig+0x148>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d01b      	beq.n	8007b66 <TIM_Base_SetConfig+0xaa>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a35      	ldr	r2, [pc, #212]	; (8007c08 <TIM_Base_SetConfig+0x14c>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d017      	beq.n	8007b66 <TIM_Base_SetConfig+0xaa>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a34      	ldr	r2, [pc, #208]	; (8007c0c <TIM_Base_SetConfig+0x150>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d013      	beq.n	8007b66 <TIM_Base_SetConfig+0xaa>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a33      	ldr	r2, [pc, #204]	; (8007c10 <TIM_Base_SetConfig+0x154>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d00f      	beq.n	8007b66 <TIM_Base_SetConfig+0xaa>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a33      	ldr	r2, [pc, #204]	; (8007c18 <TIM_Base_SetConfig+0x15c>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d00b      	beq.n	8007b66 <TIM_Base_SetConfig+0xaa>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a32      	ldr	r2, [pc, #200]	; (8007c1c <TIM_Base_SetConfig+0x160>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d007      	beq.n	8007b66 <TIM_Base_SetConfig+0xaa>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	4a31      	ldr	r2, [pc, #196]	; (8007c20 <TIM_Base_SetConfig+0x164>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d003      	beq.n	8007b66 <TIM_Base_SetConfig+0xaa>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a2c      	ldr	r2, [pc, #176]	; (8007c14 <TIM_Base_SetConfig+0x158>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d108      	bne.n	8007b78 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	68db      	ldr	r3, [r3, #12]
 8007b72:	68fa      	ldr	r2, [r7, #12]
 8007b74:	4313      	orrs	r3, r2
 8007b76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	695b      	ldr	r3, [r3, #20]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	68fa      	ldr	r2, [r7, #12]
 8007b8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	689a      	ldr	r2, [r3, #8]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4a18      	ldr	r2, [pc, #96]	; (8007c00 <TIM_Base_SetConfig+0x144>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d013      	beq.n	8007bcc <TIM_Base_SetConfig+0x110>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	4a1a      	ldr	r2, [pc, #104]	; (8007c10 <TIM_Base_SetConfig+0x154>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d00f      	beq.n	8007bcc <TIM_Base_SetConfig+0x110>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	4a1a      	ldr	r2, [pc, #104]	; (8007c18 <TIM_Base_SetConfig+0x15c>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d00b      	beq.n	8007bcc <TIM_Base_SetConfig+0x110>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	4a19      	ldr	r2, [pc, #100]	; (8007c1c <TIM_Base_SetConfig+0x160>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d007      	beq.n	8007bcc <TIM_Base_SetConfig+0x110>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4a18      	ldr	r2, [pc, #96]	; (8007c20 <TIM_Base_SetConfig+0x164>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d003      	beq.n	8007bcc <TIM_Base_SetConfig+0x110>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4a13      	ldr	r2, [pc, #76]	; (8007c14 <TIM_Base_SetConfig+0x158>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d103      	bne.n	8007bd4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	691a      	ldr	r2, [r3, #16]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	691b      	ldr	r3, [r3, #16]
 8007bde:	f003 0301 	and.w	r3, r3, #1
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d105      	bne.n	8007bf2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	691b      	ldr	r3, [r3, #16]
 8007bea:	f023 0201 	bic.w	r2, r3, #1
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	611a      	str	r2, [r3, #16]
  }
}
 8007bf2:	bf00      	nop
 8007bf4:	3714      	adds	r7, #20
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr
 8007bfe:	bf00      	nop
 8007c00:	40012c00 	.word	0x40012c00
 8007c04:	40000400 	.word	0x40000400
 8007c08:	40000800 	.word	0x40000800
 8007c0c:	40000c00 	.word	0x40000c00
 8007c10:	40013400 	.word	0x40013400
 8007c14:	40015000 	.word	0x40015000
 8007c18:	40014000 	.word	0x40014000
 8007c1c:	40014400 	.word	0x40014400
 8007c20:	40014800 	.word	0x40014800

08007c24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b087      	sub	sp, #28
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
 8007c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6a1b      	ldr	r3, [r3, #32]
 8007c32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6a1b      	ldr	r3, [r3, #32]
 8007c38:	f023 0201 	bic.w	r2, r3, #1
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	699b      	ldr	r3, [r3, #24]
 8007c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f023 0303 	bic.w	r3, r3, #3
 8007c5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	68fa      	ldr	r2, [r7, #12]
 8007c66:	4313      	orrs	r3, r2
 8007c68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	f023 0302 	bic.w	r3, r3, #2
 8007c70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	697a      	ldr	r2, [r7, #20]
 8007c78:	4313      	orrs	r3, r2
 8007c7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	4a30      	ldr	r2, [pc, #192]	; (8007d40 <TIM_OC1_SetConfig+0x11c>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d013      	beq.n	8007cac <TIM_OC1_SetConfig+0x88>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	4a2f      	ldr	r2, [pc, #188]	; (8007d44 <TIM_OC1_SetConfig+0x120>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d00f      	beq.n	8007cac <TIM_OC1_SetConfig+0x88>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	4a2e      	ldr	r2, [pc, #184]	; (8007d48 <TIM_OC1_SetConfig+0x124>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d00b      	beq.n	8007cac <TIM_OC1_SetConfig+0x88>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	4a2d      	ldr	r2, [pc, #180]	; (8007d4c <TIM_OC1_SetConfig+0x128>)
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d007      	beq.n	8007cac <TIM_OC1_SetConfig+0x88>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	4a2c      	ldr	r2, [pc, #176]	; (8007d50 <TIM_OC1_SetConfig+0x12c>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d003      	beq.n	8007cac <TIM_OC1_SetConfig+0x88>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	4a2b      	ldr	r2, [pc, #172]	; (8007d54 <TIM_OC1_SetConfig+0x130>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d10c      	bne.n	8007cc6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	f023 0308 	bic.w	r3, r3, #8
 8007cb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	68db      	ldr	r3, [r3, #12]
 8007cb8:	697a      	ldr	r2, [r7, #20]
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	f023 0304 	bic.w	r3, r3, #4
 8007cc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	4a1d      	ldr	r2, [pc, #116]	; (8007d40 <TIM_OC1_SetConfig+0x11c>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d013      	beq.n	8007cf6 <TIM_OC1_SetConfig+0xd2>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	4a1c      	ldr	r2, [pc, #112]	; (8007d44 <TIM_OC1_SetConfig+0x120>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d00f      	beq.n	8007cf6 <TIM_OC1_SetConfig+0xd2>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	4a1b      	ldr	r2, [pc, #108]	; (8007d48 <TIM_OC1_SetConfig+0x124>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d00b      	beq.n	8007cf6 <TIM_OC1_SetConfig+0xd2>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	4a1a      	ldr	r2, [pc, #104]	; (8007d4c <TIM_OC1_SetConfig+0x128>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d007      	beq.n	8007cf6 <TIM_OC1_SetConfig+0xd2>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	4a19      	ldr	r2, [pc, #100]	; (8007d50 <TIM_OC1_SetConfig+0x12c>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d003      	beq.n	8007cf6 <TIM_OC1_SetConfig+0xd2>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	4a18      	ldr	r2, [pc, #96]	; (8007d54 <TIM_OC1_SetConfig+0x130>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d111      	bne.n	8007d1a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007cfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	695b      	ldr	r3, [r3, #20]
 8007d0a:	693a      	ldr	r2, [r7, #16]
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	699b      	ldr	r3, [r3, #24]
 8007d14:	693a      	ldr	r2, [r7, #16]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	693a      	ldr	r2, [r7, #16]
 8007d1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	68fa      	ldr	r2, [r7, #12]
 8007d24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	685a      	ldr	r2, [r3, #4]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	697a      	ldr	r2, [r7, #20]
 8007d32:	621a      	str	r2, [r3, #32]
}
 8007d34:	bf00      	nop
 8007d36:	371c      	adds	r7, #28
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr
 8007d40:	40012c00 	.word	0x40012c00
 8007d44:	40013400 	.word	0x40013400
 8007d48:	40014000 	.word	0x40014000
 8007d4c:	40014400 	.word	0x40014400
 8007d50:	40014800 	.word	0x40014800
 8007d54:	40015000 	.word	0x40015000

08007d58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b087      	sub	sp, #28
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
 8007d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a1b      	ldr	r3, [r3, #32]
 8007d66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6a1b      	ldr	r3, [r3, #32]
 8007d6c:	f023 0210 	bic.w	r2, r3, #16
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	699b      	ldr	r3, [r3, #24]
 8007d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	021b      	lsls	r3, r3, #8
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	f023 0320 	bic.w	r3, r3, #32
 8007da6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	011b      	lsls	r3, r3, #4
 8007dae:	697a      	ldr	r2, [r7, #20]
 8007db0:	4313      	orrs	r3, r2
 8007db2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	4a2c      	ldr	r2, [pc, #176]	; (8007e68 <TIM_OC2_SetConfig+0x110>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d007      	beq.n	8007dcc <TIM_OC2_SetConfig+0x74>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a2b      	ldr	r2, [pc, #172]	; (8007e6c <TIM_OC2_SetConfig+0x114>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d003      	beq.n	8007dcc <TIM_OC2_SetConfig+0x74>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	4a2a      	ldr	r2, [pc, #168]	; (8007e70 <TIM_OC2_SetConfig+0x118>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d10d      	bne.n	8007de8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	011b      	lsls	r3, r3, #4
 8007dda:	697a      	ldr	r2, [r7, #20]
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007de6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a1f      	ldr	r2, [pc, #124]	; (8007e68 <TIM_OC2_SetConfig+0x110>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d013      	beq.n	8007e18 <TIM_OC2_SetConfig+0xc0>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4a1e      	ldr	r2, [pc, #120]	; (8007e6c <TIM_OC2_SetConfig+0x114>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d00f      	beq.n	8007e18 <TIM_OC2_SetConfig+0xc0>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a1e      	ldr	r2, [pc, #120]	; (8007e74 <TIM_OC2_SetConfig+0x11c>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d00b      	beq.n	8007e18 <TIM_OC2_SetConfig+0xc0>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	4a1d      	ldr	r2, [pc, #116]	; (8007e78 <TIM_OC2_SetConfig+0x120>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d007      	beq.n	8007e18 <TIM_OC2_SetConfig+0xc0>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	4a1c      	ldr	r2, [pc, #112]	; (8007e7c <TIM_OC2_SetConfig+0x124>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d003      	beq.n	8007e18 <TIM_OC2_SetConfig+0xc0>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	4a17      	ldr	r2, [pc, #92]	; (8007e70 <TIM_OC2_SetConfig+0x118>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d113      	bne.n	8007e40 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	695b      	ldr	r3, [r3, #20]
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	693a      	ldr	r2, [r7, #16]
 8007e30:	4313      	orrs	r3, r2
 8007e32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	699b      	ldr	r3, [r3, #24]
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	693a      	ldr	r2, [r7, #16]
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	693a      	ldr	r2, [r7, #16]
 8007e44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	685a      	ldr	r2, [r3, #4]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	697a      	ldr	r2, [r7, #20]
 8007e58:	621a      	str	r2, [r3, #32]
}
 8007e5a:	bf00      	nop
 8007e5c:	371c      	adds	r7, #28
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
 8007e66:	bf00      	nop
 8007e68:	40012c00 	.word	0x40012c00
 8007e6c:	40013400 	.word	0x40013400
 8007e70:	40015000 	.word	0x40015000
 8007e74:	40014000 	.word	0x40014000
 8007e78:	40014400 	.word	0x40014400
 8007e7c:	40014800 	.word	0x40014800

08007e80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b087      	sub	sp, #28
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6a1b      	ldr	r3, [r3, #32]
 8007e8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6a1b      	ldr	r3, [r3, #32]
 8007e94:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	69db      	ldr	r3, [r3, #28]
 8007ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007eae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f023 0303 	bic.w	r3, r3, #3
 8007eba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	68fa      	ldr	r2, [r7, #12]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ecc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	021b      	lsls	r3, r3, #8
 8007ed4:	697a      	ldr	r2, [r7, #20]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	4a2b      	ldr	r2, [pc, #172]	; (8007f8c <TIM_OC3_SetConfig+0x10c>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d007      	beq.n	8007ef2 <TIM_OC3_SetConfig+0x72>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	4a2a      	ldr	r2, [pc, #168]	; (8007f90 <TIM_OC3_SetConfig+0x110>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d003      	beq.n	8007ef2 <TIM_OC3_SetConfig+0x72>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	4a29      	ldr	r2, [pc, #164]	; (8007f94 <TIM_OC3_SetConfig+0x114>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d10d      	bne.n	8007f0e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ef8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	68db      	ldr	r3, [r3, #12]
 8007efe:	021b      	lsls	r3, r3, #8
 8007f00:	697a      	ldr	r2, [r7, #20]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007f0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	4a1e      	ldr	r2, [pc, #120]	; (8007f8c <TIM_OC3_SetConfig+0x10c>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d013      	beq.n	8007f3e <TIM_OC3_SetConfig+0xbe>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	4a1d      	ldr	r2, [pc, #116]	; (8007f90 <TIM_OC3_SetConfig+0x110>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d00f      	beq.n	8007f3e <TIM_OC3_SetConfig+0xbe>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	4a1d      	ldr	r2, [pc, #116]	; (8007f98 <TIM_OC3_SetConfig+0x118>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d00b      	beq.n	8007f3e <TIM_OC3_SetConfig+0xbe>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	4a1c      	ldr	r2, [pc, #112]	; (8007f9c <TIM_OC3_SetConfig+0x11c>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d007      	beq.n	8007f3e <TIM_OC3_SetConfig+0xbe>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	4a1b      	ldr	r2, [pc, #108]	; (8007fa0 <TIM_OC3_SetConfig+0x120>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d003      	beq.n	8007f3e <TIM_OC3_SetConfig+0xbe>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	4a16      	ldr	r2, [pc, #88]	; (8007f94 <TIM_OC3_SetConfig+0x114>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d113      	bne.n	8007f66 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	695b      	ldr	r3, [r3, #20]
 8007f52:	011b      	lsls	r3, r3, #4
 8007f54:	693a      	ldr	r2, [r7, #16]
 8007f56:	4313      	orrs	r3, r2
 8007f58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	699b      	ldr	r3, [r3, #24]
 8007f5e:	011b      	lsls	r3, r3, #4
 8007f60:	693a      	ldr	r2, [r7, #16]
 8007f62:	4313      	orrs	r3, r2
 8007f64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	693a      	ldr	r2, [r7, #16]
 8007f6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	68fa      	ldr	r2, [r7, #12]
 8007f70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	685a      	ldr	r2, [r3, #4]
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	697a      	ldr	r2, [r7, #20]
 8007f7e:	621a      	str	r2, [r3, #32]
}
 8007f80:	bf00      	nop
 8007f82:	371c      	adds	r7, #28
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr
 8007f8c:	40012c00 	.word	0x40012c00
 8007f90:	40013400 	.word	0x40013400
 8007f94:	40015000 	.word	0x40015000
 8007f98:	40014000 	.word	0x40014000
 8007f9c:	40014400 	.word	0x40014400
 8007fa0:	40014800 	.word	0x40014800

08007fa4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b087      	sub	sp, #28
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6a1b      	ldr	r3, [r3, #32]
 8007fb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6a1b      	ldr	r3, [r3, #32]
 8007fb8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	69db      	ldr	r3, [r3, #28]
 8007fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007fd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	021b      	lsls	r3, r3, #8
 8007fe6:	68fa      	ldr	r2, [r7, #12]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ff2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	031b      	lsls	r3, r3, #12
 8007ffa:	697a      	ldr	r2, [r7, #20]
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	4a2c      	ldr	r2, [pc, #176]	; (80080b4 <TIM_OC4_SetConfig+0x110>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d007      	beq.n	8008018 <TIM_OC4_SetConfig+0x74>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	4a2b      	ldr	r2, [pc, #172]	; (80080b8 <TIM_OC4_SetConfig+0x114>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d003      	beq.n	8008018 <TIM_OC4_SetConfig+0x74>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	4a2a      	ldr	r2, [pc, #168]	; (80080bc <TIM_OC4_SetConfig+0x118>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d10d      	bne.n	8008034 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800801e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	68db      	ldr	r3, [r3, #12]
 8008024:	031b      	lsls	r3, r3, #12
 8008026:	697a      	ldr	r2, [r7, #20]
 8008028:	4313      	orrs	r3, r2
 800802a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008032:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	4a1f      	ldr	r2, [pc, #124]	; (80080b4 <TIM_OC4_SetConfig+0x110>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d013      	beq.n	8008064 <TIM_OC4_SetConfig+0xc0>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	4a1e      	ldr	r2, [pc, #120]	; (80080b8 <TIM_OC4_SetConfig+0x114>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d00f      	beq.n	8008064 <TIM_OC4_SetConfig+0xc0>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	4a1e      	ldr	r2, [pc, #120]	; (80080c0 <TIM_OC4_SetConfig+0x11c>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d00b      	beq.n	8008064 <TIM_OC4_SetConfig+0xc0>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	4a1d      	ldr	r2, [pc, #116]	; (80080c4 <TIM_OC4_SetConfig+0x120>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d007      	beq.n	8008064 <TIM_OC4_SetConfig+0xc0>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	4a1c      	ldr	r2, [pc, #112]	; (80080c8 <TIM_OC4_SetConfig+0x124>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d003      	beq.n	8008064 <TIM_OC4_SetConfig+0xc0>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4a17      	ldr	r2, [pc, #92]	; (80080bc <TIM_OC4_SetConfig+0x118>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d113      	bne.n	800808c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800806a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008072:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	695b      	ldr	r3, [r3, #20]
 8008078:	019b      	lsls	r3, r3, #6
 800807a:	693a      	ldr	r2, [r7, #16]
 800807c:	4313      	orrs	r3, r2
 800807e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	699b      	ldr	r3, [r3, #24]
 8008084:	019b      	lsls	r3, r3, #6
 8008086:	693a      	ldr	r2, [r7, #16]
 8008088:	4313      	orrs	r3, r2
 800808a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	693a      	ldr	r2, [r7, #16]
 8008090:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	68fa      	ldr	r2, [r7, #12]
 8008096:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	685a      	ldr	r2, [r3, #4]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	697a      	ldr	r2, [r7, #20]
 80080a4:	621a      	str	r2, [r3, #32]
}
 80080a6:	bf00      	nop
 80080a8:	371c      	adds	r7, #28
 80080aa:	46bd      	mov	sp, r7
 80080ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b0:	4770      	bx	lr
 80080b2:	bf00      	nop
 80080b4:	40012c00 	.word	0x40012c00
 80080b8:	40013400 	.word	0x40013400
 80080bc:	40015000 	.word	0x40015000
 80080c0:	40014000 	.word	0x40014000
 80080c4:	40014400 	.word	0x40014400
 80080c8:	40014800 	.word	0x40014800

080080cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b087      	sub	sp, #28
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6a1b      	ldr	r3, [r3, #32]
 80080da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6a1b      	ldr	r3, [r3, #32]
 80080e0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80080fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	68fa      	ldr	r2, [r7, #12]
 8008106:	4313      	orrs	r3, r2
 8008108:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008110:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	041b      	lsls	r3, r3, #16
 8008118:	693a      	ldr	r2, [r7, #16]
 800811a:	4313      	orrs	r3, r2
 800811c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	4a19      	ldr	r2, [pc, #100]	; (8008188 <TIM_OC5_SetConfig+0xbc>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d013      	beq.n	800814e <TIM_OC5_SetConfig+0x82>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	4a18      	ldr	r2, [pc, #96]	; (800818c <TIM_OC5_SetConfig+0xc0>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d00f      	beq.n	800814e <TIM_OC5_SetConfig+0x82>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	4a17      	ldr	r2, [pc, #92]	; (8008190 <TIM_OC5_SetConfig+0xc4>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d00b      	beq.n	800814e <TIM_OC5_SetConfig+0x82>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	4a16      	ldr	r2, [pc, #88]	; (8008194 <TIM_OC5_SetConfig+0xc8>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d007      	beq.n	800814e <TIM_OC5_SetConfig+0x82>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	4a15      	ldr	r2, [pc, #84]	; (8008198 <TIM_OC5_SetConfig+0xcc>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d003      	beq.n	800814e <TIM_OC5_SetConfig+0x82>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	4a14      	ldr	r2, [pc, #80]	; (800819c <TIM_OC5_SetConfig+0xd0>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d109      	bne.n	8008162 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008154:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	695b      	ldr	r3, [r3, #20]
 800815a:	021b      	lsls	r3, r3, #8
 800815c:	697a      	ldr	r2, [r7, #20]
 800815e:	4313      	orrs	r3, r2
 8008160:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	697a      	ldr	r2, [r7, #20]
 8008166:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	685a      	ldr	r2, [r3, #4]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	693a      	ldr	r2, [r7, #16]
 800817a:	621a      	str	r2, [r3, #32]
}
 800817c:	bf00      	nop
 800817e:	371c      	adds	r7, #28
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr
 8008188:	40012c00 	.word	0x40012c00
 800818c:	40013400 	.word	0x40013400
 8008190:	40014000 	.word	0x40014000
 8008194:	40014400 	.word	0x40014400
 8008198:	40014800 	.word	0x40014800
 800819c:	40015000 	.word	0x40015000

080081a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b087      	sub	sp, #28
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6a1b      	ldr	r3, [r3, #32]
 80081ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6a1b      	ldr	r3, [r3, #32]
 80081b4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80081ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	021b      	lsls	r3, r3, #8
 80081da:	68fa      	ldr	r2, [r7, #12]
 80081dc:	4313      	orrs	r3, r2
 80081de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80081e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	051b      	lsls	r3, r3, #20
 80081ee:	693a      	ldr	r2, [r7, #16]
 80081f0:	4313      	orrs	r3, r2
 80081f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	4a1a      	ldr	r2, [pc, #104]	; (8008260 <TIM_OC6_SetConfig+0xc0>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d013      	beq.n	8008224 <TIM_OC6_SetConfig+0x84>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	4a19      	ldr	r2, [pc, #100]	; (8008264 <TIM_OC6_SetConfig+0xc4>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d00f      	beq.n	8008224 <TIM_OC6_SetConfig+0x84>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	4a18      	ldr	r2, [pc, #96]	; (8008268 <TIM_OC6_SetConfig+0xc8>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d00b      	beq.n	8008224 <TIM_OC6_SetConfig+0x84>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	4a17      	ldr	r2, [pc, #92]	; (800826c <TIM_OC6_SetConfig+0xcc>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d007      	beq.n	8008224 <TIM_OC6_SetConfig+0x84>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	4a16      	ldr	r2, [pc, #88]	; (8008270 <TIM_OC6_SetConfig+0xd0>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d003      	beq.n	8008224 <TIM_OC6_SetConfig+0x84>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	4a15      	ldr	r2, [pc, #84]	; (8008274 <TIM_OC6_SetConfig+0xd4>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d109      	bne.n	8008238 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008224:	697b      	ldr	r3, [r7, #20]
 8008226:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800822a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	695b      	ldr	r3, [r3, #20]
 8008230:	029b      	lsls	r3, r3, #10
 8008232:	697a      	ldr	r2, [r7, #20]
 8008234:	4313      	orrs	r3, r2
 8008236:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	697a      	ldr	r2, [r7, #20]
 800823c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	693a      	ldr	r2, [r7, #16]
 8008250:	621a      	str	r2, [r3, #32]
}
 8008252:	bf00      	nop
 8008254:	371c      	adds	r7, #28
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr
 800825e:	bf00      	nop
 8008260:	40012c00 	.word	0x40012c00
 8008264:	40013400 	.word	0x40013400
 8008268:	40014000 	.word	0x40014000
 800826c:	40014400 	.word	0x40014400
 8008270:	40014800 	.word	0x40014800
 8008274:	40015000 	.word	0x40015000

08008278 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008278:	b480      	push	{r7}
 800827a:	b087      	sub	sp, #28
 800827c:	af00      	add	r7, sp, #0
 800827e:	60f8      	str	r0, [r7, #12]
 8008280:	60b9      	str	r1, [r7, #8]
 8008282:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6a1b      	ldr	r3, [r3, #32]
 8008288:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	6a1b      	ldr	r3, [r3, #32]
 800828e:	f023 0201 	bic.w	r2, r3, #1
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	699b      	ldr	r3, [r3, #24]
 800829a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80082a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	011b      	lsls	r3, r3, #4
 80082a8:	693a      	ldr	r2, [r7, #16]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	f023 030a 	bic.w	r3, r3, #10
 80082b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80082b6:	697a      	ldr	r2, [r7, #20]
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	693a      	ldr	r2, [r7, #16]
 80082c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	697a      	ldr	r2, [r7, #20]
 80082c8:	621a      	str	r2, [r3, #32]
}
 80082ca:	bf00      	nop
 80082cc:	371c      	adds	r7, #28
 80082ce:	46bd      	mov	sp, r7
 80082d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d4:	4770      	bx	lr

080082d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082d6:	b480      	push	{r7}
 80082d8:	b087      	sub	sp, #28
 80082da:	af00      	add	r7, sp, #0
 80082dc:	60f8      	str	r0, [r7, #12]
 80082de:	60b9      	str	r1, [r7, #8]
 80082e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6a1b      	ldr	r3, [r3, #32]
 80082e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	6a1b      	ldr	r3, [r3, #32]
 80082ec:	f023 0210 	bic.w	r2, r3, #16
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	699b      	ldr	r3, [r3, #24]
 80082f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008300:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	031b      	lsls	r3, r3, #12
 8008306:	693a      	ldr	r2, [r7, #16]
 8008308:	4313      	orrs	r3, r2
 800830a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008312:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	011b      	lsls	r3, r3, #4
 8008318:	697a      	ldr	r2, [r7, #20]
 800831a:	4313      	orrs	r3, r2
 800831c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	693a      	ldr	r2, [r7, #16]
 8008322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	697a      	ldr	r2, [r7, #20]
 8008328:	621a      	str	r2, [r3, #32]
}
 800832a:	bf00      	nop
 800832c:	371c      	adds	r7, #28
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr

08008336 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008336:	b480      	push	{r7}
 8008338:	b085      	sub	sp, #20
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
 800833e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	689b      	ldr	r3, [r3, #8]
 8008344:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800834c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008350:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008352:	683a      	ldr	r2, [r7, #0]
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	4313      	orrs	r3, r2
 8008358:	f043 0307 	orr.w	r3, r3, #7
 800835c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	68fa      	ldr	r2, [r7, #12]
 8008362:	609a      	str	r2, [r3, #8]
}
 8008364:	bf00      	nop
 8008366:	3714      	adds	r7, #20
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr

08008370 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008370:	b480      	push	{r7}
 8008372:	b087      	sub	sp, #28
 8008374:	af00      	add	r7, sp, #0
 8008376:	60f8      	str	r0, [r7, #12]
 8008378:	60b9      	str	r1, [r7, #8]
 800837a:	607a      	str	r2, [r7, #4]
 800837c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	689b      	ldr	r3, [r3, #8]
 8008382:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800838a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	021a      	lsls	r2, r3, #8
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	431a      	orrs	r2, r3
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	4313      	orrs	r3, r2
 8008398:	697a      	ldr	r2, [r7, #20]
 800839a:	4313      	orrs	r3, r2
 800839c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	697a      	ldr	r2, [r7, #20]
 80083a2:	609a      	str	r2, [r3, #8]
}
 80083a4:	bf00      	nop
 80083a6:	371c      	adds	r7, #28
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b087      	sub	sp, #28
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	f003 031f 	and.w	r3, r3, #31
 80083c2:	2201      	movs	r2, #1
 80083c4:	fa02 f303 	lsl.w	r3, r2, r3
 80083c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	6a1a      	ldr	r2, [r3, #32]
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	43db      	mvns	r3, r3
 80083d2:	401a      	ands	r2, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6a1a      	ldr	r2, [r3, #32]
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	f003 031f 	and.w	r3, r3, #31
 80083e2:	6879      	ldr	r1, [r7, #4]
 80083e4:	fa01 f303 	lsl.w	r3, r1, r3
 80083e8:	431a      	orrs	r2, r3
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	621a      	str	r2, [r3, #32]
}
 80083ee:	bf00      	nop
 80083f0:	371c      	adds	r7, #28
 80083f2:	46bd      	mov	sp, r7
 80083f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f8:	4770      	bx	lr
	...

080083fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b085      	sub	sp, #20
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800840c:	2b01      	cmp	r3, #1
 800840e:	d101      	bne.n	8008414 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008410:	2302      	movs	r3, #2
 8008412:	e074      	b.n	80084fe <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2201      	movs	r2, #1
 8008418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2202      	movs	r2, #2
 8008420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	689b      	ldr	r3, [r3, #8]
 8008432:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a34      	ldr	r2, [pc, #208]	; (800850c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d009      	beq.n	8008452 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a33      	ldr	r2, [pc, #204]	; (8008510 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d004      	beq.n	8008452 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a31      	ldr	r2, [pc, #196]	; (8008514 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d108      	bne.n	8008464 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008458:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	68fa      	ldr	r2, [r7, #12]
 8008460:	4313      	orrs	r3, r2
 8008462:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800846a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800846e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	4313      	orrs	r3, r2
 8008478:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	68fa      	ldr	r2, [r7, #12]
 8008480:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a21      	ldr	r2, [pc, #132]	; (800850c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d022      	beq.n	80084d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008494:	d01d      	beq.n	80084d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a1f      	ldr	r2, [pc, #124]	; (8008518 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d018      	beq.n	80084d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a1d      	ldr	r2, [pc, #116]	; (800851c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d013      	beq.n	80084d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a1c      	ldr	r2, [pc, #112]	; (8008520 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d00e      	beq.n	80084d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a15      	ldr	r2, [pc, #84]	; (8008510 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d009      	beq.n	80084d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4a18      	ldr	r2, [pc, #96]	; (8008524 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d004      	beq.n	80084d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a11      	ldr	r2, [pc, #68]	; (8008514 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d10c      	bne.n	80084ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	68ba      	ldr	r2, [r7, #8]
 80084e0:	4313      	orrs	r3, r2
 80084e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	68ba      	ldr	r2, [r7, #8]
 80084ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2200      	movs	r2, #0
 80084f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084fc:	2300      	movs	r3, #0
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3714      	adds	r7, #20
 8008502:	46bd      	mov	sp, r7
 8008504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008508:	4770      	bx	lr
 800850a:	bf00      	nop
 800850c:	40012c00 	.word	0x40012c00
 8008510:	40013400 	.word	0x40013400
 8008514:	40015000 	.word	0x40015000
 8008518:	40000400 	.word	0x40000400
 800851c:	40000800 	.word	0x40000800
 8008520:	40000c00 	.word	0x40000c00
 8008524:	40014000 	.word	0x40014000

08008528 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008544:	bf00      	nop
 8008546:	370c      	adds	r7, #12
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr

08008550 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008550:	b480      	push	{r7}
 8008552:	b083      	sub	sp, #12
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008558:	bf00      	nop
 800855a:	370c      	adds	r7, #12
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr

08008564 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008564:	b480      	push	{r7}
 8008566:	b083      	sub	sp, #12
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800856c:	bf00      	nop
 800856e:	370c      	adds	r7, #12
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008578:	b480      	push	{r7}
 800857a:	b083      	sub	sp, #12
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008580:	bf00      	nop
 8008582:	370c      	adds	r7, #12
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008594:	bf00      	nop
 8008596:	370c      	adds	r7, #12
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr

080085a0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b083      	sub	sp, #12
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80085a8:	bf00      	nop
 80085aa:	370c      	adds	r7, #12
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b082      	sub	sp, #8
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d101      	bne.n	80085c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80085c2:	2301      	movs	r3, #1
 80085c4:	e042      	b.n	800864c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d106      	bne.n	80085de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f7fa fbf1 	bl	8002dc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2224      	movs	r2, #36	; 0x24
 80085e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f022 0201 	bic.w	r2, r2, #1
 80085f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d002      	beq.n	8008604 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 fb24 	bl	8008c4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f000 f825 	bl	8008654 <UART_SetConfig>
 800860a:	4603      	mov	r3, r0
 800860c:	2b01      	cmp	r3, #1
 800860e:	d101      	bne.n	8008614 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008610:	2301      	movs	r3, #1
 8008612:	e01b      	b.n	800864c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	685a      	ldr	r2, [r3, #4]
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008622:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	689a      	ldr	r2, [r3, #8]
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008632:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f042 0201 	orr.w	r2, r2, #1
 8008642:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f000 fba3 	bl	8008d90 <UART_CheckIdleState>
 800864a:	4603      	mov	r3, r0
}
 800864c:	4618      	mov	r0, r3
 800864e:	3708      	adds	r7, #8
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008654:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008658:	b08c      	sub	sp, #48	; 0x30
 800865a:	af00      	add	r7, sp, #0
 800865c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800865e:	2300      	movs	r3, #0
 8008660:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	689a      	ldr	r2, [r3, #8]
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	691b      	ldr	r3, [r3, #16]
 800866c:	431a      	orrs	r2, r3
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	695b      	ldr	r3, [r3, #20]
 8008672:	431a      	orrs	r2, r3
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	69db      	ldr	r3, [r3, #28]
 8008678:	4313      	orrs	r3, r2
 800867a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	681a      	ldr	r2, [r3, #0]
 8008682:	4baa      	ldr	r3, [pc, #680]	; (800892c <UART_SetConfig+0x2d8>)
 8008684:	4013      	ands	r3, r2
 8008686:	697a      	ldr	r2, [r7, #20]
 8008688:	6812      	ldr	r2, [r2, #0]
 800868a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800868c:	430b      	orrs	r3, r1
 800868e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	68da      	ldr	r2, [r3, #12]
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	430a      	orrs	r2, r1
 80086a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80086a6:	697b      	ldr	r3, [r7, #20]
 80086a8:	699b      	ldr	r3, [r3, #24]
 80086aa:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a9f      	ldr	r2, [pc, #636]	; (8008930 <UART_SetConfig+0x2dc>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d004      	beq.n	80086c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	6a1b      	ldr	r3, [r3, #32]
 80086ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80086bc:	4313      	orrs	r3, r2
 80086be:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80086ca:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80086ce:	697a      	ldr	r2, [r7, #20]
 80086d0:	6812      	ldr	r2, [r2, #0]
 80086d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80086d4:	430b      	orrs	r3, r1
 80086d6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086de:	f023 010f 	bic.w	r1, r3, #15
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	430a      	orrs	r2, r1
 80086ec:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a90      	ldr	r2, [pc, #576]	; (8008934 <UART_SetConfig+0x2e0>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d125      	bne.n	8008744 <UART_SetConfig+0xf0>
 80086f8:	4b8f      	ldr	r3, [pc, #572]	; (8008938 <UART_SetConfig+0x2e4>)
 80086fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086fe:	f003 0303 	and.w	r3, r3, #3
 8008702:	2b03      	cmp	r3, #3
 8008704:	d81a      	bhi.n	800873c <UART_SetConfig+0xe8>
 8008706:	a201      	add	r2, pc, #4	; (adr r2, 800870c <UART_SetConfig+0xb8>)
 8008708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800870c:	0800871d 	.word	0x0800871d
 8008710:	0800872d 	.word	0x0800872d
 8008714:	08008725 	.word	0x08008725
 8008718:	08008735 	.word	0x08008735
 800871c:	2301      	movs	r3, #1
 800871e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008722:	e116      	b.n	8008952 <UART_SetConfig+0x2fe>
 8008724:	2302      	movs	r3, #2
 8008726:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800872a:	e112      	b.n	8008952 <UART_SetConfig+0x2fe>
 800872c:	2304      	movs	r3, #4
 800872e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008732:	e10e      	b.n	8008952 <UART_SetConfig+0x2fe>
 8008734:	2308      	movs	r3, #8
 8008736:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800873a:	e10a      	b.n	8008952 <UART_SetConfig+0x2fe>
 800873c:	2310      	movs	r3, #16
 800873e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008742:	e106      	b.n	8008952 <UART_SetConfig+0x2fe>
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a7c      	ldr	r2, [pc, #496]	; (800893c <UART_SetConfig+0x2e8>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d138      	bne.n	80087c0 <UART_SetConfig+0x16c>
 800874e:	4b7a      	ldr	r3, [pc, #488]	; (8008938 <UART_SetConfig+0x2e4>)
 8008750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008754:	f003 030c 	and.w	r3, r3, #12
 8008758:	2b0c      	cmp	r3, #12
 800875a:	d82d      	bhi.n	80087b8 <UART_SetConfig+0x164>
 800875c:	a201      	add	r2, pc, #4	; (adr r2, 8008764 <UART_SetConfig+0x110>)
 800875e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008762:	bf00      	nop
 8008764:	08008799 	.word	0x08008799
 8008768:	080087b9 	.word	0x080087b9
 800876c:	080087b9 	.word	0x080087b9
 8008770:	080087b9 	.word	0x080087b9
 8008774:	080087a9 	.word	0x080087a9
 8008778:	080087b9 	.word	0x080087b9
 800877c:	080087b9 	.word	0x080087b9
 8008780:	080087b9 	.word	0x080087b9
 8008784:	080087a1 	.word	0x080087a1
 8008788:	080087b9 	.word	0x080087b9
 800878c:	080087b9 	.word	0x080087b9
 8008790:	080087b9 	.word	0x080087b9
 8008794:	080087b1 	.word	0x080087b1
 8008798:	2300      	movs	r3, #0
 800879a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800879e:	e0d8      	b.n	8008952 <UART_SetConfig+0x2fe>
 80087a0:	2302      	movs	r3, #2
 80087a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087a6:	e0d4      	b.n	8008952 <UART_SetConfig+0x2fe>
 80087a8:	2304      	movs	r3, #4
 80087aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087ae:	e0d0      	b.n	8008952 <UART_SetConfig+0x2fe>
 80087b0:	2308      	movs	r3, #8
 80087b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087b6:	e0cc      	b.n	8008952 <UART_SetConfig+0x2fe>
 80087b8:	2310      	movs	r3, #16
 80087ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087be:	e0c8      	b.n	8008952 <UART_SetConfig+0x2fe>
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a5e      	ldr	r2, [pc, #376]	; (8008940 <UART_SetConfig+0x2ec>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d125      	bne.n	8008816 <UART_SetConfig+0x1c2>
 80087ca:	4b5b      	ldr	r3, [pc, #364]	; (8008938 <UART_SetConfig+0x2e4>)
 80087cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087d0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80087d4:	2b30      	cmp	r3, #48	; 0x30
 80087d6:	d016      	beq.n	8008806 <UART_SetConfig+0x1b2>
 80087d8:	2b30      	cmp	r3, #48	; 0x30
 80087da:	d818      	bhi.n	800880e <UART_SetConfig+0x1ba>
 80087dc:	2b20      	cmp	r3, #32
 80087de:	d00a      	beq.n	80087f6 <UART_SetConfig+0x1a2>
 80087e0:	2b20      	cmp	r3, #32
 80087e2:	d814      	bhi.n	800880e <UART_SetConfig+0x1ba>
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d002      	beq.n	80087ee <UART_SetConfig+0x19a>
 80087e8:	2b10      	cmp	r3, #16
 80087ea:	d008      	beq.n	80087fe <UART_SetConfig+0x1aa>
 80087ec:	e00f      	b.n	800880e <UART_SetConfig+0x1ba>
 80087ee:	2300      	movs	r3, #0
 80087f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087f4:	e0ad      	b.n	8008952 <UART_SetConfig+0x2fe>
 80087f6:	2302      	movs	r3, #2
 80087f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087fc:	e0a9      	b.n	8008952 <UART_SetConfig+0x2fe>
 80087fe:	2304      	movs	r3, #4
 8008800:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008804:	e0a5      	b.n	8008952 <UART_SetConfig+0x2fe>
 8008806:	2308      	movs	r3, #8
 8008808:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800880c:	e0a1      	b.n	8008952 <UART_SetConfig+0x2fe>
 800880e:	2310      	movs	r3, #16
 8008810:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008814:	e09d      	b.n	8008952 <UART_SetConfig+0x2fe>
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a4a      	ldr	r2, [pc, #296]	; (8008944 <UART_SetConfig+0x2f0>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d125      	bne.n	800886c <UART_SetConfig+0x218>
 8008820:	4b45      	ldr	r3, [pc, #276]	; (8008938 <UART_SetConfig+0x2e4>)
 8008822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008826:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800882a:	2bc0      	cmp	r3, #192	; 0xc0
 800882c:	d016      	beq.n	800885c <UART_SetConfig+0x208>
 800882e:	2bc0      	cmp	r3, #192	; 0xc0
 8008830:	d818      	bhi.n	8008864 <UART_SetConfig+0x210>
 8008832:	2b80      	cmp	r3, #128	; 0x80
 8008834:	d00a      	beq.n	800884c <UART_SetConfig+0x1f8>
 8008836:	2b80      	cmp	r3, #128	; 0x80
 8008838:	d814      	bhi.n	8008864 <UART_SetConfig+0x210>
 800883a:	2b00      	cmp	r3, #0
 800883c:	d002      	beq.n	8008844 <UART_SetConfig+0x1f0>
 800883e:	2b40      	cmp	r3, #64	; 0x40
 8008840:	d008      	beq.n	8008854 <UART_SetConfig+0x200>
 8008842:	e00f      	b.n	8008864 <UART_SetConfig+0x210>
 8008844:	2300      	movs	r3, #0
 8008846:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800884a:	e082      	b.n	8008952 <UART_SetConfig+0x2fe>
 800884c:	2302      	movs	r3, #2
 800884e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008852:	e07e      	b.n	8008952 <UART_SetConfig+0x2fe>
 8008854:	2304      	movs	r3, #4
 8008856:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800885a:	e07a      	b.n	8008952 <UART_SetConfig+0x2fe>
 800885c:	2308      	movs	r3, #8
 800885e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008862:	e076      	b.n	8008952 <UART_SetConfig+0x2fe>
 8008864:	2310      	movs	r3, #16
 8008866:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800886a:	e072      	b.n	8008952 <UART_SetConfig+0x2fe>
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4a35      	ldr	r2, [pc, #212]	; (8008948 <UART_SetConfig+0x2f4>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d12a      	bne.n	80088cc <UART_SetConfig+0x278>
 8008876:	4b30      	ldr	r3, [pc, #192]	; (8008938 <UART_SetConfig+0x2e4>)
 8008878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800887c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008880:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008884:	d01a      	beq.n	80088bc <UART_SetConfig+0x268>
 8008886:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800888a:	d81b      	bhi.n	80088c4 <UART_SetConfig+0x270>
 800888c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008890:	d00c      	beq.n	80088ac <UART_SetConfig+0x258>
 8008892:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008896:	d815      	bhi.n	80088c4 <UART_SetConfig+0x270>
 8008898:	2b00      	cmp	r3, #0
 800889a:	d003      	beq.n	80088a4 <UART_SetConfig+0x250>
 800889c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088a0:	d008      	beq.n	80088b4 <UART_SetConfig+0x260>
 80088a2:	e00f      	b.n	80088c4 <UART_SetConfig+0x270>
 80088a4:	2300      	movs	r3, #0
 80088a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088aa:	e052      	b.n	8008952 <UART_SetConfig+0x2fe>
 80088ac:	2302      	movs	r3, #2
 80088ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088b2:	e04e      	b.n	8008952 <UART_SetConfig+0x2fe>
 80088b4:	2304      	movs	r3, #4
 80088b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088ba:	e04a      	b.n	8008952 <UART_SetConfig+0x2fe>
 80088bc:	2308      	movs	r3, #8
 80088be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088c2:	e046      	b.n	8008952 <UART_SetConfig+0x2fe>
 80088c4:	2310      	movs	r3, #16
 80088c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088ca:	e042      	b.n	8008952 <UART_SetConfig+0x2fe>
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a17      	ldr	r2, [pc, #92]	; (8008930 <UART_SetConfig+0x2dc>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d13a      	bne.n	800894c <UART_SetConfig+0x2f8>
 80088d6:	4b18      	ldr	r3, [pc, #96]	; (8008938 <UART_SetConfig+0x2e4>)
 80088d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80088e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80088e4:	d01a      	beq.n	800891c <UART_SetConfig+0x2c8>
 80088e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80088ea:	d81b      	bhi.n	8008924 <UART_SetConfig+0x2d0>
 80088ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088f0:	d00c      	beq.n	800890c <UART_SetConfig+0x2b8>
 80088f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088f6:	d815      	bhi.n	8008924 <UART_SetConfig+0x2d0>
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d003      	beq.n	8008904 <UART_SetConfig+0x2b0>
 80088fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008900:	d008      	beq.n	8008914 <UART_SetConfig+0x2c0>
 8008902:	e00f      	b.n	8008924 <UART_SetConfig+0x2d0>
 8008904:	2300      	movs	r3, #0
 8008906:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800890a:	e022      	b.n	8008952 <UART_SetConfig+0x2fe>
 800890c:	2302      	movs	r3, #2
 800890e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008912:	e01e      	b.n	8008952 <UART_SetConfig+0x2fe>
 8008914:	2304      	movs	r3, #4
 8008916:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800891a:	e01a      	b.n	8008952 <UART_SetConfig+0x2fe>
 800891c:	2308      	movs	r3, #8
 800891e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008922:	e016      	b.n	8008952 <UART_SetConfig+0x2fe>
 8008924:	2310      	movs	r3, #16
 8008926:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800892a:	e012      	b.n	8008952 <UART_SetConfig+0x2fe>
 800892c:	cfff69f3 	.word	0xcfff69f3
 8008930:	40008000 	.word	0x40008000
 8008934:	40013800 	.word	0x40013800
 8008938:	40021000 	.word	0x40021000
 800893c:	40004400 	.word	0x40004400
 8008940:	40004800 	.word	0x40004800
 8008944:	40004c00 	.word	0x40004c00
 8008948:	40005000 	.word	0x40005000
 800894c:	2310      	movs	r3, #16
 800894e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4aae      	ldr	r2, [pc, #696]	; (8008c10 <UART_SetConfig+0x5bc>)
 8008958:	4293      	cmp	r3, r2
 800895a:	f040 8097 	bne.w	8008a8c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800895e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008962:	2b08      	cmp	r3, #8
 8008964:	d823      	bhi.n	80089ae <UART_SetConfig+0x35a>
 8008966:	a201      	add	r2, pc, #4	; (adr r2, 800896c <UART_SetConfig+0x318>)
 8008968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800896c:	08008991 	.word	0x08008991
 8008970:	080089af 	.word	0x080089af
 8008974:	08008999 	.word	0x08008999
 8008978:	080089af 	.word	0x080089af
 800897c:	0800899f 	.word	0x0800899f
 8008980:	080089af 	.word	0x080089af
 8008984:	080089af 	.word	0x080089af
 8008988:	080089af 	.word	0x080089af
 800898c:	080089a7 	.word	0x080089a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008990:	f7fd fe40 	bl	8006614 <HAL_RCC_GetPCLK1Freq>
 8008994:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008996:	e010      	b.n	80089ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008998:	4b9e      	ldr	r3, [pc, #632]	; (8008c14 <UART_SetConfig+0x5c0>)
 800899a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800899c:	e00d      	b.n	80089ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800899e:	f7fd fdcb 	bl	8006538 <HAL_RCC_GetSysClockFreq>
 80089a2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80089a4:	e009      	b.n	80089ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80089aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80089ac:	e005      	b.n	80089ba <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80089ae:	2300      	movs	r3, #0
 80089b0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80089b2:	2301      	movs	r3, #1
 80089b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80089b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80089ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089bc:	2b00      	cmp	r3, #0
 80089be:	f000 8130 	beq.w	8008c22 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089c6:	4a94      	ldr	r2, [pc, #592]	; (8008c18 <UART_SetConfig+0x5c4>)
 80089c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089cc:	461a      	mov	r2, r3
 80089ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80089d4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	685a      	ldr	r2, [r3, #4]
 80089da:	4613      	mov	r3, r2
 80089dc:	005b      	lsls	r3, r3, #1
 80089de:	4413      	add	r3, r2
 80089e0:	69ba      	ldr	r2, [r7, #24]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d305      	bcc.n	80089f2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80089ec:	69ba      	ldr	r2, [r7, #24]
 80089ee:	429a      	cmp	r2, r3
 80089f0:	d903      	bls.n	80089fa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80089f2:	2301      	movs	r3, #1
 80089f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80089f8:	e113      	b.n	8008c22 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80089fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089fc:	2200      	movs	r2, #0
 80089fe:	60bb      	str	r3, [r7, #8]
 8008a00:	60fa      	str	r2, [r7, #12]
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a06:	4a84      	ldr	r2, [pc, #528]	; (8008c18 <UART_SetConfig+0x5c4>)
 8008a08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	2200      	movs	r2, #0
 8008a10:	603b      	str	r3, [r7, #0]
 8008a12:	607a      	str	r2, [r7, #4]
 8008a14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a18:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008a1c:	f7f8 f8b8 	bl	8000b90 <__aeabi_uldivmod>
 8008a20:	4602      	mov	r2, r0
 8008a22:	460b      	mov	r3, r1
 8008a24:	4610      	mov	r0, r2
 8008a26:	4619      	mov	r1, r3
 8008a28:	f04f 0200 	mov.w	r2, #0
 8008a2c:	f04f 0300 	mov.w	r3, #0
 8008a30:	020b      	lsls	r3, r1, #8
 8008a32:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008a36:	0202      	lsls	r2, r0, #8
 8008a38:	6979      	ldr	r1, [r7, #20]
 8008a3a:	6849      	ldr	r1, [r1, #4]
 8008a3c:	0849      	lsrs	r1, r1, #1
 8008a3e:	2000      	movs	r0, #0
 8008a40:	460c      	mov	r4, r1
 8008a42:	4605      	mov	r5, r0
 8008a44:	eb12 0804 	adds.w	r8, r2, r4
 8008a48:	eb43 0905 	adc.w	r9, r3, r5
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	2200      	movs	r2, #0
 8008a52:	469a      	mov	sl, r3
 8008a54:	4693      	mov	fp, r2
 8008a56:	4652      	mov	r2, sl
 8008a58:	465b      	mov	r3, fp
 8008a5a:	4640      	mov	r0, r8
 8008a5c:	4649      	mov	r1, r9
 8008a5e:	f7f8 f897 	bl	8000b90 <__aeabi_uldivmod>
 8008a62:	4602      	mov	r2, r0
 8008a64:	460b      	mov	r3, r1
 8008a66:	4613      	mov	r3, r2
 8008a68:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008a6a:	6a3b      	ldr	r3, [r7, #32]
 8008a6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008a70:	d308      	bcc.n	8008a84 <UART_SetConfig+0x430>
 8008a72:	6a3b      	ldr	r3, [r7, #32]
 8008a74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a78:	d204      	bcs.n	8008a84 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	6a3a      	ldr	r2, [r7, #32]
 8008a80:	60da      	str	r2, [r3, #12]
 8008a82:	e0ce      	b.n	8008c22 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008a84:	2301      	movs	r3, #1
 8008a86:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008a8a:	e0ca      	b.n	8008c22 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	69db      	ldr	r3, [r3, #28]
 8008a90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a94:	d166      	bne.n	8008b64 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008a96:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008a9a:	2b08      	cmp	r3, #8
 8008a9c:	d827      	bhi.n	8008aee <UART_SetConfig+0x49a>
 8008a9e:	a201      	add	r2, pc, #4	; (adr r2, 8008aa4 <UART_SetConfig+0x450>)
 8008aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa4:	08008ac9 	.word	0x08008ac9
 8008aa8:	08008ad1 	.word	0x08008ad1
 8008aac:	08008ad9 	.word	0x08008ad9
 8008ab0:	08008aef 	.word	0x08008aef
 8008ab4:	08008adf 	.word	0x08008adf
 8008ab8:	08008aef 	.word	0x08008aef
 8008abc:	08008aef 	.word	0x08008aef
 8008ac0:	08008aef 	.word	0x08008aef
 8008ac4:	08008ae7 	.word	0x08008ae7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ac8:	f7fd fda4 	bl	8006614 <HAL_RCC_GetPCLK1Freq>
 8008acc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008ace:	e014      	b.n	8008afa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ad0:	f7fd fdb6 	bl	8006640 <HAL_RCC_GetPCLK2Freq>
 8008ad4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008ad6:	e010      	b.n	8008afa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ad8:	4b4e      	ldr	r3, [pc, #312]	; (8008c14 <UART_SetConfig+0x5c0>)
 8008ada:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008adc:	e00d      	b.n	8008afa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ade:	f7fd fd2b 	bl	8006538 <HAL_RCC_GetSysClockFreq>
 8008ae2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008ae4:	e009      	b.n	8008afa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ae6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008aea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008aec:	e005      	b.n	8008afa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008aee:	2300      	movs	r3, #0
 8008af0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008af2:	2301      	movs	r3, #1
 8008af4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008af8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	f000 8090 	beq.w	8008c22 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b06:	4a44      	ldr	r2, [pc, #272]	; (8008c18 <UART_SetConfig+0x5c4>)
 8008b08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b0c:	461a      	mov	r2, r3
 8008b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b10:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b14:	005a      	lsls	r2, r3, #1
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	685b      	ldr	r3, [r3, #4]
 8008b1a:	085b      	lsrs	r3, r3, #1
 8008b1c:	441a      	add	r2, r3
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b26:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b28:	6a3b      	ldr	r3, [r7, #32]
 8008b2a:	2b0f      	cmp	r3, #15
 8008b2c:	d916      	bls.n	8008b5c <UART_SetConfig+0x508>
 8008b2e:	6a3b      	ldr	r3, [r7, #32]
 8008b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b34:	d212      	bcs.n	8008b5c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008b36:	6a3b      	ldr	r3, [r7, #32]
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	f023 030f 	bic.w	r3, r3, #15
 8008b3e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b40:	6a3b      	ldr	r3, [r7, #32]
 8008b42:	085b      	lsrs	r3, r3, #1
 8008b44:	b29b      	uxth	r3, r3
 8008b46:	f003 0307 	and.w	r3, r3, #7
 8008b4a:	b29a      	uxth	r2, r3
 8008b4c:	8bfb      	ldrh	r3, [r7, #30]
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	8bfa      	ldrh	r2, [r7, #30]
 8008b58:	60da      	str	r2, [r3, #12]
 8008b5a:	e062      	b.n	8008c22 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008b62:	e05e      	b.n	8008c22 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008b64:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008b68:	2b08      	cmp	r3, #8
 8008b6a:	d828      	bhi.n	8008bbe <UART_SetConfig+0x56a>
 8008b6c:	a201      	add	r2, pc, #4	; (adr r2, 8008b74 <UART_SetConfig+0x520>)
 8008b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b72:	bf00      	nop
 8008b74:	08008b99 	.word	0x08008b99
 8008b78:	08008ba1 	.word	0x08008ba1
 8008b7c:	08008ba9 	.word	0x08008ba9
 8008b80:	08008bbf 	.word	0x08008bbf
 8008b84:	08008baf 	.word	0x08008baf
 8008b88:	08008bbf 	.word	0x08008bbf
 8008b8c:	08008bbf 	.word	0x08008bbf
 8008b90:	08008bbf 	.word	0x08008bbf
 8008b94:	08008bb7 	.word	0x08008bb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b98:	f7fd fd3c 	bl	8006614 <HAL_RCC_GetPCLK1Freq>
 8008b9c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008b9e:	e014      	b.n	8008bca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ba0:	f7fd fd4e 	bl	8006640 <HAL_RCC_GetPCLK2Freq>
 8008ba4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008ba6:	e010      	b.n	8008bca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ba8:	4b1a      	ldr	r3, [pc, #104]	; (8008c14 <UART_SetConfig+0x5c0>)
 8008baa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008bac:	e00d      	b.n	8008bca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008bae:	f7fd fcc3 	bl	8006538 <HAL_RCC_GetSysClockFreq>
 8008bb2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008bb4:	e009      	b.n	8008bca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008bba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008bbc:	e005      	b.n	8008bca <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008bc8:	bf00      	nop
    }

    if (pclk != 0U)
 8008bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d028      	beq.n	8008c22 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bd4:	4a10      	ldr	r2, [pc, #64]	; (8008c18 <UART_SetConfig+0x5c4>)
 8008bd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008bda:	461a      	mov	r2, r3
 8008bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bde:	fbb3 f2f2 	udiv	r2, r3, r2
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	685b      	ldr	r3, [r3, #4]
 8008be6:	085b      	lsrs	r3, r3, #1
 8008be8:	441a      	add	r2, r3
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bf2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008bf4:	6a3b      	ldr	r3, [r7, #32]
 8008bf6:	2b0f      	cmp	r3, #15
 8008bf8:	d910      	bls.n	8008c1c <UART_SetConfig+0x5c8>
 8008bfa:	6a3b      	ldr	r3, [r7, #32]
 8008bfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c00:	d20c      	bcs.n	8008c1c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008c02:	6a3b      	ldr	r3, [r7, #32]
 8008c04:	b29a      	uxth	r2, r3
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	60da      	str	r2, [r3, #12]
 8008c0c:	e009      	b.n	8008c22 <UART_SetConfig+0x5ce>
 8008c0e:	bf00      	nop
 8008c10:	40008000 	.word	0x40008000
 8008c14:	00f42400 	.word	0x00f42400
 8008c18:	08009530 	.word	0x08009530
      }
      else
      {
        ret = HAL_ERROR;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	2201      	movs	r2, #1
 8008c26:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	2200      	movs	r2, #0
 8008c36:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8008c3e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3730      	adds	r7, #48	; 0x30
 8008c46:	46bd      	mov	sp, r7
 8008c48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008c4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b083      	sub	sp, #12
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c58:	f003 0308 	and.w	r3, r3, #8
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d00a      	beq.n	8008c76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	430a      	orrs	r2, r1
 8008c74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c7a:	f003 0301 	and.w	r3, r3, #1
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d00a      	beq.n	8008c98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	430a      	orrs	r2, r1
 8008c96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c9c:	f003 0302 	and.w	r3, r3, #2
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d00a      	beq.n	8008cba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	430a      	orrs	r2, r1
 8008cb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cbe:	f003 0304 	and.w	r3, r3, #4
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d00a      	beq.n	8008cdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	430a      	orrs	r2, r1
 8008cda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ce0:	f003 0310 	and.w	r3, r3, #16
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d00a      	beq.n	8008cfe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	689b      	ldr	r3, [r3, #8]
 8008cee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	430a      	orrs	r2, r1
 8008cfc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d02:	f003 0320 	and.w	r3, r3, #32
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d00a      	beq.n	8008d20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	689b      	ldr	r3, [r3, #8]
 8008d10:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	430a      	orrs	r2, r1
 8008d1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d01a      	beq.n	8008d62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	430a      	orrs	r2, r1
 8008d40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d4a:	d10a      	bne.n	8008d62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	430a      	orrs	r2, r1
 8008d60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d00a      	beq.n	8008d84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	430a      	orrs	r2, r1
 8008d82:	605a      	str	r2, [r3, #4]
  }
}
 8008d84:	bf00      	nop
 8008d86:	370c      	adds	r7, #12
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8e:	4770      	bx	lr

08008d90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b098      	sub	sp, #96	; 0x60
 8008d94:	af02      	add	r7, sp, #8
 8008d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008da0:	f7fa fa30 	bl	8003204 <HAL_GetTick>
 8008da4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f003 0308 	and.w	r3, r3, #8
 8008db0:	2b08      	cmp	r3, #8
 8008db2:	d12f      	bne.n	8008e14 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008db4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008db8:	9300      	str	r3, [sp, #0]
 8008dba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f000 f88e 	bl	8008ee4 <UART_WaitOnFlagUntilTimeout>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d022      	beq.n	8008e14 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dd6:	e853 3f00 	ldrex	r3, [r3]
 8008dda:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008ddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008dde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008de2:	653b      	str	r3, [r7, #80]	; 0x50
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	461a      	mov	r2, r3
 8008dea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008dec:	647b      	str	r3, [r7, #68]	; 0x44
 8008dee:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008df2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008df4:	e841 2300 	strex	r3, r2, [r1]
 8008df8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008dfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d1e6      	bne.n	8008dce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2220      	movs	r2, #32
 8008e04:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e10:	2303      	movs	r3, #3
 8008e12:	e063      	b.n	8008edc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f003 0304 	and.w	r3, r3, #4
 8008e1e:	2b04      	cmp	r3, #4
 8008e20:	d149      	bne.n	8008eb6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e22:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008e26:	9300      	str	r3, [sp, #0]
 8008e28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008e30:	6878      	ldr	r0, [r7, #4]
 8008e32:	f000 f857 	bl	8008ee4 <UART_WaitOnFlagUntilTimeout>
 8008e36:	4603      	mov	r3, r0
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d03c      	beq.n	8008eb6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e44:	e853 3f00 	ldrex	r3, [r3]
 8008e48:	623b      	str	r3, [r7, #32]
   return(result);
 8008e4a:	6a3b      	ldr	r3, [r7, #32]
 8008e4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008e50:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	461a      	mov	r2, r3
 8008e58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e5a:	633b      	str	r3, [r7, #48]	; 0x30
 8008e5c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008e60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e62:	e841 2300 	strex	r3, r2, [r1]
 8008e66:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d1e6      	bne.n	8008e3c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	3308      	adds	r3, #8
 8008e74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e76:	693b      	ldr	r3, [r7, #16]
 8008e78:	e853 3f00 	ldrex	r3, [r3]
 8008e7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f023 0301 	bic.w	r3, r3, #1
 8008e84:	64bb      	str	r3, [r7, #72]	; 0x48
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	3308      	adds	r3, #8
 8008e8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008e8e:	61fa      	str	r2, [r7, #28]
 8008e90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e92:	69b9      	ldr	r1, [r7, #24]
 8008e94:	69fa      	ldr	r2, [r7, #28]
 8008e96:	e841 2300 	strex	r3, r2, [r1]
 8008e9a:	617b      	str	r3, [r7, #20]
   return(result);
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d1e5      	bne.n	8008e6e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2220      	movs	r2, #32
 8008ea6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2200      	movs	r2, #0
 8008eae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008eb2:	2303      	movs	r3, #3
 8008eb4:	e012      	b.n	8008edc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2220      	movs	r2, #32
 8008eba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2220      	movs	r2, #32
 8008ec2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008eda:	2300      	movs	r3, #0
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3758      	adds	r7, #88	; 0x58
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b084      	sub	sp, #16
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	60f8      	str	r0, [r7, #12]
 8008eec:	60b9      	str	r1, [r7, #8]
 8008eee:	603b      	str	r3, [r7, #0]
 8008ef0:	4613      	mov	r3, r2
 8008ef2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ef4:	e04f      	b.n	8008f96 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ef6:	69bb      	ldr	r3, [r7, #24]
 8008ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008efc:	d04b      	beq.n	8008f96 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008efe:	f7fa f981 	bl	8003204 <HAL_GetTick>
 8008f02:	4602      	mov	r2, r0
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	1ad3      	subs	r3, r2, r3
 8008f08:	69ba      	ldr	r2, [r7, #24]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d302      	bcc.n	8008f14 <UART_WaitOnFlagUntilTimeout+0x30>
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d101      	bne.n	8008f18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008f14:	2303      	movs	r3, #3
 8008f16:	e04e      	b.n	8008fb6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f003 0304 	and.w	r3, r3, #4
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d037      	beq.n	8008f96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	2b80      	cmp	r3, #128	; 0x80
 8008f2a:	d034      	beq.n	8008f96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	2b40      	cmp	r3, #64	; 0x40
 8008f30:	d031      	beq.n	8008f96 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	69db      	ldr	r3, [r3, #28]
 8008f38:	f003 0308 	and.w	r3, r3, #8
 8008f3c:	2b08      	cmp	r3, #8
 8008f3e:	d110      	bne.n	8008f62 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	2208      	movs	r2, #8
 8008f46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008f48:	68f8      	ldr	r0, [r7, #12]
 8008f4a:	f000 f838 	bl	8008fbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2208      	movs	r2, #8
 8008f52:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	2200      	movs	r2, #0
 8008f5a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e029      	b.n	8008fb6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	69db      	ldr	r3, [r3, #28]
 8008f68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008f6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f70:	d111      	bne.n	8008f96 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008f7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008f7c:	68f8      	ldr	r0, [r7, #12]
 8008f7e:	f000 f81e 	bl	8008fbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2220      	movs	r2, #32
 8008f86:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8008f92:	2303      	movs	r3, #3
 8008f94:	e00f      	b.n	8008fb6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	69da      	ldr	r2, [r3, #28]
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	4013      	ands	r3, r2
 8008fa0:	68ba      	ldr	r2, [r7, #8]
 8008fa2:	429a      	cmp	r2, r3
 8008fa4:	bf0c      	ite	eq
 8008fa6:	2301      	moveq	r3, #1
 8008fa8:	2300      	movne	r3, #0
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	461a      	mov	r2, r3
 8008fae:	79fb      	ldrb	r3, [r7, #7]
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d0a0      	beq.n	8008ef6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008fb4:	2300      	movs	r3, #0
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	3710      	adds	r7, #16
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}

08008fbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008fbe:	b480      	push	{r7}
 8008fc0:	b095      	sub	sp, #84	; 0x54
 8008fc2:	af00      	add	r7, sp, #0
 8008fc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fce:	e853 3f00 	ldrex	r3, [r3]
 8008fd2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fd6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008fda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fe4:	643b      	str	r3, [r7, #64]	; 0x40
 8008fe6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008fea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008fec:	e841 2300 	strex	r3, r2, [r1]
 8008ff0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d1e6      	bne.n	8008fc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	3308      	adds	r3, #8
 8008ffe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009000:	6a3b      	ldr	r3, [r7, #32]
 8009002:	e853 3f00 	ldrex	r3, [r3]
 8009006:	61fb      	str	r3, [r7, #28]
   return(result);
 8009008:	69fb      	ldr	r3, [r7, #28]
 800900a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800900e:	f023 0301 	bic.w	r3, r3, #1
 8009012:	64bb      	str	r3, [r7, #72]	; 0x48
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	3308      	adds	r3, #8
 800901a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800901c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800901e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009020:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009022:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009024:	e841 2300 	strex	r3, r2, [r1]
 8009028:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800902a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800902c:	2b00      	cmp	r3, #0
 800902e:	d1e3      	bne.n	8008ff8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009034:	2b01      	cmp	r3, #1
 8009036:	d118      	bne.n	800906a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	e853 3f00 	ldrex	r3, [r3]
 8009044:	60bb      	str	r3, [r7, #8]
   return(result);
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	f023 0310 	bic.w	r3, r3, #16
 800904c:	647b      	str	r3, [r7, #68]	; 0x44
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	461a      	mov	r2, r3
 8009054:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009056:	61bb      	str	r3, [r7, #24]
 8009058:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800905a:	6979      	ldr	r1, [r7, #20]
 800905c:	69ba      	ldr	r2, [r7, #24]
 800905e:	e841 2300 	strex	r3, r2, [r1]
 8009062:	613b      	str	r3, [r7, #16]
   return(result);
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d1e6      	bne.n	8009038 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2220      	movs	r2, #32
 800906e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2200      	movs	r2, #0
 8009076:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2200      	movs	r2, #0
 800907c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800907e:	bf00      	nop
 8009080:	3754      	adds	r7, #84	; 0x54
 8009082:	46bd      	mov	sp, r7
 8009084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009088:	4770      	bx	lr

0800908a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800908a:	b480      	push	{r7}
 800908c:	b085      	sub	sp, #20
 800908e:	af00      	add	r7, sp, #0
 8009090:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009098:	2b01      	cmp	r3, #1
 800909a:	d101      	bne.n	80090a0 <HAL_UARTEx_DisableFifoMode+0x16>
 800909c:	2302      	movs	r3, #2
 800909e:	e027      	b.n	80090f0 <HAL_UARTEx_DisableFifoMode+0x66>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2201      	movs	r2, #1
 80090a4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2224      	movs	r2, #36	; 0x24
 80090ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	681a      	ldr	r2, [r3, #0]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f022 0201 	bic.w	r2, r2, #1
 80090c6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80090ce:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	68fa      	ldr	r2, [r7, #12]
 80090dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2220      	movs	r2, #32
 80090e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2200      	movs	r2, #0
 80090ea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80090ee:	2300      	movs	r3, #0
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3714      	adds	r7, #20
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b084      	sub	sp, #16
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
 8009104:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800910c:	2b01      	cmp	r3, #1
 800910e:	d101      	bne.n	8009114 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009110:	2302      	movs	r3, #2
 8009112:	e02d      	b.n	8009170 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2201      	movs	r2, #1
 8009118:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2224      	movs	r2, #36	; 0x24
 8009120:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	681a      	ldr	r2, [r3, #0]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f022 0201 	bic.w	r2, r2, #1
 800913a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	689b      	ldr	r3, [r3, #8]
 8009142:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	683a      	ldr	r2, [r7, #0]
 800914c:	430a      	orrs	r2, r1
 800914e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f000 f84f 	bl	80091f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	68fa      	ldr	r2, [r7, #12]
 800915c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2220      	movs	r2, #32
 8009162:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2200      	movs	r2, #0
 800916a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800916e:	2300      	movs	r3, #0
}
 8009170:	4618      	mov	r0, r3
 8009172:	3710      	adds	r7, #16
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009188:	2b01      	cmp	r3, #1
 800918a:	d101      	bne.n	8009190 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800918c:	2302      	movs	r3, #2
 800918e:	e02d      	b.n	80091ec <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2201      	movs	r2, #1
 8009194:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2224      	movs	r2, #36	; 0x24
 800919c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	681a      	ldr	r2, [r3, #0]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f022 0201 	bic.w	r2, r2, #1
 80091b6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	689b      	ldr	r3, [r3, #8]
 80091be:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	683a      	ldr	r2, [r7, #0]
 80091c8:	430a      	orrs	r2, r1
 80091ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f000 f811 	bl	80091f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	68fa      	ldr	r2, [r7, #12]
 80091d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2220      	movs	r2, #32
 80091de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80091ea:	2300      	movs	r3, #0
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3710      	adds	r7, #16
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b085      	sub	sp, #20
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009200:	2b00      	cmp	r3, #0
 8009202:	d108      	bne.n	8009216 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2201      	movs	r2, #1
 8009208:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2201      	movs	r2, #1
 8009210:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009214:	e031      	b.n	800927a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009216:	2308      	movs	r3, #8
 8009218:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800921a:	2308      	movs	r3, #8
 800921c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	689b      	ldr	r3, [r3, #8]
 8009224:	0e5b      	lsrs	r3, r3, #25
 8009226:	b2db      	uxtb	r3, r3
 8009228:	f003 0307 	and.w	r3, r3, #7
 800922c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	689b      	ldr	r3, [r3, #8]
 8009234:	0f5b      	lsrs	r3, r3, #29
 8009236:	b2db      	uxtb	r3, r3
 8009238:	f003 0307 	and.w	r3, r3, #7
 800923c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800923e:	7bbb      	ldrb	r3, [r7, #14]
 8009240:	7b3a      	ldrb	r2, [r7, #12]
 8009242:	4911      	ldr	r1, [pc, #68]	; (8009288 <UARTEx_SetNbDataToProcess+0x94>)
 8009244:	5c8a      	ldrb	r2, [r1, r2]
 8009246:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800924a:	7b3a      	ldrb	r2, [r7, #12]
 800924c:	490f      	ldr	r1, [pc, #60]	; (800928c <UARTEx_SetNbDataToProcess+0x98>)
 800924e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009250:	fb93 f3f2 	sdiv	r3, r3, r2
 8009254:	b29a      	uxth	r2, r3
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800925c:	7bfb      	ldrb	r3, [r7, #15]
 800925e:	7b7a      	ldrb	r2, [r7, #13]
 8009260:	4909      	ldr	r1, [pc, #36]	; (8009288 <UARTEx_SetNbDataToProcess+0x94>)
 8009262:	5c8a      	ldrb	r2, [r1, r2]
 8009264:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009268:	7b7a      	ldrb	r2, [r7, #13]
 800926a:	4908      	ldr	r1, [pc, #32]	; (800928c <UARTEx_SetNbDataToProcess+0x98>)
 800926c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800926e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009272:	b29a      	uxth	r2, r3
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800927a:	bf00      	nop
 800927c:	3714      	adds	r7, #20
 800927e:	46bd      	mov	sp, r7
 8009280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009284:	4770      	bx	lr
 8009286:	bf00      	nop
 8009288:	08009548 	.word	0x08009548
 800928c:	08009550 	.word	0x08009550

08009290 <memset>:
 8009290:	4402      	add	r2, r0
 8009292:	4603      	mov	r3, r0
 8009294:	4293      	cmp	r3, r2
 8009296:	d100      	bne.n	800929a <memset+0xa>
 8009298:	4770      	bx	lr
 800929a:	f803 1b01 	strb.w	r1, [r3], #1
 800929e:	e7f9      	b.n	8009294 <memset+0x4>

080092a0 <__errno>:
 80092a0:	4b01      	ldr	r3, [pc, #4]	; (80092a8 <__errno+0x8>)
 80092a2:	6818      	ldr	r0, [r3, #0]
 80092a4:	4770      	bx	lr
 80092a6:	bf00      	nop
 80092a8:	20000064 	.word	0x20000064

080092ac <__libc_init_array>:
 80092ac:	b570      	push	{r4, r5, r6, lr}
 80092ae:	4d0d      	ldr	r5, [pc, #52]	; (80092e4 <__libc_init_array+0x38>)
 80092b0:	4c0d      	ldr	r4, [pc, #52]	; (80092e8 <__libc_init_array+0x3c>)
 80092b2:	1b64      	subs	r4, r4, r5
 80092b4:	10a4      	asrs	r4, r4, #2
 80092b6:	2600      	movs	r6, #0
 80092b8:	42a6      	cmp	r6, r4
 80092ba:	d109      	bne.n	80092d0 <__libc_init_array+0x24>
 80092bc:	4d0b      	ldr	r5, [pc, #44]	; (80092ec <__libc_init_array+0x40>)
 80092be:	4c0c      	ldr	r4, [pc, #48]	; (80092f0 <__libc_init_array+0x44>)
 80092c0:	f000 f91e 	bl	8009500 <_init>
 80092c4:	1b64      	subs	r4, r4, r5
 80092c6:	10a4      	asrs	r4, r4, #2
 80092c8:	2600      	movs	r6, #0
 80092ca:	42a6      	cmp	r6, r4
 80092cc:	d105      	bne.n	80092da <__libc_init_array+0x2e>
 80092ce:	bd70      	pop	{r4, r5, r6, pc}
 80092d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80092d4:	4798      	blx	r3
 80092d6:	3601      	adds	r6, #1
 80092d8:	e7ee      	b.n	80092b8 <__libc_init_array+0xc>
 80092da:	f855 3b04 	ldr.w	r3, [r5], #4
 80092de:	4798      	blx	r3
 80092e0:	3601      	adds	r6, #1
 80092e2:	e7f2      	b.n	80092ca <__libc_init_array+0x1e>
 80092e4:	08009560 	.word	0x08009560
 80092e8:	08009560 	.word	0x08009560
 80092ec:	08009560 	.word	0x08009560
 80092f0:	08009564 	.word	0x08009564

080092f4 <sqrt>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	ed2d 8b02 	vpush	{d8}
 80092fa:	ec55 4b10 	vmov	r4, r5, d0
 80092fe:	f000 f825 	bl	800934c <__ieee754_sqrt>
 8009302:	4622      	mov	r2, r4
 8009304:	462b      	mov	r3, r5
 8009306:	4620      	mov	r0, r4
 8009308:	4629      	mov	r1, r5
 800930a:	eeb0 8a40 	vmov.f32	s16, s0
 800930e:	eef0 8a60 	vmov.f32	s17, s1
 8009312:	f7f7 fbd7 	bl	8000ac4 <__aeabi_dcmpun>
 8009316:	b990      	cbnz	r0, 800933e <sqrt+0x4a>
 8009318:	2200      	movs	r2, #0
 800931a:	2300      	movs	r3, #0
 800931c:	4620      	mov	r0, r4
 800931e:	4629      	mov	r1, r5
 8009320:	f7f7 fba8 	bl	8000a74 <__aeabi_dcmplt>
 8009324:	b158      	cbz	r0, 800933e <sqrt+0x4a>
 8009326:	f7ff ffbb 	bl	80092a0 <__errno>
 800932a:	2321      	movs	r3, #33	; 0x21
 800932c:	6003      	str	r3, [r0, #0]
 800932e:	2200      	movs	r2, #0
 8009330:	2300      	movs	r3, #0
 8009332:	4610      	mov	r0, r2
 8009334:	4619      	mov	r1, r3
 8009336:	f7f7 fa55 	bl	80007e4 <__aeabi_ddiv>
 800933a:	ec41 0b18 	vmov	d8, r0, r1
 800933e:	eeb0 0a48 	vmov.f32	s0, s16
 8009342:	eef0 0a68 	vmov.f32	s1, s17
 8009346:	ecbd 8b02 	vpop	{d8}
 800934a:	bd38      	pop	{r3, r4, r5, pc}

0800934c <__ieee754_sqrt>:
 800934c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009350:	ec55 4b10 	vmov	r4, r5, d0
 8009354:	4e67      	ldr	r6, [pc, #412]	; (80094f4 <__ieee754_sqrt+0x1a8>)
 8009356:	43ae      	bics	r6, r5
 8009358:	ee10 0a10 	vmov	r0, s0
 800935c:	ee10 2a10 	vmov	r2, s0
 8009360:	4629      	mov	r1, r5
 8009362:	462b      	mov	r3, r5
 8009364:	d10d      	bne.n	8009382 <__ieee754_sqrt+0x36>
 8009366:	f7f7 f913 	bl	8000590 <__aeabi_dmul>
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	4620      	mov	r0, r4
 8009370:	4629      	mov	r1, r5
 8009372:	f7f6 ff57 	bl	8000224 <__adddf3>
 8009376:	4604      	mov	r4, r0
 8009378:	460d      	mov	r5, r1
 800937a:	ec45 4b10 	vmov	d0, r4, r5
 800937e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009382:	2d00      	cmp	r5, #0
 8009384:	dc0b      	bgt.n	800939e <__ieee754_sqrt+0x52>
 8009386:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800938a:	4326      	orrs	r6, r4
 800938c:	d0f5      	beq.n	800937a <__ieee754_sqrt+0x2e>
 800938e:	b135      	cbz	r5, 800939e <__ieee754_sqrt+0x52>
 8009390:	f7f6 ff46 	bl	8000220 <__aeabi_dsub>
 8009394:	4602      	mov	r2, r0
 8009396:	460b      	mov	r3, r1
 8009398:	f7f7 fa24 	bl	80007e4 <__aeabi_ddiv>
 800939c:	e7eb      	b.n	8009376 <__ieee754_sqrt+0x2a>
 800939e:	1509      	asrs	r1, r1, #20
 80093a0:	f000 808d 	beq.w	80094be <__ieee754_sqrt+0x172>
 80093a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093a8:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 80093ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80093b0:	07c9      	lsls	r1, r1, #31
 80093b2:	bf5c      	itt	pl
 80093b4:	005b      	lslpl	r3, r3, #1
 80093b6:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 80093ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80093be:	bf58      	it	pl
 80093c0:	0052      	lslpl	r2, r2, #1
 80093c2:	2500      	movs	r5, #0
 80093c4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80093c8:	1076      	asrs	r6, r6, #1
 80093ca:	0052      	lsls	r2, r2, #1
 80093cc:	f04f 0e16 	mov.w	lr, #22
 80093d0:	46ac      	mov	ip, r5
 80093d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80093d6:	eb0c 0001 	add.w	r0, ip, r1
 80093da:	4298      	cmp	r0, r3
 80093dc:	bfde      	ittt	le
 80093de:	1a1b      	suble	r3, r3, r0
 80093e0:	eb00 0c01 	addle.w	ip, r0, r1
 80093e4:	186d      	addle	r5, r5, r1
 80093e6:	005b      	lsls	r3, r3, #1
 80093e8:	f1be 0e01 	subs.w	lr, lr, #1
 80093ec:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80093f0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80093f4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80093f8:	d1ed      	bne.n	80093d6 <__ieee754_sqrt+0x8a>
 80093fa:	4674      	mov	r4, lr
 80093fc:	2720      	movs	r7, #32
 80093fe:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8009402:	4563      	cmp	r3, ip
 8009404:	eb01 000e 	add.w	r0, r1, lr
 8009408:	dc02      	bgt.n	8009410 <__ieee754_sqrt+0xc4>
 800940a:	d113      	bne.n	8009434 <__ieee754_sqrt+0xe8>
 800940c:	4290      	cmp	r0, r2
 800940e:	d811      	bhi.n	8009434 <__ieee754_sqrt+0xe8>
 8009410:	2800      	cmp	r0, #0
 8009412:	eb00 0e01 	add.w	lr, r0, r1
 8009416:	da57      	bge.n	80094c8 <__ieee754_sqrt+0x17c>
 8009418:	f1be 0f00 	cmp.w	lr, #0
 800941c:	db54      	blt.n	80094c8 <__ieee754_sqrt+0x17c>
 800941e:	f10c 0801 	add.w	r8, ip, #1
 8009422:	eba3 030c 	sub.w	r3, r3, ip
 8009426:	4290      	cmp	r0, r2
 8009428:	bf88      	it	hi
 800942a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800942e:	1a12      	subs	r2, r2, r0
 8009430:	440c      	add	r4, r1
 8009432:	46c4      	mov	ip, r8
 8009434:	005b      	lsls	r3, r3, #1
 8009436:	3f01      	subs	r7, #1
 8009438:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800943c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009440:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009444:	d1dd      	bne.n	8009402 <__ieee754_sqrt+0xb6>
 8009446:	4313      	orrs	r3, r2
 8009448:	d01b      	beq.n	8009482 <__ieee754_sqrt+0x136>
 800944a:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80094f8 <__ieee754_sqrt+0x1ac>
 800944e:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 80094fc <__ieee754_sqrt+0x1b0>
 8009452:	e9da 0100 	ldrd	r0, r1, [sl]
 8009456:	e9db 2300 	ldrd	r2, r3, [fp]
 800945a:	f7f6 fee1 	bl	8000220 <__aeabi_dsub>
 800945e:	e9da 8900 	ldrd	r8, r9, [sl]
 8009462:	4602      	mov	r2, r0
 8009464:	460b      	mov	r3, r1
 8009466:	4640      	mov	r0, r8
 8009468:	4649      	mov	r1, r9
 800946a:	f7f7 fb0d 	bl	8000a88 <__aeabi_dcmple>
 800946e:	b140      	cbz	r0, 8009482 <__ieee754_sqrt+0x136>
 8009470:	f1b4 3fff 	cmp.w	r4, #4294967295
 8009474:	e9da 0100 	ldrd	r0, r1, [sl]
 8009478:	e9db 2300 	ldrd	r2, r3, [fp]
 800947c:	d126      	bne.n	80094cc <__ieee754_sqrt+0x180>
 800947e:	3501      	adds	r5, #1
 8009480:	463c      	mov	r4, r7
 8009482:	106a      	asrs	r2, r5, #1
 8009484:	0863      	lsrs	r3, r4, #1
 8009486:	07e9      	lsls	r1, r5, #31
 8009488:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800948c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8009490:	bf48      	it	mi
 8009492:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8009496:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800949a:	461c      	mov	r4, r3
 800949c:	e76d      	b.n	800937a <__ieee754_sqrt+0x2e>
 800949e:	0ad3      	lsrs	r3, r2, #11
 80094a0:	3815      	subs	r0, #21
 80094a2:	0552      	lsls	r2, r2, #21
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d0fa      	beq.n	800949e <__ieee754_sqrt+0x152>
 80094a8:	02dc      	lsls	r4, r3, #11
 80094aa:	d50a      	bpl.n	80094c2 <__ieee754_sqrt+0x176>
 80094ac:	f1c1 0420 	rsb	r4, r1, #32
 80094b0:	fa22 f404 	lsr.w	r4, r2, r4
 80094b4:	1e4d      	subs	r5, r1, #1
 80094b6:	408a      	lsls	r2, r1
 80094b8:	4323      	orrs	r3, r4
 80094ba:	1b41      	subs	r1, r0, r5
 80094bc:	e772      	b.n	80093a4 <__ieee754_sqrt+0x58>
 80094be:	4608      	mov	r0, r1
 80094c0:	e7f0      	b.n	80094a4 <__ieee754_sqrt+0x158>
 80094c2:	005b      	lsls	r3, r3, #1
 80094c4:	3101      	adds	r1, #1
 80094c6:	e7ef      	b.n	80094a8 <__ieee754_sqrt+0x15c>
 80094c8:	46e0      	mov	r8, ip
 80094ca:	e7aa      	b.n	8009422 <__ieee754_sqrt+0xd6>
 80094cc:	f7f6 feaa 	bl	8000224 <__adddf3>
 80094d0:	e9da 8900 	ldrd	r8, r9, [sl]
 80094d4:	4602      	mov	r2, r0
 80094d6:	460b      	mov	r3, r1
 80094d8:	4640      	mov	r0, r8
 80094da:	4649      	mov	r1, r9
 80094dc:	f7f7 faca 	bl	8000a74 <__aeabi_dcmplt>
 80094e0:	b120      	cbz	r0, 80094ec <__ieee754_sqrt+0x1a0>
 80094e2:	1ca0      	adds	r0, r4, #2
 80094e4:	bf08      	it	eq
 80094e6:	3501      	addeq	r5, #1
 80094e8:	3402      	adds	r4, #2
 80094ea:	e7ca      	b.n	8009482 <__ieee754_sqrt+0x136>
 80094ec:	3401      	adds	r4, #1
 80094ee:	f024 0401 	bic.w	r4, r4, #1
 80094f2:	e7c6      	b.n	8009482 <__ieee754_sqrt+0x136>
 80094f4:	7ff00000 	.word	0x7ff00000
 80094f8:	20000068 	.word	0x20000068
 80094fc:	20000070 	.word	0x20000070

08009500 <_init>:
 8009500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009502:	bf00      	nop
 8009504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009506:	bc08      	pop	{r3}
 8009508:	469e      	mov	lr, r3
 800950a:	4770      	bx	lr

0800950c <_fini>:
 800950c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800950e:	bf00      	nop
 8009510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009512:	bc08      	pop	{r3}
 8009514:	469e      	mov	lr, r3
 8009516:	4770      	bx	lr
