set ::env(PROJECT_NAME) stereovision2
set ::env(DESIGN_TOP) sv_chip2_hierarchy_no_mem
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/stereovision2/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/stereovision2/rtl/stereovision2.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
