{"vcs1":{"timestamp_begin":1681691167.152118133, "rt":1.27, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681691168.456167295, "rt":1.11, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681691169.587163684, "rt":0.79, "ut":0.06, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681691166.855244654}
{"VCS_COMP_START_TIME": 1681691166.855244654}
{"VCS_COMP_END_TIME": 1681691170.878556845}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339952}}
{"stitch_vcselab": {"peak_mem": 222604}}
