// Seed: 987477447
module module_0 (
    id_1
);
  input wire id_1;
  bit  id_2;
  reg  id_3;
  wire id_4;
  always id_3 <= -1;
  initial id_2 = -1;
  wire id_5;
  id_6();
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1
    , id_4,
    input tri  id_2
);
  assign id_4 = id_2;
  wire id_5;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout uwire id_5;
  module_0 modCall_1 (id_3);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
  xor primCall (id_2, id_7, id_1, id_5, id_4);
endmodule
