

================================================================
== Vivado HLS Report for 'wang_dct_1d_1'
================================================================
* Date:           Wed Dec 23 16:13:39 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mpeg
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.229 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       15|       15| 75.000 ns | 75.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     11|       -|      -|    -|
|Expression       |        -|      -|       0|    695|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    198|    -|
|Register         |        0|      -|     833|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     11|     833|    925|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |top_fdct_ama_addmbkb_U1   |top_fdct_ama_addmbkb  | i0 + i1 * (i2 + i3) |
    |top_fdct_ama_addmdEe_U3   |top_fdct_ama_addmdEe  | i0 + i1 * (i2 + i3) |
    |top_fdct_ama_addmg8j_U6   |top_fdct_ama_addmg8j  | i0 + i1 * (i2 + i3) |
    |top_fdct_ama_addmibs_U9   |top_fdct_ama_addmibs  | i0 + i1 * (i2 + i3) |
    |top_fdct_ama_submcud_U2   |top_fdct_ama_submcud  | i0 + i1 * (i2 - i3) |
    |top_fdct_mac_mulaeOg_U4   |top_fdct_mac_mulaeOg  |     i0 + i1 * i2    |
    |top_fdct_mac_mulafYi_U5   |top_fdct_mac_mulafYi  |     i0 * i1 + i2    |
    |top_fdct_mac_mulafYi_U8   |top_fdct_mac_mulafYi  |     i0 * i1 + i2    |
    |top_fdct_mac_mulafYi_U11  |top_fdct_mac_mulafYi  |     i0 * i1 + i2    |
    |top_fdct_mac_mulahbi_U7   |top_fdct_mac_mulahbi  |     i0 + i1 * i2    |
    |top_fdct_mac_mulajbC_U10  |top_fdct_mac_mulajbC  |     i0 * i1 + i2    |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln136_fu_593_p2        |     +    |      0|  0|  25|          18|          18|
    |add_ln137_fu_599_p2        |     +    |      0|  0|  25|          18|          18|
    |add_ln161_1_fu_433_p2      |     +    |      0|  0|  13|          13|          13|
    |add_ln161_2_fu_437_p2      |     +    |      0|  0|  13|          13|          13|
    |add_ln161_3_fu_506_p2      |     +    |      0|  0|  17|          13|          13|
    |add_ln161_4_fu_442_p2      |     +    |      0|  0|  17|          13|          13|
    |add_ln161_5_fu_545_p2      |     +    |      0|  0|  13|          13|          13|
    |add_ln161_6_fu_549_p2      |     +    |      0|  0|  13|          13|          13|
    |add_ln161_fu_415_p2        |     +    |      0|  0|  17|          13|          13|
    |add_ln165_1_fu_566_p2      |     +    |      0|  0|  13|          16|          16|
    |add_ln165_fu_519_p2        |     +    |      0|  0|  13|          16|          16|
    |add_ln188_fu_746_p2        |     +    |      0|  0|  15|           6|           6|
    |add_ln70_fu_256_p2         |     +    |      0|  0|  15|           1|           6|
    |add_ln71_fu_262_p2         |     +    |      0|  0|  15|           2|           6|
    |add_ln72_fu_286_p2         |     +    |      0|  0|  15|           2|           6|
    |add_ln73_fu_291_p2         |     +    |      0|  0|  15|           3|           6|
    |add_ln74_fu_276_p2         |     +    |      0|  0|  15|           3|           6|
    |add_ln75_fu_281_p2         |     +    |      0|  0|  15|           3|           6|
    |add_ln76_fu_320_p2         |     +    |      0|  0|  15|           3|           6|
    |add_ln92_1_fu_500_p2       |     +    |      0|  0|  23|          16|          16|
    |add_ln92_fu_513_p2         |     +    |      0|  0|  13|          16|          16|
    |add_ln94_1_fu_409_p2       |     +    |      0|  0|  23|          16|          16|
    |add_ln94_fu_403_p2         |     +    |      0|  0|  23|          16|          16|
    |i17_x0_fu_454_p2           |     +    |      0|  0|  24|          17|          17|
    |i17_x1_fu_349_p2           |     +    |      0|  0|  24|          17|          17|
    |i17_x2_fu_367_p2           |     +    |      0|  0|  24|          17|          17|
    |i17_x3_fu_472_p2           |     +    |      0|  0|  24|          17|          17|
    |i17_x4_fu_482_p2           |     -    |      0|  0|  24|          17|          17|
    |i17_x5_fu_488_p2           |     -    |      0|  0|  24|          17|          17|
    |i17_x6_fu_377_p2           |     -    |      0|  0|  24|          17|          17|
    |i17_x7_fu_383_p2           |     -    |      0|  0|  24|          17|          17|
    |i18_x3_fu_397_p2           |     -    |      0|  0|  25|          18|          18|
    |i18_x8_fu_494_p2           |     -    |      0|  0|  25|          18|          18|
    |sub_ln145_1_fu_587_p2      |     -    |      0|  0|  25|          18|          18|
    |sub_ln145_fu_581_p2        |     -    |      0|  0|  25|          18|          18|
    |sub_ln165_fu_576_p2        |     -    |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln184_fu_736_p2        |    xor   |      0|  0|   5|           4|           5|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 695|         476|         503|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |xx_address0              |  27|          5|    6|         30|
    |xx_address1              |  27|          5|    6|         30|
    |yy_address0              |  27|          5|    6|         30|
    |yy_address1              |  27|          5|    6|         30|
    |yy_d0                    |  27|          5|   16|         80|
    |yy_d1                    |  27|          5|   16|         80|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 198|         37|   58|        287|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln119_reg_1132           |  24|   0|   24|          0|
    |add_ln136_reg_1120           |  18|   0|   18|          0|
    |add_ln137_reg_1126           |  18|   0|   18|          0|
    |add_ln141_reg_1168           |  24|   0|   24|          0|
    |add_ln161_2_reg_1037         |  13|   0|   13|          0|
    |add_ln161_3_reg_1068         |  13|   0|   13|          0|
    |add_ln161_4_reg_1042         |  13|   0|   13|          0|
    |add_ln161_6_reg_1088         |  13|   0|   13|          0|
    |add_ln161_reg_1022           |  13|   0|   13|          0|
    |add_ln165_reg_1073           |  16|   0|   16|          0|
    |add_ln188_reg_1211           |   6|   0|    6|          0|
    |add_ln70_reg_882             |   6|   0|    6|          0|
    |add_ln71_reg_887             |   6|   0|    6|          0|
    |add_ln72_reg_912             |   6|   0|    6|          0|
    |add_ln73_reg_917             |   6|   0|    6|          0|
    |add_ln74_reg_902             |   6|   0|    6|          0|
    |add_ln75_reg_907             |   6|   0|    6|          0|
    |add_ln76_reg_961             |   6|   0|    6|          0|
    |add_ln92_1_reg_1063          |  16|   0|   16|          0|
    |add_ln94_1_reg_1017          |  16|   0|   16|          0|
    |add_ln94_reg_1012            |  16|   0|   16|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_port_reg_i                |   4|   0|    4|          0|
    |i17_x4_reg_1047              |  17|   0|   17|          0|
    |i17_x5_reg_1052              |  17|   0|   17|          0|
    |i17_x6_reg_986               |  17|   0|   17|          0|
    |i17_x7_reg_991               |  17|   0|   17|          0|
    |i18_x3_reg_1006              |  18|   0|   18|          0|
    |i18_x8_reg_1057              |  18|   0|   18|          0|
    |i33_x7_reg_1179              |  24|   0|   24|          0|
    |i_read_reg_942               |   4|   0|    4|          0|
    |p_x1_1_reg_1190              |  16|   0|   16|          0|
    |p_x2_1_reg_1153              |  16|   0|   16|          0|
    |p_x3_1_reg_1200              |  16|   0|   16|          0|
    |p_x5_1_reg_1195              |  16|   0|   16|          0|
    |p_x6_1_reg_1148              |  16|   0|   16|          0|
    |p_x7_1_reg_1185              |  16|   0|   16|          0|
    |reg_240                      |  16|   0|   16|          0|
    |reg_244                      |  16|   0|   16|          0|
    |reg_248                      |  16|   0|   16|          0|
    |reg_252                      |  16|   0|   16|          0|
    |sub_ln145_1_reg_1114         |  18|   0|   18|          0|
    |sub_ln145_reg_1108           |  18|   0|   18|          0|
    |sub_ln165_reg_1103           |  16|   0|   16|          0|
    |tmp_1_reg_1083               |  17|   0|   17|          0|
    |tmp_reg_1078                 |  17|   0|   17|          0|
    |trunc_ln161_1_reg_1032       |  13|   0|   13|          0|
    |trunc_ln161_2_reg_996        |  13|   0|   13|          0|
    |trunc_ln161_3_reg_1001       |  13|   0|   13|          0|
    |trunc_ln161_4_reg_932        |  13|   0|   13|          0|
    |trunc_ln161_5_reg_966        |  13|   0|   13|          0|
    |trunc_ln161_6_reg_937        |  13|   0|   13|          0|
    |trunc_ln161_7_reg_971        |  13|   0|   13|          0|
    |trunc_ln161_reg_1027         |  13|   0|   13|          0|
    |xor_ln184_reg_1205           |   4|   0|    4|          0|
    |xor_ln_reg_1174              |   4|   0|    5|          1|
    |xx_offset_read_reg_872       |   6|   0|    6|          0|
    |i_read_reg_942               |  64|  32|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 833|  32|  774|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | wang_dct_1d.1 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | wang_dct_1d.1 | return value |
|ap_start     |  in |    1| ap_ctrl_hs | wang_dct_1d.1 | return value |
|ap_done      | out |    1| ap_ctrl_hs | wang_dct_1d.1 | return value |
|ap_idle      | out |    1| ap_ctrl_hs | wang_dct_1d.1 | return value |
|ap_ready     | out |    1| ap_ctrl_hs | wang_dct_1d.1 | return value |
|xx_address0  | out |    6|  ap_memory |       xx      |     array    |
|xx_ce0       | out |    1|  ap_memory |       xx      |     array    |
|xx_q0        |  in |   16|  ap_memory |       xx      |     array    |
|xx_address1  | out |    6|  ap_memory |       xx      |     array    |
|xx_ce1       | out |    1|  ap_memory |       xx      |     array    |
|xx_q1        |  in |   16|  ap_memory |       xx      |     array    |
|xx_offset    |  in |    6|   ap_none  |   xx_offset   |    scalar    |
|yy_address0  | out |    6|  ap_memory |       yy      |     array    |
|yy_ce0       | out |    1|  ap_memory |       yy      |     array    |
|yy_we0       | out |    1|  ap_memory |       yy      |     array    |
|yy_d0        | out |   16|  ap_memory |       yy      |     array    |
|yy_address1  | out |    6|  ap_memory |       yy      |     array    |
|yy_ce1       | out |    1|  ap_memory |       yy      |     array    |
|yy_we1       | out |    1|  ap_memory |       yy      |     array    |
|yy_d1        | out |   16|  ap_memory |       yy      |     array    |
|i            |  in |    4|   ap_none  |       i       |    scalar    |
+-------------+-----+-----+------------+---------------+--------------+

