[11/26 01:01:10      0s] 
[11/26 01:01:10      0s] Cadence Innovus(TM) Implementation System.
[11/26 01:01:10      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/26 01:01:10      0s] 
[11/26 01:01:10      0s] Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
[11/26 01:01:10      0s] Options:	-files TCLs/innovus_mmmc.tcl 
[11/26 01:01:10      0s] Date:		Wed Nov 26 01:01:10 2025
[11/26 01:01:10      0s] Host:		cn88.it.auth.gr (x86_64 w/Linux 5.14.0-570.52.1.el9_6.x86_64) (12cores*12cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB)
[11/26 01:01:10      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[11/26 01:01:10      0s] 
[11/26 01:01:10      0s] License:
[11/26 01:01:10      0s] 		[01:01:10.064793] Configured Lic search path (21.01-s002): 5280@cadence-r.it.auth.gr

[11/26 01:01:10      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/26 01:01:10      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/26 01:01:36     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
[11/26 01:01:44     18s] @(#)CDS: NanoRoute 21.35-s114_1 NR220912-2004/21_15-UB (database version 18.20.592_1) {superthreading v2.17}
[11/26 01:01:44     18s] @(#)CDS: AAE 21.15-s039 (64bit) 10/13/2022 (Linux 3.10.0-693.el7.x86_64)
[11/26 01:01:44     18s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[11/26 01:01:44     18s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[11/26 01:01:44     18s] @(#)CDS: CPE v21.15-s076
[11/26 01:01:44     18s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[11/26 01:01:44     18s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[11/26 01:01:44     18s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/26 01:01:44     18s] @(#)CDS: RCDB 11.15.0
[11/26 01:01:44     18s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[11/26 01:01:44     18s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[11/26 01:01:44     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr.

[11/26 01:01:44     18s] Change the soft stacksize limit to 0.2%RAM (95 mbytes). Set global soft_stack_size_limit to change the value.
[11/26 01:01:47     21s] 
[11/26 01:01:47     21s] **INFO:  MMMC transition support version v31-84 
[11/26 01:01:47     21s] 
[11/26 01:01:47     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/26 01:01:47     21s] <CMD> suppressMessage ENCEXT-2799
[11/26 01:01:47     21s] <CMD> getVersion
[11/26 01:01:47     21s] <CMD> getVersion
[11/26 01:01:48     21s] <CMD> getVersion
[11/26 01:01:48     21s] [INFO] Loading PVS 21.12 fill procedures
[11/26 01:01:49     21s] Sourcing file "TCLs/innovus_mmmc.tcl" ...
[11/26 01:01:49     21s] <CMD> setMultiCpuUsage -localCpu max
[11/26 01:01:49     21s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/26 01:01:49     21s] <CMD> set conf_qxconf_file NULL
[11/26 01:01:49     21s] <CMD> set conf_qxlib_file NULL
[11/26 01:01:49     21s] <CMD> set dbgDualViewAwareXTree 1
[11/26 01:01:49     21s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[11/26 01:01:49     21s] <CMD> set dcgHonorSignalNetNDR 1
[11/26 01:01:49     21s] <CMD> set defHierChar /
[11/26 01:01:49     21s] <CMD> set distributed_client_message_echo 1
[11/26 01:01:49     21s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/26 01:01:49     21s] <CMD> set edi_pe::pegWeightMultiplier2ForHLS 1.111
[11/26 01:01:49     21s] <CMD> set edi_pe::pegWireCapacityRatio 0.4444
[11/26 01:01:49     21s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/26 01:01:49     21s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/26 01:01:49     21s] <CMD> set floorplan_default_site core_hd
[11/26 01:01:49     21s] <CMD> set fpIsMaxIoHeight 0
[11/26 01:01:49     21s] <CMD> set init_gnd_net gnd
[11/26 01:01:49     21s] <CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_D_CELLS_HD.lef /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef}
[11/26 01:01:49     21s] <CMD> set init_mmmc_file Views/I2CAndMemory_MMMC.view
[11/26 01:01:49     21s] <CMD> set init_original_verilog_files /home/p/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Out_Innovus/MMMC/I2CAndMemory.v
[11/26 01:01:49     21s] <CMD> set init_pwr_net vdd
[11/26 01:01:49     21s] <CMD> set init_top_cell I2CAndMemory
[11/26 01:01:49     21s] <CMD> set init_verilog /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.v
[11/26 01:01:49     21s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 01:01:49     21s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 01:01:49     21s] <CMD> set latch_time_borrow_mode max_borrow
[11/26 01:01:49     21s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/26 01:01:49     21s] <CMD> set pegDefaultResScaleFactor 1
[11/26 01:01:49     21s] <CMD> set pegDetailResScaleFactor 1
[11/26 01:01:49     21s] <CMD> set pegEnableDualViewForTQuantus 1
[11/26 01:01:49     21s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 01:01:49     21s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 01:01:49     21s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/26 01:01:49     21s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/26 01:01:49     21s] <CMD> set timing_library_ca_derate_data_consistency 0
[11/26 01:01:49     21s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 01:01:49     21s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 01:01:49     21s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/26 01:01:49     21s] <CMD> set defStreamOutCheckUncolored false
[11/26 01:01:49     21s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/26 01:01:49     21s] <CMD> set lefdefInputCheckColoredShape 0
[11/26 01:01:49     21s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/26 01:01:49     21s] <CMD> init_design
[11/26 01:01:49     21s] #% Begin Load MMMC data ... (date=11/26 01:01:49, mem=981.7M)
[11/26 01:01:49     21s] #% End Load MMMC data ... (date=11/26 01:01:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.1M, current mem=983.1M)
[11/26 01:01:49     21s] 
[11/26 01:01:49     21s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef ...
[11/26 01:01:49     21s] 
[11/26 01:01:49     21s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_D_CELLS_HD.lef ...
[11/26 01:01:49     21s] Set DBUPerIGU to M2 pitch 560.
[11/26 01:01:49     22s] 
[11/26 01:01:49     22s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef ...
[11/26 01:01:49     22s] 
[11/26 01:01:49     22s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef ...
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-200' for more detail.
[11/26 01:01:50     22s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/26 01:01:50     22s] To increase the message display limit, refer to the product command reference manual.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 01:01:50     22s] Type 'man IMPLF-201' for more detail.
[11/26 01:01:50     22s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/26 01:01:50     22s] To increase the message display limit, refer to the product command reference manual.
[11/26 01:01:50     22s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/26 01:01:50     22s] Loading view definition file from Views/I2CAndMemory_MMMC.view
[11/26 01:01:50     22s] Starting library reading in 'Multi-threaded flow' (with '12' threads)
[11/26 01:01:51     25s] Reading PVT_1_80_V_WC_LIBS timing library /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_slow_1_62V_175C.lib.
[11/26 01:01:51     25s] Read 772 cells in library D_CELLS_HD_LPMOS_slow_1_62V_175C.
[11/26 01:01:51     25s] Reading PVT_1_80_V_WC_LIBS timing library /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C.lib.
[11/26 01:01:51     25s] Read 424 cells in library IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C.
[11/26 01:01:51     25s] Library reading multithread flow ended.
[11/26 01:01:51     25s] Starting library reading in 'Multi-threaded flow' (with '12' threads)
[11/26 01:01:52     28s] Reading PVT_1_80_V_BC_LIBS timing library /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_fast_1_98V_m40C.lib.
[11/26 01:01:52     28s] Read 772 cells in library D_CELLS_HD_LPMOS_fast_1_98V_m40C.
[11/26 01:01:52     28s] Reading PVT_1_80_V_BC_LIBS timing library /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C.lib.
[11/26 01:01:52     28s] Read 424 cells in library IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C.
[11/26 01:01:52     29s] Library reading multithread flow ended.
[11/26 01:01:52     29s] Ending "PreSetAnalysisView" (total cpu=0:00:06.8, real=0:00:02.0, peak res=1334.9M, current mem=1050.2M)
[11/26 01:01:52     29s] *** End library_loading (cpu=0.11min, real=0.03min, mem=316.5M, fe_cpu=0.49min, fe_real=0.70min, fe_mem=1331.1M) ***
[11/26 01:01:52     29s] #% Begin Load netlist data ... (date=11/26 01:01:52, mem=1050.2M)
[11/26 01:01:52     29s] *** Begin netlist parsing (mem=1331.1M) ***
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR15CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR15CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR15CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR15CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR15CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR10CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR10CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR10CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR10CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR10CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR04CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR04CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR04CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR04CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR04CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR01CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR01CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR01CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR01CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR01CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR15CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR15CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR15CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR15CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR15CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR10CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR10CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR10CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR10CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR10CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR04CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR04CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR04CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR04CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR04CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR01CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR01CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR01CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR01CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR01CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR00CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR00CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR00CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR00CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR00CP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDO' of cell 'APR00CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'GNDR' of cell 'APR00CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDD' of cell 'APR00CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDO' of cell 'APR00CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Pin 'VDDR' of cell 'APR00CDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/26 01:01:52     29s] Created 1196 new cells from 4 timing libraries.
[11/26 01:01:52     29s] Reading netlist ...
[11/26 01:01:52     29s] Backslashed names will retain backslash and a trailing blank character.
[11/26 01:01:52     29s] Reading verilog netlist '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.v'
[11/26 01:01:52     29s] 
[11/26 01:01:52     29s] *** Memory Usage v#1 (Current mem = 1331.059M, initial mem = 483.848M) ***
[11/26 01:01:52     29s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1331.1M) ***
[11/26 01:01:52     29s] #% End Load netlist data ... (date=11/26 01:01:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1105.8M, current mem=1105.8M)
[11/26 01:01:52     29s] Set top cell to I2CAndMemory.
[11/26 01:01:53     29s] Hooked 2392 DB cells to tlib cells.
[11/26 01:01:53     29s] ** Removed 1 unused lib cells.
[11/26 01:01:53     29s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1134.1M, current mem=1134.1M)
[11/26 01:01:53     29s] Starting recursive module instantiation check.
[11/26 01:01:53     29s] No recursion found.
[11/26 01:01:53     29s] Building hierarchical netlist for Cell I2CAndMemory ...
[11/26 01:01:53     29s] *** Netlist is unique.
[11/26 01:01:53     29s] Setting Std. cell height to 4480 DBU (smallest netlist inst).
[11/26 01:01:53     29s] ** info: there are 2393 modules.
[11/26 01:01:53     29s] ** info: there are 1844 stdCell insts.
[11/26 01:01:53     29s] 
[11/26 01:01:53     29s] *** Memory Usage v#1 (Current mem = 1350.973M, initial mem = 483.848M) ***
[11/26 01:01:53     29s] **WARN: (IMPFP-3961):	The techSite 'io_site_3V' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/26 01:01:53     29s] Type 'man IMPFP-3961' for more detail.
[11/26 01:01:53     29s] Start create_tracks
[11/26 01:01:53     29s] Extraction setup Started 
[11/26 01:01:53     29s] 
[11/26 01:01:53     29s] Trim Metal Layers:
[11/26 01:01:53     29s] Initializing multi-corner RC extraction with 3 active RC Corners ...
[11/26 01:01:53     29s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/26 01:01:53     29s] Type 'man IMPEXT-6202' for more detail.
[11/26 01:01:53     29s] Reading Capacitance Table File /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
[11/26 01:01:53     29s] Process name: XH018.
[11/26 01:01:53     29s] Reading Capacitance Table File /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_typ.capTbl ...
[11/26 01:01:53     29s] Process name: XH018.
[11/26 01:01:53     29s] Reading Capacitance Table File /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
[11/26 01:01:53     29s] Process name: XH018.
[11/26 01:01:53     29s] Importing multi-corner RC tables ... 
[11/26 01:01:53     29s] Summary of Active RC-Corners : 
[11/26 01:01:53     29s]  
[11/26 01:01:53     29s]  Analysis View: PVT_1_80_V_WC_VIEW
[11/26 01:01:53     29s]     RC-Corner Name        : MAX_RC
[11/26 01:01:53     29s]     RC-Corner Index       : 0
[11/26 01:01:53     29s]     RC-Corner Temperature : 175 Celsius
[11/26 01:01:53     29s]     RC-Corner Cap Table   : '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
[11/26 01:01:53     29s]     RC-Corner PreRoute Res Factor         : 1
[11/26 01:01:53     29s]     RC-Corner PreRoute Cap Factor         : 1
[11/26 01:01:53     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/26 01:01:53     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/26 01:01:53     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/26 01:01:53     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/26 01:01:53     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/26 01:01:53     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[11/26 01:01:53     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[11/26 01:01:53     29s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/26 01:01:53     29s]     RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Max/qrcTechFile'
[11/26 01:01:53     29s]  
[11/26 01:01:53     29s]  Analysis View: PVT_1_80_V_TYP_VIEW
[11/26 01:01:53     29s]     RC-Corner Name        : TYP_RC
[11/26 01:01:53     29s]     RC-Corner Index       : 1
[11/26 01:01:53     29s]     RC-Corner Temperature : 25 Celsius
[11/26 01:01:53     29s]     RC-Corner Cap Table   : '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_typ.capTbl'
[11/26 01:01:53     29s]     RC-Corner PreRoute Res Factor         : 1
[11/26 01:01:53     29s]     RC-Corner PreRoute Cap Factor         : 1
[11/26 01:01:53     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/26 01:01:53     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/26 01:01:53     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/26 01:01:53     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/26 01:01:53     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/26 01:01:53     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[11/26 01:01:53     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[11/26 01:01:53     29s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/26 01:01:53     29s]     RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Typ/qrcTechFile'
[11/26 01:01:53     29s]  
[11/26 01:01:53     29s]  Analysis View: PVT_1_80_V_BC_VIEW
[11/26 01:01:53     29s]     RC-Corner Name        : MIN_RC
[11/26 01:01:53     29s]     RC-Corner Index       : 2
[11/26 01:01:53     29s]     RC-Corner Temperature : -40 Celsius
[11/26 01:01:53     29s]     RC-Corner Cap Table   : '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
[11/26 01:01:53     29s]     RC-Corner PreRoute Res Factor         : 1
[11/26 01:01:53     29s]     RC-Corner PreRoute Cap Factor         : 1
[11/26 01:01:53     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/26 01:01:53     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/26 01:01:53     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/26 01:01:53     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/26 01:01:53     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/26 01:01:53     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[11/26 01:01:53     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[11/26 01:01:53     29s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/26 01:01:53     29s]     RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Min/qrcTechFile'
[11/26 01:01:53     29s] Technology file '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Max/qrcTechFile' associated with first view 'PVT_1_80_V_WC_VIEW' will be used as the primary corner for the multi-corner extraction.
[11/26 01:01:53     29s] 
[11/26 01:01:53     29s] Trim Metal Layers:
[11/26 01:01:53     29s] LayerId::1 widthSet size::4
[11/26 01:01:53     29s] LayerId::2 widthSet size::4
[11/26 01:01:53     29s] LayerId::3 widthSet size::4
[11/26 01:01:53     29s] LayerId::4 widthSet size::4
[11/26 01:01:53     29s] LayerId::5 widthSet size::4
[11/26 01:01:53     29s] LayerId::6 widthSet size::2
[11/26 01:01:53     29s] Updating RC grid for preRoute extraction ...
[11/26 01:01:53     29s] eee: pegSigSF::1.070000
[11/26 01:01:53     29s] Initializing multi-corner capacitance tables ... 
[11/26 01:01:53     29s] Initializing multi-corner resistance tables ...
[11/26 01:01:53     30s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 01:01:53     30s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 01:01:53     30s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 01:01:53     30s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 01:01:53     30s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 01:01:53     30s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 01:01:53     30s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:01:53     30s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.444400 newSi=0.000000 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:01:53     30s] *Info: initialize multi-corner CTS.
[11/26 01:01:53     30s] Starting library reading in 'Multi-threaded flow' (with '12' threads)
[11/26 01:01:54     33s] Reading PVT_1_80_V_TYP_LIBS timing library /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_typ_1_80V_25C.lib.
[11/26 01:01:54     33s] Read 771 cells in library D_CELLS_HD_LPMOS_typ_1_80V_25C.
[11/26 01:01:54     33s] Reading PVT_1_80_V_TYP_LIBS timing library /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C.lib.
[11/26 01:01:54     33s] Read 424 cells in library IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C.
[11/26 01:01:54     33s] Library reading multithread flow ended.
[11/26 01:01:54     34s] Ending "SetAnalysisView" (total cpu=0:00:04.2, real=0:00:01.0, peak res=1419.8M, current mem=1128.6M)
[11/26 01:01:55     34s] Reading timing constraints file '../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.wc_mode.sdc' ...
[11/26 01:01:55     34s] Current (total cpu=0:00:34.5, real=0:00:45.0, peak res=1482.7M, current mem=1482.7M)
[11/26 01:01:55     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.wc_mode.sdc, Line 9).
[11/26 01:01:55     34s] 
[11/26 01:01:55     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.wc_mode.sdc, Line 10).
[11/26 01:01:55     34s] 
[11/26 01:01:55     34s] INFO (CTE): Reading of timing constraints file ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.wc_mode.sdc completed, with 2 WARNING
[11/26 01:01:55     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1495.6M, current mem=1495.6M)
[11/26 01:01:55     34s] Current (total cpu=0:00:34.6, real=0:00:45.0, peak res=1495.6M, current mem=1495.6M)
[11/26 01:01:55     34s] Reading timing constraints file '../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.PVT_1_80_V_WC_VIEW_latency.sdc' ...
[11/26 01:01:55     34s] Current (total cpu=0:00:34.6, real=0:00:45.0, peak res=1495.6M, current mem=1495.6M)
[11/26 01:01:55     34s] INFO (CTE): Constraints read successfully.
[11/26 01:01:55     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1495.8M, current mem=1495.8M)
[11/26 01:01:55     34s] Current (total cpu=0:00:34.7, real=0:00:45.0, peak res=1495.8M, current mem=1495.8M)
[11/26 01:01:55     34s] Reading timing constraints file '../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.typ_mode.sdc' ...
[11/26 01:01:55     34s] Current (total cpu=0:00:34.7, real=0:00:45.0, peak res=1495.8M, current mem=1495.8M)
[11/26 01:01:55     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.typ_mode.sdc, Line 9).
[11/26 01:01:55     34s] 
[11/26 01:01:55     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.typ_mode.sdc, Line 10).
[11/26 01:01:55     34s] 
[11/26 01:01:55     34s] INFO (CTE): Reading of timing constraints file ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.typ_mode.sdc completed, with 2 WARNING
[11/26 01:01:55     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1496.2M, current mem=1496.2M)
[11/26 01:01:55     34s] Current (total cpu=0:00:34.8, real=0:00:45.0, peak res=1496.2M, current mem=1496.2M)
[11/26 01:01:55     34s] Reading timing constraints file '../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.PVT_1_80_V_TYP_VIEW_latency.sdc' ...
[11/26 01:01:55     34s] Current (total cpu=0:00:34.8, real=0:00:45.0, peak res=1496.2M, current mem=1496.2M)
[11/26 01:01:55     34s] INFO (CTE): Constraints read successfully.
[11/26 01:01:55     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1496.4M, current mem=1496.4M)
[11/26 01:01:55     34s] Current (total cpu=0:00:34.9, real=0:00:45.0, peak res=1496.4M, current mem=1496.4M)
[11/26 01:01:55     34s] Reading timing constraints file '../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.bc_mode.sdc' ...
[11/26 01:01:55     34s] Current (total cpu=0:00:34.9, real=0:00:45.0, peak res=1496.4M, current mem=1496.4M)
[11/26 01:01:55     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.bc_mode.sdc, Line 9).
[11/26 01:01:55     34s] 
[11/26 01:01:55     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.bc_mode.sdc, Line 10).
[11/26 01:01:55     34s] 
[11/26 01:01:55     34s] INFO (CTE): Reading of timing constraints file ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.bc_mode.sdc completed, with 2 WARNING
[11/26 01:01:55     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1496.8M, current mem=1496.8M)
[11/26 01:01:55     34s] Current (total cpu=0:00:35.0, real=0:00:45.0, peak res=1496.8M, current mem=1496.8M)
[11/26 01:01:55     34s] Reading timing constraints file '../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.PVT_1_80_V_BC_VIEW_latency.sdc' ...
[11/26 01:01:55     35s] Current (total cpu=0:00:35.0, real=0:00:45.0, peak res=1496.8M, current mem=1496.8M)
[11/26 01:01:55     35s] INFO (CTE): Constraints read successfully.
[11/26 01:01:55     35s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1497.2M, current mem=1497.2M)
[11/26 01:01:55     35s] Current (total cpu=0:00:35.1, real=0:00:45.0, peak res=1497.2M, current mem=1497.2M)
[11/26 01:01:55     35s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 01:01:55     35s] 
[11/26 01:01:55     35s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/26 01:01:55     35s] Summary for sequential cells identification: 
[11/26 01:01:55     35s]   Identified SBFF number: 128
[11/26 01:01:55     35s]   Identified MBFF number: 0
[11/26 01:01:55     35s]   Identified SB Latch number: 0
[11/26 01:01:55     35s]   Identified MB Latch number: 0
[11/26 01:01:55     35s]   Not identified SBFF number: 0
[11/26 01:01:55     35s]   Not identified MBFF number: 0
[11/26 01:01:55     35s]   Not identified SB Latch number: 0
[11/26 01:01:55     35s]   Not identified MB Latch number: 0
[11/26 01:01:55     35s]   Number of sequential cells which are not FFs: 94
[11/26 01:01:55     35s] Total number of combinational cells: 521
[11/26 01:01:55     35s] Total number of sequential cells: 222
[11/26 01:01:55     35s] Total number of tristate cells: 28
[11/26 01:01:55     35s] Total number of level shifter cells: 0
[11/26 01:01:55     35s] Total number of power gating cells: 0
[11/26 01:01:55     35s] Total number of isolation cells: 0
[11/26 01:01:55     35s] Total number of power switch cells: 0
[11/26 01:01:55     35s] Total number of pulse generator cells: 0
[11/26 01:01:55     35s] Total number of always on buffers: 0
[11/26 01:01:55     35s] Total number of retention cells: 0
[11/26 01:01:55     35s] List of usable buffers: BUHDX0 BUHDX12 BUHDX1 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8
[11/26 01:01:55     35s] Total number of usable buffers: 8
[11/26 01:01:55     35s] List of unusable buffers:
[11/26 01:01:55     35s] Total number of unusable buffers: 0
[11/26 01:01:55     35s] List of usable inverters: INHDX0 INHDX12 INHDX1 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8
[11/26 01:01:55     35s] Total number of usable inverters: 8
[11/26 01:01:55     35s] List of unusable inverters:
[11/26 01:01:55     35s] Total number of unusable inverters: 0
[11/26 01:01:55     35s] List of identified usable delay cells: DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX0 DLY8HDX1
[11/26 01:01:55     35s] Total number of identified usable delay cells: 8
[11/26 01:01:55     35s] List of identified unusable delay cells: STEHDX1 STEHDX0 STEHDX2 STEHDX4
[11/26 01:01:55     35s] Total number of identified unusable delay cells: 4
[11/26 01:01:55     35s] 
[11/26 01:01:55     35s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/26 01:01:55     35s] 
[11/26 01:01:55     35s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:01:55     35s] 
[11/26 01:01:55     35s] TimeStamp Deleting Cell Server End ...
[11/26 01:01:55     35s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1518.4M, current mem=1518.4M)
[11/26 01:01:55     35s] 
[11/26 01:01:55     35s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:01:55     35s] Summary for sequential cells identification: 
[11/26 01:01:55     35s]   Identified SBFF number: 128
[11/26 01:01:55     35s]   Identified MBFF number: 0
[11/26 01:01:55     35s]   Identified SB Latch number: 0
[11/26 01:01:55     35s]   Identified MB Latch number: 0
[11/26 01:01:55     35s]   Not identified SBFF number: 0
[11/26 01:01:55     35s]   Not identified MBFF number: 0
[11/26 01:01:55     35s]   Not identified SB Latch number: 0
[11/26 01:01:55     35s]   Not identified MB Latch number: 0
[11/26 01:01:55     35s]   Number of sequential cells which are not FFs: 94
[11/26 01:01:56     35s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:01:56     35s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:01:56     35s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:01:56     35s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:01:56     35s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:01:56     35s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:01:56     35s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:01:56     35s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:01:56     35s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:01:56     35s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:01:56     35s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:01:56     35s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:01:56     35s] TLC MultiMap info (StdDelay):
[11/26 01:01:56     35s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:01:56     35s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:01:56     35s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:01:56     35s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:01:56     35s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:01:56     35s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:01:56     35s]  Setting StdDelay to: 97.6ps
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] TimeStamp Deleting Cell Server End ...
[11/26 01:01:56     35s] #% Begin Load MMMC data post ... (date=11/26 01:01:56, mem=1518.8M)
[11/26 01:01:56     35s] #% End Load MMMC data post ... (date=11/26 01:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1518.8M, current mem=1518.8M)
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] *** Summary of all messages that are not suppressed in this session:
[11/26 01:01:56     35s] Severity  ID               Count  Summary                                  
[11/26 01:01:56     35s] WARNING   IMPLF-200          376  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/26 01:01:56     35s] WARNING   IMPLF-201          364  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/26 01:01:56     35s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[11/26 01:01:56     35s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/26 01:01:56     35s] WARNING   TCLCMD-1461          6  Skipped unsupported command: %s          
[11/26 01:01:56     35s] *** Message Summary: 748 warning(s), 0 error(s)
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] <CMD> getIoFlowFlag
[11/26 01:01:56     35s] <CMD> setIoFlowFlag 0
[11/26 01:01:56     35s] <CMD> floorPlan -site core_hd -r 0.922495274102 0.75 15 15 15 15
[11/26 01:01:56     35s] **WARN: (IMPFP-3961):	The techSite 'io_site_3V' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/26 01:01:56     35s] Type 'man IMPFP-3961' for more detail.
[11/26 01:01:56     35s] Start create_tracks
[11/26 01:01:56     35s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/26 01:01:56     35s] <CMD> uiSetTool select
[11/26 01:01:56     35s] <CMD> getIoFlowFlag
[11/26 01:01:56     35s] <CMD> fit
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingLayers {}
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingLayers {}
[11/26 01:01:56     35s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingLayers {}
[11/26 01:01:56     35s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 01:01:56     35s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/26 01:01:56     35s] The ring targets are set to core/block ring wires.
[11/26 01:01:56     35s] addRing command will consider rows while creating rings.
[11/26 01:01:56     35s] addRing command will disallow rings to go over rows.
[11/26 01:01:56     35s] addRing command will ignore shorts while creating rings.
[11/26 01:01:56     35s] <CMD> addRing -nets {vdd gnd} -type core_rings -follow core -layer {top METTP bottom METTP left METTPL right METTPL} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/26 01:01:56     35s] #% Begin addRing (date=11/26 01:01:56, mem=1522.6M)
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] viaInitial starts at Wed Nov 26 01:01:56 2025
viaInitial ends at Wed Nov 26 01:01:56 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.2M)
[11/26 01:01:56     35s] Ring generation is complete.
[11/26 01:01:56     35s] vias are now being generated.
[11/26 01:01:56     35s] addRing created 8 wires.
[11/26 01:01:56     35s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/26 01:01:56     35s] +--------+----------------+----------------+
[11/26 01:01:56     35s] |  Layer |     Created    |     Deleted    |
[11/26 01:01:56     35s] +--------+----------------+----------------+
[11/26 01:01:56     35s] |  METTP |        4       |       NA       |
[11/26 01:01:56     35s] | VIATPL |        8       |        0       |
[11/26 01:01:56     35s] | METTPL |        4       |       NA       |
[11/26 01:01:56     35s] +--------+----------------+----------------+
[11/26 01:01:56     35s] #% End addRing (date=11/26 01:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.2M, current mem=1526.2M)
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingLayers {}
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingLayers {}
[11/26 01:01:56     35s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeRingLayers {}
[11/26 01:01:56     35s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 01:01:56     35s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 01:01:56     35s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/26 01:01:56     35s] addStripe will allow jog to connect padcore ring and block ring.
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] Stripes will stop at the boundary of the specified area.
[11/26 01:01:56     35s] When breaking rings, the power planner will consider the existence of blocks.
[11/26 01:01:56     35s] Stripes will not extend to closest target.
[11/26 01:01:56     35s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/26 01:01:56     35s] Stripes will not be created over regions without power planning wires.
[11/26 01:01:56     35s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/26 01:01:56     35s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/26 01:01:56     35s] Offset for stripe breaking is set to 0.
[11/26 01:01:56     35s] <CMD> addStripe -nets {vdd gnd} -layer METTPL -direction vertical -width 3 -spacing 3 -number_of_sets 3 -start_from left -start_offset 30 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/26 01:01:56     35s] #% Begin addStripe (date=11/26 01:01:56, mem=1526.2M)
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] Initialize fgc environment(mem: 1707.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.2M)
[11/26 01:01:56     35s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.2M)
[11/26 01:01:56     35s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.2M)
[11/26 01:01:56     35s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.2M)
[11/26 01:01:56     35s] Starting stripe generation ...
[11/26 01:01:56     35s] Non-Default Mode Option Settings :
[11/26 01:01:56     35s]   NONE
[11/26 01:01:56     35s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[11/26 01:01:56     35s] Type 'man IMPPP-4055' for more detail.
[11/26 01:01:56     35s] Stripe generation is complete.
[11/26 01:01:56     35s] vias are now being generated.
[11/26 01:01:56     35s] addStripe created 6 wires.
[11/26 01:01:56     35s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[11/26 01:01:56     35s] +--------+----------------+----------------+
[11/26 01:01:56     35s] |  Layer |     Created    |     Deleted    |
[11/26 01:01:56     35s] +--------+----------------+----------------+
[11/26 01:01:56     35s] | VIATPL |       12       |        0       |
[11/26 01:01:56     35s] | METTPL |        6       |       NA       |
[11/26 01:01:56     35s] +--------+----------------+----------------+
[11/26 01:01:56     35s] #% End addStripe (date=11/26 01:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.2M, current mem=1527.2M)
[11/26 01:01:56     35s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -inst *
[11/26 01:01:56     35s] <CMD> globalNetConnect vdd -type tiehi -instanceBasename *
[11/26 01:01:56     35s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -inst *
[11/26 01:01:56     35s] <CMD> globalNetConnect gnd -type tielo -instanceBasename *
[11/26 01:01:56     35s] <CMD> createPGPin vdd -net vdd -geom METTPL 9.06 0 12.06 12.06
[11/26 01:01:56     35s] <CMD> createPGPin gnd -net gnd -geom METTPL 3.06 0 6.06 6.06
[11/26 01:01:56     35s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[11/26 01:01:56     35s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) METTPL(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) METTPL(6) } -nets { vdd gnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) METTPL(6) }
[11/26 01:01:56     35s] #% Begin sroute (date=11/26 01:01:56, mem=1527.6M)
[11/26 01:01:56     35s] *** Begin SPECIAL ROUTE on Wed Nov 26 01:01:56 2025 ***
[11/26 01:01:56     35s] SPECIAL ROUTE ran on directory: /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:01:56     35s] SPECIAL ROUTE ran on machine: cn88.it.auth.gr (Linux 5.14.0-570.52.1.el9_6.x86_64 Xeon 2.10Ghz)
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] Begin option processing ...
[11/26 01:01:56     35s] srouteConnectPowerBump set to false
[11/26 01:01:56     35s] routeSelectNet set to "vdd gnd"
[11/26 01:01:56     35s] routeSpecial set to true
[11/26 01:01:56     35s] srouteBlockPin set to "useLef"
[11/26 01:01:56     35s] srouteBottomLayerLimit set to 1
[11/26 01:01:56     35s] srouteBottomTargetLayerLimit set to 1
[11/26 01:01:56     35s] srouteConnectConverterPin set to false
[11/26 01:01:56     35s] srouteCrossoverViaBottomLayer set to 1
[11/26 01:01:56     35s] srouteCrossoverViaTopLayer set to 6
[11/26 01:01:56     35s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/26 01:01:56     35s] srouteFollowCorePinEnd set to 3
[11/26 01:01:56     35s] srouteJogControl set to "preferWithChanges differentLayer"
[11/26 01:01:56     35s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[11/26 01:01:56     35s] sroutePadPinAllPorts set to true
[11/26 01:01:56     35s] sroutePreserveExistingRoutes set to true
[11/26 01:01:56     35s] srouteRoutePowerBarPortOnBothDir set to true
[11/26 01:01:56     35s] srouteStopBlockPin set to "nearestTarget"
[11/26 01:01:56     35s] srouteTopLayerLimit set to 6
[11/26 01:01:56     35s] srouteTopTargetLayerLimit set to 6
[11/26 01:01:56     35s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2985.00 megs.
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] Reading DB technology information...
[11/26 01:01:56     35s] Finished reading DB technology information.
[11/26 01:01:56     35s] Reading floorplan and netlist information...
[11/26 01:01:56     35s] Finished reading floorplan and netlist information.
[11/26 01:01:56     35s] Read in 12 layers, 6 routing layers, 1 overlap layer
[11/26 01:01:56     35s] Read in 771 macros, 74 used
[11/26 01:01:56     35s] Read in 71 components
[11/26 01:01:56     35s]   71 core components: 71 unplaced, 0 placed, 0 fixed
[11/26 01:01:56     35s] Read in 2 physical pins
[11/26 01:01:56     35s]   2 physical pins: 0 unplaced, 0 placed, 2 fixed
[11/26 01:01:56     35s] Read in 300 logical pins
[11/26 01:01:56     35s] Read in 300 nets
[11/26 01:01:56     35s] Read in 2 special nets, 2 routed
[11/26 01:01:56     35s] Read in 144 terminals
[11/26 01:01:56     35s] 2 nets selected.
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] Begin power routing ...
[11/26 01:01:56     35s] #create default rule from bind_ndr_rule rule=0x7f4e5dd93be0 0x7f4e3520cff0
[11/26 01:01:56     35s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/26 01:01:56     35s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/26 01:01:56     35s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/26 01:01:56     35s] Type 'man IMPSR-1256' for more detail.
[11/26 01:01:56     35s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/26 01:01:56     35s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/26 01:01:56     35s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/26 01:01:56     35s] Type 'man IMPSR-1256' for more detail.
[11/26 01:01:56     35s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/26 01:01:56     35s] CPU time for vdd FollowPin 0 seconds
[11/26 01:01:56     35s] CPU time for gnd FollowPin 0 seconds
[11/26 01:01:56     35s]   Number of IO ports routed: 0
[11/26 01:01:56     35s]   Number of Block ports routed: 0
[11/26 01:01:56     35s]   Number of Stripe ports routed: 0
[11/26 01:01:56     35s]   Number of Core ports routed: 118
[11/26 01:01:56     35s]   Number of Pad ports routed: 0
[11/26 01:01:56     35s]   Number of Power Bump ports routed: 0
[11/26 01:01:56     35s]   Number of Followpin connections: 59
[11/26 01:01:56     35s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3068.00 megs.
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s]  Begin updating DB with routing results ...
[11/26 01:01:56     35s]  Updating DB with 2 io pins ...
[11/26 01:01:56     35s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/26 01:01:56     35s] Pin and blockage extraction finished
[11/26 01:01:56     35s] 
[11/26 01:01:56     35s] sroute created 177 wires.
[11/26 01:01:56     35s] ViaGen created 1475 vias, deleted 0 via to avoid violation.
[11/26 01:01:56     35s] +--------+----------------+----------------+
[11/26 01:01:56     35s] |  Layer |     Created    |     Deleted    |
[11/26 01:01:56     35s] +--------+----------------+----------------+
[11/26 01:01:56     35s] |  MET1  |       177      |       NA       |
[11/26 01:01:56     35s] |  VIA1  |       295      |        0       |
[11/26 01:01:56     35s] |  VIA2  |       295      |        0       |
[11/26 01:01:56     35s] |  VIA3  |       295      |        0       |
[11/26 01:01:56     35s] |  VIATP |       295      |        0       |
[11/26 01:01:56     35s] | VIATPL |       295      |        0       |
[11/26 01:01:56     35s] +--------+----------------+----------------+
[11/26 01:01:56     35s] #% End sroute (date=11/26 01:01:56, total cpu=0:00:00.4, real=0:00:00.0, peak res=1561.4M, current mem=1548.3M)
[11/26 01:01:56     35s] <CMD> saveDesign /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_1_Pre_Place.enc
[11/26 01:01:56     35s] #% Begin save design ... (date=11/26 01:01:56, mem=1551.7M)
[11/26 01:01:56     36s] % Begin Save ccopt configuration ... (date=11/26 01:01:56, mem=1551.7M)
[11/26 01:01:56     36s] % End Save ccopt configuration ... (date=11/26 01:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1553.3M, current mem=1553.3M)
[11/26 01:01:56     36s] % Begin Save netlist data ... (date=11/26 01:01:56, mem=1553.4M)
[11/26 01:01:56     36s] Writing Binary DB to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_1_Pre_Place.enc.dat.tmp/vbin/I2CAndMemory.v.bin in multi-threaded mode...
[11/26 01:01:56     36s] % End Save netlist data ... (date=11/26 01:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1561.8M, current mem=1556.4M)
[11/26 01:01:56     36s] Saving symbol-table file in separate thread ...
[11/26 01:01:56     36s] Saving congestion map file in separate thread ...
[11/26 01:01:56     36s] Saving congestion map file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_1_Pre_Place.enc.dat.tmp/I2CAndMemory.route.congmap.gz ...
[11/26 01:01:56     36s] % Begin Save AAE data ... (date=11/26 01:01:56, mem=1557.1M)
[11/26 01:01:56     36s] Saving AAE Data ...
[11/26 01:01:56     36s] % End Save AAE data ... (date=11/26 01:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1557.2M, current mem=1557.2M)
[11/26 01:01:57     36s] Saving preference file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_1_Pre_Place.enc.dat.tmp/gui.pref.tcl ...
[11/26 01:01:57     36s] Saving mode setting ...
[11/26 01:01:57     36s] Saving global file ...
[11/26 01:01:57     36s] Saving Drc markers ...
[11/26 01:01:57     36s] ... No Drc file written since there is no markers found.
[11/26 01:01:57     36s] Saving special route data file in separate thread ...
[11/26 01:01:57     36s] Saving PG file in separate thread ...
[11/26 01:01:57     36s] Saving placement file in separate thread ...
[11/26 01:01:57     36s] Saving route file in separate thread ...
[11/26 01:01:57     36s] Saving property file in separate thread ...
[11/26 01:01:57     36s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:01:57     36s] Saving PG file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_1_Pre_Place.enc.dat.tmp/I2CAndMemory.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Nov 26 01:01:57 2025)
[11/26 01:01:57     36s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 01:01:57     36s] Save Adaptive View Pruning View Names to Binary file
[11/26 01:01:57     36s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1855.1M) ***
[11/26 01:01:57     36s] Saving property file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_1_Pre_Place.enc.dat.tmp/I2CAndMemory.prop
[11/26 01:01:57     36s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1855.1M) ***
[11/26 01:01:57     36s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1855.1M) ***
[11/26 01:01:57     36s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:01:57     36s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:01:57     36s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1855.1M) ***
[11/26 01:01:57     36s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:01:57     36s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:01:57     36s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[11/26 01:01:57     36s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[11/26 01:01:57     36s] % Begin Save power constraints data ... (date=11/26 01:01:57, mem=1564.6M)
[11/26 01:01:57     36s] % End Save power constraints data ... (date=11/26 01:01:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1565.0M, current mem=1565.0M)
[11/26 01:01:58     36s] Generated self-contained design Top_MMMC_1_Pre_Place.enc.dat.tmp
[11/26 01:01:59     36s] #% End save design ... (date=11/26 01:01:59, total cpu=0:00:00.6, real=0:00:03.0, peak res=1590.8M, current mem=1563.8M)
[11/26 01:01:59     36s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 01:01:59     36s] 
[11/26 01:01:59     36s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/26 01:01:59     36s] <CMD> setEndCapMode -reset
[11/26 01:01:59     36s] <CMD> setEndCapMode -boundary_tap false
[11/26 01:01:59     36s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/26 01:01:59     36s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/26 01:01:59     36s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[11/26 01:01:59     36s] <CMD> setPlaceMode -reset
[11/26 01:01:59     36s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/26 01:01:59     36s] <CMD> setDesignMode -process 180
[11/26 01:01:59     36s] ##  Process: 180           (User Set)               
[11/26 01:01:59     36s] ##     Node: (not set)                           
[11/26 01:01:59     36s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/26 01:01:59     36s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/26 01:01:59     36s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/26 01:01:59     36s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/26 01:01:59     36s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/26 01:01:59     36s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/26 01:01:59     36s] <CMD> getPlaceMode
[11/26 01:01:59     36s] -place_design_floorplan_mode false         # bool, default=false
[11/26 01:01:59     36s] -place_design_refine_macro false           # bool, default=false
[11/26 01:01:59     36s] -place_design_refine_place true            # bool, default=true
[11/26 01:01:59     36s] -place_detail_activity_power_driven false
[11/26 01:01:59     36s]                                            # bool, default=false
[11/26 01:01:59     36s] -place_detail_allow_border_pin_abut false
[11/26 01:01:59     36s]                                            # bool, default=false
[11/26 01:01:59     36s] -place_detail_allow_single_height_row_symmetry_x {}
[11/26 01:01:59     36s]                                            # string, default=""
[11/26 01:01:59     36s] -place_detail_check_cut_spacing false      # bool, default=false
[11/26 01:01:59     36s] -place_detail_check_inst_space_group false
[11/26 01:01:59     36s]                                            # bool, default=false
[11/26 01:01:59     36s] -place_detail_check_route false            # bool, default=false, user setting
[11/26 01:01:59     36s] -place_detail_color_aware_legal false      # bool, default=false
[11/26 01:01:59     36s] -place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
[11/26 01:01:59     36s] -place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
[11/26 01:01:59     36s] -place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
[11/26 01:01:59     36s] -place_detail_fixed_shifter false          # bool, default=false
[11/26 01:01:59     36s] -place_detail_honor_inst_pad false         # bool, default=false
[11/26 01:01:59     36s] -place_detail_io_pin_blockage false        # bool, default=false
[11/26 01:01:59     36s] -place_detail_iraware_max_drive_strength 0
[11/26 01:01:59     36s]                                            # float, default=0, min=0, max=2147483647
[11/26 01:01:59     36s] -place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
[11/26 01:01:59     36s] -place_detail_irdrop_aware_timing_effort high
[11/26 01:01:59     36s]                                            # enums={none standard high}, default=high
[11/26 01:01:59     36s] -place_detail_irdrop_region_number 100     # uint, default=100
[11/26 01:01:59     36s] -place_detail_legalization_inst_gap 0      # int, default=0
[11/26 01:01:59     36s] -place_detail_max_shifter_column_depth 9999
[11/26 01:01:59     36s]                                            # float, default=9999
[11/26 01:01:59     36s] -place_detail_max_shifter_depth 9999       # float, default=9999
[11/26 01:01:59     36s] -place_detail_max_shifter_row_depth 9999
[11/26 01:01:59     36s]                                            # float, default=9999
[11/26 01:01:59     36s] -place_detail_no_filler_without_implant false
[11/26 01:01:59     36s]                                            # bool, default=false
[11/26 01:01:59     36s] -place_detail_pad_fixed_insts false        # bool, default=false
[11/26 01:01:59     36s] -place_detail_pad_physical_cells false     # bool, default=false
[11/26 01:01:59     36s] -place_detail_preroute_as_obs {}           # string, default=""
[11/26 01:01:59     36s] -place_detail_preserve_routing true        # bool, default=true, user setting
[11/26 01:01:59     36s] -place_detail_remove_affected_routing false
[11/26 01:01:59     36s]                                            # bool, default=false, user setting
[11/26 01:01:59     36s] -place_detail_sdp_alignment_in_refine false
[11/26 01:01:59     36s]                                            # bool, default=false
[11/26 01:01:59     36s] -place_detail_swap_eeq_cells false         # bool, default=false, user setting
[11/26 01:01:59     36s] -place_detail_use_check_drc false          # bool, default=false
[11/26 01:01:59     36s] -place_detail_use_diffusion_transition_fill false
[11/26 01:01:59     36s]                                            # bool, default=false
[11/26 01:01:59     36s] -place_detail_use_GA_filler_groups false
[11/26 01:01:59     36s]                                            # bool, default=false
[11/26 01:01:59     36s] -place_detail_use_no_diffusion_one_site_filler false
[11/26 01:01:59     36s]                                            # bool, default=false
[11/26 01:01:59     36s] -place_detail_wire_length_opt_effort medium
[11/26 01:01:59     36s]                                            # enums={none medium high}, default=medium
[11/26 01:01:59     36s] -place_global_activity_power_driven false
[11/26 01:01:59     36s]                                            # enums={false true}, default=false
[11/26 01:01:59     36s] -place_global_activity_power_driven_effort standard
[11/26 01:01:59     36s]                                            # enums={standard high}, default=standard
[11/26 01:01:59     36s] -place_global_align_macro false            # bool, default=false
[11/26 01:01:59     36s] -place_global_allow_3d_stack false         # bool, default=false
[11/26 01:01:59     36s] -place_global_auto_blockage_in_channel partial
[11/26 01:01:59     36s]                                            # enums={none soft partial}, default=partial
[11/26 01:01:59     36s] -place_global_clock_gate_aware true        # bool, default=true, user setting
[11/26 01:01:59     36s] -place_global_clock_power_driven true      # bool, default=true
[11/26 01:01:59     36s] -place_global_clock_power_driven_effort low
[11/26 01:01:59     36s]                                            # enums={low standard high}, default=low
[11/26 01:01:59     36s] -place_global_cong_effort high             # enums={low medium high extreme auto}, default=auto, user setting
[11/26 01:01:59     36s] -place_global_cpg_effort low               # enums={low medium high}, default=low
[11/26 01:01:59     36s] -place_global_cpg_file {}                  # string, default=""
[11/26 01:01:59     36s] -place_global_enable_distributed_place false
[11/26 01:01:59     36s]                                            # bool, default=false
[11/26 01:01:59     36s] -place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true, user setting
[11/26 01:01:59     36s] -place_global_ignore_spare false           # bool, default=false, user setting
[11/26 01:01:59     36s] -place_global_max_density -1               # float, default=-1
[11/26 01:01:59     36s] -place_global_module_aware_spare false     # bool, default=false, user setting
[11/26 01:01:59     36s] -place_global_module_padding {}            # string, default=""
[11/26 01:01:59     36s] -place_global_place_io_pins true           # bool, default=false, user setting
[11/26 01:01:59     36s] -place_global_reorder_scan true            # bool, default=true, user setting
[11/26 01:01:59     36s] -place_global_sdp_alignment false          # bool, default=false
[11/26 01:01:59     36s] -place_global_sdp_place false              # enums={false true}, default=false
[11/26 01:01:59     36s] -place_global_soft_guide_strength low      # enums={low medium high}, default=low
[11/26 01:01:59     36s] -place_global_timing_effort medium         # enums={medium high}, default=medium
[11/26 01:01:59     36s] -place_global_uniform_density false        # enums={false true}, default=false
[11/26 01:01:59     36s] -place_hard_fence true                     # bool, default=true
[11/26 01:01:59     36s] -place_opt_post_place_tcl {}               # string, default=""
[11/26 01:01:59     36s] -place_opt_run_global_place full           # enums={none seed full}, default=full
[11/26 01:01:59     36s] -place_spare_update_timing_graph true      # bool, default=true
[11/26 01:01:59     36s] -powerDriven false                         # bool, default=false, user setting, private
[11/26 01:01:59     36s] -timingDriven true                         # bool, default=true, user setting, private
[11/26 01:01:59     36s] 
[11/26 01:01:59     36s] <CMD> place_opt_design -out_dir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/Place_Opt
[11/26 01:01:59     36s] **INFO: User settings:
[11/26 01:01:59     36s] setDesignMode -process                              180
[11/26 01:01:59     36s] setExtractRCMode -coupling_c_th                     3
[11/26 01:01:59     36s] setExtractRCMode -relative_c_th                     0.03
[11/26 01:01:59     36s] setExtractRCMode -total_c_th                        5
[11/26 01:01:59     36s] setUsefulSkewMode -maxAllowedDelay                  1
[11/26 01:01:59     36s] setUsefulSkewMode -noBoundary                       false
[11/26 01:01:59     36s] setDelayCalMode -engine                             aae
[11/26 01:01:59     36s] setPlaceMode -place_detail_check_route              false
[11/26 01:01:59     36s] setPlaceMode -place_detail_preserve_routing         true
[11/26 01:01:59     36s] setPlaceMode -place_detail_remove_affected_routing  false
[11/26 01:01:59     36s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/26 01:01:59     36s] setPlaceMode -place_global_clock_gate_aware         true
[11/26 01:01:59     36s] setPlaceMode -place_global_cong_effort              high
[11/26 01:01:59     36s] setPlaceMode -place_global_ignore_scan              true
[11/26 01:01:59     36s] setPlaceMode -place_global_ignore_spare             false
[11/26 01:01:59     36s] setPlaceMode -place_global_module_aware_spare       false
[11/26 01:01:59     36s] setPlaceMode -place_global_place_io_pins            true
[11/26 01:01:59     36s] setPlaceMode -place_global_reorder_scan             true
[11/26 01:01:59     36s] setPlaceMode -powerDriven                           false
[11/26 01:01:59     36s] setPlaceMode -timingDriven                          true
[11/26 01:01:59     36s] setAnalysisMode -analysisType                       bcwc
[11/26 01:01:59     36s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[11/26 01:01:59     36s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/26 01:01:59     36s] 
[11/26 01:01:59     36s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:36.6/0:00:45.0 (0.8), mem = 1858.4M
[11/26 01:01:59     36s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/26 01:01:59     36s] *** Starting GigaPlace ***
[11/26 01:01:59     36s] #optDebug: fT-E <X 2 3 1 0>
[11/26 01:01:59     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1858.4M, EPOCH TIME: 1764111719.317120
[11/26 01:01:59     36s] Processing tracks to init pin-track alignment.
[11/26 01:01:59     36s] z: 2, totalTracks: 1
[11/26 01:01:59     36s] z: 4, totalTracks: 1
[11/26 01:01:59     36s] z: 6, totalTracks: 1
[11/26 01:01:59     36s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:01:59     36s] All LLGs are deleted
[11/26 01:01:59     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:01:59     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:01:59     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1866.4M, EPOCH TIME: 1764111719.437814
[11/26 01:01:59     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1866.4M, EPOCH TIME: 1764111719.438956
[11/26 01:01:59     36s] # Building I2CAndMemory llgBox search-tree.
[11/26 01:01:59     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1866.4M, EPOCH TIME: 1764111719.439463
[11/26 01:01:59     36s] Total CPU(s) requested: 12
[11/26 01:01:59     36s] Total CPU(s) enabled with current License(s): 8
[11/26 01:01:59     36s] Current free CPU(s): 8
[11/26 01:01:59     36s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[11/26 01:01:59     36s] [01:01:59.478824] Periodic Lic check successful
[01:01:59.478841] Feature usage summary:
[01:01:59.478842] Innovus_Impl_System
[01:01:59.478842] Innovus_CPU_Opt

[11/26 01:01:59     36s] Total CPU(s) now enabled: 16
[11/26 01:01:59     36s] Multithreaded Timing Analysis is initialized with 12 threads
[11/26 01:01:59     36s] 
[11/26 01:01:59     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:01:59     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:01:59     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2226.9M, EPOCH TIME: 1764111719.630076
[11/26 01:01:59     36s] Max number of tech site patterns supported in site array is 256.
[11/26 01:01:59     36s] Core basic site is core_hd
[11/26 01:01:59     36s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2226.9M, EPOCH TIME: 1764111719.675652
[11/26 01:01:59     36s] After signature check, allow fast init is false, keep pre-filter is false.
[11/26 01:01:59     36s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 01:01:59     36s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.013, REAL:0.011, MEM:2259.9M, EPOCH TIME: 1764111719.686443
[11/26 01:01:59     36s] Use non-trimmed site array because memory saving is not enough.
[11/26 01:01:59     36s] SiteArray: non-trimmed site array dimensions = 58 x 520
[11/26 01:01:59     36s] SiteArray: use 225,280 bytes
[11/26 01:01:59     36s] SiteArray: current memory after site array memory allocation 2260.1M
[11/26 01:01:59     36s] SiteArray: FP blocked sites are writable
[11/26 01:01:59     36s] Estimated cell power/ground rail width = 0.910 um
[11/26 01:01:59     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:01:59     36s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2228.1M, EPOCH TIME: 1764111719.695132
[11/26 01:01:59     36s] Process 1068 wires and vias for routing blockage analysis
[11/26 01:01:59     36s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.015, REAL:0.011, MEM:2260.1M, EPOCH TIME: 1764111719.706483
[11/26 01:01:59     36s] SiteArray: number of non floorplan blocked sites for llg default is 30160
[11/26 01:01:59     36s] Atter site array init, number of instance map data is 0.
[11/26 01:01:59     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.087, REAL:0.081, MEM:2260.1M, EPOCH TIME: 1764111719.710763
[11/26 01:01:59     36s] 
[11/26 01:01:59     36s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:01:59     36s] OPERPROF:     Starting CMU at level 3, MEM:2260.1M, EPOCH TIME: 1764111719.711571
[11/26 01:01:59     36s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2260.1M, EPOCH TIME: 1764111719.712902
[11/26 01:01:59     36s] 
[11/26 01:01:59     36s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:01:59     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.253, REAL:0.275, MEM:2068.1M, EPOCH TIME: 1764111719.714079
[11/26 01:01:59     36s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2068.1M, EPOCH TIME: 1764111719.714145
[11/26 01:01:59     36s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:2068.1M, EPOCH TIME: 1764111719.719125
[11/26 01:01:59     36s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2068.1MB).
[11/26 01:01:59     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.381, REAL:0.403, MEM:2068.1M, EPOCH TIME: 1764111719.720135
[11/26 01:01:59     36s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2068.1M, EPOCH TIME: 1764111719.720171
[11/26 01:01:59     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:01:59     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:01:59     36s] All LLGs are deleted
[11/26 01:01:59     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:01:59     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:01:59     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2060.1M, EPOCH TIME: 1764111719.724094
[11/26 01:01:59     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2060.1M, EPOCH TIME: 1764111719.725295
[11/26 01:01:59     36s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.009, REAL:0.008, MEM:2060.1M, EPOCH TIME: 1764111719.728611
[11/26 01:01:59     36s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:37.0/0:00:45.4 (0.8), mem = 2060.1M
[11/26 01:01:59     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 01:01:59     37s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 659, percentage of missing scan cell = 0.00% (0 / 659)
[11/26 01:01:59     37s] no activity file in design. spp won't run.
[11/26 01:01:59     37s] #Start colorize_geometry on Wed Nov 26 01:01:59 2025
[11/26 01:01:59     37s] #
[11/26 01:01:59     37s] ### Time Record (colorize_geometry) is installed.
[11/26 01:01:59     37s] ### Time Record (Pre Callback) is installed.
[11/26 01:01:59     37s] ### Time Record (Pre Callback) is uninstalled.
[11/26 01:01:59     37s] ### Time Record (DB Import) is installed.
[11/26 01:01:59     37s] ### info: trigger incremental cell import ( 1195 new cells ).
[11/26 01:01:59     37s] ### info: trigger incremental reloading library data ( #cell = 1195 ).
[11/26 01:02:00     37s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=202330430 placement=1458777925 pin_access=1 inst_pattern=1
[11/26 01:02:00     37s] ### Time Record (DB Import) is uninstalled.
[11/26 01:02:00     37s] ### Time Record (DB Export) is installed.
[11/26 01:02:00     37s] Extracting standard cell pins and blockage ...... 
[11/26 01:02:00     37s] Pin and blockage extraction finished
[11/26 01:02:00     37s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=202330430 placement=1458777925 pin_access=1 inst_pattern=1
[11/26 01:02:00     37s] ### Time Record (DB Export) is uninstalled.
[11/26 01:02:00     37s] ### Time Record (Post Callback) is installed.
[11/26 01:02:00     37s] ### Time Record (Post Callback) is uninstalled.
[11/26 01:02:00     37s] #
[11/26 01:02:00     37s] #colorize_geometry statistics:
[11/26 01:02:00     37s] #Cpu time = 00:00:01
[11/26 01:02:00     37s] #Elapsed time = 00:00:01
[11/26 01:02:00     37s] #Increased memory = 65.21 (MB)
[11/26 01:02:00     37s] #Total memory = 1734.31 (MB)
[11/26 01:02:00     37s] #Peak memory = 1735.20 (MB)
[11/26 01:02:00     37s] #Number of warnings = 0
[11/26 01:02:00     37s] #Total number of warnings = 0
[11/26 01:02:00     37s] #Number of fails = 0
[11/26 01:02:00     37s] #Total number of fails = 0
[11/26 01:02:00     37s] #Complete colorize_geometry on Wed Nov 26 01:02:00 2025
[11/26 01:02:00     37s] #
[11/26 01:02:00     37s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/26 01:02:00     37s] ### Time Record (colorize_geometry) is uninstalled.
[11/26 01:02:00     37s] ### 
[11/26 01:02:00     37s] ###   Scalability Statistics
[11/26 01:02:00     37s] ### 
[11/26 01:02:00     37s] ### ------------------------+----------------+----------------+----------------+
[11/26 01:02:00     37s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/26 01:02:00     37s] ### ------------------------+----------------+----------------+----------------+
[11/26 01:02:00     37s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/26 01:02:00     37s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/26 01:02:00     37s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/26 01:02:00     37s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/26 01:02:00     37s] ###   Entire Command        |        00:00:01|        00:00:01|             1.0|
[11/26 01:02:00     37s] ### ------------------------+----------------+----------------+----------------+
[11/26 01:02:00     37s] ### 
[11/26 01:02:00     37s] {MMLU 0 0 1904}
[11/26 01:02:00     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.7 mem=2048.1M
[11/26 01:02:00     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.7 mem=2048.1M
[11/26 01:02:00     37s] *** Start deleteBufferTree ***
[11/26 01:02:00     37s] Info: Detect buffers to remove automatically.
[11/26 01:02:00     37s] Analyzing netlist ...
[11/26 01:02:00     37s] Updating netlist
[11/26 01:02:00     37s] 
[11/26 01:02:00     37s] *summary: 0 instances (buffers/inverters) removed
[11/26 01:02:00     37s] *** Finish deleteBufferTree (0:00:00.2) ***
[11/26 01:02:00     37s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/26 01:02:00     37s] Info: 12 threads available for lower-level modules during optimization.
[11/26 01:02:00     37s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2097.0M, EPOCH TIME: 1764111720.671335
[11/26 01:02:00     37s] Deleted 0 physical inst  (cell - / prefix -).
[11/26 01:02:00     37s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2097.0M, EPOCH TIME: 1764111720.671536
[11/26 01:02:00     37s] INFO: #ExclusiveGroups=0
[11/26 01:02:00     37s] INFO: There are no Exclusive Groups.
[11/26 01:02:00     37s] No user-set net weight.
[11/26 01:02:00     37s] Net fanout histogram:
[11/26 01:02:00     37s] 2		: 1007 (52.9%) nets
[11/26 01:02:00     37s] 3		: 361 (19.0%) nets
[11/26 01:02:00     37s] 4     -	14	: 522 (27.4%) nets
[11/26 01:02:00     37s] 15    -	39	: 12 (0.6%) nets
[11/26 01:02:00     37s] 40    -	79	: 0 (0.0%) nets
[11/26 01:02:00     37s] 80    -	159	: 0 (0.0%) nets
[11/26 01:02:00     37s] 160   -	319	: 0 (0.0%) nets
[11/26 01:02:00     37s] 320   -	639	: 0 (0.0%) nets
[11/26 01:02:00     37s] 640   -	1279	: 2 (0.1%) nets
[11/26 01:02:00     37s] 1280  -	2559	: 0 (0.0%) nets
[11/26 01:02:00     37s] 2560  -	5119	: 0 (0.0%) nets
[11/26 01:02:00     37s] 5120+		: 0 (0.0%) nets
[11/26 01:02:00     37s] no activity file in design. spp won't run.
[11/26 01:02:00     37s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[11/26 01:02:00     37s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/26 01:02:00     37s] Define the scan chains before using this option.
[11/26 01:02:00     37s] Type 'man IMPSP-9042' for more detail.
[11/26 01:02:00     37s] Processing tracks to init pin-track alignment.
[11/26 01:02:00     37s] z: 2, totalTracks: 1
[11/26 01:02:00     37s] z: 4, totalTracks: 1
[11/26 01:02:00     37s] z: 6, totalTracks: 1
[11/26 01:02:00     37s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:00     37s] All LLGs are deleted
[11/26 01:02:00     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:00     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:00     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2097.0M, EPOCH TIME: 1764111720.683641
[11/26 01:02:00     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2097.0M, EPOCH TIME: 1764111720.684781
[11/26 01:02:00     37s] #std cell=1844 (0 fixed + 1844 movable) #buf cell=0 #inv cell=27 #block=0 (0 floating + 0 preplaced)
[11/26 01:02:00     37s] #ioInst=0 #net=1904 #term=7848 #term/net=4.12, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=300
[11/26 01:02:00     37s] stdCell: 1844 single + 0 double + 0 multi
[11/26 01:02:00     37s] Total standard cell length = 12.6476 (mm), area = 0.0567 (mm^2)
[11/26 01:02:00     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2097.0M, EPOCH TIME: 1764111720.686336
[11/26 01:02:00     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:00     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:00     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2289.0M, EPOCH TIME: 1764111720.691691
[11/26 01:02:00     37s] Max number of tech site patterns supported in site array is 256.
[11/26 01:02:00     37s] Core basic site is core_hd
[11/26 01:02:00     38s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2289.0M, EPOCH TIME: 1764111720.735392
[11/26 01:02:00     38s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:02:00     38s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 01:02:00     38s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.008, MEM:2289.0M, EPOCH TIME: 1764111720.743612
[11/26 01:02:00     38s] SiteArray: non-trimmed site array dimensions = 58 x 520
[11/26 01:02:00     38s] SiteArray: use 225,280 bytes
[11/26 01:02:00     38s] SiteArray: current memory after site array memory allocation 2289.0M
[11/26 01:02:00     38s] SiteArray: FP blocked sites are writable
[11/26 01:02:00     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:02:00     38s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2257.0M, EPOCH TIME: 1764111720.751689
[11/26 01:02:00     38s] Process 1068 wires and vias for routing blockage analysis
[11/26 01:02:00     38s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.013, REAL:0.011, MEM:2289.0M, EPOCH TIME: 1764111720.762315
[11/26 01:02:00     38s] SiteArray: number of non floorplan blocked sites for llg default is 30160
[11/26 01:02:00     38s] Atter site array init, number of instance map data is 0.
[11/26 01:02:00     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.078, REAL:0.074, MEM:2289.0M, EPOCH TIME: 1764111720.766030
[11/26 01:02:00     38s] 
[11/26 01:02:00     38s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:00     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.085, REAL:0.081, MEM:2097.0M, EPOCH TIME: 1764111720.767723
[11/26 01:02:00     38s] 
[11/26 01:02:00     38s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:00     38s] Average module density = 0.749.
[11/26 01:02:00     38s] Density for the design = 0.749.
[11/26 01:02:00     38s]        = stdcell_area 22585 sites (56661 um^2) / alloc_area 30160 sites (75665 um^2).
[11/26 01:02:00     38s] Pin Density = 0.2602.
[11/26 01:02:00     38s]             = total # of pins 7848 / total area 30160.
[11/26 01:02:00     38s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2097.0M, EPOCH TIME: 1764111720.769012
[11/26 01:02:00     38s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2097.0M, EPOCH TIME: 1764111720.769369
[11/26 01:02:00     38s] OPERPROF: Starting pre-place ADS at level 1, MEM:2097.0M, EPOCH TIME: 1764111720.769536
[11/26 01:02:00     38s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2097.0M, EPOCH TIME: 1764111720.770571
[11/26 01:02:00     38s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2097.0M, EPOCH TIME: 1764111720.770629
[11/26 01:02:00     38s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2097.0M, EPOCH TIME: 1764111720.770677
[11/26 01:02:00     38s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2097.0M, EPOCH TIME: 1764111720.770710
[11/26 01:02:00     38s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2097.0M, EPOCH TIME: 1764111720.770740
[11/26 01:02:00     38s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2097.0M, EPOCH TIME: 1764111720.771074
[11/26 01:02:00     38s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2097.0M, EPOCH TIME: 1764111720.771124
[11/26 01:02:00     38s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2097.0M, EPOCH TIME: 1764111720.771248
[11/26 01:02:00     38s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:2097.0M, EPOCH TIME: 1764111720.771285
[11/26 01:02:00     38s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2097.0M, EPOCH TIME: 1764111720.771339
[11/26 01:02:00     38s] ADSU 0.749 -> 0.856. site 30160.000 -> 26396.800. GS 35.840
[11/26 01:02:00     38s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.004, REAL:0.004, MEM:2097.0M, EPOCH TIME: 1764111720.773169
[11/26 01:02:00     38s] OPERPROF: Starting spMPad at level 1, MEM:2080.0M, EPOCH TIME: 1764111720.774840
[11/26 01:02:00     38s] OPERPROF:   Starting spContextMPad at level 2, MEM:2080.0M, EPOCH TIME: 1764111720.775029
[11/26 01:02:00     38s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2080.0M, EPOCH TIME: 1764111720.775069
[11/26 01:02:00     38s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2080.0M, EPOCH TIME: 1764111720.775101
[11/26 01:02:00     38s] Initial padding reaches pin density 0.600 for top
[11/26 01:02:00     38s] InitPadU 0.856 -> 0.906 for top
[11/26 01:02:00     38s] Enabling multi-CPU acceleration with 12 CPU(s) for placement
[11/26 01:02:00     38s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2080.0M, EPOCH TIME: 1764111720.778723
[11/26 01:02:00     38s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2080.0M, EPOCH TIME: 1764111720.779116
[11/26 01:02:00     38s] === lastAutoLevel = 7 
[11/26 01:02:00     38s] OPERPROF: Starting spInitNetWt at level 1, MEM:2080.0M, EPOCH TIME: 1764111720.780289
[11/26 01:02:00     38s] no activity file in design. spp won't run.
[11/26 01:02:00     38s] [spp] 0
[11/26 01:02:00     38s] [adp] 0:1:1:3
[11/26 01:02:00     38s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.001, REAL:0.001, MEM:2081.0M, EPOCH TIME: 1764111720.780968
[11/26 01:02:00     38s] Clock gating cells determined by native netlist tracing.
[11/26 01:02:00     38s] no activity file in design. spp won't run.
[11/26 01:02:00     38s] no activity file in design. spp won't run.
[11/26 01:02:00     38s] OPERPROF: Starting npMain at level 1, MEM:2081.0M, EPOCH TIME: 1764111720.781516
[11/26 01:02:01     38s] OPERPROF:   Starting npPlace at level 2, MEM:2355.0M, EPOCH TIME: 1764111721.797356
[11/26 01:02:01     38s] Iteration  1: Total net bbox = 1.097e-09 (7.12e-10 3.85e-10)
[11/26 01:02:01     38s]               Est.  stn bbox = 1.172e-09 (7.60e-10 4.12e-10)
[11/26 01:02:01     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2196.0M
[11/26 01:02:01     38s] Iteration  2: Total net bbox = 1.097e-09 (7.12e-10 3.85e-10)
[11/26 01:02:01     38s]               Est.  stn bbox = 1.172e-09 (7.60e-10 4.12e-10)
[11/26 01:02:01     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2196.0M
[11/26 01:02:01     38s] OPERPROF:     Starting InitSKP at level 3, MEM:2196.0M, EPOCH TIME: 1764111721.818929
[11/26 01:02:01     38s] 
[11/26 01:02:01     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:02:01     38s] TLC MultiMap info (StdDelay):
[11/26 01:02:01     38s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:02:01     38s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:02:01     38s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:02:01     38s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:02:01     38s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:02:01     38s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:02:01     38s]  Setting StdDelay to: 97.6ps
[11/26 01:02:01     38s] 
[11/26 01:02:01     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:02:01     38s] 
[11/26 01:02:01     38s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:02:01     38s] 
[11/26 01:02:01     38s] TimeStamp Deleting Cell Server End ...
[11/26 01:02:01     38s] 
[11/26 01:02:01     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:02:01     38s] TLC MultiMap info (StdDelay):
[11/26 01:02:01     38s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:02:01     38s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:02:01     38s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:02:01     38s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:02:01     38s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:02:01     38s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:02:01     38s]  Setting StdDelay to: 97.6ps
[11/26 01:02:01     38s] 
[11/26 01:02:01     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:02:02     39s] 
[11/26 01:02:02     39s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:02:02     39s] 
[11/26 01:02:02     39s] TimeStamp Deleting Cell Server End ...
[11/26 01:02:02     39s] 
[11/26 01:02:02     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:02:02     39s] TLC MultiMap info (StdDelay):
[11/26 01:02:02     39s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:02:02     39s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:02:02     39s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:02:02     39s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:02:02     39s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:02:02     39s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:02:02     39s]  Setting StdDelay to: 97.6ps
[11/26 01:02:02     39s] 
[11/26 01:02:02     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:02:02     39s] 
[11/26 01:02:02     39s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:02:02     39s] 
[11/26 01:02:02     39s] TimeStamp Deleting Cell Server End ...
[11/26 01:02:02     39s] 
[11/26 01:02:02     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:02:02     39s] TLC MultiMap info (StdDelay):
[11/26 01:02:02     39s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:02:02     39s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:02:02     39s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:02:02     39s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:02:02     39s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:02:02     39s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:02:02     39s]  Setting StdDelay to: 97.6ps
[11/26 01:02:02     39s] 
[11/26 01:02:02     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:02:03     40s] 
[11/26 01:02:03     40s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:02:03     40s] 
[11/26 01:02:03     40s] TimeStamp Deleting Cell Server End ...
[11/26 01:02:03     40s] 
[11/26 01:02:03     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:02:03     40s] TLC MultiMap info (StdDelay):
[11/26 01:02:03     40s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:02:03     40s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:02:03     40s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:02:03     40s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:02:03     40s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:02:03     40s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:02:03     40s]  Setting StdDelay to: 97.6ps
[11/26 01:02:03     40s] 
[11/26 01:02:03     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:02:05     43s] *** Finished SKP initialization (cpu=0:00:05.0, real=0:00:04.0)***
[11/26 01:02:05     43s] OPERPROF:     Finished InitSKP at level 3, CPU:5.040, REAL:3.883, MEM:3030.8M, EPOCH TIME: 1764111725.702159
[11/26 01:02:05     43s] 
[11/26 01:02:05     43s] Active views After View pruning: 
[11/26 01:02:05     43s] PVT_1_80_V_WC_VIEW
[11/26 01:02:05     43s] exp_mt_sequential is set from setPlaceMode option to 1
[11/26 01:02:05     43s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=12)
[11/26 01:02:05     43s] place_exp_mt_interval set to default 32
[11/26 01:02:05     43s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/26 01:02:05     43s] Iteration  3: Total net bbox = 3.994e+02 (2.11e+02 1.89e+02)
[11/26 01:02:05     43s]               Est.  stn bbox = 5.033e+02 (2.67e+02 2.36e+02)
[11/26 01:02:05     43s]               cpu = 0:00:05.4 real = 0:00:04.0 mem = 3592.8M
[11/26 01:02:06     44s] Iteration  4: Total net bbox = 2.752e+04 (1.59e+04 1.16e+04)
[11/26 01:02:06     44s]               Est.  stn bbox = 3.609e+04 (2.07e+04 1.54e+04)
[11/26 01:02:06     44s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 3629.1M
[11/26 01:02:06     44s] Iteration  5: Total net bbox = 2.752e+04 (1.59e+04 1.16e+04)
[11/26 01:02:06     44s]               Est.  stn bbox = 3.609e+04 (2.07e+04 1.54e+04)
[11/26 01:02:06     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3629.1M
[11/26 01:02:06     44s] OPERPROF:   Finished npPlace at level 2, CPU:6.717, REAL:4.793, MEM:3437.1M, EPOCH TIME: 1764111726.590759
[11/26 01:02:06     44s] OPERPROF: Finished npMain at level 1, CPU:6.741, REAL:5.812, MEM:3429.1M, EPOCH TIME: 1764111726.593838
[11/26 01:02:06     44s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3429.1M, EPOCH TIME: 1764111726.594907
[11/26 01:02:06     44s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 01:02:06     44s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:3429.1M, EPOCH TIME: 1764111726.595787
[11/26 01:02:06     44s] OPERPROF: Starting npMain at level 1, MEM:3429.1M, EPOCH TIME: 1764111726.596067
[11/26 01:02:06     44s] OPERPROF:   Starting npPlace at level 2, MEM:3597.1M, EPOCH TIME: 1764111726.614965
[11/26 01:02:07     46s] Iteration  6: Total net bbox = 3.402e+04 (1.69e+04 1.71e+04)
[11/26 01:02:07     46s]               Est.  stn bbox = 4.498e+04 (2.24e+04 2.26e+04)
[11/26 01:02:07     46s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 3785.1M
[11/26 01:02:07     46s] OPERPROF:   Finished npPlace at level 2, CPU:1.275, REAL:0.656, MEM:3625.1M, EPOCH TIME: 1764111727.270804
[11/26 01:02:07     46s] OPERPROF: Finished npMain at level 1, CPU:1.306, REAL:0.680, MEM:3433.1M, EPOCH TIME: 1764111727.275985
[11/26 01:02:07     46s] Legalizing MH Cells... 0 / 0 (level 4)
[11/26 01:02:07     46s] No instances found in the vector
[11/26 01:02:07     46s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3433.1M, DRC: 0)
[11/26 01:02:07     46s] 0 (out of 0) MH cells were successfully legalized.
[11/26 01:02:07     46s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3433.1M, EPOCH TIME: 1764111727.276445
[11/26 01:02:07     46s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 01:02:07     46s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:3433.1M, EPOCH TIME: 1764111727.276681
[11/26 01:02:07     46s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3433.1M, EPOCH TIME: 1764111727.276753
[11/26 01:02:07     46s] Starting Early Global Route rough congestion estimation: mem = 3433.1M
[11/26 01:02:07     46s] (I)      ==================== Layers =====================
[11/26 01:02:07     46s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:07     46s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:02:07     46s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:07     46s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:02:07     46s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:02:07     46s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:02:07     46s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:02:07     46s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:02:07     46s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:02:07     46s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:02:07     46s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:02:07     46s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:02:07     46s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:02:07     46s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:02:07     46s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:07     46s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:02:07     46s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:02:07     46s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:02:07     46s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:02:07     46s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:02:07     46s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:02:07     46s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:02:07     46s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:07     46s] (I)      Started Import and model ( Curr Mem: 3433.06 MB )
[11/26 01:02:07     46s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:07     46s] (I)      == Non-default Options ==
[11/26 01:02:07     46s] (I)      Print mode                                         : 2
[11/26 01:02:07     46s] (I)      Stop if highly congested                           : false
[11/26 01:02:07     46s] (I)      Maximum routing layer                              : 6
[11/26 01:02:07     46s] (I)      Assign partition pins                              : false
[11/26 01:02:07     46s] (I)      Support large GCell                                : true
[11/26 01:02:07     46s] (I)      Number of threads                                  : 12
[11/26 01:02:07     46s] (I)      Number of rows per GCell                           : 4
[11/26 01:02:07     46s] (I)      Max num rows per GCell                             : 32
[11/26 01:02:07     46s] (I)      Method to set GCell size                           : row
[11/26 01:02:07     46s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:02:07     46s] (I)      Use row-based GCell size
[11/26 01:02:07     46s] (I)      Use row-based GCell align
[11/26 01:02:07     46s] (I)      layer 0 area = 202000
[11/26 01:02:07     46s] (I)      layer 1 area = 202000
[11/26 01:02:07     46s] (I)      layer 2 area = 202000
[11/26 01:02:07     46s] (I)      layer 3 area = 202000
[11/26 01:02:07     46s] (I)      layer 4 area = 562000
[11/26 01:02:07     46s] (I)      layer 5 area = 10000000
[11/26 01:02:07     46s] (I)      GCell unit size   : 4480
[11/26 01:02:07     46s] (I)      GCell multiplier  : 4
[11/26 01:02:07     46s] (I)      GCell row height  : 4480
[11/26 01:02:07     46s] (I)      Actual row height : 4480
[11/26 01:02:07     46s] (I)      GCell align ref   : 15120 15120
[11/26 01:02:07     46s] [NR-eGR] Track table information for default rule: 
[11/26 01:02:07     46s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:02:07     46s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:02:07     46s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:02:07     46s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:02:07     46s] [NR-eGR] METTP has single uniform track structure
[11/26 01:02:07     46s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:02:07     46s] (I)      ================= Default via ==================
[11/26 01:02:07     46s] (I)      +---+--------------------+---------------------+
[11/26 01:02:07     46s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:02:07     46s] (I)      +---+--------------------+---------------------+
[11/26 01:02:07     46s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:02:07     46s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:02:07     46s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:02:07     46s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:02:07     46s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:02:07     46s] (I)      +---+--------------------+---------------------+
[11/26 01:02:07     46s] [NR-eGR] Read 2709 PG shapes
[11/26 01:02:07     46s] [NR-eGR] Read 0 clock shapes
[11/26 01:02:07     46s] [NR-eGR] Read 0 other shapes
[11/26 01:02:07     46s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:02:07     46s] [NR-eGR] #Instance Blockages : 0
[11/26 01:02:07     46s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:02:07     46s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:02:07     46s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:02:07     46s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:02:07     46s] [NR-eGR] #Other Blockages    : 0
[11/26 01:02:07     46s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:02:07     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:02:07     46s] [NR-eGR] Read 1876 nets ( ignored 0 )
[11/26 01:02:07     46s] (I)      early_global_route_priority property id does not exist.
[11/26 01:02:07     46s] (I)      Read Num Blocks=2709  Num Prerouted Wires=0  Num CS=0
[11/26 01:02:07     46s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:07     46s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 0
[11/26 01:02:07     46s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:07     46s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:02:07     46s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:02:07     46s] (I)      Number of ignored nets                =      0
[11/26 01:02:07     46s] (I)      Number of connected nets              =      0
[11/26 01:02:07     46s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:02:07     46s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 01:02:07     46s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:02:07     46s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:02:07     46s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:02:07     46s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:02:07     46s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:02:07     46s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:02:07     46s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:02:07     46s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 01:02:07     46s] (I)      Ndr track 0 does not exist
[11/26 01:02:07     46s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:02:07     46s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:02:07     46s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:02:07     46s] (I)      Site width          :   560  (dbu)
[11/26 01:02:07     46s] (I)      Row height          :  4480  (dbu)
[11/26 01:02:07     46s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:02:07     46s] (I)      GCell width         : 17920  (dbu)
[11/26 01:02:07     46s] (I)      GCell height        : 17920  (dbu)
[11/26 01:02:07     46s] (I)      Grid                :    18    17     6
[11/26 01:02:07     46s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:02:07     46s] (I)      Vertical capacity   :     0 17920     0 17920     0 17920
[11/26 01:02:07     46s] (I)      Horizontal capacity :     0     0 17920     0 17920     0
[11/26 01:02:07     46s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:02:07     46s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:02:07     46s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:02:07     46s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:02:07     46s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:02:07     46s] (I)      Num tracks per GCell: 38.96 32.00 32.00 32.00 16.00  3.20
[11/26 01:02:07     46s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:02:07     46s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:02:07     46s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:02:07     46s] (I)      --------------------------------------------------------
[11/26 01:02:07     46s] 
[11/26 01:02:07     46s] [NR-eGR] ============ Routing rule table ============
[11/26 01:02:07     46s] [NR-eGR] Rule id: 0  Nets: 1876
[11/26 01:02:07     46s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:02:07     46s] (I)                    Layer    2    3    4     5     6 
[11/26 01:02:07     46s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:02:07     46s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:02:07     46s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:02:07     46s] [NR-eGR] ========================================
[11/26 01:02:07     46s] [NR-eGR] 
[11/26 01:02:07     46s] (I)      =============== Blocked Tracks ===============
[11/26 01:02:07     46s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:07     46s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:02:07     46s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:07     46s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:02:07     46s] (I)      |     2 |    9758 |     1088 |        11.15% |
[11/26 01:02:07     46s] (I)      |     3 |    9324 |      708 |         7.59% |
[11/26 01:02:07     46s] (I)      |     4 |    9758 |     1088 |        11.15% |
[11/26 01:02:07     46s] (I)      |     5 |    4662 |     1350 |        28.96% |
[11/26 01:02:07     46s] (I)      |     6 |     952 |      232 |        24.37% |
[11/26 01:02:07     46s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:07     46s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3433.06 MB )
[11/26 01:02:07     46s] (I)      Reset routing kernel
[11/26 01:02:07     46s] (I)      numLocalWires=6900  numGlobalNetBranches=2441  numLocalNetBranches=1014
[11/26 01:02:07     46s] (I)      totalPins=7520  totalGlobalPin=3306 (43.96%)
[11/26 01:02:07     46s] (I)      total 2D Cap : 32633 = (13080 H, 19553 V)
[11/26 01:02:07     46s] (I)      
[11/26 01:02:07     46s] (I)      ============  Phase 1a Route ============
[11/26 01:02:07     46s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 01:02:07     46s] (I)      Usage: 2879 = (1545 H, 1334 V) = (11.81% H, 6.82% V) = (2.769e+04um H, 2.391e+04um V)
[11/26 01:02:07     46s] (I)      
[11/26 01:02:07     46s] (I)      ============  Phase 1b Route ============
[11/26 01:02:07     46s] (I)      Usage: 2879 = (1545 H, 1334 V) = (11.81% H, 6.82% V) = (2.769e+04um H, 2.391e+04um V)
[11/26 01:02:07     46s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/26 01:02:07     46s] 
[11/26 01:02:07     46s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 01:02:07     46s] Finished Early Global Route rough congestion estimation: mem = 3433.1M
[11/26 01:02:07     46s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.036, REAL:0.037, MEM:3433.1M, EPOCH TIME: 1764111727.313992
[11/26 01:02:07     46s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/26 01:02:07     46s] OPERPROF: Starting CDPad at level 1, MEM:3433.1M, EPOCH TIME: 1764111727.314131
[11/26 01:02:07     46s] CDPadU 0.905 -> 0.905. R=0.855, N=1844, GS=17.920
[11/26 01:02:07     46s] OPERPROF: Finished CDPad at level 1, CPU:0.024, REAL:0.015, MEM:3433.1M, EPOCH TIME: 1764111727.328870
[11/26 01:02:07     46s] OPERPROF: Starting npMain at level 1, MEM:3433.1M, EPOCH TIME: 1764111727.329304
[11/26 01:02:07     46s] OPERPROF:   Starting npPlace at level 2, MEM:3593.1M, EPOCH TIME: 1764111727.347936
[11/26 01:02:07     46s] AB param 100.0% (1844/1844).
[11/26 01:02:07     46s] OPERPROF:   Finished npPlace at level 2, CPU:0.093, REAL:0.047, MEM:3625.1M, EPOCH TIME: 1764111727.394559
[11/26 01:02:07     46s] OPERPROF: Finished npMain at level 1, CPU:0.124, REAL:0.070, MEM:3433.1M, EPOCH TIME: 1764111727.399471
[11/26 01:02:07     46s] Global placement CDP is working on the selected area.
[11/26 01:02:07     46s] OPERPROF: Starting npMain at level 1, MEM:3433.1M, EPOCH TIME: 1764111727.399805
[11/26 01:02:07     46s] OPERPROF:   Starting npPlace at level 2, MEM:3593.1M, EPOCH TIME: 1764111727.417681
[11/26 01:02:08     47s] OPERPROF:   Finished npPlace at level 2, CPU:1.247, REAL:0.629, MEM:3625.1M, EPOCH TIME: 1764111728.046871
[11/26 01:02:08     47s] OPERPROF: Finished npMain at level 1, CPU:1.277, REAL:0.652, MEM:3433.1M, EPOCH TIME: 1764111728.052136
[11/26 01:02:08     47s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3433.1M, EPOCH TIME: 1764111728.052437
[11/26 01:02:08     47s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 01:02:08     47s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:3433.1M, EPOCH TIME: 1764111728.052692
[11/26 01:02:08     47s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3433.1M, EPOCH TIME: 1764111728.052768
[11/26 01:02:08     47s] Starting Early Global Route rough congestion estimation: mem = 3433.1M
[11/26 01:02:08     47s] (I)      ==================== Layers =====================
[11/26 01:02:08     47s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:08     47s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:02:08     47s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:08     47s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:02:08     47s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:02:08     47s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:02:08     47s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:02:08     47s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:02:08     47s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:02:08     47s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:02:08     47s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:02:08     47s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:02:08     47s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:02:08     47s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:02:08     47s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:08     47s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:02:08     47s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:02:08     47s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:02:08     47s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:02:08     47s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:02:08     47s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:02:08     47s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:02:08     47s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:08     47s] (I)      Started Import and model ( Curr Mem: 3433.06 MB )
[11/26 01:02:08     47s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:08     47s] (I)      == Non-default Options ==
[11/26 01:02:08     47s] (I)      Print mode                                         : 2
[11/26 01:02:08     47s] (I)      Stop if highly congested                           : false
[11/26 01:02:08     47s] (I)      Maximum routing layer                              : 6
[11/26 01:02:08     47s] (I)      Assign partition pins                              : false
[11/26 01:02:08     47s] (I)      Support large GCell                                : true
[11/26 01:02:08     47s] (I)      Number of threads                                  : 12
[11/26 01:02:08     47s] (I)      Number of rows per GCell                           : 4
[11/26 01:02:08     47s] (I)      Max num rows per GCell                             : 32
[11/26 01:02:08     47s] (I)      Method to set GCell size                           : row
[11/26 01:02:08     47s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:02:08     47s] (I)      Use row-based GCell size
[11/26 01:02:08     47s] (I)      Use row-based GCell align
[11/26 01:02:08     47s] (I)      layer 0 area = 202000
[11/26 01:02:08     47s] (I)      layer 1 area = 202000
[11/26 01:02:08     47s] (I)      layer 2 area = 202000
[11/26 01:02:08     47s] (I)      layer 3 area = 202000
[11/26 01:02:08     47s] (I)      layer 4 area = 562000
[11/26 01:02:08     47s] (I)      layer 5 area = 10000000
[11/26 01:02:08     47s] (I)      GCell unit size   : 4480
[11/26 01:02:08     47s] (I)      GCell multiplier  : 4
[11/26 01:02:08     47s] (I)      GCell row height  : 4480
[11/26 01:02:08     47s] (I)      Actual row height : 4480
[11/26 01:02:08     47s] (I)      GCell align ref   : 15120 15120
[11/26 01:02:08     47s] [NR-eGR] Track table information for default rule: 
[11/26 01:02:08     47s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:02:08     47s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:02:08     47s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:02:08     47s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:02:08     47s] [NR-eGR] METTP has single uniform track structure
[11/26 01:02:08     47s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:02:08     47s] (I)      ================= Default via ==================
[11/26 01:02:08     47s] (I)      +---+--------------------+---------------------+
[11/26 01:02:08     47s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:02:08     47s] (I)      +---+--------------------+---------------------+
[11/26 01:02:08     47s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:02:08     47s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:02:08     47s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:02:08     47s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:02:08     47s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:02:08     47s] (I)      +---+--------------------+---------------------+
[11/26 01:02:08     47s] [NR-eGR] Read 2709 PG shapes
[11/26 01:02:08     47s] [NR-eGR] Read 0 clock shapes
[11/26 01:02:08     47s] [NR-eGR] Read 0 other shapes
[11/26 01:02:08     47s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:02:08     47s] [NR-eGR] #Instance Blockages : 0
[11/26 01:02:08     47s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:02:08     47s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:02:08     47s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:02:08     47s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:02:08     47s] [NR-eGR] #Other Blockages    : 0
[11/26 01:02:08     47s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:02:08     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:02:08     47s] [NR-eGR] Read 1876 nets ( ignored 0 )
[11/26 01:02:08     47s] (I)      early_global_route_priority property id does not exist.
[11/26 01:02:08     47s] (I)      Read Num Blocks=2709  Num Prerouted Wires=0  Num CS=0
[11/26 01:02:08     47s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:08     47s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 0
[11/26 01:02:08     47s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:08     47s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:02:08     47s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:02:08     47s] (I)      Number of ignored nets                =      0
[11/26 01:02:08     47s] (I)      Number of connected nets              =      0
[11/26 01:02:08     47s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:02:08     47s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 01:02:08     47s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:02:08     47s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:02:08     47s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:02:08     47s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:02:08     47s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:02:08     47s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:02:08     47s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:02:08     47s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 01:02:08     47s] (I)      Ndr track 0 does not exist
[11/26 01:02:08     47s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:02:08     47s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:02:08     47s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:02:08     47s] (I)      Site width          :   560  (dbu)
[11/26 01:02:08     47s] (I)      Row height          :  4480  (dbu)
[11/26 01:02:08     47s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:02:08     47s] (I)      GCell width         : 17920  (dbu)
[11/26 01:02:08     47s] (I)      GCell height        : 17920  (dbu)
[11/26 01:02:08     47s] (I)      Grid                :    18    17     6
[11/26 01:02:08     47s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:02:08     47s] (I)      Vertical capacity   :     0 17920     0 17920     0 17920
[11/26 01:02:08     47s] (I)      Horizontal capacity :     0     0 17920     0 17920     0
[11/26 01:02:08     47s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:02:08     47s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:02:08     47s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:02:08     47s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:02:08     47s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:02:08     47s] (I)      Num tracks per GCell: 38.96 32.00 32.00 32.00 16.00  3.20
[11/26 01:02:08     47s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:02:08     47s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:02:08     47s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:02:08     47s] (I)      --------------------------------------------------------
[11/26 01:02:08     47s] 
[11/26 01:02:08     47s] [NR-eGR] ============ Routing rule table ============
[11/26 01:02:08     47s] [NR-eGR] Rule id: 0  Nets: 1876
[11/26 01:02:08     47s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:02:08     47s] (I)                    Layer    2    3    4     5     6 
[11/26 01:02:08     47s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:02:08     47s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:02:08     47s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:02:08     47s] [NR-eGR] ========================================
[11/26 01:02:08     47s] [NR-eGR] 
[11/26 01:02:08     47s] (I)      =============== Blocked Tracks ===============
[11/26 01:02:08     47s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:08     47s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:02:08     47s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:08     47s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:02:08     47s] (I)      |     2 |    9758 |     1088 |        11.15% |
[11/26 01:02:08     47s] (I)      |     3 |    9324 |      708 |         7.59% |
[11/26 01:02:08     47s] (I)      |     4 |    9758 |     1088 |        11.15% |
[11/26 01:02:08     47s] (I)      |     5 |    4662 |     1350 |        28.96% |
[11/26 01:02:08     47s] (I)      |     6 |     952 |      232 |        24.37% |
[11/26 01:02:08     47s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:08     47s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3433.06 MB )
[11/26 01:02:08     47s] (I)      Reset routing kernel
[11/26 01:02:08     47s] (I)      numLocalWires=6233  numGlobalNetBranches=2214  numLocalNetBranches=909
[11/26 01:02:08     47s] (I)      totalPins=7520  totalGlobalPin=3684 (48.99%)
[11/26 01:02:08     47s] (I)      total 2D Cap : 32633 = (13080 H, 19553 V)
[11/26 01:02:08     47s] (I)      
[11/26 01:02:08     47s] (I)      ============  Phase 1a Route ============
[11/26 01:02:08     47s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 01:02:08     47s] (I)      Usage: 3475 = (1843 H, 1632 V) = (14.09% H, 8.35% V) = (3.303e+04um H, 2.925e+04um V)
[11/26 01:02:08     47s] (I)      
[11/26 01:02:08     47s] (I)      ============  Phase 1b Route ============
[11/26 01:02:08     47s] (I)      Usage: 3475 = (1843 H, 1632 V) = (14.09% H, 8.35% V) = (3.303e+04um H, 2.925e+04um V)
[11/26 01:02:08     47s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/26 01:02:08     47s] 
[11/26 01:02:08     47s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 01:02:08     47s] Finished Early Global Route rough congestion estimation: mem = 3433.1M
[11/26 01:02:08     47s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.033, REAL:0.033, MEM:3433.1M, EPOCH TIME: 1764111728.085348
[11/26 01:02:08     47s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/26 01:02:08     47s] OPERPROF: Starting CDPad at level 1, MEM:3433.1M, EPOCH TIME: 1764111728.085486
[11/26 01:02:08     47s] CDPadU 0.905 -> 0.905. R=0.855, N=1844, GS=17.920
[11/26 01:02:08     47s] OPERPROF: Finished CDPad at level 1, CPU:0.025, REAL:0.014, MEM:3433.1M, EPOCH TIME: 1764111728.099867
[11/26 01:02:08     47s] OPERPROF: Starting npMain at level 1, MEM:3433.1M, EPOCH TIME: 1764111728.100253
[11/26 01:02:08     47s] OPERPROF:   Starting npPlace at level 2, MEM:3593.1M, EPOCH TIME: 1764111728.118701
[11/26 01:02:08     47s] AB param 100.0% (1844/1844).
[11/26 01:02:08     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.038, REAL:0.029, MEM:3625.1M, EPOCH TIME: 1764111728.147659
[11/26 01:02:08     47s] OPERPROF: Finished npMain at level 1, CPU:0.070, REAL:0.052, MEM:3433.1M, EPOCH TIME: 1764111728.152723
[11/26 01:02:08     47s] Global placement CDP is working on the selected area.
[11/26 01:02:08     47s] OPERPROF: Starting npMain at level 1, MEM:3433.1M, EPOCH TIME: 1764111728.153093
[11/26 01:02:08     47s] OPERPROF:   Starting npPlace at level 2, MEM:3593.1M, EPOCH TIME: 1764111728.171193
[11/26 01:02:08     48s] OPERPROF:   Finished npPlace at level 2, CPU:0.945, REAL:0.516, MEM:3625.1M, EPOCH TIME: 1764111728.686867
[11/26 01:02:08     48s] OPERPROF: Finished npMain at level 1, CPU:0.975, REAL:0.539, MEM:3433.1M, EPOCH TIME: 1764111728.692013
[11/26 01:02:08     48s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3433.1M, EPOCH TIME: 1764111728.692337
[11/26 01:02:08     48s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 01:02:08     48s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:3433.1M, EPOCH TIME: 1764111728.692588
[11/26 01:02:08     48s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3433.1M, EPOCH TIME: 1764111728.692663
[11/26 01:02:08     48s] Starting Early Global Route rough congestion estimation: mem = 3433.1M
[11/26 01:02:08     48s] (I)      ==================== Layers =====================
[11/26 01:02:08     48s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:08     48s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:02:08     48s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:08     48s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:02:08     48s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:02:08     48s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:02:08     48s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:02:08     48s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:02:08     48s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:02:08     48s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:02:08     48s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:02:08     48s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:02:08     48s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:02:08     48s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:02:08     48s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:08     48s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:02:08     48s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:02:08     48s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:02:08     48s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:02:08     48s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:02:08     48s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:02:08     48s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:02:08     48s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:08     48s] (I)      Started Import and model ( Curr Mem: 3433.06 MB )
[11/26 01:02:08     48s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:08     48s] (I)      == Non-default Options ==
[11/26 01:02:08     48s] (I)      Print mode                                         : 2
[11/26 01:02:08     48s] (I)      Stop if highly congested                           : false
[11/26 01:02:08     48s] (I)      Maximum routing layer                              : 6
[11/26 01:02:08     48s] (I)      Assign partition pins                              : false
[11/26 01:02:08     48s] (I)      Support large GCell                                : true
[11/26 01:02:08     48s] (I)      Number of threads                                  : 12
[11/26 01:02:08     48s] (I)      Number of rows per GCell                           : 4
[11/26 01:02:08     48s] (I)      Max num rows per GCell                             : 32
[11/26 01:02:08     48s] (I)      Method to set GCell size                           : row
[11/26 01:02:08     48s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:02:08     48s] (I)      Use row-based GCell size
[11/26 01:02:08     48s] (I)      Use row-based GCell align
[11/26 01:02:08     48s] (I)      layer 0 area = 202000
[11/26 01:02:08     48s] (I)      layer 1 area = 202000
[11/26 01:02:08     48s] (I)      layer 2 area = 202000
[11/26 01:02:08     48s] (I)      layer 3 area = 202000
[11/26 01:02:08     48s] (I)      layer 4 area = 562000
[11/26 01:02:08     48s] (I)      layer 5 area = 10000000
[11/26 01:02:08     48s] (I)      GCell unit size   : 4480
[11/26 01:02:08     48s] (I)      GCell multiplier  : 4
[11/26 01:02:08     48s] (I)      GCell row height  : 4480
[11/26 01:02:08     48s] (I)      Actual row height : 4480
[11/26 01:02:08     48s] (I)      GCell align ref   : 15120 15120
[11/26 01:02:08     48s] [NR-eGR] Track table information for default rule: 
[11/26 01:02:08     48s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:02:08     48s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:02:08     48s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:02:08     48s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:02:08     48s] [NR-eGR] METTP has single uniform track structure
[11/26 01:02:08     48s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:02:08     48s] (I)      ================= Default via ==================
[11/26 01:02:08     48s] (I)      +---+--------------------+---------------------+
[11/26 01:02:08     48s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:02:08     48s] (I)      +---+--------------------+---------------------+
[11/26 01:02:08     48s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:02:08     48s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:02:08     48s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:02:08     48s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:02:08     48s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:02:08     48s] (I)      +---+--------------------+---------------------+
[11/26 01:02:08     48s] [NR-eGR] Read 2709 PG shapes
[11/26 01:02:08     48s] [NR-eGR] Read 0 clock shapes
[11/26 01:02:08     48s] [NR-eGR] Read 0 other shapes
[11/26 01:02:08     48s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:02:08     48s] [NR-eGR] #Instance Blockages : 0
[11/26 01:02:08     48s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:02:08     48s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:02:08     48s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:02:08     48s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:02:08     48s] [NR-eGR] #Other Blockages    : 0
[11/26 01:02:08     48s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:02:08     48s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:02:08     48s] [NR-eGR] Read 1876 nets ( ignored 0 )
[11/26 01:02:08     48s] (I)      early_global_route_priority property id does not exist.
[11/26 01:02:08     48s] (I)      Read Num Blocks=2709  Num Prerouted Wires=0  Num CS=0
[11/26 01:02:08     48s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:08     48s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 0
[11/26 01:02:08     48s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:08     48s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:02:08     48s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:02:08     48s] (I)      Number of ignored nets                =      0
[11/26 01:02:08     48s] (I)      Number of connected nets              =      0
[11/26 01:02:08     48s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:02:08     48s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 01:02:08     48s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:02:08     48s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:02:08     48s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:02:08     48s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:02:08     48s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:02:08     48s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:02:08     48s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:02:08     48s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 01:02:08     48s] (I)      Ndr track 0 does not exist
[11/26 01:02:08     48s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:02:08     48s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:02:08     48s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:02:08     48s] (I)      Site width          :   560  (dbu)
[11/26 01:02:08     48s] (I)      Row height          :  4480  (dbu)
[11/26 01:02:08     48s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:02:08     48s] (I)      GCell width         : 17920  (dbu)
[11/26 01:02:08     48s] (I)      GCell height        : 17920  (dbu)
[11/26 01:02:08     48s] (I)      Grid                :    18    17     6
[11/26 01:02:08     48s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:02:08     48s] (I)      Vertical capacity   :     0 17920     0 17920     0 17920
[11/26 01:02:08     48s] (I)      Horizontal capacity :     0     0 17920     0 17920     0
[11/26 01:02:08     48s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:02:08     48s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:02:08     48s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:02:08     48s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:02:08     48s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:02:08     48s] (I)      Num tracks per GCell: 38.96 32.00 32.00 32.00 16.00  3.20
[11/26 01:02:08     48s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:02:08     48s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:02:08     48s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:02:08     48s] (I)      --------------------------------------------------------
[11/26 01:02:08     48s] 
[11/26 01:02:08     48s] [NR-eGR] ============ Routing rule table ============
[11/26 01:02:08     48s] [NR-eGR] Rule id: 0  Nets: 1876
[11/26 01:02:08     48s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:02:08     48s] (I)                    Layer    2    3    4     5     6 
[11/26 01:02:08     48s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:02:08     48s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:02:08     48s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:02:08     48s] [NR-eGR] ========================================
[11/26 01:02:08     48s] [NR-eGR] 
[11/26 01:02:08     48s] (I)      =============== Blocked Tracks ===============
[11/26 01:02:08     48s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:08     48s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:02:08     48s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:08     48s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:02:08     48s] (I)      |     2 |    9758 |     1088 |        11.15% |
[11/26 01:02:08     48s] (I)      |     3 |    9324 |      708 |         7.59% |
[11/26 01:02:08     48s] (I)      |     4 |    9758 |     1088 |        11.15% |
[11/26 01:02:08     48s] (I)      |     5 |    4662 |     1350 |        28.96% |
[11/26 01:02:08     48s] (I)      |     6 |     952 |      232 |        24.37% |
[11/26 01:02:08     48s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:08     48s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3433.06 MB )
[11/26 01:02:08     48s] (I)      Reset routing kernel
[11/26 01:02:08     48s] (I)      numLocalWires=5803  numGlobalNetBranches=2080  numLocalNetBranches=836
[11/26 01:02:08     48s] (I)      totalPins=7520  totalGlobalPin=3932 (52.29%)
[11/26 01:02:08     48s] (I)      total 2D Cap : 32633 = (13080 H, 19553 V)
[11/26 01:02:08     48s] (I)      
[11/26 01:02:08     48s] (I)      ============  Phase 1a Route ============
[11/26 01:02:08     48s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 01:02:08     48s] (I)      Usage: 3814 = (2132 H, 1682 V) = (16.30% H, 8.60% V) = (3.821e+04um H, 3.014e+04um V)
[11/26 01:02:08     48s] (I)      
[11/26 01:02:08     48s] (I)      ============  Phase 1b Route ============
[11/26 01:02:08     48s] (I)      Usage: 3814 = (2132 H, 1682 V) = (16.30% H, 8.60% V) = (3.821e+04um H, 3.014e+04um V)
[11/26 01:02:08     48s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/26 01:02:08     48s] 
[11/26 01:02:08     48s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 01:02:08     48s] Finished Early Global Route rough congestion estimation: mem = 3433.1M
[11/26 01:02:08     48s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.033, REAL:0.033, MEM:3433.1M, EPOCH TIME: 1764111728.725472
[11/26 01:02:08     48s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/26 01:02:08     48s] OPERPROF: Starting CDPad at level 1, MEM:3433.1M, EPOCH TIME: 1764111728.725610
[11/26 01:02:08     48s] CDPadU 0.905 -> 0.905. R=0.856, N=1844, GS=17.920
[11/26 01:02:08     48s] OPERPROF: Finished CDPad at level 1, CPU:0.025, REAL:0.015, MEM:3433.1M, EPOCH TIME: 1764111728.740124
[11/26 01:02:08     48s] OPERPROF: Starting npMain at level 1, MEM:3433.1M, EPOCH TIME: 1764111728.740463
[11/26 01:02:08     48s] OPERPROF:   Starting npPlace at level 2, MEM:3593.1M, EPOCH TIME: 1764111728.758236
[11/26 01:02:08     48s] OPERPROF:   Finished npPlace at level 2, CPU:0.038, REAL:0.029, MEM:3625.1M, EPOCH TIME: 1764111728.787242
[11/26 01:02:08     48s] OPERPROF: Finished npMain at level 1, CPU:0.067, REAL:0.052, MEM:3433.1M, EPOCH TIME: 1764111728.792192
[11/26 01:02:08     48s] Global placement CDP skipped at cutLevel 7.
[11/26 01:02:08     48s] Iteration  7: Total net bbox = 6.894e+04 (3.64e+04 3.25e+04)
[11/26 01:02:08     48s]               Est.  stn bbox = 8.319e+04 (4.37e+04 3.95e+04)
[11/26 01:02:08     48s]               cpu = 0:00:02.7 real = 0:00:01.0 mem = 3433.1M
[11/26 01:02:08     48s] Iteration  8: Total net bbox = 6.894e+04 (3.64e+04 3.25e+04)
[11/26 01:02:08     48s]               Est.  stn bbox = 8.319e+04 (4.37e+04 3.95e+04)
[11/26 01:02:08     48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3433.1M
[11/26 01:02:08     48s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3433.1M, EPOCH TIME: 1764111728.797481
[11/26 01:02:08     48s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 01:02:08     48s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:3433.1M, EPOCH TIME: 1764111728.797730
[11/26 01:02:08     48s] Legalizing MH Cells... 0 / 0 (level 7)
[11/26 01:02:08     48s] No instances found in the vector
[11/26 01:02:08     48s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3433.1M, DRC: 0)
[11/26 01:02:08     48s] 0 (out of 0) MH cells were successfully legalized.
[11/26 01:02:08     48s] OPERPROF: Starting npMain at level 1, MEM:3433.1M, EPOCH TIME: 1764111728.798009
[11/26 01:02:08     48s] OPERPROF:   Starting npPlace at level 2, MEM:3593.1M, EPOCH TIME: 1764111728.816350
[11/26 01:02:09     50s] GP RA stats: MHOnly 0 nrInst 1844 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/26 01:02:10     51s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:4009.1M, EPOCH TIME: 1764111730.212204
[11/26 01:02:10     51s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:4009.1M, EPOCH TIME: 1764111730.212360
[11/26 01:02:10     51s] Iteration  9: Total net bbox = 6.644e+04 (3.24e+04 3.41e+04)
[11/26 01:02:10     51s]               Est.  stn bbox = 8.047e+04 (3.96e+04 4.09e+04)
[11/26 01:02:10     51s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 3817.1M
[11/26 01:02:10     51s] OPERPROF:   Finished npPlace at level 2, CPU:3.060, REAL:1.398, MEM:3625.1M, EPOCH TIME: 1764111730.214576
[11/26 01:02:10     51s] OPERPROF: Finished npMain at level 1, CPU:3.090, REAL:1.422, MEM:3433.1M, EPOCH TIME: 1764111730.219736
[11/26 01:02:10     51s] Iteration 10: Total net bbox = 7.158e+04 (3.72e+04 3.44e+04)
[11/26 01:02:10     51s]               Est.  stn bbox = 8.581e+04 (4.45e+04 4.13e+04)
[11/26 01:02:10     51s]               cpu = 0:00:03.1 real = 0:00:02.0 mem = 3433.1M
[11/26 01:02:10     51s] [adp] clock
[11/26 01:02:10     51s] [adp] weight, nr nets, wire length
[11/26 01:02:10     51s] [adp]      0        1  573.440000
[11/26 01:02:10     51s] [adp] data
[11/26 01:02:10     51s] [adp] weight, nr nets, wire length
[11/26 01:02:10     51s] [adp]      0     1903  71632.608000
[11/26 01:02:10     51s] [adp] 0.000000|0.000000|0.000000
[11/26 01:02:10     51s] Iteration 11: Total net bbox = 7.158e+04 (3.72e+04 3.44e+04)
[11/26 01:02:10     51s]               Est.  stn bbox = 8.581e+04 (4.45e+04 4.13e+04)
[11/26 01:02:10     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3433.1M
[11/26 01:02:10     51s] Clear WL Bound Manager after Global Placement... 
[11/26 01:02:10     51s] Finished Global Placement (cpu=0:00:13.9, real=0:00:10.0, mem=3433.1M)
[11/26 01:02:10     51s] Placement multithread real runtime: 0:00:10.0 with 12 threads.
[11/26 01:02:10     51s] Keep Tdgp Graph and DB for later use
[11/26 01:02:10     51s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[11/26 01:02:10     51s] Saved padding area to DB
[11/26 01:02:10     51s] All LLGs are deleted
[11/26 01:02:10     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3433.1M, EPOCH TIME: 1764111730.230120
[11/26 01:02:10     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3433.1M, EPOCH TIME: 1764111730.231172
[11/26 01:02:10     51s] Solver runtime cpu: 0:00:07.2 real: 0:00:03.4
[11/26 01:02:10     51s] Core Placement runtime cpu: 0:00:13.7 real: 0:00:10.0
[11/26 01:02:10     51s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/26 01:02:10     51s] Type 'man IMPSP-9025' for more detail.
[11/26 01:02:10     51s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3433.1M, EPOCH TIME: 1764111730.234719
[11/26 01:02:10     51s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3433.1M, EPOCH TIME: 1764111730.234815
[11/26 01:02:10     51s] Processing tracks to init pin-track alignment.
[11/26 01:02:10     51s] z: 2, totalTracks: 1
[11/26 01:02:10     51s] z: 4, totalTracks: 1
[11/26 01:02:10     51s] z: 6, totalTracks: 1
[11/26 01:02:10     51s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:10     51s] All LLGs are deleted
[11/26 01:02:10     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     51s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3433.1M, EPOCH TIME: 1764111730.244064
[11/26 01:02:10     51s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3433.1M, EPOCH TIME: 1764111730.245208
[11/26 01:02:10     51s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3433.1M, EPOCH TIME: 1764111730.245726
[11/26 01:02:10     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     51s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3593.1M, EPOCH TIME: 1764111730.250439
[11/26 01:02:10     51s] Max number of tech site patterns supported in site array is 256.
[11/26 01:02:10     51s] Core basic site is core_hd
[11/26 01:02:10     51s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3593.1M, EPOCH TIME: 1764111730.300020
[11/26 01:02:10     51s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:02:10     51s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:02:10     51s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.011, REAL:0.010, MEM:3625.1M, EPOCH TIME: 1764111730.309876
[11/26 01:02:10     51s] Fast DP-INIT is on for default
[11/26 01:02:10     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:02:10     52s] Atter site array init, number of instance map data is 0.
[11/26 01:02:10     52s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.067, REAL:0.065, MEM:3625.1M, EPOCH TIME: 1764111730.315569
[11/26 01:02:10     52s] 
[11/26 01:02:10     52s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:10     52s] OPERPROF:       Starting CMU at level 4, MEM:3625.1M, EPOCH TIME: 1764111730.316273
[11/26 01:02:10     52s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.007, MEM:3625.1M, EPOCH TIME: 1764111730.323290
[11/26 01:02:10     52s] 
[11/26 01:02:10     52s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:10     52s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.082, REAL:0.079, MEM:3433.1M, EPOCH TIME: 1764111730.324375
[11/26 01:02:10     52s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3433.1M, EPOCH TIME: 1764111730.324447
[11/26 01:02:10     52s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.005, REAL:0.005, MEM:3433.1M, EPOCH TIME: 1764111730.329175
[11/26 01:02:10     52s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3433.1MB).
[11/26 01:02:10     52s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.099, REAL:0.095, MEM:3433.1M, EPOCH TIME: 1764111730.330193
[11/26 01:02:10     52s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.099, REAL:0.096, MEM:3433.1M, EPOCH TIME: 1764111730.330246
[11/26 01:02:10     52s] TDRefine: refinePlace mode is spiral
[11/26 01:02:10     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.527567.1
[11/26 01:02:10     52s] OPERPROF: Starting RefinePlace at level 1, MEM:3433.1M, EPOCH TIME: 1764111730.330343
[11/26 01:02:10     52s] *** Starting refinePlace (0:00:52.0 mem=3433.1M) ***
[11/26 01:02:10     52s] Total net bbox length = 7.217e+04 (3.787e+04 3.430e+04) (ext = 1.525e+04)
[11/26 01:02:10     52s] 
[11/26 01:02:10     52s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:10     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:02:10     52s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:10     52s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:10     52s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3433.1M, EPOCH TIME: 1764111730.337264
[11/26 01:02:10     52s] Starting refinePlace ...
[11/26 01:02:10     52s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:10     52s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:10     52s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3593.1M, EPOCH TIME: 1764111730.347996
[11/26 01:02:10     52s] DDP initSite1 nrRow 58 nrJob 58
[11/26 01:02:10     52s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3593.1M, EPOCH TIME: 1764111730.348082
[11/26 01:02:10     52s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3593.1M, EPOCH TIME: 1764111730.348197
[11/26 01:02:10     52s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3593.1M, EPOCH TIME: 1764111730.348243
[11/26 01:02:10     52s] DDP markSite nrRow 58 nrJob 58
[11/26 01:02:10     52s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3593.1M, EPOCH TIME: 1764111730.348382
[11/26 01:02:10     52s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.000, MEM:3593.1M, EPOCH TIME: 1764111730.348424
[11/26 01:02:10     52s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 01:02:10     52s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3593.1M, EPOCH TIME: 1764111730.350330
[11/26 01:02:10     52s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3593.1M, EPOCH TIME: 1764111730.350376
[11/26 01:02:10     52s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.000, MEM:3593.1M, EPOCH TIME: 1764111730.350641
[11/26 01:02:10     52s] ** Cut row section cpu time 0:00:00.0.
[11/26 01:02:10     52s]  ** Cut row section real time 0:00:00.0.
[11/26 01:02:10     52s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.000, MEM:3593.1M, EPOCH TIME: 1764111730.350719
[11/26 01:02:10     52s]   Spread Effort: high, standalone mode, useDDP on.
[11/26 01:02:10     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3433.1MB) @(0:00:52.0 - 0:00:52.1).
[11/26 01:02:10     52s] Move report: preRPlace moves 1842 insts, mean move: 0.46 um, max move: 8.91 um 
[11/26 01:02:10     52s] 	Max move on inst (mem_inst/g25826): (184.29, 19.60) --> (188.72, 15.12)
[11/26 01:02:10     52s] 	Length: 8 sites, height: 1 rows, site name: core_hd, cell type: MU2HDX0
[11/26 01:02:10     52s] wireLenOptFixPriorityInst 0 inst fixed
[11/26 01:02:10     52s] tweakage running in 12 threads.
[11/26 01:02:10     52s] Placement tweakage begins.
[11/26 01:02:10     52s] wire length = 9.840e+04
[11/26 01:02:10     52s] wire length = 9.313e+04
[11/26 01:02:10     52s] Placement tweakage ends.
[11/26 01:02:10     52s] Move report: tweak moves 315 insts, mean move: 7.33 um, max move: 21.84 um 
[11/26 01:02:10     52s] 	Max move on inst (mem_inst/g25950): (140.56, 136.08) --> (118.72, 136.08)
[11/26 01:02:10     52s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=3433.1MB) @(0:00:52.1 - 0:00:52.3).
[11/26 01:02:10     52s] 
[11/26 01:02:10     52s] Running Spiral MT with 12 threads  fetchWidth=8 
[11/26 01:02:10     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 01:02:10     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/26 01:02:10     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:02:10     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3433.1MB) @(0:00:52.3 - 0:00:52.5).
[11/26 01:02:10     52s] Move report: Detail placement moves 1842 insts, mean move: 1.55 um, max move: 22.06 um 
[11/26 01:02:10     52s] 	Max move on inst (mem_inst/g25950): (140.77, 136.09) --> (118.72, 136.08)
[11/26 01:02:10     52s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3433.1MB
[11/26 01:02:10     52s] Statistics of distance of Instance movement in refine placement:
[11/26 01:02:10     52s]   maximum (X+Y) =        22.06 um
[11/26 01:02:10     52s]   inst (mem_inst/g25950) with max move: (140.77, 136.092) -> (118.72, 136.08)
[11/26 01:02:10     52s]   mean    (X+Y) =         1.55 um
[11/26 01:02:10     52s] Summary Report:
[11/26 01:02:10     52s] Instances move: 1842 (out of 1844 movable)
[11/26 01:02:10     52s] Instances flipped: 0
[11/26 01:02:10     52s] Mean displacement: 1.55 um
[11/26 01:02:10     52s] Max displacement: 22.06 um (Instance: mem_inst/g25950) (140.77, 136.092) -> (118.72, 136.08)
[11/26 01:02:10     52s] 	Length: 4 sites, height: 1 rows, site name: core_hd, cell type: NO2HDX1
[11/26 01:02:10     52s] Total instances moved : 1842
[11/26 01:02:10     52s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.479, REAL:0.304, MEM:3433.1M, EPOCH TIME: 1764111730.641716
[11/26 01:02:10     52s] Total net bbox length = 6.843e+04 (3.392e+04 3.451e+04) (ext = 1.501e+04)
[11/26 01:02:10     52s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3433.1MB
[11/26 01:02:10     52s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3433.1MB) @(0:00:52.0 - 0:00:52.5).
[11/26 01:02:10     52s] *** Finished refinePlace (0:00:52.5 mem=3433.1M) ***
[11/26 01:02:10     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.527567.1
[11/26 01:02:10     52s] OPERPROF: Finished RefinePlace at level 1, CPU:0.487, REAL:0.313, MEM:3433.1M, EPOCH TIME: 1764111730.643010
[11/26 01:02:10     52s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3433.1M, EPOCH TIME: 1764111730.643054
[11/26 01:02:10     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1844).
[11/26 01:02:10     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     52s] All LLGs are deleted
[11/26 01:02:10     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3425.1M, EPOCH TIME: 1764111730.647400
[11/26 01:02:10     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3425.1M, EPOCH TIME: 1764111730.648403
[11/26 01:02:10     52s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.009, REAL:0.010, MEM:3425.1M, EPOCH TIME: 1764111730.652614
[11/26 01:02:10     52s] *** Finished Initial Placement (cpu=0:00:14.6, real=0:00:10.0, mem=3425.1M) ***
[11/26 01:02:10     52s] Processing tracks to init pin-track alignment.
[11/26 01:02:10     52s] z: 2, totalTracks: 1
[11/26 01:02:10     52s] z: 4, totalTracks: 1
[11/26 01:02:10     52s] z: 6, totalTracks: 1
[11/26 01:02:10     52s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:10     52s] All LLGs are deleted
[11/26 01:02:10     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3425.1M, EPOCH TIME: 1764111730.661475
[11/26 01:02:10     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3425.1M, EPOCH TIME: 1764111730.662399
[11/26 01:02:10     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3425.1M, EPOCH TIME: 1764111730.662782
[11/26 01:02:10     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     52s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3601.1M, EPOCH TIME: 1764111730.667622
[11/26 01:02:10     52s] Max number of tech site patterns supported in site array is 256.
[11/26 01:02:10     52s] Core basic site is core_hd
[11/26 01:02:10     52s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3601.1M, EPOCH TIME: 1764111730.716185
[11/26 01:02:10     52s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:02:10     52s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:02:10     52s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.010, MEM:3625.1M, EPOCH TIME: 1764111730.725959
[11/26 01:02:10     52s] Fast DP-INIT is on for default
[11/26 01:02:10     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:02:10     52s] Atter site array init, number of instance map data is 0.
[11/26 01:02:10     52s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.065, REAL:0.064, MEM:3625.1M, EPOCH TIME: 1764111730.731887
[11/26 01:02:10     52s] 
[11/26 01:02:10     52s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:10     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.073, REAL:0.071, MEM:3433.1M, EPOCH TIME: 1764111730.733594
[11/26 01:02:10     52s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:3433.1M, EPOCH TIME: 1764111730.734103
[11/26 01:02:10     52s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:3433.1M, EPOCH TIME: 1764111730.734517
[11/26 01:02:10     52s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.006, REAL:0.005, MEM:3433.1M, EPOCH TIME: 1764111730.739788
[11/26 01:02:10     52s] default core: bins with density > 0.750 = 50.00 % ( 21 / 42 )
[11/26 01:02:10     52s] Density distribution unevenness ratio = 4.749%
[11/26 01:02:10     52s] Density distribution unevenness ratio (U70) = 4.749%
[11/26 01:02:10     52s] Density distribution unevenness ratio (U80) = 1.607%
[11/26 01:02:10     52s] Density distribution unevenness ratio (U90) = 0.000%
[11/26 01:02:10     52s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.006, REAL:0.006, MEM:3433.1M, EPOCH TIME: 1764111730.739907
[11/26 01:02:10     52s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3433.1M, EPOCH TIME: 1764111730.739947
[11/26 01:02:10     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     52s] All LLGs are deleted
[11/26 01:02:10     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:10     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3425.1M, EPOCH TIME: 1764111730.743547
[11/26 01:02:10     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3425.1M, EPOCH TIME: 1764111730.744510
[11/26 01:02:10     52s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.008, MEM:3425.1M, EPOCH TIME: 1764111730.747449
[11/26 01:02:10     52s] Starting IO pin assignment...
[11/26 01:02:10     52s] The design is not routed. Using placement based method for pin assignment.
[11/26 01:02:10     52s] Completed IO pin assignment.
[11/26 01:02:10     52s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/26 01:02:10     52s] 
[11/26 01:02:10     52s] *** Start incrementalPlace ***
[11/26 01:02:10     52s] User Input Parameters:
[11/26 01:02:10     52s] - Congestion Driven    : On
[11/26 01:02:10     52s] - Timing Driven        : On
[11/26 01:02:10     52s] - Area-Violation Based : On
[11/26 01:02:10     52s] - Start Rollback Level : -5
[11/26 01:02:10     52s] - Legalized            : On
[11/26 01:02:10     52s] - Window Based         : Off
[11/26 01:02:10     52s] - eDen incr mode       : Off
[11/26 01:02:10     52s] - Small incr mode      : Off
[11/26 01:02:10     52s] 
[11/26 01:02:10     52s] SKP will enable view:
[11/26 01:02:10     52s]   PVT_1_80_V_WC_VIEW
[11/26 01:02:10     52s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3443.1M, EPOCH TIME: 1764111730.784322
[11/26 01:02:10     52s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.012, REAL:0.006, MEM:3443.1M, EPOCH TIME: 1764111730.790274
[11/26 01:02:10     52s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3443.1M, EPOCH TIME: 1764111730.790386
[11/26 01:02:10     52s] Starting Early Global Route congestion estimation: mem = 3443.1M
[11/26 01:02:10     52s] (I)      ==================== Layers =====================
[11/26 01:02:10     52s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:10     52s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:02:10     52s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:10     52s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:02:10     52s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:02:10     52s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:02:10     52s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:02:10     52s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:02:10     52s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:02:10     52s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:02:10     52s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:02:10     52s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:02:10     52s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:02:10     52s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:02:10     52s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:10     52s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:02:10     52s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:02:10     52s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:02:10     52s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:02:10     52s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:02:10     52s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:02:10     52s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:02:10     52s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:10     52s] (I)      Started Import and model ( Curr Mem: 3443.06 MB )
[11/26 01:02:10     52s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:10     52s] (I)      == Non-default Options ==
[11/26 01:02:10     52s] (I)      Maximum routing layer                              : 6
[11/26 01:02:10     52s] (I)      Number of threads                                  : 12
[11/26 01:02:10     52s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 01:02:10     52s] (I)      Method to set GCell size                           : row
[11/26 01:02:10     52s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:02:10     52s] (I)      Use row-based GCell size
[11/26 01:02:10     52s] (I)      Use row-based GCell align
[11/26 01:02:10     52s] (I)      layer 0 area = 202000
[11/26 01:02:10     52s] (I)      layer 1 area = 202000
[11/26 01:02:10     52s] (I)      layer 2 area = 202000
[11/26 01:02:10     52s] (I)      layer 3 area = 202000
[11/26 01:02:10     52s] (I)      layer 4 area = 562000
[11/26 01:02:10     52s] (I)      layer 5 area = 10000000
[11/26 01:02:10     52s] (I)      GCell unit size   : 4480
[11/26 01:02:10     52s] (I)      GCell multiplier  : 1
[11/26 01:02:10     52s] (I)      GCell row height  : 4480
[11/26 01:02:10     52s] (I)      Actual row height : 4480
[11/26 01:02:10     52s] (I)      GCell align ref   : 15120 15120
[11/26 01:02:10     52s] [NR-eGR] Track table information for default rule: 
[11/26 01:02:10     52s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:02:10     52s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:02:10     52s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:02:10     52s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:02:10     52s] [NR-eGR] METTP has single uniform track structure
[11/26 01:02:10     52s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:02:10     52s] (I)      ================= Default via ==================
[11/26 01:02:10     52s] (I)      +---+--------------------+---------------------+
[11/26 01:02:10     52s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:02:10     52s] (I)      +---+--------------------+---------------------+
[11/26 01:02:10     52s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:02:10     52s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:02:10     52s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:02:10     52s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:02:10     52s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:02:10     52s] (I)      +---+--------------------+---------------------+
[11/26 01:02:10     52s] [NR-eGR] Read 2709 PG shapes
[11/26 01:02:10     52s] [NR-eGR] Read 0 clock shapes
[11/26 01:02:10     52s] [NR-eGR] Read 0 other shapes
[11/26 01:02:10     52s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:02:10     52s] [NR-eGR] #Instance Blockages : 0
[11/26 01:02:10     52s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:02:10     52s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:02:10     52s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:02:10     52s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:02:10     52s] [NR-eGR] #Other Blockages    : 0
[11/26 01:02:10     52s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:02:10     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:02:10     52s] [NR-eGR] Read 1904 nets ( ignored 0 )
[11/26 01:02:10     52s] (I)      early_global_route_priority property id does not exist.
[11/26 01:02:10     52s] (I)      Read Num Blocks=2709  Num Prerouted Wires=0  Num CS=0
[11/26 01:02:10     52s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:10     52s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 0
[11/26 01:02:10     52s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:10     52s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:02:10     52s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:02:10     52s] (I)      Number of ignored nets                =      0
[11/26 01:02:10     52s] (I)      Number of connected nets              =      0
[11/26 01:02:10     52s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:02:10     52s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 01:02:10     52s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:02:10     52s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:02:10     52s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:02:10     52s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:02:10     52s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:02:10     52s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:02:10     52s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:02:10     52s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 01:02:10     52s] (I)      Ndr track 0 does not exist
[11/26 01:02:10     52s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:02:10     52s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:02:10     52s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:02:10     52s] (I)      Site width          :   560  (dbu)
[11/26 01:02:10     52s] (I)      Row height          :  4480  (dbu)
[11/26 01:02:10     52s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:02:10     52s] (I)      GCell width         :  4480  (dbu)
[11/26 01:02:10     52s] (I)      GCell height        :  4480  (dbu)
[11/26 01:02:10     52s] (I)      Grid                :    72    65     6
[11/26 01:02:10     52s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:02:10     52s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:02:10     52s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:02:10     52s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:02:10     52s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:02:10     52s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:02:10     52s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:02:10     52s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:02:10     52s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:02:10     52s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:02:10     52s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:02:10     52s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:02:10     52s] (I)      --------------------------------------------------------
[11/26 01:02:10     52s] 
[11/26 01:02:10     52s] [NR-eGR] ============ Routing rule table ============
[11/26 01:02:10     52s] [NR-eGR] Rule id: 0  Nets: 1904
[11/26 01:02:10     52s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:02:10     52s] (I)                    Layer    2    3    4     5     6 
[11/26 01:02:10     52s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:02:10     52s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:02:10     52s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:02:10     52s] [NR-eGR] ========================================
[11/26 01:02:10     52s] [NR-eGR] 
[11/26 01:02:10     52s] (I)      =============== Blocked Tracks ===============
[11/26 01:02:10     52s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:10     52s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:02:10     52s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:10     52s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:02:10     52s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:02:10     52s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:02:10     52s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:02:10     52s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:02:10     52s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:02:10     52s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:10     52s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3443.06 MB )
[11/26 01:02:10     52s] (I)      Reset routing kernel
[11/26 01:02:10     52s] (I)      Started Global Routing ( Curr Mem: 3443.06 MB )
[11/26 01:02:10     52s] (I)      totalPins=7848  totalGlobalPin=7538 (96.05%)
[11/26 01:02:10     52s] (I)      total 2D Cap : 126283 = (52459 H, 73824 V)
[11/26 01:02:10     52s] [NR-eGR] Layer group 1: route 1904 net(s) in layer range [2, 6]
[11/26 01:02:10     52s] (I)      
[11/26 01:02:10     52s] (I)      ============  Phase 1a Route ============
[11/26 01:02:10     52s] (I)      Usage: 19646 = (9645 H, 10001 V) = (18.39% H, 13.55% V) = (4.321e+04um H, 4.480e+04um V)
[11/26 01:02:10     52s] (I)      
[11/26 01:02:10     52s] (I)      ============  Phase 1b Route ============
[11/26 01:02:10     52s] (I)      Usage: 19646 = (9645 H, 10001 V) = (18.39% H, 13.55% V) = (4.321e+04um H, 4.480e+04um V)
[11/26 01:02:10     52s] (I)      Overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 8.801408e+04um
[11/26 01:02:10     52s] (I)      Congestion metric : 0.05%H 0.00%V, 0.05%HV
[11/26 01:02:10     52s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:02:10     52s] (I)      
[11/26 01:02:10     52s] (I)      ============  Phase 1c Route ============
[11/26 01:02:10     52s] (I)      Usage: 19646 = (9645 H, 10001 V) = (18.39% H, 13.55% V) = (4.321e+04um H, 4.480e+04um V)
[11/26 01:02:10     52s] (I)      
[11/26 01:02:10     52s] (I)      ============  Phase 1d Route ============
[11/26 01:02:10     52s] (I)      Usage: 19646 = (9645 H, 10001 V) = (18.39% H, 13.55% V) = (4.321e+04um H, 4.480e+04um V)
[11/26 01:02:10     52s] (I)      
[11/26 01:02:10     52s] (I)      ============  Phase 1e Route ============
[11/26 01:02:10     52s] (I)      Usage: 19646 = (9645 H, 10001 V) = (18.39% H, 13.55% V) = (4.321e+04um H, 4.480e+04um V)
[11/26 01:02:10     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 8.801408e+04um
[11/26 01:02:10     52s] (I)      
[11/26 01:02:10     52s] (I)      ============  Phase 1l Route ============
[11/26 01:02:10     52s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 01:02:10     52s] (I)      Layer  2:      35211     10915         8           0       36864    ( 0.00%) 
[11/26 01:02:10     52s] (I)      Layer  3:      35903      9675         2           0       36920    ( 0.00%) 
[11/26 01:02:10     52s] (I)      Layer  4:      35211      2661         6           0       36864    ( 0.00%) 
[11/26 01:02:10     52s] (I)      Layer  5:      16045       266         8         284       18176    ( 1.54%) 
[11/26 01:02:10     52s] (I)      Layer  6:       2700         0         0        1526        2160    (41.41%) 
[11/26 01:02:10     52s] (I)      Total:        125070     23517        24        1810      130984    ( 1.36%) 
[11/26 01:02:10     52s] (I)      
[11/26 01:02:10     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:02:10     52s] [NR-eGR]                        OverCon           OverCon            
[11/26 01:02:10     52s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 01:02:10     52s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 01:02:10     52s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:02:10     52s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:02:10     52s] [NR-eGR]    MET2 ( 2)         7( 0.15%)         0( 0.00%)   ( 0.15%) 
[11/26 01:02:10     52s] [NR-eGR]    MET3 ( 3)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/26 01:02:10     52s] [NR-eGR]    MET4 ( 4)         3( 0.07%)         0( 0.00%)   ( 0.07%) 
[11/26 01:02:10     52s] [NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[11/26 01:02:10     52s] [NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:02:10     52s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:02:10     52s] [NR-eGR]        Total        12( 0.06%)         2( 0.01%)   ( 0.07%) 
[11/26 01:02:10     52s] [NR-eGR] 
[11/26 01:02:10     52s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 3443.06 MB )
[11/26 01:02:10     52s] (I)      total 2D Cap : 126890 = (52640 H, 74250 V)
[11/26 01:02:10     52s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[11/26 01:02:10     52s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 3443.1M
[11/26 01:02:10     52s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.093, REAL:0.062, MEM:3443.1M, EPOCH TIME: 1764111730.852494
[11/26 01:02:10     52s] OPERPROF: Starting HotSpotCal at level 1, MEM:3443.1M, EPOCH TIME: 1764111730.852547
[11/26 01:02:10     52s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:10     52s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 01:02:10     52s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:10     52s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 01:02:10     52s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:10     52s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 01:02:10     52s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 01:02:10     52s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.006, MEM:3443.1M, EPOCH TIME: 1764111730.858643
[11/26 01:02:10     52s] Skipped repairing congestion.
[11/26 01:02:10     52s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3443.1M, EPOCH TIME: 1764111730.858770
[11/26 01:02:10     52s] Starting Early Global Route wiring: mem = 3443.1M
[11/26 01:02:10     52s] (I)      ============= Track Assignment ============
[11/26 01:02:10     52s] (I)      Started Track Assignment (12T) ( Curr Mem: 3443.06 MB )
[11/26 01:02:10     52s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/26 01:02:10     52s] (I)      Run Multi-thread track assignment
[11/26 01:02:10     52s] (I)      Finished Track Assignment (12T) ( CPU: 0.05 sec, Real: 0.02 sec, Curr Mem: 3443.06 MB )
[11/26 01:02:10     52s] (I)      Started Export ( Curr Mem: 3443.06 MB )
[11/26 01:02:10     52s] [NR-eGR]                 Length (um)   Vias 
[11/26 01:02:10     52s] [NR-eGR] -----------------------------------
[11/26 01:02:10     52s] [NR-eGR]  MET1    (1H)             0   7548 
[11/26 01:02:10     52s] [NR-eGR]  MET2    (2V)         36429  11998 
[11/26 01:02:10     52s] [NR-eGR]  MET3    (3H)         43982    974 
[11/26 01:02:10     52s] [NR-eGR]  MET4    (4V)         11822     75 
[11/26 01:02:10     52s] [NR-eGR]  METTP   (5H)          1172      4 
[11/26 01:02:10     52s] [NR-eGR]  METTPL  (6V)             3      0 
[11/26 01:02:10     52s] [NR-eGR] -----------------------------------
[11/26 01:02:10     52s] [NR-eGR]          Total        93408  20599 
[11/26 01:02:10     52s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:02:10     52s] [NR-eGR] Total half perimeter of net bounding box: 68015um
[11/26 01:02:10     52s] [NR-eGR] Total length: 93408um, number of vias: 20599
[11/26 01:02:10     52s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:02:10     52s] [NR-eGR] Total eGR-routed clock nets wire length: 6606um, number of vias: 1919
[11/26 01:02:10     52s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:02:10     52s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3443.06 MB )
[11/26 01:02:10     52s] Early Global Route wiring runtime: 0.04 seconds, mem = 3443.1M
[11/26 01:02:10     52s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.071, REAL:0.041, MEM:3443.1M, EPOCH TIME: 1764111730.900025
[11/26 01:02:10     52s] 0 delay mode for cte disabled.
[11/26 01:02:10     52s] SKP cleared!
[11/26 01:02:10     52s] 
[11/26 01:02:10     52s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[11/26 01:02:10     52s] Tdgp not successfully inited but do clear! skip clearing
[11/26 01:02:10     52s] **placeDesign ... cpu = 0: 0:16, real = 0: 0:11, mem = 2810.1M **
[11/26 01:02:10     52s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 01:02:11     52s] VSMManager cleared!
[11/26 01:02:11     52s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:16.0/0:00:11.3 (1.4), totSession cpu/real = 0:00:53.0/0:00:56.7 (0.9), mem = 2810.1M
[11/26 01:02:11     52s] 
[11/26 01:02:11     52s] =============================================================================================
[11/26 01:02:11     52s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.35-s114_1
[11/26 01:02:11     52s] =============================================================================================
[11/26 01:02:11     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:11     52s] ---------------------------------------------------------------------------------------------
[11/26 01:02:11     52s] [ CellServerInit         ]      5   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 01:02:11     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:11     52s] [ TimingUpdate           ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    2.6
[11/26 01:02:11     52s] [ MISC                   ]          0:00:11.1  (  98.1 % )     0:00:11.1 /  0:00:15.6    1.4
[11/26 01:02:11     52s] ---------------------------------------------------------------------------------------------
[11/26 01:02:11     52s]  GlobalPlace #1 TOTAL               0:00:11.3  ( 100.0 % )     0:00:11.3 /  0:00:16.0    1.4
[11/26 01:02:11     52s] ---------------------------------------------------------------------------------------------
[11/26 01:02:11     52s] 
[11/26 01:02:11     52s] Enable CTE adjustment.
[11/26 01:02:11     52s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1985.2M, totSessionCpu=0:00:53 **
[11/26 01:02:11     52s] GigaOpt running with 12 threads.
[11/26 01:02:11     52s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.0/0:00:56.7 (0.9), mem = 2810.1M
[11/26 01:02:11     52s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/26 01:02:11     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:2810.1M, EPOCH TIME: 1764111731.035364
[11/26 01:02:11     52s] Processing tracks to init pin-track alignment.
[11/26 01:02:11     52s] z: 2, totalTracks: 1
[11/26 01:02:11     52s] z: 4, totalTracks: 1
[11/26 01:02:11     52s] z: 6, totalTracks: 1
[11/26 01:02:11     52s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:11     52s] All LLGs are deleted
[11/26 01:02:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:11     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2810.1M, EPOCH TIME: 1764111731.045348
[11/26 01:02:11     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2810.1M, EPOCH TIME: 1764111731.046537
[11/26 01:02:11     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2810.1M, EPOCH TIME: 1764111731.047086
[11/26 01:02:11     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:11     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:11     53s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3002.1M, EPOCH TIME: 1764111731.052522
[11/26 01:02:11     53s] Max number of tech site patterns supported in site array is 256.
[11/26 01:02:11     53s] Core basic site is core_hd
[11/26 01:02:11     53s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3002.1M, EPOCH TIME: 1764111731.106609
[11/26 01:02:11     53s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:02:11     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:02:11     53s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.011, MEM:3002.1M, EPOCH TIME: 1764111731.117200
[11/26 01:02:11     53s] Fast DP-INIT is on for default
[11/26 01:02:11     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:02:11     53s] Atter site array init, number of instance map data is 0.
[11/26 01:02:11     53s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.072, REAL:0.071, MEM:3002.1M, EPOCH TIME: 1764111731.123182
[11/26 01:02:11     53s] 
[11/26 01:02:11     53s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:11     53s] OPERPROF:     Starting CMU at level 3, MEM:3002.1M, EPOCH TIME: 1764111731.123883
[11/26 01:02:11     53s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3002.1M, EPOCH TIME: 1764111731.125110
[11/26 01:02:11     53s] 
[11/26 01:02:11     53s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:11     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.081, REAL:0.079, MEM:2810.1M, EPOCH TIME: 1764111731.126334
[11/26 01:02:11     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2810.1M, EPOCH TIME: 1764111731.126404
[11/26 01:02:11     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:2810.1M, EPOCH TIME: 1764111731.131306
[11/26 01:02:11     53s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2810.1MB).
[11/26 01:02:11     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.097, MEM:2810.1M, EPOCH TIME: 1764111731.132320
[11/26 01:02:11     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2810.1M, EPOCH TIME: 1764111731.132647
[11/26 01:02:11     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:11     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:11     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:11     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:11     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2802.1M, EPOCH TIME: 1764111731.141548
[11/26 01:02:11     53s] 
[11/26 01:02:11     53s] Trim Metal Layers:
[11/26 01:02:11     53s] LayerId::1 widthSet size::4
[11/26 01:02:11     53s] LayerId::2 widthSet size::4
[11/26 01:02:11     53s] LayerId::3 widthSet size::4
[11/26 01:02:11     53s] LayerId::4 widthSet size::4
[11/26 01:02:11     53s] LayerId::5 widthSet size::4
[11/26 01:02:11     53s] LayerId::6 widthSet size::2
[11/26 01:02:11     53s] Updating RC grid for preRoute extraction ...
[11/26 01:02:11     53s] eee: pegSigSF::1.070000
[11/26 01:02:11     53s] Initializing multi-corner capacitance tables ... 
[11/26 01:02:11     53s] Initializing multi-corner resistance tables ...
[11/26 01:02:11     53s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:02:11     53s] eee: l::2 avDens::0.216434 usedTrk::848.420599 availTrk::3920.000000 sigTrk::848.420599
[11/26 01:02:11     53s] eee: l::3 avDens::0.238341 usedTrk::1048.699085 availTrk::4400.000000 sigTrk::1048.699085
[11/26 01:02:11     53s] eee: l::4 avDens::0.067910 usedTrk::282.505580 availTrk::4160.000000 sigTrk::282.505580
[11/26 01:02:11     53s] eee: l::5 avDens::0.045676 usedTrk::67.601204 availTrk::1480.000000 sigTrk::67.601204
[11/26 01:02:11     53s] eee: l::6 avDens::0.268819 usedTrk::94.624420 availTrk::352.000000 sigTrk::94.624420
[11/26 01:02:11     53s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:02:11     53s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.314916 uaWl=1.000000 uaWlH=0.139154 aWlH=0.000000 lMod=0 pMax=0.830100 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:02:11     53s] 
[11/26 01:02:11     53s] Creating Lib Analyzer ...
[11/26 01:02:11     53s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:02:11     53s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:02:11     53s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:02:11     53s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:02:11     53s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:02:11     53s] 
[11/26 01:02:11     53s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:02:14     56s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:56.4 mem=2818.1M
[11/26 01:02:14     56s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:56.4 mem=2818.1M
[11/26 01:02:14     56s] Creating Lib Analyzer, finished. 
[11/26 01:02:14     56s] AAE DB initialization (MEM=2818.09 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/26 01:02:14     56s] #optDebug: fT-S <1 2 3 1 0>
[11/26 01:02:14     56s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/26 01:02:14     56s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/26 01:02:14     56s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1992.0M, totSessionCpu=0:00:56 **
[11/26 01:02:14     56s] *** optDesign -preCTS ***
[11/26 01:02:14     56s] DRC Margin: user margin 0.0; extra margin 0.2
[11/26 01:02:14     56s] Setup Target Slack: user slack 0; extra slack 0.0
[11/26 01:02:14     56s] Hold Target Slack: user slack 0
[11/26 01:02:14     56s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/26 01:02:14     56s] Type 'man IMPOPT-3195' for more detail.
[11/26 01:02:14     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2818.1M, EPOCH TIME: 1764111734.530541
[11/26 01:02:14     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:14     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:14     56s] 
[11/26 01:02:14     56s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:14     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.071, REAL:0.070, MEM:2818.1M, EPOCH TIME: 1764111734.600846
[11/26 01:02:14     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:14     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:14     56s] Multi-VT timing optimization disabled based on library information.
[11/26 01:02:14     56s] 
[11/26 01:02:14     56s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:02:14     56s] Deleting Lib Analyzer.
[11/26 01:02:14     56s] 
[11/26 01:02:14     56s] TimeStamp Deleting Cell Server End ...
[11/26 01:02:14     56s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 01:02:14     56s] 
[11/26 01:02:14     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:02:14     56s] Summary for sequential cells identification: 
[11/26 01:02:14     56s]   Identified SBFF number: 128
[11/26 01:02:14     56s]   Identified MBFF number: 0
[11/26 01:02:14     56s]   Identified SB Latch number: 0
[11/26 01:02:14     56s]   Identified MB Latch number: 0
[11/26 01:02:14     56s]   Not identified SBFF number: 0
[11/26 01:02:14     56s]   Not identified MBFF number: 0
[11/26 01:02:14     56s]   Not identified SB Latch number: 0
[11/26 01:02:14     56s]   Not identified MB Latch number: 0
[11/26 01:02:14     56s]   Number of sequential cells which are not FFs: 94
[11/26 01:02:14     56s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:02:14     56s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:02:14     56s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:02:14     56s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:02:14     56s] TLC MultiMap info (StdDelay):
[11/26 01:02:14     56s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:02:14     56s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:02:14     56s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:02:14     56s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:02:14     56s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:02:14     56s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:02:14     56s]  Setting StdDelay to: 97.6ps
[11/26 01:02:14     56s] 
[11/26 01:02:14     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:02:14     56s] 
[11/26 01:02:14     56s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:02:14     56s] 
[11/26 01:02:14     56s] TimeStamp Deleting Cell Server End ...
[11/26 01:02:14     56s] 
[11/26 01:02:14     56s] Creating Lib Analyzer ...
[11/26 01:02:14     56s] 
[11/26 01:02:14     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:02:14     56s] Summary for sequential cells identification: 
[11/26 01:02:14     56s]   Identified SBFF number: 128
[11/26 01:02:14     56s]   Identified MBFF number: 0
[11/26 01:02:14     56s]   Identified SB Latch number: 0
[11/26 01:02:14     56s]   Identified MB Latch number: 0
[11/26 01:02:14     56s]   Not identified SBFF number: 0
[11/26 01:02:14     56s]   Not identified MBFF number: 0
[11/26 01:02:14     56s]   Not identified SB Latch number: 0
[11/26 01:02:14     56s]   Not identified MB Latch number: 0
[11/26 01:02:14     56s]   Number of sequential cells which are not FFs: 94
[11/26 01:02:14     56s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:02:14     56s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:02:14     56s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:02:14     56s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:02:14     56s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:02:14     56s] TLC MultiMap info (StdDelay):
[11/26 01:02:14     56s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:02:14     56s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:02:14     56s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:02:14     56s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:02:14     56s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:02:14     56s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:02:14     56s]  Setting StdDelay to: 97.6ps
[11/26 01:02:14     56s] 
[11/26 01:02:14     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:02:14     56s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:02:14     56s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:02:14     56s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:02:14     56s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:02:14     56s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:02:14     56s] 
[11/26 01:02:14     56s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:02:17     59s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:59.4 mem=2818.1M
[11/26 01:02:17     59s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:59.4 mem=2818.1M
[11/26 01:02:17     59s] Creating Lib Analyzer, finished. 
[11/26 01:02:17     59s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2818.1M, EPOCH TIME: 1764111737.452080
[11/26 01:02:17     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:17     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:17     59s] All LLGs are deleted
[11/26 01:02:17     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:17     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:17     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2818.1M, EPOCH TIME: 1764111737.452195
[11/26 01:02:17     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2818.1M, EPOCH TIME: 1764111737.452249
[11/26 01:02:17     59s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2816.1M, EPOCH TIME: 1764111737.452726
[11/26 01:02:17     59s] {MMLU 0 0 1904}
[11/26 01:02:17     59s] ### Creating LA Mngr. totSessionCpu=0:00:59.4 mem=2816.1M
[11/26 01:02:17     59s] ### Creating LA Mngr, finished. totSessionCpu=0:00:59.4 mem=2816.1M
[11/26 01:02:17     59s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2816.09 MB )
[11/26 01:02:17     59s] (I)      ==================== Layers =====================
[11/26 01:02:17     59s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:17     59s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:02:17     59s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:17     59s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:02:17     59s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:02:17     59s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:02:17     59s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:02:17     59s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:02:17     59s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:02:17     59s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:02:17     59s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:02:17     59s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:02:17     59s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:02:17     59s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:02:17     59s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:17     59s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:02:17     59s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:02:17     59s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:02:17     59s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:02:17     59s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:02:17     59s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:02:17     59s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:02:17     59s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:17     59s] (I)      Started Import and model ( Curr Mem: 2816.09 MB )
[11/26 01:02:17     59s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:17     59s] (I)      Number of ignored instance 0
[11/26 01:02:17     59s] (I)      Number of inbound cells 0
[11/26 01:02:17     59s] (I)      Number of opened ILM blockages 0
[11/26 01:02:17     59s] (I)      Number of instances temporarily fixed by detailed placement 0
[11/26 01:02:17     59s] (I)      numMoveCells=1844, numMacros=0  numPads=300  numMultiRowHeightInsts=0
[11/26 01:02:17     59s] (I)      cell height: 4480, count: 1844
[11/26 01:02:17     59s] (I)      Number of nets = 1904 ( 0 ignored )
[11/26 01:02:17     59s] (I)      Read rows... (mem=2816.1M)
[11/26 01:02:17     59s] (I)      Done Read rows (cpu=0.000s, mem=2816.1M)
[11/26 01:02:17     59s] (I)      Identified Clock instances: Flop 659, Clock buffer/inverter 0, Gate 0, Logic 0
[11/26 01:02:17     59s] (I)      Read module constraints... (mem=2816.1M)
[11/26 01:02:17     59s] (I)      Done Read module constraints (cpu=0.000s, mem=2816.1M)
[11/26 01:02:17     59s] (I)      == Non-default Options ==
[11/26 01:02:17     59s] (I)      Maximum routing layer                              : 6
[11/26 01:02:17     59s] (I)      Buffering-aware routing                            : true
[11/26 01:02:17     59s] (I)      Spread congestion away from blockages              : true
[11/26 01:02:17     59s] (I)      Number of threads                                  : 12
[11/26 01:02:17     59s] (I)      Overflow penalty cost                              : 10
[11/26 01:02:17     59s] (I)      Punch through distance                             : 5702.210000
[11/26 01:02:17     59s] (I)      Source-to-sink ratio                               : 0.300000
[11/26 01:02:17     59s] (I)      Method to set GCell size                           : row
[11/26 01:02:17     59s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:02:17     59s] (I)      Use row-based GCell size
[11/26 01:02:17     59s] (I)      Use row-based GCell align
[11/26 01:02:17     59s] (I)      layer 0 area = 202000
[11/26 01:02:17     59s] (I)      layer 1 area = 202000
[11/26 01:02:17     59s] (I)      layer 2 area = 202000
[11/26 01:02:17     59s] (I)      layer 3 area = 202000
[11/26 01:02:17     59s] (I)      layer 4 area = 562000
[11/26 01:02:17     59s] (I)      layer 5 area = 10000000
[11/26 01:02:17     59s] (I)      GCell unit size   : 4480
[11/26 01:02:17     59s] (I)      GCell multiplier  : 1
[11/26 01:02:17     59s] (I)      GCell row height  : 4480
[11/26 01:02:17     59s] (I)      Actual row height : 4480
[11/26 01:02:17     59s] (I)      GCell align ref   : 15120 15120
[11/26 01:02:17     59s] [NR-eGR] Track table information for default rule: 
[11/26 01:02:17     59s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:02:17     59s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:02:17     59s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:02:17     59s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:02:17     59s] [NR-eGR] METTP has single uniform track structure
[11/26 01:02:17     59s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:02:17     59s] (I)      ================= Default via ==================
[11/26 01:02:17     59s] (I)      +---+--------------------+---------------------+
[11/26 01:02:17     59s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:02:17     59s] (I)      +---+--------------------+---------------------+
[11/26 01:02:17     59s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:02:17     59s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:02:17     59s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:02:17     59s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:02:17     59s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:02:17     59s] (I)      +---+--------------------+---------------------+
[11/26 01:02:17     59s] [NR-eGR] Read 2709 PG shapes
[11/26 01:02:17     59s] [NR-eGR] Read 0 clock shapes
[11/26 01:02:17     59s] [NR-eGR] Read 0 other shapes
[11/26 01:02:17     59s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:02:17     59s] [NR-eGR] #Instance Blockages : 0
[11/26 01:02:17     59s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:02:17     59s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:02:17     59s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:02:17     59s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:02:17     59s] [NR-eGR] #Other Blockages    : 0
[11/26 01:02:17     59s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:02:17     59s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:02:17     59s] [NR-eGR] Read 1904 nets ( ignored 0 )
[11/26 01:02:17     59s] (I)      early_global_route_priority property id does not exist.
[11/26 01:02:17     59s] (I)      Read Num Blocks=2709  Num Prerouted Wires=0  Num CS=0
[11/26 01:02:17     59s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:17     59s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 0
[11/26 01:02:17     59s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:17     59s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:02:17     59s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:02:17     59s] (I)      Number of ignored nets                =      0
[11/26 01:02:17     59s] (I)      Number of connected nets              =      0
[11/26 01:02:17     59s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:02:17     59s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 01:02:17     59s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:02:17     59s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:02:17     59s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:02:17     59s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:02:17     59s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:02:17     59s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:02:17     59s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:02:17     59s] (I)      Constructing bin map
[11/26 01:02:17     59s] (I)      Initialize bin information with width=8960 height=8960
[11/26 01:02:17     59s] (I)      Done constructing bin map
[11/26 01:02:17     59s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 01:02:17     59s] (I)      Ndr track 0 does not exist
[11/26 01:02:17     59s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:02:17     59s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:02:17     59s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:02:17     59s] (I)      Site width          :   560  (dbu)
[11/26 01:02:17     59s] (I)      Row height          :  4480  (dbu)
[11/26 01:02:17     59s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:02:17     59s] (I)      GCell width         :  4480  (dbu)
[11/26 01:02:17     59s] (I)      GCell height        :  4480  (dbu)
[11/26 01:02:17     59s] (I)      Grid                :    72    65     6
[11/26 01:02:17     59s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:02:17     59s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:02:17     59s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:02:17     59s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:02:17     59s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:02:17     59s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:02:17     59s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:02:17     59s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:02:17     59s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:02:17     59s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:02:17     59s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:02:17     59s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:02:17     59s] (I)      --------------------------------------------------------
[11/26 01:02:17     59s] 
[11/26 01:02:17     59s] [NR-eGR] ============ Routing rule table ============
[11/26 01:02:17     59s] [NR-eGR] Rule id: 0  Nets: 1904
[11/26 01:02:17     59s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:02:17     59s] (I)                    Layer    2    3    4     5     6 
[11/26 01:02:17     59s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:02:17     59s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:02:17     59s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:02:17     59s] [NR-eGR] ========================================
[11/26 01:02:17     59s] [NR-eGR] 
[11/26 01:02:17     59s] (I)      =============== Blocked Tracks ===============
[11/26 01:02:17     59s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:17     59s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:02:17     59s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:17     59s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:02:17     59s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:02:17     59s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:02:17     59s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:02:17     59s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:02:17     59s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:02:17     59s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:17     59s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2816.09 MB )
[11/26 01:02:17     59s] (I)      Reset routing kernel
[11/26 01:02:17     59s] (I)      Started Global Routing ( Curr Mem: 2816.09 MB )
[11/26 01:02:17     59s] (I)      totalPins=7848  totalGlobalPin=7538 (96.05%)
[11/26 01:02:17     59s] (I)      total 2D Cap : 126283 = (52459 H, 73824 V)
[11/26 01:02:17     59s] (I)      #blocked areas for congestion spreading : 0
[11/26 01:02:17     59s] [NR-eGR] Layer group 1: route 1904 net(s) in layer range [2, 6]
[11/26 01:02:17     59s] (I)      
[11/26 01:02:17     59s] (I)      ============  Phase 1a Route ============
[11/26 01:02:17     59s] (I)      Usage: 19842 = (9666 H, 10176 V) = (18.43% H, 13.78% V) = (4.330e+04um H, 4.559e+04um V)
[11/26 01:02:17     59s] (I)      
[11/26 01:02:17     59s] (I)      ============  Phase 1b Route ============
[11/26 01:02:17     59s] (I)      Usage: 19842 = (9666 H, 10176 V) = (18.43% H, 13.78% V) = (4.330e+04um H, 4.559e+04um V)
[11/26 01:02:17     59s] (I)      Overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.889216e+04um
[11/26 01:02:17     59s] (I)      Congestion metric : 0.02%H 0.00%V, 0.02%HV
[11/26 01:02:17     59s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:02:17     59s] (I)      
[11/26 01:02:17     59s] (I)      ============  Phase 1c Route ============
[11/26 01:02:17     59s] (I)      Usage: 19842 = (9666 H, 10176 V) = (18.43% H, 13.78% V) = (4.330e+04um H, 4.559e+04um V)
[11/26 01:02:17     59s] (I)      
[11/26 01:02:17     59s] (I)      ============  Phase 1d Route ============
[11/26 01:02:17     59s] (I)      Usage: 19842 = (9666 H, 10176 V) = (18.43% H, 13.78% V) = (4.330e+04um H, 4.559e+04um V)
[11/26 01:02:17     59s] (I)      
[11/26 01:02:17     59s] (I)      ============  Phase 1e Route ============
[11/26 01:02:17     59s] (I)      Usage: 19842 = (9666 H, 10176 V) = (18.43% H, 13.78% V) = (4.330e+04um H, 4.559e+04um V)
[11/26 01:02:17     59s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.889216e+04um
[11/26 01:02:17     59s] (I)      
[11/26 01:02:17     59s] (I)      ============  Phase 1l Route ============
[11/26 01:02:17     59s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 01:02:17     59s] (I)      Layer  2:      35211     11086        12           0       36864    ( 0.00%) 
[11/26 01:02:17     59s] (I)      Layer  3:      35903      9680         3           0       36920    ( 0.00%) 
[11/26 01:02:17     59s] (I)      Layer  4:      35211      2668         6           0       36864    ( 0.00%) 
[11/26 01:02:17     59s] (I)      Layer  5:      16045       298         8         284       18176    ( 1.54%) 
[11/26 01:02:17     59s] (I)      Layer  6:       2700         0         0        1526        2160    (41.41%) 
[11/26 01:02:17     59s] (I)      Total:        125070     23732        29        1810      130984    ( 1.36%) 
[11/26 01:02:17     59s] (I)      
[11/26 01:02:17     59s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:02:17     59s] [NR-eGR]                        OverCon           OverCon            
[11/26 01:02:17     59s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 01:02:17     59s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 01:02:17     59s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:02:17     59s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:02:17     59s] [NR-eGR]    MET2 ( 2)        10( 0.22%)         0( 0.00%)   ( 0.22%) 
[11/26 01:02:17     59s] [NR-eGR]    MET3 ( 3)         3( 0.06%)         0( 0.00%)   ( 0.06%) 
[11/26 01:02:17     59s] [NR-eGR]    MET4 ( 4)         3( 0.07%)         0( 0.00%)   ( 0.07%) 
[11/26 01:02:17     59s] [NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[11/26 01:02:17     59s] [NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:02:17     59s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:02:17     59s] [NR-eGR]        Total        16( 0.08%)         2( 0.01%)   ( 0.09%) 
[11/26 01:02:17     59s] [NR-eGR] 
[11/26 01:02:17     59s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.06 sec, Curr Mem: 2824.09 MB )
[11/26 01:02:17     59s] (I)      total 2D Cap : 126890 = (52640 H, 74250 V)
[11/26 01:02:17     59s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[11/26 01:02:17     59s] (I)      ============= Track Assignment ============
[11/26 01:02:17     59s] (I)      Started Track Assignment (12T) ( Curr Mem: 2824.09 MB )
[11/26 01:02:17     59s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/26 01:02:17     59s] (I)      Run Multi-thread track assignment
[11/26 01:02:17     59s] (I)      Finished Track Assignment (12T) ( CPU: 0.05 sec, Real: 0.02 sec, Curr Mem: 2824.09 MB )
[11/26 01:02:17     59s] (I)      Started Export ( Curr Mem: 2824.09 MB )
[11/26 01:02:17     59s] [NR-eGR]                 Length (um)   Vias 
[11/26 01:02:17     59s] [NR-eGR] -----------------------------------
[11/26 01:02:17     59s] [NR-eGR]  MET1    (1H)             0   7548 
[11/26 01:02:17     59s] [NR-eGR]  MET2    (2V)         37223  12097 
[11/26 01:02:17     59s] [NR-eGR]  MET3    (3H)         43989    989 
[11/26 01:02:17     59s] [NR-eGR]  MET4    (4V)         11836     72 
[11/26 01:02:17     59s] [NR-eGR]  METTP   (5H)          1323      4 
[11/26 01:02:17     59s] [NR-eGR]  METTPL  (6V)             3      0 
[11/26 01:02:17     59s] [NR-eGR] -----------------------------------
[11/26 01:02:17     59s] [NR-eGR]          Total        94374  20710 
[11/26 01:02:17     59s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:02:17     59s] [NR-eGR] Total half perimeter of net bounding box: 68015um
[11/26 01:02:17     59s] [NR-eGR] Total length: 94374um, number of vias: 20710
[11/26 01:02:17     59s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:02:17     59s] [NR-eGR] Total eGR-routed clock nets wire length: 6917um, number of vias: 1954
[11/26 01:02:17     59s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:02:17     59s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2816.09 MB )
[11/26 01:02:17     59s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.12 sec, Curr Mem: 2816.09 MB )
[11/26 01:02:17     59s] (I)      ====================================== Runtime Summary =======================================
[11/26 01:02:17     59s] (I)       Step                                             %      Start     Finish      Real       CPU 
[11/26 01:02:17     59s] (I)      ----------------------------------------------------------------------------------------------
[11/26 01:02:17     59s] (I)       Early Global Route kernel                  100.00%  10.18 sec  10.30 sec  0.12 sec  0.19 sec 
[11/26 01:02:17     59s] (I)       +-Import and model                          15.23%  10.18 sec  10.20 sec  0.02 sec  0.02 sec 
[11/26 01:02:17     59s] (I)       | +-Create place DB                          6.16%  10.18 sec  10.19 sec  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)       | | +-Import place data                      6.09%  10.18 sec  10.19 sec  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)       | | | +-Read instances and placement         1.93%  10.18 sec  10.18 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | +-Read nets                            3.40%  10.18 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | +-Create route DB                          6.32%  10.19 sec  10.19 sec  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)       | | +-Import route data (12T)                6.03%  10.19 sec  10.19 sec  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)       | | | +-Read blockages ( Layer 2-6 )         1.40%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | | +-Read routing blockages             0.00%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | | +-Read instance blockages            0.43%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | | +-Read PG blockages                  0.37%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | | +-Read clock blockages               0.02%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | | +-Read other blockages               0.02%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | | +-Read halo blockages                0.02%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | | +-Read boundary cut boxes            0.00%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | +-Read blackboxes                      0.02%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | +-Read prerouted                       0.13%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | +-Read unlegalized nets                0.12%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | +-Read nets                            0.71%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | +-Set up via pillars                   0.01%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | +-Initialize 3D grid graph             0.04%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | +-Model blockage capacity              1.42%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | | +-Initialize 3D capacity             1.26%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | +-Read aux data                            0.24%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | +-Others data preparation                  0.19%  10.19 sec  10.19 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | +-Create route kernel                      1.81%  10.19 sec  10.20 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       +-Global Routing                            46.43%  10.20 sec  10.25 sec  0.06 sec  0.10 sec 
[11/26 01:02:17     59s] (I)       | +-Initialization                           0.53%  10.20 sec  10.20 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | +-Net group 1                             44.31%  10.20 sec  10.25 sec  0.05 sec  0.09 sec 
[11/26 01:02:17     59s] (I)       | | +-Generate topology (12T)                3.71%  10.20 sec  10.20 sec  0.00 sec  0.01 sec 
[11/26 01:02:17     59s] (I)       | | +-Phase 1a                              11.52%  10.20 sec  10.22 sec  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)       | | | +-Pattern routing (12T)               10.74%  10.20 sec  10.22 sec  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)       | | | +-Add via demand to 2D                 0.45%  10.22 sec  10.22 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | +-Phase 1b                               0.09%  10.22 sec  10.22 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | +-Phase 1c                               0.02%  10.22 sec  10.22 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | +-Phase 1d                               0.02%  10.22 sec  10.22 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | +-Phase 1e                               0.36%  10.22 sec  10.22 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | +-Route legalization                   0.21%  10.22 sec  10.22 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | | | +-Legalize Reach Aware Violations    0.14%  10.22 sec  10.22 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | | +-Phase 1l                              27.37%  10.22 sec  10.25 sec  0.03 sec  0.07 sec 
[11/26 01:02:17     59s] (I)       | | | +-Layer assignment (12T)              26.97%  10.22 sec  10.25 sec  0.03 sec  0.07 sec 
[11/26 01:02:17     59s] (I)       | +-Clean cong LA                            0.00%  10.25 sec  10.25 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       +-Export 3D cong map                         0.78%  10.25 sec  10.25 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | +-Export 2D cong map                       0.14%  10.25 sec  10.25 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       +-Extract Global 3D Wires                    0.44%  10.25 sec  10.25 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       +-Track Assignment (12T)                    16.36%  10.26 sec  10.27 sec  0.02 sec  0.05 sec 
[11/26 01:02:17     59s] (I)       | +-Initialization                           0.10%  10.26 sec  10.26 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | +-Track Assignment Kernel                 16.02%  10.26 sec  10.27 sec  0.02 sec  0.05 sec 
[11/26 01:02:17     59s] (I)       | +-Free Memory                              0.01%  10.27 sec  10.27 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       +-Export                                    15.49%  10.27 sec  10.29 sec  0.02 sec  0.02 sec 
[11/26 01:02:17     59s] (I)       | +-Export DB wires                          8.37%  10.27 sec  10.28 sec  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)       | | +-Export all nets (12T)                  4.60%  10.28 sec  10.28 sec  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)       | | +-Set wire vias (12T)                    3.16%  10.28 sec  10.28 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | +-Report wirelength                        4.44%  10.29 sec  10.29 sec  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)       | +-Update net boxes                         2.32%  10.29 sec  10.29 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       | +-Update timing                            0.00%  10.29 sec  10.29 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)       +-Postprocess design                         0.79%  10.29 sec  10.29 sec  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)      ====================== Summary by functions ======================
[11/26 01:02:17     59s] (I)       Lv  Step                                   %      Real       CPU 
[11/26 01:02:17     59s] (I)      ------------------------------------------------------------------
[11/26 01:02:17     59s] (I)        0  Early Global Route kernel        100.00%  0.12 sec  0.19 sec 
[11/26 01:02:17     59s] (I)        1  Global Routing                    46.43%  0.06 sec  0.10 sec 
[11/26 01:02:17     59s] (I)        1  Track Assignment (12T)            16.36%  0.02 sec  0.05 sec 
[11/26 01:02:17     59s] (I)        1  Export                            15.49%  0.02 sec  0.02 sec 
[11/26 01:02:17     59s] (I)        1  Import and model                  15.23%  0.02 sec  0.02 sec 
[11/26 01:02:17     59s] (I)        1  Postprocess design                 0.79%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        1  Export 3D cong map                 0.78%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        1  Extract Global 3D Wires            0.44%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        2  Net group 1                       44.31%  0.05 sec  0.09 sec 
[11/26 01:02:17     59s] (I)        2  Track Assignment Kernel           16.02%  0.02 sec  0.05 sec 
[11/26 01:02:17     59s] (I)        2  Export DB wires                    8.37%  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)        2  Create route DB                    6.32%  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)        2  Create place DB                    6.16%  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)        2  Report wirelength                  4.44%  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)        2  Update net boxes                   2.32%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        2  Create route kernel                1.81%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        2  Initialization                     0.63%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        2  Read aux data                      0.24%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        2  Others data preparation            0.19%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        2  Export 2D cong map                 0.14%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        3  Phase 1l                          27.37%  0.03 sec  0.07 sec 
[11/26 01:02:17     59s] (I)        3  Phase 1a                          11.52%  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)        3  Import place data                  6.09%  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)        3  Import route data (12T)            6.03%  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)        3  Export all nets (12T)              4.60%  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)        3  Generate topology (12T)            3.71%  0.00 sec  0.01 sec 
[11/26 01:02:17     59s] (I)        3  Set wire vias (12T)                3.16%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        3  Phase 1e                           0.36%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        3  Phase 1b                           0.09%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        3  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        3  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        4  Layer assignment (12T)            26.97%  0.03 sec  0.07 sec 
[11/26 01:02:17     59s] (I)        4  Pattern routing (12T)             10.74%  0.01 sec  0.01 sec 
[11/26 01:02:17     59s] (I)        4  Read nets                          4.11%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        4  Read instances and placement       1.93%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        4  Model blockage capacity            1.42%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        4  Read blockages ( Layer 2-6 )       1.40%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        4  Add via demand to 2D               0.45%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        4  Route legalization                 0.21%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        4  Read prerouted                     0.13%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        4  Read unlegalized nets              0.12%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        4  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        4  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        5  Initialize 3D capacity             1.26%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        5  Read instance blockages            0.43%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        5  Read PG blockages                  0.37%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        5  Legalize Reach Aware Violations    0.14%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        5  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        5  Read other blockages               0.02%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[11/26 01:02:17     59s] Extraction called for design 'I2CAndMemory' of instances=1844 and nets=1906 using extraction engine 'preRoute' .
[11/26 01:02:17     59s] PreRoute RC Extraction called for design I2CAndMemory.
[11/26 01:02:17     59s] RC Extraction called in multi-corner(3) mode.
[11/26 01:02:17     59s] RCMode: PreRoute
[11/26 01:02:17     59s]       RC Corner Indexes            0       1       2   
[11/26 01:02:17     59s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:02:17     59s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:02:17     59s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:02:17     59s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:02:17     59s] Shrink Factor                : 1.00000
[11/26 01:02:17     59s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 01:02:17     59s] Using capacitance table file ...
[11/26 01:02:17     59s] 
[11/26 01:02:17     59s] Trim Metal Layers:
[11/26 01:02:17     59s] LayerId::1 widthSet size::4
[11/26 01:02:17     59s] LayerId::2 widthSet size::4
[11/26 01:02:17     59s] LayerId::3 widthSet size::4
[11/26 01:02:17     59s] LayerId::4 widthSet size::4
[11/26 01:02:17     59s] LayerId::5 widthSet size::4
[11/26 01:02:17     59s] LayerId::6 widthSet size::2
[11/26 01:02:17     59s] Updating RC grid for preRoute extraction ...
[11/26 01:02:17     59s] eee: pegSigSF::1.070000
[11/26 01:02:17     59s] Initializing multi-corner capacitance tables ... 
[11/26 01:02:17     59s] Initializing multi-corner resistance tables ...
[11/26 01:02:17     59s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:02:17     59s] eee: l::2 avDens::0.220855 usedTrk::865.750112 availTrk::3920.000000 sigTrk::865.750112
[11/26 01:02:17     59s] eee: l::3 avDens::0.238943 usedTrk::1051.348413 availTrk::4400.000000 sigTrk::1051.348413
[11/26 01:02:17     59s] eee: l::4 avDens::0.067989 usedTrk::282.835713 availTrk::4160.000000 sigTrk::282.835713
[11/26 01:02:17     59s] eee: l::5 avDens::0.047939 usedTrk::70.949887 availTrk::1480.000000 sigTrk::70.949887
[11/26 01:02:17     59s] eee: l::6 avDens::0.268819 usedTrk::94.624420 availTrk::352.000000 sigTrk::94.624420
[11/26 01:02:17     59s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:02:17     59s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.312259 uaWl=1.000000 uaWlH=0.139469 aWlH=0.000000 lMod=0 pMax=0.830100 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:02:17     59s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2816.086M)
[11/26 01:02:17     59s] All LLGs are deleted
[11/26 01:02:17     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:17     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:17     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2816.1M, EPOCH TIME: 1764111737.713626
[11/26 01:02:17     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2816.1M, EPOCH TIME: 1764111737.714721
[11/26 01:02:17     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2816.1M, EPOCH TIME: 1764111737.715236
[11/26 01:02:17     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:17     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:17     59s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3008.1M, EPOCH TIME: 1764111737.720800
[11/26 01:02:17     59s] Max number of tech site patterns supported in site array is 256.
[11/26 01:02:17     59s] Core basic site is core_hd
[11/26 01:02:17     59s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3008.1M, EPOCH TIME: 1764111737.774629
[11/26 01:02:17     59s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:02:17     59s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:02:17     59s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.009, MEM:3008.1M, EPOCH TIME: 1764111737.784079
[11/26 01:02:17     59s] Fast DP-INIT is on for default
[11/26 01:02:17     59s] Atter site array init, number of instance map data is 0.
[11/26 01:02:17     59s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.069, MEM:3008.1M, EPOCH TIME: 1764111737.789771
[11/26 01:02:17     59s] 
[11/26 01:02:17     59s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:17     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.078, REAL:0.077, MEM:2816.1M, EPOCH TIME: 1764111737.791873
[11/26 01:02:17     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:17     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:17     59s] Starting delay calculation for Setup views
[11/26 01:02:17     59s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:02:17     59s] #################################################################################
[11/26 01:02:17     59s] # Design Stage: PreRoute
[11/26 01:02:17     59s] # Design Name: I2CAndMemory
[11/26 01:02:17     59s] # Design Mode: 180nm
[11/26 01:02:17     59s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:02:17     59s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:02:17     59s] # Signoff Settings: SI Off 
[11/26 01:02:17     59s] #################################################################################
[11/26 01:02:17     60s] Topological Sorting (REAL = 0:00:00.0, MEM = 2904.0M, InitMEM = 2903.0M)
[11/26 01:02:18     60s] Calculate delays in BcWc mode...
[11/26 01:02:18     60s] Calculate delays in BcWc mode...
[11/26 01:02:18     60s] Start delay calculation (fullDC) (12 T). (MEM=2905.02)
[11/26 01:02:18     60s] Start AAE Lib Loading. (MEM=2916.62)
[11/26 01:02:18     60s] End AAE Lib Loading. (MEM=2964.32 CPU=0:00:00.1 Real=0:00:00.0)
[11/26 01:02:18     60s] End AAE Lib Interpolated Model. (MEM=2964.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:18     61s] Total number of fetched objects 1905
[11/26 01:02:18     61s] Total number of fetched objects 1905
[11/26 01:02:18     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:18     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:18     61s] End delay calculation. (MEM=3744.89 CPU=0:00:00.9 REAL=0:00:00.0)
[11/26 01:02:18     61s] End delay calculation (fullDC). (MEM=3744.89 CPU=0:00:01.5 REAL=0:00:00.0)
[11/26 01:02:18     61s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 3744.9M) ***
[11/26 01:02:19     61s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:01:02 mem=3648.9M)
[11/26 01:02:19     62s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 27.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1588   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -5.736   |      1 (1)       |
|   max_tran     |     1 (661)      |  -25.746   |     1 (661)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3679.4M, EPOCH TIME: 1764111739.118166
[11/26 01:02:19     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:19     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.081, REAL:0.075, MEM:3680.9M, EPOCH TIME: 1764111739.192886
[11/26 01:02:19     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] Density: 74.884%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 2132.0M, totSessionCpu=0:01:02 **
[11/26 01:02:19     62s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.1/0:00:08.2 (1.1), totSession cpu/real = 0:01:02.1/0:01:04.9 (1.0), mem = 3215.9M
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s] =============================================================================================
[11/26 01:02:19     62s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.35-s114_1
[11/26 01:02:19     62s] =============================================================================================
[11/26 01:02:19     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:19     62s] ---------------------------------------------------------------------------------------------
[11/26 01:02:19     62s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:19     62s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.3 % )     0:00:01.5 /  0:00:02.4    1.6
[11/26 01:02:19     62s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.8
[11/26 01:02:19     62s] [ CellServerInit         ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:02:19     62s] [ LibAnalyzerInit        ]      2   0:00:05.9  (  72.0 % )     0:00:05.9 /  0:00:05.9    1.0
[11/26 01:02:19     62s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:19     62s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:19     62s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.2    1.6
[11/26 01:02:19     62s] [ ExtractRC              ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:02:19     62s] [ TimingUpdate           ]      1   0:00:00.3  (   3.1 % )     0:00:01.2 /  0:00:02.1    1.7
[11/26 01:02:19     62s] [ FullDelayCalc          ]      1   0:00:01.0  (  12.1 % )     0:00:01.0 /  0:00:01.7    1.8
[11/26 01:02:19     62s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[11/26 01:02:19     62s] [ MISC                   ]          0:00:00.5  (   6.1 % )     0:00:00.5 /  0:00:00.4    0.9
[11/26 01:02:19     62s] ---------------------------------------------------------------------------------------------
[11/26 01:02:19     62s]  InitOpt #1 TOTAL                   0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:09.1    1.1
[11/26 01:02:19     62s] ---------------------------------------------------------------------------------------------
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/26 01:02:19     62s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:02:19     62s] ### Creating PhyDesignMc. totSessionCpu=0:01:02 mem=3215.9M
[11/26 01:02:19     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:3215.9M, EPOCH TIME: 1764111739.206845
[11/26 01:02:19     62s] Processing tracks to init pin-track alignment.
[11/26 01:02:19     62s] z: 2, totalTracks: 1
[11/26 01:02:19     62s] z: 4, totalTracks: 1
[11/26 01:02:19     62s] z: 6, totalTracks: 1
[11/26 01:02:19     62s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:19     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3215.9M, EPOCH TIME: 1764111739.216806
[11/26 01:02:19     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:19     62s] OPERPROF:     Starting CMU at level 3, MEM:3375.9M, EPOCH TIME: 1764111739.285414
[11/26 01:02:19     62s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3375.9M, EPOCH TIME: 1764111739.286688
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:19     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.071, MEM:3215.9M, EPOCH TIME: 1764111739.287814
[11/26 01:02:19     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3215.9M, EPOCH TIME: 1764111739.287885
[11/26 01:02:19     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:3215.9M, EPOCH TIME: 1764111739.293039
[11/26 01:02:19     62s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3215.9MB).
[11/26 01:02:19     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.087, MEM:3215.9M, EPOCH TIME: 1764111739.293551
[11/26 01:02:19     62s] TotalInstCnt at PhyDesignMc Initialization: 1844
[11/26 01:02:19     62s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:02 mem=3215.9M
[11/26 01:02:19     62s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3215.9M, EPOCH TIME: 1764111739.296555
[11/26 01:02:19     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3207.9M, EPOCH TIME: 1764111739.305760
[11/26 01:02:19     62s] TotalInstCnt at PhyDesignMc Destruction: 1844
[11/26 01:02:19     62s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:02:19     62s] ### Creating PhyDesignMc. totSessionCpu=0:01:02 mem=3207.9M
[11/26 01:02:19     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:3207.9M, EPOCH TIME: 1764111739.306267
[11/26 01:02:19     62s] Processing tracks to init pin-track alignment.
[11/26 01:02:19     62s] z: 2, totalTracks: 1
[11/26 01:02:19     62s] z: 4, totalTracks: 1
[11/26 01:02:19     62s] z: 6, totalTracks: 1
[11/26 01:02:19     62s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:19     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3207.9M, EPOCH TIME: 1764111739.315845
[11/26 01:02:19     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:19     62s] OPERPROF:     Starting CMU at level 3, MEM:3375.9M, EPOCH TIME: 1764111739.386359
[11/26 01:02:19     62s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3375.9M, EPOCH TIME: 1764111739.387714
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:19     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.073, REAL:0.073, MEM:3215.9M, EPOCH TIME: 1764111739.388750
[11/26 01:02:19     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3215.9M, EPOCH TIME: 1764111739.388822
[11/26 01:02:19     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:3215.9M, EPOCH TIME: 1764111739.394108
[11/26 01:02:19     62s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3215.9MB).
[11/26 01:02:19     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.088, MEM:3215.9M, EPOCH TIME: 1764111739.394606
[11/26 01:02:19     62s] TotalInstCnt at PhyDesignMc Initialization: 1844
[11/26 01:02:19     62s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:02 mem=3215.9M
[11/26 01:02:19     62s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3215.9M, EPOCH TIME: 1764111739.397527
[11/26 01:02:19     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.009, MEM:3207.9M, EPOCH TIME: 1764111739.406879
[11/26 01:02:19     62s] TotalInstCnt at PhyDesignMc Destruction: 1844
[11/26 01:02:19     62s] *** Starting optimizing excluded clock nets MEM= 3207.9M) ***
[11/26 01:02:19     62s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3207.9M) ***
[11/26 01:02:19     62s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 12 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[11/26 01:02:19     62s] Begin: GigaOpt Route Type Constraints Refinement
[11/26 01:02:19     62s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:02.3/0:01:05.1 (1.0), mem = 3207.9M
[11/26 01:02:19     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.1
[11/26 01:02:19     62s] ### Creating RouteCongInterface, started
[11/26 01:02:19     62s] ### Creating TopoMgr, started
[11/26 01:02:19     62s] ### Creating TopoMgr, finished
[11/26 01:02:19     62s] #optDebug: Start CG creation (mem=3207.9M)
[11/26 01:02:19     62s]  ...initializing CG  maxDriveDist 2686.717000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 268.671000 
[11/26 01:02:19     62s] (cpu=0:00:00.1, mem=3318.8M)
[11/26 01:02:19     62s]  ...processing cgPrt (cpu=0:00:00.1, mem=3318.8M)
[11/26 01:02:19     62s]  ...processing cgEgp (cpu=0:00:00.1, mem=3318.8M)
[11/26 01:02:19     62s]  ...processing cgPbk (cpu=0:00:00.1, mem=3318.8M)
[11/26 01:02:19     62s]  ...processing cgNrb(cpu=0:00:00.1, mem=3318.8M)
[11/26 01:02:19     62s]  ...processing cgObs (cpu=0:00:00.1, mem=3318.8M)
[11/26 01:02:19     62s]  ...processing cgCon (cpu=0:00:00.1, mem=3318.8M)
[11/26 01:02:19     62s]  ...processing cgPdm (cpu=0:00:00.1, mem=3318.8M)
[11/26 01:02:19     62s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3318.8M)
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s] #optDebug: {0, 1.000}
[11/26 01:02:19     62s] ### Creating RouteCongInterface, finished
[11/26 01:02:19     62s] Updated routing constraints on 0 nets.
[11/26 01:02:19     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.1
[11/26 01:02:19     62s] Bottom Preferred Layer:
[11/26 01:02:19     62s]     None
[11/26 01:02:19     62s] Via Pillar Rule:
[11/26 01:02:19     62s]     None
[11/26 01:02:19     62s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:02.5/0:01:05.2 (1.0), mem = 3326.8M
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s] =============================================================================================
[11/26 01:02:19     62s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.35-s114_1
[11/26 01:02:19     62s] =============================================================================================
[11/26 01:02:19     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:19     62s] ---------------------------------------------------------------------------------------------
[11/26 01:02:19     62s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  84.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 01:02:19     62s] [ MISC                   ]          0:00:00.0  (  15.7 % )     0:00:00.0 /  0:00:00.0    1.6
[11/26 01:02:19     62s] ---------------------------------------------------------------------------------------------
[11/26 01:02:19     62s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:02:19     62s] ---------------------------------------------------------------------------------------------
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s] End: GigaOpt Route Type Constraints Refinement
[11/26 01:02:19     62s] The useful skew maximum allowed delay set by user is: 1
[11/26 01:02:19     62s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:02:19     62s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:19     62s] Deleting Lib Analyzer.
[11/26 01:02:19     62s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:02.7/0:01:05.4 (1.0), mem = 3535.2M
[11/26 01:02:19     62s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:02:19     62s] Info: 1 clock net  excluded from IPO operation.
[11/26 01:02:19     62s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=3535.2M
[11/26 01:02:19     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=3535.2M
[11/26 01:02:19     62s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 01:02:19     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.2
[11/26 01:02:19     62s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:02:19     62s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=3535.2M
[11/26 01:02:19     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:3535.2M, EPOCH TIME: 1764111739.729338
[11/26 01:02:19     62s] Processing tracks to init pin-track alignment.
[11/26 01:02:19     62s] z: 2, totalTracks: 1
[11/26 01:02:19     62s] z: 4, totalTracks: 1
[11/26 01:02:19     62s] z: 6, totalTracks: 1
[11/26 01:02:19     62s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:19     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3535.2M, EPOCH TIME: 1764111739.739588
[11/26 01:02:19     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:19     62s] OPERPROF:     Starting CMU at level 3, MEM:3696.7M, EPOCH TIME: 1764111739.808938
[11/26 01:02:19     62s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3696.7M, EPOCH TIME: 1764111739.810378
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:19     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.072, REAL:0.072, MEM:3536.7M, EPOCH TIME: 1764111739.811377
[11/26 01:02:19     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3536.7M, EPOCH TIME: 1764111739.811447
[11/26 01:02:19     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:3536.7M, EPOCH TIME: 1764111739.816621
[11/26 01:02:19     62s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3536.7MB).
[11/26 01:02:19     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.088, MEM:3536.7M, EPOCH TIME: 1764111739.817162
[11/26 01:02:19     62s] TotalInstCnt at PhyDesignMc Initialization: 1844
[11/26 01:02:19     62s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=3536.7M
[11/26 01:02:19     62s] 
[11/26 01:02:19     62s] Footprint cell information for calculating maxBufDist
[11/26 01:02:19     62s] *info: There are 8 candidate Buffer cells
[11/26 01:02:19     62s] *info: There are 8 candidate Inverter cells
[11/26 01:02:19     62s] 
[11/26 01:02:20     63s] #optDebug: Start CG creation (mem=3536.7M)
[11/26 01:02:20     63s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[11/26 01:02:20     63s] (cpu=0:00:00.1, mem=3536.7M)
[11/26 01:02:20     63s]  ...processing cgPrt (cpu=0:00:00.1, mem=3536.7M)
[11/26 01:02:20     63s]  ...processing cgEgp (cpu=0:00:00.1, mem=3536.7M)
[11/26 01:02:20     63s]  ...processing cgPbk (cpu=0:00:00.1, mem=3536.7M)
[11/26 01:02:20     63s]  ...processing cgNrb(cpu=0:00:00.1, mem=3536.7M)
[11/26 01:02:20     63s]  ...processing cgObs (cpu=0:00:00.1, mem=3536.7M)
[11/26 01:02:20     63s]  ...processing cgCon (cpu=0:00:00.1, mem=3536.7M)
[11/26 01:02:20     63s]  ...processing cgPdm (cpu=0:00:00.1, mem=3536.7M)
[11/26 01:02:20     63s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3536.7M)
[11/26 01:02:20     63s] ### Creating RouteCongInterface, started
[11/26 01:02:20     63s] 
[11/26 01:02:20     63s] Creating Lib Analyzer ...
[11/26 01:02:20     63s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:02:20     63s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:02:20     63s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:02:20     63s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:02:20     63s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:02:20     63s] 
[11/26 01:02:20     63s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:02:22     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=3536.7M
[11/26 01:02:22     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=3536.7M
[11/26 01:02:22     65s] Creating Lib Analyzer, finished. 
[11/26 01:02:22     65s] 
[11/26 01:02:22     65s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:02:22     65s] 
[11/26 01:02:22     65s] #optDebug: {0, 1.000}
[11/26 01:02:22     65s] ### Creating RouteCongInterface, finished
[11/26 01:02:22     65s] {MG  {5 0 73.6 0.754249} }
[11/26 01:02:23     66s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3862.9M, EPOCH TIME: 1764111743.136825
[11/26 01:02:23     66s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3862.9M, EPOCH TIME: 1764111743.136968
[11/26 01:02:23     66s] 
[11/26 01:02:23     66s] Netlist preparation processing... 
[11/26 01:02:23     66s] Removed 0 instance
[11/26 01:02:23     66s] *info: Marking 0 isolation instances dont touch
[11/26 01:02:23     66s] *info: Marking 0 level shifter instances dont touch
[11/26 01:02:23     66s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3778.2M, EPOCH TIME: 1764111743.162716
[11/26 01:02:23     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1844).
[11/26 01:02:23     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:23     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:23     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:23     66s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.011, MEM:3293.2M, EPOCH TIME: 1764111743.173797
[11/26 01:02:23     66s] TotalInstCnt at PhyDesignMc Destruction: 1844
[11/26 01:02:23     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.2
[11/26 01:02:23     66s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:01:06.2/0:01:08.9 (1.0), mem = 3293.2M
[11/26 01:02:23     66s] 
[11/26 01:02:23     66s] =============================================================================================
[11/26 01:02:23     66s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.35-s114_1
[11/26 01:02:23     66s] =============================================================================================
[11/26 01:02:23     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:23     66s] ---------------------------------------------------------------------------------------------
[11/26 01:02:23     66s] [ LibAnalyzerInit        ]      1   0:00:02.8  (  79.4 % )     0:00:02.8 /  0:00:02.8    1.0
[11/26 01:02:23     66s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:23     66s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 01:02:23     66s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:23     66s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:02.8 /  0:00:02.8    1.0
[11/26 01:02:23     66s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   9.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 01:02:23     66s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:23     66s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:23     66s] [ MISC                   ]          0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 01:02:23     66s] ---------------------------------------------------------------------------------------------
[11/26 01:02:23     66s]  SimplifyNetlist #1 TOTAL           0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[11/26 01:02:23     66s] ---------------------------------------------------------------------------------------------
[11/26 01:02:23     66s] 
[11/26 01:02:23     66s] Deleting Lib Analyzer.
[11/26 01:02:23     66s] Begin: GigaOpt high fanout net optimization
[11/26 01:02:23     66s] GigaOpt HFN: use maxLocalDensity 1.2
[11/26 01:02:23     66s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 12 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 01:02:23     66s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:06.2/0:01:08.9 (1.0), mem = 3286.7M
[11/26 01:02:23     66s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:02:23     66s] Info: 1 clock net  excluded from IPO operation.
[11/26 01:02:23     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.3
[11/26 01:02:23     66s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:02:23     66s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=3286.7M
[11/26 01:02:23     66s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/26 01:02:23     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:3286.7M, EPOCH TIME: 1764111743.219846
[11/26 01:02:23     66s] Processing tracks to init pin-track alignment.
[11/26 01:02:23     66s] z: 2, totalTracks: 1
[11/26 01:02:23     66s] z: 4, totalTracks: 1
[11/26 01:02:23     66s] z: 6, totalTracks: 1
[11/26 01:02:23     66s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:23     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3286.7M, EPOCH TIME: 1764111743.229754
[11/26 01:02:23     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:23     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:23     66s] 
[11/26 01:02:23     66s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:23     66s] OPERPROF:     Starting CMU at level 3, MEM:3446.7M, EPOCH TIME: 1764111743.299449
[11/26 01:02:23     66s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3446.7M, EPOCH TIME: 1764111743.300680
[11/26 01:02:23     66s] 
[11/26 01:02:23     66s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:23     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.072, REAL:0.072, MEM:3286.7M, EPOCH TIME: 1764111743.301771
[11/26 01:02:23     66s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3286.7M, EPOCH TIME: 1764111743.301844
[11/26 01:02:23     66s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:3286.7M, EPOCH TIME: 1764111743.307072
[11/26 01:02:23     66s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3286.7MB).
[11/26 01:02:23     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.088, MEM:3286.7M, EPOCH TIME: 1764111743.307543
[11/26 01:02:23     66s] TotalInstCnt at PhyDesignMc Initialization: 1844
[11/26 01:02:23     66s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=3286.7M
[11/26 01:02:23     66s] ### Creating RouteCongInterface, started
[11/26 01:02:23     66s] 
[11/26 01:02:23     66s] Creating Lib Analyzer ...
[11/26 01:02:23     66s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:02:23     66s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:02:23     66s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:02:23     66s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:02:23     66s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:02:23     66s] 
[11/26 01:02:23     66s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:02:26     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=3286.7M
[11/26 01:02:26     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=3286.7M
[11/26 01:02:26     69s] Creating Lib Analyzer, finished. 
[11/26 01:02:26     69s] 
[11/26 01:02:26     69s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.4917} {5, 0.027, 0.3422} {6, 0.027, 0.3422} 
[11/26 01:02:26     69s] 
[11/26 01:02:26     69s] #optDebug: {0, 1.000}
[11/26 01:02:26     69s] ### Creating RouteCongInterface, finished
[11/26 01:02:26     69s] {MG  {5 0 73.6 0.754249} }
[11/26 01:02:26     69s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:02:26     69s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:02:26     69s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:02:26     69s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 01:02:26     69s] [GPS-DRV] maxDensity (design): 0.95
[11/26 01:02:26     69s] [GPS-DRV] maxLocalDensity: 1.2
[11/26 01:02:26     69s] [GPS-DRV] All active and enabled setup views
[11/26 01:02:26     69s] [GPS-DRV]     PVT_1_80_V_WC_VIEW
[11/26 01:02:26     69s] [GPS-DRV]     PVT_1_80_V_TYP_VIEW
[11/26 01:02:26     69s] [GPS-DRV] maxTran off
[11/26 01:02:26     69s] [GPS-DRV] maxCap off
[11/26 01:02:26     69s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 01:02:26     69s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/26 01:02:26     69s] [GPS-DRV] timing-driven DRV settings
[11/26 01:02:26     69s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/26 01:02:26     69s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3842.9M, EPOCH TIME: 1764111746.275962
[11/26 01:02:26     69s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3842.9M, EPOCH TIME: 1764111746.276077
[11/26 01:02:26     69s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:02:26     69s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:26     69s] +---------+---------+--------+--------+------------+--------+
[11/26 01:02:26     69s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 01:02:26     69s] +---------+---------+--------+--------+------------+--------+
[11/26 01:02:26     69s] |   74.88%|        -|   0.000|   0.000|   0:00:00.0| 3842.9M|
[11/26 01:02:26     69s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:02:26     69s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:02:26     69s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:02:26     69s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:26     69s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:02:26     69s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:02:26     69s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:02:26     69s] |   75.32%|       12|   0.000|   0.000|   0:00:00.0| 4185.1M|
[11/26 01:02:26     69s] +---------+---------+--------+--------+------------+--------+
[11/26 01:02:26     69s] 
[11/26 01:02:26     69s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=4185.1M) ***
[11/26 01:02:26     69s] Bottom Preferred Layer:
[11/26 01:02:26     69s]     None
[11/26 01:02:26     69s] Via Pillar Rule:
[11/26 01:02:26     69s]     None
[11/26 01:02:26     69s] Total-nets :: 1916, Stn-nets :: 13, ratio :: 0.678497 %, Total-len 94426.4, Stn-len 6605.63
[11/26 01:02:26     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3876.5M, EPOCH TIME: 1764111746.586640
[11/26 01:02:26     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1856).
[11/26 01:02:26     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:26     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:26     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:26     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.011, MEM:3348.5M, EPOCH TIME: 1764111746.598094
[11/26 01:02:26     70s] TotalInstCnt at PhyDesignMc Destruction: 1856
[11/26 01:02:26     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.3
[11/26 01:02:26     70s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.8/0:00:03.4 (1.1), totSession cpu/real = 0:01:10.0/0:01:12.3 (1.0), mem = 3348.5M
[11/26 01:02:26     70s] 
[11/26 01:02:26     70s] =============================================================================================
[11/26 01:02:26     70s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.35-s114_1
[11/26 01:02:26     70s] =============================================================================================
[11/26 01:02:26     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:26     70s] ---------------------------------------------------------------------------------------------
[11/26 01:02:26     70s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.5
[11/26 01:02:26     70s] [ LibAnalyzerInit        ]      1   0:00:02.7  (  80.7 % )     0:00:02.7 /  0:00:02.7    1.0
[11/26 01:02:26     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:26     70s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:02:26     70s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:26     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:02.8 /  0:00:02.8    1.0
[11/26 01:02:26     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:26     70s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.6    2.3
[11/26 01:02:26     70s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.6    2.2
[11/26 01:02:26     70s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:26     70s] [ OptEval                ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[11/26 01:02:26     70s] [ OptCommit              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 01:02:26     70s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.4    2.9
[11/26 01:02:26     70s] [ IncrDelayCalc          ]      6   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.3    3.1
[11/26 01:02:26     70s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    3.1
[11/26 01:02:26     70s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    2.6
[11/26 01:02:26     70s] [ MISC                   ]          0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.3    1.2
[11/26 01:02:26     70s] ---------------------------------------------------------------------------------------------
[11/26 01:02:26     70s]  DrvOpt #1 TOTAL                    0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.8    1.1
[11/26 01:02:26     70s] ---------------------------------------------------------------------------------------------
[11/26 01:02:26     70s] 
[11/26 01:02:26     70s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/26 01:02:26     70s] End: GigaOpt high fanout net optimization
[11/26 01:02:26     70s] Begin: GigaOpt DRV Optimization
[11/26 01:02:26     70s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 12 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 01:02:26     70s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:10.0/0:01:12.3 (1.0), mem = 3348.5M
[11/26 01:02:26     70s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:02:26     70s] Info: 1 clock net  excluded from IPO operation.
[11/26 01:02:26     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.4
[11/26 01:02:26     70s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:02:26     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=3348.5M
[11/26 01:02:26     70s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/26 01:02:26     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:3348.5M, EPOCH TIME: 1764111746.605422
[11/26 01:02:26     70s] Processing tracks to init pin-track alignment.
[11/26 01:02:26     70s] z: 2, totalTracks: 1
[11/26 01:02:26     70s] z: 4, totalTracks: 1
[11/26 01:02:26     70s] z: 6, totalTracks: 1
[11/26 01:02:26     70s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:26     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3348.5M, EPOCH TIME: 1764111746.615450
[11/26 01:02:26     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:26     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:26     70s] 
[11/26 01:02:26     70s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:26     70s] OPERPROF:     Starting CMU at level 3, MEM:3502.0M, EPOCH TIME: 1764111746.687597
[11/26 01:02:26     70s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3502.0M, EPOCH TIME: 1764111746.688965
[11/26 01:02:26     70s] 
[11/26 01:02:26     70s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:26     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.075, REAL:0.075, MEM:3342.0M, EPOCH TIME: 1764111746.690034
[11/26 01:02:26     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3342.0M, EPOCH TIME: 1764111746.690107
[11/26 01:02:26     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:3342.0M, EPOCH TIME: 1764111746.695436
[11/26 01:02:26     70s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3342.0MB).
[11/26 01:02:26     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.091, MEM:3342.0M, EPOCH TIME: 1764111746.695936
[11/26 01:02:26     70s] TotalInstCnt at PhyDesignMc Initialization: 1856
[11/26 01:02:26     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=3342.0M
[11/26 01:02:26     70s] ### Creating RouteCongInterface, started
[11/26 01:02:26     70s] 
[11/26 01:02:26     70s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.4917} {5, 0.027, 0.3422} {6, 0.027, 0.3422} 
[11/26 01:02:26     70s] 
[11/26 01:02:26     70s] #optDebug: {0, 1.000}
[11/26 01:02:26     70s] ### Creating RouteCongInterface, finished
[11/26 01:02:26     70s] {MG  {5 0 73.6 0.754249} }
[11/26 01:02:26     70s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 01:02:26     70s] [GPS-DRV] maxDensity (design): 0.95
[11/26 01:02:26     70s] [GPS-DRV] maxLocalDensity: 1.2
[11/26 01:02:26     70s] [GPS-DRV] All active and enabled setup views
[11/26 01:02:26     70s] [GPS-DRV]     PVT_1_80_V_WC_VIEW
[11/26 01:02:26     70s] [GPS-DRV]     PVT_1_80_V_TYP_VIEW
[11/26 01:02:26     70s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 01:02:26     70s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 01:02:26     70s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 01:02:26     70s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/26 01:02:26     70s] [GPS-DRV] timing-driven DRV settings
[11/26 01:02:26     70s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/26 01:02:26     70s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3897.2M, EPOCH TIME: 1764111746.917526
[11/26 01:02:26     70s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3897.2M, EPOCH TIME: 1764111746.917638
[11/26 01:02:26     70s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:02:26     70s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:26     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:02:26     70s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/26 01:02:26     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:02:26     70s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 01:02:26     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:02:26     70s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:02:26     70s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:02:26     70s] Info: violation cost 0.010318 (cap = 0.010318, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:02:26     70s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    44.69|     0.00|       0|       0|       0| 75.32%|          |         |
[11/26 01:02:27     70s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:27     70s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:02:27     70s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:02:27     70s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:02:27     70s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    44.79|     0.00|       0|       0|       1| 75.32%| 0:00:01.0|  4193.3M|
[11/26 01:02:27     70s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:02:27     70s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:02:27     70s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:02:27     70s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    44.79|     0.00|       0|       0|       0| 75.32%| 0:00:00.0|  4193.3M|
[11/26 01:02:27     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:02:27     70s] Bottom Preferred Layer:
[11/26 01:02:27     70s]     None
[11/26 01:02:27     70s] Via Pillar Rule:
[11/26 01:02:27     70s]     None
[11/26 01:02:27     70s] 
[11/26 01:02:27     70s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=4193.3M) ***
[11/26 01:02:27     70s] 
[11/26 01:02:27     70s] Total-nets :: 1916, Stn-nets :: 13, ratio :: 0.678497 %, Total-len 94426.4, Stn-len 6605.63
[11/26 01:02:27     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3884.7M, EPOCH TIME: 1764111747.075228
[11/26 01:02:27     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1856).
[11/26 01:02:27     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:27     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:27     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:27     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.011, MEM:3372.7M, EPOCH TIME: 1764111747.086523
[11/26 01:02:27     70s] TotalInstCnt at PhyDesignMc Destruction: 1856
[11/26 01:02:27     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.4
[11/26 01:02:27     70s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.5 (1.3), totSession cpu/real = 0:01:10.7/0:01:12.8 (1.0), mem = 3372.7M
[11/26 01:02:27     70s] 
[11/26 01:02:27     70s] =============================================================================================
[11/26 01:02:27     70s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.35-s114_1
[11/26 01:02:27     70s] =============================================================================================
[11/26 01:02:27     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:27     70s] ---------------------------------------------------------------------------------------------
[11/26 01:02:27     70s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 01:02:27     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:27     70s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  22.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:02:27     70s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:27     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 01:02:27     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:27     70s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.9
[11/26 01:02:27     70s] [ OptSingleIteration     ]      1   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.2    2.1
[11/26 01:02:27     70s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:27     70s] [ OptEval                ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:27     70s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:27     70s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    2.1
[11/26 01:02:27     70s] [ IncrDelayCalc          ]      6   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.1    2.2
[11/26 01:02:27     70s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    2.2
[11/26 01:02:27     70s] [ DrvComputeSummary      ]      3   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 01:02:27     70s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   6.3 % )     0:00:00.0 /  0:00:00.1    2.6
[11/26 01:02:27     70s] [ MISC                   ]          0:00:00.2  (  45.5 % )     0:00:00.2 /  0:00:00.3    1.2
[11/26 01:02:27     70s] ---------------------------------------------------------------------------------------------
[11/26 01:02:27     70s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.3
[11/26 01:02:27     70s] ---------------------------------------------------------------------------------------------
[11/26 01:02:27     70s] 
[11/26 01:02:27     70s] End: GigaOpt DRV Optimization
[11/26 01:02:27     70s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/26 01:02:27     70s] **optDesign ... cpu = 0:00:18, real = 0:00:16, mem = 2314.7M, totSessionCpu=0:01:11 **
[11/26 01:02:27     70s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:02:27     70s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:27     70s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:02:27     70s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:27     70s] 
[11/26 01:02:27     70s] Active setup views:
[11/26 01:02:27     70s]  PVT_1_80_V_WC_VIEW
[11/26 01:02:27     70s]   Dominating endpoints: 0
[11/26 01:02:27     70s]   Dominating TNS: -0.000
[11/26 01:02:27     70s] 
[11/26 01:02:27     70s]  PVT_1_80_V_TYP_VIEW
[11/26 01:02:27     70s]   Dominating endpoints: 0
[11/26 01:02:27     70s]   Dominating TNS: -0.000
[11/26 01:02:27     70s] 
[11/26 01:02:27     70s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:02:27     70s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:27     71s] Deleting Lib Analyzer.
[11/26 01:02:27     71s] 
[11/26 01:02:27     71s] Optimization is working on the following views:
[11/26 01:02:27     71s]   Setup views: PVT_1_80_V_WC_VIEW 
[11/26 01:02:27     71s]   Hold  views: PVT_1_80_V_BC_VIEW 
[11/26 01:02:27     71s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 01:02:27     71s] Begin: GigaOpt Global Optimization
[11/26 01:02:27     71s] *info: use new DP (enabled)
[11/26 01:02:27     71s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 12 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/26 01:02:27     71s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:02:27     71s] Info: 1 clock net  excluded from IPO operation.
[11/26 01:02:27     71s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:11.1/0:01:13.1 (1.0), mem = 3582.2M
[11/26 01:02:27     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.5
[11/26 01:02:27     71s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:02:27     71s] ### Creating PhyDesignMc. totSessionCpu=0:01:11 mem=3582.2M
[11/26 01:02:27     71s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/26 01:02:27     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:3582.2M, EPOCH TIME: 1764111747.347594
[11/26 01:02:27     71s] Processing tracks to init pin-track alignment.
[11/26 01:02:27     71s] z: 2, totalTracks: 1
[11/26 01:02:27     71s] z: 4, totalTracks: 1
[11/26 01:02:27     71s] z: 6, totalTracks: 1
[11/26 01:02:27     71s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:27     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3582.2M, EPOCH TIME: 1764111747.357849
[11/26 01:02:27     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:27     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:27     71s] 
[11/26 01:02:27     71s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:27     71s] OPERPROF:     Starting CMU at level 3, MEM:3774.2M, EPOCH TIME: 1764111747.428662
[11/26 01:02:27     71s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3774.2M, EPOCH TIME: 1764111747.429995
[11/26 01:02:27     71s] 
[11/26 01:02:27     71s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:27     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.074, REAL:0.073, MEM:3614.2M, EPOCH TIME: 1764111747.431216
[11/26 01:02:27     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3614.2M, EPOCH TIME: 1764111747.431290
[11/26 01:02:27     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:3614.2M, EPOCH TIME: 1764111747.436674
[11/26 01:02:27     71s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3614.2MB).
[11/26 01:02:27     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.090, MEM:3614.2M, EPOCH TIME: 1764111747.437208
[11/26 01:02:27     71s] TotalInstCnt at PhyDesignMc Initialization: 1856
[11/26 01:02:27     71s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=3614.2M
[11/26 01:02:27     71s] ### Creating RouteCongInterface, started
[11/26 01:02:27     71s] 
[11/26 01:02:27     71s] Creating Lib Analyzer ...
[11/26 01:02:27     71s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:02:27     71s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:02:27     71s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:02:27     71s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:02:27     71s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:02:27     71s] 
[11/26 01:02:27     71s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:02:29     73s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:13 mem=3614.2M
[11/26 01:02:29     73s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:13 mem=3614.2M
[11/26 01:02:29     73s] Creating Lib Analyzer, finished. 
[11/26 01:02:29     73s] 
[11/26 01:02:29     73s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:02:29     73s] 
[11/26 01:02:29     73s] #optDebug: {0, 1.000}
[11/26 01:02:29     73s] ### Creating RouteCongInterface, finished
[11/26 01:02:29     73s] {MG  {5 0 73.6 0.754249} }
[11/26 01:02:29     73s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:02:29     73s] *info: 1 clock net excluded
[11/26 01:02:29     73s] *info: 1 multi-driver net excluded.
[11/26 01:02:30     73s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4016.8M, EPOCH TIME: 1764111750.171506
[11/26 01:02:30     73s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4016.8M, EPOCH TIME: 1764111750.171637
[11/26 01:02:30     73s] Info: Begin MT loop @oiCellDelayCachingJob with 12 threads.
[11/26 01:02:30     74s] Info: End MT loop @oiCellDelayCachingJob.
[11/26 01:02:30     74s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:02:30     74s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:30     74s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/26 01:02:30     74s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
[11/26 01:02:30     74s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|            End Point             |
[11/26 01:02:30     74s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
[11/26 01:02:30     74s] |   0.000|   0.000|   75.32%|   0:00:00.0| 4016.8M| PVT_1_80_V_WC_VIEW|       NA| NA                               |
[11/26 01:02:30     74s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
[11/26 01:02:30     74s] 
[11/26 01:02:30     74s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4016.8M) ***
[11/26 01:02:30     74s] 
[11/26 01:02:30     74s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4016.8M) ***
[11/26 01:02:30     74s] Bottom Preferred Layer:
[11/26 01:02:30     74s]     None
[11/26 01:02:30     74s] Via Pillar Rule:
[11/26 01:02:30     74s]     None
[11/26 01:02:30     74s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/26 01:02:30     74s] Total-nets :: 1916, Stn-nets :: 13, ratio :: 0.678497 %, Total-len 94426.4, Stn-len 6605.63
[11/26 01:02:30     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3708.1M, EPOCH TIME: 1764111750.340218
[11/26 01:02:30     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1856).
[11/26 01:02:30     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:30     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:30     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:30     74s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.013, MEM:3411.1M, EPOCH TIME: 1764111750.353368
[11/26 01:02:30     74s] TotalInstCnt at PhyDesignMc Destruction: 1856
[11/26 01:02:30     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.5
[11/26 01:02:30     74s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:03.0 (1.1), totSession cpu/real = 0:01:14.3/0:01:16.1 (1.0), mem = 3411.1M
[11/26 01:02:30     74s] 
[11/26 01:02:30     74s] =============================================================================================
[11/26 01:02:30     74s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.35-s114_1
[11/26 01:02:30     74s] =============================================================================================
[11/26 01:02:30     74s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:30     74s] ---------------------------------------------------------------------------------------------
[11/26 01:02:30     74s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 01:02:30     74s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  72.1 % )     0:00:02.2 /  0:00:02.2    1.0
[11/26 01:02:30     74s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:30     74s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:02:30     74s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:30     74s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:02.2 /  0:00:02.2    1.0
[11/26 01:02:30     74s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:30     74s] [ TransformInit          ]      1   0:00:00.5  (  17.3 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 01:02:30     74s] [ MISC                   ]          0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.3    2.3
[11/26 01:02:30     74s] ---------------------------------------------------------------------------------------------
[11/26 01:02:30     74s]  GlobalOpt #1 TOTAL                 0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.2    1.1
[11/26 01:02:30     74s] ---------------------------------------------------------------------------------------------
[11/26 01:02:30     74s] 
[11/26 01:02:30     74s] End: GigaOpt Global Optimization
[11/26 01:02:30     74s] *** Timing Is met
[11/26 01:02:30     74s] *** Check timing (0:00:00.0)
[11/26 01:02:30     74s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 01:02:30     74s] Deleting Lib Analyzer.
[11/26 01:02:30     74s] GigaOpt Checkpoint: Internal reclaim -numThreads 12 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/26 01:02:30     74s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:02:30     74s] Info: 1 clock net  excluded from IPO operation.
[11/26 01:02:30     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=3411.1M
[11/26 01:02:30     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=3411.1M
[11/26 01:02:30     74s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 01:02:30     74s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:02:30     74s] ### Creating PhyDesignMc. totSessionCpu=0:01:14 mem=3935.8M
[11/26 01:02:30     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:3935.8M, EPOCH TIME: 1764111750.383970
[11/26 01:02:30     74s] Processing tracks to init pin-track alignment.
[11/26 01:02:30     74s] z: 2, totalTracks: 1
[11/26 01:02:30     74s] z: 4, totalTracks: 1
[11/26 01:02:30     74s] z: 6, totalTracks: 1
[11/26 01:02:30     74s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:30     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3935.8M, EPOCH TIME: 1764111750.394094
[11/26 01:02:30     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:30     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:30     74s] 
[11/26 01:02:30     74s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:30     74s] OPERPROF:     Starting CMU at level 3, MEM:4119.8M, EPOCH TIME: 1764111750.462627
[11/26 01:02:30     74s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4119.8M, EPOCH TIME: 1764111750.464011
[11/26 01:02:30     74s] 
[11/26 01:02:30     74s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:30     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.071, MEM:3959.8M, EPOCH TIME: 1764111750.465004
[11/26 01:02:30     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3959.8M, EPOCH TIME: 1764111750.465079
[11/26 01:02:30     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:3959.8M, EPOCH TIME: 1764111750.469807
[11/26 01:02:30     74s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3959.8MB).
[11/26 01:02:30     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.086, MEM:3959.8M, EPOCH TIME: 1764111750.470353
[11/26 01:02:30     74s] TotalInstCnt at PhyDesignMc Initialization: 1856
[11/26 01:02:30     74s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=3959.8M
[11/26 01:02:30     74s] Begin: Area Reclaim Optimization
[11/26 01:02:30     74s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:14.5/0:01:16.2 (1.0), mem = 3959.8M
[11/26 01:02:30     74s] 
[11/26 01:02:30     74s] Creating Lib Analyzer ...
[11/26 01:02:30     74s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:02:30     74s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:02:30     74s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:02:30     74s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:02:30     74s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:02:30     74s] 
[11/26 01:02:30     74s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:02:32     76s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:17 mem=3961.8M
[11/26 01:02:32     76s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:17 mem=3961.8M
[11/26 01:02:32     76s] Creating Lib Analyzer, finished. 
[11/26 01:02:32     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.6
[11/26 01:02:32     76s] ### Creating RouteCongInterface, started
[11/26 01:02:32     76s] 
[11/26 01:02:32     76s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:02:32     76s] 
[11/26 01:02:32     76s] #optDebug: {0, 1.000}
[11/26 01:02:32     76s] ### Creating RouteCongInterface, finished
[11/26 01:02:32     76s] {MG  {5 0 73.6 0.754249} }
[11/26 01:02:32     76s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3961.8M, EPOCH TIME: 1764111752.920808
[11/26 01:02:32     76s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3961.8M, EPOCH TIME: 1764111752.920963
[11/26 01:02:32     76s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:02:32     76s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:32     76s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.32
[11/26 01:02:32     76s] +---------+---------+--------+--------+------------+--------+
[11/26 01:02:32     76s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 01:02:32     76s] +---------+---------+--------+--------+------------+--------+
[11/26 01:02:32     76s] |   75.32%|        -|   0.000|   0.000|   0:00:00.0| 3961.8M|
[11/26 01:02:32     77s] |   75.32%|        0|   0.000|   0.000|   0:00:00.0| 3963.8M|
[11/26 01:02:32     77s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:02:32     77s] |   75.32%|        0|   0.000|   0.000|   0:00:00.0| 3963.8M|
[11/26 01:02:33     77s] |   75.32%|        0|   0.000|   0.000|   0:00:01.0| 3963.8M|
[11/26 01:02:33     77s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:33     77s] |   75.07%|       12|   0.000|   0.000|   0:00:00.0| 4267.0M|
[11/26 01:02:33     77s] |   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4267.0M|
[11/26 01:02:33     77s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:02:33     77s] |   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4267.0M|
[11/26 01:02:33     77s] +---------+---------+--------+--------+------------+--------+
[11/26 01:02:33     77s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.07
[11/26 01:02:33     77s] 
[11/26 01:02:33     77s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 12 **
[11/26 01:02:33     77s] --------------------------------------------------------------
[11/26 01:02:33     77s] |                                   | Total     | Sequential |
[11/26 01:02:33     77s] --------------------------------------------------------------
[11/26 01:02:33     77s] | Num insts resized                 |      12  |       0    |
[11/26 01:02:33     77s] | Num insts undone                  |       0  |       0    |
[11/26 01:02:33     77s] | Num insts Downsized               |      12  |       0    |
[11/26 01:02:33     77s] | Num insts Samesized               |       0  |       0    |
[11/26 01:02:33     77s] | Num insts Upsized                 |       0  |       0    |
[11/26 01:02:33     77s] | Num multiple commits+uncommits    |       0  |       -    |
[11/26 01:02:33     77s] --------------------------------------------------------------
[11/26 01:02:33     77s] Bottom Preferred Layer:
[11/26 01:02:33     77s]     None
[11/26 01:02:33     77s] Via Pillar Rule:
[11/26 01:02:33     77s]     None
[11/26 01:02:33     77s] 
[11/26 01:02:33     77s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 01:02:33     77s] End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
[11/26 01:02:33     77s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.6
[11/26 01:02:33     77s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.0/0:00:02.7 (1.1), totSession cpu/real = 0:01:17.5/0:01:18.9 (1.0), mem = 4267.0M
[11/26 01:02:33     77s] 
[11/26 01:02:33     77s] =============================================================================================
[11/26 01:02:33     77s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.35-s114_1
[11/26 01:02:33     77s] =============================================================================================
[11/26 01:02:33     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:33     77s] ---------------------------------------------------------------------------------------------
[11/26 01:02:33     77s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 01:02:33     77s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  83.5 % )     0:00:02.3 /  0:00:02.3    1.0
[11/26 01:02:33     77s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:33     77s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:33     77s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.7
[11/26 01:02:33     77s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:33     77s] [ OptimizationStep       ]      1   0:00:00.0  (   1.5 % )     0:00:00.2 /  0:00:00.5    2.2
[11/26 01:02:33     77s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.1 % )     0:00:00.2 /  0:00:00.5    2.5
[11/26 01:02:33     77s] [ OptGetWeight           ]     80   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:33     77s] [ OptEval                ]     80   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    2.7
[11/26 01:02:33     77s] [ OptCommit              ]     80   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:33     77s] [ PostCommitDelayUpdate  ]     80   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.2    2.6
[11/26 01:02:33     77s] [ IncrDelayCalc          ]      6   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.2    3.1
[11/26 01:02:33     77s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    2.8
[11/26 01:02:33     77s] [ MISC                   ]          0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    1.1
[11/26 01:02:33     77s] ---------------------------------------------------------------------------------------------
[11/26 01:02:33     77s]  AreaOpt #1 TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:03.0    1.1
[11/26 01:02:33     77s] ---------------------------------------------------------------------------------------------
[11/26 01:02:33     77s] 
[11/26 01:02:33     77s] Executing incremental physical updates
[11/26 01:02:33     77s] Executing incremental physical updates
[11/26 01:02:33     77s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3958.4M, EPOCH TIME: 1764111753.187406
[11/26 01:02:33     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1856).
[11/26 01:02:33     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:33     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:33     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:33     77s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.012, MEM:3430.4M, EPOCH TIME: 1764111753.199100
[11/26 01:02:33     77s] TotalInstCnt at PhyDesignMc Destruction: 1856
[11/26 01:02:33     77s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3430.38M, totSessionCpu=0:01:18).
[11/26 01:02:33     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3430.4M, EPOCH TIME: 1764111753.243320
[11/26 01:02:33     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:33     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:33     77s] 
[11/26 01:02:33     77s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:33     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.072, REAL:0.071, MEM:3423.9M, EPOCH TIME: 1764111753.314391
[11/26 01:02:33     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:33     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:33     77s] **INFO: Flow update: Design is easy to close.
[11/26 01:02:33     77s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:17.7/0:01:19.0 (1.0), mem = 3423.9M
[11/26 01:02:33     77s] 
[11/26 01:02:33     77s] *** Start incrementalPlace ***
[11/26 01:02:33     77s] User Input Parameters:
[11/26 01:02:33     77s] - Congestion Driven    : On
[11/26 01:02:33     77s] - Timing Driven        : On
[11/26 01:02:33     77s] - Area-Violation Based : On
[11/26 01:02:33     77s] - Start Rollback Level : -5
[11/26 01:02:33     77s] - Legalized            : On
[11/26 01:02:33     77s] - Window Based         : Off
[11/26 01:02:33     77s] - eDen incr mode       : Off
[11/26 01:02:33     77s] - Small incr mode      : Off
[11/26 01:02:33     77s] 
[11/26 01:02:33     77s] no activity file in design. spp won't run.
[11/26 01:02:33     77s] Effort level <high> specified for reg2reg path_group
[11/26 01:02:33     77s] SKP will enable view:
[11/26 01:02:33     77s]   PVT_1_80_V_WC_VIEW
[11/26 01:02:33     77s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3426.9M, EPOCH TIME: 1764111753.434149
[11/26 01:02:33     77s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:3426.9M, EPOCH TIME: 1764111753.437927
[11/26 01:02:33     77s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3426.9M, EPOCH TIME: 1764111753.438063
[11/26 01:02:33     77s] Starting Early Global Route congestion estimation: mem = 3426.9M
[11/26 01:02:33     77s] (I)      ==================== Layers =====================
[11/26 01:02:33     77s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:33     77s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:02:33     77s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:33     77s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:02:33     77s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:02:33     77s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:02:33     77s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:02:33     77s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:02:33     77s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:02:33     77s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:02:33     77s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:02:33     77s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:02:33     77s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:02:33     77s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:02:33     77s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:33     77s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:02:33     77s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:02:33     77s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:02:33     77s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:02:33     77s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:02:33     77s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:02:33     77s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:02:33     77s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:33     77s] (I)      Started Import and model ( Curr Mem: 3426.87 MB )
[11/26 01:02:33     77s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:33     77s] (I)      == Non-default Options ==
[11/26 01:02:33     77s] (I)      Maximum routing layer                              : 6
[11/26 01:02:33     77s] (I)      Number of threads                                  : 12
[11/26 01:02:33     77s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 01:02:33     77s] (I)      Method to set GCell size                           : row
[11/26 01:02:33     77s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:02:33     77s] (I)      Use row-based GCell size
[11/26 01:02:33     77s] (I)      Use row-based GCell align
[11/26 01:02:33     77s] (I)      layer 0 area = 202000
[11/26 01:02:33     77s] (I)      layer 1 area = 202000
[11/26 01:02:33     77s] (I)      layer 2 area = 202000
[11/26 01:02:33     77s] (I)      layer 3 area = 202000
[11/26 01:02:33     77s] (I)      layer 4 area = 562000
[11/26 01:02:33     77s] (I)      layer 5 area = 10000000
[11/26 01:02:33     77s] (I)      GCell unit size   : 4480
[11/26 01:02:33     77s] (I)      GCell multiplier  : 1
[11/26 01:02:33     77s] (I)      GCell row height  : 4480
[11/26 01:02:33     77s] (I)      Actual row height : 4480
[11/26 01:02:33     77s] (I)      GCell align ref   : 15120 15120
[11/26 01:02:33     77s] [NR-eGR] Track table information for default rule: 
[11/26 01:02:33     77s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:02:33     77s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:02:33     77s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:02:33     77s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:02:33     77s] [NR-eGR] METTP has single uniform track structure
[11/26 01:02:33     77s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:02:33     77s] (I)      ================= Default via ==================
[11/26 01:02:33     77s] (I)      +---+--------------------+---------------------+
[11/26 01:02:33     77s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:02:33     77s] (I)      +---+--------------------+---------------------+
[11/26 01:02:33     77s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:02:33     77s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:02:33     77s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:02:33     77s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:02:33     77s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:02:33     77s] (I)      +---+--------------------+---------------------+
[11/26 01:02:33     77s] [NR-eGR] Read 2709 PG shapes
[11/26 01:02:33     77s] [NR-eGR] Read 0 clock shapes
[11/26 01:02:33     77s] [NR-eGR] Read 0 other shapes
[11/26 01:02:33     77s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:02:33     77s] [NR-eGR] #Instance Blockages : 0
[11/26 01:02:33     77s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:02:33     77s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:02:33     77s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:02:33     77s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:02:33     77s] [NR-eGR] #Other Blockages    : 0
[11/26 01:02:33     77s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:02:33     77s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:02:33     77s] [NR-eGR] Read 1916 nets ( ignored 0 )
[11/26 01:02:33     77s] (I)      early_global_route_priority property id does not exist.
[11/26 01:02:33     77s] (I)      Read Num Blocks=2709  Num Prerouted Wires=0  Num CS=0
[11/26 01:02:33     77s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:33     77s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 0
[11/26 01:02:33     77s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:33     77s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:02:33     77s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:02:33     77s] (I)      Number of ignored nets                =      0
[11/26 01:02:33     77s] (I)      Number of connected nets              =      0
[11/26 01:02:33     77s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:02:33     77s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 01:02:33     77s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:02:33     77s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:02:33     77s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:02:33     77s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:02:33     77s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:02:33     77s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:02:33     77s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:02:33     77s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 01:02:33     77s] (I)      Ndr track 0 does not exist
[11/26 01:02:33     77s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:02:33     77s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:02:33     77s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:02:33     77s] (I)      Site width          :   560  (dbu)
[11/26 01:02:33     77s] (I)      Row height          :  4480  (dbu)
[11/26 01:02:33     77s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:02:33     77s] (I)      GCell width         :  4480  (dbu)
[11/26 01:02:33     77s] (I)      GCell height        :  4480  (dbu)
[11/26 01:02:33     77s] (I)      Grid                :    72    65     6
[11/26 01:02:33     77s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:02:33     77s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:02:33     77s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:02:33     77s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:02:33     77s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:02:33     77s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:02:33     77s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:02:33     77s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:02:33     77s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:02:33     77s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:02:33     77s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:02:33     77s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:02:33     77s] (I)      --------------------------------------------------------
[11/26 01:02:33     77s] 
[11/26 01:02:33     77s] [NR-eGR] ============ Routing rule table ============
[11/26 01:02:33     77s] [NR-eGR] Rule id: 0  Nets: 1916
[11/26 01:02:33     77s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:02:33     77s] (I)                    Layer    2    3    4     5     6 
[11/26 01:02:33     77s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:02:33     77s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:02:33     77s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:02:33     77s] [NR-eGR] ========================================
[11/26 01:02:33     77s] [NR-eGR] 
[11/26 01:02:33     77s] (I)      =============== Blocked Tracks ===============
[11/26 01:02:33     77s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:33     77s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:02:33     77s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:33     77s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:02:33     77s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:02:33     77s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:02:33     77s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:02:33     77s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:02:33     77s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:02:33     77s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:33     77s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3426.87 MB )
[11/26 01:02:33     77s] (I)      Reset routing kernel
[11/26 01:02:33     77s] (I)      Started Global Routing ( Curr Mem: 3426.87 MB )
[11/26 01:02:33     77s] (I)      totalPins=7872  totalGlobalPin=7559 (96.02%)
[11/26 01:02:33     77s] (I)      total 2D Cap : 126283 = (52459 H, 73824 V)
[11/26 01:02:33     77s] [NR-eGR] Layer group 1: route 1916 net(s) in layer range [2, 6]
[11/26 01:02:33     77s] (I)      
[11/26 01:02:33     77s] (I)      ============  Phase 1a Route ============
[11/26 01:02:33     77s] (I)      Usage: 19851 = (9715 H, 10136 V) = (18.52% H, 13.73% V) = (4.352e+04um H, 4.541e+04um V)
[11/26 01:02:33     77s] (I)      
[11/26 01:02:33     77s] (I)      ============  Phase 1b Route ============
[11/26 01:02:33     77s] (I)      Usage: 19851 = (9715 H, 10136 V) = (18.52% H, 13.73% V) = (4.352e+04um H, 4.541e+04um V)
[11/26 01:02:33     77s] (I)      Overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 8.893248e+04um
[11/26 01:02:33     77s] (I)      Congestion metric : 0.05%H 0.00%V, 0.05%HV
[11/26 01:02:33     77s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:02:33     77s] (I)      
[11/26 01:02:33     77s] (I)      ============  Phase 1c Route ============
[11/26 01:02:33     77s] (I)      Usage: 19851 = (9715 H, 10136 V) = (18.52% H, 13.73% V) = (4.352e+04um H, 4.541e+04um V)
[11/26 01:02:33     77s] (I)      
[11/26 01:02:33     77s] (I)      ============  Phase 1d Route ============
[11/26 01:02:33     77s] (I)      Usage: 19851 = (9715 H, 10136 V) = (18.52% H, 13.73% V) = (4.352e+04um H, 4.541e+04um V)
[11/26 01:02:33     77s] (I)      
[11/26 01:02:33     77s] (I)      ============  Phase 1e Route ============
[11/26 01:02:33     77s] (I)      Usage: 19851 = (9715 H, 10136 V) = (18.52% H, 13.73% V) = (4.352e+04um H, 4.541e+04um V)
[11/26 01:02:33     77s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 8.893248e+04um
[11/26 01:02:33     77s] (I)      
[11/26 01:02:33     77s] (I)      ============  Phase 1l Route ============
[11/26 01:02:33     77s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 01:02:33     77s] (I)      Layer  2:      35211     10915         6           0       36864    ( 0.00%) 
[11/26 01:02:33     77s] (I)      Layer  3:      35903      9746         1           0       36920    ( 0.00%) 
[11/26 01:02:33     77s] (I)      Layer  4:      35211      2812         6           0       36864    ( 0.00%) 
[11/26 01:02:33     77s] (I)      Layer  5:      16045       271         8         284       18176    ( 1.54%) 
[11/26 01:02:33     77s] (I)      Layer  6:       2700         0         0        1526        2160    (41.41%) 
[11/26 01:02:33     77s] (I)      Total:        125070     23744        21        1810      130984    ( 1.36%) 
[11/26 01:02:33     77s] (I)      
[11/26 01:02:33     77s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:02:33     77s] [NR-eGR]                        OverCon           OverCon            
[11/26 01:02:33     77s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 01:02:33     77s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 01:02:33     77s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:02:33     77s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:02:33     77s] [NR-eGR]    MET2 ( 2)         4( 0.09%)         0( 0.00%)   ( 0.09%) 
[11/26 01:02:33     77s] [NR-eGR]    MET3 ( 3)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[11/26 01:02:33     77s] [NR-eGR]    MET4 ( 4)         3( 0.07%)         0( 0.00%)   ( 0.07%) 
[11/26 01:02:33     77s] [NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[11/26 01:02:33     77s] [NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:02:33     77s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:02:33     77s] [NR-eGR]        Total         8( 0.04%)         2( 0.01%)   ( 0.05%) 
[11/26 01:02:33     77s] [NR-eGR] 
[11/26 01:02:33     77s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3426.87 MB )
[11/26 01:02:33     77s] (I)      total 2D Cap : 126890 = (52640 H, 74250 V)
[11/26 01:02:33     77s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[11/26 01:02:33     77s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3426.9M
[11/26 01:02:33     77s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.104, REAL:0.068, MEM:3426.9M, EPOCH TIME: 1764111753.505638
[11/26 01:02:33     77s] OPERPROF: Starting HotSpotCal at level 1, MEM:3426.9M, EPOCH TIME: 1764111753.505682
[11/26 01:02:33     77s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:33     77s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 01:02:33     77s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:33     77s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 01:02:33     77s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:33     77s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 01:02:33     77s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 01:02:33     77s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.007, MEM:3426.9M, EPOCH TIME: 1764111753.512694
[11/26 01:02:33     77s] 
[11/26 01:02:33     77s] === incrementalPlace Internal Loop 1 ===
[11/26 01:02:33     77s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/26 01:02:33     77s] OPERPROF: Starting IPInitSPData at level 1, MEM:3426.9M, EPOCH TIME: 1764111753.513381
[11/26 01:02:33     77s] Processing tracks to init pin-track alignment.
[11/26 01:02:33     77s] z: 2, totalTracks: 1
[11/26 01:02:33     77s] z: 4, totalTracks: 1
[11/26 01:02:33     77s] z: 6, totalTracks: 1
[11/26 01:02:33     77s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:33     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3426.9M, EPOCH TIME: 1764111753.523383
[11/26 01:02:33     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:33     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:33     78s] 
[11/26 01:02:33     78s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:33     78s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.072, MEM:3426.9M, EPOCH TIME: 1764111753.595513
[11/26 01:02:33     78s] OPERPROF:   Starting post-place ADS at level 2, MEM:3426.9M, EPOCH TIME: 1764111753.595620
[11/26 01:02:33     78s] ADSU 0.751 -> 0.751. site 30160.000 -> 30160.000. GS 35.840
[11/26 01:02:33     78s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.005, REAL:0.005, MEM:3426.9M, EPOCH TIME: 1764111753.600318
[11/26 01:02:33     78s] OPERPROF:   Starting spMPad at level 2, MEM:3426.9M, EPOCH TIME: 1764111753.601016
[11/26 01:02:33     78s] OPERPROF:     Starting spContextMPad at level 3, MEM:3426.9M, EPOCH TIME: 1764111753.601198
[11/26 01:02:33     78s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3426.9M, EPOCH TIME: 1764111753.601238
[11/26 01:02:33     78s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:3426.9M, EPOCH TIME: 1764111753.601888
[11/26 01:02:33     78s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:3426.9M, EPOCH TIME: 1764111753.602669
[11/26 01:02:33     78s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:3426.9M, EPOCH TIME: 1764111753.602792
[11/26 01:02:33     78s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3426.9M, EPOCH TIME: 1764111753.603032
[11/26 01:02:33     78s] no activity file in design. spp won't run.
[11/26 01:02:33     78s] [spp] 0
[11/26 01:02:33     78s] [adp] 0:1:1:3
[11/26 01:02:33     78s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:3426.9M, EPOCH TIME: 1764111753.603514
[11/26 01:02:33     78s] SP #FI/SF FL/PI 0/0 1856/0
[11/26 01:02:33     78s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.089, REAL:0.090, MEM:3426.9M, EPOCH TIME: 1764111753.603862
[11/26 01:02:33     78s] PP off. flexM 0
[11/26 01:02:33     78s] OPERPROF: Starting CDPad at level 1, MEM:3426.9M, EPOCH TIME: 1764111753.610612
[11/26 01:02:33     78s] 3DP is on.
[11/26 01:02:33     78s] 3DP OF M2 0.001, M4 0.001. Diff 0, Offset 0
[11/26 01:02:33     78s] design sh 0.120. rd 0.200
[11/26 01:02:33     78s] design sh 0.120. rd 0.200
[11/26 01:02:33     78s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/26 01:02:33     78s] design sh 0.073. rd 0.200
[11/26 01:02:33     78s] CDPadU 0.950 -> 0.885. R=0.751, N=1856, GS=4.480
[11/26 01:02:33     78s] OPERPROF: Finished CDPad at level 1, CPU:0.075, REAL:0.029, MEM:3426.9M, EPOCH TIME: 1764111753.639833
[11/26 01:02:33     78s] OPERPROF: Starting InitSKP at level 1, MEM:3426.9M, EPOCH TIME: 1764111753.639966
[11/26 01:02:33     78s] no activity file in design. spp won't run.
[11/26 01:02:33     78s] no activity file in design. spp won't run.
[11/26 01:02:33     78s] *** Finished SKP initialization (cpu=0:00:00.7, real=0:00:00.0)***
[11/26 01:02:33     78s] OPERPROF: Finished InitSKP at level 1, CPU:0.733, REAL:0.345, MEM:3906.9M, EPOCH TIME: 1764111753.985347
[11/26 01:02:33     78s] NP #FI/FS/SF FL/PI: 0/0/0 1856/0
[11/26 01:02:33     78s] no activity file in design. spp won't run.
[11/26 01:02:33     78s] 
[11/26 01:02:33     78s] AB Est...
[11/26 01:02:33     78s] OPERPROF: Starting npPlace at level 1, MEM:3906.9M, EPOCH TIME: 1764111753.990470
[11/26 01:02:34     78s] OPERPROF: Finished npPlace at level 1, CPU:0.019, REAL:0.016, MEM:3911.0M, EPOCH TIME: 1764111754.006568
[11/26 01:02:34     78s] Iteration  4: Skipped, with CDP Off
[11/26 01:02:34     78s] OPERPROF: Starting npPlace at level 1, MEM:4103.0M, EPOCH TIME: 1764111754.033409
[11/26 01:02:34     78s] Starting Early Global Route supply map. mem = 4103.0M
[11/26 01:02:34     78s] (I)      ==================== Layers =====================
[11/26 01:02:34     78s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:34     78s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:02:34     78s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:34     78s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:02:34     78s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:02:34     78s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:02:34     78s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:02:34     78s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:02:34     78s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:02:34     78s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:02:34     78s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:02:34     78s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:02:34     78s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:02:34     78s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:02:34     78s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:34     78s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:02:34     78s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:02:34     78s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:02:34     78s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:02:34     78s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:02:34     78s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:02:34     78s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:02:34     78s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:34     78s] Finished Early Global Route supply map. mem = 4103.0M
[11/26 01:02:34     80s] Iteration  5: Total net bbox = 6.436e+04 (3.12e+04 3.31e+04)
[11/26 01:02:34     80s]               Est.  stn bbox = 7.961e+04 (3.87e+04 4.09e+04)
[11/26 01:02:34     80s]               cpu = 0:00:01.8 real = 0:00:00.0 mem = 4381.4M
[11/26 01:02:34     80s] OPERPROF: Finished npPlace at level 1, CPU:1.766, REAL:0.813, MEM:4221.4M, EPOCH TIME: 1764111754.846767
[11/26 01:02:34     80s] no activity file in design. spp won't run.
[11/26 01:02:34     80s] NP #FI/FS/SF FL/PI: 0/0/0 1856/0
[11/26 01:02:34     80s] no activity file in design. spp won't run.
[11/26 01:02:34     80s] OPERPROF: Starting npPlace at level 1, MEM:4189.4M, EPOCH TIME: 1764111754.876691
[11/26 01:02:35     82s] Iteration  6: Total net bbox = 6.490e+04 (3.15e+04 3.34e+04)
[11/26 01:02:35     82s]               Est.  stn bbox = 8.038e+04 (3.91e+04 4.13e+04)
[11/26 01:02:35     82s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 4381.4M
[11/26 01:02:35     82s] OPERPROF: Finished npPlace at level 1, CPU:1.594, REAL:0.672, MEM:4221.4M, EPOCH TIME: 1764111755.549035
[11/26 01:02:35     82s] Legalizing MH Cells... 0 / 0 (level 4)
[11/26 01:02:35     82s] No instances found in the vector
[11/26 01:02:35     82s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4021.4M, DRC: 0)
[11/26 01:02:35     82s] 0 (out of 0) MH cells were successfully legalized.
[11/26 01:02:35     82s] no activity file in design. spp won't run.
[11/26 01:02:35     82s] NP #FI/FS/SF FL/PI: 0/0/0 1856/0
[11/26 01:02:35     82s] no activity file in design. spp won't run.
[11/26 01:02:35     82s] OPERPROF: Starting npPlace at level 1, MEM:4189.4M, EPOCH TIME: 1764111755.578679
[11/26 01:02:36     85s] Iteration  7: Total net bbox = 6.612e+04 (3.21e+04 3.40e+04)
[11/26 01:02:36     85s]               Est.  stn bbox = 8.199e+04 (3.99e+04 4.21e+04)
[11/26 01:02:36     85s]               cpu = 0:00:03.0 real = 0:00:01.0 mem = 4379.4M
[11/26 01:02:36     85s] OPERPROF: Finished npPlace at level 1, CPU:3.031, REAL:1.176, MEM:4219.4M, EPOCH TIME: 1764111756.754640
[11/26 01:02:36     85s] Legalizing MH Cells... 0 / 0 (level 5)
[11/26 01:02:36     85s] No instances found in the vector
[11/26 01:02:36     85s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4019.4M, DRC: 0)
[11/26 01:02:36     85s] 0 (out of 0) MH cells were successfully legalized.
[11/26 01:02:36     85s] no activity file in design. spp won't run.
[11/26 01:02:36     85s] NP #FI/FS/SF FL/PI: 0/0/0 1856/0
[11/26 01:02:36     85s] no activity file in design. spp won't run.
[11/26 01:02:36     85s] OPERPROF: Starting npPlace at level 1, MEM:4187.4M, EPOCH TIME: 1764111756.784592
[11/26 01:02:38     90s] Iteration  8: Total net bbox = 7.065e+04 (3.45e+04 3.62e+04)
[11/26 01:02:38     90s]               Est.  stn bbox = 8.662e+04 (4.23e+04 4.43e+04)
[11/26 01:02:38     90s]               cpu = 0:00:04.8 real = 0:00:02.0 mem = 4379.4M
[11/26 01:02:38     90s] OPERPROF: Finished npPlace at level 1, CPU:4.839, REAL:1.644, MEM:4219.4M, EPOCH TIME: 1764111758.428542
[11/26 01:02:38     90s] Legalizing MH Cells... 0 / 0 (level 6)
[11/26 01:02:38     90s] No instances found in the vector
[11/26 01:02:38     90s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4019.4M, DRC: 0)
[11/26 01:02:38     90s] 0 (out of 0) MH cells were successfully legalized.
[11/26 01:02:38     90s] no activity file in design. spp won't run.
[11/26 01:02:38     90s] NP #FI/FS/SF FL/PI: 0/0/0 1856/0
[11/26 01:02:38     90s] no activity file in design. spp won't run.
[11/26 01:02:38     90s] OPERPROF: Starting npPlace at level 1, MEM:4187.4M, EPOCH TIME: 1764111758.458744
[11/26 01:02:38     90s] GP RA stats: MHOnly 0 nrInst 1856 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/26 01:02:39     91s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:4571.4M, EPOCH TIME: 1764111759.017266
[11/26 01:02:39     91s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:4571.4M, EPOCH TIME: 1764111759.017394
[11/26 01:02:39     91s] Iteration  9: Total net bbox = 7.004e+04 (3.37e+04 3.64e+04)
[11/26 01:02:39     91s]               Est.  stn bbox = 8.556e+04 (4.12e+04 4.44e+04)
[11/26 01:02:39     91s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 4411.4M
[11/26 01:02:39     91s] OPERPROF: Finished npPlace at level 1, CPU:1.180, REAL:0.561, MEM:4219.4M, EPOCH TIME: 1764111759.019953
[11/26 01:02:39     91s] Legalizing MH Cells... 0 / 0 (level 7)
[11/26 01:02:39     91s] No instances found in the vector
[11/26 01:02:39     91s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4019.4M, DRC: 0)
[11/26 01:02:39     91s] 0 (out of 0) MH cells were successfully legalized.
[11/26 01:02:39     91s] Move report: Timing Driven Placement moves 1856 insts, mean move: 10.79 um, max move: 87.31 um 
[11/26 01:02:39     91s] 	Max move on inst (mem_inst/registers_reg[1][7]): (185.36, 42.00) --> (169.71, 113.65)
[11/26 01:02:39     91s] no activity file in design. spp won't run.
[11/26 01:02:39     91s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:4019.4M, EPOCH TIME: 1764111759.027668
[11/26 01:02:39     91s] Saved padding area to DB
[11/26 01:02:39     91s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:4019.4M, EPOCH TIME: 1764111759.027986
[11/26 01:02:39     91s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:4019.4M, EPOCH TIME: 1764111759.028381
[11/26 01:02:39     91s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:4019.4M, EPOCH TIME: 1764111759.028807
[11/26 01:02:39     91s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 01:02:39     91s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.001, MEM:4019.4M, EPOCH TIME: 1764111759.029553
[11/26 01:02:39     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4019.4M, EPOCH TIME: 1764111759.032622
[11/26 01:02:39     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:4019.4M, EPOCH TIME: 1764111759.033637
[11/26 01:02:39     91s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.009, REAL:0.009, MEM:4019.4M, EPOCH TIME: 1764111759.036338
[11/26 01:02:39     91s] 
[11/26 01:02:39     91s] Finished Incremental Placement (cpu=0:00:13.5, real=0:00:06.0, mem=4019.4M)
[11/26 01:02:39     91s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/26 01:02:39     91s] Type 'man IMPSP-9025' for more detail.
[11/26 01:02:39     91s] CongRepair sets shifter mode to gplace
[11/26 01:02:39     91s] TDRefine: refinePlace mode is spiral
[11/26 01:02:39     91s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4019.4M, EPOCH TIME: 1764111759.038021
[11/26 01:02:39     91s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4019.4M, EPOCH TIME: 1764111759.038083
[11/26 01:02:39     91s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4019.4M, EPOCH TIME: 1764111759.038145
[11/26 01:02:39     91s] Processing tracks to init pin-track alignment.
[11/26 01:02:39     91s] z: 2, totalTracks: 1
[11/26 01:02:39     91s] z: 4, totalTracks: 1
[11/26 01:02:39     91s] z: 6, totalTracks: 1
[11/26 01:02:39     91s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:39     91s] All LLGs are deleted
[11/26 01:02:39     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     91s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:4019.4M, EPOCH TIME: 1764111759.047189
[11/26 01:02:39     91s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.001, REAL:0.001, MEM:4019.4M, EPOCH TIME: 1764111759.048258
[11/26 01:02:39     91s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4019.4M, EPOCH TIME: 1764111759.048769
[11/26 01:02:39     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     91s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:4195.4M, EPOCH TIME: 1764111759.053469
[11/26 01:02:39     91s] Max number of tech site patterns supported in site array is 256.
[11/26 01:02:39     91s] Core basic site is core_hd
[11/26 01:02:39     91s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:4195.4M, EPOCH TIME: 1764111759.108966
[11/26 01:02:39     91s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:02:39     91s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:02:39     91s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.013, REAL:0.011, MEM:4219.4M, EPOCH TIME: 1764111759.119882
[11/26 01:02:39     91s] Fast DP-INIT is on for default
[11/26 01:02:39     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:02:39     91s] Atter site array init, number of instance map data is 0.
[11/26 01:02:39     91s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.074, REAL:0.072, MEM:4219.4M, EPOCH TIME: 1764111759.125956
[11/26 01:02:39     91s] 
[11/26 01:02:39     91s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:39     91s] OPERPROF:         Starting CMU at level 5, MEM:4219.4M, EPOCH TIME: 1764111759.126730
[11/26 01:02:39     91s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.002, MEM:4219.4M, EPOCH TIME: 1764111759.129102
[11/26 01:02:39     91s] 
[11/26 01:02:39     91s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:39     91s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.084, REAL:0.082, MEM:4027.4M, EPOCH TIME: 1764111759.130338
[11/26 01:02:39     91s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4027.4M, EPOCH TIME: 1764111759.130411
[11/26 01:02:39     91s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.005, REAL:0.004, MEM:4027.4M, EPOCH TIME: 1764111759.134896
[11/26 01:02:39     91s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4027.4MB).
[11/26 01:02:39     91s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.100, REAL:0.097, MEM:4027.4M, EPOCH TIME: 1764111759.135385
[11/26 01:02:39     91s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.100, REAL:0.097, MEM:4027.4M, EPOCH TIME: 1764111759.135424
[11/26 01:02:39     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.527567.2
[11/26 01:02:39     91s] OPERPROF:   Starting RefinePlace at level 2, MEM:4027.4M, EPOCH TIME: 1764111759.135493
[11/26 01:02:39     91s] *** Starting refinePlace (0:01:32 mem=4027.4M) ***
[11/26 01:02:39     91s] Total net bbox length = 7.514e+04 (3.836e+04 3.678e+04) (ext = 1.439e+04)
[11/26 01:02:39     91s] 
[11/26 01:02:39     91s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:39     91s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:02:39     91s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:39     91s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:39     91s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4027.4M, EPOCH TIME: 1764111759.142072
[11/26 01:02:39     91s] Starting refinePlace ...
[11/26 01:02:39     91s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:39     91s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:39     91s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4187.4M, EPOCH TIME: 1764111759.152378
[11/26 01:02:39     91s] DDP initSite1 nrRow 58 nrJob 58
[11/26 01:02:39     91s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4187.4M, EPOCH TIME: 1764111759.152471
[11/26 01:02:39     91s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4187.4M, EPOCH TIME: 1764111759.152567
[11/26 01:02:39     91s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4187.4M, EPOCH TIME: 1764111759.152610
[11/26 01:02:39     91s] DDP markSite nrRow 58 nrJob 58
[11/26 01:02:39     91s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:4187.4M, EPOCH TIME: 1764111759.152734
[11/26 01:02:39     91s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.000, MEM:4187.4M, EPOCH TIME: 1764111759.152778
[11/26 01:02:39     91s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 01:02:39     91s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:4187.4M, EPOCH TIME: 1764111759.154643
[11/26 01:02:39     91s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:4187.4M, EPOCH TIME: 1764111759.154688
[11/26 01:02:39     91s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.000, MEM:4187.4M, EPOCH TIME: 1764111759.154928
[11/26 01:02:39     91s] ** Cut row section cpu time 0:00:00.0.
[11/26 01:02:39     91s]  ** Cut row section real time 0:00:00.0.
[11/26 01:02:39     91s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.000, MEM:4187.4M, EPOCH TIME: 1764111759.155020
[11/26 01:02:39     91s]   Spread Effort: high, pre-route mode, useDDP on.
[11/26 01:02:39     91s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4027.4MB) @(0:01:32 - 0:01:32).
[11/26 01:02:39     91s] Move report: preRPlace moves 1856 insts, mean move: 0.44 um, max move: 8.65 um 
[11/26 01:02:39     91s] 	Max move on inst (mem_inst/g25724__4319): (228.66, 228.97) --> (225.68, 234.64)
[11/26 01:02:39     91s] 	Length: 8 sites, height: 1 rows, site name: core_hd, cell type: MU2HDX0
[11/26 01:02:39     91s] wireLenOptFixPriorityInst 0 inst fixed
[11/26 01:02:39     91s] tweakage running in 12 threads.
[11/26 01:02:39     91s] Placement tweakage begins.
[11/26 01:02:39     91s] wire length = 9.780e+04
[11/26 01:02:39     91s] wire length = 9.344e+04
[11/26 01:02:39     91s] Placement tweakage ends.
[11/26 01:02:39     91s] Move report: tweak moves 241 insts, mean move: 6.13 um, max move: 24.64 um 
[11/26 01:02:39     91s] 	Max move on inst (mem_inst/g25167__2883): (217.84, 122.64) --> (193.20, 122.64)
[11/26 01:02:39     91s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=4027.4MB) @(0:01:32 - 0:01:32).
[11/26 01:02:39     91s] 
[11/26 01:02:39     91s] Running Spiral MT with 12 threads  fetchWidth=8 
[11/26 01:02:39     92s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 01:02:39     92s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/26 01:02:39     92s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:02:39     92s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4027.4MB) @(0:01:32 - 0:01:32).
[11/26 01:02:39     92s] Move report: Detail placement moves 1856 insts, mean move: 1.13 um, max move: 24.48 um 
[11/26 01:02:39     92s] 	Max move on inst (mem_inst/g25167__2883): (217.68, 122.64) --> (193.20, 122.64)
[11/26 01:02:39     92s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4027.4MB
[11/26 01:02:39     92s] Statistics of distance of Instance movement in refine placement:
[11/26 01:02:39     92s]   maximum (X+Y) =        24.48 um
[11/26 01:02:39     92s]   inst (mem_inst/g25167__2883) with max move: (217.679, 122.635) -> (193.2, 122.64)
[11/26 01:02:39     92s]   mean    (X+Y) =         1.13 um
[11/26 01:02:39     92s] Summary Report:
[11/26 01:02:39     92s] Instances move: 1856 (out of 1856 movable)
[11/26 01:02:39     92s] Instances flipped: 0
[11/26 01:02:39     92s] Mean displacement: 1.13 um
[11/26 01:02:39     92s] Max displacement: 24.48 um (Instance: mem_inst/g25167__2883) (217.679, 122.635) -> (193.2, 122.64)
[11/26 01:02:39     92s] 	Length: 4 sites, height: 1 rows, site name: core_hd, cell type: NO2HDX1
[11/26 01:02:39     92s] Total instances moved : 1856
[11/26 01:02:39     92s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.424, REAL:0.258, MEM:4027.4M, EPOCH TIME: 1764111759.399940
[11/26 01:02:39     92s] Total net bbox length = 7.117e+04 (3.432e+04 3.685e+04) (ext = 1.402e+04)
[11/26 01:02:39     92s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4027.4MB
[11/26 01:02:39     92s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=4027.4MB) @(0:01:32 - 0:01:32).
[11/26 01:02:39     92s] *** Finished refinePlace (0:01:32 mem=4027.4M) ***
[11/26 01:02:39     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.527567.2
[11/26 01:02:39     92s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.432, REAL:0.266, MEM:4027.4M, EPOCH TIME: 1764111759.401169
[11/26 01:02:39     92s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4027.4M, EPOCH TIME: 1764111759.401220
[11/26 01:02:39     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1856).
[11/26 01:02:39     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     92s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.012, REAL:0.011, MEM:4017.4M, EPOCH TIME: 1764111759.412186
[11/26 01:02:39     92s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.544, REAL:0.374, MEM:4017.4M, EPOCH TIME: 1764111759.412277
[11/26 01:02:39     92s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4017.4M, EPOCH TIME: 1764111759.412844
[11/26 01:02:39     92s] Starting Early Global Route congestion estimation: mem = 4017.4M
[11/26 01:02:39     92s] (I)      ==================== Layers =====================
[11/26 01:02:39     92s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:39     92s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:02:39     92s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:39     92s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:02:39     92s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:02:39     92s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:02:39     92s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:02:39     92s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:02:39     92s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:02:39     92s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:02:39     92s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:02:39     92s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:02:39     92s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:02:39     92s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:02:39     92s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:39     92s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:02:39     92s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:02:39     92s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:02:39     92s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:02:39     92s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:02:39     92s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:02:39     92s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:02:39     92s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:39     92s] (I)      Started Import and model ( Curr Mem: 4017.41 MB )
[11/26 01:02:39     92s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:39     92s] (I)      == Non-default Options ==
[11/26 01:02:39     92s] (I)      Maximum routing layer                              : 6
[11/26 01:02:39     92s] (I)      Number of threads                                  : 12
[11/26 01:02:39     92s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 01:02:39     92s] (I)      Method to set GCell size                           : row
[11/26 01:02:39     92s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:02:39     92s] (I)      Use row-based GCell size
[11/26 01:02:39     92s] (I)      Use row-based GCell align
[11/26 01:02:39     92s] (I)      layer 0 area = 202000
[11/26 01:02:39     92s] (I)      layer 1 area = 202000
[11/26 01:02:39     92s] (I)      layer 2 area = 202000
[11/26 01:02:39     92s] (I)      layer 3 area = 202000
[11/26 01:02:39     92s] (I)      layer 4 area = 562000
[11/26 01:02:39     92s] (I)      layer 5 area = 10000000
[11/26 01:02:39     92s] (I)      GCell unit size   : 4480
[11/26 01:02:39     92s] (I)      GCell multiplier  : 1
[11/26 01:02:39     92s] (I)      GCell row height  : 4480
[11/26 01:02:39     92s] (I)      Actual row height : 4480
[11/26 01:02:39     92s] (I)      GCell align ref   : 15120 15120
[11/26 01:02:39     92s] [NR-eGR] Track table information for default rule: 
[11/26 01:02:39     92s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:02:39     92s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:02:39     92s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:02:39     92s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:02:39     92s] [NR-eGR] METTP has single uniform track structure
[11/26 01:02:39     92s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:02:39     92s] (I)      ================= Default via ==================
[11/26 01:02:39     92s] (I)      +---+--------------------+---------------------+
[11/26 01:02:39     92s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:02:39     92s] (I)      +---+--------------------+---------------------+
[11/26 01:02:39     92s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:02:39     92s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:02:39     92s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:02:39     92s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:02:39     92s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:02:39     92s] (I)      +---+--------------------+---------------------+
[11/26 01:02:39     92s] [NR-eGR] Read 2709 PG shapes
[11/26 01:02:39     92s] [NR-eGR] Read 0 clock shapes
[11/26 01:02:39     92s] [NR-eGR] Read 0 other shapes
[11/26 01:02:39     92s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:02:39     92s] [NR-eGR] #Instance Blockages : 0
[11/26 01:02:39     92s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:02:39     92s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:02:39     92s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:02:39     92s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:02:39     92s] [NR-eGR] #Other Blockages    : 0
[11/26 01:02:39     92s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:02:39     92s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:02:39     92s] [NR-eGR] Read 1916 nets ( ignored 0 )
[11/26 01:02:39     92s] (I)      early_global_route_priority property id does not exist.
[11/26 01:02:39     92s] (I)      Read Num Blocks=2709  Num Prerouted Wires=0  Num CS=0
[11/26 01:02:39     92s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:39     92s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 0
[11/26 01:02:39     92s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:39     92s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:02:39     92s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:02:39     92s] (I)      Number of ignored nets                =      0
[11/26 01:02:39     92s] (I)      Number of connected nets              =      0
[11/26 01:02:39     92s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:02:39     92s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 01:02:39     92s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:02:39     92s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:02:39     92s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:02:39     92s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:02:39     92s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:02:39     92s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:02:39     92s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:02:39     92s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 01:02:39     92s] (I)      Ndr track 0 does not exist
[11/26 01:02:39     92s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:02:39     92s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:02:39     92s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:02:39     92s] (I)      Site width          :   560  (dbu)
[11/26 01:02:39     92s] (I)      Row height          :  4480  (dbu)
[11/26 01:02:39     92s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:02:39     92s] (I)      GCell width         :  4480  (dbu)
[11/26 01:02:39     92s] (I)      GCell height        :  4480  (dbu)
[11/26 01:02:39     92s] (I)      Grid                :    72    65     6
[11/26 01:02:39     92s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:02:39     92s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:02:39     92s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:02:39     92s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:02:39     92s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:02:39     92s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:02:39     92s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:02:39     92s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:02:39     92s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:02:39     92s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:02:39     92s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:02:39     92s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:02:39     92s] (I)      --------------------------------------------------------
[11/26 01:02:39     92s] 
[11/26 01:02:39     92s] [NR-eGR] ============ Routing rule table ============
[11/26 01:02:39     92s] [NR-eGR] Rule id: 0  Nets: 1916
[11/26 01:02:39     92s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:02:39     92s] (I)                    Layer    2    3    4     5     6 
[11/26 01:02:39     92s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:02:39     92s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:02:39     92s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:02:39     92s] [NR-eGR] ========================================
[11/26 01:02:39     92s] [NR-eGR] 
[11/26 01:02:39     92s] (I)      =============== Blocked Tracks ===============
[11/26 01:02:39     92s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:39     92s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:02:39     92s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:39     92s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:02:39     92s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:02:39     92s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:02:39     92s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:02:39     92s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:02:39     92s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:02:39     92s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:39     92s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4017.41 MB )
[11/26 01:02:39     92s] (I)      Reset routing kernel
[11/26 01:02:39     92s] (I)      Started Global Routing ( Curr Mem: 4017.41 MB )
[11/26 01:02:39     92s] (I)      totalPins=7872  totalGlobalPin=7676 (97.51%)
[11/26 01:02:39     92s] (I)      total 2D Cap : 126283 = (52459 H, 73824 V)
[11/26 01:02:39     92s] [NR-eGR] Layer group 1: route 1916 net(s) in layer range [2, 6]
[11/26 01:02:39     92s] (I)      
[11/26 01:02:39     92s] (I)      ============  Phase 1a Route ============
[11/26 01:02:39     92s] (I)      Usage: 19979 = (9661 H, 10318 V) = (18.42% H, 13.98% V) = (4.328e+04um H, 4.622e+04um V)
[11/26 01:02:39     92s] (I)      
[11/26 01:02:39     92s] (I)      ============  Phase 1b Route ============
[11/26 01:02:39     92s] (I)      Usage: 19979 = (9661 H, 10318 V) = (18.42% H, 13.98% V) = (4.328e+04um H, 4.622e+04um V)
[11/26 01:02:39     92s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.950592e+04um
[11/26 01:02:39     92s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 01:02:39     92s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:02:39     92s] (I)      
[11/26 01:02:39     92s] (I)      ============  Phase 1c Route ============
[11/26 01:02:39     92s] (I)      Usage: 19979 = (9661 H, 10318 V) = (18.42% H, 13.98% V) = (4.328e+04um H, 4.622e+04um V)
[11/26 01:02:39     92s] (I)      
[11/26 01:02:39     92s] (I)      ============  Phase 1d Route ============
[11/26 01:02:39     92s] (I)      Usage: 19979 = (9661 H, 10318 V) = (18.42% H, 13.98% V) = (4.328e+04um H, 4.622e+04um V)
[11/26 01:02:39     92s] (I)      
[11/26 01:02:39     92s] (I)      ============  Phase 1e Route ============
[11/26 01:02:39     92s] (I)      Usage: 19979 = (9661 H, 10318 V) = (18.42% H, 13.98% V) = (4.328e+04um H, 4.622e+04um V)
[11/26 01:02:39     92s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.950592e+04um
[11/26 01:02:39     92s] (I)      
[11/26 01:02:39     92s] (I)      ============  Phase 1l Route ============
[11/26 01:02:39     92s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 01:02:39     92s] (I)      Layer  2:      35211     11029         6           0       36864    ( 0.00%) 
[11/26 01:02:39     92s] (I)      Layer  3:      35903      9782         1           0       36920    ( 0.00%) 
[11/26 01:02:39     92s] (I)      Layer  4:      35211      2522         7           0       36864    ( 0.00%) 
[11/26 01:02:39     92s] (I)      Layer  5:      16045       121         8         284       18176    ( 1.54%) 
[11/26 01:02:39     92s] (I)      Layer  6:       2700         0         0        1526        2160    (41.41%) 
[11/26 01:02:39     92s] (I)      Total:        125070     23454        22        1810      130984    ( 1.36%) 
[11/26 01:02:39     92s] (I)      
[11/26 01:02:39     92s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:02:39     92s] [NR-eGR]                        OverCon           OverCon            
[11/26 01:02:39     92s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 01:02:39     92s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 01:02:39     92s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:02:39     92s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:02:39     92s] [NR-eGR]    MET2 ( 2)         5( 0.11%)         0( 0.00%)   ( 0.11%) 
[11/26 01:02:39     92s] [NR-eGR]    MET3 ( 3)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[11/26 01:02:39     92s] [NR-eGR]    MET4 ( 4)         2( 0.04%)         1( 0.02%)   ( 0.07%) 
[11/26 01:02:39     92s] [NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[11/26 01:02:39     92s] [NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:02:39     92s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:02:39     92s] [NR-eGR]        Total         8( 0.04%)         3( 0.01%)   ( 0.05%) 
[11/26 01:02:39     92s] [NR-eGR] 
[11/26 01:02:39     92s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.06 sec, Curr Mem: 4025.41 MB )
[11/26 01:02:39     92s] (I)      total 2D Cap : 126890 = (52640 H, 74250 V)
[11/26 01:02:39     92s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.02% V
[11/26 01:02:39     92s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 4025.4M
[11/26 01:02:39     92s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.160, REAL:0.081, MEM:4025.4M, EPOCH TIME: 1764111759.493947
[11/26 01:02:39     92s] OPERPROF: Starting HotSpotCal at level 1, MEM:4025.4M, EPOCH TIME: 1764111759.494001
[11/26 01:02:39     92s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:39     92s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 01:02:39     92s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:39     92s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 01:02:39     92s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:39     92s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 01:02:39     92s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 01:02:39     92s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.006, MEM:4025.4M, EPOCH TIME: 1764111759.499850
[11/26 01:02:39     92s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4025.4M, EPOCH TIME: 1764111759.500192
[11/26 01:02:39     92s] Starting Early Global Route wiring: mem = 4025.4M
[11/26 01:02:39     92s] (I)      ============= Track Assignment ============
[11/26 01:02:39     92s] (I)      Started Track Assignment (12T) ( Curr Mem: 4025.41 MB )
[11/26 01:02:39     92s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/26 01:02:39     92s] (I)      Run Multi-thread track assignment
[11/26 01:02:39     92s] (I)      Finished Track Assignment (12T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 4025.41 MB )
[11/26 01:02:39     92s] (I)      Started Export ( Curr Mem: 4025.41 MB )
[11/26 01:02:39     92s] [NR-eGR]                 Length (um)   Vias 
[11/26 01:02:39     92s] [NR-eGR] -----------------------------------
[11/26 01:02:39     92s] [NR-eGR]  MET1    (1H)             0   7572 
[11/26 01:02:39     92s] [NR-eGR]  MET2    (2V)         38094  11965 
[11/26 01:02:39     92s] [NR-eGR]  MET3    (3H)         44437    870 
[11/26 01:02:39     92s] [NR-eGR]  MET4    (4V)         11313     58 
[11/26 01:02:39     92s] [NR-eGR]  METTP   (5H)           513      2 
[11/26 01:02:39     92s] [NR-eGR]  METTPL  (6V)             1      0 
[11/26 01:02:39     92s] [NR-eGR] -----------------------------------
[11/26 01:02:39     92s] [NR-eGR]          Total        94358  20467 
[11/26 01:02:39     92s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:02:39     92s] [NR-eGR] Total half perimeter of net bounding box: 71168um
[11/26 01:02:39     92s] [NR-eGR] Total length: 94358um, number of vias: 20467
[11/26 01:02:39     92s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:02:39     92s] [NR-eGR] Total eGR-routed clock nets wire length: 6075um, number of vias: 1852
[11/26 01:02:39     92s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:02:39     92s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4025.41 MB )
[11/26 01:02:39     92s] Early Global Route wiring runtime: 0.04 seconds, mem = 4025.4M
[11/26 01:02:39     92s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.073, REAL:0.040, MEM:4025.4M, EPOCH TIME: 1764111759.539752
[11/26 01:02:39     92s] 0 delay mode for cte disabled.
[11/26 01:02:39     92s] SKP cleared!
[11/26 01:02:39     92s] 
[11/26 01:02:39     92s] *** Finished incrementalPlace (cpu=0:00:14.6, real=0:00:06.0)***
[11/26 01:02:39     92s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3529.4M, EPOCH TIME: 1764111759.561564
[11/26 01:02:39     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     92s] All LLGs are deleted
[11/26 01:02:39     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:39     92s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3529.4M, EPOCH TIME: 1764111759.561712
[11/26 01:02:39     92s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3529.4M, EPOCH TIME: 1764111759.561767
[11/26 01:02:39     92s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3529.4M, EPOCH TIME: 1764111759.563019
[11/26 01:02:39     92s] Start to check current routing status for nets...
[11/26 01:02:39     92s] All nets are already routed correctly.
[11/26 01:02:39     92s] End to check current routing status for nets (mem=3529.4M)
[11/26 01:02:39     92s] Extraction called for design 'I2CAndMemory' of instances=1856 and nets=1918 using extraction engine 'preRoute' .
[11/26 01:02:39     92s] PreRoute RC Extraction called for design I2CAndMemory.
[11/26 01:02:39     92s] RC Extraction called in multi-corner(3) mode.
[11/26 01:02:39     92s] RCMode: PreRoute
[11/26 01:02:39     92s]       RC Corner Indexes            0       1       2   
[11/26 01:02:39     92s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:02:39     92s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:02:39     92s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:02:39     92s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:02:39     92s] Shrink Factor                : 1.00000
[11/26 01:02:39     92s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 01:02:39     92s] Using capacitance table file ...
[11/26 01:02:39     92s] 
[11/26 01:02:39     92s] Trim Metal Layers:
[11/26 01:02:39     92s] LayerId::1 widthSet size::4
[11/26 01:02:39     92s] LayerId::2 widthSet size::4
[11/26 01:02:39     92s] LayerId::3 widthSet size::4
[11/26 01:02:39     92s] LayerId::4 widthSet size::4
[11/26 01:02:39     92s] LayerId::5 widthSet size::4
[11/26 01:02:39     92s] LayerId::6 widthSet size::2
[11/26 01:02:39     92s] Updating RC grid for preRoute extraction ...
[11/26 01:02:39     92s] eee: pegSigSF::1.070000
[11/26 01:02:39     92s] Initializing multi-corner capacitance tables ... 
[11/26 01:02:39     92s] Initializing multi-corner resistance tables ...
[11/26 01:02:39     92s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:02:39     92s] eee: l::2 avDens::0.213866 usedTrk::889.681068 availTrk::4160.000000 sigTrk::889.681068
[11/26 01:02:39     92s] eee: l::3 avDens::0.241388 usedTrk::1062.108484 availTrk::4400.000000 sigTrk::1062.108484
[11/26 01:02:39     92s] eee: l::4 avDens::0.065341 usedTrk::271.819575 availTrk::4160.000000 sigTrk::271.819575
[11/26 01:02:39     92s] eee: l::5 avDens::0.036715 usedTrk::52.869085 availTrk::1440.000000 sigTrk::52.869085
[11/26 01:02:39     92s] eee: l::6 avDens::0.268677 usedTrk::94.574420 availTrk::352.000000 sigTrk::94.574420
[11/26 01:02:39     92s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:02:39     92s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.347049 uaWl=1.000000 uaWlH=0.125346 aWlH=0.000000 lMod=0 pMax=0.827800 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:02:39     92s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3529.414M)
[11/26 01:02:39     92s] Compute RC Scale Done ...
[11/26 01:02:39     92s] **optDesign ... cpu = 0:00:40, real = 0:00:28, mem = 2234.1M, totSessionCpu=0:01:32 **
[11/26 01:02:39     92s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:02:39     92s] #################################################################################
[11/26 01:02:39     92s] # Design Stage: PreRoute
[11/26 01:02:39     92s] # Design Name: I2CAndMemory
[11/26 01:02:39     92s] # Design Mode: 180nm
[11/26 01:02:39     92s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:02:39     92s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:02:39     92s] # Signoff Settings: SI Off 
[11/26 01:02:39     92s] #################################################################################
[11/26 01:02:39     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 3557.0M, InitMEM = 3557.0M)
[11/26 01:02:39     92s] Calculate delays in BcWc mode...
[11/26 01:02:39     92s] Start delay calculation (fullDC) (12 T). (MEM=3556.98)
[11/26 01:02:40     92s] End AAE Lib Interpolated Model. (MEM=3568.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:40     93s] Total number of fetched objects 1917
[11/26 01:02:40     93s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:40     93s] End delay calculation. (MEM=4074.84 CPU=0:00:00.5 REAL=0:00:00.0)
[11/26 01:02:40     93s] End delay calculation (fullDC). (MEM=4074.84 CPU=0:00:00.6 REAL=0:00:01.0)
[11/26 01:02:40     93s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 4074.8M) ***
[11/26 01:02:40     93s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:16.0/0:00:07.0 (2.3), totSession cpu/real = 0:01:33.6/0:01:26.1 (1.1), mem = 4074.8M
[11/26 01:02:40     93s] 
[11/26 01:02:40     93s] =============================================================================================
[11/26 01:02:40     93s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.35-s114_1
[11/26 01:02:40     93s] =============================================================================================
[11/26 01:02:40     93s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:40     93s] ---------------------------------------------------------------------------------------------
[11/26 01:02:40     93s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:40     93s] [ ExtractRC              ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:02:40     93s] [ TimingUpdate           ]      4   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.3    2.7
[11/26 01:02:40     93s] [ FullDelayCalc          ]      1   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.8    2.5
[11/26 01:02:40     93s] [ MISC                   ]          0:00:06.5  (  92.2 % )     0:00:06.5 /  0:00:14.7    2.3
[11/26 01:02:40     93s] ---------------------------------------------------------------------------------------------
[11/26 01:02:40     93s]  IncrReplace #1 TOTAL               0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:16.0    2.3
[11/26 01:02:40     93s] ---------------------------------------------------------------------------------------------
[11/26 01:02:40     93s] 
[11/26 01:02:40     93s] *** Timing Is met
[11/26 01:02:40     93s] *** Check timing (0:00:00.0)
[11/26 01:02:40     93s] *** Timing Is met
[11/26 01:02:40     93s] *** Check timing (0:00:00.0)
[11/26 01:02:40     93s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 12 -preCTS
[11/26 01:02:40     93s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:02:40     93s] Info: 1 clock net  excluded from IPO operation.
[11/26 01:02:40     93s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=4106.8M
[11/26 01:02:40     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=4106.8M
[11/26 01:02:40     93s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:02:40     93s] ### Creating PhyDesignMc. totSessionCpu=0:01:34 mem=4383.5M
[11/26 01:02:40     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:4383.5M, EPOCH TIME: 1764111760.473270
[11/26 01:02:40     93s] Processing tracks to init pin-track alignment.
[11/26 01:02:40     93s] z: 2, totalTracks: 1
[11/26 01:02:40     93s] z: 4, totalTracks: 1
[11/26 01:02:40     93s] z: 6, totalTracks: 1
[11/26 01:02:40     93s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:40     93s] All LLGs are deleted
[11/26 01:02:40     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:40     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:40     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4383.5M, EPOCH TIME: 1764111760.482927
[11/26 01:02:40     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:4383.5M, EPOCH TIME: 1764111760.484045
[11/26 01:02:40     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4383.5M, EPOCH TIME: 1764111760.484560
[11/26 01:02:40     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:40     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:40     93s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4575.5M, EPOCH TIME: 1764111760.490199
[11/26 01:02:40     93s] Max number of tech site patterns supported in site array is 256.
[11/26 01:02:40     93s] Core basic site is core_hd
[11/26 01:02:40     93s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4575.5M, EPOCH TIME: 1764111760.544749
[11/26 01:02:40     93s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:02:40     93s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:02:40     93s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.011, MEM:4607.5M, EPOCH TIME: 1764111760.555338
[11/26 01:02:40     93s] Fast DP-INIT is on for default
[11/26 01:02:40     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:02:40     93s] Atter site array init, number of instance map data is 0.
[11/26 01:02:40     93s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.073, REAL:0.071, MEM:4607.5M, EPOCH TIME: 1764111760.561488
[11/26 01:02:40     93s] 
[11/26 01:02:40     93s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:40     93s] OPERPROF:     Starting CMU at level 3, MEM:4607.5M, EPOCH TIME: 1764111760.562265
[11/26 01:02:40     93s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4607.5M, EPOCH TIME: 1764111760.563611
[11/26 01:02:40     93s] 
[11/26 01:02:40     93s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:40     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.083, REAL:0.080, MEM:4415.5M, EPOCH TIME: 1764111760.564949
[11/26 01:02:40     93s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4415.5M, EPOCH TIME: 1764111760.565035
[11/26 01:02:40     93s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:4415.5M, EPOCH TIME: 1764111760.570405
[11/26 01:02:40     93s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4415.5MB).
[11/26 01:02:40     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.098, MEM:4415.5M, EPOCH TIME: 1764111760.570925
[11/26 01:02:40     93s] TotalInstCnt at PhyDesignMc Initialization: 1856
[11/26 01:02:40     93s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:34 mem=4415.5M
[11/26 01:02:40     93s] Begin: Area Reclaim Optimization
[11/26 01:02:40     93s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:33.9/0:01:26.3 (1.1), mem = 4415.5M
[11/26 01:02:40     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.7
[11/26 01:02:40     93s] ### Creating RouteCongInterface, started
[11/26 01:02:40     93s] 
[11/26 01:02:40     93s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.8500} {5, 0.027, 0.8500} {6, 0.027, 0.8500} 
[11/26 01:02:40     93s] 
[11/26 01:02:40     93s] #optDebug: {0, 1.000}
[11/26 01:02:40     93s] ### Creating RouteCongInterface, finished
[11/26 01:02:40     93s] {MG  {5 0 73.6 0.754249} }
[11/26 01:02:40     93s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=4415.5M
[11/26 01:02:40     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=4415.5M
[11/26 01:02:40     94s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4415.5M, EPOCH TIME: 1764111760.764581
[11/26 01:02:40     94s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4415.5M, EPOCH TIME: 1764111760.764745
[11/26 01:02:40     94s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:02:40     94s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:40     94s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.07
[11/26 01:02:40     94s] +---------+---------+--------+--------+------------+--------+
[11/26 01:02:40     94s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 01:02:40     94s] +---------+---------+--------+--------+------------+--------+
[11/26 01:02:40     94s] |   75.07%|        -|   0.000|   0.000|   0:00:00.0| 4415.5M|
[11/26 01:02:40     94s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:02:40     94s] |   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4415.5M|
[11/26 01:02:40     94s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:02:40     94s] +---------+---------+--------+--------+------------+--------+
[11/26 01:02:40     94s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.07
[11/26 01:02:40     94s] 
[11/26 01:02:40     94s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/26 01:02:40     94s] --------------------------------------------------------------
[11/26 01:02:40     94s] |                                   | Total     | Sequential |
[11/26 01:02:40     94s] --------------------------------------------------------------
[11/26 01:02:40     94s] | Num insts resized                 |       0  |       0    |
[11/26 01:02:40     94s] | Num insts undone                  |       0  |       0    |
[11/26 01:02:40     94s] | Num insts Downsized               |       0  |       0    |
[11/26 01:02:40     94s] | Num insts Samesized               |       0  |       0    |
[11/26 01:02:40     94s] | Num insts Upsized                 |       0  |       0    |
[11/26 01:02:40     94s] | Num multiple commits+uncommits    |       0  |       -    |
[11/26 01:02:40     94s] --------------------------------------------------------------
[11/26 01:02:40     94s] Bottom Preferred Layer:
[11/26 01:02:40     94s]     None
[11/26 01:02:40     94s] Via Pillar Rule:
[11/26 01:02:40     94s]     None
[11/26 01:02:40     94s] 
[11/26 01:02:40     94s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 01:02:40     94s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[11/26 01:02:40     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.7
[11/26 01:02:40     94s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.3 (1.5), totSession cpu/real = 0:01:34.4/0:01:26.6 (1.1), mem = 4415.5M
[11/26 01:02:40     94s] 
[11/26 01:02:40     94s] =============================================================================================
[11/26 01:02:40     94s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.35-s114_1
[11/26 01:02:40     94s] =============================================================================================
[11/26 01:02:40     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:40     94s] ---------------------------------------------------------------------------------------------
[11/26 01:02:40     94s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 01:02:40     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:40     94s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:40     94s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.6
[11/26 01:02:40     94s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:40     94s] [ OptimizationStep       ]      1   0:00:00.0  (   5.4 % )     0:00:00.1 /  0:00:00.2    2.3
[11/26 01:02:40     94s] [ OptSingleIteration     ]      1   0:00:00.0  (   2.2 % )     0:00:00.1 /  0:00:00.2    2.6
[11/26 01:02:40     94s] [ OptGetWeight           ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:40     94s] [ OptEval                ]     20   0:00:00.1  (  24.2 % )     0:00:00.1 /  0:00:00.2    2.5
[11/26 01:02:40     94s] [ OptCommit              ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:40     94s] [ PostCommitDelayUpdate  ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:40     94s] [ MISC                   ]          0:00:00.2  (  55.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 01:02:40     94s] ---------------------------------------------------------------------------------------------
[11/26 01:02:40     94s]  AreaOpt #2 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.5    1.5
[11/26 01:02:40     94s] ---------------------------------------------------------------------------------------------
[11/26 01:02:40     94s] 
[11/26 01:02:40     94s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4105.4M, EPOCH TIME: 1764111760.902915
[11/26 01:02:40     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1856).
[11/26 01:02:40     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:40     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:40     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:40     94s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.016, REAL:0.013, MEM:3618.4M, EPOCH TIME: 1764111760.916411
[11/26 01:02:40     94s] TotalInstCnt at PhyDesignMc Destruction: 1856
[11/26 01:02:40     94s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=3618.36M, totSessionCpu=0:01:34).
[11/26 01:02:40     94s] GigaOpt Checkpoint: Internal reclaim -numThreads 12 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/26 01:02:40     94s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:02:40     94s] Info: 1 clock net  excluded from IPO operation.
[11/26 01:02:40     94s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=3618.4M
[11/26 01:02:40     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=3618.4M
[11/26 01:02:40     94s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:02:40     94s] ### Creating PhyDesignMc. totSessionCpu=0:01:34 mem=4143.0M
[11/26 01:02:40     94s] OPERPROF: Starting DPlace-Init at level 1, MEM:4143.0M, EPOCH TIME: 1764111760.929434
[11/26 01:02:40     94s] Processing tracks to init pin-track alignment.
[11/26 01:02:40     94s] z: 2, totalTracks: 1
[11/26 01:02:40     94s] z: 4, totalTracks: 1
[11/26 01:02:40     94s] z: 6, totalTracks: 1
[11/26 01:02:40     94s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:40     94s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4143.0M, EPOCH TIME: 1764111760.940237
[11/26 01:02:40     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:40     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     94s] 
[11/26 01:02:41     94s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:41     94s] OPERPROF:     Starting CMU at level 3, MEM:4327.0M, EPOCH TIME: 1764111761.010358
[11/26 01:02:41     94s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4327.0M, EPOCH TIME: 1764111761.011674
[11/26 01:02:41     94s] 
[11/26 01:02:41     94s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:41     94s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.073, REAL:0.072, MEM:4167.0M, EPOCH TIME: 1764111761.012589
[11/26 01:02:41     94s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4167.0M, EPOCH TIME: 1764111761.012663
[11/26 01:02:41     94s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:4167.0M, EPOCH TIME: 1764111761.017310
[11/26 01:02:41     94s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4167.0MB).
[11/26 01:02:41     94s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.088, MEM:4167.0M, EPOCH TIME: 1764111761.017802
[11/26 01:02:41     94s] TotalInstCnt at PhyDesignMc Initialization: 1856
[11/26 01:02:41     94s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:35 mem=4167.0M
[11/26 01:02:41     94s] Begin: Area Reclaim Optimization
[11/26 01:02:41     94s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:34.5/0:01:26.7 (1.1), mem = 4167.0M
[11/26 01:02:41     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.8
[11/26 01:02:41     94s] ### Creating RouteCongInterface, started
[11/26 01:02:41     94s] 
[11/26 01:02:41     94s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:02:41     94s] 
[11/26 01:02:41     94s] #optDebug: {0, 1.000}
[11/26 01:02:41     94s] ### Creating RouteCongInterface, finished
[11/26 01:02:41     94s] {MG  {5 0 73.6 0.754249} }
[11/26 01:02:41     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=4167.0M
[11/26 01:02:41     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=4167.0M
[11/26 01:02:41     94s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4167.0M, EPOCH TIME: 1764111761.207031
[11/26 01:02:41     94s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4167.0M, EPOCH TIME: 1764111761.207169
[11/26 01:02:41     94s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:02:41     94s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:41     94s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.07
[11/26 01:02:41     94s] +---------+---------+--------+--------+------------+--------+
[11/26 01:02:41     94s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 01:02:41     94s] +---------+---------+--------+--------+------------+--------+
[11/26 01:02:41     94s] |   75.07%|        -|   0.000|   0.000|   0:00:00.0| 4167.0M|
[11/26 01:02:41     94s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:02:41     94s] |   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4174.0M|
[11/26 01:02:41     94s] |   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4174.0M|
[11/26 01:02:41     94s] |   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4174.0M|
[11/26 01:02:41     94s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:02:41     94s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[11/26 01:02:41     94s] |   75.07%|        0|   0.000|   0.000|   0:00:00.0| 4174.0M|
[11/26 01:02:41     94s] +---------+---------+--------+--------+------------+--------+
[11/26 01:02:41     94s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.07
[11/26 01:02:41     94s] 
[11/26 01:02:41     94s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/26 01:02:41     94s] --------------------------------------------------------------
[11/26 01:02:41     94s] |                                   | Total     | Sequential |
[11/26 01:02:41     94s] --------------------------------------------------------------
[11/26 01:02:41     94s] | Num insts resized                 |       0  |       0    |
[11/26 01:02:41     94s] | Num insts undone                  |       0  |       0    |
[11/26 01:02:41     94s] | Num insts Downsized               |       0  |       0    |
[11/26 01:02:41     94s] | Num insts Samesized               |       0  |       0    |
[11/26 01:02:41     94s] | Num insts Upsized                 |       0  |       0    |
[11/26 01:02:41     94s] | Num multiple commits+uncommits    |       0  |       -    |
[11/26 01:02:41     94s] --------------------------------------------------------------
[11/26 01:02:41     94s] Bottom Preferred Layer:
[11/26 01:02:41     94s]     None
[11/26 01:02:41     94s] Via Pillar Rule:
[11/26 01:02:41     94s]     None
[11/26 01:02:41     94s] 
[11/26 01:02:41     94s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 01:02:41     94s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[11/26 01:02:41     94s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4174.0M, EPOCH TIME: 1764111761.323151
[11/26 01:02:41     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1856).
[11/26 01:02:41     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     94s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.012, MEM:4166.0M, EPOCH TIME: 1764111761.334667
[11/26 01:02:41     94s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4166.0M, EPOCH TIME: 1764111761.337489
[11/26 01:02:41     94s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4166.0M, EPOCH TIME: 1764111761.337606
[11/26 01:02:41     94s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4166.0M, EPOCH TIME: 1764111761.347076
[11/26 01:02:41     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     94s] 
[11/26 01:02:41     94s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:41     94s] OPERPROF:       Starting CMU at level 4, MEM:4334.0M, EPOCH TIME: 1764111761.415781
[11/26 01:02:41     94s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:4334.0M, EPOCH TIME: 1764111761.417032
[11/26 01:02:41     94s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.072, REAL:0.071, MEM:4174.0M, EPOCH TIME: 1764111761.417903
[11/26 01:02:41     94s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4174.0M, EPOCH TIME: 1764111761.417990
[11/26 01:02:41     94s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.005, REAL:0.005, MEM:4174.0M, EPOCH TIME: 1764111761.422739
[11/26 01:02:41     94s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4174.0M, EPOCH TIME: 1764111761.423203
[11/26 01:02:41     94s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:4174.0M, EPOCH TIME: 1764111761.423306
[11/26 01:02:41     94s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.087, REAL:0.086, MEM:4174.0M, EPOCH TIME: 1764111761.423378
[11/26 01:02:41     94s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.087, REAL:0.086, MEM:4174.0M, EPOCH TIME: 1764111761.423412
[11/26 01:02:41     94s] TDRefine: refinePlace mode is spiral
[11/26 01:02:41     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.527567.3
[11/26 01:02:41     94s] OPERPROF: Starting RefinePlace at level 1, MEM:4174.0M, EPOCH TIME: 1764111761.423497
[11/26 01:02:41     94s] *** Starting refinePlace (0:01:35 mem=4174.0M) ***
[11/26 01:02:41     94s] Total net bbox length = 7.117e+04 (3.432e+04 3.685e+04) (ext = 1.402e+04)
[11/26 01:02:41     94s] 
[11/26 01:02:41     94s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:41     94s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:02:41     94s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:41     94s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:41     94s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4174.0M, EPOCH TIME: 1764111761.429700
[11/26 01:02:41     94s] Starting refinePlace ...
[11/26 01:02:41     94s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:41     94s] One DDP V2 for no tweak run.
[11/26 01:02:41     94s] 
[11/26 01:02:41     94s] Running Spiral MT with 12 threads  fetchWidth=8 
[11/26 01:02:41     95s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 01:02:41     95s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:02:41     95s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:02:41     95s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4174.0MB) @(0:01:35 - 0:01:35).
[11/26 01:02:41     95s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:02:41     95s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4174.0MB
[11/26 01:02:41     95s] Statistics of distance of Instance movement in refine placement:
[11/26 01:02:41     95s]   maximum (X+Y) =         0.00 um
[11/26 01:02:41     95s]   mean    (X+Y) =         0.00 um
[11/26 01:02:41     95s] Summary Report:
[11/26 01:02:41     95s] Instances move: 0 (out of 1856 movable)
[11/26 01:02:41     95s] Instances flipped: 0
[11/26 01:02:41     95s] Mean displacement: 0.00 um
[11/26 01:02:41     95s] Max displacement: 0.00 um 
[11/26 01:02:41     95s] Total instances moved : 0
[11/26 01:02:41     95s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.179, REAL:0.108, MEM:4174.0M, EPOCH TIME: 1764111761.537300
[11/26 01:02:41     95s] Total net bbox length = 7.117e+04 (3.432e+04 3.685e+04) (ext = 1.402e+04)
[11/26 01:02:41     95s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4174.0MB
[11/26 01:02:41     95s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4174.0MB) @(0:01:35 - 0:01:35).
[11/26 01:02:41     95s] *** Finished refinePlace (0:01:35 mem=4174.0M) ***
[11/26 01:02:41     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.527567.3
[11/26 01:02:41     95s] OPERPROF: Finished RefinePlace at level 1, CPU:0.186, REAL:0.115, MEM:4174.0M, EPOCH TIME: 1764111761.538585
[11/26 01:02:41     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4174.0M, EPOCH TIME: 1764111761.550238
[11/26 01:02:41     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1856).
[11/26 01:02:41     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.010, MEM:4166.0M, EPOCH TIME: 1764111761.560323
[11/26 01:02:41     95s] *** maximum move = 0.00 um ***
[11/26 01:02:41     95s] *** Finished re-routing un-routed nets (4166.0M) ***
[11/26 01:02:41     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:4166.0M, EPOCH TIME: 1764111761.562611
[11/26 01:02:41     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4166.0M, EPOCH TIME: 1764111761.572037
[11/26 01:02:41     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     95s] 
[11/26 01:02:41     95s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:41     95s] OPERPROF:     Starting CMU at level 3, MEM:4334.0M, EPOCH TIME: 1764111761.643963
[11/26 01:02:41     95s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4334.0M, EPOCH TIME: 1764111761.645262
[11/26 01:02:41     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.074, MEM:4174.0M, EPOCH TIME: 1764111761.646220
[11/26 01:02:41     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4174.0M, EPOCH TIME: 1764111761.646297
[11/26 01:02:41     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:4174.0M, EPOCH TIME: 1764111761.651013
[11/26 01:02:41     95s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:4174.0M, EPOCH TIME: 1764111761.651459
[11/26 01:02:41     95s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:4174.0M, EPOCH TIME: 1764111761.651555
[11/26 01:02:41     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.086, REAL:0.089, MEM:4174.0M, EPOCH TIME: 1764111761.651626
[11/26 01:02:41     95s] 
[11/26 01:02:41     95s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=4174.0M) ***
[11/26 01:02:41     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.8
[11/26 01:02:41     95s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.6 (1.2), totSession cpu/real = 0:01:35.3/0:01:27.4 (1.1), mem = 4174.0M
[11/26 01:02:41     95s] 
[11/26 01:02:41     95s] =============================================================================================
[11/26 01:02:41     95s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.35-s114_1
[11/26 01:02:41     95s] =============================================================================================
[11/26 01:02:41     95s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:41     95s] ---------------------------------------------------------------------------------------------
[11/26 01:02:41     95s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.5
[11/26 01:02:41     95s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:41     95s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:41     95s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 01:02:41     95s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:41     95s] [ OptimizationStep       ]      1   0:00:00.0  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.6
[11/26 01:02:41     95s] [ OptSingleIteration     ]      4   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    1.8
[11/26 01:02:41     95s] [ OptGetWeight           ]     40   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:41     95s] [ OptEval                ]     40   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.1    2.3
[11/26 01:02:41     95s] [ OptCommit              ]     40   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:41     95s] [ PostCommitDelayUpdate  ]     40   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:41     95s] [ RefinePlace            ]      1   0:00:00.4  (  55.0 % )     0:00:00.4 /  0:00:00.4    1.2
[11/26 01:02:41     95s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:41     95s] [ MISC                   ]          0:00:00.2  (  26.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 01:02:41     95s] ---------------------------------------------------------------------------------------------
[11/26 01:02:41     95s]  AreaOpt #3 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.8    1.2
[11/26 01:02:41     95s] ---------------------------------------------------------------------------------------------
[11/26 01:02:41     95s] 
[11/26 01:02:41     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3865.4M, EPOCH TIME: 1764111761.676914
[11/26 01:02:41     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:41     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.011, MEM:3624.4M, EPOCH TIME: 1764111761.687968
[11/26 01:02:41     95s] TotalInstCnt at PhyDesignMc Destruction: 1856
[11/26 01:02:41     95s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=3624.38M, totSessionCpu=0:01:35).
[11/26 01:02:41     95s] Deleting Lib Analyzer.
[11/26 01:02:41     95s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:02:41     95s] #################################################################################
[11/26 01:02:41     95s] # Design Stage: PreRoute
[11/26 01:02:41     95s] # Design Name: I2CAndMemory
[11/26 01:02:41     95s] # Design Mode: 180nm
[11/26 01:02:41     95s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:02:41     95s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:02:41     95s] # Signoff Settings: SI Off 
[11/26 01:02:41     95s] #################################################################################
[11/26 01:02:41     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 3612.8M, InitMEM = 3612.8M)
[11/26 01:02:41     95s] Calculate delays in BcWc mode...
[11/26 01:02:41     95s] Calculate delays in BcWc mode...
[11/26 01:02:41     95s] Start delay calculation (fullDC) (12 T). (MEM=3612.77)
[11/26 01:02:42     95s] End AAE Lib Interpolated Model. (MEM=3624.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:42     96s] Total number of fetched objects 1917
[11/26 01:02:42     96s] Total number of fetched objects 1917
[11/26 01:02:42     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:42     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:42     96s] End delay calculation. (MEM=4144.72 CPU=0:00:00.9 REAL=0:00:00.0)
[11/26 01:02:42     96s] End delay calculation (fullDC). (MEM=4144.72 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 01:02:42     96s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 4144.7M) ***
[11/26 01:02:42     96s] Begin: GigaOpt postEco DRV Optimization
[11/26 01:02:42     96s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 12 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[11/26 01:02:42     96s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:37.0/0:01:28.2 (1.1), mem = 4144.7M
[11/26 01:02:42     96s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:02:42     96s] Info: 1 clock net  excluded from IPO operation.
[11/26 01:02:42     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.9
[11/26 01:02:42     96s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:02:42     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=4144.7M
[11/26 01:02:42     96s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/26 01:02:42     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:4144.7M, EPOCH TIME: 1764111762.488032
[11/26 01:02:42     96s] Processing tracks to init pin-track alignment.
[11/26 01:02:42     96s] z: 2, totalTracks: 1
[11/26 01:02:42     96s] z: 4, totalTracks: 1
[11/26 01:02:42     96s] z: 6, totalTracks: 1
[11/26 01:02:42     96s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:42     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4144.7M, EPOCH TIME: 1764111762.498455
[11/26 01:02:42     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:42     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:42     97s] 
[11/26 01:02:42     97s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:42     97s] OPERPROF:     Starting CMU at level 3, MEM:4336.7M, EPOCH TIME: 1764111762.569541
[11/26 01:02:42     97s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4336.7M, EPOCH TIME: 1764111762.570826
[11/26 01:02:42     97s] 
[11/26 01:02:42     97s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:42     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.073, MEM:4176.7M, EPOCH TIME: 1764111762.571831
[11/26 01:02:42     97s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4176.7M, EPOCH TIME: 1764111762.571906
[11/26 01:02:42     97s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:4176.7M, EPOCH TIME: 1764111762.576798
[11/26 01:02:42     97s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4176.7MB).
[11/26 01:02:42     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.089, MEM:4176.7M, EPOCH TIME: 1764111762.577328
[11/26 01:02:42     97s] TotalInstCnt at PhyDesignMc Initialization: 1856
[11/26 01:02:42     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=4176.7M
[11/26 01:02:42     97s] ### Creating RouteCongInterface, started
[11/26 01:02:42     97s] 
[11/26 01:02:42     97s] Creating Lib Analyzer ...
[11/26 01:02:42     97s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:02:42     97s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:02:42     97s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:02:42     97s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:02:42     97s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:02:42     97s] 
[11/26 01:02:42     97s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:02:45    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:40 mem=4176.7M
[11/26 01:02:45    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:40 mem=4176.7M
[11/26 01:02:45    100s] Creating Lib Analyzer, finished. 
[11/26 01:02:45    100s] 
[11/26 01:02:45    100s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.4917} {5, 0.027, 0.3422} {6, 0.027, 0.3422} 
[11/26 01:02:45    100s] 
[11/26 01:02:45    100s] #optDebug: {0, 1.000}
[11/26 01:02:45    100s] ### Creating RouteCongInterface, finished
[11/26 01:02:45    100s] {MG  {5 0 73.6 0.754249} }
[11/26 01:02:45    100s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=4176.7M
[11/26 01:02:45    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=4176.7M
[11/26 01:02:46    100s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 01:02:46    100s] [GPS-DRV] maxDensity (design): 0.95
[11/26 01:02:46    100s] [GPS-DRV] maxLocalDensity: 0.98
[11/26 01:02:46    100s] [GPS-DRV] All active and enabled setup views
[11/26 01:02:46    100s] [GPS-DRV]     PVT_1_80_V_WC_VIEW
[11/26 01:02:46    100s] [GPS-DRV]     PVT_1_80_V_TYP_VIEW
[11/26 01:02:46    100s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 01:02:46    100s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 01:02:46    100s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 01:02:46    100s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/26 01:02:46    100s] [GPS-DRV] timing-driven DRV settings
[11/26 01:02:46    100s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/26 01:02:46    100s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4483.9M, EPOCH TIME: 1764111766.069729
[11/26 01:02:46    100s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4483.9M, EPOCH TIME: 1764111766.069833
[11/26 01:02:46    100s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:02:46    100s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:46    100s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:02:46    100s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/26 01:02:46    100s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:02:46    100s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 01:02:46    100s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:02:46    100s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:02:46    100s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:02:46    100s] Info: violation cost 0.043051 (cap = 0.043051, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:02:46    100s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    44.40|     0.00|       0|       0|       0| 75.07%|          |         |
[11/26 01:02:46    100s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:46    100s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:02:46    100s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:02:46    100s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:02:46    100s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.30|     0.00|       0|       0|       1| 75.07%| 0:00:00.0|  4572.7M|
[11/26 01:02:46    100s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:02:46    100s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:02:46    100s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:02:46    101s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.30|     0.00|       0|       0|       0| 75.07%| 0:00:00.0|  4572.7M|
[11/26 01:02:46    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:02:46    101s] Bottom Preferred Layer:
[11/26 01:02:46    101s]     None
[11/26 01:02:46    101s] Via Pillar Rule:
[11/26 01:02:46    101s]     None
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=4572.7M) ***
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s] Total-nets :: 1916, Stn-nets :: 0, ratio :: 0 %, Total-len 94357.6, Stn-len 0
[11/26 01:02:46    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4260.1M, EPOCH TIME: 1764111766.283373
[11/26 01:02:46    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1856).
[11/26 01:02:46    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:46    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:46    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:46    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.013, MEM:3749.1M, EPOCH TIME: 1764111766.295877
[11/26 01:02:46    101s] TotalInstCnt at PhyDesignMc Destruction: 1856
[11/26 01:02:46    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.9
[11/26 01:02:46    101s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.0/0:00:03.8 (1.1), totSession cpu/real = 0:01:41.0/0:01:32.0 (1.1), mem = 3749.1M
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s] =============================================================================================
[11/26 01:02:46    101s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.35-s114_1
[11/26 01:02:46    101s] =============================================================================================
[11/26 01:02:46    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:46    101s] ---------------------------------------------------------------------------------------------
[11/26 01:02:46    101s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.9
[11/26 01:02:46    101s] [ LibAnalyzerInit        ]      1   0:00:03.3  (  85.4 % )     0:00:03.3 /  0:00:03.3    1.0
[11/26 01:02:46    101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:46    101s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 01:02:46    101s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:46    101s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:03.3 /  0:00:03.3    1.0
[11/26 01:02:46    101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:46    101s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.3    1.9
[11/26 01:02:46    101s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.2    2.0
[11/26 01:02:46    101s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:46    101s] [ OptEval                ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[11/26 01:02:46    101s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:46    101s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.0
[11/26 01:02:46    101s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.9
[11/26 01:02:46    101s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    2.2
[11/26 01:02:46    101s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[11/26 01:02:46    101s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    2.5
[11/26 01:02:46    101s] [ MISC                   ]          0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.3    1.2
[11/26 01:02:46    101s] ---------------------------------------------------------------------------------------------
[11/26 01:02:46    101s]  DrvOpt #3 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:04.0    1.1
[11/26 01:02:46    101s] ---------------------------------------------------------------------------------------------
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s] End: GigaOpt postEco DRV Optimization
[11/26 01:02:46    101s] **INFO: Flow update: Design timing is met.
[11/26 01:02:46    101s] Running refinePlace -preserveRouting true -hardFence false
[11/26 01:02:46    101s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3749.1M, EPOCH TIME: 1764111766.302274
[11/26 01:02:46    101s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3749.1M, EPOCH TIME: 1764111766.302350
[11/26 01:02:46    101s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3749.1M, EPOCH TIME: 1764111766.302412
[11/26 01:02:46    101s] Processing tracks to init pin-track alignment.
[11/26 01:02:46    101s] z: 2, totalTracks: 1
[11/26 01:02:46    101s] z: 4, totalTracks: 1
[11/26 01:02:46    101s] z: 6, totalTracks: 1
[11/26 01:02:46    101s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:46    101s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3749.1M, EPOCH TIME: 1764111766.312048
[11/26 01:02:46    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:46    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:46    101s] OPERPROF:         Starting CMU at level 5, MEM:3902.6M, EPOCH TIME: 1764111766.380368
[11/26 01:02:46    101s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:3902.6M, EPOCH TIME: 1764111766.381754
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:02:46    101s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.071, REAL:0.071, MEM:3742.6M, EPOCH TIME: 1764111766.382752
[11/26 01:02:46    101s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3742.6M, EPOCH TIME: 1764111766.382824
[11/26 01:02:46    101s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.005, REAL:0.005, MEM:3742.6M, EPOCH TIME: 1764111766.387914
[11/26 01:02:46    101s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3742.6MB).
[11/26 01:02:46    101s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.087, REAL:0.086, MEM:3742.6M, EPOCH TIME: 1764111766.388455
[11/26 01:02:46    101s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.087, REAL:0.086, MEM:3742.6M, EPOCH TIME: 1764111766.388493
[11/26 01:02:46    101s] TDRefine: refinePlace mode is spiral
[11/26 01:02:46    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.527567.4
[11/26 01:02:46    101s] OPERPROF:   Starting RefinePlace at level 2, MEM:3742.6M, EPOCH TIME: 1764111766.388570
[11/26 01:02:46    101s] *** Starting refinePlace (0:01:41 mem=3742.6M) ***
[11/26 01:02:46    101s] Total net bbox length = 7.117e+04 (3.432e+04 3.685e+04) (ext = 1.402e+04)
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:46    101s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:46    101s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s] Starting Small incrNP...
[11/26 01:02:46    101s] User Input Parameters:
[11/26 01:02:46    101s] - Congestion Driven    : Off
[11/26 01:02:46    101s] - Timing Driven        : Off
[11/26 01:02:46    101s] - Area-Violation Based : Off
[11/26 01:02:46    101s] - Start Rollback Level : -5
[11/26 01:02:46    101s] - Legalized            : On
[11/26 01:02:46    101s] - Window Based         : Off
[11/26 01:02:46    101s] - eDen incr mode       : Off
[11/26 01:02:46    101s] - Small incr mode      : On
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3742.6M, EPOCH TIME: 1764111766.395879
[11/26 01:02:46    101s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3742.6M, EPOCH TIME: 1764111766.396352
[11/26 01:02:46    101s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.006, REAL:0.006, MEM:3742.6M, EPOCH TIME: 1764111766.402206
[11/26 01:02:46    101s] default core: bins with density > 0.750 = 47.62 % ( 20 / 42 )
[11/26 01:02:46    101s] Density distribution unevenness ratio = 4.593%
[11/26 01:02:46    101s] Density distribution unevenness ratio (U70) = 4.593%
[11/26 01:02:46    101s] Density distribution unevenness ratio (U80) = 1.541%
[11/26 01:02:46    101s] Density distribution unevenness ratio (U90) = 0.000%
[11/26 01:02:46    101s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.007, REAL:0.006, MEM:3742.6M, EPOCH TIME: 1764111766.402333
[11/26 01:02:46    101s] cost 0.865625, thresh 1.000000
[11/26 01:02:46    101s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3742.6M)
[11/26 01:02:46    101s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:02:46    101s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3742.6M, EPOCH TIME: 1764111766.402560
[11/26 01:02:46    101s] Starting refinePlace ...
[11/26 01:02:46    101s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:46    101s] One DDP V2 for no tweak run.
[11/26 01:02:46    101s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:46    101s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3902.6M, EPOCH TIME: 1764111766.414262
[11/26 01:02:46    101s] DDP initSite1 nrRow 58 nrJob 58
[11/26 01:02:46    101s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3902.6M, EPOCH TIME: 1764111766.414366
[11/26 01:02:46    101s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3902.6M, EPOCH TIME: 1764111766.414484
[11/26 01:02:46    101s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3902.6M, EPOCH TIME: 1764111766.414527
[11/26 01:02:46    101s] DDP markSite nrRow 58 nrJob 58
[11/26 01:02:46    101s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:3902.6M, EPOCH TIME: 1764111766.415134
[11/26 01:02:46    101s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3902.6M, EPOCH TIME: 1764111766.415177
[11/26 01:02:46    101s]   Spread Effort: high, pre-route mode, useDDP on.
[11/26 01:02:46    101s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3742.6MB) @(0:01:41 - 0:01:41).
[11/26 01:02:46    101s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:02:46    101s] wireLenOptFixPriorityInst 0 inst fixed
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s] Running Spiral MT with 12 threads  fetchWidth=8 
[11/26 01:02:46    101s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 01:02:46    101s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/26 01:02:46    101s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:02:46    101s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3742.6MB) @(0:01:41 - 0:01:41).
[11/26 01:02:46    101s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:02:46    101s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3742.6MB
[11/26 01:02:46    101s] Statistics of distance of Instance movement in refine placement:
[11/26 01:02:46    101s]   maximum (X+Y) =         0.00 um
[11/26 01:02:46    101s]   mean    (X+Y) =         0.00 um
[11/26 01:02:46    101s] Summary Report:
[11/26 01:02:46    101s] Instances move: 0 (out of 1856 movable)
[11/26 01:02:46    101s] Instances flipped: 0
[11/26 01:02:46    101s] Mean displacement: 0.00 um
[11/26 01:02:46    101s] Max displacement: 0.00 um 
[11/26 01:02:46    101s] Total instances moved : 0
[11/26 01:02:46    101s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.201, REAL:0.125, MEM:3742.6M, EPOCH TIME: 1764111766.527365
[11/26 01:02:46    101s] Total net bbox length = 7.117e+04 (3.432e+04 3.685e+04) (ext = 1.402e+04)
[11/26 01:02:46    101s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3742.6MB
[11/26 01:02:46    101s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3742.6MB) @(0:01:41 - 0:01:41).
[11/26 01:02:46    101s] *** Finished refinePlace (0:01:41 mem=3742.6M) ***
[11/26 01:02:46    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.527567.4
[11/26 01:02:46    101s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.216, REAL:0.140, MEM:3742.6M, EPOCH TIME: 1764111766.528616
[11/26 01:02:46    101s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3742.6M, EPOCH TIME: 1764111766.528659
[11/26 01:02:46    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1856).
[11/26 01:02:46    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:46    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:46    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:46    101s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.011, REAL:0.010, MEM:3734.6M, EPOCH TIME: 1764111766.538475
[11/26 01:02:46    101s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.314, REAL:0.236, MEM:3734.6M, EPOCH TIME: 1764111766.538591
[11/26 01:02:46    101s] **INFO: Flow update: Design timing is met.
[11/26 01:02:46    101s] **INFO: Flow update: Design timing is met.
[11/26 01:02:46    101s] **INFO: Flow update: Design timing is met.
[11/26 01:02:46    101s] Register exp ratio and priority group on 0 nets on 1916 nets : 
[11/26 01:02:46    101s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:02:46    101s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s] Active setup views:
[11/26 01:02:46    101s]  PVT_1_80_V_WC_VIEW
[11/26 01:02:46    101s]   Dominating endpoints: 0
[11/26 01:02:46    101s]   Dominating TNS: -0.000
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s] Extraction called for design 'I2CAndMemory' of instances=1856 and nets=1918 using extraction engine 'preRoute' .
[11/26 01:02:46    101s] PreRoute RC Extraction called for design I2CAndMemory.
[11/26 01:02:46    101s] RC Extraction called in multi-corner(3) mode.
[11/26 01:02:46    101s] RCMode: PreRoute
[11/26 01:02:46    101s]       RC Corner Indexes            0       1       2   
[11/26 01:02:46    101s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:02:46    101s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:02:46    101s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:02:46    101s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:02:46    101s] Shrink Factor                : 1.00000
[11/26 01:02:46    101s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 01:02:46    101s] Using capacitance table file ...
[11/26 01:02:46    101s] RC Grid backup saved.
[11/26 01:02:46    101s] 
[11/26 01:02:46    101s] Trim Metal Layers:
[11/26 01:02:46    101s] LayerId::1 widthSet size::4
[11/26 01:02:46    101s] LayerId::2 widthSet size::4
[11/26 01:02:46    101s] LayerId::3 widthSet size::4
[11/26 01:02:46    101s] LayerId::4 widthSet size::4
[11/26 01:02:46    101s] LayerId::5 widthSet size::4
[11/26 01:02:46    101s] LayerId::6 widthSet size::2
[11/26 01:02:46    101s] Skipped RC grid update for preRoute extraction.
[11/26 01:02:46    101s] eee: pegSigSF::1.070000
[11/26 01:02:46    101s] Initializing multi-corner capacitance tables ... 
[11/26 01:02:46    101s] Initializing multi-corner resistance tables ...
[11/26 01:02:46    101s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:02:46    101s] eee: l::2 avDens::0.213866 usedTrk::889.681068 availTrk::4160.000000 sigTrk::889.681068
[11/26 01:02:46    101s] eee: l::3 avDens::0.241388 usedTrk::1062.108484 availTrk::4400.000000 sigTrk::1062.108484
[11/26 01:02:46    101s] eee: l::4 avDens::0.065341 usedTrk::271.819575 availTrk::4160.000000 sigTrk::271.819575
[11/26 01:02:46    101s] eee: l::5 avDens::0.036715 usedTrk::52.869085 availTrk::1440.000000 sigTrk::52.869085
[11/26 01:02:46    101s] eee: l::6 avDens::0.268677 usedTrk::94.574420 availTrk::352.000000 sigTrk::94.574420
[11/26 01:02:46    101s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:02:46    101s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.347049 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.827800 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:02:46    101s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3647.484M)
[11/26 01:02:46    101s] Skewing Data Summary (End_of_FINAL)
[11/26 01:02:46    101s] --------------------------------------------------
[11/26 01:02:46    101s]  Total skewed count:0
[11/26 01:02:46    101s] --------------------------------------------------
[11/26 01:02:46    101s] Starting delay calculation for Setup views
[11/26 01:02:47    101s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:02:47    101s] #################################################################################
[11/26 01:02:47    101s] # Design Stage: PreRoute
[11/26 01:02:47    101s] # Design Name: I2CAndMemory
[11/26 01:02:47    101s] # Design Mode: 180nm
[11/26 01:02:47    101s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:02:47    101s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:02:47    101s] # Signoff Settings: SI Off 
[11/26 01:02:47    101s] #################################################################################
[11/26 01:02:47    101s] Topological Sorting (REAL = 0:00:00.0, MEM = 3711.6M, InitMEM = 3711.6M)
[11/26 01:02:47    102s] Calculate delays in BcWc mode...
[11/26 01:02:47    102s] Calculate delays in BcWc mode...
[11/26 01:02:47    102s] Start delay calculation (fullDC) (12 T). (MEM=3711.57)
[11/26 01:02:47    102s] End AAE Lib Interpolated Model. (MEM=3723.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:47    102s] Total number of fetched objects 1917
[11/26 01:02:47    103s] Total number of fetched objects 1917
[11/26 01:02:47    103s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:47    103s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:47    103s] End delay calculation. (MEM=4256.06 CPU=0:00:00.9 REAL=0:00:00.0)
[11/26 01:02:47    103s] End delay calculation (fullDC). (MEM=4256.06 CPU=0:00:01.1 REAL=0:00:00.0)
[11/26 01:02:47    103s] *** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 4256.1M) ***
[11/26 01:02:47    103s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:01:43 mem=4253.1M)
[11/26 01:02:47    103s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4253.06 MB )
[11/26 01:02:47    103s] (I)      ==================== Layers =====================
[11/26 01:02:47    103s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:47    103s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:02:47    103s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:47    103s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:02:47    103s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:02:47    103s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:02:47    103s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:02:47    103s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:02:47    103s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:02:47    103s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:02:47    103s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:02:47    103s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:02:47    103s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:02:47    103s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:02:47    103s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:47    103s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:02:47    103s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:02:47    103s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:02:47    103s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:02:47    103s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:02:47    103s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:02:47    103s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:02:47    103s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:47    103s] (I)      Started Import and model ( Curr Mem: 4253.06 MB )
[11/26 01:02:47    103s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:47    103s] (I)      == Non-default Options ==
[11/26 01:02:47    103s] (I)      Build term to term wires                           : false
[11/26 01:02:47    103s] (I)      Maximum routing layer                              : 6
[11/26 01:02:47    103s] (I)      Number of threads                                  : 12
[11/26 01:02:47    103s] (I)      Method to set GCell size                           : row
[11/26 01:02:47    103s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:02:47    103s] (I)      Use row-based GCell size
[11/26 01:02:47    103s] (I)      Use row-based GCell align
[11/26 01:02:47    103s] (I)      layer 0 area = 202000
[11/26 01:02:47    103s] (I)      layer 1 area = 202000
[11/26 01:02:47    103s] (I)      layer 2 area = 202000
[11/26 01:02:47    103s] (I)      layer 3 area = 202000
[11/26 01:02:47    103s] (I)      layer 4 area = 562000
[11/26 01:02:47    103s] (I)      layer 5 area = 10000000
[11/26 01:02:47    103s] (I)      GCell unit size   : 4480
[11/26 01:02:47    103s] (I)      GCell multiplier  : 1
[11/26 01:02:47    103s] (I)      GCell row height  : 4480
[11/26 01:02:47    103s] (I)      Actual row height : 4480
[11/26 01:02:47    103s] (I)      GCell align ref   : 15120 15120
[11/26 01:02:47    103s] [NR-eGR] Track table information for default rule: 
[11/26 01:02:47    103s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:02:47    103s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:02:47    103s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:02:47    103s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:02:47    103s] [NR-eGR] METTP has single uniform track structure
[11/26 01:02:47    103s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:02:47    103s] (I)      ================= Default via ==================
[11/26 01:02:47    103s] (I)      +---+--------------------+---------------------+
[11/26 01:02:47    103s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:02:47    103s] (I)      +---+--------------------+---------------------+
[11/26 01:02:47    103s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:02:47    103s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:02:47    103s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:02:47    103s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:02:47    103s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:02:47    103s] (I)      +---+--------------------+---------------------+
[11/26 01:02:47    103s] [NR-eGR] Read 2709 PG shapes
[11/26 01:02:47    103s] [NR-eGR] Read 0 clock shapes
[11/26 01:02:47    103s] [NR-eGR] Read 0 other shapes
[11/26 01:02:47    103s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:02:47    103s] [NR-eGR] #Instance Blockages : 0
[11/26 01:02:47    103s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:02:47    103s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:02:47    103s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:02:47    103s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:02:47    103s] [NR-eGR] #Other Blockages    : 0
[11/26 01:02:47    103s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:02:47    103s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:02:47    103s] [NR-eGR] Read 1916 nets ( ignored 0 )
[11/26 01:02:47    103s] (I)      early_global_route_priority property id does not exist.
[11/26 01:02:47    103s] (I)      Read Num Blocks=2709  Num Prerouted Wires=0  Num CS=0
[11/26 01:02:47    103s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:47    103s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 0
[11/26 01:02:47    103s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:47    103s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:02:47    103s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:02:47    103s] (I)      Number of ignored nets                =      0
[11/26 01:02:47    103s] (I)      Number of connected nets              =      0
[11/26 01:02:47    103s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:02:47    103s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 01:02:47    103s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:02:47    103s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:02:47    103s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:02:47    103s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:02:47    103s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:02:47    103s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:02:47    103s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:02:47    103s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 01:02:47    103s] (I)      Ndr track 0 does not exist
[11/26 01:02:47    103s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:02:47    103s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:02:47    103s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:02:47    103s] (I)      Site width          :   560  (dbu)
[11/26 01:02:47    103s] (I)      Row height          :  4480  (dbu)
[11/26 01:02:47    103s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:02:47    103s] (I)      GCell width         :  4480  (dbu)
[11/26 01:02:47    103s] (I)      GCell height        :  4480  (dbu)
[11/26 01:02:47    103s] (I)      Grid                :    72    65     6
[11/26 01:02:47    103s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:02:47    103s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:02:47    103s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:02:47    103s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:02:47    103s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:02:47    103s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:02:47    103s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:02:47    103s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:02:47    103s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:02:47    103s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:02:47    103s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:02:47    103s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:02:47    103s] (I)      --------------------------------------------------------
[11/26 01:02:47    103s] 
[11/26 01:02:47    103s] [NR-eGR] ============ Routing rule table ============
[11/26 01:02:47    103s] [NR-eGR] Rule id: 0  Nets: 1916
[11/26 01:02:47    103s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:02:47    103s] (I)                    Layer    2    3    4     5     6 
[11/26 01:02:47    103s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:02:47    103s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:02:47    103s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:02:47    103s] [NR-eGR] ========================================
[11/26 01:02:47    103s] [NR-eGR] 
[11/26 01:02:47    103s] (I)      =============== Blocked Tracks ===============
[11/26 01:02:47    103s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:47    103s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:02:47    103s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:47    103s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:02:47    103s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:02:47    103s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:02:47    103s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:02:47    103s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:02:47    103s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:02:47    103s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:47    103s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4253.06 MB )
[11/26 01:02:47    103s] (I)      Reset routing kernel
[11/26 01:02:47    103s] (I)      Started Global Routing ( Curr Mem: 4253.06 MB )
[11/26 01:02:47    103s] (I)      totalPins=7872  totalGlobalPin=7676 (97.51%)
[11/26 01:02:47    103s] (I)      total 2D Cap : 126283 = (52459 H, 73824 V)
[11/26 01:02:47    103s] [NR-eGR] Layer group 1: route 1916 net(s) in layer range [2, 6]
[11/26 01:02:47    103s] (I)      
[11/26 01:02:47    103s] (I)      ============  Phase 1a Route ============
[11/26 01:02:47    103s] (I)      Usage: 19979 = (9661 H, 10318 V) = (18.42% H, 13.98% V) = (4.328e+04um H, 4.622e+04um V)
[11/26 01:02:47    103s] (I)      
[11/26 01:02:47    103s] (I)      ============  Phase 1b Route ============
[11/26 01:02:47    103s] (I)      Usage: 19979 = (9661 H, 10318 V) = (18.42% H, 13.98% V) = (4.328e+04um H, 4.622e+04um V)
[11/26 01:02:47    103s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.950592e+04um
[11/26 01:02:47    103s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 01:02:47    103s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:02:47    103s] (I)      
[11/26 01:02:47    103s] (I)      ============  Phase 1c Route ============
[11/26 01:02:47    103s] (I)      Usage: 19979 = (9661 H, 10318 V) = (18.42% H, 13.98% V) = (4.328e+04um H, 4.622e+04um V)
[11/26 01:02:47    103s] (I)      
[11/26 01:02:47    103s] (I)      ============  Phase 1d Route ============
[11/26 01:02:47    103s] (I)      Usage: 19979 = (9661 H, 10318 V) = (18.42% H, 13.98% V) = (4.328e+04um H, 4.622e+04um V)
[11/26 01:02:47    103s] (I)      
[11/26 01:02:47    103s] (I)      ============  Phase 1e Route ============
[11/26 01:02:47    103s] (I)      Usage: 19979 = (9661 H, 10318 V) = (18.42% H, 13.98% V) = (4.328e+04um H, 4.622e+04um V)
[11/26 01:02:47    103s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.950592e+04um
[11/26 01:02:47    103s] (I)      
[11/26 01:02:47    103s] (I)      ============  Phase 1l Route ============
[11/26 01:02:47    103s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 01:02:47    103s] (I)      Layer  2:      35211     11029         6           0       36864    ( 0.00%) 
[11/26 01:02:47    103s] (I)      Layer  3:      35903      9782         1           0       36920    ( 0.00%) 
[11/26 01:02:47    103s] (I)      Layer  4:      35211      2522         7           0       36864    ( 0.00%) 
[11/26 01:02:47    103s] (I)      Layer  5:      16045       121         8         284       18176    ( 1.54%) 
[11/26 01:02:47    103s] (I)      Layer  6:       2700         0         0        1526        2160    (41.41%) 
[11/26 01:02:47    103s] (I)      Total:        125070     23454        22        1810      130984    ( 1.36%) 
[11/26 01:02:47    103s] (I)      
[11/26 01:02:47    103s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:02:47    103s] [NR-eGR]                        OverCon           OverCon            
[11/26 01:02:47    103s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 01:02:47    103s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 01:02:47    103s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:02:47    103s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:02:47    103s] [NR-eGR]    MET2 ( 2)         5( 0.11%)         0( 0.00%)   ( 0.11%) 
[11/26 01:02:47    103s] [NR-eGR]    MET3 ( 3)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[11/26 01:02:47    103s] [NR-eGR]    MET4 ( 4)         2( 0.04%)         1( 0.02%)   ( 0.07%) 
[11/26 01:02:47    103s] [NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[11/26 01:02:47    103s] [NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:02:47    103s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:02:47    103s] [NR-eGR]        Total         8( 0.04%)         3( 0.01%)   ( 0.05%) 
[11/26 01:02:47    103s] [NR-eGR] 
[11/26 01:02:47    103s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 4285.06 MB )
[11/26 01:02:47    103s] (I)      total 2D Cap : 126890 = (52640 H, 74250 V)
[11/26 01:02:47    103s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.02% V
[11/26 01:02:47    103s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.07 sec, Curr Mem: 4285.06 MB )
[11/26 01:02:47    103s] (I)      ==================================== Runtime Summary ====================================
[11/26 01:02:47    103s] (I)       Step                                        %      Start     Finish      Real       CPU 
[11/26 01:02:47    103s] (I)      -----------------------------------------------------------------------------------------
[11/26 01:02:47    103s] (I)       Early Global Route kernel             100.00%  40.35 sec  40.42 sec  0.07 sec  0.11 sec 
[11/26 01:02:47    103s] (I)       +-Import and model                     26.74%  40.35 sec  40.37 sec  0.02 sec  0.02 sec 
[11/26 01:02:47    103s] (I)       | +-Create place DB                     9.70%  40.35 sec  40.36 sec  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)       | | +-Import place data                 9.59%  40.35 sec  40.36 sec  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)       | | | +-Read instances and placement    3.20%  40.35 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | +-Read nets                       6.10%  40.36 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | +-Create route DB                    12.50%  40.36 sec  40.37 sec  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)       | | +-Import route data (12T)          12.02%  40.36 sec  40.37 sec  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)       | | | +-Read blockages ( Layer 2-6 )    2.41%  40.36 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | | +-Read routing blockages        0.01%  40.36 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | | +-Read instance blockages       0.75%  40.36 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | | +-Read PG blockages             0.58%  40.36 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | | +-Read clock blockages          0.05%  40.36 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | | +-Read other blockages          0.05%  40.36 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | | +-Read halo blockages           0.03%  40.36 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | | +-Read boundary cut boxes       0.01%  40.36 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | +-Read blackboxes                 0.03%  40.36 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | +-Read prerouted                  1.57%  40.36 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | +-Read unlegalized nets           0.23%  40.36 sec  40.36 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | +-Read nets                       1.23%  40.37 sec  40.37 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | +-Set up via pillars              0.03%  40.37 sec  40.37 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | +-Initialize 3D grid graph        0.09%  40.37 sec  40.37 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | +-Model blockage capacity         2.47%  40.37 sec  40.37 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | | +-Initialize 3D capacity        2.19%  40.37 sec  40.37 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | +-Read aux data                       0.01%  40.37 sec  40.37 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | +-Others data preparation             0.34%  40.37 sec  40.37 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | +-Create route kernel                 3.32%  40.37 sec  40.37 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       +-Global Routing                       65.55%  40.37 sec  40.42 sec  0.05 sec  0.08 sec 
[11/26 01:02:47    103s] (I)       | +-Initialization                      0.74%  40.37 sec  40.37 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | +-Net group 1                        61.99%  40.37 sec  40.42 sec  0.04 sec  0.08 sec 
[11/26 01:02:47    103s] (I)       | | +-Generate topology (12T)          11.26%  40.37 sec  40.38 sec  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)       | | +-Phase 1a                         10.80%  40.38 sec  40.39 sec  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)       | | | +-Pattern routing (12T)           9.61%  40.38 sec  40.39 sec  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)       | | | +-Add via demand to 2D            0.75%  40.39 sec  40.39 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | +-Phase 1b                          0.14%  40.39 sec  40.39 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | +-Phase 1c                          0.03%  40.39 sec  40.39 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | +-Phase 1d                          0.03%  40.39 sec  40.39 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | +-Phase 1e                          0.26%  40.39 sec  40.39 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | | +-Route legalization              0.01%  40.39 sec  40.39 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | | +-Phase 1l                         37.30%  40.39 sec  40.42 sec  0.03 sec  0.06 sec 
[11/26 01:02:47    103s] (I)       | | | +-Layer assignment (12T)         36.60%  40.39 sec  40.42 sec  0.03 sec  0.06 sec 
[11/26 01:02:47    103s] (I)       | +-Clean cong LA                       0.01%  40.42 sec  40.42 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       +-Export 3D cong map                    1.42%  40.42 sec  40.42 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)       | +-Export 2D cong map                  0.24%  40.42 sec  40.42 sec  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)      ==================== Summary by functions =====================
[11/26 01:02:47    103s] (I)       Lv  Step                                %      Real       CPU 
[11/26 01:02:47    103s] (I)      ---------------------------------------------------------------
[11/26 01:02:47    103s] (I)        0  Early Global Route kernel     100.00%  0.07 sec  0.11 sec 
[11/26 01:02:47    103s] (I)        1  Global Routing                 65.55%  0.05 sec  0.08 sec 
[11/26 01:02:47    103s] (I)        1  Import and model               26.74%  0.02 sec  0.02 sec 
[11/26 01:02:47    103s] (I)        1  Export 3D cong map              1.42%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        2  Net group 1                    61.99%  0.04 sec  0.08 sec 
[11/26 01:02:47    103s] (I)        2  Create route DB                12.50%  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)        2  Create place DB                 9.70%  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)        2  Create route kernel             3.32%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        2  Initialization                  0.74%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        2  Others data preparation         0.34%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        2  Export 2D cong map              0.24%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        3  Phase 1l                       37.30%  0.03 sec  0.06 sec 
[11/26 01:02:47    103s] (I)        3  Import route data (12T)        12.02%  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)        3  Generate topology (12T)        11.26%  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)        3  Phase 1a                       10.80%  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)        3  Import place data               9.59%  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)        3  Phase 1e                        0.26%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        3  Phase 1b                        0.14%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        4  Layer assignment (12T)         36.60%  0.03 sec  0.06 sec 
[11/26 01:02:47    103s] (I)        4  Pattern routing (12T)           9.61%  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)        4  Read nets                       7.33%  0.01 sec  0.01 sec 
[11/26 01:02:47    103s] (I)        4  Read instances and placement    3.20%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        4  Model blockage capacity         2.47%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        4  Read blockages ( Layer 2-6 )    2.41%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        4  Read prerouted                  1.57%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        4  Add via demand to 2D            0.75%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        4  Read unlegalized nets           0.23%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        4  Initialize 3D grid graph        0.09%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        4  Set up via pillars              0.03%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        5  Initialize 3D capacity          2.19%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        5  Read instance blockages         0.75%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        5  Read PG blockages               0.58%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[11/26 01:02:47    103s] OPERPROF: Starting HotSpotCal at level 1, MEM:4285.1M, EPOCH TIME: 1764111767.711065
[11/26 01:02:47    103s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:47    103s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 01:02:47    103s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:47    103s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 01:02:47    103s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:47    103s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 01:02:47    103s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 01:02:47    103s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.009, MEM:4285.1M, EPOCH TIME: 1764111767.720439
[11/26 01:02:47    103s] [hotspot] Hotspot report including placement blocked areas
[11/26 01:02:47    103s] OPERPROF: Starting HotSpotCal at level 1, MEM:4285.1M, EPOCH TIME: 1764111767.720704
[11/26 01:02:47    103s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:47    103s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 01:02:47    103s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:47    103s] [hotspot] | normalized |          1.00 |          1.00 |
[11/26 01:02:47    103s] [hotspot] +------------+---------------+---------------+
[11/26 01:02:47    103s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[11/26 01:02:47    103s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[11/26 01:02:47    103s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 01:02:47    103s] [hotspot] +-----+-------------------------------------+---------------+
[11/26 01:02:47    103s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/26 01:02:47    103s] [hotspot] +-----+-------------------------------------+---------------+
[11/26 01:02:47    103s] [hotspot] |  1  |   180.88   288.40   198.80   292.88 |        1.00   |
[11/26 01:02:47    103s] [hotspot] +-----+-------------------------------------+---------------+
[11/26 01:02:47    103s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.006, MEM:4285.1M, EPOCH TIME: 1764111767.726874
[11/26 01:02:47    103s] Reported timing to dir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/Place_Opt
[11/26 01:02:47    103s] **optDesign ... cpu = 0:00:51, real = 0:00:36, mem = 2560.8M, totSessionCpu=0:01:44 **
[11/26 01:02:47    103s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3805.1M, EPOCH TIME: 1764111767.772277
[11/26 01:02:47    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:47    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:47    103s] 
[11/26 01:02:47    103s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:47    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.069, REAL:0.069, MEM:3805.1M, EPOCH TIME: 1764111767.841045
[11/26 01:02:47    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:47    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:50    103s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.297  | 45.297  | 59.361  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3809.0M, EPOCH TIME: 1764111770.138092
[11/26 01:02:50    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:50    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:50    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.069, REAL:0.068, MEM:3810.5M, EPOCH TIME: 1764111770.206577
[11/26 01:02:50    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:50    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:50    104s] Density: 75.073%
Routing Overflow: 0.02% H and 0.02% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3810.5M, EPOCH TIME: 1764111770.221292
[11/26 01:02:50    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:50    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:50    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.068, REAL:0.068, MEM:3810.5M, EPOCH TIME: 1764111770.289130
[11/26 01:02:50    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:50    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:50    104s] **optDesign ... cpu = 0:00:51, real = 0:00:39, mem = 2557.5M, totSessionCpu=0:01:44 **
[11/26 01:02:50    104s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/26 01:02:50    104s] Type 'man IMPOPT-3195' for more detail.
[11/26 01:02:50    104s] *** Finished optDesign ***
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:57.3 real=0:00:44.5)
[11/26 01:02:50    104s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[11/26 01:02:50    104s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.2 real=0:00:03.0)
[11/26 01:02:50    104s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.0 real=0:00:03.6)
[11/26 01:02:50    104s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:14.8 real=0:00:06.4)
[11/26 01:02:50    104s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:06.0 real=0:00:04.8)
[11/26 01:02:50    104s] Deleting Lib Analyzer.
[11/26 01:02:50    104s] clean pInstBBox. size 0
[11/26 01:02:50    104s] All LLGs are deleted
[11/26 01:02:50    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:50    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:50    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3810.5M, EPOCH TIME: 1764111770.370730
[11/26 01:02:50    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3810.5M, EPOCH TIME: 1764111770.370825
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] TimeStamp Deleting Cell Server End ...
[11/26 01:02:50    104s] Disable CTE adjustment.
[11/26 01:02:50    104s] Info: pop threads available for lower-level modules during optimization.
[11/26 01:02:50    104s] #optDebug: fT-D <X 1 0 0 0>
[11/26 01:02:50    104s] VSMManager cleared!
[11/26 01:02:50    104s] **place_opt_design ... cpu = 0:01:08, real = 0:00:51, mem = 3757.5M **
[11/26 01:02:50    104s] *** Finished GigaPlace ***
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] *** Summary of all messages that are not suppressed in this session:
[11/26 01:02:50    104s] Severity  ID               Count  Summary                                  
[11/26 01:02:50    104s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/26 01:02:50    104s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/26 01:02:50    104s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/26 01:02:50    104s] *** Message Summary: 5 warning(s), 0 error(s)
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] *** place_opt_design #1 [finish] : cpu/real = 0:01:07.6/0:00:51.1 (1.3), totSession cpu/real = 0:01:44.2/0:01:36.1 (1.1), mem = 3757.5M
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] =============================================================================================
[11/26 01:02:50    104s]  Final TAT Report : place_opt_design #1                                         21.35-s114_1
[11/26 01:02:50    104s] =============================================================================================
[11/26 01:02:50    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:02:50    104s] ---------------------------------------------------------------------------------------------
[11/26 01:02:50    104s] [ InitOpt                ]      1   0:00:06.4  (  12.6 % )     0:00:08.2 /  0:00:09.1    1.1
[11/26 01:02:50    104s] [ GlobalOpt              ]      1   0:00:03.0  (   5.9 % )     0:00:03.0 /  0:00:03.2    1.1
[11/26 01:02:50    104s] [ DrvOpt                 ]      3   0:00:07.7  (  15.0 % )     0:00:07.7 /  0:00:08.5    1.1
[11/26 01:02:50    104s] [ SimplifyNetlist        ]      1   0:00:03.5  (   6.8 % )     0:00:03.5 /  0:00:03.5    1.0
[11/26 01:02:50    104s] [ SkewPreCTSReport       ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.5
[11/26 01:02:50    104s] [ AreaOpt                ]      3   0:00:03.3  (   6.5 % )     0:00:03.6 /  0:00:04.2    1.2
[11/26 01:02:50    104s] [ ViewPruning            ]      9   0:00:00.2  (   0.4 % )     0:00:00.3 /  0:00:00.6    1.7
[11/26 01:02:50    104s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.9 % )     0:00:04.0 /  0:00:03.0    0.7
[11/26 01:02:50    104s] [ DrvReport              ]      2   0:00:02.1  (   4.1 % )     0:00:02.1 /  0:00:00.2    0.1
[11/26 01:02:50    104s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:02:50    104s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.4
[11/26 01:02:50    104s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:02:50    104s] [ PlacerInterfaceInit    ]      3   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 01:02:50    104s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[11/26 01:02:50    104s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.8
[11/26 01:02:50    104s] [ GlobalPlace            ]      1   0:00:11.2  (  21.9 % )     0:00:11.3 /  0:00:16.0    1.4
[11/26 01:02:50    104s] [ IncrReplace            ]      1   0:00:06.5  (  12.7 % )     0:00:07.0 /  0:00:16.0    2.3
[11/26 01:02:50    104s] [ RefinePlace            ]      2   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.8    1.3
[11/26 01:02:50    104s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.3    1.6
[11/26 01:02:50    104s] [ ExtractRC              ]      3   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 01:02:50    104s] [ TimingUpdate           ]     36   0:00:00.8  (   1.7 % )     0:00:02.3 /  0:00:04.5    2.0
[11/26 01:02:50    104s] [ FullDelayCalc          ]      4   0:00:02.2  (   4.4 % )     0:00:02.2 /  0:00:05.1    2.2
[11/26 01:02:50    104s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.6
[11/26 01:02:50    104s] [ GenerateReports        ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 01:02:50    104s] [ MISC                   ]          0:00:01.5  (   3.0 % )     0:00:01.5 /  0:00:01.5    1.0
[11/26 01:02:50    104s] ---------------------------------------------------------------------------------------------
[11/26 01:02:50    104s]  place_opt_design #1 TOTAL          0:00:51.1  ( 100.0 % )     0:00:51.1 /  0:01:07.6    1.3
[11/26 01:02:50    104s] ---------------------------------------------------------------------------------------------
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] <CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_power_WC.txt -view PVT_1_80_V_WC_VIEW
[11/26 01:02:50    104s] env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Power Net Detected:
[11/26 01:02:50    104s]         Voltage	    Name
[11/26 01:02:50    104s]              0V	    gnd
[11/26 01:02:50    104s]           1.62V	    vdd
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Begin Power Analysis
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s]              0V	    gnd
[11/26 01:02:50    104s]           1.62V	    vdd
[11/26 01:02:50    104s] Begin Processing Timing Library for Power Calculation
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Begin Processing Timing Library for Power Calculation
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Begin Processing Power Net/Grid for Power Calculation
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2496.59MB/5003.92MB/2496.59MB)
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Begin Processing Timing Window Data for Power Calculation
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2496.72MB/5003.92MB/2496.72MB)
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Begin Processing User Attributes
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2496.72MB/5003.92MB/2496.72MB)
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Begin Processing Signal Activity
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2497.22MB/5003.92MB/2497.22MB)
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Begin Power Computation
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s]       ----------------------------------------------------------
[11/26 01:02:50    104s]       # of cell(s) missing both power/leakage table: 0
[11/26 01:02:50    104s]       # of cell(s) missing power table: 0
[11/26 01:02:50    104s]       # of cell(s) missing leakage table: 0
[11/26 01:02:50    104s]       ----------------------------------------------------------
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s]       # of MSMV cell(s) missing power_level: 0
[11/26 01:02:50    104s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2511.72MB/5131.97MB/2511.72MB)
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Begin Processing User Attributes
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2511.97MB/5131.97MB/2511.97MB)
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2511.97MB/5131.97MB/2511.97MB)
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] *



[11/26 01:02:50    104s] Total Power
[11/26 01:02:50    104s] -----------------------------------------------------------------------------------------
[11/26 01:02:50    104s] Total Internal Power:        0.43074024 	   54.1830%
[11/26 01:02:50    104s] Total Switching Power:       0.35990584 	   45.2727%
[11/26 01:02:50    104s] Total Leakage Power:         0.00432666 	    0.5443%
[11/26 01:02:50    104s] Total Power:                 0.79497274
[11/26 01:02:50    104s] -----------------------------------------------------------------------------------------
[11/26 01:02:50    104s] Processing average sequential pin duty cycle 
[11/26 01:02:50    104s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:02:50    104s] Summary for sequential cells identification: 
[11/26 01:02:50    104s]   Identified SBFF number: 128
[11/26 01:02:50    104s]   Identified MBFF number: 0
[11/26 01:02:50    104s]   Identified SB Latch number: 0
[11/26 01:02:50    104s]   Identified MB Latch number: 0
[11/26 01:02:50    104s]   Not identified SBFF number: 0
[11/26 01:02:50    104s]   Not identified MBFF number: 0
[11/26 01:02:50    104s]   Not identified SB Latch number: 0
[11/26 01:02:50    104s]   Not identified MB Latch number: 0
[11/26 01:02:50    104s]   Number of sequential cells which are not FFs: 94
[11/26 01:02:50    104s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:02:50    104s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:02:50    104s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:02:50    104s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:02:50    104s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:02:50    104s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:02:50    104s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:02:50    104s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:02:50    104s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:02:50    104s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:02:50    104s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:02:50    104s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:02:50    104s] TLC MultiMap info (StdDelay):
[11/26 01:02:50    104s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:02:50    104s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:02:50    104s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:02:50    104s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:02:50    104s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:02:50    104s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:02:50    104s]  Setting StdDelay to: 97.6ps
[11/26 01:02:50    104s] 
[11/26 01:02:50    104s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:02:50    104s] <CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_power_TYP.txt -view PVT_1_80_V_TYP_VIEW
[11/26 01:02:50    104s] env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:02:50    105s]              0V	    gnd
[11/26 01:02:50    105s]            1.8V	    vdd
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] Begin Power Analysis
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s]              0V	    gnd
[11/26 01:02:50    105s]            1.8V	    vdd
[11/26 01:02:50    105s] Begin Processing Timing Library for Power Calculation
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] Begin Processing Timing Library for Power Calculation
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] Begin Processing Power Net/Grid for Power Calculation
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2512.84MB/5133.97MB/2512.84MB)
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] Begin Processing Timing Window Data for Power Calculation
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2512.84MB/5133.97MB/2512.84MB)
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] Begin Processing User Attributes
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2512.84MB/5133.97MB/2512.84MB)
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] Begin Processing Signal Activity
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2512.84MB/5133.97MB/2512.84MB)
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] Begin Power Computation
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s]       ----------------------------------------------------------
[11/26 01:02:50    105s]       # of cell(s) missing both power/leakage table: 0
[11/26 01:02:50    105s]       # of cell(s) missing power table: 0
[11/26 01:02:50    105s]       # of cell(s) missing leakage table: 0
[11/26 01:02:50    105s]       ----------------------------------------------------------
[11/26 01:02:50    105s] 
[11/26 01:02:50    105s] 
[11/26 01:02:51    105s]       # of MSMV cell(s) missing power_level: 0
[11/26 01:02:51    105s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.72MB/5133.97MB/2515.72MB)
[11/26 01:02:51    105s] 
[11/26 01:02:51    105s] Begin Processing User Attributes
[11/26 01:02:51    105s] 
[11/26 01:02:51    105s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.72MB/5133.97MB/2515.72MB)
[11/26 01:02:51    105s] 
[11/26 01:02:51    105s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.72MB/5133.97MB/2515.72MB)
[11/26 01:02:51    105s] 
[11/26 01:02:51    105s] *



[11/26 01:02:51    105s] Total Power
[11/26 01:02:51    105s] -----------------------------------------------------------------------------------------
[11/26 01:02:51    105s] Total Internal Power:        0.47307956 	   51.9530%
[11/26 01:02:51    105s] Total Switching Power:       0.43750104 	   48.0458%
[11/26 01:02:51    105s] Total Leakage Power:         0.00001105 	    0.0012%
[11/26 01:02:51    105s] Total Power:                 0.91059165
[11/26 01:02:51    105s] -----------------------------------------------------------------------------------------
[11/26 01:02:51    105s] Processing average sequential pin duty cycle 
[11/26 01:02:51    105s] <CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_power_BC.txt -view PVT_1_80_V_BC_VIEW
[11/26 01:02:51    105s] env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:02:51    105s] 
[11/26 01:02:51    105s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:02:51    105s] 
[11/26 01:02:51    105s] TimeStamp Deleting Cell Server End ...
[11/26 01:02:51    105s]              0V	    gnd
[11/26 01:02:51    105s]           1.98V	    vdd
[11/26 01:02:51    105s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:02:51    105s] #################################################################################
[11/26 01:02:51    105s] # Design Stage: PreRoute
[11/26 01:02:51    105s] # Design Name: I2CAndMemory
[11/26 01:02:51    105s] # Design Mode: 180nm
[11/26 01:02:51    105s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:02:51    105s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:02:51    105s] # Signoff Settings: SI Off 
[11/26 01:02:51    105s] #################################################################################
[11/26 01:02:51    105s] Topological Sorting (REAL = 0:00:00.0, MEM = 3747.9M, InitMEM = 3747.9M)
[11/26 01:02:51    105s] Calculate delays in BcWc mode...
[11/26 01:02:51    105s] Calculate delays in BcWc mode...
[11/26 01:02:51    105s] Start delay calculation (fullDC) (12 T). (MEM=3747.9)
[11/26 01:02:51    105s] *** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
[11/26 01:02:51    105s] End AAE Lib Interpolated Model. (MEM=3759.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:51    106s] Total number of fetched objects 1917
[11/26 01:02:51    106s] Total number of fetched objects 1917
[11/26 01:02:51    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:51    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:51    106s] End delay calculation. (MEM=4280.34 CPU=0:00:00.7 REAL=0:00:00.0)
[11/26 01:02:51    106s] End delay calculation (fullDC). (MEM=4280.34 CPU=0:00:00.9 REAL=0:00:00.0)
[11/26 01:02:51    106s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 4280.3M) ***
[11/26 01:02:51    106s] 
[11/26 01:02:51    106s] Begin Power Analysis
[11/26 01:02:51    106s] 
[11/26 01:02:51    106s]              0V	    gnd
[11/26 01:02:51    106s]           1.98V	    vdd
[11/26 01:02:51    106s] Begin Processing Timing Library for Power Calculation
[11/26 01:02:51    106s] 
[11/26 01:02:51    106s] Begin Processing Timing Library for Power Calculation
[11/26 01:02:51    106s] 
[11/26 01:02:51    106s] 
[11/26 01:02:51    106s] 
[11/26 01:02:51    106s] Begin Processing Power Net/Grid for Power Calculation
[11/26 01:02:51    106s] 
[11/26 01:02:51    106s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2623.59MB/5550.76MB/2623.59MB)
[11/26 01:02:51    106s] 
[11/26 01:02:51    106s] Begin Processing Timing Window Data for Power Calculation
[11/26 01:02:51    106s] 
[11/26 01:02:51    106s] clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2623.59MB/5550.76MB/2623.59MB)
[11/26 01:02:51    106s] 
[11/26 01:02:51    106s] Begin Processing User Attributes
[11/26 01:02:51    106s] 
[11/26 01:02:51    106s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2623.59MB/5550.76MB/2623.59MB)
[11/26 01:02:51    106s] 
[11/26 01:02:51    106s] Begin Processing Signal Activity
[11/26 01:02:51    106s] 
[11/26 01:02:52    107s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2623.59MB/5550.76MB/2623.59MB)
[11/26 01:02:52    107s] 
[11/26 01:02:52    107s] Begin Power Computation
[11/26 01:02:52    107s] 
[11/26 01:02:52    107s]       ----------------------------------------------------------
[11/26 01:02:52    107s]       # of cell(s) missing both power/leakage table: 0
[11/26 01:02:52    107s]       # of cell(s) missing power table: 0
[11/26 01:02:52    107s]       # of cell(s) missing leakage table: 0
[11/26 01:02:52    107s]       ----------------------------------------------------------
[11/26 01:02:52    107s] 
[11/26 01:02:52    107s] 
[11/26 01:02:52    107s]       # of MSMV cell(s) missing power_level: 0
[11/26 01:02:52    107s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2634.34MB/5678.81MB/2634.34MB)
[11/26 01:02:52    107s] 
[11/26 01:02:52    107s] Begin Processing User Attributes
[11/26 01:02:52    107s] 
[11/26 01:02:52    107s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2634.34MB/5678.81MB/2634.34MB)
[11/26 01:02:52    107s] 
[11/26 01:02:52    107s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2634.34MB/5678.81MB/2634.34MB)
[11/26 01:02:52    107s] 
[11/26 01:02:52    107s] *



[11/26 01:02:52    107s] Total Power
[11/26 01:02:52    107s] -----------------------------------------------------------------------------------------
[11/26 01:02:52    107s] Total Internal Power:        0.54294184 	   82.0869%
[11/26 01:02:52    107s] Total Switching Power:       0.11848146 	   17.9131%
[11/26 01:02:52    107s] Total Leakage Power:         0.00000014 	    0.0000%
[11/26 01:02:52    107s] Total Power:                 0.66142344
[11/26 01:02:52    107s] -----------------------------------------------------------------------------------------
[11/26 01:02:52    107s] Processing average sequential pin duty cycle 
[11/26 01:02:52    107s] 
[11/26 01:02:52    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:02:52    107s] Summary for sequential cells identification: 
[11/26 01:02:52    107s]   Identified SBFF number: 128
[11/26 01:02:52    107s]   Identified MBFF number: 0
[11/26 01:02:52    107s]   Identified SB Latch number: 0
[11/26 01:02:52    107s]   Identified MB Latch number: 0
[11/26 01:02:52    107s]   Not identified SBFF number: 0
[11/26 01:02:52    107s]   Not identified MBFF number: 0
[11/26 01:02:52    107s]   Not identified SB Latch number: 0
[11/26 01:02:52    107s]   Not identified MB Latch number: 0
[11/26 01:02:52    107s]   Number of sequential cells which are not FFs: 94
[11/26 01:02:52    107s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:02:52    107s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:02:52    107s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:02:52    107s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:02:52    107s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:02:52    107s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:02:52    107s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:02:52    107s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:02:52    107s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:02:52    107s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:02:52    107s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:02:52    107s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:02:52    107s] TLC MultiMap info (StdDelay):
[11/26 01:02:52    107s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:02:52    107s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:02:52    107s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:02:52    107s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:02:52    107s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:02:52    107s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:02:52    107s]  Setting StdDelay to: 97.6ps
[11/26 01:02:52    107s] 
[11/26 01:02:52    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:02:52    107s] <CMD> report_timing > ${REPORTS_DIR}/Post_Place/${MODE}_Place_timing.txt
[11/26 01:02:52    107s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:02:52    107s] #################################################################################
[11/26 01:02:52    107s] # Design Stage: PreRoute
[11/26 01:02:52    107s] # Design Name: I2CAndMemory
[11/26 01:02:52    107s] # Design Mode: 180nm
[11/26 01:02:52    107s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:02:52    107s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:02:52    107s] # Signoff Settings: SI Off 
[11/26 01:02:52    107s] #################################################################################
[11/26 01:02:52    107s] Topological Sorting (REAL = 0:00:00.0, MEM = 4292.7M, InitMEM = 4292.7M)
[11/26 01:02:52    107s] Calculate delays in BcWc mode...
[11/26 01:02:52    107s] Calculate delays in BcWc mode...
[11/26 01:02:52    107s] Start delay calculation (fullDC) (12 T). (MEM=4292.73)
[11/26 01:02:52    107s] *** Calculating scaling factor for PVT_1_80_V_WC_LIBS libraries using the default operating condition of each library.
[11/26 01:02:52    107s] End AAE Lib Interpolated Model. (MEM=4304.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:52    108s] Total number of fetched objects 1917
[11/26 01:02:52    108s] Total number of fetched objects 1917
[11/26 01:02:52    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:52    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:52    108s] End delay calculation. (MEM=4392.45 CPU=0:00:00.8 REAL=0:00:00.0)
[11/26 01:02:52    108s] End delay calculation (fullDC). (MEM=4392.45 CPU=0:00:01.0 REAL=0:00:00.0)
[11/26 01:02:52    108s] *** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 4392.4M) ***
[11/26 01:02:52    108s] <CMD> report_area > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_area.txt
[11/26 01:02:52    108s] <CMD> checkPlace > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_Place/MMMC_Place_check_placement.txt
[11/26 01:02:52    108s] OPERPROF: Starting checkPlace at level 1, MEM:4389.4M, EPOCH TIME: 1764111772.945917
[11/26 01:02:52    108s] Processing tracks to init pin-track alignment.
[11/26 01:02:52    108s] z: 2, totalTracks: 1
[11/26 01:02:52    108s] z: 4, totalTracks: 1
[11/26 01:02:52    108s] z: 6, totalTracks: 1
[11/26 01:02:52    108s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:02:52    108s] All LLGs are deleted
[11/26 01:02:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:52    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4389.4M, EPOCH TIME: 1764111772.955253
[11/26 01:02:52    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:4389.4M, EPOCH TIME: 1764111772.956401
[11/26 01:02:52    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4389.4M, EPOCH TIME: 1764111772.956548
[11/26 01:02:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:52    108s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4581.4M, EPOCH TIME: 1764111772.962216
[11/26 01:02:52    108s] Max number of tech site patterns supported in site array is 256.
[11/26 01:02:52    108s] Core basic site is core_hd
[11/26 01:02:53    108s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4581.4M, EPOCH TIME: 1764111773.016435
[11/26 01:02:53    108s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 01:02:53    108s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 01:02:53    108s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.013, REAL:0.011, MEM:4613.4M, EPOCH TIME: 1764111773.027305
[11/26 01:02:53    108s] SiteArray: non-trimmed site array dimensions = 58 x 520
[11/26 01:02:53    108s] SiteArray: use 225,280 bytes
[11/26 01:02:53    108s] SiteArray: current memory after site array memory allocation 4613.4M
[11/26 01:02:53    108s] SiteArray: FP blocked sites are writable
[11/26 01:02:53    108s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:02:53    108s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:4581.4M, EPOCH TIME: 1764111773.035207
[11/26 01:02:53    108s] Process 1068 wires and vias for routing blockage analysis
[11/26 01:02:53    108s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.029, REAL:0.015, MEM:4613.4M, EPOCH TIME: 1764111773.050198
[11/26 01:02:53    108s] SiteArray: number of non floorplan blocked sites for llg default is 30160
[11/26 01:02:53    108s] Atter site array init, number of instance map data is 0.
[11/26 01:02:53    108s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.108, REAL:0.092, MEM:4613.4M, EPOCH TIME: 1764111773.053788
[11/26 01:02:53    108s] 
[11/26 01:02:53    108s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:02:53    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.116, REAL:0.099, MEM:4421.4M, EPOCH TIME: 1764111773.055232
[11/26 01:02:53    108s] Begin checking placement ... (start mem=4389.4M, init mem=4421.4M)
[11/26 01:02:53    108s] Begin checking exclusive groups violation ...
[11/26 01:02:53    108s] There are 0 groups to check, max #box is 0, total #box is 0
[11/26 01:02:53    108s] Finished checking exclusive groups violations. Found 0 Vio.
[11/26 01:02:53    109s] 
[11/26 01:02:53    109s] Running CheckPlace using 12 threads!...
[11/26 01:02:53    109s] 
[11/26 01:02:53    109s] ...checkPlace MT is done!
[11/26 01:02:53    109s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4421.4M, EPOCH TIME: 1764111773.073654
[11/26 01:02:53    109s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:4421.4M, EPOCH TIME: 1764111773.075166
[11/26 01:02:53    109s] *info: Placed = 1856          
[11/26 01:02:53    109s] *info: Unplaced = 0           
[11/26 01:02:53    109s] Placement Density:75.07%(56804/75665)
[11/26 01:02:53    109s] Placement Density (including fixed std cells):75.07%(56804/75665)
[11/26 01:02:53    109s] All LLGs are deleted
[11/26 01:02:53    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1856).
[11/26 01:02:53    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:53    109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4421.4M, EPOCH TIME: 1764111773.078389
[11/26 01:02:53    109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:4421.4M, EPOCH TIME: 1764111773.079369
[11/26 01:02:53    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:53    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:02:53    109s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4421.4M)
[11/26 01:02:53    109s] OPERPROF: Finished checkPlace at level 1, CPU:0.172, REAL:0.136, MEM:4421.4M, EPOCH TIME: 1764111773.082378
[11/26 01:02:53    109s] <CMD> saveDesign /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc
[11/26 01:02:53    109s] #% Begin save design ... (date=11/26 01:02:53, mem=2683.6M)
[11/26 01:02:53    109s] % Begin Save ccopt configuration ... (date=11/26 01:02:53, mem=2683.6M)
[11/26 01:02:53    109s] % End Save ccopt configuration ... (date=11/26 01:02:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2683.6M, current mem=2683.6M)
[11/26 01:02:53    109s] % Begin Save netlist data ... (date=11/26 01:02:53, mem=2683.6M)
[11/26 01:02:53    109s] Writing Binary DB to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp/vbin/I2CAndMemory.v.bin in multi-threaded mode...
[11/26 01:02:53    109s] % End Save netlist data ... (date=11/26 01:02:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2684.9M, current mem=2684.9M)
[11/26 01:02:53    109s] Saving symbol-table file in separate thread ...
[11/26 01:02:53    109s] Saving congestion map file in separate thread ...
[11/26 01:02:53    109s] Saving congestion map file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp/I2CAndMemory.route.congmap.gz ...
[11/26 01:02:53    109s] % Begin Save AAE data ... (date=11/26 01:02:53, mem=2685.2M)
[11/26 01:02:53    109s] Saving AAE Data ...
[11/26 01:02:53    109s] % End Save AAE data ... (date=11/26 01:02:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2685.3M, current mem=2685.3M)
[11/26 01:02:53    109s] Saving preference file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp/gui.pref.tcl ...
[11/26 01:02:53    109s] Saving mode setting ...
[11/26 01:02:53    109s] Saving global file ...
[11/26 01:02:53    109s] Saving Drc markers ...
[11/26 01:02:53    109s] ... No Drc file written since there is no markers found.
[11/26 01:02:53    109s] Saving special route data file in separate thread ...
[11/26 01:02:53    109s] Saving PG file in separate thread ...
[11/26 01:02:53    109s] Saving placement file in separate thread ...
[11/26 01:02:53    109s] Saving route file in separate thread ...
[11/26 01:02:53    109s] Saving property file in separate thread ...
[11/26 01:02:53    109s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 01:02:53    109s] Saving PG file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp/I2CAndMemory.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Nov 26 01:02:53 2025)
[11/26 01:02:53    109s] Save Adaptive View Pruning View Names to Binary file
[11/26 01:02:53    109s] PVT_1_80_V_WC_VIEW
[11/26 01:02:53    109s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:02:53    109s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3993.0M) ***
[11/26 01:02:53    109s] Saving property file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp/I2CAndMemory.prop
[11/26 01:02:53    109s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3993.0M) ***
[11/26 01:02:53    109s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3993.0M) ***
[11/26 01:02:53    109s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:02:53    109s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:02:54    109s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3993.0M) ***
[11/26 01:02:54    109s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[11/26 01:02:54    109s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:02:54    109s] Saving rc congestion map /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp/I2CAndMemory.congmap.gz ...
[11/26 01:02:54    109s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:02:54    109s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:02:54    109s] % Begin Save power constraints data ... (date=11/26 01:02:54, mem=2686.5M)
[11/26 01:02:54    109s] % End Save power constraints data ... (date=11/26 01:02:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2686.5M, current mem=2686.5M)
[11/26 01:02:55    109s] Generated self-contained design Top_MMMC_2_Post_Place_Pre_GRoute.enc.dat.tmp
[11/26 01:02:56    109s] #% End save design ... (date=11/26 01:02:56, total cpu=0:00:00.7, real=0:00:03.0, peak res=2686.8M, current mem=2686.8M)
[11/26 01:02:56    109s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 01:02:56    109s] 
[11/26 01:02:56    109s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 6 -earlyGlobalHonorMsvRouteConstraint true -earlyGlobalRoutePartitionPinGuide true
[11/26 01:02:56    109s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/26 01:02:56    109s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/26 01:02:56    109s] <CMD> earlyGlobalRoute
[11/26 01:02:56    109s] #% Begin earlyGlobalRoute (date=11/26 01:02:56, mem=2686.8M)
[11/26 01:02:56    109s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3965.19 MB )
[11/26 01:02:56    109s] (I)      ==================== Layers =====================
[11/26 01:02:56    109s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:56    109s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:02:56    109s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:56    109s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:02:56    109s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:02:56    109s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:02:56    109s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:02:56    109s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:02:56    109s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:02:56    109s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:02:56    109s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:02:56    109s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:02:56    109s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:02:56    109s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:02:56    109s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:56    109s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:02:56    109s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:02:56    109s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:02:56    109s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:02:56    109s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:02:56    109s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:02:56    109s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:02:56    109s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:02:56    109s] (I)      Started Import and model ( Curr Mem: 3965.19 MB )
[11/26 01:02:56    109s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:02:56    109s] (I)      == Non-default Options ==
[11/26 01:02:56    109s] (I)      Honor MSV route constraint                         : true
[11/26 01:02:56    109s] (I)      Maximum routing layer                              : 6
[11/26 01:02:56    109s] (I)      Number of threads                                  : 12
[11/26 01:02:56    109s] (I)      Method to set GCell size                           : row
[11/26 01:02:56    109s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:02:56    109s] (I)      Use row-based GCell size
[11/26 01:02:56    109s] (I)      Use row-based GCell align
[11/26 01:02:56    109s] (I)      layer 0 area = 202000
[11/26 01:02:56    109s] (I)      layer 1 area = 202000
[11/26 01:02:56    109s] (I)      layer 2 area = 202000
[11/26 01:02:56    109s] (I)      layer 3 area = 202000
[11/26 01:02:56    109s] (I)      layer 4 area = 562000
[11/26 01:02:56    109s] (I)      layer 5 area = 10000000
[11/26 01:02:56    109s] (I)      GCell unit size   : 4480
[11/26 01:02:56    109s] (I)      GCell multiplier  : 1
[11/26 01:02:56    109s] (I)      GCell row height  : 4480
[11/26 01:02:56    109s] (I)      Actual row height : 4480
[11/26 01:02:56    109s] (I)      GCell align ref   : 15120 15120
[11/26 01:02:56    109s] [NR-eGR] Track table information for default rule: 
[11/26 01:02:56    109s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:02:56    109s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:02:56    109s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:02:56    109s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:02:56    109s] [NR-eGR] METTP has single uniform track structure
[11/26 01:02:56    109s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:02:56    109s] (I)      ================= Default via ==================
[11/26 01:02:56    109s] (I)      +---+--------------------+---------------------+
[11/26 01:02:56    109s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:02:56    109s] (I)      +---+--------------------+---------------------+
[11/26 01:02:56    109s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:02:56    109s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:02:56    109s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:02:56    109s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:02:56    109s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:02:56    109s] (I)      +---+--------------------+---------------------+
[11/26 01:02:56    109s] [NR-eGR] Read 2709 PG shapes
[11/26 01:02:56    109s] [NR-eGR] Read 0 clock shapes
[11/26 01:02:56    109s] [NR-eGR] Read 0 other shapes
[11/26 01:02:56    109s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:02:56    109s] [NR-eGR] #Instance Blockages : 0
[11/26 01:02:56    109s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:02:56    109s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:02:56    109s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:02:56    109s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:02:56    109s] [NR-eGR] #Other Blockages    : 0
[11/26 01:02:56    109s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:02:56    109s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:02:56    109s] [NR-eGR] Read 1916 nets ( ignored 0 )
[11/26 01:02:56    109s] (I)      Read net coloring for 3 partition with 1 color combinations for 1916 nets
[11/26 01:02:56    109s] (I)      early_global_route_priority property id does not exist.
[11/26 01:02:56    109s] (I)      Read Num Blocks=2709  Num Prerouted Wires=0  Num CS=0
[11/26 01:02:56    109s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:56    109s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 0
[11/26 01:02:56    109s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 0
[11/26 01:02:56    109s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:02:56    109s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:02:56    109s] (I)      Number of ignored nets                =      0
[11/26 01:02:56    109s] (I)      Number of connected nets              =      0
[11/26 01:02:56    109s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:02:56    109s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 01:02:56    109s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:02:56    109s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:02:56    109s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:02:56    109s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:02:56    109s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:02:56    109s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:02:56    109s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:02:56    109s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 01:02:56    109s] (I)      Ndr track 0 does not exist
[11/26 01:02:56    109s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:02:56    109s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:02:56    109s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:02:56    109s] (I)      Site width          :   560  (dbu)
[11/26 01:02:56    109s] (I)      Row height          :  4480  (dbu)
[11/26 01:02:56    109s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:02:56    109s] (I)      GCell width         :  4480  (dbu)
[11/26 01:02:56    109s] (I)      GCell height        :  4480  (dbu)
[11/26 01:02:56    109s] (I)      Grid                :    72    65     6
[11/26 01:02:56    109s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:02:56    109s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:02:56    109s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:02:56    109s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:02:56    109s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:02:56    109s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:02:56    109s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:02:56    109s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:02:56    109s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:02:56    109s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:02:56    109s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:02:56    109s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:02:56    109s] (I)      --------------------------------------------------------
[11/26 01:02:56    109s] 
[11/26 01:02:56    109s] [NR-eGR] ============ Routing rule table ============
[11/26 01:02:56    109s] [NR-eGR] Rule id: 0  Nets: 1916
[11/26 01:02:56    109s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:02:56    109s] (I)                    Layer    2    3    4     5     6 
[11/26 01:02:56    109s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:02:56    109s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:02:56    109s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:02:56    109s] [NR-eGR] ========================================
[11/26 01:02:56    109s] [NR-eGR] 
[11/26 01:02:56    109s] (I)      =============== Blocked Tracks ===============
[11/26 01:02:56    109s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:56    109s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:02:56    109s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:56    109s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:02:56    109s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:02:56    109s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:02:56    109s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:02:56    109s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:02:56    109s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:02:56    109s] (I)      +-------+---------+----------+---------------+
[11/26 01:02:56    109s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3981.19 MB )
[11/26 01:02:56    109s] (I)      Reset routing kernel
[11/26 01:02:56    109s] (I)      Started Global Routing ( Curr Mem: 3981.19 MB )
[11/26 01:02:56    109s] (I)      totalPins=7872  totalGlobalPin=7676 (97.51%)
[11/26 01:02:56    109s] (I)      total 2D Cap : 126283 = (52459 H, 73824 V)
[11/26 01:02:56    109s] [NR-eGR] Layer group 1: route 1916 net(s) in layer range [2, 6]
[11/26 01:02:56    109s] (I)      
[11/26 01:02:56    109s] (I)      ============  Phase 1a Route ============
[11/26 01:02:56    109s] (I)      Usage: 20000 = (9661 H, 10339 V) = (18.42% H, 14.00% V) = (4.328e+04um H, 4.632e+04um V)
[11/26 01:02:56    109s] (I)      
[11/26 01:02:56    109s] (I)      ============  Phase 1b Route ============
[11/26 01:02:56    110s] (I)      Usage: 20000 = (9661 H, 10339 V) = (18.42% H, 14.00% V) = (4.328e+04um H, 4.632e+04um V)
[11/26 01:02:56    110s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+04um
[11/26 01:02:56    110s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 01:02:56    110s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:02:56    110s] (I)      
[11/26 01:02:56    110s] (I)      ============  Phase 1c Route ============
[11/26 01:02:56    110s] (I)      Level2 Grid: 15 x 13
[11/26 01:02:56    110s] (I)      Usage: 20001 = (9661 H, 10340 V) = (18.42% H, 14.01% V) = (4.328e+04um H, 4.632e+04um V)
[11/26 01:02:56    110s] (I)      
[11/26 01:02:56    110s] (I)      ============  Phase 1d Route ============
[11/26 01:02:56    110s] (I)      Usage: 20001 = (9661 H, 10340 V) = (18.42% H, 14.01% V) = (4.328e+04um H, 4.632e+04um V)
[11/26 01:02:56    110s] (I)      
[11/26 01:02:56    110s] (I)      ============  Phase 1e Route ============
[11/26 01:02:56    110s] (I)      Usage: 20001 = (9661 H, 10340 V) = (18.42% H, 14.01% V) = (4.328e+04um H, 4.632e+04um V)
[11/26 01:02:56    110s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960448e+04um
[11/26 01:02:56    110s] (I)      
[11/26 01:02:56    110s] (I)      ============  Phase 1l Route ============
[11/26 01:02:56    110s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 01:02:56    110s] (I)      Layer  2:      35211     10897         6           0       36864    ( 0.00%) 
[11/26 01:02:56    110s] (I)      Layer  3:      35903      9757         1           0       36920    ( 0.00%) 
[11/26 01:02:56    110s] (I)      Layer  4:      35211      2662         4           0       36864    ( 0.00%) 
[11/26 01:02:56    110s] (I)      Layer  5:      16045       154         8         284       18176    ( 1.54%) 
[11/26 01:02:56    110s] (I)      Layer  6:       2700         0         0        1526        2160    (41.41%) 
[11/26 01:02:56    110s] (I)      Total:        125070     23470        19        1810      130984    ( 1.36%) 
[11/26 01:02:56    110s] (I)      
[11/26 01:02:56    110s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:02:56    110s] [NR-eGR]                        OverCon           OverCon            
[11/26 01:02:56    110s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 01:02:56    110s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 01:02:56    110s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:02:56    110s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:02:56    110s] [NR-eGR]    MET2 ( 2)         5( 0.11%)         0( 0.00%)   ( 0.11%) 
[11/26 01:02:56    110s] [NR-eGR]    MET3 ( 3)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[11/26 01:02:56    110s] [NR-eGR]    MET4 ( 4)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/26 01:02:56    110s] [NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[11/26 01:02:56    110s] [NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:02:56    110s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:02:56    110s] [NR-eGR]        Total         8( 0.04%)         2( 0.01%)   ( 0.05%) 
[11/26 01:02:56    110s] [NR-eGR] 
[11/26 01:02:56    110s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.13 sec, Curr Mem: 3989.19 MB )
[11/26 01:02:56    110s] (I)      total 2D Cap : 126890 = (52640 H, 74250 V)
[11/26 01:02:56    110s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[11/26 01:02:56    110s] (I)      ============= Track Assignment ============
[11/26 01:02:56    110s] (I)      Started Track Assignment (12T) ( Curr Mem: 3989.19 MB )
[11/26 01:02:56    110s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/26 01:02:56    110s] (I)      Run Multi-thread track assignment
[11/26 01:02:56    110s] (I)      Finished Track Assignment (12T) ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 3989.19 MB )
[11/26 01:02:56    110s] (I)      Started Export ( Curr Mem: 3989.19 MB )
[11/26 01:02:56    110s] [NR-eGR]                 Length (um)   Vias 
[11/26 01:02:56    110s] [NR-eGR] -----------------------------------
[11/26 01:02:56    110s] [NR-eGR]  MET1    (1H)             0   7572 
[11/26 01:02:56    110s] [NR-eGR]  MET2    (2V)         38084  11800 
[11/26 01:02:56    110s] [NR-eGR]  MET3    (3H)         44638    922 
[11/26 01:02:56    110s] [NR-eGR]  MET4    (4V)         11960     71 
[11/26 01:02:56    110s] [NR-eGR]  METTP   (5H)           668      6 
[11/26 01:02:56    110s] [NR-eGR]  METTPL  (6V)             4      0 
[11/26 01:02:56    110s] [NR-eGR] -----------------------------------
[11/26 01:02:56    110s] [NR-eGR]          Total        95354  20371 
[11/26 01:02:56    110s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:02:56    110s] [NR-eGR] Total half perimeter of net bounding box: 71168um
[11/26 01:02:56    110s] [NR-eGR] Total length: 95354um, number of vias: 20371
[11/26 01:02:56    110s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:02:56    110s] [NR-eGR] Total eGR-routed clock nets wire length: 6174um, number of vias: 1850
[11/26 01:02:56    110s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:02:56    110s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3971.58 MB )
[11/26 01:02:56    110s] Saved RC grid cleaned up.
[11/26 01:02:56    110s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.45 sec, Real: 0.25 sec, Curr Mem: 3918.58 MB )
[11/26 01:02:56    110s] (I)      ==================================== Runtime Summary =====================================
[11/26 01:02:56    110s] (I)       Step                                         %      Start     Finish      Real       CPU 
[11/26 01:02:56    110s] (I)      ------------------------------------------------------------------------------------------
[11/26 01:02:56    110s] (I)       Early Global Route kernel              100.00%  48.89 sec  49.14 sec  0.25 sec  0.45 sec 
[11/26 01:02:56    110s] (I)       +-Import and model                       8.19%  48.90 sec  48.92 sec  0.02 sec  0.02 sec 
[11/26 01:02:56    110s] (I)       | +-Create place DB                      2.77%  48.90 sec  48.90 sec  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)       | | +-Import place data                  2.74%  48.90 sec  48.90 sec  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)       | | | +-Read instances and placement     0.96%  48.90 sec  48.90 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | +-Read nets                        1.70%  48.90 sec  48.90 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | +-Create route DB                      4.14%  48.90 sec  48.91 sec  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)       | | +-Import route data (12T)            4.01%  48.90 sec  48.91 sec  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)       | | | +-Read blockages ( Layer 2-6 )     0.65%  48.90 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | | +-Read routing blockages         0.00%  48.90 sec  48.90 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | | +-Read instance blockages        0.21%  48.90 sec  48.90 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | | +-Read PG blockages              0.15%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | | +-Read clock blockages           0.01%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | | +-Read other blockages           0.01%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | | +-Read halo blockages            0.01%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | | +-Read boundary cut boxes        0.01%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | +-Read blackboxes                  0.01%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | +-Read prerouted                   0.45%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | +-Read unlegalized nets            0.06%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | +-Read nets                        0.34%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | +-Reading MSV/Partition Data       0.46%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | | +-Read Net Coloring              0.43%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | +-Set up via pillars               0.01%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | +-Initialize 3D grid graph         0.02%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | +-Model blockage capacity          0.69%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | | +-Initialize 3D capacity         0.60%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | +-Read aux data                        0.00%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | +-Others data preparation              0.09%  48.91 sec  48.91 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | +-Create route kernel                  0.96%  48.91 sec  48.92 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       +-Global Routing                        51.08%  48.92 sec  49.04 sec  0.13 sec  0.30 sec 
[11/26 01:02:56    110s] (I)       | +-Initialization                       0.22%  48.92 sec  48.92 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | +-Net group 1                         50.07%  48.92 sec  49.04 sec  0.12 sec  0.30 sec 
[11/26 01:02:56    110s] (I)       | | +-Generate topology (11T)            1.62%  48.92 sec  48.92 sec  0.00 sec  0.01 sec 
[11/26 01:02:56    110s] (I)       | | +-Phase 1a                           8.16%  48.92 sec  48.94 sec  0.02 sec  0.04 sec 
[11/26 01:02:56    110s] (I)       | | | +-Pattern routing (12T)            7.81%  48.92 sec  48.94 sec  0.02 sec  0.04 sec 
[11/26 01:02:56    110s] (I)       | | | +-Add via demand to 2D             0.22%  48.94 sec  48.94 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | +-Phase 1b                           9.05%  48.94 sec  48.96 sec  0.02 sec  0.08 sec 
[11/26 01:02:56    110s] (I)       | | | +-Monotonic routing (12T)          8.95%  48.94 sec  48.96 sec  0.02 sec  0.08 sec 
[11/26 01:02:56    110s] (I)       | | +-Phase 1c                           5.50%  48.96 sec  48.98 sec  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)       | | | +-Two level Routing                5.45%  48.96 sec  48.98 sec  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)       | | | | +-Two Level Routing (Regular)    2.29%  48.96 sec  48.97 sec  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)       | | | | +-Two Level Routing (Strong)     3.05%  48.97 sec  48.98 sec  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)       | | +-Phase 1d                           5.31%  48.98 sec  48.99 sec  0.01 sec  0.02 sec 
[11/26 01:02:56    110s] (I)       | | | +-Detoured routing (12T)           5.25%  48.98 sec  48.99 sec  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)       | | +-Phase 1e                           0.07%  48.99 sec  48.99 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | | +-Route legalization               0.00%  48.99 sec  48.99 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | | +-Phase 1l                          19.81%  48.99 sec  49.04 sec  0.05 sec  0.14 sec 
[11/26 01:02:56    110s] (I)       | | | +-Layer assignment (12T)          19.62%  48.99 sec  49.04 sec  0.05 sec  0.14 sec 
[11/26 01:02:56    110s] (I)       | +-Clean cong LA                        0.00%  49.04 sec  49.04 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       +-Export 3D cong map                     0.39%  49.04 sec  49.04 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | +-Export 2D cong map                   0.07%  49.04 sec  49.04 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       +-Extract Global 3D Wires                0.24%  49.04 sec  49.04 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       +-Track Assignment (12T)                10.56%  49.05 sec  49.07 sec  0.03 sec  0.05 sec 
[11/26 01:02:56    110s] (I)       | +-Initialization                       0.05%  49.05 sec  49.05 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | +-Track Assignment Kernel             10.38%  49.05 sec  49.07 sec  0.03 sec  0.05 sec 
[11/26 01:02:56    110s] (I)       | +-Free Memory                          0.00%  49.07 sec  49.07 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       +-Export                                24.72%  49.07 sec  49.13 sec  0.06 sec  0.07 sec 
[11/26 01:02:56    110s] (I)       | +-Export DB wires                      4.89%  49.07 sec  49.08 sec  0.01 sec  0.02 sec 
[11/26 01:02:56    110s] (I)       | | +-Export all nets (12T)              2.86%  49.07 sec  49.08 sec  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)       | | +-Set wire vias (12T)                1.71%  49.08 sec  49.08 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | +-Report wirelength                    2.39%  49.08 sec  49.09 sec  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)       | +-Update net boxes                     1.22%  49.09 sec  49.09 sec  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)       | +-Update timing                       16.01%  49.09 sec  49.13 sec  0.04 sec  0.04 sec 
[11/26 01:02:56    110s] (I)       +-Postprocess design                     2.90%  49.13 sec  49.14 sec  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)      ==================== Summary by functions =====================
[11/26 01:02:56    110s] (I)       Lv  Step                                %      Real       CPU 
[11/26 01:02:56    110s] (I)      ---------------------------------------------------------------
[11/26 01:02:56    110s] (I)        0  Early Global Route kernel     100.00%  0.25 sec  0.45 sec 
[11/26 01:02:56    110s] (I)        1  Global Routing                 51.08%  0.13 sec  0.30 sec 
[11/26 01:02:56    110s] (I)        1  Export                         24.72%  0.06 sec  0.07 sec 
[11/26 01:02:56    110s] (I)        1  Track Assignment (12T)         10.56%  0.03 sec  0.05 sec 
[11/26 01:02:56    110s] (I)        1  Import and model                8.19%  0.02 sec  0.02 sec 
[11/26 01:02:56    110s] (I)        1  Postprocess design              2.90%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        1  Export 3D cong map              0.39%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        1  Extract Global 3D Wires         0.24%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        2  Net group 1                    50.07%  0.12 sec  0.30 sec 
[11/26 01:02:56    110s] (I)        2  Update timing                  16.01%  0.04 sec  0.04 sec 
[11/26 01:02:56    110s] (I)        2  Track Assignment Kernel        10.38%  0.03 sec  0.05 sec 
[11/26 01:02:56    110s] (I)        2  Export DB wires                 4.89%  0.01 sec  0.02 sec 
[11/26 01:02:56    110s] (I)        2  Create route DB                 4.14%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        2  Create place DB                 2.77%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        2  Report wirelength               2.39%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        2  Update net boxes                1.22%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        2  Create route kernel             0.96%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        2  Initialization                  0.27%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        2  Export 2D cong map              0.07%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        3  Phase 1l                       19.81%  0.05 sec  0.14 sec 
[11/26 01:02:56    110s] (I)        3  Phase 1b                        9.05%  0.02 sec  0.08 sec 
[11/26 01:02:56    110s] (I)        3  Phase 1a                        8.16%  0.02 sec  0.04 sec 
[11/26 01:02:56    110s] (I)        3  Phase 1c                        5.50%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        3  Phase 1d                        5.31%  0.01 sec  0.02 sec 
[11/26 01:02:56    110s] (I)        3  Import route data (12T)         4.01%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        3  Export all nets (12T)           2.86%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        3  Import place data               2.74%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        3  Set wire vias (12T)             1.71%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        3  Generate topology (11T)         1.62%  0.00 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        3  Phase 1e                        0.07%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        4  Layer assignment (12T)         19.62%  0.05 sec  0.14 sec 
[11/26 01:02:56    110s] (I)        4  Monotonic routing (12T)         8.95%  0.02 sec  0.08 sec 
[11/26 01:02:56    110s] (I)        4  Pattern routing (12T)           7.81%  0.02 sec  0.04 sec 
[11/26 01:02:56    110s] (I)        4  Two level Routing               5.45%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        4  Detoured routing (12T)          5.25%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        4  Read nets                       2.04%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        4  Read instances and placement    0.96%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        4  Model blockage capacity         0.69%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        4  Read blockages ( Layer 2-6 )    0.65%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        4  Reading MSV/Partition Data      0.46%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        4  Read prerouted                  0.45%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        4  Add via demand to 2D            0.22%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        4  Read unlegalized nets           0.06%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        5  Two Level Routing (Strong)      3.05%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        5  Two Level Routing (Regular)     2.29%  0.01 sec  0.01 sec 
[11/26 01:02:56    110s] (I)        5  Initialize 3D capacity          0.60%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        5  Read Net Coloring               0.43%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        5  Read instance blockages         0.21%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        5  Read PG blockages               0.15%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[11/26 01:02:56    110s] #% End earlyGlobalRoute (date=11/26 01:02:56, total cpu=0:00:00.5, real=0:00:00.0, peak res=2686.8M, current mem=2603.4M)
[11/26 01:02:56    110s] <CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/MMMC_GRoute_power_WC.txt -view PVT_1_80_V_WC_VIEW
[11/26 01:02:56    110s] env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:02:56    110s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:02:56    110s] #################################################################################
[11/26 01:02:56    110s] # Design Stage: PreRoute
[11/26 01:02:56    110s] # Design Name: I2CAndMemory
[11/26 01:02:56    110s] # Design Mode: 180nm
[11/26 01:02:56    110s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:02:56    110s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:02:56    110s] # Signoff Settings: SI Off 
[11/26 01:02:56    110s] #################################################################################
[11/26 01:02:56    110s] Extraction called for design 'I2CAndMemory' of instances=1856 and nets=1918 using extraction engine 'preRoute' .
[11/26 01:02:56    110s] PreRoute RC Extraction called for design I2CAndMemory.
[11/26 01:02:56    110s] RC Extraction called in multi-corner(3) mode.
[11/26 01:02:56    110s] RCMode: PreRoute
[11/26 01:02:56    110s]       RC Corner Indexes            0       1       2   
[11/26 01:02:56    110s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:02:56    110s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:02:56    110s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:02:56    110s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:02:56    110s] Shrink Factor                : 1.00000
[11/26 01:02:56    110s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 01:02:56    110s] Using capacitance table file ...
[11/26 01:02:56    110s] 
[11/26 01:02:56    110s] Trim Metal Layers:
[11/26 01:02:56    110s] LayerId::1 widthSet size::4
[11/26 01:02:56    110s] LayerId::2 widthSet size::4
[11/26 01:02:56    110s] LayerId::3 widthSet size::4
[11/26 01:02:56    110s] LayerId::4 widthSet size::4
[11/26 01:02:56    110s] LayerId::5 widthSet size::4
[11/26 01:02:56    110s] LayerId::6 widthSet size::2
[11/26 01:02:56    110s] Updating RC grid for preRoute extraction ...
[11/26 01:02:56    110s] eee: pegSigSF::1.070000
[11/26 01:02:56    110s] Initializing multi-corner capacitance tables ... 
[11/26 01:02:56    110s] Initializing multi-corner resistance tables ...
[11/26 01:02:56    110s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:02:56    110s] eee: l::2 avDens::0.225576 usedTrk::884.259358 availTrk::3920.000000 sigTrk::884.259358
[11/26 01:02:56    110s] eee: l::3 avDens::0.241765 usedTrk::1063.768143 availTrk::4400.000000 sigTrk::1063.768143
[11/26 01:02:56    110s] eee: l::4 avDens::0.069315 usedTrk::288.348860 availTrk::4160.000000 sigTrk::288.348860
[11/26 01:02:56    110s] eee: l::5 avDens::0.035715 usedTrk::57.143660 availTrk::1600.000000 sigTrk::57.143660
[11/26 01:02:56    110s] eee: l::6 avDens::0.269225 usedTrk::94.767277 availTrk::352.000000 sigTrk::94.767277
[11/26 01:02:56    110s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:02:56    110s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.347853 uaWl=1.000000 uaWlH=0.132478 aWlH=0.000000 lMod=0 pMax=0.829000 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:02:56    110s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3916.578M)
[11/26 01:02:56    110s] Topological Sorting (REAL = 0:00:00.0, MEM = 3983.4M, InitMEM = 3982.4M)
[11/26 01:02:56    110s] Calculate delays in BcWc mode...
[11/26 01:02:56    110s] Calculate delays in BcWc mode...
[11/26 01:02:56    110s] Start delay calculation (fullDC) (12 T). (MEM=3984.39)
[11/26 01:02:56    110s] End AAE Lib Interpolated Model. (MEM=3996 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:57    111s] Total number of fetched objects 1917
[11/26 01:02:57    112s] Total number of fetched objects 1917
[11/26 01:02:57    112s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:57    112s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:57    112s] End delay calculation. (MEM=4546.99 CPU=0:00:01.0 REAL=0:00:01.0)
[11/26 01:02:57    112s] End delay calculation (fullDC). (MEM=4546.99 CPU=0:00:01.2 REAL=0:00:01.0)
[11/26 01:02:57    112s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 4547.0M) ***
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Power Analysis
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s]              0V	    gnd
[11/26 01:02:57    112s]           1.62V	    vdd
[11/26 01:02:57    112s] Begin Processing Timing Library for Power Calculation
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Processing Timing Library for Power Calculation
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Processing Power Net/Grid for Power Calculation
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2852.94MB/5825.41MB/2852.94MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Processing Timing Window Data for Power Calculation
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2852.94MB/5825.41MB/2852.94MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Processing User Attributes
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2852.94MB/5825.41MB/2852.94MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Processing Signal Activity
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2852.94MB/5825.41MB/2852.94MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Power Computation
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s]       ----------------------------------------------------------
[11/26 01:02:57    112s]       # of cell(s) missing both power/leakage table: 0
[11/26 01:02:57    112s]       # of cell(s) missing power table: 0
[11/26 01:02:57    112s]       # of cell(s) missing leakage table: 0
[11/26 01:02:57    112s]       ----------------------------------------------------------
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s]       # of MSMV cell(s) missing power_level: 0
[11/26 01:02:57    112s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Processing User Attributes
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] *



[11/26 01:02:57    112s] Total Power
[11/26 01:02:57    112s] -----------------------------------------------------------------------------------------
[11/26 01:02:57    112s] Total Internal Power:        0.43075388 	   54.1626%
[11/26 01:02:57    112s] Total Switching Power:       0.36021720 	   45.2934%
[11/26 01:02:57    112s] Total Leakage Power:         0.00432666 	    0.5440%
[11/26 01:02:57    112s] Total Power:                 0.79529774
[11/26 01:02:57    112s] -----------------------------------------------------------------------------------------
[11/26 01:02:57    112s] Processing average sequential pin duty cycle 
[11/26 01:02:57    112s] <CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/MMMC_GRoute_power_TYP.txt -view PVT_1_80_V_TYP_VIEW
[11/26 01:02:57    112s] env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Power Analysis
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s]              0V	    gnd
[11/26 01:02:57    112s]            1.8V	    vdd
[11/26 01:02:57    112s] Begin Processing Timing Library for Power Calculation
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Processing Timing Library for Power Calculation
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Processing Power Net/Grid for Power Calculation
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Processing Timing Window Data for Power Calculation
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Processing User Attributes
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Processing Signal Activity
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.69MB/5953.46MB/2864.69MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Power Computation
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s]       ----------------------------------------------------------
[11/26 01:02:57    112s]       # of cell(s) missing both power/leakage table: 0
[11/26 01:02:57    112s]       # of cell(s) missing power table: 0
[11/26 01:02:57    112s]       # of cell(s) missing leakage table: 0
[11/26 01:02:57    112s]       ----------------------------------------------------------
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s]       # of MSMV cell(s) missing power_level: 0
[11/26 01:02:57    112s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.82MB/5953.46MB/2864.82MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Begin Processing User Attributes
[11/26 01:02:57    112s] 
[11/26 01:02:57    112s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.82MB/5953.46MB/2864.82MB)
[11/26 01:02:57    112s] 
[11/26 01:02:57    113s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2864.82MB/5953.46MB/2864.82MB)
[11/26 01:02:57    113s] 
[11/26 01:02:57    113s] *



[11/26 01:02:57    113s] Total Power
[11/26 01:02:57    113s] -----------------------------------------------------------------------------------------
[11/26 01:02:57    113s] Total Internal Power:        0.47308998 	   51.9346%
[11/26 01:02:57    113s] Total Switching Power:       0.43783358 	   48.0642%
[11/26 01:02:57    113s] Total Leakage Power:         0.00001105 	    0.0012%
[11/26 01:02:57    113s] Total Power:                 0.91093462
[11/26 01:02:57    113s] -----------------------------------------------------------------------------------------
[11/26 01:02:57    113s] Processing average sequential pin duty cycle 
[11/26 01:02:57    113s] <CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/MMMC_GRoute_power_BC.txt -view PVT_1_80_V_BC_VIEW
[11/26 01:02:57    113s] env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:02:57    113s] 
[11/26 01:02:57    113s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:02:57    113s] 
[11/26 01:02:57    113s] TimeStamp Deleting Cell Server End ...
[11/26 01:02:58    113s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:02:58    113s] #################################################################################
[11/26 01:02:58    113s] # Design Stage: PreRoute
[11/26 01:02:58    113s] # Design Name: I2CAndMemory
[11/26 01:02:58    113s] # Design Mode: 180nm
[11/26 01:02:58    113s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:02:58    113s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:02:58    113s] # Signoff Settings: SI Off 
[11/26 01:02:58    113s] #################################################################################
[11/26 01:02:58    113s] Topological Sorting (REAL = 0:00:00.0, MEM = 4567.4M, InitMEM = 4567.4M)
[11/26 01:02:58    113s] Calculate delays in BcWc mode...
[11/26 01:02:58    113s] Calculate delays in BcWc mode...
[11/26 01:02:58    113s] Start delay calculation (fullDC) (12 T). (MEM=4567.38)
[11/26 01:02:58    113s] *** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
[11/26 01:02:58    113s] End AAE Lib Interpolated Model. (MEM=4578.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:58    113s] Total number of fetched objects 1917
[11/26 01:02:58    114s] Total number of fetched objects 1917
[11/26 01:02:58    114s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:58    114s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:02:58    114s] End delay calculation. (MEM=4606.32 CPU=0:00:00.7 REAL=0:00:00.0)
[11/26 01:02:58    114s] End delay calculation (fullDC). (MEM=4606.32 CPU=0:00:00.9 REAL=0:00:00.0)
[11/26 01:02:58    114s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 4606.3M) ***
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Begin Power Analysis
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s]              0V	    gnd
[11/26 01:02:58    114s]           1.98V	    vdd
[11/26 01:02:58    114s] Begin Processing Timing Library for Power Calculation
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Begin Processing Timing Library for Power Calculation
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Begin Processing Power Net/Grid for Power Calculation
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2954.33MB/5879.73MB/2954.33MB)
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Begin Processing Timing Window Data for Power Calculation
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2954.33MB/5879.73MB/2954.33MB)
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Begin Processing User Attributes
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2954.33MB/5879.73MB/2954.33MB)
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Begin Processing Signal Activity
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2954.33MB/5879.73MB/2954.33MB)
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Begin Power Computation
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s]       ----------------------------------------------------------
[11/26 01:02:58    114s]       # of cell(s) missing both power/leakage table: 0
[11/26 01:02:58    114s]       # of cell(s) missing power table: 0
[11/26 01:02:58    114s]       # of cell(s) missing leakage table: 0
[11/26 01:02:58    114s]       ----------------------------------------------------------
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s]       # of MSMV cell(s) missing power_level: 0
[11/26 01:02:58    114s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2965.08MB/6007.79MB/2965.08MB)
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Begin Processing User Attributes
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2965.08MB/6007.79MB/2965.08MB)
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2965.08MB/6007.79MB/2965.08MB)
[11/26 01:02:58    114s] 
[11/26 01:02:58    114s] *



[11/26 01:02:58    114s] Total Power
[11/26 01:02:58    114s] -----------------------------------------------------------------------------------------
[11/26 01:02:58    114s] Total Internal Power:        0.54295553 	   82.0432%
[11/26 01:02:58    114s] Total Switching Power:       0.11883680 	   17.9568%
[11/26 01:02:58    114s] Total Leakage Power:         0.00000014 	    0.0000%
[11/26 01:02:58    114s] Total Power:                 0.66179247
[11/26 01:02:58    114s] -----------------------------------------------------------------------------------------
[11/26 01:02:59    114s] Processing average sequential pin duty cycle 
[11/26 01:02:59    114s] 
[11/26 01:02:59    114s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:02:59    114s] Summary for sequential cells identification: 
[11/26 01:02:59    114s]   Identified SBFF number: 128
[11/26 01:02:59    114s]   Identified MBFF number: 0
[11/26 01:02:59    114s]   Identified SB Latch number: 0
[11/26 01:02:59    114s]   Identified MB Latch number: 0
[11/26 01:02:59    114s]   Not identified SBFF number: 0
[11/26 01:02:59    114s]   Not identified MBFF number: 0
[11/26 01:02:59    114s]   Not identified SB Latch number: 0
[11/26 01:02:59    114s]   Not identified MB Latch number: 0
[11/26 01:02:59    114s]   Number of sequential cells which are not FFs: 94
[11/26 01:02:59    114s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:02:59    114s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:02:59    114s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:02:59    114s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:02:59    114s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:02:59    114s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:02:59    114s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:02:59    114s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:02:59    114s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:02:59    114s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:02:59    114s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:02:59    114s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:02:59    114s] TLC MultiMap info (StdDelay):
[11/26 01:02:59    114s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:02:59    114s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:02:59    114s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:02:59    114s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:02:59    114s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:02:59    114s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:02:59    114s]  Setting StdDelay to: 97.6ps
[11/26 01:02:59    114s] 
[11/26 01:02:59    114s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:02:59    114s] <CMD> report_area > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/MMMC_GRoute_area.txt
[11/26 01:02:59    114s] <CMD> report_timing > ${REPORTS_DIR}/Post_GRoute/${MODE}_GRoute_timing.txt
[11/26 01:02:59    115s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:02:59    115s] #################################################################################
[11/26 01:02:59    115s] # Design Stage: PreRoute
[11/26 01:02:59    115s] # Design Name: I2CAndMemory
[11/26 01:02:59    115s] # Design Mode: 180nm
[11/26 01:02:59    115s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:02:59    115s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:02:59    115s] # Signoff Settings: SI Off 
[11/26 01:02:59    115s] #################################################################################
[11/26 01:02:59    115s] Topological Sorting (REAL = 0:00:00.0, MEM = 4621.7M, InitMEM = 4621.7M)
[11/26 01:02:59    115s] Calculate delays in BcWc mode...
[11/26 01:02:59    115s] Calculate delays in BcWc mode...
[11/26 01:02:59    115s] Start delay calculation (fullDC) (12 T). (MEM=4621.71)
[11/26 01:02:59    115s] *** Calculating scaling factor for PVT_1_80_V_WC_LIBS libraries using the default operating condition of each library.
[11/26 01:02:59    115s] End AAE Lib Interpolated Model. (MEM=4633.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:00    115s] Total number of fetched objects 1917
[11/26 01:03:00    116s] Total number of fetched objects 1917
[11/26 01:03:00    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:00    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:00    116s] End delay calculation. (MEM=4708.84 CPU=0:00:00.9 REAL=0:00:01.0)
[11/26 01:03:00    116s] End delay calculation (fullDC). (MEM=4708.84 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 01:03:00    116s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 4708.8M) ***
[11/26 01:03:00    116s] <CMD> reportCongestion -hotSpot > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/Congestion/MMMC_GRoute_hotspot.txt
[11/26 01:03:00    116s] OPERPROF: Starting HotSpotCal at level 1, MEM:4704.8M, EPOCH TIME: 1764111780.277689
[11/26 01:03:00    116s] [hotspot] +------------+---------------+---------------+
[11/26 01:03:00    116s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 01:03:00    116s] [hotspot] +------------+---------------+---------------+
[11/26 01:03:00    116s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 01:03:00    116s] [hotspot] +------------+---------------+---------------+
[11/26 01:03:00    116s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 01:03:00    116s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 01:03:00    116s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.006, MEM:4736.8M, EPOCH TIME: 1764111780.283939
[11/26 01:03:00    116s] <CMD> reportCongestion -overflow > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_GRoute/Congestion/MMMC_GRoute_overflow.txt
[11/26 01:03:00    116s] Usage: (18.8%H 18.2%V) = (4.440e+04um 6.046e+04um) = (9911 13495)
[11/26 01:03:00    116s] Overflow: 1 = 1 (0.03% H) + 0 (0.00% V)
[11/26 01:03:00    116s] 
[11/26 01:03:00    116s] Congestion distribution:
[11/26 01:03:00    116s] 
[11/26 01:03:00    116s] Remain	cntH		cntV
[11/26 01:03:00    116s] --------------------------------------
[11/26 01:03:00    116s]  -2:	1	 0.02%	0	 0.00%
[11/26 01:03:00    116s] --------------------------------------
[11/26 01:03:00    116s]   1:	2	 0.04%	0	 0.00%
[11/26 01:03:00    116s]   2:	1	 0.02%	4	 0.09%
[11/26 01:03:00    116s]   3:	12	 0.26%	5	 0.11%
[11/26 01:03:00    116s]   4:	40	 0.85%	18	 0.38%
[11/26 01:03:00    116s]   5:	4624	98.80%	4653	99.42%
[11/26 01:03:00    116s] <CMD> saveDesign /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_3_Post_GRoute_Pre_CTS.enc
[11/26 01:03:00    116s] #% Begin save design ... (date=11/26 01:03:00, mem=2958.2M)
[11/26 01:03:00    116s] % Begin Save ccopt configuration ... (date=11/26 01:03:00, mem=2958.2M)
[11/26 01:03:00    116s] % End Save ccopt configuration ... (date=11/26 01:03:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2958.2M, current mem=2958.2M)
[11/26 01:03:00    116s] % Begin Save netlist data ... (date=11/26 01:03:00, mem=2958.2M)
[11/26 01:03:00    116s] Writing Binary DB to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_3_Post_GRoute_Pre_CTS.enc.dat.tmp/vbin/I2CAndMemory.v.bin in multi-threaded mode...
[11/26 01:03:00    116s] % End Save netlist data ... (date=11/26 01:03:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2959.5M, current mem=2959.5M)
[11/26 01:03:00    116s] Saving symbol-table file in separate thread ...
[11/26 01:03:00    116s] Saving congestion map file in separate thread ...
[11/26 01:03:00    116s] Saving congestion map file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_3_Post_GRoute_Pre_CTS.enc.dat.tmp/I2CAndMemory.route.congmap.gz ...
[11/26 01:03:00    116s] % Begin Save AAE data ... (date=11/26 01:03:00, mem=2960.0M)
[11/26 01:03:00    116s] Saving AAE Data ...
[11/26 01:03:00    116s] % End Save AAE data ... (date=11/26 01:03:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2960.0M, current mem=2960.0M)
[11/26 01:03:00    116s] Saving preference file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_3_Post_GRoute_Pre_CTS.enc.dat.tmp/gui.pref.tcl ...
[11/26 01:03:00    116s] Saving mode setting ...
[11/26 01:03:00    116s] Saving global file ...
[11/26 01:03:00    116s] Saving Drc markers ...
[11/26 01:03:00    116s] ... No Drc file written since there is no markers found.
[11/26 01:03:00    116s] Saving special route data file in separate thread ...
[11/26 01:03:00    116s] Saving PG file in separate thread ...
[11/26 01:03:00    116s] Saving placement file in separate thread ...
[11/26 01:03:00    116s] Saving route file in separate thread ...
[11/26 01:03:00    116s] Saving property file in separate thread ...
[11/26 01:03:00    116s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 01:03:00    116s] Save Adaptive View Pruning View Names to Binary file
[11/26 01:03:00    116s] PVT_1_80_V_WC_VIEW
[11/26 01:03:00    116s] Saving property file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_3_Post_GRoute_Pre_CTS.enc.dat.tmp/I2CAndMemory.prop
[11/26 01:03:00    116s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4313.4M) ***
[11/26 01:03:00    116s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:03:00    116s] Saving PG file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_3_Post_GRoute_Pre_CTS.enc.dat.tmp/I2CAndMemory.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Nov 26 01:03:00 2025)
[11/26 01:03:00    116s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4313.4M) ***
[11/26 01:03:01    116s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=4313.4M) ***
[11/26 01:03:01    116s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[11/26 01:03:01    116s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:03:01    116s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=4313.4M) ***
[11/26 01:03:01    116s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[11/26 01:03:01    116s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:03:01    116s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:03:01    116s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:03:01    117s] % Begin Save power constraints data ... (date=11/26 01:03:01, mem=2960.5M)
[11/26 01:03:01    117s] % End Save power constraints data ... (date=11/26 01:03:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2960.5M, current mem=2960.5M)
[11/26 01:03:02    117s] Generated self-contained design Top_MMMC_3_Post_GRoute_Pre_CTS.enc.dat.tmp
[11/26 01:03:02    117s] #% End save design ... (date=11/26 01:03:02, total cpu=0:00:00.8, real=0:00:02.0, peak res=2960.7M, current mem=2960.7M)
[11/26 01:03:02    117s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 01:03:02    117s] 
[11/26 01:03:02    117s] <CMD> add_ndr -width {MET1 0.46 MET2 0.56 MET3 0.56 MET4 0.56 METTP 0.88 METTPL 6.0 } -name NDR_1
[11/26 01:03:02    117s] <CMD> create_route_type -top_preferred_layer 4 -bottom_preferred_layer 3 -non_default_rule NDR_1 -name t_route -preferred_routing_layer_effort high
[11/26 01:03:02    117s] <CMD> set_ccopt_property -net_type trunk -route_type t_route
[11/26 01:03:02    117s] <CMD> set_ccopt_property target_skew 0.4
[11/26 01:03:02    117s] <CMD> set_ccopt_property target_max_trans 0.6
[11/26 01:03:02    117s] <CMD> create_route_type -top_preferred_layer 4 -bottom_preferred_layer 3 -name l_route -preferred_routing_layer_effort high
[11/26 01:03:02    117s] <CMD> set_ccopt_property -net_type leaf -route_type l_route
[11/26 01:03:02    117s] <CMD> set_ccopt_property target_skew 0.4
[11/26 01:03:02    117s] <CMD> set_ccopt_property target_max_trans 0.6
[11/26 01:03:02    117s] <CMD> create_ccopt_clock_tree_spec -file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/Clock_Tree_Spec/clock.spec
[11/26 01:03:02    117s] Creating clock tree spec for modes (timing configs): wc_mode typ_mode bc_mode
[11/26 01:03:02    117s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/26 01:03:02    117s] Reset timing graph...
[11/26 01:03:03    117s] Ignoring AAE DB Resetting ...
[11/26 01:03:03    117s] Reset timing graph done.
[11/26 01:03:03    117s] Ignoring AAE DB Resetting ...
[11/26 01:03:03    117s] Analyzing clock structure...
[11/26 01:03:03    117s] Analyzing clock structure done.
[11/26 01:03:03    117s] Reset timing graph...
[11/26 01:03:03    117s] Ignoring AAE DB Resetting ...
[11/26 01:03:03    117s] Reset timing graph done.
[11/26 01:03:03    117s] Wrote: /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/Clock_Tree_Spec/clock.spec
[11/26 01:03:03    117s] <CMD> ccopt_design -outDir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/Ccopt_Design_Timing_Reports
[11/26 01:03:03    117s] #% Begin ccopt_design (date=11/26 01:03:03, mem=2880.5M)
[11/26 01:03:03    117s] Turning off fast DC mode.
[11/26 01:03:03    117s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:57.8/0:01:49.1 (1.1), mem = 4213.8M
[11/26 01:03:03    117s] Runtime...
[11/26 01:03:03    117s] **INFO: User's settings:
[11/26 01:03:03    117s] setNanoRouteMode -droutePostRouteSpreadWire         1
[11/26 01:03:03    117s] setNanoRouteMode -extractThirdPartyCompatible       false
[11/26 01:03:03    117s] setNanoRouteMode -grouteExpTdStdDelay               97.6
[11/26 01:03:03    117s] setNanoRouteMode -timingEngine                      {}
[11/26 01:03:03    117s] setDesignMode -process                              180
[11/26 01:03:03    117s] setExtractRCMode -coupling_c_th                     3
[11/26 01:03:03    117s] setExtractRCMode -engine                            preRoute
[11/26 01:03:03    117s] setExtractRCMode -relative_c_th                     0.03
[11/26 01:03:03    117s] setExtractRCMode -total_c_th                        5
[11/26 01:03:03    117s] setDelayCalMode -enable_high_fanout                 true
[11/26 01:03:03    117s] setDelayCalMode -engine                             aae
[11/26 01:03:03    117s] setDelayCalMode -ignoreNetLoad                      false
[11/26 01:03:03    117s] setDelayCalMode -socv_accuracy_mode                 low
[11/26 01:03:03    117s] setOptMode -activeHoldViews                         { PVT_1_80_V_BC_VIEW PVT_1_80_V_TYP_VIEW }
[11/26 01:03:03    117s] setOptMode -activeSetupViews                        { PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW }
[11/26 01:03:03    117s] setOptMode -autoSetupViews                          { PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW}
[11/26 01:03:03    117s] setOptMode -autoTDGRSetupViews                      { PVT_1_80_V_WC_VIEW}
[11/26 01:03:03    117s] setOptMode -drcMargin                               0
[11/26 01:03:03    117s] setOptMode -fixDrc                                  true
[11/26 01:03:03    117s] setOptMode -optimizeFF                              true
[11/26 01:03:03    117s] setOptMode -placementSetupViews                     { PVT_1_80_V_WC_VIEW  }
[11/26 01:03:03    117s] setOptMode -preserveAllSequential                   true
[11/26 01:03:03    117s] setOptMode -setupTargetSlack                        0
[11/26 01:03:03    117s] setPlaceMode -place_detail_check_route              false
[11/26 01:03:03    117s] setPlaceMode -place_detail_preserve_routing         true
[11/26 01:03:03    117s] setPlaceMode -place_detail_remove_affected_routing  false
[11/26 01:03:03    117s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/26 01:03:03    117s] setPlaceMode -place_global_clock_gate_aware         true
[11/26 01:03:03    117s] setPlaceMode -place_global_cong_effort              high
[11/26 01:03:03    117s] setPlaceMode -place_global_ignore_scan              true
[11/26 01:03:03    117s] setPlaceMode -place_global_ignore_spare             false
[11/26 01:03:03    117s] setPlaceMode -place_global_module_aware_spare       false
[11/26 01:03:03    117s] setPlaceMode -place_global_place_io_pins            true
[11/26 01:03:03    117s] setPlaceMode -place_global_reorder_scan             true
[11/26 01:03:03    117s] setPlaceMode -powerDriven                           false
[11/26 01:03:03    117s] setPlaceMode -timingDriven                          true
[11/26 01:03:03    117s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    true
[11/26 01:03:03    117s] setRouteMode -earlyGlobalMaxRouteLayer              6
[11/26 01:03:03    117s] setRouteMode -earlyGlobalMinRouteLayer              2
[11/26 01:03:03    117s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/26 01:03:03    117s] 
[11/26 01:03:03    117s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[11/26 01:03:03    117s] (ccopt_design): create_ccopt_clock_tree_spec
[11/26 01:03:03    117s] Creating clock tree spec for modes (timing configs): wc_mode typ_mode bc_mode
[11/26 01:03:03    117s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/26 01:03:03    117s] Reset timing graph...
[11/26 01:03:03    117s] Ignoring AAE DB Resetting ...
[11/26 01:03:03    117s] Reset timing graph done.
[11/26 01:03:03    117s] Ignoring AAE DB Resetting ...
[11/26 01:03:03    118s] Analyzing clock structure...
[11/26 01:03:03    118s] Analyzing clock structure done.
[11/26 01:03:03    118s] Reset timing graph...
[11/26 01:03:03    118s] Ignoring AAE DB Resetting ...
[11/26 01:03:03    118s] Reset timing graph done.
[11/26 01:03:03    118s] Extracting original clock gating for clk...
[11/26 01:03:03    118s]   clock_tree clk contains 659 sinks and 0 clock gates.
[11/26 01:03:03    118s] Extracting original clock gating for clk done.
[11/26 01:03:03    118s] The skew group clk/wc_mode was created. It contains 659 sinks and 1 sources.
[11/26 01:03:03    118s] The skew group clk/typ_mode was created. It contains 659 sinks and 1 sources.
[11/26 01:03:03    118s] The skew group clk/bc_mode was created. It contains 659 sinks and 1 sources.
[11/26 01:03:03    118s] Checking clock tree convergence...
[11/26 01:03:03    118s] Checking clock tree convergence done.
[11/26 01:03:03    118s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/26 01:03:03    118s] Set place::cacheFPlanSiteMark to 1
[11/26 01:03:03    118s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/26 01:03:03    118s] Using CCOpt effort standard.
[11/26 01:03:03    118s] CCOpt::Phase::Initialization...
[11/26 01:03:03    118s] Check Prerequisites...
[11/26 01:03:03    118s] Leaving CCOpt scope - CheckPlace...
[11/26 01:03:03    118s] OPERPROF: Starting checkPlace at level 1, MEM:4221.8M, EPOCH TIME: 1764111783.726536
[11/26 01:03:03    118s] Processing tracks to init pin-track alignment.
[11/26 01:03:03    118s] z: 2, totalTracks: 1
[11/26 01:03:03    118s] z: 4, totalTracks: 1
[11/26 01:03:03    118s] z: 6, totalTracks: 1
[11/26 01:03:03    118s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:03    118s] All LLGs are deleted
[11/26 01:03:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4221.8M, EPOCH TIME: 1764111783.735056
[11/26 01:03:03    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:4221.8M, EPOCH TIME: 1764111783.736592
[11/26 01:03:03    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4221.8M, EPOCH TIME: 1764111783.736754
[11/26 01:03:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4413.8M, EPOCH TIME: 1764111783.742880
[11/26 01:03:03    118s] Max number of tech site patterns supported in site array is 256.
[11/26 01:03:03    118s] Core basic site is core_hd
[11/26 01:03:03    118s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4413.8M, EPOCH TIME: 1764111783.743157
[11/26 01:03:03    118s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 01:03:03    118s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 01:03:03    118s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.010, MEM:4413.8M, EPOCH TIME: 1764111783.752951
[11/26 01:03:03    118s] SiteArray: non-trimmed site array dimensions = 58 x 520
[11/26 01:03:03    118s] SiteArray: use 225,280 bytes
[11/26 01:03:03    118s] SiteArray: current memory after site array memory allocation 4413.8M
[11/26 01:03:03    118s] SiteArray: FP blocked sites are writable
[11/26 01:03:03    118s] SiteArray: number of non floorplan blocked sites for llg default is 30160
[11/26 01:03:03    118s] Atter site array init, number of instance map data is 0.
[11/26 01:03:03    118s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.018, MEM:4381.8M, EPOCH TIME: 1764111783.760826
[11/26 01:03:03    118s] 
[11/26 01:03:03    118s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:03    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.025, MEM:4221.8M, EPOCH TIME: 1764111783.762079
[11/26 01:03:03    118s] Begin checking placement ... (start mem=4221.8M, init mem=4221.8M)
[11/26 01:03:03    118s] Begin checking exclusive groups violation ...
[11/26 01:03:03    118s] There are 0 groups to check, max #box is 0, total #box is 0
[11/26 01:03:03    118s] Finished checking exclusive groups violations. Found 0 Vio.
[11/26 01:03:03    118s] 
[11/26 01:03:03    118s] Running CheckPlace using 12 threads!...
[11/26 01:03:03    118s] 
[11/26 01:03:03    118s] ...checkPlace MT is done!
[11/26 01:03:03    118s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4221.8M, EPOCH TIME: 1764111783.779069
[11/26 01:03:03    118s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:4221.8M, EPOCH TIME: 1764111783.780487
[11/26 01:03:03    118s] *info: Placed = 1856          
[11/26 01:03:03    118s] *info: Unplaced = 0           
[11/26 01:03:03    118s] Placement Density:75.07%(56804/75665)
[11/26 01:03:03    118s] Placement Density (including fixed std cells):75.07%(56804/75665)
[11/26 01:03:03    118s] All LLGs are deleted
[11/26 01:03:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1856).
[11/26 01:03:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4221.8M, EPOCH TIME: 1764111783.781344
[11/26 01:03:03    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:4221.8M, EPOCH TIME: 1764111783.782643
[11/26 01:03:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4221.8M)
[11/26 01:03:03    118s] OPERPROF: Finished checkPlace at level 1, CPU:0.071, REAL:0.059, MEM:4221.8M, EPOCH TIME: 1764111783.785844
[11/26 01:03:03    118s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:03    118s] Innovus will update I/O latencies
[11/26 01:03:03    118s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/26 01:03:03    118s] 
[11/26 01:03:03    118s] 
[11/26 01:03:03    118s] 
[11/26 01:03:03    118s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:03    118s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:03    118s] Info: 12 threads available for lower-level modules during optimization.
[11/26 01:03:03    118s] Executing ccopt post-processing.
[11/26 01:03:03    118s] Synthesizing clock trees with CCOpt...
[11/26 01:03:03    118s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:58.2/0:01:49.5 (1.1), mem = 4221.8M
[11/26 01:03:03    118s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 01:03:03    118s] CCOpt::Phase::PreparingToBalance...
[11/26 01:03:03    118s] Leaving CCOpt scope - Initializing power interface...
[11/26 01:03:03    118s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:03    118s] 
[11/26 01:03:03    118s] Positive (advancing) pin insertion delays
[11/26 01:03:03    118s] =========================================
[11/26 01:03:03    118s] 
[11/26 01:03:03    118s] Found 0 advancing pin insertion delay (0.000% of 659 clock tree sinks)
[11/26 01:03:03    118s] 
[11/26 01:03:03    118s] Negative (delaying) pin insertion delays
[11/26 01:03:03    118s] ========================================
[11/26 01:03:03    118s] 
[11/26 01:03:03    118s] Found 0 delaying pin insertion delay (0.000% of 659 clock tree sinks)
[11/26 01:03:03    118s] **WARN: (IMPCCOPT-1127):	The skew group default.clk/typ_mode has been identified as a duplicate of: clk/bc_mode
[11/26 01:03:03    118s] The skew group clk/typ_mode has been identified as a duplicate of: clk/bc_mode, so it will not be cloned.
[11/26 01:03:03    118s] Notify start of optimization...
[11/26 01:03:03    118s] Notify start of optimization done.
[11/26 01:03:03    118s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/26 01:03:03    118s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4221.8M, EPOCH TIME: 1764111783.795337
[11/26 01:03:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] All LLGs are deleted
[11/26 01:03:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4221.8M, EPOCH TIME: 1764111783.795441
[11/26 01:03:03    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4221.8M, EPOCH TIME: 1764111783.795486
[11/26 01:03:03    118s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:4209.8M, EPOCH TIME: 1764111783.798763
[11/26 01:03:03    118s] ### Creating LA Mngr. totSessionCpu=0:01:58 mem=4209.8M
[11/26 01:03:03    118s] ### Creating LA Mngr, finished. totSessionCpu=0:01:58 mem=4209.8M
[11/26 01:03:03    118s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4209.81 MB )
[11/26 01:03:03    118s] (I)      ==================== Layers =====================
[11/26 01:03:03    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:03    118s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:03:03    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:03    118s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:03:03    118s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:03:03    118s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:03:03    118s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:03:03    118s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:03:03    118s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:03:03    118s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:03:03    118s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:03:03    118s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:03:03    118s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:03:03    118s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:03:03    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:03    118s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:03:03    118s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:03:03    118s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:03:03    118s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:03:03    118s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:03:03    118s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:03:03    118s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:03:03    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:03    118s] (I)      Started Import and model ( Curr Mem: 4209.81 MB )
[11/26 01:03:03    118s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:03    118s] (I)      == Non-default Options ==
[11/26 01:03:03    118s] (I)      Honor MSV route constraint                         : true
[11/26 01:03:03    118s] (I)      Maximum routing layer                              : 6
[11/26 01:03:03    118s] (I)      Number of threads                                  : 12
[11/26 01:03:03    118s] (I)      Method to set GCell size                           : row
[11/26 01:03:03    118s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:03:03    118s] (I)      Use row-based GCell size
[11/26 01:03:03    118s] (I)      Use row-based GCell align
[11/26 01:03:03    118s] (I)      layer 0 area = 202000
[11/26 01:03:03    118s] (I)      layer 1 area = 202000
[11/26 01:03:03    118s] (I)      layer 2 area = 202000
[11/26 01:03:03    118s] (I)      layer 3 area = 202000
[11/26 01:03:03    118s] (I)      layer 4 area = 562000
[11/26 01:03:03    118s] (I)      layer 5 area = 10000000
[11/26 01:03:03    118s] (I)      GCell unit size   : 4480
[11/26 01:03:03    118s] (I)      GCell multiplier  : 1
[11/26 01:03:03    118s] (I)      GCell row height  : 4480
[11/26 01:03:03    118s] (I)      Actual row height : 4480
[11/26 01:03:03    118s] (I)      GCell align ref   : 15120 15120
[11/26 01:03:03    118s] [NR-eGR] Track table information for default rule: 
[11/26 01:03:03    118s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:03:03    118s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:03:03    118s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:03:03    118s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:03:03    118s] [NR-eGR] METTP has single uniform track structure
[11/26 01:03:03    118s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:03:03    118s] (I)      ================= Default via ==================
[11/26 01:03:03    118s] (I)      +---+--------------------+---------------------+
[11/26 01:03:03    118s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:03:03    118s] (I)      +---+--------------------+---------------------+
[11/26 01:03:03    118s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:03:03    118s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:03:03    118s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:03:03    118s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:03:03    118s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:03:03    118s] (I)      +---+--------------------+---------------------+
[11/26 01:03:03    118s] [NR-eGR] Read 2709 PG shapes
[11/26 01:03:03    118s] [NR-eGR] Read 0 clock shapes
[11/26 01:03:03    118s] [NR-eGR] Read 0 other shapes
[11/26 01:03:03    118s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:03:03    118s] [NR-eGR] #Instance Blockages : 0
[11/26 01:03:03    118s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:03:03    118s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:03:03    118s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:03:03    118s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:03:03    118s] [NR-eGR] #Other Blockages    : 0
[11/26 01:03:03    118s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:03:03    118s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:03:03    118s] [NR-eGR] Read 1916 nets ( ignored 0 )
[11/26 01:03:03    118s] (I)      Read net coloring for 3 partition with 1 color combinations for 1916 nets
[11/26 01:03:03    118s] (I)      early_global_route_priority property id does not exist.
[11/26 01:03:03    118s] (I)      Read Num Blocks=2709  Num Prerouted Wires=0  Num CS=0
[11/26 01:03:03    118s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 0
[11/26 01:03:03    118s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 0
[11/26 01:03:03    118s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 0
[11/26 01:03:03    118s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:03:03    118s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:03:03    118s] (I)      Number of ignored nets                =      0
[11/26 01:03:03    118s] (I)      Number of connected nets              =      0
[11/26 01:03:03    118s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:03:03    118s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 01:03:03    118s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:03:03    118s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:03:03    118s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:03:03    118s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:03:03    118s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:03:03    118s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:03:03    118s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:03:03    118s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 01:03:03    118s] (I)      Ndr track 0 does not exist
[11/26 01:03:03    118s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:03:03    118s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:03:03    118s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:03:03    118s] (I)      Site width          :   560  (dbu)
[11/26 01:03:03    118s] (I)      Row height          :  4480  (dbu)
[11/26 01:03:03    118s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:03:03    118s] (I)      GCell width         :  4480  (dbu)
[11/26 01:03:03    118s] (I)      GCell height        :  4480  (dbu)
[11/26 01:03:03    118s] (I)      Grid                :    72    65     6
[11/26 01:03:03    118s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:03:03    118s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:03:03    118s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:03:03    118s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:03:03    118s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:03:03    118s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:03:03    118s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:03:03    118s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:03:03    118s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:03:03    118s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:03:03    118s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:03:03    118s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:03:03    118s] (I)      --------------------------------------------------------
[11/26 01:03:03    118s] 
[11/26 01:03:03    118s] [NR-eGR] ============ Routing rule table ============
[11/26 01:03:03    118s] [NR-eGR] Rule id: 0  Nets: 1916
[11/26 01:03:03    118s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:03:03    118s] (I)                    Layer    2    3    4     5     6 
[11/26 01:03:03    118s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:03:03    118s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:03:03    118s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:03:03    118s] [NR-eGR] ========================================
[11/26 01:03:03    118s] [NR-eGR] 
[11/26 01:03:03    118s] (I)      =============== Blocked Tracks ===============
[11/26 01:03:03    118s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:03    118s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:03:03    118s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:03    118s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:03:03    118s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:03:03    118s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:03:03    118s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:03:03    118s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:03:03    118s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:03:03    118s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:03    118s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4225.81 MB )
[11/26 01:03:03    118s] (I)      Reset routing kernel
[11/26 01:03:03    118s] (I)      Started Global Routing ( Curr Mem: 4225.81 MB )
[11/26 01:03:03    118s] (I)      totalPins=7872  totalGlobalPin=7676 (97.51%)
[11/26 01:03:03    118s] (I)      total 2D Cap : 126283 = (52459 H, 73824 V)
[11/26 01:03:03    118s] [NR-eGR] Layer group 1: route 1916 net(s) in layer range [2, 6]
[11/26 01:03:03    118s] (I)      
[11/26 01:03:03    118s] (I)      ============  Phase 1a Route ============
[11/26 01:03:03    118s] (I)      Usage: 20000 = (9661 H, 10339 V) = (18.42% H, 14.00% V) = (4.328e+04um H, 4.632e+04um V)
[11/26 01:03:03    118s] (I)      
[11/26 01:03:03    118s] (I)      ============  Phase 1b Route ============
[11/26 01:03:03    118s] (I)      Usage: 20000 = (9661 H, 10339 V) = (18.42% H, 14.00% V) = (4.328e+04um H, 4.632e+04um V)
[11/26 01:03:03    118s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+04um
[11/26 01:03:03    118s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 01:03:03    118s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:03:03    118s] (I)      
[11/26 01:03:03    118s] (I)      ============  Phase 1c Route ============
[11/26 01:03:03    118s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:03    118s] (I)      Usage: 20001 = (9661 H, 10340 V) = (18.42% H, 14.01% V) = (4.328e+04um H, 4.632e+04um V)
[11/26 01:03:03    118s] (I)      
[11/26 01:03:03    118s] (I)      ============  Phase 1d Route ============
[11/26 01:03:03    118s] (I)      Usage: 20001 = (9661 H, 10340 V) = (18.42% H, 14.01% V) = (4.328e+04um H, 4.632e+04um V)
[11/26 01:03:03    118s] (I)      
[11/26 01:03:03    118s] (I)      ============  Phase 1e Route ============
[11/26 01:03:03    118s] (I)      Usage: 20001 = (9661 H, 10340 V) = (18.42% H, 14.01% V) = (4.328e+04um H, 4.632e+04um V)
[11/26 01:03:03    118s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960448e+04um
[11/26 01:03:03    118s] (I)      
[11/26 01:03:03    118s] (I)      ============  Phase 1l Route ============
[11/26 01:03:03    118s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 01:03:03    118s] (I)      Layer  2:      35211     10897         6           0       36864    ( 0.00%) 
[11/26 01:03:03    118s] (I)      Layer  3:      35903      9757         1           0       36920    ( 0.00%) 
[11/26 01:03:03    118s] (I)      Layer  4:      35211      2662         4           0       36864    ( 0.00%) 
[11/26 01:03:03    118s] (I)      Layer  5:      16045       154         8         284       18176    ( 1.54%) 
[11/26 01:03:03    118s] (I)      Layer  6:       2700         0         0        1526        2160    (41.41%) 
[11/26 01:03:03    118s] (I)      Total:        125070     23470        19        1810      130984    ( 1.36%) 
[11/26 01:03:03    118s] (I)      
[11/26 01:03:03    118s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:03:03    118s] [NR-eGR]                        OverCon           OverCon            
[11/26 01:03:03    118s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 01:03:03    118s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 01:03:03    118s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:03:03    118s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:03    118s] [NR-eGR]    MET2 ( 2)         5( 0.11%)         0( 0.00%)   ( 0.11%) 
[11/26 01:03:03    118s] [NR-eGR]    MET3 ( 3)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[11/26 01:03:03    118s] [NR-eGR]    MET4 ( 4)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/26 01:03:03    118s] [NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[11/26 01:03:03    118s] [NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:03    118s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:03:03    118s] [NR-eGR]        Total         8( 0.04%)         2( 0.01%)   ( 0.05%) 
[11/26 01:03:03    118s] [NR-eGR] 
[11/26 01:03:03    118s] (I)      Finished Global Routing ( CPU: 0.13 sec, Real: 0.09 sec, Curr Mem: 4241.81 MB )
[11/26 01:03:03    118s] (I)      total 2D Cap : 126890 = (52640 H, 74250 V)
[11/26 01:03:03    118s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[11/26 01:03:03    118s] (I)      ============= Track Assignment ============
[11/26 01:03:03    118s] (I)      Started Track Assignment (12T) ( Curr Mem: 4241.81 MB )
[11/26 01:03:03    118s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/26 01:03:03    118s] (I)      Run Multi-thread track assignment
[11/26 01:03:03    118s] (I)      Finished Track Assignment (12T) ( CPU: 0.05 sec, Real: 0.02 sec, Curr Mem: 4241.81 MB )
[11/26 01:03:03    118s] (I)      Started Export ( Curr Mem: 4241.81 MB )
[11/26 01:03:03    118s] [NR-eGR]                 Length (um)   Vias 
[11/26 01:03:03    118s] [NR-eGR] -----------------------------------
[11/26 01:03:03    118s] [NR-eGR]  MET1    (1H)             0   7572 
[11/26 01:03:03    118s] [NR-eGR]  MET2    (2V)         38084  11800 
[11/26 01:03:03    118s] [NR-eGR]  MET3    (3H)         44638    922 
[11/26 01:03:03    118s] [NR-eGR]  MET4    (4V)         11960     71 
[11/26 01:03:03    118s] [NR-eGR]  METTP   (5H)           668      6 
[11/26 01:03:03    118s] [NR-eGR]  METTPL  (6V)             4      0 
[11/26 01:03:03    118s] [NR-eGR] -----------------------------------
[11/26 01:03:03    118s] [NR-eGR]          Total        95354  20371 
[11/26 01:03:03    118s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:03    118s] [NR-eGR] Total half perimeter of net bounding box: 71168um
[11/26 01:03:03    118s] [NR-eGR] Total length: 95354um, number of vias: 20371
[11/26 01:03:03    118s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:03    118s] [NR-eGR] Total eGR-routed clock nets wire length: 6174um, number of vias: 1850
[11/26 01:03:03    118s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:03    118s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4225.81 MB )
[11/26 01:03:03    118s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.15 sec, Curr Mem: 4209.81 MB )
[11/26 01:03:03    118s] (I)      ==================================== Runtime Summary =====================================
[11/26 01:03:03    118s] (I)       Step                                         %      Start     Finish      Real       CPU 
[11/26 01:03:03    118s] (I)      ------------------------------------------------------------------------------------------
[11/26 01:03:03    118s] (I)       Early Global Route kernel              100.00%  56.52 sec  56.67 sec  0.15 sec  0.23 sec 
[11/26 01:03:03    118s] (I)       +-Import and model                      13.08%  56.52 sec  56.54 sec  0.02 sec  0.02 sec 
[11/26 01:03:03    118s] (I)       | +-Create place DB                      4.69%  56.52 sec  56.53 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | +-Import place data                  4.64%  56.52 sec  56.53 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | | +-Read instances and placement     1.47%  56.52 sec  56.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | +-Read nets                        3.02%  56.53 sec  56.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | +-Create route DB                      6.20%  56.53 sec  56.54 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | +-Import route data (12T)            5.98%  56.53 sec  56.54 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | | +-Read blockages ( Layer 2-6 )     1.11%  56.53 sec  56.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | | +-Read routing blockages         0.00%  56.53 sec  56.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | | +-Read instance blockages        0.34%  56.53 sec  56.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | | +-Read PG blockages              0.27%  56.53 sec  56.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | | +-Read clock blockages           0.02%  56.53 sec  56.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | | +-Read other blockages           0.02%  56.53 sec  56.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | | +-Read halo blockages            0.02%  56.53 sec  56.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | | +-Read boundary cut boxes        0.00%  56.53 sec  56.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | +-Read blackboxes                  0.01%  56.53 sec  56.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | +-Read prerouted                   0.11%  56.53 sec  56.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | +-Read unlegalized nets            0.10%  56.53 sec  56.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | +-Read nets                        0.61%  56.54 sec  56.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | +-Reading MSV/Partition Data       0.79%  56.54 sec  56.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | | +-Read Net Coloring              0.73%  56.54 sec  56.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | +-Set up via pillars               0.02%  56.54 sec  56.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | +-Initialize 3D grid graph         0.03%  56.54 sec  56.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | +-Model blockage capacity          1.15%  56.54 sec  56.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | | +-Initialize 3D capacity         1.02%  56.54 sec  56.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | +-Read aux data                        0.00%  56.54 sec  56.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | +-Others data preparation              0.15%  56.54 sec  56.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | +-Create route kernel                  1.56%  56.54 sec  56.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       +-Global Routing                        57.90%  56.54 sec  56.63 sec  0.09 sec  0.13 sec 
[11/26 01:03:03    118s] (I)       | +-Initialization                       0.37%  56.54 sec  56.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | +-Net group 1                         56.23%  56.54 sec  56.63 sec  0.08 sec  0.13 sec 
[11/26 01:03:03    118s] (I)       | | +-Generate topology (12T)            3.78%  56.54 sec  56.55 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | +-Phase 1a                           5.23%  56.55 sec  56.56 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | | +-Pattern routing (12T)            4.67%  56.55 sec  56.56 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | | +-Add via demand to 2D             0.36%  56.56 sec  56.56 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | +-Phase 1b                           3.96%  56.56 sec  56.56 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | | +-Monotonic routing (12T)          3.81%  56.56 sec  56.56 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | +-Phase 1c                           9.53%  56.57 sec  56.58 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | | +-Two level Routing                9.45%  56.57 sec  56.58 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | | | +-Two Level Routing (Regular)    3.83%  56.57 sec  56.57 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | | | +-Two Level Routing (Strong)     5.45%  56.57 sec  56.58 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | +-Phase 1d                           9.14%  56.58 sec  56.59 sec  0.01 sec  0.02 sec 
[11/26 01:03:03    118s] (I)       | | | +-Detoured routing (12T)           9.02%  56.58 sec  56.59 sec  0.01 sec  0.02 sec 
[11/26 01:03:03    118s] (I)       | | +-Phase 1e                           0.12%  56.59 sec  56.59 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | | +-Route legalization               0.00%  56.59 sec  56.59 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | | +-Phase 1l                          23.52%  56.59 sec  56.63 sec  0.04 sec  0.07 sec 
[11/26 01:03:03    118s] (I)       | | | +-Layer assignment (12T)          23.19%  56.59 sec  56.63 sec  0.03 sec  0.07 sec 
[11/26 01:03:03    118s] (I)       | +-Clean cong LA                        0.00%  56.63 sec  56.63 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       +-Export 3D cong map                     0.64%  56.63 sec  56.63 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | +-Export 2D cong map                   0.11%  56.63 sec  56.63 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       +-Extract Global 3D Wires                0.37%  56.63 sec  56.63 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       +-Track Assignment (12T)                11.49%  56.63 sec  56.65 sec  0.02 sec  0.05 sec 
[11/26 01:03:03    118s] (I)       | +-Initialization                       0.09%  56.63 sec  56.63 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | +-Track Assignment Kernel             11.20%  56.63 sec  56.65 sec  0.02 sec  0.05 sec 
[11/26 01:03:03    118s] (I)       | +-Free Memory                          0.01%  56.65 sec  56.65 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       +-Export                                12.63%  56.65 sec  56.67 sec  0.02 sec  0.02 sec 
[11/26 01:03:03    118s] (I)       | +-Export DB wires                      6.77%  56.65 sec  56.66 sec  0.01 sec  0.02 sec 
[11/26 01:03:03    118s] (I)       | | +-Export all nets (12T)              3.57%  56.65 sec  56.66 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | | +-Set wire vias (12T)                2.68%  56.66 sec  56.66 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | +-Report wirelength                    3.48%  56.66 sec  56.67 sec  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)       | +-Update net boxes                     2.06%  56.67 sec  56.67 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       | +-Update timing                        0.00%  56.67 sec  56.67 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)       +-Postprocess design                     0.70%  56.67 sec  56.67 sec  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)      ==================== Summary by functions =====================
[11/26 01:03:03    118s] (I)       Lv  Step                                %      Real       CPU 
[11/26 01:03:03    118s] (I)      ---------------------------------------------------------------
[11/26 01:03:03    118s] (I)        0  Early Global Route kernel     100.00%  0.15 sec  0.23 sec 
[11/26 01:03:03    118s] (I)        1  Global Routing                 57.90%  0.09 sec  0.13 sec 
[11/26 01:03:03    118s] (I)        1  Import and model               13.08%  0.02 sec  0.02 sec 
[11/26 01:03:03    118s] (I)        1  Export                         12.63%  0.02 sec  0.02 sec 
[11/26 01:03:03    118s] (I)        1  Track Assignment (12T)         11.49%  0.02 sec  0.05 sec 
[11/26 01:03:03    118s] (I)        1  Postprocess design              0.70%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        1  Export 3D cong map              0.64%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        1  Extract Global 3D Wires         0.37%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        2  Net group 1                    56.23%  0.08 sec  0.13 sec 
[11/26 01:03:03    118s] (I)        2  Track Assignment Kernel        11.20%  0.02 sec  0.05 sec 
[11/26 01:03:03    118s] (I)        2  Export DB wires                 6.77%  0.01 sec  0.02 sec 
[11/26 01:03:03    118s] (I)        2  Create route DB                 6.20%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        2  Create place DB                 4.69%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        2  Report wirelength               3.48%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        2  Update net boxes                2.06%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        2  Create route kernel             1.56%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        2  Initialization                  0.46%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        2  Others data preparation         0.15%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        2  Export 2D cong map              0.11%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        3  Phase 1l                       23.52%  0.04 sec  0.07 sec 
[11/26 01:03:03    118s] (I)        3  Phase 1c                        9.53%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        3  Phase 1d                        9.14%  0.01 sec  0.02 sec 
[11/26 01:03:03    118s] (I)        3  Import route data (12T)         5.98%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        3  Phase 1a                        5.23%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        3  Import place data               4.64%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        3  Phase 1b                        3.96%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        3  Generate topology (12T)         3.78%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        3  Export all nets (12T)           3.57%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        3  Set wire vias (12T)             2.68%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        3  Phase 1e                        0.12%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        4  Layer assignment (12T)         23.19%  0.03 sec  0.07 sec 
[11/26 01:03:03    118s] (I)        4  Two level Routing               9.45%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        4  Detoured routing (12T)          9.02%  0.01 sec  0.02 sec 
[11/26 01:03:03    118s] (I)        4  Pattern routing (12T)           4.67%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        4  Monotonic routing (12T)         3.81%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        4  Read nets                       3.62%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        4  Read instances and placement    1.47%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        4  Model blockage capacity         1.15%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        4  Read blockages ( Layer 2-6 )    1.11%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        4  Reading MSV/Partition Data      0.79%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        4  Add via demand to 2D            0.36%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        4  Read prerouted                  0.11%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        4  Read unlegalized nets           0.10%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        4  Initialize 3D grid graph        0.03%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        5  Two Level Routing (Strong)      5.45%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        5  Two Level Routing (Regular)     3.83%  0.01 sec  0.01 sec 
[11/26 01:03:03    118s] (I)        5  Initialize 3D capacity          1.02%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        5  Read Net Coloring               0.73%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        5  Read instance blockages         0.34%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        5  Read PG blockages               0.27%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[11/26 01:03:03    118s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.2)
[11/26 01:03:03    118s] Legalization setup...
[11/26 01:03:03    118s] Using cell based legalization.
[11/26 01:03:03    118s] Initializing placement interface...
[11/26 01:03:03    118s]   Use check_library -place or consult logv if problems occur.
[11/26 01:03:03    118s]   Leaving CCOpt scope - Initializing placement interface...
[11/26 01:03:03    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:4209.8M, EPOCH TIME: 1764111783.967548
[11/26 01:03:03    118s] Processing tracks to init pin-track alignment.
[11/26 01:03:03    118s] z: 2, totalTracks: 1
[11/26 01:03:03    118s] z: 4, totalTracks: 1
[11/26 01:03:03    118s] z: 6, totalTracks: 1
[11/26 01:03:03    118s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:03    118s] All LLGs are deleted
[11/26 01:03:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4209.8M, EPOCH TIME: 1764111783.977826
[11/26 01:03:03    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:4209.8M, EPOCH TIME: 1764111783.978985
[11/26 01:03:03    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4209.8M, EPOCH TIME: 1764111783.979519
[11/26 01:03:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:03    118s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4401.8M, EPOCH TIME: 1764111783.985228
[11/26 01:03:03    118s] Max number of tech site patterns supported in site array is 256.
[11/26 01:03:03    118s] Core basic site is core_hd
[11/26 01:03:04    118s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4401.8M, EPOCH TIME: 1764111784.040684
[11/26 01:03:04    118s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 01:03:04    118s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 01:03:04    118s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.010, MEM:4401.8M, EPOCH TIME: 1764111784.051115
[11/26 01:03:04    118s] SiteArray: non-trimmed site array dimensions = 58 x 520
[11/26 01:03:04    118s] SiteArray: use 225,280 bytes
[11/26 01:03:04    118s] SiteArray: current memory after site array memory allocation 4401.8M
[11/26 01:03:04    118s] SiteArray: FP blocked sites are writable
[11/26 01:03:04    118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:03:04    118s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:4369.8M, EPOCH TIME: 1764111784.060001
[11/26 01:03:04    118s] Process 1068 wires and vias for routing blockage analysis
[11/26 01:03:04    118s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.016, MEM:4401.8M, EPOCH TIME: 1764111784.075842
[11/26 01:03:04    118s] SiteArray: number of non floorplan blocked sites for llg default is 30160
[11/26 01:03:04    118s] Atter site array init, number of instance map data is 0.
[11/26 01:03:04    118s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.094, MEM:4401.8M, EPOCH TIME: 1764111784.079636
[11/26 01:03:04    118s] 
[11/26 01:03:04    118s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:04    118s] OPERPROF:     Starting CMU at level 3, MEM:4401.8M, EPOCH TIME: 1764111784.080393
[11/26 01:03:04    118s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.007, MEM:4401.8M, EPOCH TIME: 1764111784.087800
[11/26 01:03:04    118s] 
[11/26 01:03:04    118s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:04    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.127, REAL:0.109, MEM:4209.8M, EPOCH TIME: 1764111784.088905
[11/26 01:03:04    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4209.8M, EPOCH TIME: 1764111784.088990
[11/26 01:03:04    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:4209.8M, EPOCH TIME: 1764111784.094111
[11/26 01:03:04    118s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4209.8MB).
[11/26 01:03:04    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.145, REAL:0.128, MEM:4209.8M, EPOCH TIME: 1764111784.095169
[11/26 01:03:04    118s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:04    118s] Initializing placement interface done.
[11/26 01:03:04    118s] Leaving CCOpt scope - Cleaning up placement interface...
[11/26 01:03:04    118s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4209.8M, EPOCH TIME: 1764111784.095406
[11/26 01:03:04    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:04    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:04    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:04    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:04    118s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.009, REAL:0.009, MEM:4201.8M, EPOCH TIME: 1764111784.104113
[11/26 01:03:04    118s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:04    118s] Leaving CCOpt scope - Initializing placement interface...
[11/26 01:03:04    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:4201.8M, EPOCH TIME: 1764111784.119184
[11/26 01:03:04    118s] Processing tracks to init pin-track alignment.
[11/26 01:03:04    118s] z: 2, totalTracks: 1
[11/26 01:03:04    118s] z: 4, totalTracks: 1
[11/26 01:03:04    118s] z: 6, totalTracks: 1
[11/26 01:03:04    118s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:04    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4201.8M, EPOCH TIME: 1764111784.129176
[11/26 01:03:04    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:04    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:04    118s] 
[11/26 01:03:04    118s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:04    118s] OPERPROF:     Starting CMU at level 3, MEM:4369.8M, EPOCH TIME: 1764111784.199165
[11/26 01:03:04    118s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.008, MEM:4401.8M, EPOCH TIME: 1764111784.207143
[11/26 01:03:04    118s] 
[11/26 01:03:04    118s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:04    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.081, REAL:0.079, MEM:4209.8M, EPOCH TIME: 1764111784.208358
[11/26 01:03:04    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4209.8M, EPOCH TIME: 1764111784.208440
[11/26 01:03:04    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:4209.8M, EPOCH TIME: 1764111784.213651
[11/26 01:03:04    118s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4209.8MB).
[11/26 01:03:04    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.095, MEM:4209.8M, EPOCH TIME: 1764111784.214202
[11/26 01:03:04    118s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:04    118s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:04    118s] (I)      Load db... (mem=4209.8M)
[11/26 01:03:04    118s] (I)      Read data from FE... (mem=4209.8M)
[11/26 01:03:04    118s] (I)      Number of ignored instance 0
[11/26 01:03:04    118s] (I)      Number of inbound cells 0
[11/26 01:03:04    118s] (I)      Number of opened ILM blockages 0
[11/26 01:03:04    118s] (I)      Number of instances temporarily fixed by detailed placement 0
[11/26 01:03:04    118s] (I)      numMoveCells=1856, numMacros=0  numPads=300  numMultiRowHeightInsts=0
[11/26 01:03:04    118s] (I)      cell height: 4480, count: 1856
[11/26 01:03:04    118s] (I)      Read rows... (mem=4209.8M)
[11/26 01:03:04    118s] (I)      Done Read rows (cpu=0.000s, mem=4209.8M)
[11/26 01:03:04    118s] (I)      Done Read data from FE (cpu=0.006s, mem=4209.8M)
[11/26 01:03:04    118s] (I)      Done Load db (cpu=0.006s, mem=4209.8M)
[11/26 01:03:04    118s] (I)      Constructing placeable region... (mem=4209.8M)
[11/26 01:03:04    118s] (I)      Constructing bin map
[11/26 01:03:04    118s] (I)      Initialize bin information with width=44800 height=44800
[11/26 01:03:04    118s] (I)      Done constructing bin map
[11/26 01:03:04    118s] (I)      Compute region effective width... (mem=4209.8M)
[11/26 01:03:04    118s] (I)      Done Compute region effective width (cpu=0.000s, mem=4209.8M)
[11/26 01:03:04    118s] (I)      Done Constructing placeable region (cpu=0.001s, mem=4209.8M)
[11/26 01:03:04    118s] Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/26 01:03:04    118s] Validating CTS configuration...
[11/26 01:03:04    118s] Checking module port directions...
[11/26 01:03:04    118s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:04    118s] Non-default CCOpt properties:
[11/26 01:03:04    118s]   Public non-default CCOpt properties:
[11/26 01:03:04    118s]     cts_merge_clock_gates is set for at least one object
[11/26 01:03:04    118s]     cts_merge_clock_logic is set for at least one object
[11/26 01:03:04    118s]     route_type is set for at least one object
[11/26 01:03:04    118s]     target_insertion_delay is set for at least one object
[11/26 01:03:04    118s]     target_max_trans is set for at least one object
[11/26 01:03:04    118s]     target_max_trans_sdc is set for at least one object
[11/26 01:03:04    118s]     target_skew is set for at least one object
[11/26 01:03:04    118s]   No private non-default CCOpt properties
[11/26 01:03:04    118s] Route type trimming info:
[11/26 01:03:04    118s]   No route type modifications were made.
[11/26 01:03:04    118s] 
[11/26 01:03:04    118s] Trim Metal Layers:
[11/26 01:03:04    118s] LayerId::1 widthSet size::5
[11/26 01:03:04    118s] LayerId::2 widthSet size::5
[11/26 01:03:04    118s] LayerId::3 widthSet size::5
[11/26 01:03:04    118s] LayerId::4 widthSet size::5
[11/26 01:03:04    118s] LayerId::5 widthSet size::5
[11/26 01:03:04    118s] LayerId::6 widthSet size::3
[11/26 01:03:04    118s] Updating RC grid for preRoute extraction ...
[11/26 01:03:04    118s] eee: pegSigSF::1.070000
[11/26 01:03:04    118s] Initializing multi-corner capacitance tables ... 
[11/26 01:03:04    118s] Initializing multi-corner resistance tables ...
[11/26 01:03:04    118s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:03:04    118s] eee: l::2 avDens::0.225576 usedTrk::884.259358 availTrk::3920.000000 sigTrk::884.259358
[11/26 01:03:04    118s] eee: l::3 avDens::0.241765 usedTrk::1063.768143 availTrk::4400.000000 sigTrk::1063.768143
[11/26 01:03:04    118s] eee: l::4 avDens::0.069315 usedTrk::288.348860 availTrk::4160.000000 sigTrk::288.348860
[11/26 01:03:04    118s] eee: l::5 avDens::0.035715 usedTrk::57.143660 availTrk::1600.000000 sigTrk::57.143660
[11/26 01:03:04    118s] eee: l::6 avDens::0.269225 usedTrk::94.767277 availTrk::352.000000 sigTrk::94.767277
[11/26 01:03:04    118s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:04    118s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.347853 uaWl=1.000000 uaWlH=0.132478 aWlH=0.000000 lMod=0 pMax=0.829000 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:03:04    118s] End AAE Lib Interpolated Model. (MEM=4209.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:04    118s] Accumulated time to calculate placeable region: 0.000121
[11/26 01:03:04    118s] Accumulated time to calculate placeable region: 0.000502
[11/26 01:03:04    118s] Accumulated time to calculate placeable region: 0.000561
[11/26 01:03:04    118s] Accumulated time to calculate placeable region: 0.000583
[11/26 01:03:04    118s] Accumulated time to calculate placeable region: 0.000606
[11/26 01:03:04    118s] (I)      Initializing Steiner engine. 
[11/26 01:03:04    118s] (I)      ==================== Layers =====================
[11/26 01:03:04    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:04    118s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:03:04    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:04    118s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:03:04    118s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:03:04    118s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:03:04    118s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:03:04    118s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:03:04    118s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:03:04    118s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:03:04    118s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:03:04    118s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:03:04    118s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:03:04    118s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:03:04    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:04    118s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:03:04    118s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:03:04    118s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:03:04    118s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:03:04    118s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:03:04    118s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:03:04    118s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:03:04    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:04    118s] Library trimming buffers in power domain auto-default and half-corner PVT_1_80_V_WC_DELAY:setup.late removed 0 of 5 cells
[11/26 01:03:04    118s] Original list had 5 cells:
[11/26 01:03:04    118s] BUHDX12 BUHDX6 BUHDX4 BUHDX3 BUHDX1 
[11/26 01:03:04    118s] Library trimming was not able to trim any cells:
[11/26 01:03:04    118s] BUHDX12 BUHDX6 BUHDX4 BUHDX3 BUHDX1 
[11/26 01:03:04    118s] Accumulated time to calculate placeable region: 0.00109
[11/26 01:03:04    118s] Accumulated time to calculate placeable region: 0.00121
[11/26 01:03:04    118s] Accumulated time to calculate placeable region: 0.00132
[11/26 01:03:04    118s] Accumulated time to calculate placeable region: 0.00178
[11/26 01:03:04    118s] Accumulated time to calculate placeable region: 0.00203
[11/26 01:03:04    118s] Accumulated time to calculate placeable region: 0.00234
[11/26 01:03:04    119s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/26 01:03:05    120s] Library trimming inverters in power domain auto-default and half-corner PVT_1_80_V_WC_DELAY:setup.late removed 0 of 6 cells
[11/26 01:03:05    120s] Original list had 6 cells:
[11/26 01:03:05    120s] INHDX12 INHDX6 INHDX4 INHDX3 INHDX2 INHDX1 
[11/26 01:03:05    120s] Library trimming was not able to trim any cells:
[11/26 01:03:05    120s] INHDX12 INHDX6 INHDX4 INHDX3 INHDX2 INHDX1 
[11/26 01:03:05    120s] Clock tree balancer configuration for clock_tree clk:
[11/26 01:03:05    120s] Non-default CCOpt properties:
[11/26 01:03:05    120s]   Public non-default CCOpt properties:
[11/26 01:03:05    120s]     cts_merge_clock_gates: true (default: false)
[11/26 01:03:05    120s]     cts_merge_clock_logic: true (default: false)
[11/26 01:03:05    120s]     route_type (leaf): l_route (default: default)
[11/26 01:03:05    120s]     route_type (top): default_route_type_nonleaf (default: default)
[11/26 01:03:05    120s]     route_type (trunk): t_route (default: default)
[11/26 01:03:05    120s]   No private non-default CCOpt properties
[11/26 01:03:05    120s] For power domain auto-default:
[11/26 01:03:05    120s]   Buffers:     BUHDX12 BUHDX6 BUHDX4 BUHDX3 BUHDX1 
[11/26 01:03:05    120s]   Inverters:   INHDX12 INHDX6 INHDX4 INHDX3 INHDX2 INHDX1 
[11/26 01:03:05    120s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 75665.408um^2
[11/26 01:03:05    120s] Top Routing info:
[11/26 01:03:05    120s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[11/26 01:03:05    120s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 01:03:05    120s] Trunk Routing info:
[11/26 01:03:05    120s]   Route-type name: t_route; Top/bottom preferred layer name: MET4/MET3; 
[11/26 01:03:05    120s]   Non-default rule name: NDR_1; Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 01:03:05    120s] Leaf Routing info:
[11/26 01:03:05    120s]   Route-type name: l_route; Top/bottom preferred layer name: MET4/MET3; 
[11/26 01:03:05    120s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 01:03:05    120s] For timing_corner PVT_1_80_V_WC_DELAY:setup, late and power domain auto-default:
[11/26 01:03:05    120s]   Slew time target (leaf):    0.600ns
[11/26 01:03:05    120s]   Slew time target (trunk):   0.600ns
[11/26 01:03:05    120s]   Slew time target (top):     0.600ns (Note: no nets are considered top nets in this clock tree)
[11/26 01:03:05    120s]   Buffer unit delay: 0.338ns
[11/26 01:03:05    120s]   Buffer max distance: 2242.644um
[11/26 01:03:05    120s] Fastest wire driving cells and distances:
[11/26 01:03:05    120s]   Buffer    : {lib_cell:BUHDX12, fastest_considered_half_corner=PVT_1_80_V_WC_DELAY:setup.late, optimalDrivingDistance=2242.644um, saturatedSlew=0.512ns, speed=3347.230um per ns, cellArea=22.374um^2 per 1000um}
[11/26 01:03:05    120s]   Inverter  : {lib_cell:INHDX12, fastest_considered_half_corner=PVT_1_80_V_WC_DELAY:setup.late, optimalDrivingDistance=1910.400um, saturatedSlew=0.513ns, speed=3443.093um per ns, cellArea=18.385um^2 per 1000um}
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Logic Sizing Table:
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] ----------------------------------------------------------
[11/26 01:03:05    120s] Cell    Instance count    Source    Eligible library cells
[11/26 01:03:05    120s] ----------------------------------------------------------
[11/26 01:03:05    120s]   (empty table)
[11/26 01:03:05    120s] ----------------------------------------------------------
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:03:05    120s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:05    120s] Clock tree balancer configuration for skew_group clk/bc_mode:
[11/26 01:03:05    120s]   Sources:                     pin clk
[11/26 01:03:05    120s]   Total number of sinks:       659
[11/26 01:03:05    120s]   Delay constrained sinks:     659
[11/26 01:03:05    120s]   Constrains:                  default
[11/26 01:03:05    120s]   Non-leaf sinks:              0
[11/26 01:03:05    120s]   Ignore pins:                 0
[11/26 01:03:05    120s]  Timing corner PVT_1_80_V_WC_DELAY:setup.late:
[11/26 01:03:05    120s]   Skew target:                 0.400ns
[11/26 01:03:05    120s] Clock tree balancer configuration for skew_group clk/wc_mode:
[11/26 01:03:05    120s]   Sources:                     pin clk
[11/26 01:03:05    120s]   Total number of sinks:       659
[11/26 01:03:05    120s]   Delay constrained sinks:     659
[11/26 01:03:05    120s]   Constrains:                  default
[11/26 01:03:05    120s]   Non-leaf sinks:              0
[11/26 01:03:05    120s]   Ignore pins:                 0
[11/26 01:03:05    120s]  Timing corner PVT_1_80_V_WC_DELAY:setup.late:
[11/26 01:03:05    120s]   Skew target:                 0.400ns
[11/26 01:03:05    120s]   Insertion delay target:      0.500ns
[11/26 01:03:05    120s] Primary reporting skew groups are:
[11/26 01:03:05    120s] skew_group clk/bc_mode with 659 clock sinks
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Clock DAG stats initial state:
[11/26 01:03:05    120s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 01:03:05    120s]   sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:05    120s]   misc counts      : r=1, pp=0
[11/26 01:03:05    120s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 01:03:05    120s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 01:03:05    120s] Clock DAG hash initial state: 1692048960853612378 16567393049780639727
[11/26 01:03:05    120s] CTS services accumulated run-time stats initial state:
[11/26 01:03:05    120s]   delay calculator: calls=5575, total_wall_time=0.265s, mean_wall_time=0.048ms
[11/26 01:03:05    120s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/26 01:03:05    120s]   steiner router: calls=5576, total_wall_time=0.054s, mean_wall_time=0.010ms
[11/26 01:03:05    120s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[11/26 01:03:05    120s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Layer information for route type default_route_type_nonleaf:
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] ---------------------------------------------------------------------
[11/26 01:03:05    120s] Layer     Preferred    Route    Res.          Cap.          RC
[11/26 01:03:05    120s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/26 01:03:05    120s] ---------------------------------------------------------------------
[11/26 01:03:05    120s] MET1      N            H          0.710         0.287         0.204
[11/26 01:03:05    120s] MET2      N            V          0.616         0.297         0.183
[11/26 01:03:05    120s] MET3      Y            H          0.616         0.298         0.184
[11/26 01:03:05    120s] MET4      Y            V          0.616         0.296         0.182
[11/26 01:03:05    120s] METTP     N            H          0.201         0.276         0.056
[11/26 01:03:05    120s] METTPL    N            V          0.007         0.371         0.003
[11/26 01:03:05    120s] ---------------------------------------------------------------------
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Route-type name: l_route; Top/bottom preferred layer name: MET4/MET3; 
[11/26 01:03:05    120s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Layer information for route type l_route:
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] ---------------------------------------------------------------------
[11/26 01:03:05    120s] Layer     Preferred    Route    Res.          Cap.          RC
[11/26 01:03:05    120s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/26 01:03:05    120s] ---------------------------------------------------------------------
[11/26 01:03:05    120s] MET1      N            H          0.710         0.287         0.204
[11/26 01:03:05    120s] MET2      N            V          0.616         0.297         0.183
[11/26 01:03:05    120s] MET3      Y            H          0.616         0.298         0.184
[11/26 01:03:05    120s] MET4      Y            V          0.616         0.296         0.182
[11/26 01:03:05    120s] METTP     N            H          0.201         0.276         0.056
[11/26 01:03:05    120s] METTPL    N            V          0.007         0.371         0.003
[11/26 01:03:05    120s] ---------------------------------------------------------------------
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Route-type name: t_route; Top/bottom preferred layer name: MET4/MET3; 
[11/26 01:03:05    120s] Non-default rule name: NDR_1; Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Layer information for route type t_route:
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] ---------------------------------------------------------------------------------
[11/26 01:03:05    120s] Layer     Preferred    Route    Res.          Cap.          RC           Tracks
[11/26 01:03:05    120s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[11/26 01:03:05    120s]                                                                          to Layer
[11/26 01:03:05    120s] ---------------------------------------------------------------------------------
[11/26 01:03:05    120s] MET1      N            H          0.312         0.231         0.072          3
[11/26 01:03:05    120s] MET2      N            V          0.257         0.259         0.067          3
[11/26 01:03:05    120s] MET3      Y            H          0.257         0.257         0.066          3
[11/26 01:03:05    120s] MET4      Y            V          0.257         0.254         0.065          3
[11/26 01:03:05    120s] METTP     N            H          0.075         0.362         0.027          3
[11/26 01:03:05    120s] METTPL    N            V          0.003         0.335         0.001         21
[11/26 01:03:05    120s] ---------------------------------------------------------------------------------
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Via selection for estimated routes (rule default):
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] -----------------------------------------------------------------------
[11/26 01:03:05    120s] Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[11/26 01:03:05    120s] Range                           (Ohm)    (fF)     (fs)     Only
[11/26 01:03:05    120s] -----------------------------------------------------------------------
[11/26 01:03:05    120s] MET1-MET2       VIA1_Y_so       7.849    0.034    0.269    false
[11/26 01:03:05    120s] MET2-MET3       VIA2_o          7.849    0.030    0.232    false
[11/26 01:03:05    120s] MET3-MET4       VIA3_o          7.849    0.029    0.230    false
[11/26 01:03:05    120s] MET4-METTP      VIATPnw_Y_so    3.839    0.101    0.388    false
[11/26 01:03:05    120s] METTP-METTPL    VIATPL_eo       2.160    0.392    0.848    false
[11/26 01:03:05    120s] -----------------------------------------------------------------------
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Via selection for estimated routes (rule NDR_1):
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] -----------------------------------------------------------------------
[11/26 01:03:05    120s] Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[11/26 01:03:05    120s] Range                           (Ohm)    (fF)     (fs)     Only
[11/26 01:03:05    120s] -----------------------------------------------------------------------
[11/26 01:03:05    120s] MET1-MET2       VIA1_Y_so       7.849    0.034    0.269    false
[11/26 01:03:05    120s] MET2-MET3       VIA2_o          7.849    0.030    0.232    false
[11/26 01:03:05    120s] MET3-MET4       VIA3_o          7.849    0.029    0.230    false
[11/26 01:03:05    120s] MET4-METTP      VIATPnw_Y_so    3.839    0.101    0.388    false
[11/26 01:03:05    120s] METTP-METTPL    VIATPL_eo       2.160    0.392    0.848    false
[11/26 01:03:05    120s] -----------------------------------------------------------------------
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Have 12 CPUs available for CTS. Selected algorithms will run multithreaded.
[11/26 01:03:05    120s] No ideal or dont_touch nets found in the clock tree
[11/26 01:03:05    120s] No dont_touch hnets found in the clock tree
[11/26 01:03:05    120s] No dont_touch hpins found in the clock network.
[11/26 01:03:05    120s] Checking for illegal sizes of clock logic instances...
[11/26 01:03:05    120s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Filtering reasons for cell type: buffer
[11/26 01:03:05    120s] =======================================
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] --------------------------------------------------------------------------------------
[11/26 01:03:05    120s] Clock trees    Power domain    Reason                         Library cells
[11/26 01:03:05    120s] --------------------------------------------------------------------------------------
[11/26 01:03:05    120s] all            auto-default    Unbalanced rise/fall delays    { BUHDX0 BUHDX2 BUHDX8 }
[11/26 01:03:05    120s] --------------------------------------------------------------------------------------
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Filtering reasons for cell type: inverter
[11/26 01:03:05    120s] =========================================
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] -------------------------------------------------------------------------------
[11/26 01:03:05    120s] Clock trees    Power domain    Reason                         Library cells
[11/26 01:03:05    120s] -------------------------------------------------------------------------------
[11/26 01:03:05    120s] all            auto-default    Unbalanced rise/fall delays    { INHDX0 INHDX8 }
[11/26 01:03:05    120s] -------------------------------------------------------------------------------
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
[11/26 01:03:05    120s] CCOpt configuration status: all checks passed.
[11/26 01:03:05    120s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/26 01:03:05    120s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/26 01:03:05    120s]   No exclusion drivers are needed.
[11/26 01:03:05    120s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/26 01:03:05    120s] Antenna diode management...
[11/26 01:03:05    120s]   Found 0 antenna diodes in the clock trees.
[11/26 01:03:05    120s]   
[11/26 01:03:05    120s] Antenna diode management done.
[11/26 01:03:05    120s] Adding driver cells for primary IOs...
[11/26 01:03:05    120s]   
[11/26 01:03:05    120s]   ----------------------------------------------------------------------------------------------
[11/26 01:03:05    120s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/26 01:03:05    120s]   ----------------------------------------------------------------------------------------------
[11/26 01:03:05    120s]     (empty table)
[11/26 01:03:05    120s]   ----------------------------------------------------------------------------------------------
[11/26 01:03:05    120s]   
[11/26 01:03:05    120s]   
[11/26 01:03:05    120s] Adding driver cells for primary IOs done.
[11/26 01:03:05    120s] Adding driver cell for primary IO roots...
[11/26 01:03:05    120s] Adding driver cell for primary IO roots done.
[11/26 01:03:05    120s] Maximizing clock DAG abstraction...
[11/26 01:03:05    120s]   Removing clock DAG drivers
[11/26 01:03:05    120s] Maximizing clock DAG abstraction done.
[11/26 01:03:05    120s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.1 real=0:00:01.9)
[11/26 01:03:05    120s] Synthesizing clock trees...
[11/26 01:03:05    120s]   Preparing To Balance...
[11/26 01:03:05    120s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/26 01:03:05    120s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5307.1M, EPOCH TIME: 1764111785.709326
[11/26 01:03:05    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:05    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:05    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:05    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:05    120s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.014, MEM:5299.1M, EPOCH TIME: 1764111785.723485
[11/26 01:03:05    120s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:05    120s]   Leaving CCOpt scope - Initializing placement interface...
[11/26 01:03:05    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:5289.5M, EPOCH TIME: 1764111785.723892
[11/26 01:03:05    120s] Processing tracks to init pin-track alignment.
[11/26 01:03:05    120s] z: 2, totalTracks: 1
[11/26 01:03:05    120s] z: 4, totalTracks: 1
[11/26 01:03:05    120s] z: 6, totalTracks: 1
[11/26 01:03:05    120s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:05    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5289.5M, EPOCH TIME: 1764111785.733433
[11/26 01:03:05    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:05    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:05    120s] OPERPROF:     Starting CMU at level 3, MEM:5457.5M, EPOCH TIME: 1764111785.802345
[11/26 01:03:05    120s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.008, MEM:5489.5M, EPOCH TIME: 1764111785.810506
[11/26 01:03:05    120s] 
[11/26 01:03:05    120s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:05    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.078, MEM:5297.5M, EPOCH TIME: 1764111785.811733
[11/26 01:03:05    120s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5297.5M, EPOCH TIME: 1764111785.811810
[11/26 01:03:05    120s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:5297.5M, EPOCH TIME: 1764111785.817291
[11/26 01:03:05    120s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5297.5MB).
[11/26 01:03:05    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.094, MEM:5297.5M, EPOCH TIME: 1764111785.817787
[11/26 01:03:05    120s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:05    120s]   Merging duplicate siblings in DAG...
[11/26 01:03:05    120s]     Clock DAG stats before merging:
[11/26 01:03:05    120s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 01:03:05    120s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:05    120s]       misc counts      : r=1, pp=0
[11/26 01:03:05    120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 01:03:05    120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 01:03:05    120s]     Clock DAG hash before merging: 1692048960853612378 16567393049780639727
[11/26 01:03:05    120s]     CTS services accumulated run-time stats before merging:
[11/26 01:03:05    120s]       delay calculator: calls=5575, total_wall_time=0.265s, mean_wall_time=0.048ms
[11/26 01:03:05    120s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/26 01:03:05    120s]       steiner router: calls=5576, total_wall_time=0.054s, mean_wall_time=0.010ms
[11/26 01:03:05    120s]     Resynthesising clock tree into netlist...
[11/26 01:03:05    120s]       Reset timing graph...
[11/26 01:03:05    120s] Ignoring AAE DB Resetting ...
[11/26 01:03:05    120s]       Reset timing graph done.
[11/26 01:03:05    120s]     Resynthesising clock tree into netlist done.
[11/26 01:03:05    120s]     Merging duplicate clock dag driver clones in DAG...
[11/26 01:03:05    120s]     Merging duplicate clock dag driver clones in DAG done.
[11/26 01:03:05    120s]     
[11/26 01:03:05    120s]     Disconnecting clock tree from netlist...
[11/26 01:03:05    120s]     Disconnecting clock tree from netlist done.
[11/26 01:03:05    120s]   Merging duplicate siblings in DAG done.
[11/26 01:03:05    120s]   Applying movement limits...
[11/26 01:03:05    120s]   Applying movement limits done.
[11/26 01:03:05    120s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:05    120s]   CCOpt::Phase::Construction...
[11/26 01:03:05    120s]   Stage::Clustering...
[11/26 01:03:05    120s]   Clustering...
[11/26 01:03:05    120s]     Clock DAG hash before 'Clustering': 1692048960853612378 16567393049780639727
[11/26 01:03:05    120s]     CTS services accumulated run-time stats before 'Clustering':
[11/26 01:03:05    120s]       delay calculator: calls=5575, total_wall_time=0.265s, mean_wall_time=0.048ms
[11/26 01:03:05    120s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/26 01:03:05    120s]       steiner router: calls=5576, total_wall_time=0.054s, mean_wall_time=0.010ms
[11/26 01:03:05    120s]     Initialize for clustering...
[11/26 01:03:05    120s]     Clock DAG stats before clustering:
[11/26 01:03:05    120s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 01:03:05    120s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:05    120s]       misc counts      : r=1, pp=0
[11/26 01:03:05    120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 01:03:05    120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 01:03:05    120s]     Clock DAG hash before clustering: 1692048960853612378 16567393049780639727
[11/26 01:03:05    120s]     CTS services accumulated run-time stats before clustering:
[11/26 01:03:05    120s]       delay calculator: calls=5575, total_wall_time=0.265s, mean_wall_time=0.048ms
[11/26 01:03:05    120s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/26 01:03:05    120s]       steiner router: calls=5576, total_wall_time=0.054s, mean_wall_time=0.010ms
[11/26 01:03:05    120s]     Computing max distances from locked parents...
[11/26 01:03:05    120s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/26 01:03:05    120s]     Computing max distances from locked parents done.
[11/26 01:03:05    120s]     Computing optimal clock node locations...
[11/26 01:03:05    120s]     : ...20% ...40% ...60% ...80% ...100% 
[11/26 01:03:05    120s]     Optimal path computation stats:
[11/26 01:03:05    120s]       Successful          : 4
[11/26 01:03:05    120s]       Unsuccessful        : 0
[11/26 01:03:05    120s]       Immovable           : 1
[11/26 01:03:05    120s]       lockedParentLocation: 0
[11/26 01:03:05    120s]       Region hash         : e4d0d11cb7a6f7ec
[11/26 01:03:05    120s]     Unsuccessful details:
[11/26 01:03:05    120s]     
[11/26 01:03:05    120s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:05    120s] End AAE Lib Interpolated Model. (MEM=5297.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:05    120s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:05    120s]     Bottom-up phase...
[11/26 01:03:05    120s]     Clustering bottom-up starting from leaves...
[11/26 01:03:05    120s]       Clustering clock_tree clk...
[11/26 01:03:06    120s]       Clustering clock_tree clk done.
[11/26 01:03:06    120s]     Clustering bottom-up starting from leaves done.
[11/26 01:03:06    120s]     Rebuilding the clock tree after clustering...
[11/26 01:03:06    120s]     Rebuilding the clock tree after clustering done.
[11/26 01:03:06    120s]     Clock DAG stats after bottom-up phase:
[11/26 01:03:06    120s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:06    120s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:06    120s]       misc counts      : r=1, pp=0
[11/26 01:03:06    120s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:06    120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1500.800um, total=1500.800um
[11/26 01:03:06    120s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/26 01:03:06    120s]        Bufs: BUHDX12: 7 
[11/26 01:03:06    120s]     Clock DAG hash after bottom-up phase: 46357541585738936 16557867311039816675
[11/26 01:03:06    120s]     CTS services accumulated run-time stats after bottom-up phase:
[11/26 01:03:06    120s]       delay calculator: calls=5813, total_wall_time=0.392s, mean_wall_time=0.067ms
[11/26 01:03:06    120s]       legalizer: calls=35, total_wall_time=0.001s, mean_wall_time=0.025ms
[11/26 01:03:06    120s]       steiner router: calls=5797, total_wall_time=0.076s, mean_wall_time=0.013ms
[11/26 01:03:06    120s]     Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.3)
[11/26 01:03:06    120s]     Legalizing clock trees...
[11/26 01:03:06    120s]     Resynthesising clock tree into netlist...
[11/26 01:03:06    120s]       Reset timing graph...
[11/26 01:03:06    120s] Ignoring AAE DB Resetting ...
[11/26 01:03:06    120s]       Reset timing graph done.
[11/26 01:03:06    120s]     Resynthesising clock tree into netlist done.
[11/26 01:03:06    120s]     Commiting net attributes....
[11/26 01:03:06    120s]     Commiting net attributes. done.
[11/26 01:03:06    120s]     Leaving CCOpt scope - ClockRefiner...
[11/26 01:03:06    120s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5681.6M, EPOCH TIME: 1764111786.095127
[11/26 01:03:06    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    120s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.010, MEM:5301.6M, EPOCH TIME: 1764111786.105452
[11/26 01:03:06    120s]     Assigned high priority to 666 instances.
[11/26 01:03:06    120s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/26 01:03:06    120s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/26 01:03:06    120s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5301.6M, EPOCH TIME: 1764111786.120358
[11/26 01:03:06    120s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5301.6M, EPOCH TIME: 1764111786.120468
[11/26 01:03:06    120s] Processing tracks to init pin-track alignment.
[11/26 01:03:06    120s] z: 2, totalTracks: 1
[11/26 01:03:06    120s] z: 4, totalTracks: 1
[11/26 01:03:06    120s] z: 6, totalTracks: 1
[11/26 01:03:06    120s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:06    121s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5301.6M, EPOCH TIME: 1764111786.130685
[11/26 01:03:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:06    121s] OPERPROF:       Starting CMU at level 4, MEM:5461.6M, EPOCH TIME: 1764111786.199387
[11/26 01:03:06    121s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:5493.6M, EPOCH TIME: 1764111786.207477
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:06    121s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.078, MEM:5301.6M, EPOCH TIME: 1764111786.208629
[11/26 01:03:06    121s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5301.6M, EPOCH TIME: 1764111786.208710
[11/26 01:03:06    121s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.005, REAL:0.005, MEM:5301.6M, EPOCH TIME: 1764111786.213637
[11/26 01:03:06    121s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5301.6MB).
[11/26 01:03:06    121s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.097, REAL:0.094, MEM:5301.6M, EPOCH TIME: 1764111786.214150
[11/26 01:03:06    121s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.097, REAL:0.094, MEM:5301.6M, EPOCH TIME: 1764111786.214189
[11/26 01:03:06    121s] TDRefine: refinePlace mode is spiral
[11/26 01:03:06    121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.527567.5
[11/26 01:03:06    121s] OPERPROF: Starting RefinePlace at level 1, MEM:5301.6M, EPOCH TIME: 1764111786.214278
[11/26 01:03:06    121s] *** Starting refinePlace (0:02:01 mem=5301.6M) ***
[11/26 01:03:06    121s] Total net bbox length = 7.241e+04 (3.484e+04 3.757e+04) (ext = 1.402e+04)
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:06    121s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:03:06    121s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:06    121s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:06    121s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5301.6M, EPOCH TIME: 1764111786.218887
[11/26 01:03:06    121s] Starting refinePlace ...
[11/26 01:03:06    121s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:06    121s] One DDP V2 for no tweak run.
[11/26 01:03:06    121s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:06    121s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:5461.6M, EPOCH TIME: 1764111786.232412
[11/26 01:03:06    121s] DDP initSite1 nrRow 58 nrJob 58
[11/26 01:03:06    121s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:5461.6M, EPOCH TIME: 1764111786.232540
[11/26 01:03:06    121s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:5461.6M, EPOCH TIME: 1764111786.232661
[11/26 01:03:06    121s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:5461.6M, EPOCH TIME: 1764111786.232708
[11/26 01:03:06    121s] DDP markSite nrRow 58 nrJob 58
[11/26 01:03:06    121s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:5461.6M, EPOCH TIME: 1764111786.232858
[11/26 01:03:06    121s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.000, MEM:5461.6M, EPOCH TIME: 1764111786.232901
[11/26 01:03:06    121s]   Spread Effort: high, standalone mode, useDDP on.
[11/26 01:03:06    121s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5301.6MB) @(0:02:01 - 0:02:01).
[11/26 01:03:06    121s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:03:06    121s] wireLenOptFixPriorityInst 659 inst fixed
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s] Running Spiral MT with 12 threads  fetchWidth=8 
[11/26 01:03:06    121s] Move report: legalization moves 52 insts, mean move: 5.48 um, max move: 20.16 um spiral
[11/26 01:03:06    121s] 	Max move on inst (mem_inst/DAC_out_reg[16][3]): (103.60, 270.48) --> (92.40, 261.52)
[11/26 01:03:06    121s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/26 01:03:06    121s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:03:06    121s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=5367.4MB) @(0:02:01 - 0:02:01).
[11/26 01:03:06    121s] Move report: Detail placement moves 52 insts, mean move: 5.48 um, max move: 20.16 um 
[11/26 01:03:06    121s] 	Max move on inst (mem_inst/DAC_out_reg[16][3]): (103.60, 270.48) --> (92.40, 261.52)
[11/26 01:03:06    121s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5367.4MB
[11/26 01:03:06    121s] Statistics of distance of Instance movement in refine placement:
[11/26 01:03:06    121s]   maximum (X+Y) =        20.16 um
[11/26 01:03:06    121s]   inst (mem_inst/DAC_out_reg[16][3]) with max move: (103.6, 270.48) -> (92.4, 261.52)
[11/26 01:03:06    121s]   mean    (X+Y) =         5.48 um
[11/26 01:03:06    121s] Summary Report:
[11/26 01:03:06    121s] Instances move: 52 (out of 1863 movable)
[11/26 01:03:06    121s] Instances flipped: 0
[11/26 01:03:06    121s] Mean displacement: 5.48 um
[11/26 01:03:06    121s] Max displacement: 20.16 um (Instance: mem_inst/DAC_out_reg[16][3]) (103.6, 270.48) -> (92.4, 261.52)
[11/26 01:03:06    121s] 	Length: 22 sites, height: 1 rows, site name: core_hd, cell type: DFRRQHDX1
[11/26 01:03:06    121s] Total instances moved : 52
[11/26 01:03:06    121s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.234, REAL:0.158, MEM:5367.4M, EPOCH TIME: 1764111786.377124
[11/26 01:03:06    121s] Total net bbox length = 7.264e+04 (3.490e+04 3.774e+04) (ext = 1.404e+04)
[11/26 01:03:06    121s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5367.4MB
[11/26 01:03:06    121s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=5367.4MB) @(0:02:01 - 0:02:01).
[11/26 01:03:06    121s] *** Finished refinePlace (0:02:01 mem=5367.4M) ***
[11/26 01:03:06    121s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.527567.5
[11/26 01:03:06    121s] OPERPROF: Finished RefinePlace at level 1, CPU:0.240, REAL:0.164, MEM:5367.4M, EPOCH TIME: 1764111786.378320
[11/26 01:03:06    121s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5367.4M, EPOCH TIME: 1764111786.378368
[11/26 01:03:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:03:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.013, REAL:0.013, MEM:5305.4M, EPOCH TIME: 1764111786.391240
[11/26 01:03:06    121s]     ClockRefiner summary
[11/26 01:03:06    121s]     All clock instances: Moved 19, flipped 11 and cell swapped 0 (out of a total of 666).
[11/26 01:03:06    121s]     The largest move was 20.2 um for mem_inst/DAC_out_reg[16][3].
[11/26 01:03:06    121s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[11/26 01:03:06    121s]     Clock sinks: Moved 19, flipped 11 and cell swapped 0 (out of a total of 659).
[11/26 01:03:06    121s]     The largest move was 20.2 um for mem_inst/DAC_out_reg[16][3].
[11/26 01:03:06    121s]     Revert refine place priority changes on 0 instances.
[11/26 01:03:06    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:5305.4M, EPOCH TIME: 1764111786.405714
[11/26 01:03:06    121s] Processing tracks to init pin-track alignment.
[11/26 01:03:06    121s] z: 2, totalTracks: 1
[11/26 01:03:06    121s] z: 4, totalTracks: 1
[11/26 01:03:06    121s] z: 6, totalTracks: 1
[11/26 01:03:06    121s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:06    121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5305.4M, EPOCH TIME: 1764111786.415702
[11/26 01:03:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:06    121s] OPERPROF:     Starting CMU at level 3, MEM:5465.4M, EPOCH TIME: 1764111786.485145
[11/26 01:03:06    121s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.008, MEM:5497.4M, EPOCH TIME: 1764111786.493154
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:06    121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.079, MEM:5305.4M, EPOCH TIME: 1764111786.494363
[11/26 01:03:06    121s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5305.4M, EPOCH TIME: 1764111786.494443
[11/26 01:03:06    121s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:5305.4M, EPOCH TIME: 1764111786.499599
[11/26 01:03:06    121s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5305.4MB).
[11/26 01:03:06    121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.094, MEM:5305.4M, EPOCH TIME: 1764111786.500132
[11/26 01:03:06    121s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.4)
[11/26 01:03:06    121s]     Disconnecting clock tree from netlist...
[11/26 01:03:06    121s]     Disconnecting clock tree from netlist done.
[11/26 01:03:06    121s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/26 01:03:06    121s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5305.4M, EPOCH TIME: 1764111786.501476
[11/26 01:03:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:5305.4M, EPOCH TIME: 1764111786.510211
[11/26 01:03:06    121s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:06    121s]     Leaving CCOpt scope - Initializing placement interface...
[11/26 01:03:06    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:5305.4M, EPOCH TIME: 1764111786.510506
[11/26 01:03:06    121s] Processing tracks to init pin-track alignment.
[11/26 01:03:06    121s] z: 2, totalTracks: 1
[11/26 01:03:06    121s] z: 4, totalTracks: 1
[11/26 01:03:06    121s] z: 6, totalTracks: 1
[11/26 01:03:06    121s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:06    121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5305.4M, EPOCH TIME: 1764111786.519799
[11/26 01:03:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:06    121s] OPERPROF:     Starting CMU at level 3, MEM:5465.4M, EPOCH TIME: 1764111786.592511
[11/26 01:03:06    121s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.008, MEM:5497.4M, EPOCH TIME: 1764111786.600400
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:06    121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.081, REAL:0.082, MEM:5305.4M, EPOCH TIME: 1764111786.601606
[11/26 01:03:06    121s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5305.4M, EPOCH TIME: 1764111786.601686
[11/26 01:03:06    121s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:5305.4M, EPOCH TIME: 1764111786.607084
[11/26 01:03:06    121s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5305.4MB).
[11/26 01:03:06    121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.097, MEM:5305.4M, EPOCH TIME: 1764111786.607568
[11/26 01:03:06    121s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:06    121s]     Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:03:06    121s] End AAE Lib Interpolated Model. (MEM=5305.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:06    121s]     Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:06    121s]     
[11/26 01:03:06    121s]     Clock tree legalization - Histogram:
[11/26 01:03:06    121s]     ====================================
[11/26 01:03:06    121s]     
[11/26 01:03:06    121s]     --------------------------------
[11/26 01:03:06    121s]     Movement (um)    Number of cells
[11/26 01:03:06    121s]     --------------------------------
[11/26 01:03:06    121s]       (empty table)
[11/26 01:03:06    121s]     --------------------------------
[11/26 01:03:06    121s]     
[11/26 01:03:06    121s]     
[11/26 01:03:06    121s]     Clock tree legalization - There are no Movements:
[11/26 01:03:06    121s]     =================================================
[11/26 01:03:06    121s]     
[11/26 01:03:06    121s]     ---------------------------------------------
[11/26 01:03:06    121s]     Movement (um)    Desired     Achieved    Node
[11/26 01:03:06    121s]                      location    location    
[11/26 01:03:06    121s]     ---------------------------------------------
[11/26 01:03:06    121s]       (empty table)
[11/26 01:03:06    121s]     ---------------------------------------------
[11/26 01:03:06    121s]     
[11/26 01:03:06    121s]     Legalizing clock trees done. (took cpu=0:00:00.7 real=0:00:00.6)
[11/26 01:03:06    121s]     Clock DAG stats after 'Clustering':
[11/26 01:03:06    121s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:06    121s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:06    121s]       misc counts      : r=1, pp=0
[11/26 01:03:06    121s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:06    121s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:06    121s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:06    121s]       wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.082pF, total=1.156pF
[11/26 01:03:06    121s]       wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
[11/26 01:03:06    121s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
[11/26 01:03:06    121s]     Clock DAG net violations after 'Clustering': none
[11/26 01:03:06    121s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/26 01:03:06    121s]       Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:06    121s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.013ns min=0.462ns max=0.503ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:06    121s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/26 01:03:06    121s]        Bufs: BUHDX12: 7 
[11/26 01:03:06    121s]     Clock DAG hash after 'Clustering': 470190450229615216 13711559807943590379
[11/26 01:03:06    121s]     CTS services accumulated run-time stats after 'Clustering':
[11/26 01:03:06    121s]       delay calculator: calls=5821, total_wall_time=0.399s, mean_wall_time=0.069ms
[11/26 01:03:06    121s]       legalizer: calls=56, total_wall_time=0.001s, mean_wall_time=0.021ms
[11/26 01:03:06    121s]       steiner router: calls=5805, total_wall_time=0.089s, mean_wall_time=0.015ms
[11/26 01:03:06    121s]     Primary reporting skew groups after 'Clustering':
[11/26 01:03:06    121s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.417 gs=0.030)
[11/26 01:03:06    121s]           min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:06    121s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:06    121s]     Skew group summary after 'Clustering':
[11/26 01:03:06    121s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.417 gs=0.030)
[11/26 01:03:06    121s]       skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.417 gs=0.030)
[11/26 01:03:06    121s]     Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:06    121s]   Clustering done. (took cpu=0:00:01.2 real=0:00:00.8)
[11/26 01:03:06    121s]   
[11/26 01:03:06    121s]   Post-Clustering Statistics Report
[11/26 01:03:06    121s]   =================================
[11/26 01:03:06    121s]   
[11/26 01:03:06    121s]   Fanout Statistics:
[11/26 01:03:06    121s]   
[11/26 01:03:06    121s]   -------------------------------------------------------------------------------------------------------------
[11/26 01:03:06    121s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/26 01:03:06    121s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/26 01:03:06    121s]   -------------------------------------------------------------------------------------------------------------
[11/26 01:03:06    121s]   Trunk         2       4.000       1         7        4.243      {1 <= 2, 1 <= 8}
[11/26 01:03:06    121s]   Leaf          7      94.143      92        96        1.574      {1 <= 92, 2 <= 93, 1 <= 94, 1 <= 95, 2 <= 96}
[11/26 01:03:06    121s]   -------------------------------------------------------------------------------------------------------------
[11/26 01:03:06    121s]   
[11/26 01:03:06    121s]   Clustering Failure Statistics:
[11/26 01:03:06    121s]   
[11/26 01:03:06    121s]   --------------------------------
[11/26 01:03:06    121s]   Net Type    Clusters    Clusters
[11/26 01:03:06    121s]               Tried       Failed
[11/26 01:03:06    121s]   --------------------------------
[11/26 01:03:06    121s]   Leaf           7           0
[11/26 01:03:06    121s]   --------------------------------
[11/26 01:03:06    121s]   
[11/26 01:03:06    121s]   Clustering Partition Statistics:
[11/26 01:03:06    121s]   
[11/26 01:03:06    121s]   -------------------------------------------------------------------------------------
[11/26 01:03:06    121s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[11/26 01:03:06    121s]               Fraction    Fraction    Count        Size       Size    Size    Size
[11/26 01:03:06    121s]   -------------------------------------------------------------------------------------
[11/26 01:03:06    121s]   Leaf         0.000       1.000          1        659.000    659     659       0.000
[11/26 01:03:06    121s]   -------------------------------------------------------------------------------------
[11/26 01:03:06    121s]   
[11/26 01:03:06    121s]   
[11/26 01:03:06    121s]   Looking for fanout violations...
[11/26 01:03:06    121s]   Looking for fanout violations done.
[11/26 01:03:06    121s]   CongRepair After Initial Clustering...
[11/26 01:03:06    121s]   Reset timing graph...
[11/26 01:03:06    121s] Ignoring AAE DB Resetting ...
[11/26 01:03:06    121s]   Reset timing graph done.
[11/26 01:03:06    121s]   Leaving CCOpt scope - Early Global Route...
[11/26 01:03:06    121s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:5577.0M, EPOCH TIME: 1764111786.672569
[11/26 01:03:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:659).
[11/26 01:03:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] All LLGs are deleted
[11/26 01:03:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:06    121s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5577.0M, EPOCH TIME: 1764111786.680791
[11/26 01:03:06    121s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5577.0M, EPOCH TIME: 1764111786.681834
[11/26 01:03:06    121s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.013, REAL:0.013, MEM:5311.0M, EPOCH TIME: 1764111786.685507
[11/26 01:03:06    121s]   Clock implementation routing...
[11/26 01:03:06    121s] Net route status summary:
[11/26 01:03:06    121s]   Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:06    121s]   Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:06    121s]     Routing using eGR only...
[11/26 01:03:06    121s]       Early Global Route - eGR only step...
[11/26 01:03:06    121s] (ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
[11/26 01:03:06    121s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[11/26 01:03:06    121s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/26 01:03:06    121s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/26 01:03:06    121s] (ccopt eGR): Start to route 8 all nets
[11/26 01:03:06    121s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5310.98 MB )
[11/26 01:03:06    121s] (I)      ==================== Layers =====================
[11/26 01:03:06    121s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:06    121s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:03:06    121s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:06    121s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:03:06    121s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:03:06    121s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:03:06    121s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:03:06    121s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:03:06    121s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:03:06    121s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:03:06    121s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:03:06    121s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:03:06    121s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:03:06    121s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:03:06    121s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:06    121s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:03:06    121s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:03:06    121s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:03:06    121s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:03:06    121s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:03:06    121s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:03:06    121s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:03:06    121s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:06    121s] (I)      Started Import and model ( Curr Mem: 5310.98 MB )
[11/26 01:03:06    121s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:06    121s] (I)      == Non-default Options ==
[11/26 01:03:06    121s] (I)      Clean congestion better                            : true
[11/26 01:03:06    121s] (I)      Estimate vias on DPT layer                         : true
[11/26 01:03:06    121s] (I)      Clean congestion layer assignment rounds           : 3
[11/26 01:03:06    121s] (I)      Layer constraints as soft constraints              : true
[11/26 01:03:06    121s] (I)      Soft top layer                                     : true
[11/26 01:03:06    121s] (I)      Skip prospective layer relax nets                  : true
[11/26 01:03:06    121s] (I)      Better NDR handling                                : true
[11/26 01:03:06    121s] (I)      Improved NDR modeling in LA                        : true
[11/26 01:03:06    121s] (I)      Routing cost fix for NDR handling                  : true
[11/26 01:03:06    121s] (I)      Block tracks for preroutes                         : true
[11/26 01:03:06    121s] (I)      Assign IRoute by net group key                     : true
[11/26 01:03:06    121s] (I)      Block unroutable channels                          : true
[11/26 01:03:06    121s] (I)      Block unroutable channels 3D                       : true
[11/26 01:03:06    121s] (I)      Bound layer relaxed segment wl                     : true
[11/26 01:03:06    121s] (I)      Blocked pin reach length threshold                 : 2
[11/26 01:03:06    121s] (I)      Check blockage within NDR space in TA              : true
[11/26 01:03:06    121s] (I)      Skip must join for term with via pillar            : true
[11/26 01:03:06    121s] (I)      Model find APA for IO pin                          : true
[11/26 01:03:06    121s] (I)      On pin location for off pin term                   : true
[11/26 01:03:06    121s] (I)      Handle EOL spacing                                 : true
[11/26 01:03:06    121s] (I)      Merge PG vias by gap                               : true
[11/26 01:03:06    121s] (I)      Honor MSV route constraint                         : true
[11/26 01:03:06    121s] (I)      Maximum routing layer                              : 6
[11/26 01:03:06    121s] (I)      Route selected nets only                           : true
[11/26 01:03:06    121s] (I)      Refine MST                                         : true
[11/26 01:03:06    121s] (I)      Honor PRL                                          : true
[11/26 01:03:06    121s] (I)      Strong congestion aware                            : true
[11/26 01:03:06    121s] (I)      Improved initial location for IRoutes              : true
[11/26 01:03:06    121s] (I)      Multi panel TA                                     : true
[11/26 01:03:06    121s] (I)      Penalize wire overlap                              : true
[11/26 01:03:06    121s] (I)      Expand small instance blockage                     : true
[11/26 01:03:06    121s] (I)      Reduce via in TA                                   : true
[11/26 01:03:06    121s] (I)      SS-aware routing                                   : true
[11/26 01:03:06    121s] (I)      Improve tree edge sharing                          : true
[11/26 01:03:06    121s] (I)      Improve 2D via estimation                          : true
[11/26 01:03:06    121s] (I)      Refine Steiner tree                                : true
[11/26 01:03:06    121s] (I)      Build spine tree                                   : true
[11/26 01:03:06    121s] (I)      Model pass through capacity                        : true
[11/26 01:03:06    121s] (I)      Extend blockages by a half GCell                   : true
[11/26 01:03:06    121s] (I)      Consider pin shapes                                : true
[11/26 01:03:06    121s] (I)      Consider pin shapes for all nodes                  : true
[11/26 01:03:06    121s] (I)      Consider NR APA                                    : true
[11/26 01:03:06    121s] (I)      Consider IO pin shape                              : true
[11/26 01:03:06    121s] (I)      Fix pin connection bug                             : true
[11/26 01:03:06    121s] (I)      Consider layer RC for local wires                  : true
[11/26 01:03:06    121s] (I)      Route to clock mesh pin                            : true
[11/26 01:03:06    121s] (I)      LA-aware pin escape length                         : 2
[11/26 01:03:06    121s] (I)      Connect multiple ports                             : true
[11/26 01:03:06    121s] (I)      Split for must join                                : true
[11/26 01:03:06    121s] (I)      Number of threads                                  : 12
[11/26 01:03:06    121s] (I)      Routing effort level                               : 10000
[11/26 01:03:06    121s] (I)      Prefer layer length threshold                      : 8
[11/26 01:03:06    121s] (I)      Overflow penalty cost                              : 10
[11/26 01:03:06    121s] (I)      A-star cost                                        : 0.300000
[11/26 01:03:06    121s] (I)      Misalignment cost                                  : 10.000000
[11/26 01:03:06    121s] (I)      Threshold for short IRoute                         : 6
[11/26 01:03:06    121s] (I)      Via cost during post routing                       : 1.000000
[11/26 01:03:06    121s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/26 01:03:06    121s] (I)      Source-to-sink ratio                               : 0.300000
[11/26 01:03:06    121s] (I)      Scenic ratio bound                                 : 3.000000
[11/26 01:03:06    121s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/26 01:03:06    121s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/26 01:03:06    121s] (I)      PG-aware similar topology routing                  : true
[11/26 01:03:06    121s] (I)      Maze routing via cost fix                          : true
[11/26 01:03:06    121s] (I)      Apply PRL on PG terms                              : true
[11/26 01:03:06    121s] (I)      Apply PRL on obs objects                           : true
[11/26 01:03:06    121s] (I)      Handle range-type spacing rules                    : true
[11/26 01:03:06    121s] (I)      PG gap threshold multiplier                        : 10.000000
[11/26 01:03:06    121s] (I)      Parallel spacing query fix                         : true
[11/26 01:03:06    121s] (I)      Force source to root IR                            : true
[11/26 01:03:06    121s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/26 01:03:06    121s] (I)      Do not relax to DPT layer                          : true
[11/26 01:03:06    121s] (I)      No DPT in post routing                             : true
[11/26 01:03:06    121s] (I)      Modeling PG via merging fix                        : true
[11/26 01:03:06    121s] (I)      Shield aware TA                                    : true
[11/26 01:03:06    121s] (I)      Strong shield aware TA                             : true
[11/26 01:03:06    121s] (I)      Overflow calculation fix in LA                     : true
[11/26 01:03:06    121s] (I)      Post routing fix                                   : true
[11/26 01:03:06    121s] (I)      Strong post routing                                : true
[11/26 01:03:06    121s] (I)      Access via pillar from top                         : true
[11/26 01:03:06    121s] (I)      NDR via pillar fix                                 : true
[11/26 01:03:06    121s] (I)      Violation on path threshold                        : 1
[11/26 01:03:06    121s] (I)      Pass through capacity modeling                     : true
[11/26 01:03:06    121s] (I)      Select the non-relaxed segments in post routing stage : true
[11/26 01:03:06    121s] (I)      Select term pin box for io pin                     : true
[11/26 01:03:06    121s] (I)      Penalize NDR sharing                               : true
[11/26 01:03:06    121s] (I)      Enable special modeling                            : false
[11/26 01:03:06    121s] (I)      Keep fixed segments                                : true
[11/26 01:03:06    121s] (I)      Reorder net groups by key                          : true
[11/26 01:03:06    121s] (I)      Increase net scenic ratio                          : true
[11/26 01:03:06    121s] (I)      Method to set GCell size                           : row
[11/26 01:03:06    121s] (I)      Connect multiple ports and must join fix           : true
[11/26 01:03:06    121s] (I)      Avoid high resistance layers                       : true
[11/26 01:03:06    121s] (I)      Model find APA for IO pin fix                      : true
[11/26 01:03:06    121s] (I)      Avoid connecting non-metal layers                  : true
[11/26 01:03:06    121s] (I)      Use track pitch for NDR                            : true
[11/26 01:03:06    121s] (I)      Enable layer relax to lower layer                  : true
[11/26 01:03:06    121s] (I)      Enable layer relax to upper layer                  : true
[11/26 01:03:06    121s] (I)      Top layer relaxation fix                           : true
[11/26 01:03:06    121s] (I)      Handle non-default track width                     : false
[11/26 01:03:06    121s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:03:06    121s] (I)      Use row-based GCell size
[11/26 01:03:06    121s] (I)      Use row-based GCell align
[11/26 01:03:06    121s] (I)      layer 0 area = 202000
[11/26 01:03:06    121s] (I)      layer 1 area = 202000
[11/26 01:03:06    121s] (I)      layer 2 area = 202000
[11/26 01:03:06    121s] (I)      layer 3 area = 202000
[11/26 01:03:06    121s] (I)      layer 4 area = 562000
[11/26 01:03:06    121s] (I)      layer 5 area = 10000000
[11/26 01:03:06    121s] (I)      GCell unit size   : 4480
[11/26 01:03:06    121s] (I)      GCell multiplier  : 1
[11/26 01:03:06    121s] (I)      GCell row height  : 4480
[11/26 01:03:06    121s] (I)      Actual row height : 4480
[11/26 01:03:06    121s] (I)      GCell align ref   : 15120 15120
[11/26 01:03:06    121s] [NR-eGR] Track table information for default rule: 
[11/26 01:03:06    121s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:03:06    121s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:03:06    121s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:03:06    121s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:03:06    121s] [NR-eGR] METTP has single uniform track structure
[11/26 01:03:06    121s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:03:06    121s] (I)      ================= Default via ==================
[11/26 01:03:06    121s] (I)      +---+--------------------+---------------------+
[11/26 01:03:06    121s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:03:06    121s] (I)      +---+--------------------+---------------------+
[11/26 01:03:06    121s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:03:06    121s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:03:06    121s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:03:06    121s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:03:06    121s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:03:06    121s] (I)      +---+--------------------+---------------------+
[11/26 01:03:06    121s] [NR-eGR] Read 14 PG shapes
[11/26 01:03:06    121s] [NR-eGR] Read 0 clock shapes
[11/26 01:03:06    121s] [NR-eGR] Read 0 other shapes
[11/26 01:03:06    121s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:03:06    121s] [NR-eGR] #Instance Blockages : 0
[11/26 01:03:06    121s] [NR-eGR] #PG Blockages       : 14
[11/26 01:03:06    121s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:03:06    121s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:03:06    121s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:03:06    121s] [NR-eGR] #Other Blockages    : 0
[11/26 01:03:06    121s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:03:06    121s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:03:06    121s] [NR-eGR] Read 1923 nets ( ignored 1915 )
[11/26 01:03:06    121s] [NR-eGR] Connected 0 must-join pins/ports
[11/26 01:03:06    121s] (I)      Read net coloring for 3 partition with 1 color combinations for 8 nets
[11/26 01:03:06    121s] (I)      early_global_route_priority property id does not exist.
[11/26 01:03:06    121s] (I)      Read Num Blocks=1519  Num Prerouted Wires=0  Num CS=0
[11/26 01:03:06    121s] (I)      Layer 1 (V) : #blockages 295 : #preroutes 0
[11/26 01:03:06    121s] (I)      Layer 2 (H) : #blockages 295 : #preroutes 0
[11/26 01:03:06    121s] (I)      Layer 3 (V) : #blockages 295 : #preroutes 0
[11/26 01:03:06    121s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:03:06    121s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[11/26 01:03:06    121s] (I)      Moved 1 terms for better access 
[11/26 01:03:06    121s] (I)      Number of ignored nets                =      0
[11/26 01:03:06    121s] (I)      Number of connected nets              =      0
[11/26 01:03:06    121s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Number of clock nets                  =      8.  Ignored: No
[11/26 01:03:06    121s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:03:06    121s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:03:06    121s] [NR-eGR] There are 8 clock nets ( 1 with NDR ).
[11/26 01:03:06    121s] (I)      Ndr track 0 does not exist
[11/26 01:03:06    121s] (I)      Ndr track 0 does not exist
[11/26 01:03:06    121s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:03:06    121s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:03:06    121s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:03:06    121s] (I)      Site width          :   560  (dbu)
[11/26 01:03:06    121s] (I)      Row height          :  4480  (dbu)
[11/26 01:03:06    121s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:03:06    121s] (I)      GCell width         :  4480  (dbu)
[11/26 01:03:06    121s] (I)      GCell height        :  4480  (dbu)
[11/26 01:03:06    121s] (I)      Grid                :    72    65     6
[11/26 01:03:06    121s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:03:06    121s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:03:06    121s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:03:06    121s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:03:06    121s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:03:06    121s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:03:06    121s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:03:06    121s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:03:06    121s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:03:06    121s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:03:06    121s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:03:06    121s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:03:06    121s] (I)      --------------------------------------------------------
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s] [NR-eGR] ============ Routing rule table ============
[11/26 01:03:06    121s] [NR-eGR] Rule id: 0  Nets: 7
[11/26 01:03:06    121s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:03:06    121s] (I)                    Layer    2    3    4     5     6 
[11/26 01:03:06    121s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:03:06    121s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:03:06    121s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:03:06    121s] [NR-eGR] Rule id: 1  Rule name: NDR_1  Nets: 1
[11/26 01:03:06    121s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[11/26 01:03:06    121s] (I)                    Layer     2     3     4     5      6 
[11/26 01:03:06    121s] (I)                    Pitch  1680  1680  1680  1120  16800 
[11/26 01:03:06    121s] (I)             #Used tracks     3     3     3     1      3 
[11/26 01:03:06    121s] (I)       #Fully used tracks     3     3     3     1      3 
[11/26 01:03:06    121s] [NR-eGR] ========================================
[11/26 01:03:06    121s] [NR-eGR] 
[11/26 01:03:06    121s] (I)      =============== Blocked Tracks ===============
[11/26 01:03:06    121s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:06    121s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:03:06    121s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:06    121s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:03:06    121s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:03:06    121s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:03:06    121s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:03:06    121s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:03:06    121s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:03:06    121s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:06    121s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5326.98 MB )
[11/26 01:03:06    121s] (I)      Reset routing kernel
[11/26 01:03:06    121s] (I)      Started Global Routing ( Curr Mem: 5326.98 MB )
[11/26 01:03:06    121s] (I)      totalPins=674  totalGlobalPin=674 (100.00%)
[11/26 01:03:06    121s] (I)      total 2D Cap : 71708 = (36406 H, 35302 V)
[11/26 01:03:06    121s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1a Route ============
[11/26 01:03:06    121s] (I)      Usage: 95 = (29 H, 66 V) = (0.08% H, 0.19% V) = (1.299e+02um H, 2.957e+02um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1b Route ============
[11/26 01:03:06    121s] (I)      Usage: 95 = (29 H, 66 V) = (0.08% H, 0.19% V) = (1.299e+02um H, 2.957e+02um V)
[11/26 01:03:06    121s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.256000e+02um
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1c Route ============
[11/26 01:03:06    121s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:06    121s] (I)      Usage: 95 = (29 H, 66 V) = (0.08% H, 0.19% V) = (1.299e+02um H, 2.957e+02um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1d Route ============
[11/26 01:03:06    121s] (I)      Usage: 95 = (29 H, 66 V) = (0.08% H, 0.19% V) = (1.299e+02um H, 2.957e+02um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1e Route ============
[11/26 01:03:06    121s] (I)      Usage: 95 = (29 H, 66 V) = (0.08% H, 0.19% V) = (1.299e+02um H, 2.957e+02um V)
[11/26 01:03:06    121s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.256000e+02um
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1f Route ============
[11/26 01:03:06    121s] (I)      Usage: 95 = (29 H, 66 V) = (0.08% H, 0.19% V) = (1.299e+02um H, 2.957e+02um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1g Route ============
[11/26 01:03:06    121s] (I)      Usage: 95 = (29 H, 66 V) = (0.08% H, 0.19% V) = (1.299e+02um H, 2.957e+02um V)
[11/26 01:03:06    121s] (I)      #Nets         : 1
[11/26 01:03:06    121s] (I)      #Relaxed nets : 0
[11/26 01:03:06    121s] (I)      Wire length   : 95
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1h Route ============
[11/26 01:03:06    121s] (I)      Usage: 95 = (29 H, 66 V) = (0.08% H, 0.19% V) = (1.299e+02um H, 2.957e+02um V)
[11/26 01:03:06    121s] (I)      total 2D Cap : 71708 = (36406 H, 35302 V)
[11/26 01:03:06    121s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 4]
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1a Route ============
[11/26 01:03:06    121s] (I)      Usage: 1383 = (519 H, 864 V) = (1.43% H, 2.45% V) = (2.325e+03um H, 3.871e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1b Route ============
[11/26 01:03:06    121s] (I)      Usage: 1383 = (519 H, 864 V) = (1.43% H, 2.45% V) = (2.325e+03um H, 3.871e+03um V)
[11/26 01:03:06    121s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.195840e+03um
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1c Route ============
[11/26 01:03:06    121s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:06    121s] (I)      Usage: 1383 = (519 H, 864 V) = (1.43% H, 2.45% V) = (2.325e+03um H, 3.871e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1d Route ============
[11/26 01:03:06    121s] (I)      Usage: 1383 = (519 H, 864 V) = (1.43% H, 2.45% V) = (2.325e+03um H, 3.871e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1e Route ============
[11/26 01:03:06    121s] (I)      Usage: 1383 = (519 H, 864 V) = (1.43% H, 2.45% V) = (2.325e+03um H, 3.871e+03um V)
[11/26 01:03:06    121s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.195840e+03um
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1f Route ============
[11/26 01:03:06    121s] (I)      Usage: 1383 = (519 H, 864 V) = (1.43% H, 2.45% V) = (2.325e+03um H, 3.871e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1g Route ============
[11/26 01:03:06    121s] (I)      Usage: 1380 = (519 H, 861 V) = (1.43% H, 2.44% V) = (2.325e+03um H, 3.857e+03um V)
[11/26 01:03:06    121s] (I)      #Nets         : 7
[11/26 01:03:06    121s] (I)      #Relaxed nets : 1
[11/26 01:03:06    121s] (I)      Wire length   : 1094
[11/26 01:03:06    121s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1h Route ============
[11/26 01:03:06    121s] (I)      Usage: 1378 = (517 H, 861 V) = (1.42% H, 2.44% V) = (2.316e+03um H, 3.857e+03um V)
[11/26 01:03:06    121s] (I)      total 2D Cap : 90630 = (52580 H, 38050 V)
[11/26 01:03:06    121s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 6]
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1a Route ============
[11/26 01:03:06    121s] (I)      Usage: 1572 = (592 H, 980 V) = (1.13% H, 2.58% V) = (2.652e+03um H, 4.390e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1b Route ============
[11/26 01:03:06    121s] (I)      Usage: 1572 = (592 H, 980 V) = (1.13% H, 2.58% V) = (2.652e+03um H, 4.390e+03um V)
[11/26 01:03:06    121s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.042560e+03um
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1c Route ============
[11/26 01:03:06    121s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:06    121s] (I)      Usage: 1572 = (592 H, 980 V) = (1.13% H, 2.58% V) = (2.652e+03um H, 4.390e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1d Route ============
[11/26 01:03:06    121s] (I)      Usage: 1572 = (592 H, 980 V) = (1.13% H, 2.58% V) = (2.652e+03um H, 4.390e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1e Route ============
[11/26 01:03:06    121s] (I)      Usage: 1572 = (592 H, 980 V) = (1.13% H, 2.58% V) = (2.652e+03um H, 4.390e+03um V)
[11/26 01:03:06    121s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.042560e+03um
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1f Route ============
[11/26 01:03:06    121s] (I)      Usage: 1572 = (592 H, 980 V) = (1.13% H, 2.58% V) = (2.652e+03um H, 4.390e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1g Route ============
[11/26 01:03:06    121s] (I)      Usage: 1569 = (591 H, 978 V) = (1.12% H, 2.57% V) = (2.648e+03um H, 4.381e+03um V)
[11/26 01:03:06    121s] (I)      #Nets         : 1
[11/26 01:03:06    121s] (I)      #Relaxed nets : 1
[11/26 01:03:06    121s] (I)      Wire length   : 0
[11/26 01:03:06    121s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1h Route ============
[11/26 01:03:06    121s] (I)      Usage: 1569 = (591 H, 978 V) = (1.12% H, 2.57% V) = (2.648e+03um H, 4.381e+03um V)
[11/26 01:03:06    121s] (I)      total 2D Cap : 126404 = (52580 H, 73824 V)
[11/26 01:03:06    121s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 6]
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1a Route ============
[11/26 01:03:06    121s] (I)      Usage: 1955 = (739 H, 1216 V) = (1.41% H, 1.65% V) = (3.311e+03um H, 5.448e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1b Route ============
[11/26 01:03:06    121s] (I)      Usage: 1955 = (739 H, 1216 V) = (1.41% H, 1.65% V) = (3.311e+03um H, 5.448e+03um V)
[11/26 01:03:06    121s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.758400e+03um
[11/26 01:03:06    121s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 01:03:06    121s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1c Route ============
[11/26 01:03:06    121s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:06    121s] (I)      Usage: 1955 = (739 H, 1216 V) = (1.41% H, 1.65% V) = (3.311e+03um H, 5.448e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1d Route ============
[11/26 01:03:06    121s] (I)      Usage: 1955 = (739 H, 1216 V) = (1.41% H, 1.65% V) = (3.311e+03um H, 5.448e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1e Route ============
[11/26 01:03:06    121s] (I)      Usage: 1955 = (739 H, 1216 V) = (1.41% H, 1.65% V) = (3.311e+03um H, 5.448e+03um V)
[11/26 01:03:06    121s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.758400e+03um
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1f Route ============
[11/26 01:03:06    121s] (I)      Usage: 1955 = (739 H, 1216 V) = (1.41% H, 1.65% V) = (3.311e+03um H, 5.448e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1g Route ============
[11/26 01:03:06    121s] (I)      Usage: 1955 = (739 H, 1216 V) = (1.41% H, 1.65% V) = (3.311e+03um H, 5.448e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1h Route ============
[11/26 01:03:06    121s] (I)      Usage: 1955 = (739 H, 1216 V) = (1.41% H, 1.65% V) = (3.311e+03um H, 5.448e+03um V)
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:03:06    121s] [NR-eGR]                        OverCon            
[11/26 01:03:06    121s] [NR-eGR]                         #Gcell     %Gcell
[11/26 01:03:06    121s] [NR-eGR]        Layer             (1-0)    OverCon
[11/26 01:03:06    121s] [NR-eGR] ----------------------------------------------
[11/26 01:03:06    121s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:06    121s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:06    121s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:06    121s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:06    121s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:06    121s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:06    121s] [NR-eGR] ----------------------------------------------
[11/26 01:03:06    121s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/26 01:03:06    121s] [NR-eGR] 
[11/26 01:03:06    121s] (I)      Finished Global Routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5334.98 MB )
[11/26 01:03:06    121s] (I)      total 2D Cap : 127129 = (52879 H, 74250 V)
[11/26 01:03:06    121s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 01:03:06    121s] (I)      ============= Track Assignment ============
[11/26 01:03:06    121s] (I)      Started Track Assignment (12T) ( Curr Mem: 5334.98 MB )
[11/26 01:03:06    121s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/26 01:03:06    121s] (I)      Run Multi-thread track assignment
[11/26 01:03:06    121s] (I)      Finished Track Assignment (12T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5334.98 MB )
[11/26 01:03:06    121s] (I)      Started Export ( Curr Mem: 5334.98 MB )
[11/26 01:03:06    121s] [NR-eGR]                 Length (um)   Vias 
[11/26 01:03:06    121s] [NR-eGR] -----------------------------------
[11/26 01:03:06    121s] [NR-eGR]  MET1    (1H)             0   7586 
[11/26 01:03:06    121s] [NR-eGR]  MET2    (2V)         36263  11383 
[11/26 01:03:06    121s] [NR-eGR]  MET3    (3H)         44433   1321 
[11/26 01:03:06    121s] [NR-eGR]  MET4    (4V)         14346     75 
[11/26 01:03:06    121s] [NR-eGR]  METTP   (5H)           669      6 
[11/26 01:03:06    121s] [NR-eGR]  METTPL  (6V)             4      0 
[11/26 01:03:06    121s] [NR-eGR] -----------------------------------
[11/26 01:03:06    121s] [NR-eGR]          Total        95716  20371 
[11/26 01:03:06    121s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:06    121s] [NR-eGR] Total half perimeter of net bounding box: 72637um
[11/26 01:03:06    121s] [NR-eGR] Total length: 95716um, number of vias: 20371
[11/26 01:03:06    121s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:06    121s] [NR-eGR] Total eGR-routed clock nets wire length: 6536um, number of vias: 1850
[11/26 01:03:06    121s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:06    121s] [NR-eGR] Report for selected net(s) only.
[11/26 01:03:06    121s] [NR-eGR]                 Length (um)  Vias 
[11/26 01:03:06    121s] [NR-eGR] ----------------------------------
[11/26 01:03:06    121s] [NR-eGR]  MET1    (1H)             0   673 
[11/26 01:03:06    121s] [NR-eGR]  MET2    (2V)          1564   758 
[11/26 01:03:06    121s] [NR-eGR]  MET3    (3H)          2578   415 
[11/26 01:03:06    121s] [NR-eGR]  MET4    (4V)          2392     4 
[11/26 01:03:06    121s] [NR-eGR]  METTP   (5H)             2     0 
[11/26 01:03:06    121s] [NR-eGR]  METTPL  (6V)             0     0 
[11/26 01:03:06    121s] [NR-eGR] ----------------------------------
[11/26 01:03:06    121s] [NR-eGR]          Total         6536  1850 
[11/26 01:03:06    121s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:06    121s] [NR-eGR] Total half perimeter of net bounding box: 1787um
[11/26 01:03:06    121s] [NR-eGR] Total length: 6536um, number of vias: 1850
[11/26 01:03:06    121s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:06    121s] [NR-eGR] Total routed clock nets wire length: 6536um, number of vias: 1850
[11/26 01:03:06    121s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:06    121s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5326.98 MB )
[11/26 01:03:06    121s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 5310.98 MB )
[11/26 01:03:06    121s] (I)      ==================================== Runtime Summary =====================================
[11/26 01:03:06    121s] (I)       Step                                         %      Start     Finish      Real       CPU 
[11/26 01:03:06    121s] (I)      ------------------------------------------------------------------------------------------
[11/26 01:03:06    121s] (I)       Early Global Route kernel              100.00%  59.44 sec  59.63 sec  0.19 sec  0.19 sec 
[11/26 01:03:06    121s] (I)       +-Import and model                      11.76%  59.44 sec  59.46 sec  0.02 sec  0.02 sec 
[11/26 01:03:06    121s] (I)       | +-Create place DB                      3.46%  59.44 sec  59.45 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | +-Import place data                  3.41%  59.44 sec  59.45 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | | +-Read instances and placement     1.15%  59.44 sec  59.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Read nets                        2.17%  59.44 sec  59.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | +-Create route DB                      6.45%  59.45 sec  59.46 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | +-Import route data (12T)            5.69%  59.45 sec  59.46 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | | +-Read blockages ( Layer 2-6 )     1.02%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Read routing blockages         0.00%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Read instance blockages        0.27%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Read PG blockages              0.35%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Read clock blockages           0.02%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Read other blockages           0.02%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Read halo blockages            0.01%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Read boundary cut boxes        0.00%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Read blackboxes                  0.01%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Read prerouted                   0.39%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Read unlegalized nets            0.08%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Read nets                        0.06%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Reading MSV/Partition Data       0.07%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Read Net Coloring              0.03%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Set up via pillars               0.00%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Initialize 3D grid graph         0.08%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Model blockage capacity          1.08%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Initialize 3D capacity         0.94%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Move terms for access (12T)      1.48%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | +-Read aux data                        0.00%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | +-Others data preparation              0.04%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | +-Create route kernel                  1.46%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       +-Global Routing                        67.94%  59.47 sec  59.60 sec  0.13 sec  0.13 sec 
[11/26 01:03:06    121s] (I)       | +-Initialization                       0.04%  59.47 sec  59.47 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | +-Net group 1                         17.45%  59.47 sec  59.50 sec  0.03 sec  0.03 sec 
[11/26 01:03:06    121s] (I)       | | +-Generate topology (12T)            0.12%  59.47 sec  59.47 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1a                           2.77%  59.47 sec  59.47 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | | +-Pattern routing (12T)            2.70%  59.47 sec  59.47 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1b                           2.44%  59.47 sec  59.48 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Monotonic routing (12T)          2.34%  59.47 sec  59.48 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1c                           0.24%  59.48 sec  59.48 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Two level Routing                0.20%  59.48 sec  59.48 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Two Level Routing (Regular)    0.04%  59.48 sec  59.48 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Two Level Routing (Strong)     0.04%  59.48 sec  59.48 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1d                           6.52%  59.48 sec  59.49 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | | +-Detoured routing (12T)           6.44%  59.48 sec  59.49 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1e                           0.09%  59.49 sec  59.49 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Route legalization               0.00%  59.49 sec  59.49 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1f                           0.01%  59.49 sec  59.49 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1g                           0.17%  59.49 sec  59.49 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Post Routing                     0.12%  59.49 sec  59.49 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1h                           0.18%  59.49 sec  59.49 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Post Routing                     0.13%  59.49 sec  59.49 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Layer assignment (12T)             4.13%  59.49 sec  59.50 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | +-Net group 2                         19.91%  59.50 sec  59.54 sec  0.04 sec  0.04 sec 
[11/26 01:03:06    121s] (I)       | | +-Generate topology (12T)            0.94%  59.50 sec  59.50 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1a                           2.69%  59.50 sec  59.51 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | | +-Pattern routing (12T)            2.51%  59.50 sec  59.51 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1b                           2.62%  59.51 sec  59.51 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | | +-Monotonic routing (12T)          2.38%  59.51 sec  59.51 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1c                           0.24%  59.51 sec  59.51 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Two level Routing                0.19%  59.51 sec  59.51 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Two Level Routing (Regular)    0.05%  59.51 sec  59.51 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Two Level Routing (Strong)     0.03%  59.51 sec  59.51 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1d                           6.83%  59.51 sec  59.53 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | | +-Detoured routing (12T)           6.73%  59.51 sec  59.53 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1e                           0.09%  59.53 sec  59.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Route legalization               0.00%  59.53 sec  59.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1f                           0.01%  59.53 sec  59.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1g                           0.62%  59.53 sec  59.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Post Routing                     0.56%  59.53 sec  59.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1h                           0.61%  59.53 sec  59.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Post Routing                     0.56%  59.53 sec  59.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Layer assignment (12T)             4.31%  59.53 sec  59.54 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | +-Net group 3                         13.19%  59.54 sec  59.56 sec  0.03 sec  0.03 sec 
[11/26 01:03:06    121s] (I)       | | +-Generate topology (12T)            0.24%  59.54 sec  59.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1a                           2.41%  59.54 sec  59.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Pattern routing (12T)            2.31%  59.54 sec  59.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1b                           2.60%  59.54 sec  59.55 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | | +-Monotonic routing (12T)          2.48%  59.54 sec  59.55 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1c                           0.21%  59.55 sec  59.55 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Two level Routing                0.16%  59.55 sec  59.55 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Two Level Routing (Regular)    0.02%  59.55 sec  59.55 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Two Level Routing (Strong)     0.03%  59.55 sec  59.55 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1d                           6.57%  59.55 sec  59.56 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | | +-Detoured routing (12T)           6.47%  59.55 sec  59.56 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1e                           0.09%  59.56 sec  59.56 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Route legalization               0.00%  59.56 sec  59.56 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1f                           0.01%  59.56 sec  59.56 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1g                           0.17%  59.56 sec  59.56 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Post Routing                     0.12%  59.56 sec  59.56 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1h                           0.06%  59.56 sec  59.56 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Post Routing                     0.02%  59.56 sec  59.56 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | +-Net group 4                         16.61%  59.56 sec  59.60 sec  0.03 sec  0.03 sec 
[11/26 01:03:06    121s] (I)       | | +-Generate topology (12T)            0.08%  59.56 sec  59.56 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1a                           2.62%  59.56 sec  59.57 sec  0.01 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Pattern routing (12T)            2.48%  59.56 sec  59.57 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Add via demand to 2D             0.02%  59.57 sec  59.57 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1b                           2.44%  59.57 sec  59.57 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Monotonic routing (12T)          2.30%  59.57 sec  59.57 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1c                           0.21%  59.57 sec  59.57 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Two level Routing                0.16%  59.57 sec  59.57 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Two Level Routing (Regular)    0.02%  59.57 sec  59.57 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | | +-Two Level Routing (Strong)     0.03%  59.57 sec  59.57 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1d                           5.93%  59.58 sec  59.59 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | | +-Detoured routing (12T)           5.85%  59.58 sec  59.59 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1e                           0.09%  59.59 sec  59.59 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Route legalization               0.00%  59.59 sec  59.59 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1f                           0.01%  59.59 sec  59.59 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1g                           0.07%  59.59 sec  59.59 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Post Routing                     0.02%  59.59 sec  59.59 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Phase 1h                           0.06%  59.59 sec  59.59 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | | +-Post Routing                     0.02%  59.59 sec  59.59 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Layer assignment (12T)             4.08%  59.59 sec  59.60 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       +-Export 3D cong map                     0.49%  59.60 sec  59.60 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | +-Export 2D cong map                   0.09%  59.60 sec  59.60 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       +-Extract Global 3D Wires                0.02%  59.60 sec  59.60 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       +-Track Assignment (12T)                 6.57%  59.60 sec  59.61 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | +-Initialization                       0.01%  59.60 sec  59.60 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | +-Track Assignment Kernel              6.41%  59.60 sec  59.61 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | +-Free Memory                          0.00%  59.61 sec  59.61 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       +-Export                                10.10%  59.61 sec  59.63 sec  0.02 sec  0.02 sec 
[11/26 01:03:06    121s] (I)       | +-Export DB wires                      4.41%  59.61 sec  59.62 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | | +-Export all nets (12T)              2.10%  59.61 sec  59.62 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | | +-Set wire vias (12T)                2.19%  59.62 sec  59.62 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | +-Report wirelength                    4.04%  59.62 sec  59.63 sec  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)       | +-Update net boxes                     1.43%  59.63 sec  59.63 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       | +-Update timing                        0.00%  59.63 sec  59.63 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)       +-Postprocess design                     0.62%  59.63 sec  59.63 sec  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)      ==================== Summary by functions =====================
[11/26 01:03:06    121s] (I)       Lv  Step                                %      Real       CPU 
[11/26 01:03:06    121s] (I)      ---------------------------------------------------------------
[11/26 01:03:06    121s] (I)        0  Early Global Route kernel     100.00%  0.19 sec  0.19 sec 
[11/26 01:03:06    121s] (I)        1  Global Routing                 67.94%  0.13 sec  0.13 sec 
[11/26 01:03:06    121s] (I)        1  Import and model               11.76%  0.02 sec  0.02 sec 
[11/26 01:03:06    121s] (I)        1  Export                         10.10%  0.02 sec  0.02 sec 
[11/26 01:03:06    121s] (I)        1  Track Assignment (12T)          6.57%  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)        1  Postprocess design              0.62%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        1  Export 3D cong map              0.49%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        1  Extract Global 3D Wires         0.02%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        2  Net group 2                    19.91%  0.04 sec  0.04 sec 
[11/26 01:03:06    121s] (I)        2  Net group 1                    17.45%  0.03 sec  0.03 sec 
[11/26 01:03:06    121s] (I)        2  Net group 4                    16.61%  0.03 sec  0.03 sec 
[11/26 01:03:06    121s] (I)        2  Net group 3                    13.19%  0.03 sec  0.03 sec 
[11/26 01:03:06    121s] (I)        2  Create route DB                 6.45%  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)        2  Track Assignment Kernel         6.41%  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)        2  Export DB wires                 4.41%  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)        2  Report wirelength               4.04%  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)        2  Create place DB                 3.46%  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)        2  Create route kernel             1.46%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        2  Update net boxes                1.43%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        2  Export 2D cong map              0.09%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        2  Initialization                  0.05%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        2  Others data preparation         0.04%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        3  Phase 1d                       25.86%  0.05 sec  0.05 sec 
[11/26 01:03:06    121s] (I)        3  Layer assignment (12T)         12.52%  0.02 sec  0.02 sec 
[11/26 01:03:06    121s] (I)        3  Phase 1a                       10.49%  0.02 sec  0.02 sec 
[11/26 01:03:06    121s] (I)        3  Phase 1b                       10.10%  0.02 sec  0.02 sec 
[11/26 01:03:06    121s] (I)        3  Import route data (12T)         5.69%  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)        3  Import place data               3.41%  0.01 sec  0.01 sec 
[11/26 01:03:06    121s] (I)        3  Set wire vias (12T)             2.19%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        3  Export all nets (12T)           2.10%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        3  Generate topology (12T)         1.39%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        3  Phase 1g                        1.03%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        3  Phase 1h                        0.92%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        3  Phase 1c                        0.89%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        3  Phase 1e                        0.37%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        3  Phase 1f                        0.05%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Detoured routing (12T)         25.49%  0.05 sec  0.04 sec 
[11/26 01:03:06    121s] (I)        4  Pattern routing (12T)           9.99%  0.02 sec  0.02 sec 
[11/26 01:03:06    121s] (I)        4  Monotonic routing (12T)         9.51%  0.02 sec  0.02 sec 
[11/26 01:03:06    121s] (I)        4  Read nets                       2.23%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Post Routing                    1.56%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Move terms for access (12T)     1.48%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Read instances and placement    1.15%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Model blockage capacity         1.08%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Read blockages ( Layer 2-6 )    1.02%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Two level Routing               0.71%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Read prerouted                  0.39%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Read unlegalized nets           0.08%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Initialize 3D grid graph        0.08%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Reading MSV/Partition Data      0.07%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Add via demand to 2D            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        5  Initialize 3D capacity          0.94%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        5  Read PG blockages               0.35%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        5  Read instance blockages         0.27%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        5  Two Level Routing (Regular)     0.13%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        5  Two Level Routing (Strong)      0.13%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        5  Read Net Coloring               0.03%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[11/26 01:03:06    121s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/26 01:03:06    121s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/26 01:03:06    121s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 01:03:06    121s]     Routing using eGR only done.
[11/26 01:03:06    121s] Net route status summary:
[11/26 01:03:06    121s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:06    121s]   Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s] CCOPT: Done with clock implementation routing.
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s]   Clock implementation routing done.
[11/26 01:03:06    121s]   Fixed 8 wires.
[11/26 01:03:06    121s]   CCOpt: Starting congestion repair using flow wrapper...
[11/26 01:03:06    121s]     Congestion Repair...
[11/26 01:03:06    121s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:02:01.9/0:01:52.7 (1.1), mem = 5311.0M
[11/26 01:03:06    121s] Info: Disable timing driven in postCTS congRepair.
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s] Starting congRepair ...
[11/26 01:03:06    121s] User Input Parameters:
[11/26 01:03:06    121s] - Congestion Driven    : On
[11/26 01:03:06    121s] - Timing Driven        : Off
[11/26 01:03:06    121s] - Area-Violation Based : On
[11/26 01:03:06    121s] - Start Rollback Level : -5
[11/26 01:03:06    121s] - Legalized            : On
[11/26 01:03:06    121s] - Window Based         : Off
[11/26 01:03:06    121s] - eDen incr mode       : Off
[11/26 01:03:06    121s] - Small incr mode      : Off
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:5311.0M, EPOCH TIME: 1764111786.965210
[11/26 01:03:06    121s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:5311.0M, EPOCH TIME: 1764111786.967480
[11/26 01:03:06    121s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:5311.0M, EPOCH TIME: 1764111786.967562
[11/26 01:03:06    121s] Starting Early Global Route congestion estimation: mem = 5311.0M
[11/26 01:03:06    121s] (I)      ==================== Layers =====================
[11/26 01:03:06    121s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:06    121s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:03:06    121s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:06    121s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:03:06    121s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:03:06    121s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:03:06    121s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:03:06    121s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:03:06    121s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:03:06    121s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:03:06    121s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:03:06    121s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:03:06    121s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:03:06    121s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:03:06    121s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:06    121s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:03:06    121s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:03:06    121s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:03:06    121s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:03:06    121s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:03:06    121s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:03:06    121s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:03:06    121s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:06    121s] (I)      Started Import and model ( Curr Mem: 5310.98 MB )
[11/26 01:03:06    121s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:06    121s] (I)      == Non-default Options ==
[11/26 01:03:06    121s] (I)      Honor MSV route constraint                         : true
[11/26 01:03:06    121s] (I)      Maximum routing layer                              : 6
[11/26 01:03:06    121s] (I)      Number of threads                                  : 12
[11/26 01:03:06    121s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 01:03:06    121s] (I)      Method to set GCell size                           : row
[11/26 01:03:06    121s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:03:06    121s] (I)      Use row-based GCell size
[11/26 01:03:06    121s] (I)      Use row-based GCell align
[11/26 01:03:06    121s] (I)      layer 0 area = 202000
[11/26 01:03:06    121s] (I)      layer 1 area = 202000
[11/26 01:03:06    121s] (I)      layer 2 area = 202000
[11/26 01:03:06    121s] (I)      layer 3 area = 202000
[11/26 01:03:06    121s] (I)      layer 4 area = 562000
[11/26 01:03:06    121s] (I)      layer 5 area = 10000000
[11/26 01:03:06    121s] (I)      GCell unit size   : 4480
[11/26 01:03:06    121s] (I)      GCell multiplier  : 1
[11/26 01:03:06    121s] (I)      GCell row height  : 4480
[11/26 01:03:06    121s] (I)      Actual row height : 4480
[11/26 01:03:06    121s] (I)      GCell align ref   : 15120 15120
[11/26 01:03:06    121s] [NR-eGR] Track table information for default rule: 
[11/26 01:03:06    121s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:03:06    121s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:03:06    121s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:03:06    121s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:03:06    121s] [NR-eGR] METTP has single uniform track structure
[11/26 01:03:06    121s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:03:06    121s] (I)      ================= Default via ==================
[11/26 01:03:06    121s] (I)      +---+--------------------+---------------------+
[11/26 01:03:06    121s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:03:06    121s] (I)      +---+--------------------+---------------------+
[11/26 01:03:06    121s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:03:06    121s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:03:06    121s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:03:06    121s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:03:06    121s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:03:06    121s] (I)      +---+--------------------+---------------------+
[11/26 01:03:06    121s] [NR-eGR] Read 2709 PG shapes
[11/26 01:03:06    121s] [NR-eGR] Read 0 clock shapes
[11/26 01:03:06    121s] [NR-eGR] Read 0 other shapes
[11/26 01:03:06    121s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:03:06    121s] [NR-eGR] #Instance Blockages : 0
[11/26 01:03:06    121s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:03:06    121s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:03:06    121s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:03:06    121s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:03:06    121s] [NR-eGR] #Other Blockages    : 0
[11/26 01:03:06    121s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:03:06    121s] [NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 1844
[11/26 01:03:06    121s] [NR-eGR] Read 1923 nets ( ignored 8 )
[11/26 01:03:06    121s] (I)      Read net coloring for 3 partition with 1 color combinations for 1915 nets
[11/26 01:03:06    121s] (I)      early_global_route_priority property id does not exist.
[11/26 01:03:06    121s] (I)      Read Num Blocks=2709  Num Prerouted Wires=1844  Num CS=0
[11/26 01:03:06    121s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 890
[11/26 01:03:06    121s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 849
[11/26 01:03:06    121s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 103
[11/26 01:03:06    121s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 2
[11/26 01:03:06    121s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:03:06    121s] (I)      Number of ignored nets                =      8
[11/26 01:03:06    121s] (I)      Number of connected nets              =      0
[11/26 01:03:06    121s] (I)      Number of fixed nets                  =      8.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Number of clock nets                  =      8.  Ignored: No
[11/26 01:03:06    121s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:03:06    121s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:03:06    121s] (I)      Ndr track 0 does not exist
[11/26 01:03:06    121s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:03:06    121s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:03:06    121s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:03:06    121s] (I)      Site width          :   560  (dbu)
[11/26 01:03:06    121s] (I)      Row height          :  4480  (dbu)
[11/26 01:03:06    121s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:03:06    121s] (I)      GCell width         :  4480  (dbu)
[11/26 01:03:06    121s] (I)      GCell height        :  4480  (dbu)
[11/26 01:03:06    121s] (I)      Grid                :    72    65     6
[11/26 01:03:06    121s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:03:06    121s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:03:06    121s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:03:06    121s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:03:06    121s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:03:06    121s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:03:06    121s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:03:06    121s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:03:06    121s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:03:06    121s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:03:06    121s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:03:06    121s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:03:06    121s] (I)      --------------------------------------------------------
[11/26 01:03:06    121s] 
[11/26 01:03:06    121s] [NR-eGR] ============ Routing rule table ============
[11/26 01:03:06    121s] [NR-eGR] Rule id: 0  Nets: 1915
[11/26 01:03:06    121s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:03:06    121s] (I)                    Layer    2    3    4     5     6 
[11/26 01:03:06    121s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:03:06    121s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:03:06    121s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:03:06    121s] [NR-eGR] ========================================
[11/26 01:03:06    121s] [NR-eGR] 
[11/26 01:03:06    121s] (I)      =============== Blocked Tracks ===============
[11/26 01:03:06    121s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:06    121s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:03:06    121s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:06    121s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:03:06    121s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:03:06    121s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:03:06    121s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:03:06    121s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:03:06    121s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:03:06    121s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:06    121s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5326.98 MB )
[11/26 01:03:06    121s] (I)      Reset routing kernel
[11/26 01:03:06    121s] (I)      Started Global Routing ( Curr Mem: 5326.98 MB )
[11/26 01:03:06    121s] (I)      totalPins=7212  totalGlobalPin=7018 (97.31%)
[11/26 01:03:06    121s] (I)      total 2D Cap : 126283 = (52459 H, 73824 V)
[11/26 01:03:06    121s] [NR-eGR] Layer group 1: route 1915 net(s) in layer range [2, 6]
[11/26 01:03:06    121s] (I)      
[11/26 01:03:06    121s] (I)      ============  Phase 1a Route ============
[11/26 01:03:07    121s] (I)      Usage: 18799 = (9105 H, 9694 V) = (17.36% H, 13.13% V) = (4.079e+04um H, 4.343e+04um V)
[11/26 01:03:07    121s] (I)      
[11/26 01:03:07    121s] (I)      ============  Phase 1b Route ============
[11/26 01:03:07    122s] (I)      Usage: 18800 = (9106 H, 9694 V) = (17.36% H, 13.13% V) = (4.079e+04um H, 4.343e+04um V)
[11/26 01:03:07    122s] (I)      Overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 8.422400e+04um
[11/26 01:03:07    122s] (I)      Congestion metric : 0.05%H 0.00%V, 0.05%HV
[11/26 01:03:07    122s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:03:07    122s] (I)      
[11/26 01:03:07    122s] (I)      ============  Phase 1c Route ============
[11/26 01:03:07    122s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:07    122s] (I)      Usage: 18801 = (9106 H, 9695 V) = (17.36% H, 13.13% V) = (4.079e+04um H, 4.343e+04um V)
[11/26 01:03:07    122s] (I)      
[11/26 01:03:07    122s] (I)      ============  Phase 1d Route ============
[11/26 01:03:07    122s] (I)      Usage: 18802 = (9106 H, 9696 V) = (17.36% H, 13.13% V) = (4.079e+04um H, 4.344e+04um V)
[11/26 01:03:07    122s] (I)      
[11/26 01:03:07    122s] (I)      ============  Phase 1e Route ============
[11/26 01:03:07    122s] (I)      Usage: 18802 = (9106 H, 9696 V) = (17.36% H, 13.13% V) = (4.079e+04um H, 4.344e+04um V)
[11/26 01:03:07    122s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.423296e+04um
[11/26 01:03:07    122s] (I)      
[11/26 01:03:07    122s] (I)      ============  Phase 1l Route ============
[11/26 01:03:07    122s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 01:03:07    122s] (I)      Layer  2:      35211     10748         4           0       36864    ( 0.00%) 
[11/26 01:03:07    122s] (I)      Layer  3:      35903      9907         2           0       36920    ( 0.00%) 
[11/26 01:03:07    122s] (I)      Layer  4:      35211      3160         4           0       36864    ( 0.00%) 
[11/26 01:03:07    122s] (I)      Layer  5:      16045       131         8         284       18176    ( 1.54%) 
[11/26 01:03:07    122s] (I)      Layer  6:       2700         0         0        1526        2160    (41.41%) 
[11/26 01:03:07    122s] (I)      Total:        125070     23946        18        1810      130984    ( 1.36%) 
[11/26 01:03:07    122s] (I)      
[11/26 01:03:07    122s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:03:07    122s] [NR-eGR]                        OverCon           OverCon            
[11/26 01:03:07    122s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 01:03:07    122s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 01:03:07    122s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:03:07    122s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:07    122s] [NR-eGR]    MET2 ( 2)         3( 0.07%)         0( 0.00%)   ( 0.07%) 
[11/26 01:03:07    122s] [NR-eGR]    MET3 ( 3)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/26 01:03:07    122s] [NR-eGR]    MET4 ( 4)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/26 01:03:07    122s] [NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[11/26 01:03:07    122s] [NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:07    122s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:03:07    122s] [NR-eGR]        Total         7( 0.03%)         2( 0.01%)   ( 0.04%) 
[11/26 01:03:07    122s] [NR-eGR] 
[11/26 01:03:07    122s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.11 sec, Curr Mem: 5326.98 MB )
[11/26 01:03:07    122s] (I)      total 2D Cap : 126890 = (52640 H, 74250 V)
[11/26 01:03:07    122s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[11/26 01:03:07    122s] Early Global Route congestion estimation runtime: 0.13 seconds, mem = 5327.0M
[11/26 01:03:07    122s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.252, REAL:0.133, MEM:5327.0M, EPOCH TIME: 1764111787.100908
[11/26 01:03:07    122s] OPERPROF: Starting HotSpotCal at level 1, MEM:5327.0M, EPOCH TIME: 1764111787.100950
[11/26 01:03:07    122s] [hotspot] +------------+---------------+---------------+
[11/26 01:03:07    122s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 01:03:07    122s] [hotspot] +------------+---------------+---------------+
[11/26 01:03:07    122s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 01:03:07    122s] [hotspot] +------------+---------------+---------------+
[11/26 01:03:07    122s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 01:03:07    122s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 01:03:07    122s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.007, MEM:5327.0M, EPOCH TIME: 1764111787.108283
[11/26 01:03:07    122s] Skipped repairing congestion.
[11/26 01:03:07    122s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:5327.0M, EPOCH TIME: 1764111787.108395
[11/26 01:03:07    122s] Starting Early Global Route wiring: mem = 5327.0M
[11/26 01:03:07    122s] (I)      ============= Track Assignment ============
[11/26 01:03:07    122s] (I)      Started Track Assignment (12T) ( Curr Mem: 5326.98 MB )
[11/26 01:03:07    122s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/26 01:03:07    122s] (I)      Run Multi-thread track assignment
[11/26 01:03:07    122s] (I)      Finished Track Assignment (12T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 5326.98 MB )
[11/26 01:03:07    122s] (I)      Started Export ( Curr Mem: 5326.98 MB )
[11/26 01:03:07    122s] [NR-eGR]                 Length (um)   Vias 
[11/26 01:03:07    122s] [NR-eGR] -----------------------------------
[11/26 01:03:07    122s] [NR-eGR]  MET1    (1H)             0   7586 
[11/26 01:03:07    122s] [NR-eGR]  MET2    (2V)         37267  11399 
[11/26 01:03:07    122s] [NR-eGR]  MET3    (3H)         44481   1275 
[11/26 01:03:07    122s] [NR-eGR]  MET4    (4V)         13567     66 
[11/26 01:03:07    122s] [NR-eGR]  METTP   (5H)           558      6 
[11/26 01:03:07    122s] [NR-eGR]  METTPL  (6V)             4      0 
[11/26 01:03:07    122s] [NR-eGR] -----------------------------------
[11/26 01:03:07    122s] [NR-eGR]          Total        95877  20332 
[11/26 01:03:07    122s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:07    122s] [NR-eGR] Total half perimeter of net bounding box: 72637um
[11/26 01:03:07    122s] [NR-eGR] Total length: 95877um, number of vias: 20332
[11/26 01:03:07    122s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:07    122s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/26 01:03:07    122s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:07    122s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5326.98 MB )
[11/26 01:03:07    122s] Early Global Route wiring runtime: 0.04 seconds, mem = 5311.0M
[11/26 01:03:07    122s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.040, MEM:5311.0M, EPOCH TIME: 1764111787.147987
[11/26 01:03:07    122s] Tdgp not successfully inited but do clear! skip clearing
[11/26 01:03:07    122s] End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
[11/26 01:03:07    122s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.2 (1.8), totSession cpu/real = 0:02:02.3/0:01:52.9 (1.1), mem = 5311.0M
[11/26 01:03:07    122s] 
[11/26 01:03:07    122s] =============================================================================================
[11/26 01:03:07    122s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.35-s114_1
[11/26 01:03:07    122s] =============================================================================================
[11/26 01:03:07    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:07    122s] ---------------------------------------------------------------------------------------------
[11/26 01:03:07    122s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.4    1.8
[11/26 01:03:07    122s] ---------------------------------------------------------------------------------------------
[11/26 01:03:07    122s]  IncrReplace #1 TOTAL               0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.4    1.8
[11/26 01:03:07    122s] ---------------------------------------------------------------------------------------------
[11/26 01:03:07    122s] 
[11/26 01:03:07    122s]     Congestion Repair done. (took cpu=0:00:00.4 real=0:00:00.2)
[11/26 01:03:07    122s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/26 01:03:07    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:5311.0M, EPOCH TIME: 1764111787.172541
[11/26 01:03:07    122s] Processing tracks to init pin-track alignment.
[11/26 01:03:07    122s] z: 2, totalTracks: 1
[11/26 01:03:07    122s] z: 4, totalTracks: 1
[11/26 01:03:07    122s] z: 6, totalTracks: 1
[11/26 01:03:07    122s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:07    122s] All LLGs are deleted
[11/26 01:03:07    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:07    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:07    122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5311.0M, EPOCH TIME: 1764111787.182543
[11/26 01:03:07    122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5311.0M, EPOCH TIME: 1764111787.183730
[11/26 01:03:07    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5311.0M, EPOCH TIME: 1764111787.184272
[11/26 01:03:07    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:07    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:07    122s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5503.0M, EPOCH TIME: 1764111787.191279
[11/26 01:03:07    122s] Max number of tech site patterns supported in site array is 256.
[11/26 01:03:07    122s] Core basic site is core_hd
[11/26 01:03:07    122s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5503.0M, EPOCH TIME: 1764111787.246039
[11/26 01:03:07    122s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:03:07    122s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:03:07    122s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.011, MEM:5503.0M, EPOCH TIME: 1764111787.256572
[11/26 01:03:07    122s] Fast DP-INIT is on for default
[11/26 01:03:07    122s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:03:07    122s] Atter site array init, number of instance map data is 0.
[11/26 01:03:07    122s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.072, REAL:0.071, MEM:5503.0M, EPOCH TIME: 1764111787.262332
[11/26 01:03:07    122s] 
[11/26 01:03:07    122s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:07    122s] OPERPROF:     Starting CMU at level 3, MEM:5503.0M, EPOCH TIME: 1764111787.264301
[11/26 01:03:07    122s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.008, MEM:5503.0M, EPOCH TIME: 1764111787.272100
[11/26 01:03:07    122s] 
[11/26 01:03:07    122s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:07    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.091, REAL:0.089, MEM:5311.0M, EPOCH TIME: 1764111787.273422
[11/26 01:03:07    122s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5311.0M, EPOCH TIME: 1764111787.273497
[11/26 01:03:07    122s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:5311.0M, EPOCH TIME: 1764111787.278893
[11/26 01:03:07    122s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5311.0MB).
[11/26 01:03:07    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.109, REAL:0.107, MEM:5311.0M, EPOCH TIME: 1764111787.279321
[11/26 01:03:07    122s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.8 real=0:00:00.6)
[11/26 01:03:07    122s]   Leaving CCOpt scope - extractRC...
[11/26 01:03:07    122s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/26 01:03:07    122s] Extraction called for design 'I2CAndMemory' of instances=1863 and nets=2322 using extraction engine 'preRoute' .
[11/26 01:03:07    122s] PreRoute RC Extraction called for design I2CAndMemory.
[11/26 01:03:07    122s] RC Extraction called in multi-corner(3) mode.
[11/26 01:03:07    122s] RCMode: PreRoute
[11/26 01:03:07    122s]       RC Corner Indexes            0       1       2   
[11/26 01:03:07    122s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:03:07    122s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:07    122s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:07    122s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:07    122s] Shrink Factor                : 1.00000
[11/26 01:03:07    122s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 01:03:07    122s] Using capacitance table file ...
[11/26 01:03:07    122s] 
[11/26 01:03:07    122s] Trim Metal Layers:
[11/26 01:03:07    122s] LayerId::1 widthSet size::5
[11/26 01:03:07    122s] LayerId::2 widthSet size::5
[11/26 01:03:07    122s] LayerId::3 widthSet size::5
[11/26 01:03:07    122s] LayerId::4 widthSet size::5
[11/26 01:03:07    122s] LayerId::5 widthSet size::5
[11/26 01:03:07    122s] LayerId::6 widthSet size::3
[11/26 01:03:07    122s] Updating RC grid for preRoute extraction ...
[11/26 01:03:07    122s] eee: pegSigSF::1.070000
[11/26 01:03:07    122s] Initializing multi-corner capacitance tables ... 
[11/26 01:03:07    122s] Initializing multi-corner resistance tables ...
[11/26 01:03:07    122s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:03:07    122s] eee: l::2 avDens::0.221139 usedTrk::866.863724 availTrk::3920.000000 sigTrk::866.863724
[11/26 01:03:07    122s] eee: l::3 avDens::0.241466 usedTrk::1062.451051 availTrk::4400.000000 sigTrk::1062.451051
[11/26 01:03:07    122s] eee: l::4 avDens::0.076304 usedTrk::323.529108 availTrk::4240.000000 sigTrk::323.529108
[11/26 01:03:07    122s] eee: l::5 avDens::0.034158 usedTrk::54.652209 availTrk::1600.000000 sigTrk::54.652209
[11/26 01:03:07    122s] eee: l::6 avDens::0.269225 usedTrk::94.767277 availTrk::352.000000 sigTrk::94.767277
[11/26 01:03:07    122s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:07    122s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.347853 uaWl=1.000000 uaWlH=0.131360 aWlH=0.000000 lMod=0 pMax=0.828800 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:03:07    122s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5310.977M)
[11/26 01:03:07    122s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/26 01:03:07    122s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:07    122s]   Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:03:07    122s] End AAE Lib Interpolated Model. (MEM=5310.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:07    122s]   Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:07    122s]   Clock DAG stats after clustering cong repair call:
[11/26 01:03:07    122s]     cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:07    122s]     sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:07    122s]     misc counts      : r=1, pp=0
[11/26 01:03:07    122s]     cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:07    122s]     cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:07    122s]     sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:07    122s]     wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
[11/26 01:03:07    122s]     wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
[11/26 01:03:07    122s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
[11/26 01:03:07    122s]   Clock DAG net violations after clustering cong repair call: none
[11/26 01:03:07    122s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/26 01:03:07    122s]     Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]     Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/26 01:03:07    122s]      Bufs: BUHDX12: 7 
[11/26 01:03:07    122s]   Clock DAG hash after clustering cong repair call: 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]   CTS services accumulated run-time stats after clustering cong repair call:
[11/26 01:03:07    122s]     delay calculator: calls=5829, total_wall_time=0.406s, mean_wall_time=0.070ms
[11/26 01:03:07    122s]     legalizer: calls=56, total_wall_time=0.001s, mean_wall_time=0.021ms
[11/26 01:03:07    122s]     steiner router: calls=5821, total_wall_time=0.110s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]   Primary reporting skew groups after clustering cong repair call:
[11/26 01:03:07    122s]     skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476, avg=0.453, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.418 gs=0.031)
[11/26 01:03:07    122s]         min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:07    122s]         max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:07    122s]   Skew group summary after clustering cong repair call:
[11/26 01:03:07    122s]     skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476, avg=0.453, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.418 gs=0.031)
[11/26 01:03:07    122s]     skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476, avg=0.453, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.418 gs=0.031)
[11/26 01:03:07    122s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.0 real=0:00:00.8)
[11/26 01:03:07    122s]   Stage::Clustering done. (took cpu=0:00:02.2 real=0:00:01.6)
[11/26 01:03:07    122s]   Stage::DRV Fixing...
[11/26 01:03:07    122s]   Fixing clock tree slew time and max cap violations...
[11/26 01:03:07    122s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[11/26 01:03:07    122s]       delay calculator: calls=5829, total_wall_time=0.406s, mean_wall_time=0.070ms
[11/26 01:03:07    122s]       legalizer: calls=56, total_wall_time=0.001s, mean_wall_time=0.021ms
[11/26 01:03:07    122s]       steiner router: calls=5821, total_wall_time=0.110s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/26 01:03:07    122s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/26 01:03:07    122s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:07    122s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:07    122s]       misc counts      : r=1, pp=0
[11/26 01:03:07    122s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:07    122s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:07    122s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:07    122s]       wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
[11/26 01:03:07    122s]       wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
[11/26 01:03:07    122s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
[11/26 01:03:07    122s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/26 01:03:07    122s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/26 01:03:07    122s]       Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]       Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/26 01:03:07    122s]        Bufs: BUHDX12: 7 
[11/26 01:03:07    122s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[11/26 01:03:07    122s]       delay calculator: calls=5829, total_wall_time=0.406s, mean_wall_time=0.070ms
[11/26 01:03:07    122s]       legalizer: calls=56, total_wall_time=0.001s, mean_wall_time=0.021ms
[11/26 01:03:07    122s]       steiner router: calls=5821, total_wall_time=0.110s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/26 01:03:07    122s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]           min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:07    122s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:07    122s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/26 01:03:07    122s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]       skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:07    122s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:07    122s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/26 01:03:07    122s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/26 01:03:07    122s]       delay calculator: calls=5829, total_wall_time=0.406s, mean_wall_time=0.070ms
[11/26 01:03:07    122s]       legalizer: calls=56, total_wall_time=0.001s, mean_wall_time=0.021ms
[11/26 01:03:07    122s]       steiner router: calls=5821, total_wall_time=0.110s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/26 01:03:07    122s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/26 01:03:07    122s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:07    122s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:07    122s]       misc counts      : r=1, pp=0
[11/26 01:03:07    122s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:07    122s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:07    122s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:07    122s]       wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
[11/26 01:03:07    122s]       wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
[11/26 01:03:07    122s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
[11/26 01:03:07    122s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/26 01:03:07    122s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/26 01:03:07    122s]       Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]       Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/26 01:03:07    122s]        Bufs: BUHDX12: 7 
[11/26 01:03:07    122s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/26 01:03:07    122s]       delay calculator: calls=5829, total_wall_time=0.406s, mean_wall_time=0.070ms
[11/26 01:03:07    122s]       legalizer: calls=56, total_wall_time=0.001s, mean_wall_time=0.021ms
[11/26 01:03:07    122s]       steiner router: calls=5821, total_wall_time=0.110s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/26 01:03:07    122s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476, avg=0.453, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.418 gs=0.031)
[11/26 01:03:07    122s]           min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:07    122s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:07    122s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/26 01:03:07    122s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476, avg=0.453, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.418 gs=0.031)
[11/26 01:03:07    122s]       skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476, avg=0.453, sd=0.012], skew [0.057 vs 0.400], 100% {0.419, 0.476} (wid=0.088 ws=0.073) (gid=0.418 gs=0.031)
[11/26 01:03:07    122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:07    122s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:07    122s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:07    122s]   Stage::Insertion Delay Reduction...
[11/26 01:03:07    122s]   Removing unnecessary root buffering...
[11/26 01:03:07    122s]     Clock DAG hash before 'Removing unnecessary root buffering': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[11/26 01:03:07    122s]       delay calculator: calls=5829, total_wall_time=0.406s, mean_wall_time=0.070ms
[11/26 01:03:07    122s]       legalizer: calls=56, total_wall_time=0.001s, mean_wall_time=0.021ms
[11/26 01:03:07    122s]       steiner router: calls=5821, total_wall_time=0.110s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/26 01:03:07    122s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:07    122s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:07    122s]       misc counts      : r=1, pp=0
[11/26 01:03:07    122s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:07    122s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:07    122s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:07    122s]       wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
[11/26 01:03:07    122s]       wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
[11/26 01:03:07    122s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
[11/26 01:03:07    122s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/26 01:03:07    122s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/26 01:03:07    122s]       Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]       Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/26 01:03:07    122s]        Bufs: BUHDX12: 7 
[11/26 01:03:07    122s]     Clock DAG hash after 'Removing unnecessary root buffering': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[11/26 01:03:07    122s]       delay calculator: calls=5829, total_wall_time=0.406s, mean_wall_time=0.070ms
[11/26 01:03:07    122s]       legalizer: calls=56, total_wall_time=0.001s, mean_wall_time=0.021ms
[11/26 01:03:07    122s]       steiner router: calls=5821, total_wall_time=0.110s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/26 01:03:07    122s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]           min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:07    122s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:07    122s]     Skew group summary after 'Removing unnecessary root buffering':
[11/26 01:03:07    122s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]       skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:07    122s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:07    122s]   Removing unconstrained drivers...
[11/26 01:03:07    122s]     Clock DAG hash before 'Removing unconstrained drivers': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[11/26 01:03:07    122s]       delay calculator: calls=5829, total_wall_time=0.406s, mean_wall_time=0.070ms
[11/26 01:03:07    122s]       legalizer: calls=56, total_wall_time=0.001s, mean_wall_time=0.021ms
[11/26 01:03:07    122s]       steiner router: calls=5821, total_wall_time=0.110s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/26 01:03:07    122s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:07    122s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:07    122s]       misc counts      : r=1, pp=0
[11/26 01:03:07    122s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:07    122s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:07    122s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:07    122s]       wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
[11/26 01:03:07    122s]       wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
[11/26 01:03:07    122s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
[11/26 01:03:07    122s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[11/26 01:03:07    122s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/26 01:03:07    122s]       Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]       Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/26 01:03:07    122s]        Bufs: BUHDX12: 7 
[11/26 01:03:07    122s]     Clock DAG hash after 'Removing unconstrained drivers': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[11/26 01:03:07    122s]       delay calculator: calls=5829, total_wall_time=0.406s, mean_wall_time=0.070ms
[11/26 01:03:07    122s]       legalizer: calls=56, total_wall_time=0.001s, mean_wall_time=0.021ms
[11/26 01:03:07    122s]       steiner router: calls=5821, total_wall_time=0.110s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/26 01:03:07    122s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]           min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:07    122s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:07    122s]     Skew group summary after 'Removing unconstrained drivers':
[11/26 01:03:07    122s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]       skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:07    122s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:07    122s]   Reducing insertion delay 1...
[11/26 01:03:07    122s]     Clock DAG hash before 'Reducing insertion delay 1': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[11/26 01:03:07    122s]       delay calculator: calls=5829, total_wall_time=0.406s, mean_wall_time=0.070ms
[11/26 01:03:07    122s]       legalizer: calls=56, total_wall_time=0.001s, mean_wall_time=0.021ms
[11/26 01:03:07    122s]       steiner router: calls=5821, total_wall_time=0.110s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/26 01:03:07    122s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:07    122s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:07    122s]       misc counts      : r=1, pp=0
[11/26 01:03:07    122s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:07    122s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:07    122s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:07    122s]       wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
[11/26 01:03:07    122s]       wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
[11/26 01:03:07    122s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
[11/26 01:03:07    122s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[11/26 01:03:07    122s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/26 01:03:07    122s]       Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]       Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/26 01:03:07    122s]        Bufs: BUHDX12: 7 
[11/26 01:03:07    122s]     Clock DAG hash after 'Reducing insertion delay 1': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[11/26 01:03:07    122s]       delay calculator: calls=5882, total_wall_time=0.435s, mean_wall_time=0.074ms
[11/26 01:03:07    122s]       legalizer: calls=61, total_wall_time=0.004s, mean_wall_time=0.057ms
[11/26 01:03:07    122s]       steiner router: calls=5832, total_wall_time=0.112s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/26 01:03:07    122s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]           min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:07    122s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:07    122s]     Skew group summary after 'Reducing insertion delay 1':
[11/26 01:03:07    122s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]       skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]     Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:07    122s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:07    122s]   Removing longest path buffering...
[11/26 01:03:07    122s]     Clock DAG hash before 'Removing longest path buffering': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[11/26 01:03:07    122s]       delay calculator: calls=5882, total_wall_time=0.435s, mean_wall_time=0.074ms
[11/26 01:03:07    122s]       legalizer: calls=61, total_wall_time=0.004s, mean_wall_time=0.057ms
[11/26 01:03:07    122s]       steiner router: calls=5832, total_wall_time=0.112s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]     Clock DAG stats after 'Removing longest path buffering':
[11/26 01:03:07    122s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:07    122s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:07    122s]       misc counts      : r=1, pp=0
[11/26 01:03:07    122s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:07    122s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:07    122s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:07    122s]       wire capacitance : top=0.000pF, trunk=0.074pF, leaf=1.091pF, total=1.164pF
[11/26 01:03:07    122s]       wire lengths     : top=0.000um, trunk=432.040um, leaf=5991.026um, total=6423.066um
[11/26 01:03:07    122s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1495.200um, total=1495.200um
[11/26 01:03:07    122s]     Clock DAG net violations after 'Removing longest path buffering': none
[11/26 01:03:07    122s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/26 01:03:07    122s]       Trunk : target=0.600ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]       Leaf  : target=0.600ns count=7 avg=0.491ns sd=0.012ns min=0.464ns max=0.502ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:07    122s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/26 01:03:07    122s]        Bufs: BUHDX12: 7 
[11/26 01:03:07    122s]     Clock DAG hash after 'Removing longest path buffering': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[11/26 01:03:07    122s]       delay calculator: calls=5882, total_wall_time=0.435s, mean_wall_time=0.074ms
[11/26 01:03:07    122s]       legalizer: calls=61, total_wall_time=0.004s, mean_wall_time=0.057ms
[11/26 01:03:07    122s]       steiner router: calls=5832, total_wall_time=0.112s, mean_wall_time=0.019ms
[11/26 01:03:07    122s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/26 01:03:07    122s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]           min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:07    122s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:07    122s]     Skew group summary after 'Removing longest path buffering':
[11/26 01:03:07    122s]       skew_group clk/bc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]       skew_group clk/wc_mode: insertion delay [min=0.419, max=0.476], skew [0.057 vs 0.400]
[11/26 01:03:07    122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:07    122s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:07    122s]   Reducing insertion delay 2...
[11/26 01:03:07    122s]     Clock DAG hash before 'Reducing insertion delay 2': 470190450229615216 13711559807943590379
[11/26 01:03:07    122s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[11/26 01:03:07    122s]       delay calculator: calls=5882, total_wall_time=0.435s, mean_wall_time=0.074ms
[11/26 01:03:07    122s]       legalizer: calls=61, total_wall_time=0.004s, mean_wall_time=0.057ms
[11/26 01:03:07    122s]       steiner router: calls=5832, total_wall_time=0.112s, mean_wall_time=0.019ms
[11/26 01:03:08    123s]     Path optimization required 82 stage delay updates 
[11/26 01:03:08    123s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/26 01:03:08    123s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]       misc counts      : r=1, pp=0
[11/26 01:03:08    123s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]       wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]       wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[11/26 01:03:08    123s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/26 01:03:08    123s]       Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/26 01:03:08    123s]        Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]     Clock DAG hash after 'Reducing insertion delay 2': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[11/26 01:03:08    123s]       delay calculator: calls=6068, total_wall_time=0.541s, mean_wall_time=0.089ms
[11/26 01:03:08    123s]       legalizer: calls=101, total_wall_time=0.005s, mean_wall_time=0.054ms
[11/26 01:03:08    123s]       steiner router: calls=5914, total_wall_time=0.157s, mean_wall_time=0.027ms
[11/26 01:03:08    123s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
[11/26 01:03:08    123s]           min path sink: mem_inst/DAC_out_reg[17][7]/C
[11/26 01:03:08    123s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:08    123s]     Skew group summary after 'Reducing insertion delay 2':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
[11/26 01:03:08    123s]       skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
[11/26 01:03:08    123s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]   Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/26 01:03:08    123s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/26 01:03:08    123s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.9 real=0:00:02.4)
[11/26 01:03:08    123s]   CCOpt::Phase::Implementation...
[11/26 01:03:08    123s]   Stage::Reducing Power...
[11/26 01:03:08    123s]   Improving clock tree routing...
[11/26 01:03:08    123s]     Clock DAG hash before 'Improving clock tree routing': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[11/26 01:03:08    123s]       delay calculator: calls=6068, total_wall_time=0.541s, mean_wall_time=0.089ms
[11/26 01:03:08    123s]       legalizer: calls=101, total_wall_time=0.005s, mean_wall_time=0.054ms
[11/26 01:03:08    123s]       steiner router: calls=5914, total_wall_time=0.157s, mean_wall_time=0.027ms
[11/26 01:03:08    123s]     Iteration 1...
[11/26 01:03:08    123s]     Iteration 1 done.
[11/26 01:03:08    123s]     Clock DAG stats after 'Improving clock tree routing':
[11/26 01:03:08    123s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]       misc counts      : r=1, pp=0
[11/26 01:03:08    123s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]       wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]       wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]     Clock DAG net violations after 'Improving clock tree routing': none
[11/26 01:03:08    123s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/26 01:03:08    123s]       Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/26 01:03:08    123s]        Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]     Clock DAG hash after 'Improving clock tree routing': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[11/26 01:03:08    123s]       delay calculator: calls=6068, total_wall_time=0.541s, mean_wall_time=0.089ms
[11/26 01:03:08    123s]       legalizer: calls=101, total_wall_time=0.005s, mean_wall_time=0.054ms
[11/26 01:03:08    123s]       steiner router: calls=5914, total_wall_time=0.157s, mean_wall_time=0.027ms
[11/26 01:03:08    123s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]           min path sink: mem_inst/DAC_out_reg[17][7]/C
[11/26 01:03:08    123s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:08    123s]     Skew group summary after 'Improving clock tree routing':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]       skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]   Reducing clock tree power 1...
[11/26 01:03:08    123s]     Clock DAG hash before 'Reducing clock tree power 1': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[11/26 01:03:08    123s]       delay calculator: calls=6068, total_wall_time=0.541s, mean_wall_time=0.089ms
[11/26 01:03:08    123s]       legalizer: calls=101, total_wall_time=0.005s, mean_wall_time=0.054ms
[11/26 01:03:08    123s]       steiner router: calls=5914, total_wall_time=0.157s, mean_wall_time=0.027ms
[11/26 01:03:08    123s]     Resizing gates: 
[11/26 01:03:08    123s]     Legalizer releasing space for clock trees
[11/26 01:03:08    123s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/26 01:03:08    123s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]     100% 
[11/26 01:03:08    123s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/26 01:03:08    123s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]       misc counts      : r=1, pp=0
[11/26 01:03:08    123s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]       wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]       wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[11/26 01:03:08    123s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/26 01:03:08    123s]       Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/26 01:03:08    123s]        Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]     Clock DAG hash after 'Reducing clock tree power 1': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[11/26 01:03:08    123s]       delay calculator: calls=6103, total_wall_time=0.566s, mean_wall_time=0.093ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5914, total_wall_time=0.157s, mean_wall_time=0.027ms
[11/26 01:03:08    123s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]           min path sink: mem_inst/DAC_out_reg[17][7]/C
[11/26 01:03:08    123s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:08    123s]     Skew group summary after 'Reducing clock tree power 1':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]       skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:08    123s]   Reducing clock tree power 2...
[11/26 01:03:08    123s]     Clock DAG hash before 'Reducing clock tree power 2': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[11/26 01:03:08    123s]       delay calculator: calls=6103, total_wall_time=0.566s, mean_wall_time=0.093ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5914, total_wall_time=0.157s, mean_wall_time=0.027ms
[11/26 01:03:08    123s]     Path optimization required 0 stage delay updates 
[11/26 01:03:08    123s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/26 01:03:08    123s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]       misc counts      : r=1, pp=0
[11/26 01:03:08    123s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]       wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]       wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[11/26 01:03:08    123s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/26 01:03:08    123s]       Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/26 01:03:08    123s]        Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]     Clock DAG hash after 'Reducing clock tree power 2': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[11/26 01:03:08    123s]       delay calculator: calls=6103, total_wall_time=0.566s, mean_wall_time=0.093ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5914, total_wall_time=0.157s, mean_wall_time=0.027ms
[11/26 01:03:08    123s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
[11/26 01:03:08    123s]           min path sink: mem_inst/DAC_out_reg[17][7]/C
[11/26 01:03:08    123s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:08    123s]     Skew group summary after 'Reducing clock tree power 2':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
[11/26 01:03:08    123s]       skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
[11/26 01:03:08    123s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:08    123s]   Stage::Balancing...
[11/26 01:03:08    123s]   Approximately balancing fragments step...
[11/26 01:03:08    123s]     Clock DAG hash before 'Approximately balancing fragments step': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[11/26 01:03:08    123s]       delay calculator: calls=6103, total_wall_time=0.566s, mean_wall_time=0.093ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5914, total_wall_time=0.157s, mean_wall_time=0.027ms
[11/26 01:03:08    123s]     Resolve constraints - Approximately balancing fragments...
[11/26 01:03:08    123s]     Resolving skew group constraints...
[11/26 01:03:08    123s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[11/26 01:03:08    123s]     Resolving skew group constraints done.
[11/26 01:03:08    123s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:08    123s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/26 01:03:08    123s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[11/26 01:03:08    123s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]     Approximately balancing fragments...
[11/26 01:03:08    123s]       Moving gates to improve sub-tree skew...
[11/26 01:03:08    123s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[11/26 01:03:08    123s]           delay calculator: calls=6151, total_wall_time=0.569s, mean_wall_time=0.092ms
[11/26 01:03:08    123s]           legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]           steiner router: calls=5962, total_wall_time=0.157s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]         Tried: 9 Succeeded: 0
[11/26 01:03:08    123s]         Topology Tried: 0 Succeeded: 0
[11/26 01:03:08    123s]         0 Succeeded with SS ratio
[11/26 01:03:08    123s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/26 01:03:08    123s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/26 01:03:08    123s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/26 01:03:08    123s]           cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]           sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]           misc counts      : r=1, pp=0
[11/26 01:03:08    123s]           cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]           cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]           sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]           wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]           wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[11/26 01:03:08    123s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/26 01:03:08    123s]           Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]           Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/26 01:03:08    123s]            Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[11/26 01:03:08    123s]           delay calculator: calls=6151, total_wall_time=0.569s, mean_wall_time=0.092ms
[11/26 01:03:08    123s]           legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]           steiner router: calls=5962, total_wall_time=0.157s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]       Approximately balancing fragments bottom up...
[11/26 01:03:08    123s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[11/26 01:03:08    123s]           delay calculator: calls=6151, total_wall_time=0.569s, mean_wall_time=0.092ms
[11/26 01:03:08    123s]           legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]           steiner router: calls=5962, total_wall_time=0.157s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/26 01:03:08    123s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/26 01:03:08    123s]           cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]           sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]           misc counts      : r=1, pp=0
[11/26 01:03:08    123s]           cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]           cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]           sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]           wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]           wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[11/26 01:03:08    123s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/26 01:03:08    123s]           Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]           Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/26 01:03:08    123s]            Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[11/26 01:03:08    123s]           delay calculator: calls=6186, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]           legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]           steiner router: calls=5962, total_wall_time=0.157s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:08    123s]       Approximately balancing fragments, wire and cell delays...
[11/26 01:03:08    123s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/26 01:03:08    123s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/26 01:03:08    123s]           cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]           sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]           misc counts      : r=1, pp=0
[11/26 01:03:08    123s]           cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]           cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]           sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]           wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]           wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[11/26 01:03:08    123s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/26 01:03:08    123s]           Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]           Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/26 01:03:08    123s]            Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/26 01:03:08    123s]           delay calculator: calls=6188, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]           legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]           steiner router: calls=5964, total_wall_time=0.158s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/26 01:03:08    123s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]     Approximately balancing fragments done.
[11/26 01:03:08    123s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/26 01:03:08    123s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]       misc counts      : r=1, pp=0
[11/26 01:03:08    123s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]       wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]       wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[11/26 01:03:08    123s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/26 01:03:08    123s]       Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/26 01:03:08    123s]        Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]     Clock DAG hash after 'Approximately balancing fragments step': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[11/26 01:03:08    123s]       delay calculator: calls=6188, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5964, total_wall_time=0.158s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]   Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 01:03:08    123s]   Clock DAG stats after Approximately balancing fragments:
[11/26 01:03:08    123s]     cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]     sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]     misc counts      : r=1, pp=0
[11/26 01:03:08    123s]     cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]     cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]     sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]     wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]     wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]   Clock DAG net violations after Approximately balancing fragments: none
[11/26 01:03:08    123s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/26 01:03:08    123s]     Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/26 01:03:08    123s]      Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]   Clock DAG hash after Approximately balancing fragments: 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[11/26 01:03:08    123s]     delay calculator: calls=6188, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]     legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]     steiner router: calls=5964, total_wall_time=0.158s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]   Primary reporting skew groups after Approximately balancing fragments:
[11/26 01:03:08    123s]     skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]         min path sink: mem_inst/DAC_out_reg[17][7]/C
[11/26 01:03:08    123s]         max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:08    123s]   Skew group summary after Approximately balancing fragments:
[11/26 01:03:08    123s]     skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]     skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]   Improving fragments clock skew...
[11/26 01:03:08    123s]     Clock DAG hash before 'Improving fragments clock skew': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[11/26 01:03:08    123s]       delay calculator: calls=6188, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5964, total_wall_time=0.158s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]     Clock DAG stats after 'Improving fragments clock skew':
[11/26 01:03:08    123s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]       misc counts      : r=1, pp=0
[11/26 01:03:08    123s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]       wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]       wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]     Clock DAG net violations after 'Improving fragments clock skew': none
[11/26 01:03:08    123s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/26 01:03:08    123s]       Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/26 01:03:08    123s]        Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]     Clock DAG hash after 'Improving fragments clock skew': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[11/26 01:03:08    123s]       delay calculator: calls=6188, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5964, total_wall_time=0.158s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]           min path sink: mem_inst/DAC_out_reg[17][7]/C
[11/26 01:03:08    123s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:08    123s]     Skew group summary after 'Improving fragments clock skew':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]       skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]   Approximately balancing step...
[11/26 01:03:08    123s]     Clock DAG hash before 'Approximately balancing step': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[11/26 01:03:08    123s]       delay calculator: calls=6188, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5964, total_wall_time=0.158s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]     Resolve constraints - Approximately balancing...
[11/26 01:03:08    123s]     Resolving skew group constraints...
[11/26 01:03:08    123s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[11/26 01:03:08    123s]     Resolving skew group constraints done.
[11/26 01:03:08    123s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]     Approximately balancing...
[11/26 01:03:08    123s]       Approximately balancing, wire and cell delays...
[11/26 01:03:08    123s]       Approximately balancing, wire and cell delays, iteration 1...
[11/26 01:03:08    123s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/26 01:03:08    123s]           cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]           sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]           misc counts      : r=1, pp=0
[11/26 01:03:08    123s]           cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]           cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]           sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]           wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]           wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[11/26 01:03:08    123s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/26 01:03:08    123s]           Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]           Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/26 01:03:08    123s]            Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[11/26 01:03:08    123s]           delay calculator: calls=6188, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]           legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]           steiner router: calls=5964, total_wall_time=0.158s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/26 01:03:08    123s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]     Approximately balancing done.
[11/26 01:03:08    123s]     Clock DAG stats after 'Approximately balancing step':
[11/26 01:03:08    123s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]       misc counts      : r=1, pp=0
[11/26 01:03:08    123s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]       wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]       wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]     Clock DAG net violations after 'Approximately balancing step': none
[11/26 01:03:08    123s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/26 01:03:08    123s]       Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/26 01:03:08    123s]        Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]     Clock DAG hash after 'Approximately balancing step': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[11/26 01:03:08    123s]       delay calculator: calls=6188, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5964, total_wall_time=0.158s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]     Primary reporting skew groups after 'Approximately balancing step':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]           min path sink: mem_inst/DAC_out_reg[17][7]/C
[11/26 01:03:08    123s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:08    123s]     Skew group summary after 'Approximately balancing step':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]       skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:08    123s]   Fixing clock tree overload...
[11/26 01:03:08    123s]     Clock DAG hash before 'Fixing clock tree overload': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[11/26 01:03:08    123s]       delay calculator: calls=6188, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5964, total_wall_time=0.158s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/26 01:03:08    123s]     Clock DAG stats after 'Fixing clock tree overload':
[11/26 01:03:08    123s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]       misc counts      : r=1, pp=0
[11/26 01:03:08    123s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]       wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]       wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]     Clock DAG net violations after 'Fixing clock tree overload': none
[11/26 01:03:08    123s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/26 01:03:08    123s]       Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/26 01:03:08    123s]        Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]     Clock DAG hash after 'Fixing clock tree overload': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[11/26 01:03:08    123s]       delay calculator: calls=6188, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5964, total_wall_time=0.158s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]           min path sink: mem_inst/DAC_out_reg[17][7]/C
[11/26 01:03:08    123s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:08    123s]     Skew group summary after 'Fixing clock tree overload':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]       skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]   Approximately balancing paths...
[11/26 01:03:08    123s]     Clock DAG hash before 'Approximately balancing paths': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[11/26 01:03:08    123s]       delay calculator: calls=6188, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5964, total_wall_time=0.158s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]     Added 0 buffers.
[11/26 01:03:08    123s]     Clock DAG stats after 'Approximately balancing paths':
[11/26 01:03:08    123s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]       misc counts      : r=1, pp=0
[11/26 01:03:08    123s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]       wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]       wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]     Clock DAG net violations after 'Approximately balancing paths': none
[11/26 01:03:08    123s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/26 01:03:08    123s]       Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/26 01:03:08    123s]        Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]     Clock DAG hash after 'Approximately balancing paths': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[11/26 01:03:08    123s]       delay calculator: calls=6188, total_wall_time=0.594s, mean_wall_time=0.096ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5964, total_wall_time=0.158s, mean_wall_time=0.026ms
[11/26 01:03:08    123s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
[11/26 01:03:08    123s]           min path sink: mem_inst/DAC_out_reg[17][7]/C
[11/26 01:03:08    123s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:08    123s]     Skew group summary after 'Approximately balancing paths':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
[11/26 01:03:08    123s]       skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
[11/26 01:03:08    123s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]   Stage::Balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/26 01:03:08    123s]   Stage::Polishing...
[11/26 01:03:08    123s]   Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:03:08    123s]   Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]   Clock DAG stats before polishing:
[11/26 01:03:08    123s]     cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]     sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]     misc counts      : r=1, pp=0
[11/26 01:03:08    123s]     cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]     cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]     sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]     wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]     wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]   Clock DAG net violations before polishing: none
[11/26 01:03:08    123s]   Clock DAG primary half-corner transition distribution before polishing:
[11/26 01:03:08    123s]     Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]   Clock DAG library cell distribution before polishing {count}:
[11/26 01:03:08    123s]      Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]   Clock DAG hash before polishing: 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]   CTS services accumulated run-time stats before polishing:
[11/26 01:03:08    123s]     delay calculator: calls=6196, total_wall_time=0.600s, mean_wall_time=0.097ms
[11/26 01:03:08    123s]     legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]     steiner router: calls=5972, total_wall_time=0.165s, mean_wall_time=0.028ms
[11/26 01:03:08    123s]   Primary reporting skew groups before polishing:
[11/26 01:03:08    123s]     skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]         min path sink: mem_inst/DAC_out_reg[17][7]/C
[11/26 01:03:08    123s]         max path sink: mem_inst/DAC_out_reg[1][1]/C
[11/26 01:03:08    123s]   Skew group summary before polishing:
[11/26 01:03:08    123s]     skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]     skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]   Merging balancing drivers for power...
[11/26 01:03:08    123s]     Clock DAG hash before 'Merging balancing drivers for power': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[11/26 01:03:08    123s]       delay calculator: calls=6196, total_wall_time=0.600s, mean_wall_time=0.097ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5972, total_wall_time=0.165s, mean_wall_time=0.028ms
[11/26 01:03:08    123s]     Tried: 9 Succeeded: 0
[11/26 01:03:08    123s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/26 01:03:08    123s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]       misc counts      : r=1, pp=0
[11/26 01:03:08    123s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]       wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]       wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[11/26 01:03:08    123s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/26 01:03:08    123s]       Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/26 01:03:08    123s]        Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]     Clock DAG hash after 'Merging balancing drivers for power': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[11/26 01:03:08    123s]       delay calculator: calls=6196, total_wall_time=0.600s, mean_wall_time=0.097ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5972, total_wall_time=0.165s, mean_wall_time=0.028ms
[11/26 01:03:08    123s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]           min path sink: mem_inst/DAC_out_reg[17][7]/C
[11/26 01:03:08    123s]           max path sink: mem_inst/DAC_out_reg[1][1]/C
[11/26 01:03:08    123s]     Skew group summary after 'Merging balancing drivers for power':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]       skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474], skew [0.048 vs 0.400]
[11/26 01:03:08    123s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]   Improving clock skew...
[11/26 01:03:08    123s]     Clock DAG hash before 'Improving clock skew': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats before 'Improving clock skew':
[11/26 01:03:08    123s]       delay calculator: calls=6196, total_wall_time=0.600s, mean_wall_time=0.097ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5972, total_wall_time=0.165s, mean_wall_time=0.028ms
[11/26 01:03:08    123s]     Clock DAG stats after 'Improving clock skew':
[11/26 01:03:08    123s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:08    123s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:08    123s]       misc counts      : r=1, pp=0
[11/26 01:03:08    123s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:08    123s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:08    123s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:08    123s]       wire capacitance : top=0.000pF, trunk=0.075pF, leaf=1.094pF, total=1.169pF
[11/26 01:03:08    123s]       wire lengths     : top=0.000um, trunk=440.160um, leaf=6011.286um, total=6451.446um
[11/26 01:03:08    123s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1499.680um, total=1499.680um
[11/26 01:03:08    123s]     Clock DAG net violations after 'Improving clock skew': none
[11/26 01:03:08    123s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/26 01:03:08    123s]       Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.012ns min=0.464ns max=0.499ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:08    123s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/26 01:03:08    123s]        Bufs: BUHDX12: 7 
[11/26 01:03:08    123s]     Clock DAG hash after 'Improving clock skew': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats after 'Improving clock skew':
[11/26 01:03:08    123s]       delay calculator: calls=6196, total_wall_time=0.600s, mean_wall_time=0.097ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5972, total_wall_time=0.165s, mean_wall_time=0.028ms
[11/26 01:03:08    123s]     Primary reporting skew groups after 'Improving clock skew':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
[11/26 01:03:08    123s]           min path sink: mem_inst/DAC_out_reg[17][7]/C
[11/26 01:03:08    123s]           max path sink: mem_inst/DAC_out_reg[1][1]/C
[11/26 01:03:08    123s]     Skew group summary after 'Improving clock skew':
[11/26 01:03:08    123s]       skew_group clk/bc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
[11/26 01:03:08    123s]       skew_group clk/wc_mode: insertion delay [min=0.426, max=0.474, avg=0.453, sd=0.011], skew [0.048 vs 0.400], 100% {0.426, 0.474} (wid=0.077 ws=0.062) (gid=0.418 gs=0.024)
[11/26 01:03:08    123s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]   Moving gates to reduce wire capacitance...
[11/26 01:03:08    123s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[11/26 01:03:08    123s]       delay calculator: calls=6196, total_wall_time=0.600s, mean_wall_time=0.097ms
[11/26 01:03:08    123s]       legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]       steiner router: calls=5972, total_wall_time=0.165s, mean_wall_time=0.028ms
[11/26 01:03:08    123s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/26 01:03:08    123s]     Iteration 1...
[11/26 01:03:08    123s]       Artificially removing short and long paths...
[11/26 01:03:08    123s]         Clock DAG hash before 'Artificially removing short and long paths': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/26 01:03:08    123s]           delay calculator: calls=6196, total_wall_time=0.600s, mean_wall_time=0.097ms
[11/26 01:03:08    123s]           legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]           steiner router: calls=5972, total_wall_time=0.165s, mean_wall_time=0.028ms
[11/26 01:03:08    123s]         For skew_group clk/bc_mode target band (0.426, 0.474)
[11/26 01:03:08    123s]         For skew_group clk/wc_mode target band (0.426, 0.474)
[11/26 01:03:08    123s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    123s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    123s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/26 01:03:08    123s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 10840143608415833762 8845920884724875977
[11/26 01:03:08    123s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[11/26 01:03:08    123s]           delay calculator: calls=6196, total_wall_time=0.600s, mean_wall_time=0.097ms
[11/26 01:03:08    123s]           legalizer: calls=115, total_wall_time=0.006s, mean_wall_time=0.049ms
[11/26 01:03:08    123s]           steiner router: calls=5972, total_wall_time=0.165s, mean_wall_time=0.028ms
[11/26 01:03:08    123s]         Legalizer releasing space for clock trees
[11/26 01:03:08    124s]         Legalizing clock trees...
[11/26 01:03:08    124s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:08    124s]         Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:08    124s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.2)
[11/26 01:03:08    124s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/26 01:03:08    124s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 470190450229615216 13711559807943590379
[11/26 01:03:08    124s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[11/26 01:03:08    124s]           delay calculator: calls=6250, total_wall_time=0.631s, mean_wall_time=0.101ms
[11/26 01:03:08    124s]           legalizer: calls=160, total_wall_time=0.010s, mean_wall_time=0.060ms
[11/26 01:03:08    124s]           steiner router: calls=6002, total_wall_time=0.181s, mean_wall_time=0.030ms
[11/26 01:03:08    124s]         Moving gates: 
[11/26 01:03:08    124s]         Legalizer releasing space for clock trees
[11/26 01:03:08    124s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/26 01:03:09    124s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:09    124s]         100% 
[11/26 01:03:09    124s]         Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:09    124s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/26 01:03:09    124s]     Iteration 1 done.
[11/26 01:03:09    124s]     Iteration 2...
[11/26 01:03:09    124s]       Artificially removing short and long paths...
[11/26 01:03:09    124s]         Clock DAG hash before 'Artificially removing short and long paths': 11935971409231543024 8990046706317422523
[11/26 01:03:09    124s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/26 01:03:09    124s]           delay calculator: calls=6323, total_wall_time=0.664s, mean_wall_time=0.105ms
[11/26 01:03:09    124s]           legalizer: calls=258, total_wall_time=0.013s, mean_wall_time=0.049ms
[11/26 01:03:09    124s]           steiner router: calls=6114, total_wall_time=0.241s, mean_wall_time=0.039ms
[11/26 01:03:09    124s]         For skew_group clk/bc_mode target band (0.418, 0.475)
[11/26 01:03:09    124s]         For skew_group clk/wc_mode target band (0.418, 0.475)
[11/26 01:03:09    124s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:09    124s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:09    124s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[11/26 01:03:09    124s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 11935971409231543024 8990046706317422523
[11/26 01:03:09    124s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[11/26 01:03:09    124s]           delay calculator: calls=6325, total_wall_time=0.665s, mean_wall_time=0.105ms
[11/26 01:03:09    124s]           legalizer: calls=258, total_wall_time=0.013s, mean_wall_time=0.049ms
[11/26 01:03:09    124s]           steiner router: calls=6116, total_wall_time=0.242s, mean_wall_time=0.040ms
[11/26 01:03:09    124s]         Legalizer releasing space for clock trees
[11/26 01:03:09    124s]         Legalizing clock trees...
[11/26 01:03:09    124s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:09    124s]         Legalizer API calls during this step: 39 succeeded with high effort: 39 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:09    124s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/26 01:03:09    124s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[11/26 01:03:09    124s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 11935971409231543024 8990046706317422523
[11/26 01:03:09    124s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[11/26 01:03:09    124s]           delay calculator: calls=6337, total_wall_time=0.670s, mean_wall_time=0.106ms
[11/26 01:03:09    124s]           legalizer: calls=297, total_wall_time=0.016s, mean_wall_time=0.055ms
[11/26 01:03:09    124s]           steiner router: calls=6152, total_wall_time=0.260s, mean_wall_time=0.042ms
[11/26 01:03:09    124s]         Moving gates: 
[11/26 01:03:09    124s]         Legalizer releasing space for clock trees
[11/26 01:03:09    124s]         ..Legalizing clock trees...
[11/26 01:03:09    125s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:09    125s]         .20% ...40% ...60% ...80% ...100% 
[11/26 01:03:09    125s]         Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:09    125s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.3)
[11/26 01:03:09    125s]     Iteration 2 done.
[11/26 01:03:09    125s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/26 01:03:09    125s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/26 01:03:09    125s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:09    125s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:09    125s]       misc counts      : r=1, pp=0
[11/26 01:03:09    125s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:09    125s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:09    125s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:09    125s]       wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.086pF, total=1.154pF
[11/26 01:03:09    125s]       wire lengths     : top=0.000um, trunk=388.360um, leaf=5960.427um, total=6348.787um
[11/26 01:03:09    125s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:09    125s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[11/26 01:03:09    125s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/26 01:03:09    125s]       Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:09    125s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.017ns min=0.463ns max=0.509ns {0 <= 0.360ns, 2 <= 0.480ns, 5 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:09    125s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[11/26 01:03:09    125s]        Bufs: BUHDX12: 7 
[11/26 01:03:09    125s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 11644373942246920591 14905476479957899380
[11/26 01:03:09    125s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[11/26 01:03:09    125s]       delay calculator: calls=6405, total_wall_time=0.700s, mean_wall_time=0.109ms
[11/26 01:03:09    125s]       legalizer: calls=395, total_wall_time=0.019s, mean_wall_time=0.048ms
[11/26 01:03:09    125s]       steiner router: calls=6264, total_wall_time=0.319s, mean_wall_time=0.051ms
[11/26 01:03:09    125s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/26 01:03:09    125s]       skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:09    125s]           min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:09    125s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:09    125s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/26 01:03:09    125s]       skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:09    125s]       skew_group clk/wc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:09    125s]     Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:09    125s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:01.6 real=0:00:01.0)
[11/26 01:03:09    125s]   Reducing clock tree power 3...
[11/26 01:03:09    125s]     Clock DAG hash before 'Reducing clock tree power 3': 11644373942246920591 14905476479957899380
[11/26 01:03:09    125s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[11/26 01:03:09    125s]       delay calculator: calls=6405, total_wall_time=0.700s, mean_wall_time=0.109ms
[11/26 01:03:09    125s]       legalizer: calls=395, total_wall_time=0.019s, mean_wall_time=0.048ms
[11/26 01:03:09    125s]       steiner router: calls=6264, total_wall_time=0.319s, mean_wall_time=0.051ms
[11/26 01:03:09    125s]     Artificially removing short and long paths...
[11/26 01:03:09    125s]       Clock DAG hash before 'Artificially removing short and long paths': 11644373942246920591 14905476479957899380
[11/26 01:03:09    125s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/26 01:03:09    125s]         delay calculator: calls=6405, total_wall_time=0.700s, mean_wall_time=0.109ms
[11/26 01:03:09    125s]         legalizer: calls=395, total_wall_time=0.019s, mean_wall_time=0.048ms
[11/26 01:03:09    125s]         steiner router: calls=6264, total_wall_time=0.319s, mean_wall_time=0.051ms
[11/26 01:03:09    125s]       For skew_group clk/bc_mode target band (0.416, 0.473)
[11/26 01:03:09    125s]       For skew_group clk/wc_mode target band (0.416, 0.473)
[11/26 01:03:09    125s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:09    125s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:09    125s]     Initial gate capacitance is (rise=3.219pF fall=3.365pF).
[11/26 01:03:09    125s]     Resizing gates: 
[11/26 01:03:09    125s]     Legalizer releasing space for clock trees
[11/26 01:03:09    125s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/26 01:03:09    125s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:09    125s]     100% 
[11/26 01:03:09    125s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/26 01:03:09    125s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:09    125s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:09    125s]       misc counts      : r=1, pp=0
[11/26 01:03:09    125s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:09    125s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:09    125s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:09    125s]       wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.086pF, total=1.154pF
[11/26 01:03:09    125s]       wire lengths     : top=0.000um, trunk=388.360um, leaf=5960.427um, total=6348.787um
[11/26 01:03:09    125s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:09    125s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[11/26 01:03:09    125s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/26 01:03:09    125s]       Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:09    125s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.017ns min=0.463ns max=0.509ns {0 <= 0.360ns, 2 <= 0.480ns, 5 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:09    125s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/26 01:03:09    125s]        Bufs: BUHDX12: 7 
[11/26 01:03:09    125s]     Clock DAG hash after 'Reducing clock tree power 3': 11644373942246920591 14905476479957899380
[11/26 01:03:09    125s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[11/26 01:03:09    125s]       delay calculator: calls=6440, total_wall_time=0.726s, mean_wall_time=0.113ms
[11/26 01:03:09    125s]       legalizer: calls=409, total_wall_time=0.019s, mean_wall_time=0.047ms
[11/26 01:03:09    125s]       steiner router: calls=6264, total_wall_time=0.319s, mean_wall_time=0.051ms
[11/26 01:03:09    125s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/26 01:03:09    125s]       skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:09    125s]           min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:09    125s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:09    125s]     Skew group summary after 'Reducing clock tree power 3':
[11/26 01:03:09    125s]       skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:09    125s]       skew_group clk/wc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:09    125s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:09    125s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:09    125s]   Improving insertion delay...
[11/26 01:03:09    125s]     Clock DAG hash before 'Improving insertion delay': 11644373942246920591 14905476479957899380
[11/26 01:03:09    125s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[11/26 01:03:09    125s]       delay calculator: calls=6440, total_wall_time=0.726s, mean_wall_time=0.113ms
[11/26 01:03:09    125s]       legalizer: calls=409, total_wall_time=0.019s, mean_wall_time=0.047ms
[11/26 01:03:09    125s]       steiner router: calls=6264, total_wall_time=0.319s, mean_wall_time=0.051ms
[11/26 01:03:09    125s]     Clock DAG stats after 'Improving insertion delay':
[11/26 01:03:09    125s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:09    125s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:09    125s]       misc counts      : r=1, pp=0
[11/26 01:03:09    125s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:09    125s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:09    125s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:09    125s]       wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.086pF, total=1.154pF
[11/26 01:03:09    125s]       wire lengths     : top=0.000um, trunk=388.360um, leaf=5960.427um, total=6348.787um
[11/26 01:03:09    125s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:09    125s]     Clock DAG net violations after 'Improving insertion delay': none
[11/26 01:03:09    125s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/26 01:03:09    125s]       Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:09    125s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.017ns min=0.463ns max=0.509ns {0 <= 0.360ns, 2 <= 0.480ns, 5 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:09    125s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/26 01:03:09    125s]        Bufs: BUHDX12: 7 
[11/26 01:03:09    125s]     Clock DAG hash after 'Improving insertion delay': 11644373942246920591 14905476479957899380
[11/26 01:03:09    125s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[11/26 01:03:09    125s]       delay calculator: calls=6440, total_wall_time=0.726s, mean_wall_time=0.113ms
[11/26 01:03:09    125s]       legalizer: calls=409, total_wall_time=0.019s, mean_wall_time=0.047ms
[11/26 01:03:09    125s]       steiner router: calls=6264, total_wall_time=0.319s, mean_wall_time=0.051ms
[11/26 01:03:09    125s]     Primary reporting skew groups after 'Improving insertion delay':
[11/26 01:03:09    125s]       skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:09    125s]           min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:09    125s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:09    125s]     Skew group summary after 'Improving insertion delay':
[11/26 01:03:09    125s]       skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:09    125s]       skew_group clk/wc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:09    125s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:09    125s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:09    125s]   Wire Opt OverFix...
[11/26 01:03:09    125s]     Clock DAG hash before 'Wire Opt OverFix': 11644373942246920591 14905476479957899380
[11/26 01:03:09    125s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[11/26 01:03:09    125s]       delay calculator: calls=6440, total_wall_time=0.726s, mean_wall_time=0.113ms
[11/26 01:03:09    125s]       legalizer: calls=409, total_wall_time=0.019s, mean_wall_time=0.047ms
[11/26 01:03:09    125s]       steiner router: calls=6264, total_wall_time=0.319s, mean_wall_time=0.051ms
[11/26 01:03:09    125s]     Wire Reduction extra effort...
[11/26 01:03:09    125s]       Clock DAG hash before 'Wire Reduction extra effort': 11644373942246920591 14905476479957899380
[11/26 01:03:09    125s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[11/26 01:03:09    125s]         delay calculator: calls=6440, total_wall_time=0.726s, mean_wall_time=0.113ms
[11/26 01:03:09    125s]         legalizer: calls=409, total_wall_time=0.019s, mean_wall_time=0.047ms
[11/26 01:03:09    125s]         steiner router: calls=6264, total_wall_time=0.319s, mean_wall_time=0.051ms
[11/26 01:03:09    125s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/26 01:03:09    125s]       Artificially removing short and long paths...
[11/26 01:03:09    125s]         Clock DAG hash before 'Artificially removing short and long paths': 11644373942246920591 14905476479957899380
[11/26 01:03:09    125s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/26 01:03:09    125s]           delay calculator: calls=6440, total_wall_time=0.726s, mean_wall_time=0.113ms
[11/26 01:03:09    125s]           legalizer: calls=409, total_wall_time=0.019s, mean_wall_time=0.047ms
[11/26 01:03:09    125s]           steiner router: calls=6264, total_wall_time=0.319s, mean_wall_time=0.051ms
[11/26 01:03:09    125s]         For skew_group clk/bc_mode target band (0.416, 0.473)
[11/26 01:03:09    125s]         For skew_group clk/wc_mode target band (0.416, 0.473)
[11/26 01:03:09    125s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:09    125s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:09    125s]       Global shorten wires A0...
[11/26 01:03:09    125s]         Clock DAG hash before 'Global shorten wires A0': 11644373942246920591 14905476479957899380
[11/26 01:03:09    125s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[11/26 01:03:09    125s]           delay calculator: calls=6440, total_wall_time=0.726s, mean_wall_time=0.113ms
[11/26 01:03:09    125s]           legalizer: calls=409, total_wall_time=0.019s, mean_wall_time=0.047ms
[11/26 01:03:09    125s]           steiner router: calls=6264, total_wall_time=0.319s, mean_wall_time=0.051ms
[11/26 01:03:09    125s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:09    125s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:09    125s]       Move For Wirelength - core...
[11/26 01:03:09    125s]         Clock DAG hash before 'Move For Wirelength - core': 11644373942246920591 14905476479957899380
[11/26 01:03:09    125s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/26 01:03:09    125s]           delay calculator: calls=6440, total_wall_time=0.726s, mean_wall_time=0.113ms
[11/26 01:03:09    125s]           legalizer: calls=409, total_wall_time=0.019s, mean_wall_time=0.047ms
[11/26 01:03:09    125s]           steiner router: calls=6264, total_wall_time=0.319s, mean_wall_time=0.051ms
[11/26 01:03:09    125s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=1, computed=6, moveTooSmall=13, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=19, accepted=0
[11/26 01:03:09    125s]         Max accepted move=0.000um, total accepted move=0.000um
[11/26 01:03:09    125s]         Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:09    125s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:09    125s]       Global shorten wires A1...
[11/26 01:03:09    125s]         Clock DAG hash before 'Global shorten wires A1': 11644373942246920591 14905476479957899380
[11/26 01:03:09    125s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[11/26 01:03:09    125s]           delay calculator: calls=6450, total_wall_time=0.730s, mean_wall_time=0.113ms
[11/26 01:03:09    125s]           legalizer: calls=430, total_wall_time=0.020s, mean_wall_time=0.047ms
[11/26 01:03:09    125s]           steiner router: calls=6312, total_wall_time=0.345s, mean_wall_time=0.055ms
[11/26 01:03:09    125s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:09    125s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:09    125s]       Move For Wirelength - core...
[11/26 01:03:10    125s]         Clock DAG hash before 'Move For Wirelength - core': 11644373942246920591 14905476479957899380
[11/26 01:03:10    125s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/26 01:03:10    125s]           delay calculator: calls=6450, total_wall_time=0.730s, mean_wall_time=0.113ms
[11/26 01:03:10    125s]           legalizer: calls=430, total_wall_time=0.020s, mean_wall_time=0.047ms
[11/26 01:03:10    125s]           steiner router: calls=6312, total_wall_time=0.345s, mean_wall_time=0.055ms
[11/26 01:03:10    125s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=7, computed=0, moveTooSmall=7, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[11/26 01:03:10    125s]         Max accepted move=0.000um, total accepted move=0.000um
[11/26 01:03:10    125s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:10    125s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    125s]       Global shorten wires B...
[11/26 01:03:10    125s]         Clock DAG hash before 'Global shorten wires B': 11644373942246920591 14905476479957899380
[11/26 01:03:10    125s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[11/26 01:03:10    125s]           delay calculator: calls=6450, total_wall_time=0.730s, mean_wall_time=0.113ms
[11/26 01:03:10    125s]           legalizer: calls=430, total_wall_time=0.020s, mean_wall_time=0.047ms
[11/26 01:03:10    125s]           steiner router: calls=6314, total_wall_time=0.346s, mean_wall_time=0.055ms
[11/26 01:03:10    125s]         Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:10    125s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    125s]       Move For Wirelength - branch...
[11/26 01:03:10    125s]         Clock DAG hash before 'Move For Wirelength - branch': 11644373942246920591 14905476479957899380
[11/26 01:03:10    125s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[11/26 01:03:10    125s]           delay calculator: calls=6458, total_wall_time=0.734s, mean_wall_time=0.114ms
[11/26 01:03:10    125s]           legalizer: calls=462, total_wall_time=0.021s, mean_wall_time=0.045ms
[11/26 01:03:10    125s]           steiner router: calls=6336, total_wall_time=0.357s, mean_wall_time=0.056ms
[11/26 01:03:10    125s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=0, computed=7, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=0
[11/26 01:03:10    125s]         Max accepted move=0.000um, total accepted move=0.000um
[11/26 01:03:10    125s]         Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:10    125s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    125s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/26 01:03:10    125s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/26 01:03:10    125s]         cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:10    125s]         sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:10    125s]         misc counts      : r=1, pp=0
[11/26 01:03:10    125s]         cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:10    125s]         cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:10    125s]         sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:10    125s]         wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.086pF, total=1.154pF
[11/26 01:03:10    125s]         wire lengths     : top=0.000um, trunk=388.360um, leaf=5960.427um, total=6348.787um
[11/26 01:03:10    125s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:10    125s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[11/26 01:03:10    125s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/26 01:03:10    125s]         Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    125s]         Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.017ns min=0.463ns max=0.509ns {0 <= 0.360ns, 2 <= 0.480ns, 5 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    125s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[11/26 01:03:10    125s]          Bufs: BUHDX12: 7 
[11/26 01:03:10    125s]       Clock DAG hash after 'Wire Reduction extra effort': 11644373942246920591 14905476479957899380
[11/26 01:03:10    125s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[11/26 01:03:10    125s]         delay calculator: calls=6460, total_wall_time=0.734s, mean_wall_time=0.114ms
[11/26 01:03:10    125s]         legalizer: calls=469, total_wall_time=0.021s, mean_wall_time=0.045ms
[11/26 01:03:10    125s]         steiner router: calls=6338, total_wall_time=0.358s, mean_wall_time=0.057ms
[11/26 01:03:10    125s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/26 01:03:10    125s]         skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:10    125s]             min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:10    125s]             max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:10    125s]       Skew group summary after 'Wire Reduction extra effort':
[11/26 01:03:10    125s]         skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:10    125s]         skew_group clk/wc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:10    125s]       Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:10    125s]     Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 01:03:10    125s]     Optimizing orientation...
[11/26 01:03:10    125s]     FlipOpt...
[11/26 01:03:10    125s]     Disconnecting clock tree from netlist...
[11/26 01:03:10    125s]     Disconnecting clock tree from netlist done.
[11/26 01:03:10    125s]     Performing Single Threaded FlipOpt
[11/26 01:03:10    125s]     Optimizing orientation on clock cells...
[11/26 01:03:10    125s]       Orientation Wirelength Optimization: Attempted = 9 , Succeeded = 0 , Constraints Broken = 7 , CannotMove = 2 , Illegal = 0 , Other = 0
[11/26 01:03:10    125s]     Optimizing orientation on clock cells done.
[11/26 01:03:10    125s]     Resynthesising clock tree into netlist...
[11/26 01:03:10    125s]       Reset timing graph...
[11/26 01:03:10    125s] Ignoring AAE DB Resetting ...
[11/26 01:03:10    125s]       Reset timing graph done.
[11/26 01:03:10    125s]     Resynthesising clock tree into netlist done.
[11/26 01:03:10    125s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    125s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    125s] End AAE Lib Interpolated Model. (MEM=5706.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:10    125s]     Clock DAG stats after 'Wire Opt OverFix':
[11/26 01:03:10    125s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:10    125s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:10    125s]       misc counts      : r=1, pp=0
[11/26 01:03:10    125s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:10    125s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:10    125s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:10    125s]       wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.086pF, total=1.154pF
[11/26 01:03:10    125s]       wire lengths     : top=0.000um, trunk=388.360um, leaf=5960.427um, total=6348.787um
[11/26 01:03:10    125s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:10    125s]     Clock DAG net violations after 'Wire Opt OverFix': none
[11/26 01:03:10    125s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/26 01:03:10    125s]       Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    125s]       Leaf  : target=0.600ns count=7 avg=0.490ns sd=0.017ns min=0.463ns max=0.509ns {0 <= 0.360ns, 2 <= 0.480ns, 5 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    125s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/26 01:03:10    125s]        Bufs: BUHDX12: 7 
[11/26 01:03:10    125s]     Clock DAG hash after 'Wire Opt OverFix': 11644373942246920591 14905476479957899380
[11/26 01:03:10    125s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[11/26 01:03:10    125s]       delay calculator: calls=6468, total_wall_time=0.740s, mean_wall_time=0.114ms
[11/26 01:03:10    125s]       legalizer: calls=469, total_wall_time=0.021s, mean_wall_time=0.045ms
[11/26 01:03:10    125s]       steiner router: calls=6366, total_wall_time=0.373s, mean_wall_time=0.059ms
[11/26 01:03:10    125s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/26 01:03:10    125s]       skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:10    125s]           min path sink: mem_inst/DAC_out_reg[0][1]/C
[11/26 01:03:10    125s]           max path sink: mem_inst/DAC_out_reg[1][5]/C
[11/26 01:03:10    125s]     Skew group summary after 'Wire Opt OverFix':
[11/26 01:03:10    125s]       skew_group clk/bc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:10    125s]       skew_group clk/wc_mode: insertion delay [min=0.416, max=0.473, avg=0.452, sd=0.012], skew [0.057 vs 0.400], 100% {0.416, 0.473} (wid=0.092 ws=0.075) (gid=0.417 gs=0.035)
[11/26 01:03:10    125s]     Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:10    125s]   Wire Opt OverFix done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/26 01:03:10    125s]   Total capacitance is (rise=4.373pF fall=4.519pF), of which (rise=1.154pF fall=1.154pF) is wire, and (rise=3.219pF fall=3.365pF) is gate.
[11/26 01:03:10    125s]   Stage::Polishing done. (took cpu=0:00:02.1 real=0:00:01.5)
[11/26 01:03:10    125s]   Stage::Updating netlist...
[11/26 01:03:10    125s]   Reset timing graph...
[11/26 01:03:10    125s] Ignoring AAE DB Resetting ...
[11/26 01:03:10    125s]   Reset timing graph done.
[11/26 01:03:10    125s]   Setting non-default rules before calling refine place.
[11/26 01:03:10    125s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/26 01:03:10    125s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5706.2M, EPOCH TIME: 1764111790.189788
[11/26 01:03:10    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:659).
[11/26 01:03:10    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    125s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.015, REAL:0.012, MEM:5323.2M, EPOCH TIME: 1764111790.202124
[11/26 01:03:10    125s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    125s]   Leaving CCOpt scope - ClockRefiner...
[11/26 01:03:10    125s]   Assigned high priority to 7 instances.
[11/26 01:03:10    125s]   Soft fixed 7 clock instances.
[11/26 01:03:10    125s]   Performing Clock Only Refine Place.
[11/26 01:03:10    125s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[11/26 01:03:10    125s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5323.2M, EPOCH TIME: 1764111790.217778
[11/26 01:03:10    125s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5323.2M, EPOCH TIME: 1764111790.217890
[11/26 01:03:10    125s] Processing tracks to init pin-track alignment.
[11/26 01:03:10    125s] z: 2, totalTracks: 1
[11/26 01:03:10    125s] z: 4, totalTracks: 1
[11/26 01:03:10    125s] z: 6, totalTracks: 1
[11/26 01:03:10    125s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:10    125s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5323.2M, EPOCH TIME: 1764111790.228317
[11/26 01:03:10    125s] Info: 7 insts are soft-fixed.
[11/26 01:03:10    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    126s] 
[11/26 01:03:10    126s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:10    126s] OPERPROF:       Starting CMU at level 4, MEM:5483.2M, EPOCH TIME: 1764111790.298408
[11/26 01:03:10    126s] OPERPROF:       Finished CMU at level 4, CPU:0.008, REAL:0.007, MEM:5515.2M, EPOCH TIME: 1764111790.305641
[11/26 01:03:10    126s] 
[11/26 01:03:10    126s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:10    126s] Info: 7 insts are soft-fixed.
[11/26 01:03:10    126s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.079, MEM:5323.2M, EPOCH TIME: 1764111790.306932
[11/26 01:03:10    126s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5323.2M, EPOCH TIME: 1764111790.307024
[11/26 01:03:10    126s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.006, REAL:0.005, MEM:5323.2M, EPOCH TIME: 1764111790.312472
[11/26 01:03:10    126s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5323.2MB).
[11/26 01:03:10    126s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.097, REAL:0.095, MEM:5323.2M, EPOCH TIME: 1764111790.312962
[11/26 01:03:10    126s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.097, REAL:0.095, MEM:5323.2M, EPOCH TIME: 1764111790.313014
[11/26 01:03:10    126s] TDRefine: refinePlace mode is spiral
[11/26 01:03:10    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.527567.6
[11/26 01:03:10    126s] OPERPROF: Starting RefinePlace at level 1, MEM:5323.2M, EPOCH TIME: 1764111790.313098
[11/26 01:03:10    126s] *** Starting refinePlace (0:02:06 mem=5323.2M) ***
[11/26 01:03:10    126s] Total net bbox length = 7.263e+04 (3.490e+04 3.774e+04) (ext = 1.406e+04)
[11/26 01:03:10    126s] 
[11/26 01:03:10    126s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:10    126s] Info: 7 insts are soft-fixed.
[11/26 01:03:10    126s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:03:10    126s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:03:10    126s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:03:10    126s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:10    126s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:10    126s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5323.2M, EPOCH TIME: 1764111790.321396
[11/26 01:03:10    126s] Starting refinePlace ...
[11/26 01:03:10    126s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:10    126s] One DDP V2 for no tweak run.
[11/26 01:03:10    126s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:03:10    126s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 5323.2MB
[11/26 01:03:10    126s] Statistics of distance of Instance movement in refine placement:
[11/26 01:03:10    126s]   maximum (X+Y) =         0.00 um
[11/26 01:03:10    126s]   mean    (X+Y) =         0.00 um
[11/26 01:03:10    126s] Summary Report:
[11/26 01:03:10    126s] Instances move: 0 (out of 1863 movable)
[11/26 01:03:10    126s] Instances flipped: 0
[11/26 01:03:10    126s] Mean displacement: 0.00 um
[11/26 01:03:10    126s] Max displacement: 0.00 um 
[11/26 01:03:10    126s] Total instances moved : 0
[11/26 01:03:10    126s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.002, REAL:0.003, MEM:5323.2M, EPOCH TIME: 1764111790.323919
[11/26 01:03:10    126s] Total net bbox length = 7.263e+04 (3.490e+04 3.774e+04) (ext = 1.406e+04)
[11/26 01:03:10    126s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 5323.2MB
[11/26 01:03:10    126s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=5323.2MB) @(0:02:06 - 0:02:06).
[11/26 01:03:10    126s] *** Finished refinePlace (0:02:06 mem=5323.2M) ***
[11/26 01:03:10    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.527567.6
[11/26 01:03:10    126s] OPERPROF: Finished RefinePlace at level 1, CPU:0.012, REAL:0.012, MEM:5323.2M, EPOCH TIME: 1764111790.325142
[11/26 01:03:10    126s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5323.2M, EPOCH TIME: 1764111790.325189
[11/26 01:03:10    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:10    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    126s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.011, REAL:0.008, MEM:5323.2M, EPOCH TIME: 1764111790.333622
[11/26 01:03:10    126s]   ClockRefiner summary
[11/26 01:03:10    126s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 666).
[11/26 01:03:10    126s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[11/26 01:03:10    126s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 659).
[11/26 01:03:10    126s]   Restoring pStatusCts on 7 clock instances.
[11/26 01:03:10    126s]   Revert refine place priority changes on 0 instances.
[11/26 01:03:10    126s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:10    126s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/26 01:03:10    126s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.7 real=0:00:02.1)
[11/26 01:03:10    126s]   CCOpt::Phase::eGRPC...
[11/26 01:03:10    126s]   eGR Post Conditioning loop iteration 0...
[11/26 01:03:10    126s]     Clock implementation routing...
[11/26 01:03:10    126s]       Leaving CCOpt scope - Routing Tools...
[11/26 01:03:10    126s] Net route status summary:
[11/26 01:03:10    126s]   Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:10    126s]   Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:10    126s]       Routing using eGR only...
[11/26 01:03:10    126s]         Early Global Route - eGR only step...
[11/26 01:03:10    126s] (ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
[11/26 01:03:10    126s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[11/26 01:03:10    126s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/26 01:03:10    126s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/26 01:03:10    126s] (ccopt eGR): Start to route 8 all nets
[11/26 01:03:10    126s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5323.23 MB )
[11/26 01:03:10    126s] (I)      ==================== Layers =====================
[11/26 01:03:10    126s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:10    126s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:03:10    126s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:10    126s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:03:10    126s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:03:10    126s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:03:10    126s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:03:10    126s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:03:10    126s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:03:10    126s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:03:10    126s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:03:10    126s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:03:10    126s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:03:10    126s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:03:10    126s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:10    126s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:03:10    126s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:03:10    126s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:03:10    126s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:03:10    126s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:03:10    126s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:03:10    126s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:03:10    126s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:10    126s] (I)      Started Import and model ( Curr Mem: 5323.23 MB )
[11/26 01:03:10    126s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:10    126s] (I)      == Non-default Options ==
[11/26 01:03:10    126s] (I)      Clean congestion better                            : true
[11/26 01:03:10    126s] (I)      Estimate vias on DPT layer                         : true
[11/26 01:03:10    126s] (I)      Clean congestion layer assignment rounds           : 3
[11/26 01:03:10    126s] (I)      Layer constraints as soft constraints              : true
[11/26 01:03:10    126s] (I)      Soft top layer                                     : true
[11/26 01:03:10    126s] (I)      Skip prospective layer relax nets                  : true
[11/26 01:03:10    126s] (I)      Better NDR handling                                : true
[11/26 01:03:10    126s] (I)      Improved NDR modeling in LA                        : true
[11/26 01:03:10    126s] (I)      Routing cost fix for NDR handling                  : true
[11/26 01:03:10    126s] (I)      Block tracks for preroutes                         : true
[11/26 01:03:10    126s] (I)      Assign IRoute by net group key                     : true
[11/26 01:03:10    126s] (I)      Block unroutable channels                          : true
[11/26 01:03:10    126s] (I)      Block unroutable channels 3D                       : true
[11/26 01:03:10    126s] (I)      Bound layer relaxed segment wl                     : true
[11/26 01:03:10    126s] (I)      Blocked pin reach length threshold                 : 2
[11/26 01:03:10    126s] (I)      Check blockage within NDR space in TA              : true
[11/26 01:03:10    126s] (I)      Skip must join for term with via pillar            : true
[11/26 01:03:10    126s] (I)      Model find APA for IO pin                          : true
[11/26 01:03:10    126s] (I)      On pin location for off pin term                   : true
[11/26 01:03:10    126s] (I)      Handle EOL spacing                                 : true
[11/26 01:03:10    126s] (I)      Merge PG vias by gap                               : true
[11/26 01:03:10    126s] (I)      Honor MSV route constraint                         : true
[11/26 01:03:10    126s] (I)      Maximum routing layer                              : 6
[11/26 01:03:10    126s] (I)      Route selected nets only                           : true
[11/26 01:03:10    126s] (I)      Refine MST                                         : true
[11/26 01:03:10    126s] (I)      Honor PRL                                          : true
[11/26 01:03:10    126s] (I)      Strong congestion aware                            : true
[11/26 01:03:10    126s] (I)      Improved initial location for IRoutes              : true
[11/26 01:03:10    126s] (I)      Multi panel TA                                     : true
[11/26 01:03:10    126s] (I)      Penalize wire overlap                              : true
[11/26 01:03:10    126s] (I)      Expand small instance blockage                     : true
[11/26 01:03:10    126s] (I)      Reduce via in TA                                   : true
[11/26 01:03:10    126s] (I)      SS-aware routing                                   : true
[11/26 01:03:10    126s] (I)      Improve tree edge sharing                          : true
[11/26 01:03:10    126s] (I)      Improve 2D via estimation                          : true
[11/26 01:03:10    126s] (I)      Refine Steiner tree                                : true
[11/26 01:03:10    126s] (I)      Build spine tree                                   : true
[11/26 01:03:10    126s] (I)      Model pass through capacity                        : true
[11/26 01:03:10    126s] (I)      Extend blockages by a half GCell                   : true
[11/26 01:03:10    126s] (I)      Consider pin shapes                                : true
[11/26 01:03:10    126s] (I)      Consider pin shapes for all nodes                  : true
[11/26 01:03:10    126s] (I)      Consider NR APA                                    : true
[11/26 01:03:10    126s] (I)      Consider IO pin shape                              : true
[11/26 01:03:10    126s] (I)      Fix pin connection bug                             : true
[11/26 01:03:10    126s] (I)      Consider layer RC for local wires                  : true
[11/26 01:03:10    126s] (I)      Route to clock mesh pin                            : true
[11/26 01:03:10    126s] (I)      LA-aware pin escape length                         : 2
[11/26 01:03:10    126s] (I)      Connect multiple ports                             : true
[11/26 01:03:10    126s] (I)      Split for must join                                : true
[11/26 01:03:10    126s] (I)      Number of threads                                  : 12
[11/26 01:03:10    126s] (I)      Routing effort level                               : 10000
[11/26 01:03:10    126s] (I)      Prefer layer length threshold                      : 8
[11/26 01:03:10    126s] (I)      Overflow penalty cost                              : 10
[11/26 01:03:10    126s] (I)      A-star cost                                        : 0.300000
[11/26 01:03:10    126s] (I)      Misalignment cost                                  : 10.000000
[11/26 01:03:10    126s] (I)      Threshold for short IRoute                         : 6
[11/26 01:03:10    126s] (I)      Via cost during post routing                       : 1.000000
[11/26 01:03:10    126s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/26 01:03:10    126s] (I)      Source-to-sink ratio                               : 0.300000
[11/26 01:03:10    126s] (I)      Scenic ratio bound                                 : 3.000000
[11/26 01:03:10    126s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/26 01:03:10    126s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/26 01:03:10    126s] (I)      PG-aware similar topology routing                  : true
[11/26 01:03:10    126s] (I)      Maze routing via cost fix                          : true
[11/26 01:03:10    126s] (I)      Apply PRL on PG terms                              : true
[11/26 01:03:10    126s] (I)      Apply PRL on obs objects                           : true
[11/26 01:03:10    126s] (I)      Handle range-type spacing rules                    : true
[11/26 01:03:10    126s] (I)      PG gap threshold multiplier                        : 10.000000
[11/26 01:03:10    126s] (I)      Parallel spacing query fix                         : true
[11/26 01:03:10    126s] (I)      Force source to root IR                            : true
[11/26 01:03:10    126s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/26 01:03:10    126s] (I)      Do not relax to DPT layer                          : true
[11/26 01:03:10    126s] (I)      No DPT in post routing                             : true
[11/26 01:03:10    126s] (I)      Modeling PG via merging fix                        : true
[11/26 01:03:10    126s] (I)      Shield aware TA                                    : true
[11/26 01:03:10    126s] (I)      Strong shield aware TA                             : true
[11/26 01:03:10    126s] (I)      Overflow calculation fix in LA                     : true
[11/26 01:03:10    126s] (I)      Post routing fix                                   : true
[11/26 01:03:10    126s] (I)      Strong post routing                                : true
[11/26 01:03:10    126s] (I)      Access via pillar from top                         : true
[11/26 01:03:10    126s] (I)      NDR via pillar fix                                 : true
[11/26 01:03:10    126s] (I)      Violation on path threshold                        : 1
[11/26 01:03:10    126s] (I)      Pass through capacity modeling                     : true
[11/26 01:03:10    126s] (I)      Select the non-relaxed segments in post routing stage : true
[11/26 01:03:10    126s] (I)      Select term pin box for io pin                     : true
[11/26 01:03:10    126s] (I)      Penalize NDR sharing                               : true
[11/26 01:03:10    126s] (I)      Enable special modeling                            : false
[11/26 01:03:10    126s] (I)      Keep fixed segments                                : true
[11/26 01:03:10    126s] (I)      Reorder net groups by key                          : true
[11/26 01:03:10    126s] (I)      Increase net scenic ratio                          : true
[11/26 01:03:10    126s] (I)      Method to set GCell size                           : row
[11/26 01:03:10    126s] (I)      Connect multiple ports and must join fix           : true
[11/26 01:03:10    126s] (I)      Avoid high resistance layers                       : true
[11/26 01:03:10    126s] (I)      Model find APA for IO pin fix                      : true
[11/26 01:03:10    126s] (I)      Avoid connecting non-metal layers                  : true
[11/26 01:03:10    126s] (I)      Use track pitch for NDR                            : true
[11/26 01:03:10    126s] (I)      Enable layer relax to lower layer                  : true
[11/26 01:03:10    126s] (I)      Enable layer relax to upper layer                  : true
[11/26 01:03:10    126s] (I)      Top layer relaxation fix                           : true
[11/26 01:03:10    126s] (I)      Handle non-default track width                     : false
[11/26 01:03:10    126s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:03:10    126s] (I)      Use row-based GCell size
[11/26 01:03:10    126s] (I)      Use row-based GCell align
[11/26 01:03:10    126s] (I)      layer 0 area = 202000
[11/26 01:03:10    126s] (I)      layer 1 area = 202000
[11/26 01:03:10    126s] (I)      layer 2 area = 202000
[11/26 01:03:10    126s] (I)      layer 3 area = 202000
[11/26 01:03:10    126s] (I)      layer 4 area = 562000
[11/26 01:03:10    126s] (I)      layer 5 area = 10000000
[11/26 01:03:10    126s] (I)      GCell unit size   : 4480
[11/26 01:03:10    126s] (I)      GCell multiplier  : 1
[11/26 01:03:10    126s] (I)      GCell row height  : 4480
[11/26 01:03:10    126s] (I)      Actual row height : 4480
[11/26 01:03:10    126s] (I)      GCell align ref   : 15120 15120
[11/26 01:03:10    126s] [NR-eGR] Track table information for default rule: 
[11/26 01:03:10    126s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:03:10    126s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:03:10    126s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:03:10    126s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:03:10    126s] [NR-eGR] METTP has single uniform track structure
[11/26 01:03:10    126s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:03:10    126s] (I)      ================= Default via ==================
[11/26 01:03:10    126s] (I)      +---+--------------------+---------------------+
[11/26 01:03:10    126s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:03:10    126s] (I)      +---+--------------------+---------------------+
[11/26 01:03:10    126s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:03:10    126s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:03:10    126s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:03:10    126s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:03:10    126s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:03:10    126s] (I)      +---+--------------------+---------------------+
[11/26 01:03:10    126s] [NR-eGR] Read 14 PG shapes
[11/26 01:03:10    126s] [NR-eGR] Read 0 clock shapes
[11/26 01:03:10    126s] [NR-eGR] Read 0 other shapes
[11/26 01:03:10    126s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:03:10    126s] [NR-eGR] #Instance Blockages : 0
[11/26 01:03:10    126s] [NR-eGR] #PG Blockages       : 14
[11/26 01:03:10    126s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:03:10    126s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:03:10    126s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:03:10    126s] [NR-eGR] #Other Blockages    : 0
[11/26 01:03:10    126s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:03:10    126s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:03:10    126s] [NR-eGR] Read 1923 nets ( ignored 1915 )
[11/26 01:03:10    126s] [NR-eGR] Connected 0 must-join pins/ports
[11/26 01:03:10    126s] (I)      Read net coloring for 3 partition with 1 color combinations for 8 nets
[11/26 01:03:10    126s] (I)      early_global_route_priority property id does not exist.
[11/26 01:03:10    126s] (I)      Read Num Blocks=1519  Num Prerouted Wires=0  Num CS=0
[11/26 01:03:10    126s] (I)      Layer 1 (V) : #blockages 295 : #preroutes 0
[11/26 01:03:10    126s] (I)      Layer 2 (H) : #blockages 295 : #preroutes 0
[11/26 01:03:10    126s] (I)      Layer 3 (V) : #blockages 295 : #preroutes 0
[11/26 01:03:10    126s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:03:10    126s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[11/26 01:03:10    126s] (I)      Moved 1 terms for better access 
[11/26 01:03:10    126s] (I)      Number of ignored nets                =      0
[11/26 01:03:10    126s] (I)      Number of connected nets              =      0
[11/26 01:03:10    126s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:03:10    126s] (I)      Number of clock nets                  =      8.  Ignored: No
[11/26 01:03:10    126s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:03:10    126s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:03:10    126s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:03:10    126s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:03:10    126s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:03:10    126s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:03:10    126s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:03:10    126s] [NR-eGR] There are 8 clock nets ( 1 with NDR ).
[11/26 01:03:10    126s] (I)      Ndr track 0 does not exist
[11/26 01:03:10    126s] (I)      Ndr track 0 does not exist
[11/26 01:03:10    126s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:03:10    126s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:03:10    126s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:03:10    126s] (I)      Site width          :   560  (dbu)
[11/26 01:03:10    126s] (I)      Row height          :  4480  (dbu)
[11/26 01:03:10    126s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:03:10    126s] (I)      GCell width         :  4480  (dbu)
[11/26 01:03:10    126s] (I)      GCell height        :  4480  (dbu)
[11/26 01:03:10    126s] (I)      Grid                :    72    65     6
[11/26 01:03:10    126s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:03:10    126s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:03:10    126s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:03:10    126s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:03:10    126s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:03:10    126s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:03:10    126s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:03:10    126s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:03:10    126s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:03:10    126s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:03:10    126s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:03:10    126s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:03:10    126s] (I)      --------------------------------------------------------
[11/26 01:03:10    126s] 
[11/26 01:03:10    126s] [NR-eGR] ============ Routing rule table ============
[11/26 01:03:10    126s] [NR-eGR] Rule id: 0  Nets: 7
[11/26 01:03:10    126s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:03:10    126s] (I)                    Layer    2    3    4     5     6 
[11/26 01:03:10    126s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:03:10    126s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:03:10    126s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:03:10    126s] [NR-eGR] Rule id: 1  Rule name: NDR_1  Nets: 1
[11/26 01:03:10    126s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[11/26 01:03:10    126s] (I)                    Layer     2     3     4     5      6 
[11/26 01:03:10    126s] (I)                    Pitch  1680  1680  1680  1120  16800 
[11/26 01:03:10    126s] (I)             #Used tracks     3     3     3     1      3 
[11/26 01:03:10    126s] (I)       #Fully used tracks     3     3     3     1      3 
[11/26 01:03:10    126s] [NR-eGR] ========================================
[11/26 01:03:10    126s] [NR-eGR] 
[11/26 01:03:10    126s] (I)      =============== Blocked Tracks ===============
[11/26 01:03:10    126s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:10    126s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:03:10    126s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:10    126s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:03:10    126s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:03:10    126s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:03:10    126s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:03:10    126s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:03:10    126s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:03:10    126s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:10    126s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 5339.23 MB )
[11/26 01:03:10    126s] (I)      Reset routing kernel
[11/26 01:03:10    126s] (I)      Started Global Routing ( Curr Mem: 5339.23 MB )
[11/26 01:03:10    126s] (I)      totalPins=674  totalGlobalPin=674 (100.00%)
[11/26 01:03:10    126s] (I)      total 2D Cap : 71708 = (36406 H, 35302 V)
[11/26 01:03:10    126s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1a Route ============
[11/26 01:03:10    126s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1b Route ============
[11/26 01:03:10    126s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:10    126s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.852800e+02um
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1c Route ============
[11/26 01:03:10    126s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:10    126s] (I)      Usage: 87 = (24 H, 63 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.822e+02um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1d Route ============
[11/26 01:03:10    126s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1e Route ============
[11/26 01:03:10    126s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:10    126s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.852800e+02um
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1f Route ============
[11/26 01:03:10    126s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1g Route ============
[11/26 01:03:10    126s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:10    126s] (I)      #Nets         : 1
[11/26 01:03:10    126s] (I)      #Relaxed nets : 0
[11/26 01:03:10    126s] (I)      Wire length   : 86
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1h Route ============
[11/26 01:03:10    126s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:10    126s] (I)      total 2D Cap : 71708 = (36406 H, 35302 V)
[11/26 01:03:10    126s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 4]
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1a Route ============
[11/26 01:03:10    126s] (I)      Usage: 1369 = (512 H, 857 V) = (1.41% H, 2.43% V) = (2.294e+03um H, 3.839e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1b Route ============
[11/26 01:03:10    126s] (I)      Usage: 1369 = (512 H, 857 V) = (1.41% H, 2.43% V) = (2.294e+03um H, 3.839e+03um V)
[11/26 01:03:10    126s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.133120e+03um
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1c Route ============
[11/26 01:03:10    126s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:10    126s] (I)      Usage: 1369 = (512 H, 857 V) = (1.41% H, 2.43% V) = (2.294e+03um H, 3.839e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1d Route ============
[11/26 01:03:10    126s] (I)      Usage: 1369 = (512 H, 857 V) = (1.41% H, 2.43% V) = (2.294e+03um H, 3.839e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1e Route ============
[11/26 01:03:10    126s] (I)      Usage: 1369 = (512 H, 857 V) = (1.41% H, 2.43% V) = (2.294e+03um H, 3.839e+03um V)
[11/26 01:03:10    126s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.133120e+03um
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1f Route ============
[11/26 01:03:10    126s] (I)      Usage: 1369 = (512 H, 857 V) = (1.41% H, 2.43% V) = (2.294e+03um H, 3.839e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1g Route ============
[11/26 01:03:10    126s] (I)      Usage: 1367 = (512 H, 855 V) = (1.41% H, 2.42% V) = (2.294e+03um H, 3.830e+03um V)
[11/26 01:03:10    126s] (I)      #Nets         : 7
[11/26 01:03:10    126s] (I)      #Relaxed nets : 1
[11/26 01:03:10    126s] (I)      Wire length   : 1087
[11/26 01:03:10    126s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1h Route ============
[11/26 01:03:10    126s] (I)      Usage: 1365 = (510 H, 855 V) = (1.40% H, 2.42% V) = (2.285e+03um H, 3.830e+03um V)
[11/26 01:03:10    126s] (I)      total 2D Cap : 90630 = (52580 H, 38050 V)
[11/26 01:03:10    126s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 6]
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1a Route ============
[11/26 01:03:10    126s] (I)      Usage: 1561 = (586 H, 975 V) = (1.11% H, 2.56% V) = (2.625e+03um H, 4.368e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1b Route ============
[11/26 01:03:10    126s] (I)      Usage: 1561 = (586 H, 975 V) = (1.11% H, 2.56% V) = (2.625e+03um H, 4.368e+03um V)
[11/26 01:03:10    126s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.993280e+03um
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1c Route ============
[11/26 01:03:10    126s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:10    126s] (I)      Usage: 1561 = (586 H, 975 V) = (1.11% H, 2.56% V) = (2.625e+03um H, 4.368e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1d Route ============
[11/26 01:03:10    126s] (I)      Usage: 1561 = (586 H, 975 V) = (1.11% H, 2.56% V) = (2.625e+03um H, 4.368e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1e Route ============
[11/26 01:03:10    126s] (I)      Usage: 1561 = (586 H, 975 V) = (1.11% H, 2.56% V) = (2.625e+03um H, 4.368e+03um V)
[11/26 01:03:10    126s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.993280e+03um
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1f Route ============
[11/26 01:03:10    126s] (I)      Usage: 1561 = (586 H, 975 V) = (1.11% H, 2.56% V) = (2.625e+03um H, 4.368e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1g Route ============
[11/26 01:03:10    126s] (I)      Usage: 1559 = (585 H, 974 V) = (1.11% H, 2.56% V) = (2.621e+03um H, 4.364e+03um V)
[11/26 01:03:10    126s] (I)      #Nets         : 1
[11/26 01:03:10    126s] (I)      #Relaxed nets : 1
[11/26 01:03:10    126s] (I)      Wire length   : 0
[11/26 01:03:10    126s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1h Route ============
[11/26 01:03:10    126s] (I)      Usage: 1559 = (585 H, 974 V) = (1.11% H, 2.56% V) = (2.621e+03um H, 4.364e+03um V)
[11/26 01:03:10    126s] (I)      total 2D Cap : 126404 = (52580 H, 73824 V)
[11/26 01:03:10    126s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 6]
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1a Route ============
[11/26 01:03:10    126s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1b Route ============
[11/26 01:03:10    126s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:10    126s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.740480e+03um
[11/26 01:03:10    126s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 01:03:10    126s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1c Route ============
[11/26 01:03:10    126s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:10    126s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1d Route ============
[11/26 01:03:10    126s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1e Route ============
[11/26 01:03:10    126s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:10    126s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.740480e+03um
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1f Route ============
[11/26 01:03:10    126s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1g Route ============
[11/26 01:03:10    126s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] (I)      ============  Phase 1h Route ============
[11/26 01:03:10    126s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:10    126s] (I)      
[11/26 01:03:10    126s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:03:10    126s] [NR-eGR]                        OverCon            
[11/26 01:03:10    126s] [NR-eGR]                         #Gcell     %Gcell
[11/26 01:03:10    126s] [NR-eGR]        Layer             (1-0)    OverCon
[11/26 01:03:10    126s] [NR-eGR] ----------------------------------------------
[11/26 01:03:10    126s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:10    126s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:10    126s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:10    126s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:10    126s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:10    126s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:10    126s] [NR-eGR] ----------------------------------------------
[11/26 01:03:10    126s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/26 01:03:10    126s] [NR-eGR] 
[11/26 01:03:10    126s] (I)      Finished Global Routing ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 5347.23 MB )
[11/26 01:03:10    126s] (I)      total 2D Cap : 127129 = (52879 H, 74250 V)
[11/26 01:03:10    126s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 01:03:10    126s] (I)      ============= Track Assignment ============
[11/26 01:03:10    126s] (I)      Started Track Assignment (12T) ( Curr Mem: 5347.23 MB )
[11/26 01:03:10    126s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/26 01:03:10    126s] (I)      Run Multi-thread track assignment
[11/26 01:03:10    126s] (I)      Finished Track Assignment (12T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5347.23 MB )
[11/26 01:03:10    126s] (I)      Started Export ( Curr Mem: 5347.23 MB )
[11/26 01:03:10    126s] [NR-eGR]                 Length (um)   Vias 
[11/26 01:03:10    126s] [NR-eGR] -----------------------------------
[11/26 01:03:10    126s] [NR-eGR]  MET1    (1H)             0   7586 
[11/26 01:03:10    126s] [NR-eGR]  MET2    (2V)         37366  11411 
[11/26 01:03:10    126s] [NR-eGR]  MET3    (3H)         44446   1251 
[11/26 01:03:10    126s] [NR-eGR]  MET4    (4V)         13420     64 
[11/26 01:03:10    126s] [NR-eGR]  METTP   (5H)           557      6 
[11/26 01:03:10    126s] [NR-eGR]  METTPL  (6V)             4      0 
[11/26 01:03:10    126s] [NR-eGR] -----------------------------------
[11/26 01:03:10    126s] [NR-eGR]          Total        95794  20318 
[11/26 01:03:10    126s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:10    126s] [NR-eGR] Total half perimeter of net bounding box: 72633um
[11/26 01:03:10    126s] [NR-eGR] Total length: 95794um, number of vias: 20318
[11/26 01:03:10    126s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:10    126s] [NR-eGR] Total eGR-routed clock nets wire length: 6453um, number of vias: 1836
[11/26 01:03:10    126s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:10    126s] [NR-eGR] Report for selected net(s) only.
[11/26 01:03:10    126s] [NR-eGR]                 Length (um)  Vias 
[11/26 01:03:10    126s] [NR-eGR] ----------------------------------
[11/26 01:03:10    126s] [NR-eGR]  MET1    (1H)             0   673 
[11/26 01:03:10    126s] [NR-eGR]  MET2    (2V)          1663   770 
[11/26 01:03:10    126s] [NR-eGR]  MET3    (3H)          2544   391 
[11/26 01:03:10    126s] [NR-eGR]  MET4    (4V)          2245     2 
[11/26 01:03:10    126s] [NR-eGR]  METTP   (5H)             1     0 
[11/26 01:03:10    126s] [NR-eGR]  METTPL  (6V)             0     0 
[11/26 01:03:10    126s] [NR-eGR] ----------------------------------
[11/26 01:03:10    126s] [NR-eGR]          Total         6453  1836 
[11/26 01:03:10    126s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:10    126s] [NR-eGR] Total half perimeter of net bounding box: 1784um
[11/26 01:03:10    126s] [NR-eGR] Total length: 6453um, number of vias: 1836
[11/26 01:03:10    126s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:10    126s] [NR-eGR] Total routed clock nets wire length: 6453um, number of vias: 1836
[11/26 01:03:10    126s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:10    126s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5339.23 MB )
[11/26 01:03:10    126s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 5323.23 MB )
[11/26 01:03:10    126s] (I)      ==================================== Runtime Summary =====================================
[11/26 01:03:10    126s] (I)       Step                                         %      Start     Finish      Real       CPU 
[11/26 01:03:10    126s] (I)      ------------------------------------------------------------------------------------------
[11/26 01:03:10    126s] (I)       Early Global Route kernel              100.00%  63.09 sec  63.28 sec  0.19 sec  0.19 sec 
[11/26 01:03:10    126s] (I)       +-Import and model                      13.02%  63.09 sec  63.11 sec  0.03 sec  0.02 sec 
[11/26 01:03:10    126s] (I)       | +-Create place DB                      3.51%  63.09 sec  63.10 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | +-Import place data                  3.47%  63.09 sec  63.10 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | | +-Read instances and placement     1.18%  63.09 sec  63.09 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Read nets                        2.19%  63.09 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | +-Create route DB                      7.66%  63.10 sec  63.11 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | +-Import route data (12T)            6.89%  63.10 sec  63.11 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | | +-Read blockages ( Layer 2-6 )     1.01%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Read routing blockages         0.00%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Read instance blockages        0.27%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Read PG blockages              0.35%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Read clock blockages           0.02%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Read other blockages           0.02%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Read halo blockages            0.01%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Read boundary cut boxes        0.00%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Read blackboxes                  0.01%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Read prerouted                   0.53%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Read unlegalized nets            0.08%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Read nets                        0.06%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Reading MSV/Partition Data       0.08%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Read Net Coloring              0.03%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Set up via pillars               0.00%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Initialize 3D grid graph         0.08%  63.10 sec  63.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Model blockage capacity          1.07%  63.10 sec  63.11 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Initialize 3D capacity         0.94%  63.10 sec  63.11 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Move terms for access (12T)      2.54%  63.11 sec  63.11 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | +-Read aux data                        0.00%  63.11 sec  63.11 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | +-Others data preparation              0.04%  63.11 sec  63.11 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | +-Create route kernel                  1.42%  63.11 sec  63.11 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       +-Global Routing                        68.33%  63.12 sec  63.25 sec  0.13 sec  0.12 sec 
[11/26 01:03:10    126s] (I)       | +-Initialization                       0.04%  63.12 sec  63.12 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | +-Net group 1                         17.74%  63.12 sec  63.15 sec  0.03 sec  0.03 sec 
[11/26 01:03:10    126s] (I)       | | +-Generate topology (12T)            0.11%  63.12 sec  63.12 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1a                           2.85%  63.12 sec  63.12 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | | +-Pattern routing (12T)            2.76%  63.12 sec  63.12 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1b                           3.70%  63.12 sec  63.13 sec  0.01 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Monotonic routing (12T)          3.59%  63.12 sec  63.13 sec  0.01 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1c                           0.25%  63.13 sec  63.13 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Two level Routing                0.21%  63.13 sec  63.13 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Two Level Routing (Regular)    0.05%  63.13 sec  63.13 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Two Level Routing (Strong)     0.05%  63.13 sec  63.13 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1d                           5.54%  63.13 sec  63.14 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | | +-Detoured routing (12T)           5.44%  63.13 sec  63.14 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1e                           0.09%  63.14 sec  63.14 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Route legalization               0.00%  63.14 sec  63.14 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1f                           0.01%  63.14 sec  63.14 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1g                           0.16%  63.14 sec  63.14 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Post Routing                     0.11%  63.14 sec  63.14 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1h                           0.13%  63.14 sec  63.14 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Post Routing                     0.08%  63.14 sec  63.14 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Layer assignment (12T)             4.13%  63.14 sec  63.15 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | +-Net group 2                         21.32%  63.15 sec  63.19 sec  0.04 sec  0.04 sec 
[11/26 01:03:10    126s] (I)       | | +-Generate topology (12T)            1.01%  63.15 sec  63.15 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1a                           3.12%  63.15 sec  63.16 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | | +-Pattern routing (12T)            2.91%  63.15 sec  63.16 sec  0.01 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1b                           2.59%  63.16 sec  63.16 sec  0.01 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Monotonic routing (12T)          2.38%  63.16 sec  63.16 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1c                           0.24%  63.16 sec  63.16 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Two level Routing                0.18%  63.16 sec  63.16 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Two Level Routing (Regular)    0.04%  63.16 sec  63.16 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Two Level Routing (Strong)     0.03%  63.16 sec  63.16 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1d                           6.56%  63.16 sec  63.18 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | | +-Detoured routing (12T)           6.48%  63.16 sec  63.18 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1e                           0.09%  63.18 sec  63.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Route legalization               0.00%  63.18 sec  63.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1f                           0.01%  63.18 sec  63.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1g                           0.62%  63.18 sec  63.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Post Routing                     0.56%  63.18 sec  63.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1h                           0.58%  63.18 sec  63.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Post Routing                     0.53%  63.18 sec  63.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Layer assignment (12T)             5.54%  63.18 sec  63.19 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | +-Net group 3                         12.86%  63.19 sec  63.22 sec  0.02 sec  0.02 sec 
[11/26 01:03:10    126s] (I)       | | +-Generate topology (12T)            0.25%  63.19 sec  63.19 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1a                           2.35%  63.19 sec  63.20 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Pattern routing (12T)            2.26%  63.19 sec  63.20 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1b                           2.54%  63.20 sec  63.20 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Monotonic routing (12T)          2.43%  63.20 sec  63.20 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1c                           0.20%  63.20 sec  63.20 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Two level Routing                0.16%  63.20 sec  63.20 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Two Level Routing (Regular)    0.02%  63.20 sec  63.20 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Two Level Routing (Strong)     0.03%  63.20 sec  63.20 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1d                           6.36%  63.20 sec  63.21 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | | +-Detoured routing (12T)           6.27%  63.20 sec  63.21 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1e                           0.09%  63.22 sec  63.22 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Route legalization               0.00%  63.22 sec  63.22 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1f                           0.01%  63.22 sec  63.22 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1g                           0.18%  63.22 sec  63.22 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Post Routing                     0.13%  63.22 sec  63.22 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1h                           0.06%  63.22 sec  63.22 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Post Routing                     0.02%  63.22 sec  63.22 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | +-Net group 4                         15.64%  63.22 sec  63.25 sec  0.03 sec  0.03 sec 
[11/26 01:03:10    126s] (I)       | | +-Generate topology (12T)            0.08%  63.22 sec  63.22 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1a                           3.23%  63.22 sec  63.22 sec  0.01 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Pattern routing (12T)            3.09%  63.22 sec  63.22 sec  0.01 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Add via demand to 2D             0.02%  63.22 sec  63.22 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1b                           2.37%  63.22 sec  63.23 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Monotonic routing (12T)          2.24%  63.22 sec  63.23 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1c                           0.20%  63.23 sec  63.23 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Two level Routing                0.15%  63.23 sec  63.23 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Two Level Routing (Regular)    0.02%  63.23 sec  63.23 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | | +-Two Level Routing (Strong)     0.03%  63.23 sec  63.23 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1d                           4.49%  63.23 sec  63.24 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | | +-Detoured routing (12T)           4.42%  63.23 sec  63.24 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1e                           0.09%  63.24 sec  63.24 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Route legalization               0.00%  63.24 sec  63.24 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1f                           0.01%  63.24 sec  63.24 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1g                           0.07%  63.24 sec  63.24 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Post Routing                     0.02%  63.24 sec  63.24 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Phase 1h                           0.06%  63.24 sec  63.24 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | | +-Post Routing                     0.02%  63.24 sec  63.24 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Layer assignment (12T)             4.02%  63.24 sec  63.25 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       +-Export 3D cong map                     0.50%  63.25 sec  63.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | +-Export 2D cong map                   0.09%  63.25 sec  63.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       +-Extract Global 3D Wires                0.02%  63.25 sec  63.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       +-Track Assignment (12T)                 4.15%  63.25 sec  63.26 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | +-Initialization                       0.01%  63.25 sec  63.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | +-Track Assignment Kernel              3.99%  63.25 sec  63.26 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | +-Free Memory                          0.00%  63.26 sec  63.26 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       +-Export                                10.96%  63.26 sec  63.28 sec  0.02 sec  0.02 sec 
[11/26 01:03:10    126s] (I)       | +-Export DB wires                      4.63%  63.26 sec  63.27 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | | +-Export all nets (12T)              2.21%  63.26 sec  63.26 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | | +-Set wire vias (12T)                2.28%  63.26 sec  63.27 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       | +-Report wirelength                    4.42%  63.27 sec  63.27 sec  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | +-Update net boxes                     1.66%  63.27 sec  63.28 sec  0.00 sec  0.01 sec 
[11/26 01:03:10    126s] (I)       | +-Update timing                        0.00%  63.28 sec  63.28 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)       +-Postprocess design                     0.41%  63.28 sec  63.28 sec  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)      ==================== Summary by functions =====================
[11/26 01:03:10    126s] (I)       Lv  Step                                %      Real       CPU 
[11/26 01:03:10    126s] (I)      ---------------------------------------------------------------
[11/26 01:03:10    126s] (I)        0  Early Global Route kernel     100.00%  0.19 sec  0.19 sec 
[11/26 01:03:10    126s] (I)        1  Global Routing                 68.33%  0.13 sec  0.12 sec 
[11/26 01:03:10    126s] (I)        1  Import and model               13.02%  0.03 sec  0.02 sec 
[11/26 01:03:10    126s] (I)        1  Export                         10.96%  0.02 sec  0.02 sec 
[11/26 01:03:10    126s] (I)        1  Track Assignment (12T)          4.15%  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)        1  Export 3D cong map              0.50%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        1  Postprocess design              0.41%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        1  Extract Global 3D Wires         0.02%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        2  Net group 2                    21.32%  0.04 sec  0.04 sec 
[11/26 01:03:10    126s] (I)        2  Net group 1                    17.74%  0.03 sec  0.03 sec 
[11/26 01:03:10    126s] (I)        2  Net group 4                    15.64%  0.03 sec  0.03 sec 
[11/26 01:03:10    126s] (I)        2  Net group 3                    12.86%  0.02 sec  0.02 sec 
[11/26 01:03:10    126s] (I)        2  Create route DB                 7.66%  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)        2  Export DB wires                 4.63%  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)        2  Report wirelength               4.42%  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)        2  Track Assignment Kernel         3.99%  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)        2  Create place DB                 3.51%  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)        2  Update net boxes                1.66%  0.00 sec  0.01 sec 
[11/26 01:03:10    126s] (I)        2  Create route kernel             1.42%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        2  Export 2D cong map              0.09%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        2  Initialization                  0.06%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        2  Others data preparation         0.04%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        3  Phase 1d                       22.94%  0.04 sec  0.04 sec 
[11/26 01:03:10    126s] (I)        3  Layer assignment (12T)         13.68%  0.03 sec  0.02 sec 
[11/26 01:03:10    126s] (I)        3  Phase 1a                       11.55%  0.02 sec  0.02 sec 
[11/26 01:03:10    126s] (I)        3  Phase 1b                       11.20%  0.02 sec  0.02 sec 
[11/26 01:03:10    126s] (I)        3  Import route data (12T)         6.89%  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)        3  Import place data               3.47%  0.01 sec  0.01 sec 
[11/26 01:03:10    126s] (I)        3  Set wire vias (12T)             2.28%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        3  Export all nets (12T)           2.21%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        3  Generate topology (12T)         1.45%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        3  Phase 1g                        1.02%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        3  Phase 1c                        0.89%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        3  Phase 1h                        0.84%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        3  Phase 1e                        0.36%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        3  Phase 1f                        0.05%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Detoured routing (12T)         22.61%  0.04 sec  0.04 sec 
[11/26 01:03:10    126s] (I)        4  Pattern routing (12T)          11.02%  0.02 sec  0.02 sec 
[11/26 01:03:10    126s] (I)        4  Monotonic routing (12T)        10.64%  0.02 sec  0.02 sec 
[11/26 01:03:10    126s] (I)        4  Move terms for access (12T)     2.54%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Read nets                       2.25%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Post Routing                    1.47%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Read instances and placement    1.18%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Model blockage capacity         1.07%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Read blockages ( Layer 2-6 )    1.01%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Two level Routing               0.70%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Read prerouted                  0.53%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Read unlegalized nets           0.08%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Reading MSV/Partition Data      0.08%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Initialize 3D grid graph        0.08%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Add via demand to 2D            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        5  Initialize 3D capacity          0.94%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        5  Read PG blockages               0.35%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        5  Read instance blockages         0.27%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        5  Two Level Routing (Strong)      0.14%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        5  Two Level Routing (Regular)     0.13%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        5  Read Net Coloring               0.03%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[11/26 01:03:10    126s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/26 01:03:10    126s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/26 01:03:10    126s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 01:03:10    126s]       Routing using eGR only done.
[11/26 01:03:10    126s] Net route status summary:
[11/26 01:03:10    126s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:10    126s]   Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:10    126s] 
[11/26 01:03:10    126s] CCOPT: Done with clock implementation routing.
[11/26 01:03:10    126s] 
[11/26 01:03:10    126s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/26 01:03:10    126s]     Clock implementation routing done.
[11/26 01:03:10    126s]     Leaving CCOpt scope - extractRC...
[11/26 01:03:10    126s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/26 01:03:10    126s] Extraction called for design 'I2CAndMemory' of instances=1863 and nets=2322 using extraction engine 'preRoute' .
[11/26 01:03:10    126s] PreRoute RC Extraction called for design I2CAndMemory.
[11/26 01:03:10    126s] RC Extraction called in multi-corner(3) mode.
[11/26 01:03:10    126s] RCMode: PreRoute
[11/26 01:03:10    126s]       RC Corner Indexes            0       1       2   
[11/26 01:03:10    126s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:03:10    126s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:10    126s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:10    126s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:10    126s] Shrink Factor                : 1.00000
[11/26 01:03:10    126s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 01:03:10    126s] Using capacitance table file ...
[11/26 01:03:10    126s] 
[11/26 01:03:10    126s] Trim Metal Layers:
[11/26 01:03:10    126s] LayerId::1 widthSet size::5
[11/26 01:03:10    126s] LayerId::2 widthSet size::5
[11/26 01:03:10    126s] LayerId::3 widthSet size::5
[11/26 01:03:10    126s] LayerId::4 widthSet size::5
[11/26 01:03:10    126s] LayerId::5 widthSet size::5
[11/26 01:03:10    126s] LayerId::6 widthSet size::3
[11/26 01:03:10    126s] Updating RC grid for preRoute extraction ...
[11/26 01:03:10    126s] eee: pegSigSF::1.070000
[11/26 01:03:10    126s] Initializing multi-corner capacitance tables ... 
[11/26 01:03:10    126s] Initializing multi-corner resistance tables ...
[11/26 01:03:10    126s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:03:10    126s] eee: l::2 avDens::0.221710 usedTrk::869.101962 availTrk::3920.000000 sigTrk::869.101962
[11/26 01:03:10    126s] eee: l::3 avDens::0.240474 usedTrk::1058.083953 availTrk::4400.000000 sigTrk::1058.083953
[11/26 01:03:10    126s] eee: l::4 avDens::0.075426 usedTrk::319.804420 availTrk::4240.000000 sigTrk::319.804420
[11/26 01:03:10    126s] eee: l::5 avDens::0.035025 usedTrk::54.639709 availTrk::1560.000000 sigTrk::54.639709
[11/26 01:03:10    126s] eee: l::6 avDens::0.269225 usedTrk::94.767277 availTrk::352.000000 sigTrk::94.767277
[11/26 01:03:10    126s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:10    126s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.347853 uaWl=1.000000 uaWlH=0.131360 aWlH=0.000000 lMod=0 pMax=0.828800 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:03:10    126s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5323.227M)
[11/26 01:03:10    126s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/26 01:03:10    126s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:10    126s]     Leaving CCOpt scope - Initializing placement interface...
[11/26 01:03:10    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:5323.2M, EPOCH TIME: 1764111790.734485
[11/26 01:03:10    126s] Processing tracks to init pin-track alignment.
[11/26 01:03:10    126s] z: 2, totalTracks: 1
[11/26 01:03:10    126s] z: 4, totalTracks: 1
[11/26 01:03:10    126s] z: 6, totalTracks: 1
[11/26 01:03:10    126s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:10    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5323.2M, EPOCH TIME: 1764111790.744760
[11/26 01:03:10    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    126s] 
[11/26 01:03:10    126s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:10    126s] OPERPROF:     Starting CMU at level 3, MEM:5483.2M, EPOCH TIME: 1764111790.815401
[11/26 01:03:10    126s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.007, MEM:5515.2M, EPOCH TIME: 1764111790.822398
[11/26 01:03:10    126s] 
[11/26 01:03:10    126s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:10    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.081, REAL:0.079, MEM:5323.2M, EPOCH TIME: 1764111790.823582
[11/26 01:03:10    126s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5323.2M, EPOCH TIME: 1764111790.823661
[11/26 01:03:10    126s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:5323.2M, EPOCH TIME: 1764111790.829129
[11/26 01:03:10    126s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5323.2MB).
[11/26 01:03:10    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.095, MEM:5323.2M, EPOCH TIME: 1764111790.829625
[11/26 01:03:10    126s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:10    126s]     Legalizer reserving space for clock trees
[11/26 01:03:10    126s]     Calling post conditioning for eGRPC...
[11/26 01:03:10    126s]       eGRPC...
[11/26 01:03:10    126s]         eGRPC active optimizations:
[11/26 01:03:10    126s]          - Move Down
[11/26 01:03:10    126s]          - Downsizing before DRV sizing
[11/26 01:03:10    126s]          - DRV fixing with sizing
[11/26 01:03:10    126s]          - Move to fanout
[11/26 01:03:10    126s]          - Cloning
[11/26 01:03:10    126s]         
[11/26 01:03:10    126s]         Currently running CTS, using active skew data
[11/26 01:03:10    126s]         Reset bufferability constraints...
[11/26 01:03:10    126s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/26 01:03:10    126s]         Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:03:10    126s] End AAE Lib Interpolated Model. (MEM=5323.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:10    126s]         Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:03:10    126s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:03:10    126s]         Clock DAG stats eGRPC initial state:
[11/26 01:03:10    126s]           cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:10    126s]           sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:10    126s]           misc counts      : r=1, pp=0
[11/26 01:03:10    126s]           cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:10    126s]           cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:10    126s]           sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:10    126s]           wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.165pF, total=1.234pF
[11/26 01:03:10    126s]           wire lengths     : top=0.000um, trunk=388.335um, leaf=6064.600um, total=6452.935um
[11/26 01:03:10    126s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:10    126s]         Clock DAG net violations eGRPC initial state: none
[11/26 01:03:10    126s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/26 01:03:10    126s]           Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    126s]           Leaf  : target=0.600ns count=7 avg=0.494ns sd=0.011ns min=0.475ns max=0.504ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    126s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/26 01:03:10    126s]            Bufs: BUHDX12: 7 
[11/26 01:03:10    126s]         Clock DAG hash eGRPC initial state: 11644373942246920591 14905476479957899380
[11/26 01:03:10    126s]         CTS services accumulated run-time stats eGRPC initial state:
[11/26 01:03:10    126s]           delay calculator: calls=6476, total_wall_time=0.746s, mean_wall_time=0.115ms
[11/26 01:03:10    126s]           legalizer: calls=476, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:10    126s]           steiner router: calls=6374, total_wall_time=0.380s, mean_wall_time=0.060ms
[11/26 01:03:10    126s]         Primary reporting skew groups eGRPC initial state:
[11/26 01:03:10    126s]           skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479, avg=0.456, sd=0.010], skew [0.047 vs 0.400], 100% {0.432, 0.479} (wid=0.074 ws=0.064) (gid=0.430 gs=0.030)
[11/26 01:03:10    126s]               min path sink: mem_inst/registers_en_reg[24]/CN
[11/26 01:03:10    126s]               max path sink: mem_inst/DAC_out_reg[26][5]/C
[11/26 01:03:10    126s]         Skew group summary eGRPC initial state:
[11/26 01:03:10    126s]           skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479, avg=0.456, sd=0.010], skew [0.047 vs 0.400], 100% {0.432, 0.479} (wid=0.074 ws=0.064) (gid=0.430 gs=0.030)
[11/26 01:03:10    126s]           skew_group clk/wc_mode: insertion delay [min=0.432, max=0.479, avg=0.456, sd=0.010], skew [0.047 vs 0.400], 100% {0.432, 0.479} (wid=0.074 ws=0.064) (gid=0.430 gs=0.030)
[11/26 01:03:10    126s]         eGRPC Moving buffers...
[11/26 01:03:10    126s]           Clock DAG hash before 'eGRPC Moving buffers': 11644373942246920591 14905476479957899380
[11/26 01:03:10    126s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[11/26 01:03:10    126s]             delay calculator: calls=6476, total_wall_time=0.746s, mean_wall_time=0.115ms
[11/26 01:03:10    126s]             legalizer: calls=476, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:10    126s]             steiner router: calls=6374, total_wall_time=0.380s, mean_wall_time=0.060ms
[11/26 01:03:10    126s]           Violation analysis...
[11/26 01:03:10    126s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    126s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/26 01:03:10    126s]             cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:10    126s]             sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:10    126s]             misc counts      : r=1, pp=0
[11/26 01:03:10    126s]             cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:10    126s]             cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:10    126s]             sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:10    126s]             wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.165pF, total=1.234pF
[11/26 01:03:10    126s]             wire lengths     : top=0.000um, trunk=388.335um, leaf=6064.600um, total=6452.935um
[11/26 01:03:10    126s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:10    126s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[11/26 01:03:10    126s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/26 01:03:10    126s]             Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    126s]             Leaf  : target=0.600ns count=7 avg=0.494ns sd=0.011ns min=0.475ns max=0.504ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    126s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[11/26 01:03:10    126s]              Bufs: BUHDX12: 7 
[11/26 01:03:10    126s]           Clock DAG hash after 'eGRPC Moving buffers': 11644373942246920591 14905476479957899380
[11/26 01:03:10    126s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[11/26 01:03:10    126s]             delay calculator: calls=6476, total_wall_time=0.746s, mean_wall_time=0.115ms
[11/26 01:03:10    126s]             legalizer: calls=476, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:10    126s]             steiner router: calls=6374, total_wall_time=0.380s, mean_wall_time=0.060ms
[11/26 01:03:10    126s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/26 01:03:10    126s]             skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
[11/26 01:03:10    126s]                 min path sink: mem_inst/registers_en_reg[24]/CN
[11/26 01:03:10    126s]                 max path sink: mem_inst/DAC_out_reg[26][5]/C
[11/26 01:03:10    126s]           Skew group summary after 'eGRPC Moving buffers':
[11/26 01:03:10    126s]             skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
[11/26 01:03:10    126s]             skew_group clk/wc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
[11/26 01:03:10    126s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:10    126s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    126s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/26 01:03:10    126s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11644373942246920591 14905476479957899380
[11/26 01:03:10    126s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/26 01:03:10    126s]             delay calculator: calls=6476, total_wall_time=0.746s, mean_wall_time=0.115ms
[11/26 01:03:10    126s]             legalizer: calls=476, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:10    126s]             steiner router: calls=6374, total_wall_time=0.380s, mean_wall_time=0.060ms
[11/26 01:03:10    126s]           Artificially removing long paths...
[11/26 01:03:10    126s]             Clock DAG hash before 'Artificially removing long paths': 11644373942246920591 14905476479957899380
[11/26 01:03:10    126s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[11/26 01:03:10    126s]               delay calculator: calls=6476, total_wall_time=0.746s, mean_wall_time=0.115ms
[11/26 01:03:10    126s]               legalizer: calls=476, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:10    126s]               steiner router: calls=6374, total_wall_time=0.380s, mean_wall_time=0.060ms
[11/26 01:03:10    126s]             Artificially shortened 16 long paths. The largest offset applied was 0.002ns.
[11/26 01:03:10    126s]             
[11/26 01:03:10    126s]             
[11/26 01:03:10    126s]             Skew Group Offsets:
[11/26 01:03:10    126s]             
[11/26 01:03:10    126s]             -----------------------------------------------------------------------------------------
[11/26 01:03:10    126s]             Skew Group     Num.     Num.       Offset        Max        Previous Max.    Current Max.
[11/26 01:03:10    126s]                            Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[11/26 01:03:10    126s]             -----------------------------------------------------------------------------------------
[11/26 01:03:10    126s]             clk/bc_mode     659       16         2.428%      0.002ns       0.479ns         0.477ns
[11/26 01:03:10    126s]             clk/wc_mode     659       16         2.428%      0.002ns       0.479ns         0.477ns
[11/26 01:03:10    126s]             -----------------------------------------------------------------------------------------
[11/26 01:03:10    126s]             
[11/26 01:03:10    126s]             Offsets Histogram:
[11/26 01:03:10    126s]             
[11/26 01:03:10    126s]             -------------------------------
[11/26 01:03:10    126s]             From (ns)    To (ns)      Count
[11/26 01:03:10    126s]             -------------------------------
[11/26 01:03:10    126s]             below          0.000        1
[11/26 01:03:10    126s]               0.000      and above     15
[11/26 01:03:10    126s]             -------------------------------
[11/26 01:03:10    126s]             
[11/26 01:03:10    126s]             Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
[11/26 01:03:10    126s]             
[11/26 01:03:10    126s]             
[11/26 01:03:10    126s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:10    126s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    126s]           Modifying slew-target multiplier from 1 to 0.9
[11/26 01:03:10    126s]           Downsizing prefiltering...
[11/26 01:03:10    126s]           Downsizing prefiltering done.
[11/26 01:03:10    126s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/26 01:03:10    126s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 6, numSkippedDueToCloseToSkewTarget = 1
[11/26 01:03:10    126s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[11/26 01:03:10    126s]           Reverting slew-target multiplier from 0.9 to 1
[11/26 01:03:10    126s]           Reverting Artificially removing long paths...
[11/26 01:03:10    126s]             Clock DAG hash before 'Reverting Artificially removing long paths': 11644373942246920591 14905476479957899380
[11/26 01:03:10    126s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[11/26 01:03:10    126s]               delay calculator: calls=6488, total_wall_time=0.747s, mean_wall_time=0.115ms
[11/26 01:03:10    126s]               legalizer: calls=477, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:10    126s]               steiner router: calls=6384, total_wall_time=0.380s, mean_wall_time=0.059ms
[11/26 01:03:10    126s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:10    126s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    126s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/26 01:03:10    126s]             cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:10    126s]             sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:10    126s]             misc counts      : r=1, pp=0
[11/26 01:03:10    126s]             cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:10    126s]             cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:10    126s]             sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:10    126s]             wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.165pF, total=1.234pF
[11/26 01:03:10    126s]             wire lengths     : top=0.000um, trunk=388.335um, leaf=6064.600um, total=6452.935um
[11/26 01:03:10    126s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:10    126s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[11/26 01:03:10    126s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/26 01:03:10    126s]             Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    126s]             Leaf  : target=0.600ns count=7 avg=0.494ns sd=0.011ns min=0.475ns max=0.504ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    126s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[11/26 01:03:10    126s]              Bufs: BUHDX12: 7 
[11/26 01:03:10    126s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11644373942246920591 14905476479957899380
[11/26 01:03:10    126s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/26 01:03:10    126s]             delay calculator: calls=6488, total_wall_time=0.747s, mean_wall_time=0.115ms
[11/26 01:03:10    126s]             legalizer: calls=477, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:10    126s]             steiner router: calls=6384, total_wall_time=0.380s, mean_wall_time=0.059ms
[11/26 01:03:10    126s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/26 01:03:10    126s]             skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
[11/26 01:03:10    126s]                 min path sink: mem_inst/registers_en_reg[24]/CN
[11/26 01:03:10    126s]                 max path sink: mem_inst/DAC_out_reg[26][5]/C
[11/26 01:03:10    126s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/26 01:03:10    126s]             skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
[11/26 01:03:10    126s]             skew_group clk/wc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
[11/26 01:03:10    126s]           Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:10    126s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    126s]         eGRPC Fixing DRVs...
[11/26 01:03:10    126s]           Clock DAG hash before 'eGRPC Fixing DRVs': 11644373942246920591 14905476479957899380
[11/26 01:03:10    126s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[11/26 01:03:10    126s]             delay calculator: calls=6488, total_wall_time=0.747s, mean_wall_time=0.115ms
[11/26 01:03:10    126s]             legalizer: calls=477, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:10    126s]             steiner router: calls=6384, total_wall_time=0.380s, mean_wall_time=0.059ms
[11/26 01:03:10    126s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/26 01:03:10    126s]           CCOpt-eGRPC: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/26 01:03:10    126s]           
[11/26 01:03:10    126s]           Statistics: Fix DRVs (cell sizing):
[11/26 01:03:10    126s]           ===================================
[11/26 01:03:10    126s]           
[11/26 01:03:10    126s]           Cell changes by Net Type:
[11/26 01:03:10    126s]           
[11/26 01:03:10    126s]           -------------------------------------------------------------------------------------------------
[11/26 01:03:10    126s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/26 01:03:10    126s]           -------------------------------------------------------------------------------------------------
[11/26 01:03:10    126s]           top                0            0           0            0                    0                0
[11/26 01:03:10    126s]           trunk              0            0           0            0                    0                0
[11/26 01:03:10    126s]           leaf               0            0           0            0                    0                0
[11/26 01:03:10    126s]           -------------------------------------------------------------------------------------------------
[11/26 01:03:10    126s]           Total              0            0           0            0                    0                0
[11/26 01:03:10    126s]           -------------------------------------------------------------------------------------------------
[11/26 01:03:10    126s]           
[11/26 01:03:10    126s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/26 01:03:10    126s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/26 01:03:10    126s]           
[11/26 01:03:10    126s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/26 01:03:10    126s]             cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:10    126s]             sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:10    126s]             misc counts      : r=1, pp=0
[11/26 01:03:10    126s]             cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:10    126s]             cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:10    126s]             sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:10    126s]             wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.165pF, total=1.234pF
[11/26 01:03:10    126s]             wire lengths     : top=0.000um, trunk=388.335um, leaf=6064.600um, total=6452.935um
[11/26 01:03:10    126s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:10    126s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[11/26 01:03:10    126s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/26 01:03:10    126s]             Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    126s]             Leaf  : target=0.600ns count=7 avg=0.494ns sd=0.011ns min=0.475ns max=0.504ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    126s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[11/26 01:03:10    126s]              Bufs: BUHDX12: 7 
[11/26 01:03:10    126s]           Clock DAG hash after 'eGRPC Fixing DRVs': 11644373942246920591 14905476479957899380
[11/26 01:03:10    126s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[11/26 01:03:10    126s]             delay calculator: calls=6488, total_wall_time=0.747s, mean_wall_time=0.115ms
[11/26 01:03:10    126s]             legalizer: calls=477, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:10    126s]             steiner router: calls=6384, total_wall_time=0.380s, mean_wall_time=0.059ms
[11/26 01:03:10    126s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/26 01:03:10    126s]             skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
[11/26 01:03:10    126s]                 min path sink: mem_inst/registers_en_reg[24]/CN
[11/26 01:03:10    126s]                 max path sink: mem_inst/DAC_out_reg[26][5]/C
[11/26 01:03:10    126s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/26 01:03:10    126s]             skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
[11/26 01:03:10    126s]             skew_group clk/wc_mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.400]
[11/26 01:03:10    126s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:10    126s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    126s]         
[11/26 01:03:10    126s]         Slew Diagnostics: After DRV fixing
[11/26 01:03:10    126s]         ==================================
[11/26 01:03:10    126s]         
[11/26 01:03:10    126s]         Global Causes:
[11/26 01:03:10    126s]         
[11/26 01:03:10    126s]         -------------------------------------
[11/26 01:03:10    126s]         Cause
[11/26 01:03:10    126s]         -------------------------------------
[11/26 01:03:10    126s]         DRV fixing with buffering is disabled
[11/26 01:03:10    126s]         -------------------------------------
[11/26 01:03:10    126s]         
[11/26 01:03:10    126s]         Top 5 overslews:
[11/26 01:03:10    126s]         
[11/26 01:03:10    126s]         ---------------------------------
[11/26 01:03:10    126s]         Overslew    Causes    Driving Pin
[11/26 01:03:10    126s]         ---------------------------------
[11/26 01:03:10    126s]           (empty table)
[11/26 01:03:10    126s]         ---------------------------------
[11/26 01:03:10    126s]         
[11/26 01:03:10    126s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/26 01:03:10    126s]         
[11/26 01:03:10    126s]         -------------------
[11/26 01:03:10    126s]         Cause    Occurences
[11/26 01:03:10    126s]         -------------------
[11/26 01:03:10    126s]           (empty table)
[11/26 01:03:10    126s]         -------------------
[11/26 01:03:10    126s]         
[11/26 01:03:10    126s]         Violation diagnostics counts from the 0 nodes that have violations:
[11/26 01:03:10    126s]         
[11/26 01:03:10    126s]         -------------------
[11/26 01:03:10    126s]         Cause    Occurences
[11/26 01:03:10    126s]         -------------------
[11/26 01:03:10    126s]           (empty table)
[11/26 01:03:10    126s]         -------------------
[11/26 01:03:10    126s]         
[11/26 01:03:10    126s]         Reconnecting optimized routes...
[11/26 01:03:10    126s]         Reset timing graph...
[11/26 01:03:10    126s] Ignoring AAE DB Resetting ...
[11/26 01:03:10    126s]         Reset timing graph done.
[11/26 01:03:10    126s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    126s]         Violation analysis...
[11/26 01:03:10    126s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:10    126s]         Clock instances to consider for cloning: 0
[11/26 01:03:10    126s]         Reset timing graph...
[11/26 01:03:10    126s] Ignoring AAE DB Resetting ...
[11/26 01:03:10    126s]         Reset timing graph done.
[11/26 01:03:10    126s]         Set dirty flag on 0 instances, 0 nets
[11/26 01:03:10    126s]         Clock DAG stats before routing clock trees:
[11/26 01:03:10    126s]           cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:10    126s]           sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:10    126s]           misc counts      : r=1, pp=0
[11/26 01:03:10    126s]           cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:10    126s]           cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:10    126s]           sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:10    126s]           wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.165pF, total=1.234pF
[11/26 01:03:10    126s]           wire lengths     : top=0.000um, trunk=388.335um, leaf=6064.600um, total=6452.935um
[11/26 01:03:10    126s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:10    126s]         Clock DAG net violations before routing clock trees: none
[11/26 01:03:10    126s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/26 01:03:10    126s]           Trunk : target=0.600ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    126s]           Leaf  : target=0.600ns count=7 avg=0.494ns sd=0.011ns min=0.475ns max=0.504ns {0 <= 0.360ns, 1 <= 0.480ns, 6 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:10    126s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/26 01:03:10    126s]            Bufs: BUHDX12: 7 
[11/26 01:03:10    126s]         Clock DAG hash before routing clock trees: 11644373942246920591 14905476479957899380
[11/26 01:03:10    126s]         CTS services accumulated run-time stats before routing clock trees:
[11/26 01:03:10    126s]           delay calculator: calls=6488, total_wall_time=0.747s, mean_wall_time=0.115ms
[11/26 01:03:10    126s]           legalizer: calls=477, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:10    126s]           steiner router: calls=6384, total_wall_time=0.380s, mean_wall_time=0.059ms
[11/26 01:03:10    126s]         Primary reporting skew groups before routing clock trees:
[11/26 01:03:10    126s]           skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479, avg=0.456, sd=0.010], skew [0.047 vs 0.400], 100% {0.432, 0.479} (wid=0.074 ws=0.064) (gid=0.430 gs=0.030)
[11/26 01:03:10    126s]               min path sink: mem_inst/registers_en_reg[24]/CN
[11/26 01:03:10    126s]               max path sink: mem_inst/DAC_out_reg[26][5]/C
[11/26 01:03:10    126s]         Skew group summary before routing clock trees:
[11/26 01:03:10    126s]           skew_group clk/bc_mode: insertion delay [min=0.432, max=0.479, avg=0.456, sd=0.010], skew [0.047 vs 0.400], 100% {0.432, 0.479} (wid=0.074 ws=0.064) (gid=0.430 gs=0.030)
[11/26 01:03:10    126s]           skew_group clk/wc_mode: insertion delay [min=0.432, max=0.479, avg=0.456, sd=0.010], skew [0.047 vs 0.400], 100% {0.432, 0.479} (wid=0.074 ws=0.064) (gid=0.430 gs=0.030)
[11/26 01:03:10    126s]       eGRPC done.
[11/26 01:03:10    126s]     Calling post conditioning for eGRPC done.
[11/26 01:03:10    126s]   eGR Post Conditioning loop iteration 0 done.
[11/26 01:03:10    126s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/26 01:03:10    126s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/26 01:03:10    126s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4570.2M, EPOCH TIME: 1764111790.982104
[11/26 01:03:10    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:10    126s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.014, REAL:0.017, MEM:4225.2M, EPOCH TIME: 1764111790.999084
[11/26 01:03:10    126s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:11    126s]   Leaving CCOpt scope - ClockRefiner...
[11/26 01:03:11    126s]   Assigned high priority to 0 instances.
[11/26 01:03:11    126s]   Soft fixed 7 clock instances.
[11/26 01:03:11    126s]   Performing Single Pass Refine Place.
[11/26 01:03:11    126s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/26 01:03:11    126s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4225.2M, EPOCH TIME: 1764111791.013289
[11/26 01:03:11    126s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4225.2M, EPOCH TIME: 1764111791.013388
[11/26 01:03:11    126s] Processing tracks to init pin-track alignment.
[11/26 01:03:11    126s] z: 2, totalTracks: 1
[11/26 01:03:11    126s] z: 4, totalTracks: 1
[11/26 01:03:11    126s] z: 6, totalTracks: 1
[11/26 01:03:11    126s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:11    126s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4225.2M, EPOCH TIME: 1764111791.022865
[11/26 01:03:11    126s] Info: 7 insts are soft-fixed.
[11/26 01:03:11    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:11    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:11    126s] 
[11/26 01:03:11    126s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:11    126s] OPERPROF:       Starting CMU at level 4, MEM:4385.2M, EPOCH TIME: 1764111791.097403
[11/26 01:03:11    126s] OPERPROF:       Finished CMU at level 4, CPU:0.008, REAL:0.007, MEM:4417.2M, EPOCH TIME: 1764111791.104753
[11/26 01:03:11    126s] 
[11/26 01:03:11    126s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:11    126s] Info: 7 insts are soft-fixed.
[11/26 01:03:11    126s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.085, REAL:0.083, MEM:4225.2M, EPOCH TIME: 1764111791.106076
[11/26 01:03:11    126s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4225.2M, EPOCH TIME: 1764111791.106160
[11/26 01:03:11    126s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.006, REAL:0.005, MEM:4225.2M, EPOCH TIME: 1764111791.111562
[11/26 01:03:11    126s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4225.2MB).
[11/26 01:03:11    126s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.101, REAL:0.099, MEM:4225.2M, EPOCH TIME: 1764111791.112129
[11/26 01:03:11    126s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.101, REAL:0.099, MEM:4225.2M, EPOCH TIME: 1764111791.112166
[11/26 01:03:11    126s] TDRefine: refinePlace mode is spiral
[11/26 01:03:11    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.527567.7
[11/26 01:03:11    126s] OPERPROF: Starting RefinePlace at level 1, MEM:4225.2M, EPOCH TIME: 1764111791.112260
[11/26 01:03:11    126s] *** Starting refinePlace (0:02:07 mem=4225.2M) ***
[11/26 01:03:11    126s] Total net bbox length = 7.263e+04 (3.490e+04 3.774e+04) (ext = 1.406e+04)
[11/26 01:03:11    126s] 
[11/26 01:03:11    126s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:11    126s] Info: 7 insts are soft-fixed.
[11/26 01:03:11    126s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:03:11    126s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:03:11    126s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:03:11    126s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:11    126s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:11    126s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4225.2M, EPOCH TIME: 1764111791.121218
[11/26 01:03:11    126s] Starting refinePlace ...
[11/26 01:03:11    126s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:11    126s] One DDP V2 for no tweak run.
[11/26 01:03:11    126s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:11    126s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:4385.2M, EPOCH TIME: 1764111791.131155
[11/26 01:03:11    126s] DDP initSite1 nrRow 58 nrJob 58
[11/26 01:03:11    126s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:4385.2M, EPOCH TIME: 1764111791.131263
[11/26 01:03:11    126s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:4385.2M, EPOCH TIME: 1764111791.131364
[11/26 01:03:11    126s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:4385.2M, EPOCH TIME: 1764111791.131406
[11/26 01:03:11    126s] DDP markSite nrRow 58 nrJob 58
[11/26 01:03:11    126s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:4385.2M, EPOCH TIME: 1764111791.131547
[11/26 01:03:11    126s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.000, MEM:4385.2M, EPOCH TIME: 1764111791.131591
[11/26 01:03:11    126s]   Spread Effort: high, standalone mode, useDDP on.
[11/26 01:03:11    126s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4225.2MB) @(0:02:07 - 0:02:07).
[11/26 01:03:11    126s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:03:11    126s] wireLenOptFixPriorityInst 659 inst fixed
[11/26 01:03:11    126s] 
[11/26 01:03:11    126s] Running Spiral MT with 12 threads  fetchWidth=8 
[11/26 01:03:11    127s] Move report: legalization moves 23 insts, mean move: 8.03 um, max move: 30.80 um spiral
[11/26 01:03:11    127s] 	Max move on inst (mem_inst/g24961__5115): (99.68, 243.60) --> (103.60, 270.48)
[11/26 01:03:11    127s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:03:11    127s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:03:11    127s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4273.8MB) @(0:02:07 - 0:02:07).
[11/26 01:03:11    127s] Move report: Detail placement moves 23 insts, mean move: 8.03 um, max move: 30.80 um 
[11/26 01:03:11    127s] 	Max move on inst (mem_inst/g24961__5115): (99.68, 243.60) --> (103.60, 270.48)
[11/26 01:03:11    127s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4273.8MB
[11/26 01:03:11    127s] Statistics of distance of Instance movement in refine placement:
[11/26 01:03:11    127s]   maximum (X+Y) =        30.80 um
[11/26 01:03:11    127s]   inst (mem_inst/g24961__5115) with max move: (99.68, 243.6) -> (103.6, 270.48)
[11/26 01:03:11    127s]   mean    (X+Y) =         8.03 um
[11/26 01:03:11    127s] Summary Report:
[11/26 01:03:11    127s] Instances move: 23 (out of 1863 movable)
[11/26 01:03:11    127s] Instances flipped: 0
[11/26 01:03:11    127s] Mean displacement: 8.03 um
[11/26 01:03:11    127s] Max displacement: 30.80 um (Instance: mem_inst/g24961__5115) (99.68, 243.6) -> (103.6, 270.48)
[11/26 01:03:11    127s] 	Length: 8 sites, height: 1 rows, site name: core_hd, cell type: MU2HDX0
[11/26 01:03:11    127s] 	Violation at original loc: Placement Blockage Violation
[11/26 01:03:11    127s] Total instances moved : 23
[11/26 01:03:11    127s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.228, REAL:0.149, MEM:4273.8M, EPOCH TIME: 1764111791.270103
[11/26 01:03:11    127s] Total net bbox length = 7.286e+04 (3.493e+04 3.794e+04) (ext = 1.406e+04)
[11/26 01:03:11    127s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4273.8MB
[11/26 01:03:11    127s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4273.8MB) @(0:02:07 - 0:02:07).
[11/26 01:03:11    127s] *** Finished refinePlace (0:02:07 mem=4273.8M) ***
[11/26 01:03:11    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.527567.7
[11/26 01:03:11    127s] OPERPROF: Finished RefinePlace at level 1, CPU:0.238, REAL:0.159, MEM:4273.8M, EPOCH TIME: 1764111791.271296
[11/26 01:03:11    127s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4273.8M, EPOCH TIME: 1764111791.271342
[11/26 01:03:11    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:03:11    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:11    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:11    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:11    127s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.014, REAL:0.012, MEM:4226.8M, EPOCH TIME: 1764111791.283509
[11/26 01:03:11    127s]   ClockRefiner summary
[11/26 01:03:11    127s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 666).
[11/26 01:03:11    127s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[11/26 01:03:11    127s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 659).
[11/26 01:03:11    127s]   Restoring pStatusCts on 7 clock instances.
[11/26 01:03:11    127s]   Revert refine place priority changes on 0 instances.
[11/26 01:03:11    127s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.3)
[11/26 01:03:11    127s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.1 real=0:00:01.0)
[11/26 01:03:11    127s]   CCOpt::Phase::Routing...
[11/26 01:03:11    127s]   Clock implementation routing...
[11/26 01:03:11    127s]     Leaving CCOpt scope - Routing Tools...
[11/26 01:03:11    127s] Net route status summary:
[11/26 01:03:11    127s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:11    127s]   Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:11    127s]     Routing using eGR in eGR->NR Step...
[11/26 01:03:11    127s]       Early Global Route - eGR->Nr High Frequency step...
[11/26 01:03:11    127s] (ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
[11/26 01:03:11    127s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[11/26 01:03:11    127s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/26 01:03:11    127s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/26 01:03:11    127s] (ccopt eGR): Start to route 8 all nets
[11/26 01:03:11    127s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4226.77 MB )
[11/26 01:03:11    127s] (I)      ==================== Layers =====================
[11/26 01:03:11    127s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:11    127s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:03:11    127s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:11    127s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:03:11    127s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:03:11    127s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:03:11    127s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:03:11    127s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:03:11    127s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:03:11    127s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:03:11    127s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:03:11    127s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:03:11    127s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:03:11    127s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:03:11    127s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:11    127s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:03:11    127s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:03:11    127s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:03:11    127s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:03:11    127s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:03:11    127s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:03:11    127s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:03:11    127s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:11    127s] (I)      Started Import and model ( Curr Mem: 4226.77 MB )
[11/26 01:03:11    127s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:11    127s] (I)      == Non-default Options ==
[11/26 01:03:11    127s] (I)      Clean congestion better                            : true
[11/26 01:03:11    127s] (I)      Estimate vias on DPT layer                         : true
[11/26 01:03:11    127s] (I)      Clean congestion layer assignment rounds           : 3
[11/26 01:03:11    127s] (I)      Layer constraints as soft constraints              : true
[11/26 01:03:11    127s] (I)      Soft top layer                                     : true
[11/26 01:03:11    127s] (I)      Skip prospective layer relax nets                  : true
[11/26 01:03:11    127s] (I)      Better NDR handling                                : true
[11/26 01:03:11    127s] (I)      Improved NDR modeling in LA                        : true
[11/26 01:03:11    127s] (I)      Routing cost fix for NDR handling                  : true
[11/26 01:03:11    127s] (I)      Block tracks for preroutes                         : true
[11/26 01:03:11    127s] (I)      Assign IRoute by net group key                     : true
[11/26 01:03:11    127s] (I)      Block unroutable channels                          : true
[11/26 01:03:11    127s] (I)      Block unroutable channels 3D                       : true
[11/26 01:03:11    127s] (I)      Bound layer relaxed segment wl                     : true
[11/26 01:03:11    127s] (I)      Blocked pin reach length threshold                 : 2
[11/26 01:03:11    127s] (I)      Check blockage within NDR space in TA              : true
[11/26 01:03:11    127s] (I)      Skip must join for term with via pillar            : true
[11/26 01:03:11    127s] (I)      Model find APA for IO pin                          : true
[11/26 01:03:11    127s] (I)      On pin location for off pin term                   : true
[11/26 01:03:11    127s] (I)      Handle EOL spacing                                 : true
[11/26 01:03:11    127s] (I)      Merge PG vias by gap                               : true
[11/26 01:03:11    127s] (I)      Honor MSV route constraint                         : true
[11/26 01:03:11    127s] (I)      Maximum routing layer                              : 6
[11/26 01:03:11    127s] (I)      Route selected nets only                           : true
[11/26 01:03:11    127s] (I)      Refine MST                                         : true
[11/26 01:03:11    127s] (I)      Honor PRL                                          : true
[11/26 01:03:11    127s] (I)      Strong congestion aware                            : true
[11/26 01:03:11    127s] (I)      Improved initial location for IRoutes              : true
[11/26 01:03:11    127s] (I)      Multi panel TA                                     : true
[11/26 01:03:11    127s] (I)      Penalize wire overlap                              : true
[11/26 01:03:11    127s] (I)      Expand small instance blockage                     : true
[11/26 01:03:11    127s] (I)      Reduce via in TA                                   : true
[11/26 01:03:11    127s] (I)      SS-aware routing                                   : true
[11/26 01:03:11    127s] (I)      Improve tree edge sharing                          : true
[11/26 01:03:11    127s] (I)      Improve 2D via estimation                          : true
[11/26 01:03:11    127s] (I)      Refine Steiner tree                                : true
[11/26 01:03:11    127s] (I)      Build spine tree                                   : true
[11/26 01:03:11    127s] (I)      Model pass through capacity                        : true
[11/26 01:03:11    127s] (I)      Extend blockages by a half GCell                   : true
[11/26 01:03:11    127s] (I)      Consider pin shapes                                : true
[11/26 01:03:11    127s] (I)      Consider pin shapes for all nodes                  : true
[11/26 01:03:11    127s] (I)      Consider NR APA                                    : true
[11/26 01:03:11    127s] (I)      Consider IO pin shape                              : true
[11/26 01:03:11    127s] (I)      Fix pin connection bug                             : true
[11/26 01:03:11    127s] (I)      Consider layer RC for local wires                  : true
[11/26 01:03:11    127s] (I)      Route to clock mesh pin                            : true
[11/26 01:03:11    127s] (I)      LA-aware pin escape length                         : 2
[11/26 01:03:11    127s] (I)      Connect multiple ports                             : true
[11/26 01:03:11    127s] (I)      Split for must join                                : true
[11/26 01:03:11    127s] (I)      Number of threads                                  : 12
[11/26 01:03:11    127s] (I)      Routing effort level                               : 10000
[11/26 01:03:11    127s] (I)      Prefer layer length threshold                      : 8
[11/26 01:03:11    127s] (I)      Overflow penalty cost                              : 10
[11/26 01:03:11    127s] (I)      A-star cost                                        : 0.300000
[11/26 01:03:11    127s] (I)      Misalignment cost                                  : 10.000000
[11/26 01:03:11    127s] (I)      Threshold for short IRoute                         : 6
[11/26 01:03:11    127s] (I)      Via cost during post routing                       : 1.000000
[11/26 01:03:11    127s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/26 01:03:11    127s] (I)      Source-to-sink ratio                               : 0.300000
[11/26 01:03:11    127s] (I)      Scenic ratio bound                                 : 3.000000
[11/26 01:03:11    127s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/26 01:03:11    127s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/26 01:03:11    127s] (I)      PG-aware similar topology routing                  : true
[11/26 01:03:11    127s] (I)      Maze routing via cost fix                          : true
[11/26 01:03:11    127s] (I)      Apply PRL on PG terms                              : true
[11/26 01:03:11    127s] (I)      Apply PRL on obs objects                           : true
[11/26 01:03:11    127s] (I)      Handle range-type spacing rules                    : true
[11/26 01:03:11    127s] (I)      PG gap threshold multiplier                        : 10.000000
[11/26 01:03:11    127s] (I)      Parallel spacing query fix                         : true
[11/26 01:03:11    127s] (I)      Force source to root IR                            : true
[11/26 01:03:11    127s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/26 01:03:11    127s] (I)      Do not relax to DPT layer                          : true
[11/26 01:03:11    127s] (I)      No DPT in post routing                             : true
[11/26 01:03:11    127s] (I)      Modeling PG via merging fix                        : true
[11/26 01:03:11    127s] (I)      Shield aware TA                                    : true
[11/26 01:03:11    127s] (I)      Strong shield aware TA                             : true
[11/26 01:03:11    127s] (I)      Overflow calculation fix in LA                     : true
[11/26 01:03:11    127s] (I)      Post routing fix                                   : true
[11/26 01:03:11    127s] (I)      Strong post routing                                : true
[11/26 01:03:11    127s] (I)      Access via pillar from top                         : true
[11/26 01:03:11    127s] (I)      NDR via pillar fix                                 : true
[11/26 01:03:11    127s] (I)      Violation on path threshold                        : 1
[11/26 01:03:11    127s] (I)      Pass through capacity modeling                     : true
[11/26 01:03:11    127s] (I)      Select the non-relaxed segments in post routing stage : true
[11/26 01:03:11    127s] (I)      Select term pin box for io pin                     : true
[11/26 01:03:11    127s] (I)      Penalize NDR sharing                               : true
[11/26 01:03:11    127s] (I)      Enable special modeling                            : false
[11/26 01:03:11    127s] (I)      Keep fixed segments                                : true
[11/26 01:03:11    127s] (I)      Reorder net groups by key                          : true
[11/26 01:03:11    127s] (I)      Increase net scenic ratio                          : true
[11/26 01:03:11    127s] (I)      Method to set GCell size                           : row
[11/26 01:03:11    127s] (I)      Connect multiple ports and must join fix           : true
[11/26 01:03:11    127s] (I)      Avoid high resistance layers                       : true
[11/26 01:03:11    127s] (I)      Model find APA for IO pin fix                      : true
[11/26 01:03:11    127s] (I)      Avoid connecting non-metal layers                  : true
[11/26 01:03:11    127s] (I)      Use track pitch for NDR                            : true
[11/26 01:03:11    127s] (I)      Enable layer relax to lower layer                  : true
[11/26 01:03:11    127s] (I)      Enable layer relax to upper layer                  : true
[11/26 01:03:11    127s] (I)      Top layer relaxation fix                           : true
[11/26 01:03:11    127s] (I)      Handle non-default track width                     : false
[11/26 01:03:11    127s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:03:11    127s] (I)      Use row-based GCell size
[11/26 01:03:11    127s] (I)      Use row-based GCell align
[11/26 01:03:11    127s] (I)      layer 0 area = 202000
[11/26 01:03:11    127s] (I)      layer 1 area = 202000
[11/26 01:03:11    127s] (I)      layer 2 area = 202000
[11/26 01:03:11    127s] (I)      layer 3 area = 202000
[11/26 01:03:11    127s] (I)      layer 4 area = 562000
[11/26 01:03:11    127s] (I)      layer 5 area = 10000000
[11/26 01:03:11    127s] (I)      GCell unit size   : 4480
[11/26 01:03:11    127s] (I)      GCell multiplier  : 1
[11/26 01:03:11    127s] (I)      GCell row height  : 4480
[11/26 01:03:11    127s] (I)      Actual row height : 4480
[11/26 01:03:11    127s] (I)      GCell align ref   : 15120 15120
[11/26 01:03:11    127s] [NR-eGR] Track table information for default rule: 
[11/26 01:03:11    127s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:03:11    127s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:03:11    127s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:03:11    127s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:03:11    127s] [NR-eGR] METTP has single uniform track structure
[11/26 01:03:11    127s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:03:11    127s] (I)      ================= Default via ==================
[11/26 01:03:11    127s] (I)      +---+--------------------+---------------------+
[11/26 01:03:11    127s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[11/26 01:03:11    127s] (I)      +---+--------------------+---------------------+
[11/26 01:03:11    127s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[11/26 01:03:11    127s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[11/26 01:03:11    127s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[11/26 01:03:11    127s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[11/26 01:03:11    127s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[11/26 01:03:11    127s] (I)      +---+--------------------+---------------------+
[11/26 01:03:11    127s] [NR-eGR] Read 14 PG shapes
[11/26 01:03:11    127s] [NR-eGR] Read 0 clock shapes
[11/26 01:03:11    127s] [NR-eGR] Read 0 other shapes
[11/26 01:03:11    127s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:03:11    127s] [NR-eGR] #Instance Blockages : 0
[11/26 01:03:11    127s] [NR-eGR] #PG Blockages       : 14
[11/26 01:03:11    127s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:03:11    127s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:03:11    127s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:03:11    127s] [NR-eGR] #Other Blockages    : 0
[11/26 01:03:11    127s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:03:11    127s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 01:03:11    127s] [NR-eGR] Read 1923 nets ( ignored 1915 )
[11/26 01:03:11    127s] [NR-eGR] Connected 0 must-join pins/ports
[11/26 01:03:11    127s] (I)      Read net coloring for 3 partition with 1 color combinations for 8 nets
[11/26 01:03:11    127s] (I)      early_global_route_priority property id does not exist.
[11/26 01:03:11    127s] (I)      Read Num Blocks=1519  Num Prerouted Wires=0  Num CS=0
[11/26 01:03:11    127s] (I)      Layer 1 (V) : #blockages 295 : #preroutes 0
[11/26 01:03:11    127s] (I)      Layer 2 (H) : #blockages 295 : #preroutes 0
[11/26 01:03:11    127s] (I)      Layer 3 (V) : #blockages 295 : #preroutes 0
[11/26 01:03:11    127s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:03:11    127s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[11/26 01:03:11    127s] (I)      Moved 1 terms for better access 
[11/26 01:03:11    127s] (I)      Number of ignored nets                =      0
[11/26 01:03:11    127s] (I)      Number of connected nets              =      0
[11/26 01:03:11    127s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 01:03:11    127s] (I)      Number of clock nets                  =      8.  Ignored: No
[11/26 01:03:11    127s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:03:11    127s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:03:11    127s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:03:11    127s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:03:11    127s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:03:11    127s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:03:11    127s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:03:11    127s] [NR-eGR] There are 8 clock nets ( 1 with NDR ).
[11/26 01:03:11    127s] (I)      Ndr track 0 does not exist
[11/26 01:03:11    127s] (I)      Ndr track 0 does not exist
[11/26 01:03:11    127s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:03:11    127s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:03:11    127s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:03:11    127s] (I)      Site width          :   560  (dbu)
[11/26 01:03:11    127s] (I)      Row height          :  4480  (dbu)
[11/26 01:03:11    127s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:03:11    127s] (I)      GCell width         :  4480  (dbu)
[11/26 01:03:11    127s] (I)      GCell height        :  4480  (dbu)
[11/26 01:03:11    127s] (I)      Grid                :    72    65     6
[11/26 01:03:11    127s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:03:11    127s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:03:11    127s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:03:11    127s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:03:11    127s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:03:11    127s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:03:11    127s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:03:11    127s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:03:11    127s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:03:11    127s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:03:11    127s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:03:11    127s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:03:11    127s] (I)      --------------------------------------------------------
[11/26 01:03:11    127s] 
[11/26 01:03:11    127s] [NR-eGR] ============ Routing rule table ============
[11/26 01:03:11    127s] [NR-eGR] Rule id: 0  Nets: 7
[11/26 01:03:11    127s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:03:11    127s] (I)                    Layer    2    3    4     5     6 
[11/26 01:03:11    127s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:03:11    127s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:03:11    127s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:03:11    127s] [NR-eGR] Rule id: 1  Rule name: NDR_1  Nets: 1
[11/26 01:03:11    127s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[11/26 01:03:11    127s] (I)                    Layer     2     3     4     5      6 
[11/26 01:03:11    127s] (I)                    Pitch  1680  1680  1680  1120  16800 
[11/26 01:03:11    127s] (I)             #Used tracks     3     3     3     1      3 
[11/26 01:03:11    127s] (I)       #Fully used tracks     3     3     3     1      3 
[11/26 01:03:11    127s] [NR-eGR] ========================================
[11/26 01:03:11    127s] [NR-eGR] 
[11/26 01:03:11    127s] (I)      =============== Blocked Tracks ===============
[11/26 01:03:11    127s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:11    127s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:03:11    127s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:11    127s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:03:11    127s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:03:11    127s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:03:11    127s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:03:11    127s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:03:11    127s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:03:11    127s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:11    127s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 4242.77 MB )
[11/26 01:03:11    127s] (I)      Reset routing kernel
[11/26 01:03:11    127s] (I)      Started Global Routing ( Curr Mem: 4242.77 MB )
[11/26 01:03:11    127s] (I)      totalPins=674  totalGlobalPin=674 (100.00%)
[11/26 01:03:11    127s] (I)      total 2D Cap : 71708 = (36406 H, 35302 V)
[11/26 01:03:11    127s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1a Route ============
[11/26 01:03:11    127s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1b Route ============
[11/26 01:03:11    127s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:11    127s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.852800e+02um
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1c Route ============
[11/26 01:03:11    127s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:11    127s] (I)      Usage: 87 = (24 H, 63 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.822e+02um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1d Route ============
[11/26 01:03:11    127s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1e Route ============
[11/26 01:03:11    127s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:11    127s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.852800e+02um
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1f Route ============
[11/26 01:03:11    127s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1g Route ============
[11/26 01:03:11    127s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:11    127s] (I)      #Nets         : 1
[11/26 01:03:11    127s] (I)      #Relaxed nets : 0
[11/26 01:03:11    127s] (I)      Wire length   : 86
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1h Route ============
[11/26 01:03:11    127s] (I)      Usage: 86 = (24 H, 62 V) = (0.07% H, 0.18% V) = (1.075e+02um H, 2.778e+02um V)
[11/26 01:03:11    127s] (I)      total 2D Cap : 71708 = (36406 H, 35302 V)
[11/26 01:03:11    127s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 4]
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1a Route ============
[11/26 01:03:11    127s] (I)      Usage: 1369 = (512 H, 857 V) = (1.41% H, 2.43% V) = (2.294e+03um H, 3.839e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1b Route ============
[11/26 01:03:11    127s] (I)      Usage: 1369 = (512 H, 857 V) = (1.41% H, 2.43% V) = (2.294e+03um H, 3.839e+03um V)
[11/26 01:03:11    127s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.133120e+03um
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1c Route ============
[11/26 01:03:11    127s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:11    127s] (I)      Usage: 1369 = (512 H, 857 V) = (1.41% H, 2.43% V) = (2.294e+03um H, 3.839e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1d Route ============
[11/26 01:03:11    127s] (I)      Usage: 1369 = (512 H, 857 V) = (1.41% H, 2.43% V) = (2.294e+03um H, 3.839e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1e Route ============
[11/26 01:03:11    127s] (I)      Usage: 1369 = (512 H, 857 V) = (1.41% H, 2.43% V) = (2.294e+03um H, 3.839e+03um V)
[11/26 01:03:11    127s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.133120e+03um
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1f Route ============
[11/26 01:03:11    127s] (I)      Usage: 1369 = (512 H, 857 V) = (1.41% H, 2.43% V) = (2.294e+03um H, 3.839e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1g Route ============
[11/26 01:03:11    127s] (I)      Usage: 1367 = (512 H, 855 V) = (1.41% H, 2.42% V) = (2.294e+03um H, 3.830e+03um V)
[11/26 01:03:11    127s] (I)      #Nets         : 7
[11/26 01:03:11    127s] (I)      #Relaxed nets : 1
[11/26 01:03:11    127s] (I)      Wire length   : 1087
[11/26 01:03:11    127s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1h Route ============
[11/26 01:03:11    127s] (I)      Usage: 1365 = (510 H, 855 V) = (1.40% H, 2.42% V) = (2.285e+03um H, 3.830e+03um V)
[11/26 01:03:11    127s] (I)      total 2D Cap : 90630 = (52580 H, 38050 V)
[11/26 01:03:11    127s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 6]
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1a Route ============
[11/26 01:03:11    127s] (I)      Usage: 1561 = (586 H, 975 V) = (1.11% H, 2.56% V) = (2.625e+03um H, 4.368e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1b Route ============
[11/26 01:03:11    127s] (I)      Usage: 1561 = (586 H, 975 V) = (1.11% H, 2.56% V) = (2.625e+03um H, 4.368e+03um V)
[11/26 01:03:11    127s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.993280e+03um
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1c Route ============
[11/26 01:03:11    127s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:11    127s] (I)      Usage: 1561 = (586 H, 975 V) = (1.11% H, 2.56% V) = (2.625e+03um H, 4.368e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1d Route ============
[11/26 01:03:11    127s] (I)      Usage: 1561 = (586 H, 975 V) = (1.11% H, 2.56% V) = (2.625e+03um H, 4.368e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1e Route ============
[11/26 01:03:11    127s] (I)      Usage: 1561 = (586 H, 975 V) = (1.11% H, 2.56% V) = (2.625e+03um H, 4.368e+03um V)
[11/26 01:03:11    127s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.993280e+03um
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1f Route ============
[11/26 01:03:11    127s] (I)      Usage: 1561 = (586 H, 975 V) = (1.11% H, 2.56% V) = (2.625e+03um H, 4.368e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1g Route ============
[11/26 01:03:11    127s] (I)      Usage: 1559 = (585 H, 974 V) = (1.11% H, 2.56% V) = (2.621e+03um H, 4.364e+03um V)
[11/26 01:03:11    127s] (I)      #Nets         : 1
[11/26 01:03:11    127s] (I)      #Relaxed nets : 1
[11/26 01:03:11    127s] (I)      Wire length   : 0
[11/26 01:03:11    127s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1h Route ============
[11/26 01:03:11    127s] (I)      Usage: 1559 = (585 H, 974 V) = (1.11% H, 2.56% V) = (2.621e+03um H, 4.364e+03um V)
[11/26 01:03:11    127s] (I)      total 2D Cap : 126404 = (52580 H, 73824 V)
[11/26 01:03:11    127s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 6]
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1a Route ============
[11/26 01:03:11    127s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1b Route ============
[11/26 01:03:11    127s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:11    127s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.740480e+03um
[11/26 01:03:11    127s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 01:03:11    127s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1c Route ============
[11/26 01:03:11    127s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:11    127s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1d Route ============
[11/26 01:03:11    127s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1e Route ============
[11/26 01:03:11    127s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:11    127s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.740480e+03um
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1f Route ============
[11/26 01:03:11    127s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1g Route ============
[11/26 01:03:11    127s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] (I)      ============  Phase 1h Route ============
[11/26 01:03:11    127s] (I)      Usage: 1951 = (735 H, 1216 V) = (1.40% H, 1.65% V) = (3.293e+03um H, 5.448e+03um V)
[11/26 01:03:11    127s] (I)      
[11/26 01:03:11    127s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:03:11    127s] [NR-eGR]                        OverCon            
[11/26 01:03:11    127s] [NR-eGR]                         #Gcell     %Gcell
[11/26 01:03:11    127s] [NR-eGR]        Layer             (1-0)    OverCon
[11/26 01:03:11    127s] [NR-eGR] ----------------------------------------------
[11/26 01:03:11    127s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:11    127s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:11    127s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:11    127s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:11    127s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:11    127s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:11    127s] [NR-eGR] ----------------------------------------------
[11/26 01:03:11    127s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/26 01:03:11    127s] [NR-eGR] 
[11/26 01:03:11    127s] (I)      Finished Global Routing ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 4250.77 MB )
[11/26 01:03:11    127s] (I)      total 2D Cap : 127129 = (52879 H, 74250 V)
[11/26 01:03:11    127s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 01:03:11    127s] (I)      ============= Track Assignment ============
[11/26 01:03:11    127s] (I)      Started Track Assignment (12T) ( Curr Mem: 4250.77 MB )
[11/26 01:03:11    127s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/26 01:03:11    127s] (I)      Run Multi-thread track assignment
[11/26 01:03:11    127s] (I)      Finished Track Assignment (12T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4250.77 MB )
[11/26 01:03:11    127s] (I)      Started Export ( Curr Mem: 4250.77 MB )
[11/26 01:03:11    127s] [NR-eGR]                 Length (um)   Vias 
[11/26 01:03:11    127s] [NR-eGR] -----------------------------------
[11/26 01:03:11    127s] [NR-eGR]  MET1    (1H)             0   7586 
[11/26 01:03:11    127s] [NR-eGR]  MET2    (2V)         37366  11411 
[11/26 01:03:11    127s] [NR-eGR]  MET3    (3H)         44446   1251 
[11/26 01:03:11    127s] [NR-eGR]  MET4    (4V)         13420     64 
[11/26 01:03:11    127s] [NR-eGR]  METTP   (5H)           557      6 
[11/26 01:03:11    127s] [NR-eGR]  METTPL  (6V)             4      0 
[11/26 01:03:11    127s] [NR-eGR] -----------------------------------
[11/26 01:03:11    127s] [NR-eGR]          Total        95794  20318 
[11/26 01:03:11    127s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:11    127s] [NR-eGR] Total half perimeter of net bounding box: 72862um
[11/26 01:03:11    127s] [NR-eGR] Total length: 95794um, number of vias: 20318
[11/26 01:03:11    127s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:11    127s] [NR-eGR] Total eGR-routed clock nets wire length: 6453um, number of vias: 1836
[11/26 01:03:11    127s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:11    127s] [NR-eGR] Report for selected net(s) only.
[11/26 01:03:11    127s] [NR-eGR]                 Length (um)  Vias 
[11/26 01:03:11    127s] [NR-eGR] ----------------------------------
[11/26 01:03:11    127s] [NR-eGR]  MET1    (1H)             0   673 
[11/26 01:03:11    127s] [NR-eGR]  MET2    (2V)          1663   770 
[11/26 01:03:11    127s] [NR-eGR]  MET3    (3H)          2544   391 
[11/26 01:03:11    127s] [NR-eGR]  MET4    (4V)          2245     2 
[11/26 01:03:11    127s] [NR-eGR]  METTP   (5H)             1     0 
[11/26 01:03:11    127s] [NR-eGR]  METTPL  (6V)             0     0 
[11/26 01:03:11    127s] [NR-eGR] ----------------------------------
[11/26 01:03:11    127s] [NR-eGR]          Total         6453  1836 
[11/26 01:03:11    127s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:11    127s] [NR-eGR] Total half perimeter of net bounding box: 1784um
[11/26 01:03:11    127s] [NR-eGR] Total length: 6453um, number of vias: 1836
[11/26 01:03:11    127s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:11    127s] [NR-eGR] Total routed clock nets wire length: 6453um, number of vias: 1836
[11/26 01:03:11    127s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:11    127s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4242.77 MB )
[11/26 01:03:11    127s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 4226.77 MB )
[11/26 01:03:11    127s] (I)      ==================================== Runtime Summary =====================================
[11/26 01:03:11    127s] (I)       Step                                         %      Start     Finish      Real       CPU 
[11/26 01:03:11    127s] (I)      ------------------------------------------------------------------------------------------
[11/26 01:03:11    127s] (I)       Early Global Route kernel              100.00%  64.04 sec  64.23 sec  0.19 sec  0.19 sec 
[11/26 01:03:11    127s] (I)       +-Import and model                      13.24%  64.04 sec  64.07 sec  0.03 sec  0.02 sec 
[11/26 01:03:11    127s] (I)       | +-Create place DB                      3.60%  64.04 sec  64.05 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | +-Import place data                  3.56%  64.04 sec  64.05 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | | +-Read instances and placement     1.15%  64.04 sec  64.05 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Read nets                        2.31%  64.05 sec  64.05 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | +-Create route DB                      7.80%  64.05 sec  64.07 sec  0.02 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | +-Import route data (12T)            7.06%  64.05 sec  64.07 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | | +-Read blockages ( Layer 2-6 )     1.01%  64.05 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Read routing blockages         0.00%  64.05 sec  64.05 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Read instance blockages        0.28%  64.05 sec  64.05 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Read PG blockages              0.35%  64.05 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Read clock blockages           0.02%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Read other blockages           0.02%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Read halo blockages            0.01%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Read boundary cut boxes        0.01%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Read blackboxes                  0.01%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Read prerouted                   0.52%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Read unlegalized nets            0.08%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Read nets                        0.06%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Reading MSV/Partition Data       0.08%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Read Net Coloring              0.04%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Set up via pillars               0.00%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Initialize 3D grid graph         0.07%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Model blockage capacity          1.09%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Initialize 3D capacity         0.95%  64.06 sec  64.06 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Move terms for access (12T)      2.70%  64.06 sec  64.07 sec  0.01 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | +-Read aux data                        0.00%  64.07 sec  64.07 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | +-Others data preparation              0.04%  64.07 sec  64.07 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | +-Create route kernel                  1.43%  64.07 sec  64.07 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       +-Global Routing                        67.45%  64.07 sec  64.20 sec  0.13 sec  0.12 sec 
[11/26 01:03:11    127s] (I)       | +-Initialization                       0.04%  64.07 sec  64.07 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | +-Net group 1                         17.98%  64.07 sec  64.10 sec  0.03 sec  0.03 sec 
[11/26 01:03:11    127s] (I)       | | +-Generate topology (12T)            0.12%  64.07 sec  64.07 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1a                           2.76%  64.07 sec  64.08 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | | +-Pattern routing (12T)            2.68%  64.07 sec  64.08 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1b                           4.38%  64.08 sec  64.08 sec  0.01 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Monotonic routing (12T)          4.27%  64.08 sec  64.08 sec  0.01 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1c                           0.25%  64.08 sec  64.09 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Two level Routing                0.21%  64.08 sec  64.09 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Two Level Routing (Regular)    0.05%  64.08 sec  64.09 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Two Level Routing (Strong)     0.05%  64.09 sec  64.09 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1d                           5.43%  64.09 sec  64.10 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | | +-Detoured routing (12T)           5.33%  64.09 sec  64.10 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1e                           0.09%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Route legalization               0.00%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1f                           0.01%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1g                           0.15%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Post Routing                     0.11%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1h                           0.13%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Post Routing                     0.08%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Layer assignment (12T)             3.92%  64.10 sec  64.10 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | +-Net group 2                         20.44%  64.10 sec  64.14 sec  0.04 sec  0.04 sec 
[11/26 01:03:11    127s] (I)       | | +-Generate topology (12T)            1.16%  64.10 sec  64.11 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1a                           3.80%  64.11 sec  64.11 sec  0.01 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Pattern routing (12T)            3.60%  64.11 sec  64.11 sec  0.01 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1b                           2.48%  64.12 sec  64.12 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Monotonic routing (12T)          2.26%  64.12 sec  64.12 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1c                           0.23%  64.12 sec  64.12 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Two level Routing                0.18%  64.12 sec  64.12 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Two Level Routing (Regular)    0.04%  64.12 sec  64.12 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Two Level Routing (Strong)     0.03%  64.12 sec  64.12 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1d                           6.42%  64.12 sec  64.13 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | | +-Detoured routing (12T)           6.33%  64.12 sec  64.13 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1e                           0.09%  64.13 sec  64.13 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Route legalization               0.00%  64.13 sec  64.13 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1f                           0.01%  64.13 sec  64.13 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1g                           0.61%  64.13 sec  64.13 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Post Routing                     0.55%  64.13 sec  64.13 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1h                           0.58%  64.13 sec  64.14 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Post Routing                     0.53%  64.13 sec  64.14 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Layer assignment (12T)             4.12%  64.14 sec  64.14 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | +-Net group 3                         12.44%  64.14 sec  64.17 sec  0.02 sec  0.02 sec 
[11/26 01:03:11    127s] (I)       | | +-Generate topology (12T)            0.23%  64.14 sec  64.14 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1a                           2.34%  64.15 sec  64.15 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Pattern routing (12T)            2.25%  64.15 sec  64.15 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1b                           2.39%  64.15 sec  64.15 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Monotonic routing (12T)          2.29%  64.15 sec  64.15 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1c                           0.21%  64.15 sec  64.16 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Two level Routing                0.16%  64.15 sec  64.16 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Two Level Routing (Regular)    0.02%  64.15 sec  64.15 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Two Level Routing (Strong)     0.03%  64.16 sec  64.16 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1d                           6.12%  64.16 sec  64.17 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | | +-Detoured routing (12T)           6.05%  64.16 sec  64.17 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1e                           0.09%  64.17 sec  64.17 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Route legalization               0.00%  64.17 sec  64.17 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1f                           0.01%  64.17 sec  64.17 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1g                           0.20%  64.17 sec  64.17 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Post Routing                     0.15%  64.17 sec  64.17 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1h                           0.06%  64.17 sec  64.17 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Post Routing                     0.02%  64.17 sec  64.17 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | +-Net group 4                         15.76%  64.17 sec  64.20 sec  0.03 sec  0.03 sec 
[11/26 01:03:11    127s] (I)       | | +-Generate topology (12T)            0.08%  64.17 sec  64.17 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1a                           3.31%  64.17 sec  64.18 sec  0.01 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Pattern routing (12T)            3.16%  64.17 sec  64.18 sec  0.01 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Add via demand to 2D             0.02%  64.18 sec  64.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1b                           2.44%  64.18 sec  64.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Monotonic routing (12T)          2.30%  64.18 sec  64.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1c                           0.21%  64.18 sec  64.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Two level Routing                0.16%  64.18 sec  64.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Two Level Routing (Regular)    0.02%  64.18 sec  64.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | | +-Two Level Routing (Strong)     0.03%  64.18 sec  64.18 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1d                           4.44%  64.18 sec  64.19 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | | +-Detoured routing (12T)           4.37%  64.18 sec  64.19 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1e                           0.09%  64.19 sec  64.19 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Route legalization               0.00%  64.19 sec  64.19 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1f                           0.01%  64.19 sec  64.19 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1g                           0.07%  64.19 sec  64.19 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Post Routing                     0.02%  64.19 sec  64.19 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Phase 1h                           0.06%  64.19 sec  64.19 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | | +-Post Routing                     0.02%  64.19 sec  64.19 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Layer assignment (12T)             4.03%  64.19 sec  64.20 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       +-Export 3D cong map                     0.48%  64.20 sec  64.20 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | +-Export 2D cong map                   0.09%  64.20 sec  64.20 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       +-Extract Global 3D Wires                0.02%  64.20 sec  64.20 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       +-Track Assignment (12T)                 4.85%  64.20 sec  64.21 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | +-Initialization                       0.01%  64.20 sec  64.20 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | +-Track Assignment Kernel              4.68%  64.20 sec  64.21 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | +-Free Memory                          0.00%  64.21 sec  64.21 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       +-Export                                10.89%  64.21 sec  64.23 sec  0.02 sec  0.02 sec 
[11/26 01:03:11    127s] (I)       | +-Export DB wires                      4.57%  64.21 sec  64.22 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | | +-Export all nets (12T)              2.34%  64.21 sec  64.22 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | | +-Set wire vias (12T)                2.09%  64.22 sec  64.22 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       | +-Report wirelength                    4.30%  64.22 sec  64.23 sec  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | +-Update net boxes                     1.78%  64.23 sec  64.23 sec  0.00 sec  0.01 sec 
[11/26 01:03:11    127s] (I)       | +-Update timing                        0.00%  64.23 sec  64.23 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)       +-Postprocess design                     0.63%  64.23 sec  64.23 sec  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)      ==================== Summary by functions =====================
[11/26 01:03:11    127s] (I)       Lv  Step                                %      Real       CPU 
[11/26 01:03:11    127s] (I)      ---------------------------------------------------------------
[11/26 01:03:11    127s] (I)        0  Early Global Route kernel     100.00%  0.19 sec  0.19 sec 
[11/26 01:03:11    127s] (I)        1  Global Routing                 67.45%  0.13 sec  0.12 sec 
[11/26 01:03:11    127s] (I)        1  Import and model               13.24%  0.03 sec  0.02 sec 
[11/26 01:03:11    127s] (I)        1  Export                         10.89%  0.02 sec  0.02 sec 
[11/26 01:03:11    127s] (I)        1  Track Assignment (12T)          4.85%  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)        1  Postprocess design              0.63%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        1  Export 3D cong map              0.48%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        1  Extract Global 3D Wires         0.02%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        2  Net group 2                    20.44%  0.04 sec  0.04 sec 
[11/26 01:03:11    127s] (I)        2  Net group 1                    17.98%  0.03 sec  0.03 sec 
[11/26 01:03:11    127s] (I)        2  Net group 4                    15.76%  0.03 sec  0.03 sec 
[11/26 01:03:11    127s] (I)        2  Net group 3                    12.44%  0.02 sec  0.02 sec 
[11/26 01:03:11    127s] (I)        2  Create route DB                 7.80%  0.02 sec  0.01 sec 
[11/26 01:03:11    127s] (I)        2  Track Assignment Kernel         4.68%  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)        2  Export DB wires                 4.57%  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)        2  Report wirelength               4.30%  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)        2  Create place DB                 3.60%  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)        2  Update net boxes                1.78%  0.00 sec  0.01 sec 
[11/26 01:03:11    127s] (I)        2  Create route kernel             1.43%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        2  Export 2D cong map              0.09%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        2  Initialization                  0.05%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        2  Others data preparation         0.04%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        3  Phase 1d                       22.41%  0.04 sec  0.04 sec 
[11/26 01:03:11    127s] (I)        3  Phase 1a                       12.21%  0.02 sec  0.02 sec 
[11/26 01:03:11    127s] (I)        3  Layer assignment (12T)         12.07%  0.02 sec  0.02 sec 
[11/26 01:03:11    127s] (I)        3  Phase 1b                       11.68%  0.02 sec  0.02 sec 
[11/26 01:03:11    127s] (I)        3  Import route data (12T)         7.06%  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)        3  Import place data               3.56%  0.01 sec  0.01 sec 
[11/26 01:03:11    127s] (I)        3  Export all nets (12T)           2.34%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        3  Set wire vias (12T)             2.09%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        3  Generate topology (12T)         1.59%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        3  Phase 1g                        1.03%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        3  Phase 1c                        0.89%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        3  Phase 1h                        0.84%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        3  Phase 1e                        0.35%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        3  Phase 1f                        0.04%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Detoured routing (12T)         22.07%  0.04 sec  0.04 sec 
[11/26 01:03:11    127s] (I)        4  Pattern routing (12T)          11.70%  0.02 sec  0.02 sec 
[11/26 01:03:11    127s] (I)        4  Monotonic routing (12T)        11.12%  0.02 sec  0.02 sec 
[11/26 01:03:11    127s] (I)        4  Move terms for access (12T)     2.70%  0.01 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Read nets                       2.37%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Post Routing                    1.48%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Read instances and placement    1.15%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Model blockage capacity         1.09%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Read blockages ( Layer 2-6 )    1.01%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Two level Routing               0.71%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Read prerouted                  0.52%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Read unlegalized nets           0.08%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Reading MSV/Partition Data      0.08%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Initialize 3D grid graph        0.07%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Add via demand to 2D            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        5  Initialize 3D capacity          0.95%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        5  Read PG blockages               0.35%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        5  Read instance blockages         0.28%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        5  Two Level Routing (Strong)      0.14%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        5  Two Level Routing (Regular)     0.13%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        5  Read Net Coloring               0.04%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[11/26 01:03:11    127s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/26 01:03:11    127s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/26 01:03:11    127s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 01:03:11    127s]     Routing using eGR in eGR->NR Step done.
[11/26 01:03:11    127s]     Routing using NR in eGR->NR Step...
[11/26 01:03:11    127s] 
[11/26 01:03:11    127s] CCOPT: Preparing to route 8 clock nets with NanoRoute.
[11/26 01:03:11    127s]   7 nets are default rule and 1 are NDR_1.
[11/26 01:03:11    127s]   Preferred NanoRoute mode settings: Current
[11/26 01:03:11    127s] -droutePostRouteSpreadWire auto
[11/26 01:03:11    127s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 01:03:11    127s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 01:03:11    127s]       Clock detailed routing...
[11/26 01:03:11    127s]         NanoRoute...
[11/26 01:03:11    127s] % Begin globalDetailRoute (date=11/26 01:03:11, mem=2913.3M)
[11/26 01:03:11    127s] 
[11/26 01:03:11    127s] globalDetailRoute
[11/26 01:03:11    127s] 
[11/26 01:03:11    127s] #Start globalDetailRoute on Wed Nov 26 01:03:11 2025
[11/26 01:03:11    127s] #
[11/26 01:03:11    127s] ### Time Record (globalDetailRoute) is installed.
[11/26 01:03:11    127s] ### Time Record (Pre Callback) is installed.
[11/26 01:03:11    127s] ### Time Record (Pre Callback) is uninstalled.
[11/26 01:03:11    127s] ### Time Record (DB Import) is installed.
[11/26 01:03:11    127s] ### Time Record (Timing Data Generation) is installed.
[11/26 01:03:11    127s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 01:03:11    127s] ### info: trigger incremental rule import ( 1 new NDR ).
[11/26 01:03:11    127s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[11/26 01:03:11    127s] ### Net info: total nets: 2322
[11/26 01:03:11    127s] ### Net info: dirty nets: 0
[11/26 01:03:11    127s] ### Net info: marked as disconnected nets: 0
[11/26 01:03:11    127s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=8)
[11/26 01:03:11    127s] #num needed restored net=0
[11/26 01:03:11    127s] #need_extraction net=0 (total=2322)
[11/26 01:03:11    127s] ### Net info: fully routed nets: 8
[11/26 01:03:11    127s] ### Net info: trivial (< 2 pins) nets: 399
[11/26 01:03:11    127s] ### Net info: unrouted nets: 1915
[11/26 01:03:11    127s] ### Net info: re-extraction nets: 0
[11/26 01:03:11    127s] ### Net info: selected nets: 8
[11/26 01:03:11    127s] ### Net info: ignored nets: 0
[11/26 01:03:11    127s] ### Net info: skip routing nets: 0
[11/26 01:03:11    127s] ### import design signature (5): route=2053987610 fixed_route=1551653257 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=919977081 dirty_area=0 del_dirty_area=0 cell=1675494002 placement=965363407 pin_access=1 inst_pattern=1
[11/26 01:03:11    127s] ### Time Record (DB Import) is uninstalled.
[11/26 01:03:11    127s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[11/26 01:03:11    127s] #
[11/26 01:03:11    127s] #Wire/Via statistics before line assignment ...
[11/26 01:03:11    127s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:03:11    127s] #Total wire length = 6453 um.
[11/26 01:03:11    127s] #Total half perimeter of net bounding box = 1803 um.
[11/26 01:03:11    127s] #Total wire length on LAYER MET1 = 0 um.
[11/26 01:03:11    127s] #Total wire length on LAYER MET2 = 1663 um.
[11/26 01:03:11    127s] #Total wire length on LAYER MET3 = 2544 um.
[11/26 01:03:11    127s] #Total wire length on LAYER MET4 = 2245 um.
[11/26 01:03:11    127s] #Total wire length on LAYER METTP = 1 um.
[11/26 01:03:11    127s] #Total wire length on LAYER METTPL = 0 um.
[11/26 01:03:11    127s] #Total number of vias = 1836
[11/26 01:03:11    127s] #Up-Via Summary (total 1836):
[11/26 01:03:11    127s] #           
[11/26 01:03:11    127s] #-----------------------
[11/26 01:03:11    127s] # MET1              673
[11/26 01:03:11    127s] # MET2              770
[11/26 01:03:11    127s] # MET3              391
[11/26 01:03:11    127s] # MET4                2
[11/26 01:03:11    127s] #-----------------------
[11/26 01:03:11    127s] #                  1836 
[11/26 01:03:11    127s] #
[11/26 01:03:11    127s] ### Time Record (Data Preparation) is installed.
[11/26 01:03:11    127s] #Start routing data preparation on Wed Nov 26 01:03:11 2025
[11/26 01:03:11    127s] #
[11/26 01:03:11    127s] #Minimum voltage of a net in the design = 0.000.
[11/26 01:03:11    127s] #Maximum voltage of a net in the design = 1.980.
[11/26 01:03:11    127s] #Voltage range [0.000 - 1.980] has 2320 nets.
[11/26 01:03:11    127s] #Voltage range [0.000 - 0.000] has 1 net.
[11/26 01:03:11    127s] #Voltage range [1.620 - 1.980] has 1 net.
[11/26 01:03:11    127s] #Build and mark too close pins for the same net.
[11/26 01:03:11    127s] ### Time Record (Cell Pin Access) is installed.
[11/26 01:03:11    127s] #Rebuild pin access data for design.
[11/26 01:03:11    127s] #Initial pin access analysis.
[11/26 01:03:12    130s] #Detail pin access analysis.
[11/26 01:03:12    130s] ### Time Record (Cell Pin Access) is uninstalled.
[11/26 01:03:12    130s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[11/26 01:03:12    130s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/26 01:03:12    130s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/26 01:03:12    130s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/26 01:03:12    130s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[11/26 01:03:12    130s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[11/26 01:03:12    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2935.57 (MB), peak = 3339.32 (MB)
[11/26 01:03:12    130s] #Regenerating Ggrids automatically.
[11/26 01:03:12    130s] #Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
[11/26 01:03:12    130s] #Using automatically generated G-grids.
[11/26 01:03:12    130s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/26 01:03:18    136s] #Done routing data preparation.
[11/26 01:03:18    136s] #cpu time = 00:00:09, elapsed time = 00:00:07, memory = 3003.91 (MB), peak = 3339.32 (MB)
[11/26 01:03:18    136s] ### Time Record (Data Preparation) is uninstalled.
[11/26 01:03:18    136s] #
[11/26 01:03:18    136s] #Connectivity extraction summary:
[11/26 01:03:18    136s] #8 routed net(s) are imported.
[11/26 01:03:18    136s] #398 nets are fixed|skipped|trivial (not extracted).
[11/26 01:03:18    136s] #Total number of nets = 406.
[11/26 01:03:18    136s] ### Total number of dirty nets = 10.
[11/26 01:03:18    136s] #
[11/26 01:03:18    136s] #Data initialization: cpu:00:00:09, real:00:00:07, mem:2.9 GB, peak:3.3 GB --1.24 [12]--
[11/26 01:03:18    136s] 
[11/26 01:03:18    136s] Trim Metal Layers:
[11/26 01:03:18    136s] LayerId::1 widthSet size::5
[11/26 01:03:18    136s] LayerId::2 widthSet size::5
[11/26 01:03:18    136s] LayerId::3 widthSet size::5
[11/26 01:03:18    136s] LayerId::4 widthSet size::5
[11/26 01:03:18    136s] LayerId::5 widthSet size::5
[11/26 01:03:18    136s] LayerId::6 widthSet size::3
[11/26 01:03:18    136s] Updating RC grid for preRoute extraction ...
[11/26 01:03:18    136s] eee: pegSigSF::1.070000
[11/26 01:03:18    136s] Initializing multi-corner capacitance tables ... 
[11/26 01:03:18    136s] Initializing multi-corner resistance tables ...
[11/26 01:03:18    136s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:03:18    136s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 01:03:18    136s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 01:03:18    136s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 01:03:18    136s] eee: l::5 avDens::0.063830 usedTrk::40.850959 availTrk::640.000000 sigTrk::40.850959
[11/26 01:03:18    136s] eee: l::6 avDens::0.281377 usedTrk::94.542523 availTrk::336.000000 sigTrk::94.542523
[11/26 01:03:18    136s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:18    136s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.347049 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.828800 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:03:18    136s] #Successfully loaded pre-route RC model
[11/26 01:03:18    136s] #Enabled timing driven Line Assignment.
[11/26 01:03:18    136s] ### Time Record (Line Assignment) is installed.
[11/26 01:03:18    136s] #
[11/26 01:03:18    136s] #Begin Line Assignment ...
[11/26 01:03:18    136s] #
[11/26 01:03:18    136s] #Begin build data ...
[11/26 01:03:18    136s] #
[11/26 01:03:18    136s] #Distribution of nets:
[11/26 01:03:18    136s] #        1 ( 1         pin),   1007 ( 2         pin),    361 ( 3         pin),
[11/26 01:03:18    136s] #      310 ( 4         pin),     29 ( 5         pin),     18 ( 6         pin),
[11/26 01:03:18    136s] #       13 ( 7         pin),     12 ( 8         pin),     89 ( 9         pin),
[11/26 01:03:18    136s] #       55 (10-19      pin),      1 (20-29      pin),     11 (30-39      pin),
[11/26 01:03:18    136s] #        2 (40-49      pin),      3 (50-59      pin),      2 (60-69      pin),
[11/26 01:03:18    136s] #        3 (70-79      pin),      7 (90-99      pin),      0 (>=2000     pin).
[11/26 01:03:18    136s] #Total: 2322 nets, 1924 non-trivial nets, 8 fully global routed, 8 clocks,
[11/26 01:03:18    136s] #       1 tie-net, 1 net has nondefault rule, 8 nets have layer range,
[11/26 01:03:18    136s] #       8 nets have weight, 8 nets have avoid detour, 8 nets have priority.
[11/26 01:03:18    136s] #
[11/26 01:03:18    136s] #  Rule           #net     #shield
[11/26 01:03:18    136s] #---------------------------------
[11/26 01:03:18    136s] #  NDR_1             1           0
[11/26 01:03:18    136s] #
[11/26 01:03:18    136s] #Nets in 1 layer range:
[11/26 01:03:18    136s] #   (3 MET3  , 4 MET4  ) :        8 ( 0.4%)
[11/26 01:03:18    136s] #
[11/26 01:03:18    136s] #8 nets selected.
[11/26 01:03:18    136s] #
[11/26 01:03:18    136s] #End build data: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.3 GB --1.28 [12]--
[11/26 01:03:18    136s] ### 
[11/26 01:03:18    136s] ### Net length summary before Line Assignment:
[11/26 01:03:18    136s] ### Layer      H-Len   V-Len         Total       #Up-Via
[11/26 01:03:18    136s] ### ----------------------------------------------------
[11/26 01:03:18    136s] ### 1 MET1         0       0       0(  0%)     673( 36%)
[11/26 01:03:18    136s] ### 2 MET2         0    1662    1662( 26%)     784( 42%)
[11/26 01:03:18    136s] ### 3 MET3      2544       0    2544( 39%)     391( 21%)
[11/26 01:03:18    136s] ### 4 MET4         0    2245    2245( 35%)       2(  0%)
[11/26 01:03:18    136s] ### 5 METTP        1       0       1(  0%)       0(  0%)
[11/26 01:03:18    136s] ### 6 METTPL       0       0       0(  0%)       0(  0%)
[11/26 01:03:18    136s] ### ----------------------------------------------------
[11/26 01:03:18    136s] ###             2545    3907    6452          1850      
[11/26 01:03:19    137s] ### 
[11/26 01:03:19    137s] ### Net length and overlap summary after Line Assignment:
[11/26 01:03:19    137s] ### Layer      H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[11/26 01:03:19    137s] ### -----------------------------------------------------------------------------
[11/26 01:03:19    137s] ### 1 MET1        18       0      18(  0%)     673( 40%)    0(  0%)     0(  0.0%)
[11/26 01:03:19    137s] ### 2 MET2         0    1797    1797( 28%)     693( 41%)    0(  0%)     0(  0.0%)
[11/26 01:03:19    137s] ### 3 MET3      2497       0    2497( 38%)     324( 19%)    0(  0%)     0(  0.0%)
[11/26 01:03:19    137s] ### 4 MET4         0    2184    2184( 34%)       0(  0%)    0(  0%)     0(  0.0%)
[11/26 01:03:19    137s] ### 5 METTP        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/26 01:03:19    137s] ### 6 METTPL       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/26 01:03:19    137s] ### -----------------------------------------------------------------------------
[11/26 01:03:19    137s] ###             2516    3981    6497          1690          0           0        
[11/26 01:03:19    137s] #
[11/26 01:03:19    137s] #Line Assignment statistics:
[11/26 01:03:19    137s] #Cpu time = 00:00:01
[11/26 01:03:19    137s] #Elapsed time = 00:00:01
[11/26 01:03:19    137s] #Increased memory = 7.98 (MB)
[11/26 01:03:19    137s] #Total memory = 3038.26 (MB)
[11/26 01:03:19    137s] #Peak memory = 3339.32 (MB)
[11/26 01:03:19    137s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.3 GB --0.97 [12]--
[11/26 01:03:19    137s] #
[11/26 01:03:19    137s] #Begin assignment summary ...
[11/26 01:03:19    137s] #
[11/26 01:03:19    137s] #  Total number of segments             = 1027
[11/26 01:03:19    137s] #  Total number of overlap segments     =    0 (  0.0%)
[11/26 01:03:19    137s] #  Total number of assigned segments    =  456 ( 44.4%)
[11/26 01:03:19    137s] #  Total number of shifted segments     =    4 (  0.4%)
[11/26 01:03:19    137s] #  Average movement of shifted segments =    5.50 tracks
[11/26 01:03:19    137s] #
[11/26 01:03:19    137s] #  Total number of overlaps             =    0
[11/26 01:03:19    137s] #  Total length of overlaps             =    0 um
[11/26 01:03:19    137s] #
[11/26 01:03:19    137s] #End assignment summary.
[11/26 01:03:19    137s] ### Time Record (Line Assignment) is uninstalled.
[11/26 01:03:19    137s] #
[11/26 01:03:19    137s] #Wire/Via statistics after line assignment ...
[11/26 01:03:19    137s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:03:19    137s] #Total wire length = 6497 um.
[11/26 01:03:19    137s] #Total half perimeter of net bounding box = 1803 um.
[11/26 01:03:19    137s] #Total wire length on LAYER MET1 = 18 um.
[11/26 01:03:19    137s] #Total wire length on LAYER MET2 = 1797 um.
[11/26 01:03:19    137s] #Total wire length on LAYER MET3 = 2498 um.
[11/26 01:03:19    137s] #Total wire length on LAYER MET4 = 2184 um.
[11/26 01:03:19    137s] #Total wire length on LAYER METTP = 0 um.
[11/26 01:03:19    137s] #Total wire length on LAYER METTPL = 0 um.
[11/26 01:03:19    137s] #Total number of vias = 1690
[11/26 01:03:19    137s] #Up-Via Summary (total 1690):
[11/26 01:03:19    137s] #           
[11/26 01:03:19    137s] #-----------------------
[11/26 01:03:19    137s] # MET1              673
[11/26 01:03:19    137s] # MET2              693
[11/26 01:03:19    137s] # MET3              324
[11/26 01:03:19    137s] #-----------------------
[11/26 01:03:19    137s] #                  1690 
[11/26 01:03:19    137s] #
[11/26 01:03:19    137s] #Routing data preparation, pin analysis, line assignment statistics:
[11/26 01:03:19    137s] #Cpu time = 00:00:10
[11/26 01:03:19    137s] #Elapsed time = 00:00:08
[11/26 01:03:19    137s] #Increased memory = 91.77 (MB)
[11/26 01:03:19    137s] #Total memory = 3019.88 (MB)
[11/26 01:03:19    137s] #Peak memory = 3339.32 (MB)
[11/26 01:03:19    137s] #RTESIG:78da9592314fc330108599f915a7b4439068f1d971e20c2c48ac802a60ad4ce346118e8d
[11/26 01:03:19    137s] #       6207d47f8f032ca060b7decefa7c7eefdd2d96cfb71bc828ae195f39c4628b70b7a194d4
[11/26 01:03:19    137s] #       48579490e28ae216f9eae9263b5f2cef1f1e2964209deb5ab3ed6da3ae77daee5ec1777d
[11/26 01:03:19    137s] #       67daef1bcc20777e08f5258c4e0de094f7a1baf86950811f4605f98bb57a96c082c15e6a
[11/26 01:03:19    137s] #       176328134009e49df1aa55c33c538bdf7d9a83917db78346ede5a8fd1f9cb132a58c8b60
[11/26 01:03:19    137s] #       dfdb37ab6d7b006d83e58f6e5071c315098f12a1200950ca332215bf14c6fde094e32938
[11/26 01:03:19    137s] #       2727e1024316810fce9419fb79c9d39c52e3e6650d75b52ec97420df6b2bfd3c59550cb2
[11/26 01:03:19    137s] #       af98a29f56411af2f872a0e0a1d73b4bcc454c13775e9a460e4df45321423f634d541a45
[11/26 01:03:19    137s] #       64a93c2856457aff43164740a23c06aad310a5c1ddbf599d7d028417525d
[11/26 01:03:19    137s] #
[11/26 01:03:19    137s] #Skip comparing routing design signature in db-snapshot flow
[11/26 01:03:19    137s] #Using multithreading with 12 threads.
[11/26 01:03:19    137s] ### Time Record (Detail Routing) is installed.
[11/26 01:03:19    137s] ### drc_pitch = 8510 (  8.5100 um) drc_range = 5505 (  5.5050 um) route_pitch = 8510 (  8.5100 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[11/26 01:03:19    137s] #
[11/26 01:03:19    137s] #Start Detail Routing..
[11/26 01:03:19    137s] #start initial detail routing ...
[11/26 01:03:19    137s] ### Design has 10 dirty nets
[11/26 01:03:21    143s] ### Routing stats: routing = 100.00%
[11/26 01:03:21    143s] #   number of violations = 2
[11/26 01:03:21    143s] #
[11/26 01:03:21    143s] #    By Layer and Type :
[11/26 01:03:21    143s] #	         MetSpc   Totals
[11/26 01:03:21    143s] #	MET1          2        2
[11/26 01:03:21    143s] #	Totals        2        2
[11/26 01:03:21    143s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3061.00 (MB), peak = 3339.32 (MB)
[11/26 01:03:21    143s] #start 1st optimization iteration ...
[11/26 01:03:21    143s] ### Routing stats: routing = 100.00%
[11/26 01:03:21    143s] #   number of violations = 0
[11/26 01:03:21    143s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3058.34 (MB), peak = 3339.32 (MB)
[11/26 01:03:21    143s] #Complete Detail Routing.
[11/26 01:03:21    143s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:03:21    143s] #Total wire length = 7850 um.
[11/26 01:03:21    143s] #Total half perimeter of net bounding box = 1803 um.
[11/26 01:03:21    143s] #Total wire length on LAYER MET1 = 0 um.
[11/26 01:03:21    143s] #Total wire length on LAYER MET2 = 1189 um.
[11/26 01:03:21    143s] #Total wire length on LAYER MET3 = 3591 um.
[11/26 01:03:21    143s] #Total wire length on LAYER MET4 = 3070 um.
[11/26 01:03:21    143s] #Total wire length on LAYER METTP = 0 um.
[11/26 01:03:21    143s] #Total wire length on LAYER METTPL = 0 um.
[11/26 01:03:21    143s] #Total number of vias = 1685
[11/26 01:03:21    143s] #Up-Via Summary (total 1685):
[11/26 01:03:21    143s] #           
[11/26 01:03:21    143s] #-----------------------
[11/26 01:03:21    143s] # MET1              673
[11/26 01:03:21    143s] # MET2              569
[11/26 01:03:21    143s] # MET3              443
[11/26 01:03:21    143s] #-----------------------
[11/26 01:03:21    143s] #                  1685 
[11/26 01:03:21    143s] #
[11/26 01:03:21    143s] #Total number of DRC violations = 0
[11/26 01:03:21    143s] ### Time Record (Detail Routing) is uninstalled.
[11/26 01:03:21    143s] #Cpu time = 00:00:06
[11/26 01:03:21    143s] #Elapsed time = 00:00:02
[11/26 01:03:21    143s] #Increased memory = 38.43 (MB)
[11/26 01:03:21    143s] #Total memory = 3058.32 (MB)
[11/26 01:03:21    143s] #Peak memory = 3339.32 (MB)
[11/26 01:03:21    143s] #Skip updating routing design signature in db-snapshot flow
[11/26 01:03:21    143s] #detailRoute Statistics:
[11/26 01:03:21    143s] #Cpu time = 00:00:06
[11/26 01:03:21    143s] #Elapsed time = 00:00:02
[11/26 01:03:21    143s] #Increased memory = 38.43 (MB)
[11/26 01:03:21    143s] #Total memory = 3058.32 (MB)
[11/26 01:03:21    143s] #Peak memory = 3339.32 (MB)
[11/26 01:03:21    143s] ### Time Record (DB Export) is installed.
[11/26 01:03:21    143s] ### export design design signature (12): route=942028576 fixed_route=1551653257 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=984348554 dirty_area=0 del_dirty_area=0 cell=1675494002 placement=965363407 pin_access=1449577848 inst_pattern=1
[11/26 01:03:21    143s] #	no debugging net set
[11/26 01:03:21    143s] ### Time Record (DB Export) is uninstalled.
[11/26 01:03:21    143s] ### Time Record (Post Callback) is installed.
[11/26 01:03:21    143s] ### Time Record (Post Callback) is uninstalled.
[11/26 01:03:21    143s] #
[11/26 01:03:21    143s] #globalDetailRoute statistics:
[11/26 01:03:21    143s] #Cpu time = 00:00:16
[11/26 01:03:21    143s] #Elapsed time = 00:00:10
[11/26 01:03:21    143s] #Increased memory = 111.97 (MB)
[11/26 01:03:21    143s] #Total memory = 3025.75 (MB)
[11/26 01:03:21    143s] #Peak memory = 3339.32 (MB)
[11/26 01:03:21    143s] #Number of warnings = 0
[11/26 01:03:21    143s] #Total number of warnings = 0
[11/26 01:03:21    143s] #Number of fails = 0
[11/26 01:03:21    143s] #Total number of fails = 0
[11/26 01:03:21    143s] #Complete globalDetailRoute on Wed Nov 26 01:03:21 2025
[11/26 01:03:21    143s] #
[11/26 01:03:21    143s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1449577848 inst_pattern=1
[11/26 01:03:21    143s] ### Time Record (globalDetailRoute) is uninstalled.
[11/26 01:03:21    143s] ### 
[11/26 01:03:21    143s] ###   Scalability Statistics
[11/26 01:03:21    143s] ### 
[11/26 01:03:21    143s] ### --------------------------------+----------------+----------------+----------------+
[11/26 01:03:21    143s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/26 01:03:21    143s] ### --------------------------------+----------------+----------------+----------------+
[11/26 01:03:21    143s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/26 01:03:21    143s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/26 01:03:21    143s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/26 01:03:21    143s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/26 01:03:21    143s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/26 01:03:21    143s] ###   Cell Pin Access               |        00:00:02|        00:00:01|             1.0|
[11/26 01:03:21    143s] ###   Data Preparation              |        00:00:06|        00:00:06|             1.0|
[11/26 01:03:21    143s] ###   Detail Routing                |        00:00:06|        00:00:02|             3.5|
[11/26 01:03:21    143s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[11/26 01:03:21    143s] ###   Entire Command                |        00:00:16|        00:00:10|             1.6|
[11/26 01:03:21    143s] ### --------------------------------+----------------+----------------+----------------+
[11/26 01:03:21    143s] ### 
[11/26 01:03:21    143s] % End globalDetailRoute (date=11/26 01:03:21, total cpu=0:00:16.0, real=0:00:10.0, peak res=3339.3M, current mem=3002.8M)
[11/26 01:03:21    143s]         NanoRoute done. (took cpu=0:00:16.1 real=0:00:09.9)
[11/26 01:03:21    143s]       Clock detailed routing done.
[11/26 01:03:21    143s] Skipping check of guided vs. routed net lengths.
[11/26 01:03:21    143s] Set FIXED routing status on 8 net(s)
[11/26 01:03:21    143s] Set FIXED placed status on 7 instance(s)
[11/26 01:03:21    143s]       Route Remaining Unrouted Nets...
[11/26 01:03:21    143s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/26 01:03:21    143s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4353.6M, EPOCH TIME: 1764111801.515272
[11/26 01:03:21    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:21    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:21    143s] All LLGs are deleted
[11/26 01:03:21    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:21    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:21    143s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4353.6M, EPOCH TIME: 1764111801.515393
[11/26 01:03:21    143s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4353.6M, EPOCH TIME: 1764111801.515445
[11/26 01:03:21    143s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4353.6M, EPOCH TIME: 1764111801.515637
[11/26 01:03:21    143s] ### Creating LA Mngr. totSessionCpu=0:02:24 mem=4353.6M
[11/26 01:03:21    143s] ### Creating LA Mngr, finished. totSessionCpu=0:02:24 mem=4353.6M
[11/26 01:03:21    143s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4353.62 MB )
[11/26 01:03:21    143s] (I)      ==================== Layers =====================
[11/26 01:03:21    143s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:21    143s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:03:21    143s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:21    143s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:03:21    143s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:03:21    143s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:03:21    143s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:03:21    143s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:03:21    143s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:03:21    143s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:03:21    143s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:03:21    143s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:03:21    143s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:03:21    143s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:03:21    143s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:21    143s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:03:21    143s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:03:21    143s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:03:21    143s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:03:21    143s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:03:21    143s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:03:21    143s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:03:21    143s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:21    143s] (I)      Started Import and model ( Curr Mem: 4353.62 MB )
[11/26 01:03:21    143s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:21    143s] (I)      == Non-default Options ==
[11/26 01:03:21    143s] (I)      Honor MSV route constraint                         : true
[11/26 01:03:21    143s] (I)      Maximum routing layer                              : 6
[11/26 01:03:21    143s] (I)      Number of threads                                  : 12
[11/26 01:03:21    143s] (I)      Method to set GCell size                           : row
[11/26 01:03:21    143s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:03:21    143s] (I)      Use row-based GCell size
[11/26 01:03:21    143s] (I)      Use row-based GCell align
[11/26 01:03:21    143s] (I)      layer 0 area = 202000
[11/26 01:03:21    143s] (I)      layer 1 area = 202000
[11/26 01:03:21    143s] (I)      layer 2 area = 202000
[11/26 01:03:21    143s] (I)      layer 3 area = 202000
[11/26 01:03:21    143s] (I)      layer 4 area = 562000
[11/26 01:03:21    143s] (I)      layer 5 area = 10000000
[11/26 01:03:21    143s] (I)      GCell unit size   : 4480
[11/26 01:03:21    143s] (I)      GCell multiplier  : 1
[11/26 01:03:21    143s] (I)      GCell row height  : 4480
[11/26 01:03:21    143s] (I)      Actual row height : 4480
[11/26 01:03:21    143s] (I)      GCell align ref   : 15120 15120
[11/26 01:03:21    143s] [NR-eGR] Track table information for default rule: 
[11/26 01:03:21    143s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:03:21    143s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:03:21    143s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:03:21    143s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:03:21    143s] [NR-eGR] METTP has single uniform track structure
[11/26 01:03:21    143s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:03:21    143s] (I)      ================= Default via =================
[11/26 01:03:21    143s] (I)      +---+--------------------+--------------------+
[11/26 01:03:21    143s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[11/26 01:03:21    143s] (I)      +---+--------------------+--------------------+
[11/26 01:03:21    143s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[11/26 01:03:21    143s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[11/26 01:03:21    143s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[11/26 01:03:21    143s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[11/26 01:03:21    143s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[11/26 01:03:21    143s] (I)      +---+--------------------+--------------------+
[11/26 01:03:21    143s] [NR-eGR] Read 2709 PG shapes
[11/26 01:03:21    143s] [NR-eGR] Read 0 clock shapes
[11/26 01:03:21    143s] [NR-eGR] Read 0 other shapes
[11/26 01:03:21    143s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:03:21    143s] [NR-eGR] #Instance Blockages : 0
[11/26 01:03:21    143s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:03:21    143s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:03:21    143s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:03:21    143s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:03:21    143s] [NR-eGR] #Other Blockages    : 0
[11/26 01:03:21    143s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:03:21    143s] [NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 2172
[11/26 01:03:21    143s] [NR-eGR] Read 1923 nets ( ignored 8 )
[11/26 01:03:21    143s] (I)      Read net coloring for 3 partition with 1 color combinations for 1915 nets
[11/26 01:03:21    143s] (I)      early_global_route_priority property id does not exist.
[11/26 01:03:21    143s] (I)      Read Num Blocks=2709  Num Prerouted Wires=2172  Num CS=0
[11/26 01:03:21    143s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 970
[11/26 01:03:21    143s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 987
[11/26 01:03:21    143s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 215
[11/26 01:03:21    143s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:03:21    143s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:03:21    143s] (I)      Number of ignored nets                =      8
[11/26 01:03:21    143s] (I)      Number of connected nets              =      0
[11/26 01:03:21    143s] (I)      Number of fixed nets                  =      8.  Ignored: Yes
[11/26 01:03:21    143s] (I)      Number of clock nets                  =      8.  Ignored: No
[11/26 01:03:21    143s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:03:21    143s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:03:21    143s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:03:21    143s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:03:21    143s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:03:21    143s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:03:21    143s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:03:21    143s] (I)      Ndr track 0 does not exist
[11/26 01:03:21    143s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:03:21    143s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:03:21    143s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:03:21    143s] (I)      Site width          :   560  (dbu)
[11/26 01:03:21    143s] (I)      Row height          :  4480  (dbu)
[11/26 01:03:21    143s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:03:21    143s] (I)      GCell width         :  4480  (dbu)
[11/26 01:03:21    143s] (I)      GCell height        :  4480  (dbu)
[11/26 01:03:21    143s] (I)      Grid                :    72    65     6
[11/26 01:03:21    143s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:03:21    143s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:03:21    143s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:03:21    143s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:03:21    143s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:03:21    143s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:03:21    143s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:03:21    143s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:03:21    143s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:03:21    143s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:03:21    143s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:03:21    143s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:03:21    143s] (I)      --------------------------------------------------------
[11/26 01:03:21    143s] 
[11/26 01:03:21    143s] [NR-eGR] ============ Routing rule table ============
[11/26 01:03:21    143s] [NR-eGR] Rule id: 0  Nets: 1915
[11/26 01:03:21    143s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:03:21    143s] (I)                    Layer    2    3    4     5     6 
[11/26 01:03:21    143s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:03:21    143s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:03:21    143s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:03:21    143s] [NR-eGR] ========================================
[11/26 01:03:21    143s] [NR-eGR] 
[11/26 01:03:21    143s] (I)      =============== Blocked Tracks ===============
[11/26 01:03:21    143s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:21    143s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:03:21    143s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:21    143s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:03:21    143s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:03:21    143s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:03:21    143s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:03:21    143s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:03:21    143s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:03:21    143s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:21    143s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4369.62 MB )
[11/26 01:03:21    143s] (I)      Reset routing kernel
[11/26 01:03:21    143s] (I)      Started Global Routing ( Curr Mem: 4369.62 MB )
[11/26 01:03:21    143s] (I)      totalPins=7212  totalGlobalPin=7021 (97.35%)
[11/26 01:03:21    143s] (I)      total 2D Cap : 126283 = (52459 H, 73824 V)
[11/26 01:03:21    143s] [NR-eGR] Layer group 1: route 1915 net(s) in layer range [2, 6]
[11/26 01:03:21    143s] (I)      
[11/26 01:03:21    143s] (I)      ============  Phase 1a Route ============
[11/26 01:03:21    143s] (I)      Usage: 18858 = (9115 H, 9743 V) = (17.38% H, 13.20% V) = (4.084e+04um H, 4.365e+04um V)
[11/26 01:03:21    143s] (I)      
[11/26 01:03:21    143s] (I)      ============  Phase 1b Route ============
[11/26 01:03:21    143s] (I)      Usage: 18857 = (9115 H, 9742 V) = (17.38% H, 13.20% V) = (4.084e+04um H, 4.364e+04um V)
[11/26 01:03:21    143s] (I)      Overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 8.447936e+04um
[11/26 01:03:21    143s] (I)      Congestion metric : 0.05%H 0.00%V, 0.05%HV
[11/26 01:03:21    143s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:03:21    143s] (I)      
[11/26 01:03:21    143s] (I)      ============  Phase 1c Route ============
[11/26 01:03:21    143s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:21    143s] (I)      Usage: 18858 = (9115 H, 9743 V) = (17.38% H, 13.20% V) = (4.084e+04um H, 4.365e+04um V)
[11/26 01:03:21    143s] (I)      
[11/26 01:03:21    143s] (I)      ============  Phase 1d Route ============
[11/26 01:03:21    143s] (I)      Usage: 18857 = (9115 H, 9742 V) = (17.38% H, 13.20% V) = (4.084e+04um H, 4.364e+04um V)
[11/26 01:03:21    143s] (I)      
[11/26 01:03:21    143s] (I)      ============  Phase 1e Route ============
[11/26 01:03:21    143s] (I)      Usage: 18857 = (9115 H, 9742 V) = (17.38% H, 13.20% V) = (4.084e+04um H, 4.364e+04um V)
[11/26 01:03:21    143s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.447936e+04um
[11/26 01:03:21    143s] (I)      
[11/26 01:03:21    143s] (I)      ============  Phase 1l Route ============
[11/26 01:03:21    143s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 01:03:21    143s] (I)      Layer  2:      35211     10743         4           0       36864    ( 0.00%) 
[11/26 01:03:21    143s] (I)      Layer  3:      35903     10112         0           0       36920    ( 0.00%) 
[11/26 01:03:21    143s] (I)      Layer  4:      35211      3263         4           0       36864    ( 0.00%) 
[11/26 01:03:21    143s] (I)      Layer  5:      16045       152         8         284       18176    ( 1.54%) 
[11/26 01:03:21    143s] (I)      Layer  6:       2700         0         0        1526        2160    (41.41%) 
[11/26 01:03:21    143s] (I)      Total:        125070     24270        16        1810      130984    ( 1.36%) 
[11/26 01:03:21    143s] (I)      
[11/26 01:03:21    143s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:03:21    143s] [NR-eGR]                        OverCon           OverCon            
[11/26 01:03:21    143s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 01:03:21    143s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 01:03:21    143s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:03:21    143s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:21    143s] [NR-eGR]    MET2 ( 2)         3( 0.07%)         0( 0.00%)   ( 0.07%) 
[11/26 01:03:21    143s] [NR-eGR]    MET3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:21    143s] [NR-eGR]    MET4 ( 4)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/26 01:03:21    143s] [NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[11/26 01:03:21    143s] [NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:21    143s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:03:21    143s] [NR-eGR]        Total         5( 0.02%)         2( 0.01%)   ( 0.03%) 
[11/26 01:03:21    143s] [NR-eGR] 
[11/26 01:03:21    143s] (I)      Finished Global Routing ( CPU: 0.13 sec, Real: 0.08 sec, Curr Mem: 4377.62 MB )
[11/26 01:03:21    143s] (I)      total 2D Cap : 126890 = (52640 H, 74250 V)
[11/26 01:03:21    143s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[11/26 01:03:21    143s] (I)      ============= Track Assignment ============
[11/26 01:03:21    143s] (I)      Started Track Assignment (12T) ( Curr Mem: 4377.62 MB )
[11/26 01:03:21    143s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/26 01:03:21    143s] (I)      Run Multi-thread track assignment
[11/26 01:03:21    143s] (I)      Finished Track Assignment (12T) ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 4377.62 MB )
[11/26 01:03:21    143s] (I)      Started Export ( Curr Mem: 4377.62 MB )
[11/26 01:03:21    143s] [NR-eGR]                 Length (um)   Vias 
[11/26 01:03:21    143s] [NR-eGR] -----------------------------------
[11/26 01:03:21    143s] [NR-eGR]  MET1    (1H)             0   7586 
[11/26 01:03:21    143s] [NR-eGR]  MET2    (2V)         37238  11206 
[11/26 01:03:21    143s] [NR-eGR]  MET3    (3H)         45428   1326 
[11/26 01:03:21    143s] [NR-eGR]  MET4    (4V)         14098     64 
[11/26 01:03:21    143s] [NR-eGR]  METTP   (5H)           654      6 
[11/26 01:03:21    143s] [NR-eGR]  METTPL  (6V)             4      0 
[11/26 01:03:21    143s] [NR-eGR] -----------------------------------
[11/26 01:03:21    143s] [NR-eGR]          Total        97421  20188 
[11/26 01:03:21    143s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:21    143s] [NR-eGR] Total half perimeter of net bounding box: 72862um
[11/26 01:03:21    143s] [NR-eGR] Total length: 97421um, number of vias: 20188
[11/26 01:03:21    143s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:21    143s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/26 01:03:21    143s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:21    143s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4369.62 MB )
[11/26 01:03:21    143s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.15 sec, Curr Mem: 4349.62 MB )
[11/26 01:03:21    143s] (I)      ==================================== Runtime Summary =====================================
[11/26 01:03:21    143s] (I)       Step                                         %      Start     Finish      Real       CPU 
[11/26 01:03:21    143s] (I)      ------------------------------------------------------------------------------------------
[11/26 01:03:21    143s] (I)       Early Global Route kernel              100.00%  74.23 sec  74.38 sec  0.15 sec  0.23 sec 
[11/26 01:03:21    143s] (I)       +-Import and model                      13.38%  74.24 sec  74.26 sec  0.02 sec  0.02 sec 
[11/26 01:03:21    143s] (I)       | +-Create place DB                      4.68%  74.24 sec  74.24 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | +-Import place data                  4.62%  74.24 sec  74.24 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | | +-Read instances and placement     1.55%  74.24 sec  74.24 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | +-Read nets                        2.95%  74.24 sec  74.24 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | +-Create route DB                      6.47%  74.24 sec  74.25 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | +-Import route data (12T)            6.27%  74.24 sec  74.25 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | | +-Read blockages ( Layer 2-6 )     1.09%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | | +-Read routing blockages         0.00%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | | +-Read instance blockages        0.35%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | | +-Read PG blockages              0.25%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | | +-Read clock blockages           0.02%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | | +-Read other blockages           0.02%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | | +-Read halo blockages            0.02%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | | +-Read boundary cut boxes        0.00%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | +-Read blackboxes                  0.01%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | +-Read prerouted                   0.53%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | +-Read unlegalized nets            0.10%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | +-Read nets                        0.53%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | +-Reading MSV/Partition Data       0.76%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | | +-Read Net Coloring              0.70%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | +-Set up via pillars               0.01%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | +-Initialize 3D grid graph         0.07%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | +-Model blockage capacity          1.23%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | | +-Initialize 3D capacity         1.10%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | +-Read aux data                        0.00%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | +-Others data preparation              0.11%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | +-Create route kernel                  1.60%  74.25 sec  74.26 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       +-Global Routing                        53.73%  74.26 sec  74.34 sec  0.08 sec  0.13 sec 
[11/26 01:03:21    143s] (I)       | +-Initialization                       0.34%  74.26 sec  74.26 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | +-Net group 1                         52.04%  74.26 sec  74.34 sec  0.08 sec  0.13 sec 
[11/26 01:03:21    143s] (I)       | | +-Generate topology (12T)            3.12%  74.26 sec  74.26 sec  0.00 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | +-Phase 1a                           4.84%  74.26 sec  74.27 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | | +-Pattern routing (12T)            4.34%  74.26 sec  74.27 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | | +-Add via demand to 2D             0.33%  74.27 sec  74.27 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | +-Phase 1b                           3.70%  74.27 sec  74.28 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | | +-Monotonic routing (12T)          3.54%  74.27 sec  74.28 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | +-Phase 1c                           9.37%  74.28 sec  74.29 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | | +-Two level Routing                9.28%  74.28 sec  74.29 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | | | +-Two Level Routing (Regular)    3.94%  74.28 sec  74.28 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | | | +-Two Level Routing (Strong)     5.17%  74.28 sec  74.29 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | +-Phase 1d                           8.79%  74.29 sec  74.30 sec  0.01 sec  0.02 sec 
[11/26 01:03:21    143s] (I)       | | | +-Detoured routing (12T)           8.67%  74.29 sec  74.30 sec  0.01 sec  0.02 sec 
[11/26 01:03:21    143s] (I)       | | +-Phase 1e                           0.11%  74.30 sec  74.30 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | | +-Route legalization               0.00%  74.30 sec  74.30 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | | +-Phase 1l                          21.17%  74.30 sec  74.34 sec  0.03 sec  0.07 sec 
[11/26 01:03:21    143s] (I)       | | | +-Layer assignment (12T)          20.85%  74.30 sec  74.34 sec  0.03 sec  0.07 sec 
[11/26 01:03:21    143s] (I)       | +-Clean cong LA                        0.00%  74.34 sec  74.34 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       +-Export 3D cong map                     0.65%  74.34 sec  74.34 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | +-Export 2D cong map                   0.11%  74.34 sec  74.34 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       +-Extract Global 3D Wires                0.38%  74.34 sec  74.34 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       +-Track Assignment (12T)                12.12%  74.34 sec  74.36 sec  0.02 sec  0.04 sec 
[11/26 01:03:21    143s] (I)       | +-Initialization                       0.09%  74.34 sec  74.34 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | +-Track Assignment Kernel             11.83%  74.34 sec  74.36 sec  0.02 sec  0.04 sec 
[11/26 01:03:21    143s] (I)       | +-Free Memory                          0.01%  74.36 sec  74.36 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       +-Export                                15.72%  74.36 sec  74.38 sec  0.02 sec  0.02 sec 
[11/26 01:03:21    143s] (I)       | +-Export DB wires                      8.09%  74.36 sec  74.37 sec  0.01 sec  0.02 sec 
[11/26 01:03:21    143s] (I)       | | +-Export all nets (12T)              5.10%  74.36 sec  74.37 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | | +-Set wire vias (12T)                2.50%  74.37 sec  74.37 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | +-Report wirelength                    3.69%  74.37 sec  74.38 sec  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)       | +-Update net boxes                     3.63%  74.38 sec  74.38 sec  0.01 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       | +-Update timing                        0.00%  74.38 sec  74.38 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)       +-Postprocess design                     1.04%  74.38 sec  74.38 sec  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)      ==================== Summary by functions =====================
[11/26 01:03:21    143s] (I)       Lv  Step                                %      Real       CPU 
[11/26 01:03:21    143s] (I)      ---------------------------------------------------------------
[11/26 01:03:21    143s] (I)        0  Early Global Route kernel     100.00%  0.15 sec  0.23 sec 
[11/26 01:03:21    143s] (I)        1  Global Routing                 53.73%  0.08 sec  0.13 sec 
[11/26 01:03:21    143s] (I)        1  Export                         15.72%  0.02 sec  0.02 sec 
[11/26 01:03:21    143s] (I)        1  Import and model               13.38%  0.02 sec  0.02 sec 
[11/26 01:03:21    143s] (I)        1  Track Assignment (12T)         12.12%  0.02 sec  0.04 sec 
[11/26 01:03:21    143s] (I)        1  Postprocess design              1.04%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        1  Export 3D cong map              0.65%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        1  Extract Global 3D Wires         0.38%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        2  Net group 1                    52.04%  0.08 sec  0.13 sec 
[11/26 01:03:21    143s] (I)        2  Track Assignment Kernel        11.83%  0.02 sec  0.04 sec 
[11/26 01:03:21    143s] (I)        2  Export DB wires                 8.09%  0.01 sec  0.02 sec 
[11/26 01:03:21    143s] (I)        2  Create route DB                 6.47%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        2  Create place DB                 4.68%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        2  Report wirelength               3.69%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        2  Update net boxes                3.63%  0.01 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        2  Create route kernel             1.60%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        2  Initialization                  0.44%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        2  Export 2D cong map              0.11%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        2  Others data preparation         0.11%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        3  Phase 1l                       21.17%  0.03 sec  0.07 sec 
[11/26 01:03:21    143s] (I)        3  Phase 1c                        9.37%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        3  Phase 1d                        8.79%  0.01 sec  0.02 sec 
[11/26 01:03:21    143s] (I)        3  Import route data (12T)         6.27%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        3  Export all nets (12T)           5.10%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        3  Phase 1a                        4.84%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        3  Import place data               4.62%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        3  Phase 1b                        3.70%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        3  Generate topology (12T)         3.12%  0.00 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        3  Set wire vias (12T)             2.50%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        3  Phase 1e                        0.11%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        4  Layer assignment (12T)         20.85%  0.03 sec  0.07 sec 
[11/26 01:03:21    143s] (I)        4  Two level Routing               9.28%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        4  Detoured routing (12T)          8.67%  0.01 sec  0.02 sec 
[11/26 01:03:21    143s] (I)        4  Pattern routing (12T)           4.34%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        4  Monotonic routing (12T)         3.54%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        4  Read nets                       3.48%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        4  Read instances and placement    1.55%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        4  Model blockage capacity         1.23%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        4  Read blockages ( Layer 2-6 )    1.09%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        4  Reading MSV/Partition Data      0.76%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        4  Read prerouted                  0.53%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        4  Add via demand to 2D            0.33%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        4  Read unlegalized nets           0.10%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        4  Initialize 3D grid graph        0.07%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        5  Two Level Routing (Strong)      5.17%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        5  Two Level Routing (Regular)     3.94%  0.01 sec  0.01 sec 
[11/26 01:03:21    143s] (I)        5  Initialize 3D capacity          1.10%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        5  Read Net Coloring               0.70%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        5  Read instance blockages         0.35%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        5  Read PG blockages               0.25%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[11/26 01:03:21    143s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 01:03:21    143s]     Routing using NR in eGR->NR Step done.
[11/26 01:03:21    143s] Net route status summary:
[11/26 01:03:21    143s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:21    143s]   Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:21    143s] 
[11/26 01:03:21    143s] CCOPT: Done with clock implementation routing.
[11/26 01:03:21    143s] 
[11/26 01:03:21    143s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:16.6 real=0:00:10.4)
[11/26 01:03:21    143s]   Clock implementation routing done.
[11/26 01:03:21    143s]   Leaving CCOpt scope - extractRC...
[11/26 01:03:21    143s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/26 01:03:21    143s] Extraction called for design 'I2CAndMemory' of instances=1863 and nets=2322 using extraction engine 'preRoute' .
[11/26 01:03:21    143s] PreRoute RC Extraction called for design I2CAndMemory.
[11/26 01:03:21    143s] RC Extraction called in multi-corner(3) mode.
[11/26 01:03:21    143s] RCMode: PreRoute
[11/26 01:03:21    143s]       RC Corner Indexes            0       1       2   
[11/26 01:03:21    143s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:03:21    143s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:21    143s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:21    143s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:21    143s] Shrink Factor                : 1.00000
[11/26 01:03:21    143s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 01:03:21    143s] Using capacitance table file ...
[11/26 01:03:21    143s] 
[11/26 01:03:21    143s] Trim Metal Layers:
[11/26 01:03:21    143s] LayerId::1 widthSet size::5
[11/26 01:03:21    143s] LayerId::2 widthSet size::5
[11/26 01:03:21    143s] LayerId::3 widthSet size::5
[11/26 01:03:21    143s] LayerId::4 widthSet size::5
[11/26 01:03:21    143s] LayerId::5 widthSet size::5
[11/26 01:03:21    143s] LayerId::6 widthSet size::3
[11/26 01:03:21    143s] Updating RC grid for preRoute extraction ...
[11/26 01:03:21    143s] eee: pegSigSF::1.070000
[11/26 01:03:21    143s] Initializing multi-corner capacitance tables ... 
[11/26 01:03:21    143s] Initializing multi-corner resistance tables ...
[11/26 01:03:21    143s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:03:21    143s] eee: l::2 avDens::0.221034 usedTrk::866.454757 availTrk::3920.000000 sigTrk::866.454757
[11/26 01:03:21    143s] eee: l::3 avDens::0.246939 usedTrk::1086.531314 availTrk::4400.000000 sigTrk::1086.531314
[11/26 01:03:21    143s] eee: l::4 avDens::0.079069 usedTrk::335.252498 availTrk::4240.000000 sigTrk::335.252498
[11/26 01:03:21    143s] eee: l::5 avDens::0.039437 usedTrk::56.789709 availTrk::1440.000000 sigTrk::56.789709
[11/26 01:03:21    143s] eee: l::6 avDens::0.269225 usedTrk::94.767277 availTrk::352.000000 sigTrk::94.767277
[11/26 01:03:21    143s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:21    143s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.313096 uaWl=1.000000 uaWlH=0.130462 aWlH=0.000000 lMod=0 pMax=0.828700 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:03:21    143s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4349.625M)
[11/26 01:03:21    143s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/26 01:03:21    143s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:21    143s]   Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:03:21    143s] End AAE Lib Interpolated Model. (MEM=4349.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:21    144s]   Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:03:21    144s]   Clock DAG stats after routing clock trees:
[11/26 01:03:21    144s]     cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:21    144s]     sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:21    144s]     misc counts      : r=1, pp=0
[11/26 01:03:21    144s]     cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:21    144s]     cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:21    144s]     sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:21    144s]     wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
[11/26 01:03:21    144s]     wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
[11/26 01:03:21    144s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:21    144s]   Clock DAG net violations after routing clock trees: none
[11/26 01:03:21    144s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/26 01:03:21    144s]     Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:21    144s]     Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:21    144s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/26 01:03:21    144s]      Bufs: BUHDX12: 7 
[11/26 01:03:21    144s]   Clock DAG hash after routing clock trees: 11644373942246920591 14905476479957899380
[11/26 01:03:21    144s]   CTS services accumulated run-time stats after routing clock trees:
[11/26 01:03:21    144s]     delay calculator: calls=6496, total_wall_time=0.754s, mean_wall_time=0.116ms
[11/26 01:03:21    144s]     legalizer: calls=477, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:21    144s]     steiner router: calls=6392, total_wall_time=0.386s, mean_wall_time=0.060ms
[11/26 01:03:21    144s]   Primary reporting skew groups after routing clock trees:
[11/26 01:03:21    144s]     skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:21    144s]         min path sink: mem_inst/DAC_out_reg[19][5]/C
[11/26 01:03:21    144s]         max path sink: mem_inst/registers_en_reg[13]/CN
[11/26 01:03:21    144s]   Skew group summary after routing clock trees:
[11/26 01:03:21    144s]     skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:21    144s]     skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:21    144s]   CCOpt::Phase::Routing done. (took cpu=0:00:16.9 real=0:00:10.6)
[11/26 01:03:21    144s]   CCOpt::Phase::PostConditioning...
[11/26 01:03:21    144s]   Leaving CCOpt scope - Initializing placement interface...
[11/26 01:03:21    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:5655.2M, EPOCH TIME: 1764111801.892116
[11/26 01:03:21    144s] Processing tracks to init pin-track alignment.
[11/26 01:03:21    144s] z: 2, totalTracks: 1
[11/26 01:03:21    144s] z: 4, totalTracks: 1
[11/26 01:03:21    144s] z: 6, totalTracks: 1
[11/26 01:03:21    144s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:21    144s] All LLGs are deleted
[11/26 01:03:21    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:21    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:21    144s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5655.2M, EPOCH TIME: 1764111801.902295
[11/26 01:03:21    144s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5655.2M, EPOCH TIME: 1764111801.903440
[11/26 01:03:21    144s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5655.2M, EPOCH TIME: 1764111801.903965
[11/26 01:03:21    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:21    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:21    144s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5847.2M, EPOCH TIME: 1764111801.909422
[11/26 01:03:21    144s] Max number of tech site patterns supported in site array is 256.
[11/26 01:03:21    144s] Core basic site is core_hd
[11/26 01:03:21    144s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5847.2M, EPOCH TIME: 1764111801.963479
[11/26 01:03:21    144s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:03:21    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:03:21    144s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.009, MEM:5847.2M, EPOCH TIME: 1764111801.972886
[11/26 01:03:21    144s] Fast DP-INIT is on for default
[11/26 01:03:21    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:03:21    144s] Atter site array init, number of instance map data is 0.
[11/26 01:03:21    144s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.072, REAL:0.070, MEM:5847.2M, EPOCH TIME: 1764111801.979324
[11/26 01:03:21    144s] 
[11/26 01:03:21    144s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:21    144s] OPERPROF:     Starting CMU at level 3, MEM:5847.2M, EPOCH TIME: 1764111801.981519
[11/26 01:03:21    144s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.009, MEM:5847.2M, EPOCH TIME: 1764111801.990489
[11/26 01:03:21    144s] 
[11/26 01:03:21    144s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:21    144s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.091, REAL:0.088, MEM:5655.2M, EPOCH TIME: 1764111801.991794
[11/26 01:03:21    144s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5655.2M, EPOCH TIME: 1764111801.991871
[11/26 01:03:21    144s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:5655.2M, EPOCH TIME: 1764111801.997037
[11/26 01:03:21    144s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5655.2MB).
[11/26 01:03:21    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.109, REAL:0.105, MEM:5655.2M, EPOCH TIME: 1764111801.997472
[11/26 01:03:21    144s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:03:21    144s]   Removing CTS place status from clock tree and sinks.
[11/26 01:03:21    144s]   Removed CTS place status from 7 clock cells (out of 9 ) and 0 clock sinks (out of 0 ).
[11/26 01:03:21    144s]   Legalizer reserving space for clock trees
[11/26 01:03:21    144s]   PostConditioning...
[11/26 01:03:21    144s]     PostConditioning active optimizations:
[11/26 01:03:21    144s]      - DRV fixing with initial upsizing, sizing and buffering
[11/26 01:03:21    144s]      - Skew fixing with sizing
[11/26 01:03:21    144s]     
[11/26 01:03:21    144s]     Currently running CTS, using active skew data
[11/26 01:03:21    144s]     Reset bufferability constraints...
[11/26 01:03:21    144s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/26 01:03:21    144s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:21    144s]     PostConditioning Upsizing To Fix DRVs...
[11/26 01:03:22    144s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 11644373942246920591 14905476479957899380
[11/26 01:03:22    144s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[11/26 01:03:22    144s]         delay calculator: calls=6496, total_wall_time=0.754s, mean_wall_time=0.116ms
[11/26 01:03:22    144s]         legalizer: calls=484, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:22    144s]         steiner router: calls=6392, total_wall_time=0.386s, mean_wall_time=0.060ms
[11/26 01:03:22    144s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/26 01:03:22    144s]       CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       Statistics: Fix DRVs (initial upsizing):
[11/26 01:03:22    144s]       ========================================
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       Cell changes by Net Type:
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       -------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/26 01:03:22    144s]       -------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]       top                0            0           0            0                    0                0
[11/26 01:03:22    144s]       trunk              0            0           0            0                    0                0
[11/26 01:03:22    144s]       leaf               0            0           0            0                    0                0
[11/26 01:03:22    144s]       -------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]       Total              0            0           0            0                    0                0
[11/26 01:03:22    144s]       -------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/26 01:03:22    144s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/26 01:03:22    144s]         cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:22    144s]         sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:22    144s]         misc counts      : r=1, pp=0
[11/26 01:03:22    144s]         cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:22    144s]         cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:22    144s]         sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:22    144s]         wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
[11/26 01:03:22    144s]         wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
[11/26 01:03:22    144s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:22    144s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[11/26 01:03:22    144s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/26 01:03:22    144s]         Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:22    144s]         Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:22    144s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[11/26 01:03:22    144s]          Bufs: BUHDX12: 7 
[11/26 01:03:22    144s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 11644373942246920591 14905476479957899380
[11/26 01:03:22    144s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[11/26 01:03:22    144s]         delay calculator: calls=6496, total_wall_time=0.754s, mean_wall_time=0.116ms
[11/26 01:03:22    144s]         legalizer: calls=484, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:22    144s]         steiner router: calls=6392, total_wall_time=0.386s, mean_wall_time=0.060ms
[11/26 01:03:22    144s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/26 01:03:22    144s]         skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493], skew [0.046 vs 0.400]
[11/26 01:03:22    144s]             min path sink: mem_inst/DAC_out_reg[19][5]/C
[11/26 01:03:22    144s]             max path sink: mem_inst/registers_en_reg[13]/CN
[11/26 01:03:22    144s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/26 01:03:22    144s]         skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493], skew [0.046 vs 0.400]
[11/26 01:03:22    144s]         skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493], skew [0.046 vs 0.400]
[11/26 01:03:22    144s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:22    144s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:22    144s]     Recomputing CTS skew targets...
[11/26 01:03:22    144s]     Resolving skew group constraints...
[11/26 01:03:22    144s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[11/26 01:03:22    144s]     Resolving skew group constraints done.
[11/26 01:03:22    144s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:22    144s]     PostConditioning Fixing DRVs...
[11/26 01:03:22    144s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 11644373942246920591 14905476479957899380
[11/26 01:03:22    144s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[11/26 01:03:22    144s]         delay calculator: calls=6496, total_wall_time=0.754s, mean_wall_time=0.116ms
[11/26 01:03:22    144s]         legalizer: calls=484, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:22    144s]         steiner router: calls=6392, total_wall_time=0.386s, mean_wall_time=0.060ms
[11/26 01:03:22    144s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/26 01:03:22    144s]       CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       Statistics: Fix DRVs (cell sizing):
[11/26 01:03:22    144s]       ===================================
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       Cell changes by Net Type:
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       -------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/26 01:03:22    144s]       -------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]       top                0            0           0            0                    0                0
[11/26 01:03:22    144s]       trunk              0            0           0            0                    0                0
[11/26 01:03:22    144s]       leaf               0            0           0            0                    0                0
[11/26 01:03:22    144s]       -------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]       Total              0            0           0            0                    0                0
[11/26 01:03:22    144s]       -------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/26 01:03:22    144s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/26 01:03:22    144s]         cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:22    144s]         sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:22    144s]         misc counts      : r=1, pp=0
[11/26 01:03:22    144s]         cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:22    144s]         cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:22    144s]         sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:22    144s]         wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
[11/26 01:03:22    144s]         wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
[11/26 01:03:22    144s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:22    144s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[11/26 01:03:22    144s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/26 01:03:22    144s]         Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:22    144s]         Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:22    144s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[11/26 01:03:22    144s]          Bufs: BUHDX12: 7 
[11/26 01:03:22    144s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 11644373942246920591 14905476479957899380
[11/26 01:03:22    144s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[11/26 01:03:22    144s]         delay calculator: calls=6496, total_wall_time=0.754s, mean_wall_time=0.116ms
[11/26 01:03:22    144s]         legalizer: calls=484, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:22    144s]         steiner router: calls=6392, total_wall_time=0.386s, mean_wall_time=0.060ms
[11/26 01:03:22    144s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/26 01:03:22    144s]         skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493], skew [0.046 vs 0.400]
[11/26 01:03:22    144s]             min path sink: mem_inst/DAC_out_reg[19][5]/C
[11/26 01:03:22    144s]             max path sink: mem_inst/registers_en_reg[13]/CN
[11/26 01:03:22    144s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/26 01:03:22    144s]         skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493], skew [0.046 vs 0.400]
[11/26 01:03:22    144s]         skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493], skew [0.046 vs 0.400]
[11/26 01:03:22    144s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:22    144s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:22    144s]     Buffering to fix DRVs...
[11/26 01:03:22    144s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/26 01:03:22    144s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/26 01:03:22    144s]     Inserted 0 buffers and inverters.
[11/26 01:03:22    144s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/26 01:03:22    144s]     CCOpt-PostConditioning: nets considered: 8, nets tested: 8, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/26 01:03:22    144s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/26 01:03:22    144s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:22    144s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:22    144s]       misc counts      : r=1, pp=0
[11/26 01:03:22    144s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:22    144s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:22    144s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:22    144s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
[11/26 01:03:22    144s]       wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
[11/26 01:03:22    144s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:22    144s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[11/26 01:03:22    144s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/26 01:03:22    144s]       Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:22    144s]       Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:22    144s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/26 01:03:22    144s]        Bufs: BUHDX12: 7 
[11/26 01:03:22    144s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 11644373942246920591 14905476479957899380
[11/26 01:03:22    144s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[11/26 01:03:22    144s]       delay calculator: calls=6496, total_wall_time=0.754s, mean_wall_time=0.116ms
[11/26 01:03:22    144s]       legalizer: calls=484, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:22    144s]       steiner router: calls=6392, total_wall_time=0.386s, mean_wall_time=0.060ms
[11/26 01:03:22    144s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/26 01:03:22    144s]       skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:22    144s]           min path sink: mem_inst/DAC_out_reg[19][5]/C
[11/26 01:03:22    144s]           max path sink: mem_inst/registers_en_reg[13]/CN
[11/26 01:03:22    144s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/26 01:03:22    144s]       skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:22    144s]       skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:22    144s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:22    144s]     
[11/26 01:03:22    144s]     Slew Diagnostics: After DRV fixing
[11/26 01:03:22    144s]     ==================================
[11/26 01:03:22    144s]     
[11/26 01:03:22    144s]     Global Causes:
[11/26 01:03:22    144s]     
[11/26 01:03:22    144s]     -----
[11/26 01:03:22    144s]     Cause
[11/26 01:03:22    144s]     -----
[11/26 01:03:22    144s]       (empty table)
[11/26 01:03:22    144s]     -----
[11/26 01:03:22    144s]     
[11/26 01:03:22    144s]     Top 5 overslews:
[11/26 01:03:22    144s]     
[11/26 01:03:22    144s]     ---------------------------------
[11/26 01:03:22    144s]     Overslew    Causes    Driving Pin
[11/26 01:03:22    144s]     ---------------------------------
[11/26 01:03:22    144s]       (empty table)
[11/26 01:03:22    144s]     ---------------------------------
[11/26 01:03:22    144s]     
[11/26 01:03:22    144s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/26 01:03:22    144s]     
[11/26 01:03:22    144s]     -------------------
[11/26 01:03:22    144s]     Cause    Occurences
[11/26 01:03:22    144s]     -------------------
[11/26 01:03:22    144s]       (empty table)
[11/26 01:03:22    144s]     -------------------
[11/26 01:03:22    144s]     
[11/26 01:03:22    144s]     Violation diagnostics counts from the 0 nodes that have violations:
[11/26 01:03:22    144s]     
[11/26 01:03:22    144s]     -------------------
[11/26 01:03:22    144s]     Cause    Occurences
[11/26 01:03:22    144s]     -------------------
[11/26 01:03:22    144s]       (empty table)
[11/26 01:03:22    144s]     -------------------
[11/26 01:03:22    144s]     
[11/26 01:03:22    144s]     PostConditioning Fixing Skew by cell sizing...
[11/26 01:03:22    144s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 11644373942246920591 14905476479957899380
[11/26 01:03:22    144s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[11/26 01:03:22    144s]         delay calculator: calls=6496, total_wall_time=0.754s, mean_wall_time=0.116ms
[11/26 01:03:22    144s]         legalizer: calls=484, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:22    144s]         steiner router: calls=6392, total_wall_time=0.386s, mean_wall_time=0.060ms
[11/26 01:03:22    144s]       Path optimization required 0 stage delay updates 
[11/26 01:03:22    144s]       Resized 0 clock insts to decrease delay.
[11/26 01:03:22    144s]       Fixing short paths with downsize only
[11/26 01:03:22    144s]       Path optimization required 0 stage delay updates 
[11/26 01:03:22    144s]       Resized 0 clock insts to increase delay.
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       Statistics: Fix Skew (cell sizing):
[11/26 01:03:22    144s]       ===================================
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       Cell changes by Net Type:
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       -------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/26 01:03:22    144s]       -------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]       top                0            0           0            0                    0                0
[11/26 01:03:22    144s]       trunk              0            0           0            0                    0                0
[11/26 01:03:22    144s]       leaf               0            0           0            0                    0                0
[11/26 01:03:22    144s]       -------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]       Total              0            0           0            0                    0                0
[11/26 01:03:22    144s]       -------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/26 01:03:22    144s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/26 01:03:22    144s]       
[11/26 01:03:22    144s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/26 01:03:22    144s]         cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:22    144s]         sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:22    144s]         misc counts      : r=1, pp=0
[11/26 01:03:22    144s]         cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:22    144s]         cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:22    144s]         sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:22    144s]         wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
[11/26 01:03:22    144s]         wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
[11/26 01:03:22    144s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:22    144s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[11/26 01:03:22    144s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/26 01:03:22    144s]         Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:22    144s]         Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:22    144s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[11/26 01:03:22    144s]          Bufs: BUHDX12: 7 
[11/26 01:03:22    144s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 11644373942246920591 14905476479957899380
[11/26 01:03:22    144s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[11/26 01:03:22    144s]         delay calculator: calls=6496, total_wall_time=0.754s, mean_wall_time=0.116ms
[11/26 01:03:22    144s]         legalizer: calls=484, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:22    144s]         steiner router: calls=6392, total_wall_time=0.386s, mean_wall_time=0.060ms
[11/26 01:03:22    144s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/26 01:03:22    144s]         skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:22    144s]             min path sink: mem_inst/DAC_out_reg[19][5]/C
[11/26 01:03:22    144s]             max path sink: mem_inst/registers_en_reg[13]/CN
[11/26 01:03:22    144s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/26 01:03:22    144s]         skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:22    144s]         skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:22    144s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:03:22    144s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:22    144s]     Reconnecting optimized routes...
[11/26 01:03:22    144s]     Reset timing graph...
[11/26 01:03:22    144s] Ignoring AAE DB Resetting ...
[11/26 01:03:22    144s]     Reset timing graph done.
[11/26 01:03:22    144s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:22    144s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[11/26 01:03:22    144s]     Set dirty flag on 0 instances, 0 nets
[11/26 01:03:22    144s]   PostConditioning done.
[11/26 01:03:22    144s] Net route status summary:
[11/26 01:03:22    144s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:22    144s]   Non-clock:  2314 (unrouted=399, trialRouted=1915, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=399, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:03:22    144s]   Update timing and DAG stats after post-conditioning...
[11/26 01:03:22    144s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:22    144s]   Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:03:22    144s] End AAE Lib Interpolated Model. (MEM=4624.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:22    144s]   Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:03:22    144s]   Clock DAG stats after post-conditioning:
[11/26 01:03:22    144s]     cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:22    144s]     sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:22    144s]     misc counts      : r=1, pp=0
[11/26 01:03:22    144s]     cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:22    144s]     cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:22    144s]     sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:22    144s]     wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
[11/26 01:03:22    144s]     wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
[11/26 01:03:22    144s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:22    144s]   Clock DAG net violations after post-conditioning: none
[11/26 01:03:22    144s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/26 01:03:22    144s]     Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:22    144s]     Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:22    144s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/26 01:03:22    144s]      Bufs: BUHDX12: 7 
[11/26 01:03:22    144s]   Clock DAG hash after post-conditioning: 11644373942246920591 14905476479957899380
[11/26 01:03:22    144s]   CTS services accumulated run-time stats after post-conditioning:
[11/26 01:03:22    144s]     delay calculator: calls=6504, total_wall_time=0.760s, mean_wall_time=0.117ms
[11/26 01:03:22    144s]     legalizer: calls=484, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:22    144s]     steiner router: calls=6392, total_wall_time=0.386s, mean_wall_time=0.060ms
[11/26 01:03:22    144s]   Primary reporting skew groups after post-conditioning:
[11/26 01:03:22    144s]     skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:22    144s]         min path sink: mem_inst/DAC_out_reg[19][5]/C
[11/26 01:03:22    144s]         max path sink: mem_inst/registers_en_reg[13]/CN
[11/26 01:03:22    144s]   Skew group summary after post-conditioning:
[11/26 01:03:22    144s]     skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:22    144s]     skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:22    144s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.3)
[11/26 01:03:22    144s]   Setting CTS place status to fixed for clock tree and sinks.
[11/26 01:03:22    144s]   numClockCells = 9, numClockCellsFixed = 9, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/26 01:03:22    144s]   Post-balance tidy up or trial balance steps...
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Clock DAG stats at end of CTS:
[11/26 01:03:22    144s]   ==============================
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   ---------------------------------------------------------
[11/26 01:03:22    144s]   Cell type                 Count    Area       Capacitance
[11/26 01:03:22    144s]   ---------------------------------------------------------
[11/26 01:03:22    144s]   Buffers                     7      351.232       0.289
[11/26 01:03:22    144s]   Inverters                   0        0.000       0.000
[11/26 01:03:22    144s]   Integrated Clock Gates      0        0.000       0.000
[11/26 01:03:22    144s]   Discrete Clock Gates        0        0.000       0.000
[11/26 01:03:22    144s]   Clock Logic                 0        0.000       0.000
[11/26 01:03:22    144s]   All                         7      351.232       0.289
[11/26 01:03:22    144s]   ---------------------------------------------------------
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Clock DAG sink counts at end of CTS:
[11/26 01:03:22    144s]   ====================================
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   -------------------------
[11/26 01:03:22    144s]   Sink type           Count
[11/26 01:03:22    144s]   -------------------------
[11/26 01:03:22    144s]   Regular              659
[11/26 01:03:22    144s]   Enable Latch           0
[11/26 01:03:22    144s]   Load Capacitance       0
[11/26 01:03:22    144s]   Antenna Diode          0
[11/26 01:03:22    144s]   Node Sink              0
[11/26 01:03:22    144s]   Total                659
[11/26 01:03:22    144s]   -------------------------
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Clock DAG wire lengths at end of CTS:
[11/26 01:03:22    144s]   =====================================
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   --------------------
[11/26 01:03:22    144s]   Type     Wire Length
[11/26 01:03:22    144s]   --------------------
[11/26 01:03:22    144s]   Top          0.000
[11/26 01:03:22    144s]   Trunk      390.235
[11/26 01:03:22    144s]   Leaf      7459.760
[11/26 01:03:22    144s]   Total     7849.995
[11/26 01:03:22    144s]   --------------------
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Clock DAG hp wire lengths at end of CTS:
[11/26 01:03:22    144s]   ========================================
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   -----------------------
[11/26 01:03:22    144s]   Type     hp Wire Length
[11/26 01:03:22    144s]   -----------------------
[11/26 01:03:22    144s]   Top            0.000
[11/26 01:03:22    144s]   Trunk          0.000
[11/26 01:03:22    144s]   Leaf        1514.800
[11/26 01:03:22    144s]   Total       1514.800
[11/26 01:03:22    144s]   -----------------------
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Clock DAG capacitances at end of CTS:
[11/26 01:03:22    144s]   =====================================
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   --------------------------------
[11/26 01:03:22    144s]   Type     Gate     Wire     Total
[11/26 01:03:22    144s]   --------------------------------
[11/26 01:03:22    144s]   Top      0.000    0.000    0.000
[11/26 01:03:22    144s]   Trunk    0.289    0.069    0.358
[11/26 01:03:22    144s]   Leaf     3.076    1.401    4.477
[11/26 01:03:22    144s]   Total    3.365    1.470    4.835
[11/26 01:03:22    144s]   --------------------------------
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Clock DAG sink capacitances at end of CTS:
[11/26 01:03:22    144s]   ==========================================
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   -----------------------------------------------
[11/26 01:03:22    144s]   Total    Average    Std. Dev.    Min      Max
[11/26 01:03:22    144s]   -----------------------------------------------
[11/26 01:03:22    144s]   3.077     0.005       0.000      0.004    0.005
[11/26 01:03:22    144s]   -----------------------------------------------
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Clock DAG net violations at end of CTS:
[11/26 01:03:22    144s]   =======================================
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   None
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/26 01:03:22    144s]   ====================================================================
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/26 01:03:22    144s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]   Trunk       0.600       1       0.023       0.000      0.023    0.023    {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
[11/26 01:03:22    144s]   Leaf        0.600       7       0.519       0.013      0.494    0.533    {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
[11/26 01:03:22    144s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Clock DAG library cell distribution at end of CTS:
[11/26 01:03:22    144s]   ==================================================
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   ----------------------------------------
[11/26 01:03:22    144s]   Name       Type      Inst     Inst Area 
[11/26 01:03:22    144s]                        Count    (um^2)
[11/26 01:03:22    144s]   ----------------------------------------
[11/26 01:03:22    144s]   BUHDX12    buffer      7       351.232
[11/26 01:03:22    144s]   ----------------------------------------
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Clock DAG hash at end of CTS: 11644373942246920591 14905476479957899380
[11/26 01:03:22    144s]   CTS services accumulated run-time stats at end of CTS:
[11/26 01:03:22    144s]     delay calculator: calls=6504, total_wall_time=0.760s, mean_wall_time=0.117ms
[11/26 01:03:22    144s]     legalizer: calls=484, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:22    144s]     steiner router: calls=6392, total_wall_time=0.386s, mean_wall_time=0.060ms
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Primary reporting skew groups summary at end of CTS:
[11/26 01:03:22    144s]   ====================================================
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]   Half-corner                       Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/26 01:03:22    144s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]   PVT_1_80_V_WC_DELAY:setup.late    clk/bc_mode    0.448     0.493     0.046       0.400         0.059           0.040           0.476        0.011     100% {0.448, 0.493}
[11/26 01:03:22    144s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Skew group summary at end of CTS:
[11/26 01:03:22    144s]   =================================
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]   Half-corner                       Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/26 01:03:22    144s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]   PVT_1_80_V_WC_DELAY:setup.late    clk/bc_mode    0.448     0.493     0.046       0.400         0.059           0.040           0.476        0.011     100% {0.448, 0.493}
[11/26 01:03:22    144s]   PVT_1_80_V_WC_DELAY:setup.late    clk/wc_mode    0.448     0.493     0.046       0.400         0.059           0.040           0.476        0.011     100% {0.448, 0.493}
[11/26 01:03:22    144s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Found a total of 0 clock tree pins with a slew violation.
[11/26 01:03:22    144s]   
[11/26 01:03:22    144s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:22    144s] Synthesizing clock trees done.
[11/26 01:03:22    144s] Tidy Up And Update Timing...
[11/26 01:03:22    144s] External - Set all clocks to propagated mode...
[11/26 01:03:22    144s] Innovus updating I/O latencies
[11/26 01:03:22    144s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:03:22    144s] #################################################################################
[11/26 01:03:22    144s] # Design Stage: PreRoute
[11/26 01:03:22    144s] # Design Name: I2CAndMemory
[11/26 01:03:22    144s] # Design Mode: 180nm
[11/26 01:03:22    144s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:03:22    144s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:03:22    144s] # Signoff Settings: SI Off 
[11/26 01:03:22    144s] #################################################################################
[11/26 01:03:22    145s] Topological Sorting (REAL = 0:00:00.0, MEM = 5662.6M, InitMEM = 5662.6M)
[11/26 01:03:22    145s] Start delay calculation (fullDC) (12 T). (MEM=5662.62)
[11/26 01:03:22    145s] End AAE Lib Interpolated Model. (MEM=5674.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:22    145s] Total number of fetched objects 1924
[11/26 01:03:22    145s] Total number of fetched objects 1924
[11/26 01:03:22    145s] Total number of fetched objects 1924
[11/26 01:03:22    145s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:22    145s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/26 01:03:22    145s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:22    145s] End delay calculation. (MEM=6228.24 CPU=0:00:00.6 REAL=0:00:00.0)
[11/26 01:03:22    145s] End delay calculation (fullDC). (MEM=6228.24 CPU=0:00:00.8 REAL=0:00:00.0)
[11/26 01:03:22    145s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 6228.2M) ***
[11/26 01:03:23    146s] Setting all clocks to propagated mode.
[11/26 01:03:23    146s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.7 real=0:00:00.9)
[11/26 01:03:23    146s] Clock DAG stats after update timingGraph:
[11/26 01:03:23    146s]   cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:03:23    146s]   sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:03:23    146s]   misc counts      : r=1, pp=0
[11/26 01:03:23    146s]   cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:03:23    146s]   cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:03:23    146s]   sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:03:23    146s]   wire capacitance : top=0.000pF, trunk=0.069pF, leaf=1.401pF, total=1.470pF
[11/26 01:03:23    146s]   wire lengths     : top=0.000um, trunk=390.235um, leaf=7459.760um, total=7849.995um
[11/26 01:03:23    146s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:03:23    146s] Clock DAG net violations after update timingGraph: none
[11/26 01:03:23    146s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/26 01:03:23    146s]   Trunk : target=0.600ns count=1 avg=0.023ns sd=0.000ns min=0.023ns max=0.023ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:23    146s]   Leaf  : target=0.600ns count=7 avg=0.519ns sd=0.013ns min=0.494ns max=0.533ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:03:23    146s] Clock DAG library cell distribution after update timingGraph {count}:
[11/26 01:03:23    146s]    Bufs: BUHDX12: 7 
[11/26 01:03:23    146s] Clock DAG hash after update timingGraph: 11644373942246920591 14905476479957899380
[11/26 01:03:23    146s] CTS services accumulated run-time stats after update timingGraph:
[11/26 01:03:23    146s]   delay calculator: calls=6504, total_wall_time=0.760s, mean_wall_time=0.117ms
[11/26 01:03:23    146s]   legalizer: calls=484, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:03:23    146s]   steiner router: calls=6392, total_wall_time=0.386s, mean_wall_time=0.060ms
[11/26 01:03:23    146s] Primary reporting skew groups after update timingGraph:
[11/26 01:03:23    146s]   skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:23    146s]       min path sink: mem_inst/DAC_out_reg[19][5]/C
[11/26 01:03:23    146s]       max path sink: mem_inst/registers_en_reg[13]/CN
[11/26 01:03:23    146s] Skew group summary after update timingGraph:
[11/26 01:03:23    146s]   skew_group clk/bc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:23    146s]   skew_group clk/wc_mode: insertion delay [min=0.448, max=0.493, avg=0.476, sd=0.011], skew [0.046 vs 0.400], 100% {0.448, 0.493} (wid=0.076 ws=0.059) (gid=0.451 gs=0.037)
[11/26 01:03:23    146s] Logging CTS constraint violations...
[11/26 01:03:23    146s]   No violations found.
[11/26 01:03:23    146s] Logging CTS constraint violations done.
[11/26 01:03:23    146s] Tidy Up And Update Timing done. (took cpu=0:00:01.7 real=0:00:01.0)
[11/26 01:03:23    146s] Copying last skew targets (including wire skew targets) from clk/bc_mode to clk/typ_mode (the duplicate skew group).
[11/26 01:03:23    146s] Copying last insertion target (including wire insertion delay target) from clk/bc_mode to clk/typ_mode (the duplicate skew group).
[11/26 01:03:23    146s] Runtime done. (took cpu=0:00:28.4 real=0:00:19.8)
[11/26 01:03:23    146s] Runtime Report Coverage % = 98.2
[11/26 01:03:23    146s] Runtime Summary
[11/26 01:03:23    146s] ===============
[11/26 01:03:23    146s] Clock Runtime:  (31%) Core CTS           6.18 (Init 1.86, Construction 1.24, Implementation 2.02, eGRPC 0.31, PostConditioning 0.30, Other 0.45)
[11/26 01:03:23    146s] Clock Runtime:  (60%) CTS services      11.72 (RefinePlace 0.79, EarlyGlobalClock 0.65, NanoRoute 9.90, ExtractRC 0.37, TimingAnalysis 0.00)
[11/26 01:03:23    146s] Clock Runtime:   (7%) Other CTS          1.54 (Init 0.23, CongRepair/EGR-DP 0.37, TimingUpdate 0.94, Other 0.00)
[11/26 01:03:23    146s] Clock Runtime: (100%) Total             19.44
[11/26 01:03:23    146s] 
[11/26 01:03:23    146s] 
[11/26 01:03:23    146s] Runtime Summary:
[11/26 01:03:23    146s] ================
[11/26 01:03:23    146s] 
[11/26 01:03:23    146s] ------------------------------------------------------------------------------------------------------------------------------
[11/26 01:03:23    146s] wall   % time  children  called  name
[11/26 01:03:23    146s] ------------------------------------------------------------------------------------------------------------------------------
[11/26 01:03:23    146s] 19.79  100.00   19.79      0       
[11/26 01:03:23    146s] 19.79  100.00   19.44      1     Runtime
[11/26 01:03:23    146s]  0.06    0.31    0.06      1     CCOpt::Phase::Initialization
[11/26 01:03:23    146s]  0.06    0.31    0.06      1       Check Prerequisites
[11/26 01:03:23    146s]  0.06    0.31    0.00      1         Leaving CCOpt scope - CheckPlace
[11/26 01:03:23    146s]  1.92    9.68    1.91      1     CCOpt::Phase::PreparingToBalance
[11/26 01:03:23    146s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/26 01:03:23    146s]  0.17    0.87    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/26 01:03:23    146s]  0.26    1.29    0.23      1       Legalization setup
[11/26 01:03:23    146s]  0.22    1.13    0.00      2         Leaving CCOpt scope - Initializing placement interface
[11/26 01:03:23    146s]  0.01    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/26 01:03:23    146s]  1.48    7.49    0.00      1       Validating CTS configuration
[11/26 01:03:23    146s]  0.00    0.00    0.00      1         Checking module port directions
[11/26 01:03:23    146s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late
[11/26 01:03:23    146s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[11/26 01:03:23    146s]  0.12    0.58    0.11      1     Preparing To Balance
[11/26 01:03:23    146s]  0.01    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/26 01:03:23    146s]  0.09    0.48    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/26 01:03:23    146s]  2.38   12.01    2.38      1     CCOpt::Phase::Construction
[11/26 01:03:23    146s]  1.62    8.21    1.62      1       Stage::Clustering
[11/26 01:03:23    146s]  0.84    4.24    0.81      1         Clustering
[11/26 01:03:23    146s]  0.01    0.03    0.00      1           Initialize for clustering
[11/26 01:03:23    146s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[11/26 01:03:23    146s]  0.25    1.26    0.00      1           Bottom-up phase
[11/26 01:03:23    146s]  0.55    2.78    0.53      1           Legalizing clock trees
[11/26 01:03:23    146s]  0.41    2.05    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/26 01:03:23    146s]  0.01    0.04    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[11/26 01:03:23    146s]  0.10    0.49    0.00      1             Leaving CCOpt scope - Initializing placement interface
[11/26 01:03:23    146s]  0.02    0.09    0.00      1             Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late
[11/26 01:03:23    146s]  0.78    3.95    0.74      1         CongRepair After Initial Clustering
[11/26 01:03:23    146s]  0.61    3.07    0.45      1           Leaving CCOpt scope - Early Global Route
[11/26 01:03:23    146s]  0.25    1.25    0.00      1             Early Global Route - eGR only step
[11/26 01:03:23    146s]  0.20    1.02    0.00      1             Congestion Repair
[11/26 01:03:23    146s]  0.12    0.63    0.00      1           Leaving CCOpt scope - extractRC
[11/26 01:03:23    146s]  0.01    0.06    0.00      1           Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late
[11/26 01:03:23    146s]  0.04    0.20    0.04      1       Stage::DRV Fixing
[11/26 01:03:23    146s]  0.02    0.09    0.00      1         Fixing clock tree slew time and max cap violations
[11/26 01:03:23    146s]  0.02    0.11    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/26 01:03:23    146s]  0.71    3.60    0.71      1       Stage::Insertion Delay Reduction
[11/26 01:03:23    146s]  0.01    0.05    0.00      1         Removing unnecessary root buffering
[11/26 01:03:23    146s]  0.01    0.05    0.00      1         Removing unconstrained drivers
[11/26 01:03:23    146s]  0.12    0.62    0.00      1         Reducing insertion delay 1
[11/26 01:03:23    146s]  0.01    0.06    0.00      1         Removing longest path buffering
[11/26 01:03:23    146s]  0.56    2.81    0.00      1         Reducing insertion delay 2
[11/26 01:03:23    146s]  2.13   10.78    2.13      1     CCOpt::Phase::Implementation
[11/26 01:03:23    146s]  0.12    0.58    0.11      1       Stage::Reducing Power
[11/26 01:03:23    146s]  0.01    0.05    0.00      1         Improving clock tree routing
[11/26 01:03:23    146s]  0.08    0.42    0.00      1         Reducing clock tree power 1
[11/26 01:03:23    146s]  0.00    0.00    0.00      1           Legalizing clock trees
[11/26 01:03:23    146s]  0.02    0.10    0.00      1         Reducing clock tree power 2
[11/26 01:03:23    146s]  0.35    1.79    0.33      1       Stage::Balancing
[11/26 01:03:23    146s]  0.21    1.05    0.20      1         Approximately balancing fragments step
[11/26 01:03:23    146s]  0.07    0.37    0.00      1           Resolve constraints - Approximately balancing fragments
[11/26 01:03:23    146s]  0.02    0.12    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/26 01:03:23    146s]  0.01    0.07    0.00      1           Moving gates to improve sub-tree skew
[11/26 01:03:23    146s]  0.07    0.37    0.00      1           Approximately balancing fragments bottom up
[11/26 01:03:23    146s]  0.01    0.07    0.00      1           Approximately balancing fragments, wire and cell delays
[11/26 01:03:23    146s]  0.03    0.13    0.00      1         Improving fragments clock skew
[11/26 01:03:23    146s]  0.07    0.33    0.05      1         Approximately balancing step
[11/26 01:03:23    146s]  0.04    0.19    0.00      1           Resolve constraints - Approximately balancing
[11/26 01:03:23    146s]  0.02    0.08    0.00      1           Approximately balancing, wire and cell delays
[11/26 01:03:23    146s]  0.01    0.06    0.00      1         Fixing clock tree overload
[11/26 01:03:23    146s]  0.02    0.10    0.00      1         Approximately balancing paths
[11/26 01:03:23    146s]  1.51    7.65    1.49      1       Stage::Polishing
[11/26 01:03:23    146s]  0.01    0.04    0.00      1         Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late
[11/26 01:03:23    146s]  0.01    0.05    0.00      1         Merging balancing drivers for power
[11/26 01:03:23    146s]  0.02    0.12    0.00      1         Improving clock skew
[11/26 01:03:23    146s]  1.04    5.27    0.99      1         Moving gates to reduce wire capacitance
[11/26 01:03:23    146s]  0.03    0.14    0.00      2           Artificially removing short and long paths
[11/26 01:03:23    146s]  0.21    1.05    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/26 01:03:23    146s]  0.00    0.02    0.00      1             Legalizing clock trees
[11/26 01:03:23    146s]  0.37    1.87    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/26 01:03:23    146s]  0.00    0.00    0.00      1             Legalizing clock trees
[11/26 01:03:23    146s]  0.08    0.40    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[11/26 01:03:23    146s]  0.01    0.03    0.00      1             Legalizing clock trees
[11/26 01:03:23    146s]  0.31    1.56    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[11/26 01:03:23    146s]  0.00    0.01    0.00      1             Legalizing clock trees
[11/26 01:03:23    146s]  0.11    0.54    0.01      1         Reducing clock tree power 3
[11/26 01:03:23    146s]  0.01    0.06    0.00      1           Artificially removing short and long paths
[11/26 01:03:23    146s]  0.00    0.00    0.00      1           Legalizing clock trees
[11/26 01:03:23    146s]  0.02    0.11    0.00      1         Improving insertion delay
[11/26 01:03:23    146s]  0.28    1.39    0.22      1         Wire Opt OverFix
[11/26 01:03:23    146s]  0.19    0.94    0.16      1           Wire Reduction extra effort
[11/26 01:03:23    146s]  0.01    0.06    0.00      1             Artificially removing short and long paths
[11/26 01:03:23    146s]  0.00    0.01    0.00      1             Global shorten wires A0
[11/26 01:03:23    146s]  0.08    0.41    0.00      2             Move For Wirelength - core
[11/26 01:03:23    146s]  0.00    0.01    0.00      1             Global shorten wires A1
[11/26 01:03:23    146s]  0.05    0.24    0.00      1             Global shorten wires B
[11/26 01:03:23    146s]  0.02    0.09    0.00      1             Move For Wirelength - branch
[11/26 01:03:23    146s]  0.03    0.15    0.03      1           Optimizing orientation
[11/26 01:03:23    146s]  0.03    0.15    0.00      1             FlipOpt
[11/26 01:03:23    146s]  0.15    0.75    0.13      1       Stage::Updating netlist
[11/26 01:03:23    146s]  0.01    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/26 01:03:23    146s]  0.12    0.59    0.00      1         Leaving CCOpt scope - ClockRefiner
[11/26 01:03:23    146s]  0.95    4.80    0.87      1     CCOpt::Phase::eGRPC
[11/26 01:03:23    146s]  0.26    1.31    0.24      1       Leaving CCOpt scope - Routing Tools
[11/26 01:03:23    146s]  0.24    1.22    0.00      1         Early Global Route - eGR only step
[11/26 01:03:23    146s]  0.12    0.62    0.00      1       Leaving CCOpt scope - extractRC
[11/26 01:03:23    146s]  0.10    0.48    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/26 01:03:23    146s]  0.03    0.13    0.03      1       Reset bufferability constraints
[11/26 01:03:23    146s]  0.03    0.13    0.00      1         Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late
[11/26 01:03:23    146s]  0.01    0.07    0.00      1       eGRPC Moving buffers
[11/26 01:03:23    146s]  0.00    0.02    0.00      1         Violation analysis
[11/26 01:03:23    146s]  0.04    0.23    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/26 01:03:23    146s]  0.01    0.03    0.00      1         Artificially removing long paths
[11/26 01:03:23    146s]  0.00    0.01    0.00      1         Reverting Artificially removing long paths
[11/26 01:03:23    146s]  0.01    0.07    0.00      1       eGRPC Fixing DRVs
[11/26 01:03:23    146s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[11/26 01:03:23    146s]  0.00    0.01    0.00      1       Violation analysis
[11/26 01:03:23    146s]  0.02    0.09    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/26 01:03:23    146s]  0.27    1.37    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/26 01:03:23    146s] 10.59   53.53   10.56      1     CCOpt::Phase::Routing
[11/26 01:03:23    146s] 10.39   52.51   10.31      1       Leaving CCOpt scope - Routing Tools
[11/26 01:03:23    146s]  0.24    1.21    0.00      1         Early Global Route - eGR->Nr High Frequency step
[11/26 01:03:23    146s]  9.90   50.04    0.00      1         NanoRoute
[11/26 01:03:23    146s]  0.16    0.83    0.00      1         Route Remaining Unrouted Nets
[11/26 01:03:23    146s]  0.12    0.63    0.00      1       Leaving CCOpt scope - extractRC
[11/26 01:03:23    146s]  0.04    0.22    0.00      1       Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late
[11/26 01:03:23    146s]  0.30    1.51    0.25      1     CCOpt::Phase::PostConditioning
[11/26 01:03:23    146s]  0.11    0.53    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/26 01:03:23    146s]  0.00    0.00    0.00      1       Reset bufferability constraints
[11/26 01:03:23    146s]  0.02    0.09    0.00      1       PostConditioning Upsizing To Fix DRVs
[11/26 01:03:23    146s]  0.04    0.20    0.00      1       Recomputing CTS skew targets
[11/26 01:03:23    146s]  0.01    0.06    0.00      1       PostConditioning Fixing DRVs
[11/26 01:03:23    146s]  0.02    0.09    0.00      1       Buffering to fix DRVs
[11/26 01:03:23    146s]  0.02    0.11    0.00      1       PostConditioning Fixing Skew by cell sizing
[11/26 01:03:23    146s]  0.01    0.03    0.00      1       Reconnecting optimized routes
[11/26 01:03:23    146s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/26 01:03:23    146s]  0.03    0.16    0.00      1       Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late
[11/26 01:03:23    146s]  0.02    0.12    0.00      1     Post-balance tidy up or trial balance steps
[11/26 01:03:23    146s]  0.97    4.89    0.94      1     Tidy Up And Update Timing
[11/26 01:03:23    146s]  0.94    4.76    0.00      1       External - Set all clocks to propagated mode
[11/26 01:03:23    146s] ------------------------------------------------------------------------------------------------------------------------------
[11/26 01:03:23    146s] 
[11/26 01:03:23    146s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 01:03:23    146s] Leaving CCOpt scope - Cleaning up placement interface...
[11/26 01:03:23    146s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:6180.3M, EPOCH TIME: 1764111803.184881
[11/26 01:03:23    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:659).
[11/26 01:03:23    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:23    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:23    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:23    146s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.019, REAL:0.018, MEM:5504.3M, EPOCH TIME: 1764111803.203159
[11/26 01:03:23    146s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:03:23    146s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:28.0/0:00:19.4 (1.4), totSession cpu/real = 0:02:26.2/0:02:08.9 (1.1), mem = 5099.3M
[11/26 01:03:23    146s] 
[11/26 01:03:23    146s] =============================================================================================
[11/26 01:03:23    146s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.35-s114_1
[11/26 01:03:23    146s] =============================================================================================
[11/26 01:03:23    146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:23    146s] ---------------------------------------------------------------------------------------------
[11/26 01:03:23    146s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:23    146s] [ IncrReplace            ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.4    1.8
[11/26 01:03:23    146s] [ EarlyGlobalRoute       ]      5   0:00:01.0  (   4.9 % )     0:00:01.0 /  0:00:01.1    1.1
[11/26 01:03:23    146s] [ DetailRoute            ]      1   0:00:01.8  (   9.1 % )     0:00:01.8 /  0:00:06.2    3.5
[11/26 01:03:23    146s] [ ExtractRC              ]      3   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 01:03:23    146s] [ FullDelayCalc          ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:01.0    2.4
[11/26 01:03:23    146s] [ MISC                   ]          0:00:15.7  (  80.9 % )     0:00:15.7 /  0:00:18.9    1.2
[11/26 01:03:23    146s] ---------------------------------------------------------------------------------------------
[11/26 01:03:23    146s]  CTS #1 TOTAL                       0:00:19.4  ( 100.0 % )     0:00:19.4 /  0:00:28.0    1.4
[11/26 01:03:23    146s] ---------------------------------------------------------------------------------------------
[11/26 01:03:23    146s] 
[11/26 01:03:23    146s] Synthesizing clock trees with CCOpt done.
[11/26 01:03:23    146s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/26 01:03:23    146s] Type 'man IMPSP-9025' for more detail.
[11/26 01:03:23    146s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3085.8M, totSessionCpu=0:02:26 **
[11/26 01:03:23    146s] GigaOpt running with 12 threads.
[11/26 01:03:23    146s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:26.2/0:02:08.9 (1.1), mem = 4513.3M
[11/26 01:03:23    146s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/26 01:03:23    146s] Need call spDPlaceInit before registerPrioInstLoc.
[11/26 01:03:23    146s] OPERPROF: Starting DPlace-Init at level 1, MEM:4598.9M, EPOCH TIME: 1764111803.341579
[11/26 01:03:23    146s] Processing tracks to init pin-track alignment.
[11/26 01:03:23    146s] z: 2, totalTracks: 1
[11/26 01:03:23    146s] z: 4, totalTracks: 1
[11/26 01:03:23    146s] z: 6, totalTracks: 1
[11/26 01:03:23    146s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:23    146s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4598.9M, EPOCH TIME: 1764111803.351910
[11/26 01:03:23    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:23    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:23    146s] 
[11/26 01:03:23    146s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:23    146s] OPERPROF:     Starting CMU at level 3, MEM:4695.9M, EPOCH TIME: 1764111803.423406
[11/26 01:03:23    146s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.007, MEM:4727.9M, EPOCH TIME: 1764111803.430557
[11/26 01:03:23    146s] 
[11/26 01:03:23    146s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:23    146s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.082, REAL:0.080, MEM:4535.9M, EPOCH TIME: 1764111803.431715
[11/26 01:03:23    146s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4535.9M, EPOCH TIME: 1764111803.431793
[11/26 01:03:23    146s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:4535.9M, EPOCH TIME: 1764111803.437058
[11/26 01:03:23    146s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4535.9MB).
[11/26 01:03:23    146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.096, MEM:4535.9M, EPOCH TIME: 1764111803.437562
[11/26 01:03:23    146s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4535.9M, EPOCH TIME: 1764111803.438113
[11/26 01:03:23    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:23    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:23    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:23    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:23    146s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.011, MEM:4527.9M, EPOCH TIME: 1764111803.448636
[11/26 01:03:23    146s] 
[11/26 01:03:23    146s] Creating Lib Analyzer ...
[11/26 01:03:23    146s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:03:23    146s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:03:23    146s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:03:23    146s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:03:23    146s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:03:23    146s] 
[11/26 01:03:23    146s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:26    149s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:30 mem=4544.0M
[11/26 01:03:26    149s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:30 mem=4544.0M
[11/26 01:03:26    149s] Creating Lib Analyzer, finished. 
[11/26 01:03:26    149s] Effort level <high> specified for reg2reg path_group
[11/26 01:03:26    150s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 3206.3M, totSessionCpu=0:02:30 **
[11/26 01:03:26    150s] *** optDesign -postCTS ***
[11/26 01:03:26    150s] DRC Margin: user margin 0.0; extra margin 0.2
[11/26 01:03:26    150s] Hold Target Slack: user slack 0
[11/26 01:03:26    150s] Setup Target Slack: user slack 0; extra slack 0.0
[11/26 01:03:26    150s] setUsefulSkewMode -ecoRoute false
[11/26 01:03:26    150s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4546.0M, EPOCH TIME: 1764111806.881799
[11/26 01:03:26    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:26    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:26    150s] 
[11/26 01:03:26    150s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:26    150s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:4546.0M, EPOCH TIME: 1764111806.951470
[11/26 01:03:26    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:26    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:26    150s] Multi-VT timing optimization disabled based on library information.
[11/26 01:03:26    150s] 
[11/26 01:03:26    150s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:03:26    150s] Deleting Lib Analyzer.
[11/26 01:03:26    150s] 
[11/26 01:03:26    150s] TimeStamp Deleting Cell Server End ...
[11/26 01:03:26    150s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 01:03:26    150s] 
[11/26 01:03:26    150s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:03:26    150s] Summary for sequential cells identification: 
[11/26 01:03:26    150s]   Identified SBFF number: 128
[11/26 01:03:26    150s]   Identified MBFF number: 0
[11/26 01:03:26    150s]   Identified SB Latch number: 0
[11/26 01:03:26    150s]   Identified MB Latch number: 0
[11/26 01:03:26    150s]   Not identified SBFF number: 0
[11/26 01:03:26    150s]   Not identified MBFF number: 0
[11/26 01:03:26    150s]   Not identified SB Latch number: 0
[11/26 01:03:26    150s]   Not identified MB Latch number: 0
[11/26 01:03:26    150s]   Number of sequential cells which are not FFs: 94
[11/26 01:03:26    150s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:03:26    150s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:03:26    150s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:03:26    150s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:03:26    150s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:03:26    150s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:03:26    150s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:03:26    150s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:03:26    150s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:03:26    150s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:03:26    150s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:03:26    150s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:03:26    150s] TLC MultiMap info (StdDelay):
[11/26 01:03:26    150s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:03:26    150s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:03:26    150s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:03:26    150s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:03:26    150s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:03:26    150s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:03:26    150s]  Setting StdDelay to: 97.6ps
[11/26 01:03:26    150s] 
[11/26 01:03:26    150s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:03:27    150s] 
[11/26 01:03:27    150s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:03:27    150s] 
[11/26 01:03:27    150s] TimeStamp Deleting Cell Server End ...
[11/26 01:03:27    150s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4546.0M, EPOCH TIME: 1764111807.034055
[11/26 01:03:27    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:27    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:27    150s] All LLGs are deleted
[11/26 01:03:27    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:27    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:27    150s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4546.0M, EPOCH TIME: 1764111807.034201
[11/26 01:03:27    150s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4546.0M, EPOCH TIME: 1764111807.034252
[11/26 01:03:27    150s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4538.0M, EPOCH TIME: 1764111807.035077
[11/26 01:03:27    150s] Start to check current routing status for nets...
[11/26 01:03:27    150s] All nets are already routed correctly.
[11/26 01:03:27    150s] End to check current routing status for nets (mem=4538.0M)
[11/26 01:03:27    150s] 
[11/26 01:03:27    150s] Creating Lib Analyzer ...
[11/26 01:03:27    150s] 
[11/26 01:03:27    150s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:03:27    150s] Summary for sequential cells identification: 
[11/26 01:03:27    150s]   Identified SBFF number: 128
[11/26 01:03:27    150s]   Identified MBFF number: 0
[11/26 01:03:27    150s]   Identified SB Latch number: 0
[11/26 01:03:27    150s]   Identified MB Latch number: 0
[11/26 01:03:27    150s]   Not identified SBFF number: 0
[11/26 01:03:27    150s]   Not identified MBFF number: 0
[11/26 01:03:27    150s]   Not identified SB Latch number: 0
[11/26 01:03:27    150s]   Not identified MB Latch number: 0
[11/26 01:03:27    150s]   Number of sequential cells which are not FFs: 94
[11/26 01:03:27    150s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:03:27    150s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:03:27    150s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:03:27    150s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:03:27    150s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:03:27    150s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:03:27    150s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:03:27    150s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:03:27    150s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:03:27    150s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:03:27    150s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:03:27    150s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:03:27    150s] TLC MultiMap info (StdDelay):
[11/26 01:03:27    150s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:03:27    150s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:03:27    150s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:03:27    150s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:03:27    150s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:03:27    150s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:03:27    150s]  Setting StdDelay to: 97.6ps
[11/26 01:03:27    150s] 
[11/26 01:03:27    150s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:03:27    150s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:03:27    150s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:03:27    150s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:03:27    150s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:03:27    150s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:03:27    150s] 
[11/26 01:03:27    150s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:29    153s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:33 mem=4546.0M
[11/26 01:03:29    153s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:33 mem=4546.0M
[11/26 01:03:29    153s] Creating Lib Analyzer, finished. 
[11/26 01:03:29    153s] #optDebug: Start CG creation (mem=4574.6M)
[11/26 01:03:29    153s]  ...initializing CG  maxDriveDist 2686.717000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 268.671000 
[11/26 01:03:30    153s] (cpu=0:00:00.1, mem=4685.5M)
[11/26 01:03:30    153s]  ...processing cgPrt (cpu=0:00:00.1, mem=4685.5M)
[11/26 01:03:30    153s]  ...processing cgEgp (cpu=0:00:00.1, mem=4685.5M)
[11/26 01:03:30    153s]  ...processing cgPbk (cpu=0:00:00.1, mem=4685.5M)
[11/26 01:03:30    153s]  ...processing cgNrb(cpu=0:00:00.1, mem=4685.5M)
[11/26 01:03:30    153s]  ...processing cgObs (cpu=0:00:00.1, mem=4685.5M)
[11/26 01:03:30    153s]  ...processing cgCon (cpu=0:00:00.1, mem=4685.5M)
[11/26 01:03:30    153s]  ...processing cgPdm (cpu=0:00:00.1, mem=4685.5M)
[11/26 01:03:30    153s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4685.5M)
[11/26 01:03:30    153s] Compute RC Scale Done ...
[11/26 01:03:30    153s] All LLGs are deleted
[11/26 01:03:30    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:30    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:30    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4676.0M, EPOCH TIME: 1764111810.118691
[11/26 01:03:30    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:4676.0M, EPOCH TIME: 1764111810.119828
[11/26 01:03:30    153s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4676.0M, EPOCH TIME: 1764111810.120386
[11/26 01:03:30    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:30    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:30    153s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4868.0M, EPOCH TIME: 1764111810.125791
[11/26 01:03:30    153s] Max number of tech site patterns supported in site array is 256.
[11/26 01:03:30    153s] Core basic site is core_hd
[11/26 01:03:30    153s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4868.0M, EPOCH TIME: 1764111810.184133
[11/26 01:03:30    153s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:03:30    153s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:03:30    153s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.012, REAL:0.010, MEM:4868.0M, EPOCH TIME: 1764111810.193835
[11/26 01:03:30    153s] Fast DP-INIT is on for default
[11/26 01:03:30    153s] Atter site array init, number of instance map data is 0.
[11/26 01:03:30    153s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.076, REAL:0.074, MEM:4868.0M, EPOCH TIME: 1764111810.199697
[11/26 01:03:30    153s] 
[11/26 01:03:30    153s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:30    153s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.084, REAL:0.081, MEM:4676.0M, EPOCH TIME: 1764111810.201746
[11/26 01:03:30    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:30    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:30    153s] Starting delay calculation for Setup views
[11/26 01:03:30    153s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:03:30    153s] #################################################################################
[11/26 01:03:30    153s] # Design Stage: PreRoute
[11/26 01:03:30    153s] # Design Name: I2CAndMemory
[11/26 01:03:30    153s] # Design Mode: 180nm
[11/26 01:03:30    153s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:03:30    153s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:03:30    153s] # Signoff Settings: SI Off 
[11/26 01:03:30    153s] #################################################################################
[11/26 01:03:30    153s] Topological Sorting (REAL = 0:00:00.0, MEM = 4674.0M, InitMEM = 4674.0M)
[11/26 01:03:30    153s] Calculate delays in BcWc mode...
[11/26 01:03:30    153s] Calculate delays in BcWc mode...
[11/26 01:03:30    153s] Start delay calculation (fullDC) (12 T). (MEM=4673.99)
[11/26 01:03:30    153s] End AAE Lib Interpolated Model. (MEM=4685.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:30    154s] Total number of fetched objects 1924
[11/26 01:03:30    154s] Total number of fetched objects 1924
[11/26 01:03:30    154s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:30    154s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:30    154s] End delay calculation. (MEM=5163.77 CPU=0:00:00.9 REAL=0:00:00.0)
[11/26 01:03:30    154s] End delay calculation (fullDC). (MEM=5163.77 CPU=0:00:01.1 REAL=0:00:00.0)
[11/26 01:03:30    154s] *** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 5163.8M) ***
[11/26 01:03:30    154s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:00.0 totSessionCpu=0:02:35 mem=5163.8M)
[11/26 01:03:30    155s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.071  | 45.071  | 59.701  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:5194.3M, EPOCH TIME: 1764111810.927344
[11/26 01:03:30    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:30    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:30    155s] 
[11/26 01:03:30    155s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:30    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:5195.8M, EPOCH TIME: 1764111810.997113
[11/26 01:03:31    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:31    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    155s] Density: 75.537%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 3357.2M, totSessionCpu=0:02:35 **
[11/26 01:03:31    155s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:09.0/0:00:07.8 (1.1), totSession cpu/real = 0:02:35.2/0:02:16.7 (1.1), mem = 4716.8M
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s] =============================================================================================
[11/26 01:03:31    155s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.35-s114_1
[11/26 01:03:31    155s] =============================================================================================
[11/26 01:03:31    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:31    155s] ---------------------------------------------------------------------------------------------
[11/26 01:03:31    155s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:31    155s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.5 % )     0:00:00.9 /  0:00:01.8    2.0
[11/26 01:03:31    155s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.9
[11/26 01:03:31    155s] [ CellServerInit         ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    0.9
[11/26 01:03:31    155s] [ LibAnalyzerInit        ]      2   0:00:06.1  (  79.0 % )     0:00:06.1 /  0:00:06.2    1.0
[11/26 01:03:31    155s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:31    155s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:03:31    155s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:31    155s] [ TimingUpdate           ]      1   0:00:00.2  (   2.4 % )     0:00:00.6 /  0:00:01.5    2.4
[11/26 01:03:31    155s] [ FullDelayCalc          ]      1   0:00:00.4  (   5.7 % )     0:00:00.4 /  0:00:01.2    2.7
[11/26 01:03:31    155s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.5
[11/26 01:03:31    155s] [ MISC                   ]          0:00:00.6  (   7.6 % )     0:00:00.6 /  0:00:00.8    1.3
[11/26 01:03:31    155s] ---------------------------------------------------------------------------------------------
[11/26 01:03:31    155s]  InitOpt #1 TOTAL                   0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:09.0    1.1
[11/26 01:03:31    155s] ---------------------------------------------------------------------------------------------
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s] ** INFO : this run is activating low effort ccoptDesign flow
[11/26 01:03:31    155s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:03:31    155s] ### Creating PhyDesignMc. totSessionCpu=0:02:35 mem=4716.8M
[11/26 01:03:31    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:4716.8M, EPOCH TIME: 1764111811.010684
[11/26 01:03:31    155s] Processing tracks to init pin-track alignment.
[11/26 01:03:31    155s] z: 2, totalTracks: 1
[11/26 01:03:31    155s] z: 4, totalTracks: 1
[11/26 01:03:31    155s] z: 6, totalTracks: 1
[11/26 01:03:31    155s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:31    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4716.8M, EPOCH TIME: 1764111811.020387
[11/26 01:03:31    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:03:31    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.070, MEM:4716.8M, EPOCH TIME: 1764111811.090810
[11/26 01:03:31    155s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4716.8M, EPOCH TIME: 1764111811.090926
[11/26 01:03:31    155s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:4716.8M, EPOCH TIME: 1764111811.095804
[11/26 01:03:31    155s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4716.8MB).
[11/26 01:03:31    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.086, REAL:0.086, MEM:4716.8M, EPOCH TIME: 1764111811.096358
[11/26 01:03:31    155s] InstCnt mismatch: prevInstCnt = 1856, ttlInstCnt = 1863
[11/26 01:03:31    155s] TotalInstCnt at PhyDesignMc Initialization: 1863
[11/26 01:03:31    155s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:35 mem=4716.8M
[11/26 01:03:31    155s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4716.8M, EPOCH TIME: 1764111811.099159
[11/26 01:03:31    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:31    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    155s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:4708.8M, EPOCH TIME: 1764111811.109077
[11/26 01:03:31    155s] TotalInstCnt at PhyDesignMc Destruction: 1863
[11/26 01:03:31    155s] OPTC: m1 20.0 20.0
[11/26 01:03:31    155s] #optDebug: fT-E <X 2 0 0 1>
[11/26 01:03:31    155s] -congRepairInPostCTS false                 # bool, default=false, private
[11/26 01:03:31    155s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 12 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 195.2
[11/26 01:03:31    155s] Begin: GigaOpt Route Type Constraints Refinement
[11/26 01:03:31    155s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:35.5/0:02:16.9 (1.1), mem = 4687.8M
[11/26 01:03:31    155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.10
[11/26 01:03:31    155s] ### Creating RouteCongInterface, started
[11/26 01:03:31    155s] {MMLU 8 8 1923}
[11/26 01:03:31    155s] ### Creating LA Mngr. totSessionCpu=0:02:36 mem=4687.8M
[11/26 01:03:31    155s] ### Creating LA Mngr, finished. totSessionCpu=0:02:36 mem=4687.8M
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s] #optDebug: {0, 1.000}
[11/26 01:03:31    155s] ### Creating RouteCongInterface, finished
[11/26 01:03:31    155s] Updated routing constraints on 0 nets.
[11/26 01:03:31    155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.10
[11/26 01:03:31    155s] Bottom Preferred Layer:
[11/26 01:03:31    155s] +-------------+------------+----------+
[11/26 01:03:31    155s] |    Layer    |    CLK     |   Rule   |
[11/26 01:03:31    155s] +-------------+------------+----------+
[11/26 01:03:31    155s] | MET3 (z=3)  |          7 | default  |
[11/26 01:03:31    155s] +-------------+------------+----------+
[11/26 01:03:31    155s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:03:31    155s] +-------------+------------+----------+
[11/26 01:03:31    155s] Via Pillar Rule:
[11/26 01:03:31    155s]     None
[11/26 01:03:31    155s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:02:35.5/0:02:17.0 (1.1), mem = 4719.8M
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s] =============================================================================================
[11/26 01:03:31    155s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.35-s114_1
[11/26 01:03:31    155s] =============================================================================================
[11/26 01:03:31    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:31    155s] ---------------------------------------------------------------------------------------------
[11/26 01:03:31    155s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  42.2 % )     0:00:00.0 /  0:00:00.0    1.3
[11/26 01:03:31    155s] [ MISC                   ]          0:00:00.0  (  57.8 % )     0:00:00.0 /  0:00:00.0    0.5
[11/26 01:03:31    155s] ---------------------------------------------------------------------------------------------
[11/26 01:03:31    155s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 01:03:31    155s] ---------------------------------------------------------------------------------------------
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s] End: GigaOpt Route Type Constraints Refinement
[11/26 01:03:31    155s] *** Starting optimizing excluded clock nets MEM= 4719.8M) ***
[11/26 01:03:31    155s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4719.8M) ***
[11/26 01:03:31    155s] *** Starting optimizing excluded clock nets MEM= 4719.8M) ***
[11/26 01:03:31    155s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4719.8M) ***
[11/26 01:03:31    155s] Info: Done creating the CCOpt slew target map.
[11/26 01:03:31    155s] Begin: GigaOpt high fanout net optimization
[11/26 01:03:31    155s] GigaOpt HFN: use maxLocalDensity 1.2
[11/26 01:03:31    155s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 12 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 01:03:31    155s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:35.6/0:02:17.0 (1.1), mem = 4719.8M
[11/26 01:03:31    155s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:03:31    155s] Info: 8 nets with fixed/cover wires excluded.
[11/26 01:03:31    155s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:03:31    155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.11
[11/26 01:03:31    155s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:03:31    155s] ### Creating PhyDesignMc. totSessionCpu=0:02:36 mem=4719.8M
[11/26 01:03:31    155s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/26 01:03:31    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:4719.8M, EPOCH TIME: 1764111811.279749
[11/26 01:03:31    155s] Processing tracks to init pin-track alignment.
[11/26 01:03:31    155s] z: 2, totalTracks: 1
[11/26 01:03:31    155s] z: 4, totalTracks: 1
[11/26 01:03:31    155s] z: 6, totalTracks: 1
[11/26 01:03:31    155s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:31    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4719.8M, EPOCH TIME: 1764111811.290130
[11/26 01:03:31    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:03:31    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.069, MEM:4719.8M, EPOCH TIME: 1764111811.359553
[11/26 01:03:31    155s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4719.8M, EPOCH TIME: 1764111811.359653
[11/26 01:03:31    155s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:4719.8M, EPOCH TIME: 1764111811.364426
[11/26 01:03:31    155s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4719.8MB).
[11/26 01:03:31    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.086, REAL:0.085, MEM:4719.8M, EPOCH TIME: 1764111811.364922
[11/26 01:03:31    155s] TotalInstCnt at PhyDesignMc Initialization: 1863
[11/26 01:03:31    155s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:36 mem=4719.8M
[11/26 01:03:31    155s] ### Creating RouteCongInterface, started
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.4917} {5, 0.027, 0.3422} {6, 0.027, 0.3422} 
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s] #optDebug: {0, 1.000}
[11/26 01:03:31    155s] ### Creating RouteCongInterface, finished
[11/26 01:03:31    155s] {MG  {5 0 73.6 0.754249} }
[11/26 01:03:31    155s] ### Creating LA Mngr. totSessionCpu=0:02:36 mem=4719.8M
[11/26 01:03:31    155s] ### Creating LA Mngr, finished. totSessionCpu=0:02:36 mem=4719.8M
[11/26 01:03:31    155s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:03:31    155s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:03:31    155s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:03:31    155s] Total-nets :: 1923, Stn-nets :: 0, ratio :: 0 %, Total-len 97421.5, Stn-len 0
[11/26 01:03:31    155s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4959.3M, EPOCH TIME: 1764111811.636273
[11/26 01:03:31    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:31    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    155s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.011, MEM:4739.3M, EPOCH TIME: 1764111811.647135
[11/26 01:03:31    155s] TotalInstCnt at PhyDesignMc Destruction: 1863
[11/26 01:03:31    155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.11
[11/26 01:03:31    155s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.1), totSession cpu/real = 0:02:36.0/0:02:17.4 (1.1), mem = 4739.3M
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s] =============================================================================================
[11/26 01:03:31    155s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.35-s114_1
[11/26 01:03:31    155s] =============================================================================================
[11/26 01:03:31    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:31    155s] ---------------------------------------------------------------------------------------------
[11/26 01:03:31    155s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:31    155s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  27.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 01:03:31    155s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 01:03:31    155s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:31    155s] [ DrvFindVioNets         ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:31    155s] [ MISC                   ]          0:00:00.3  (  67.9 % )     0:00:00.3 /  0:00:00.3    1.1
[11/26 01:03:31    155s] ---------------------------------------------------------------------------------------------
[11/26 01:03:31    155s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.1
[11/26 01:03:31    155s] ---------------------------------------------------------------------------------------------
[11/26 01:03:31    155s] 
[11/26 01:03:31    155s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/26 01:03:31    155s] End: GigaOpt high fanout net optimization
[11/26 01:03:31    156s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:03:31    156s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:03:31    156s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 01:03:31    156s] Deleting Lib Analyzer.
[11/26 01:03:31    156s] Begin: GigaOpt Global Optimization
[11/26 01:03:31    156s] *info: use new DP (enabled)
[11/26 01:03:31    156s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 12 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/26 01:03:31    156s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:03:31    156s] Info: 8 nets with fixed/cover wires excluded.
[11/26 01:03:31    156s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:03:31    156s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:36.1/0:02:17.5 (1.1), mem = 4979.3M
[11/26 01:03:31    156s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.12
[11/26 01:03:31    156s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:03:31    156s] ### Creating PhyDesignMc. totSessionCpu=0:02:36 mem=4979.3M
[11/26 01:03:31    156s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/26 01:03:31    156s] OPERPROF: Starting DPlace-Init at level 1, MEM:4979.3M, EPOCH TIME: 1764111811.774849
[11/26 01:03:31    156s] Processing tracks to init pin-track alignment.
[11/26 01:03:31    156s] z: 2, totalTracks: 1
[11/26 01:03:31    156s] z: 4, totalTracks: 1
[11/26 01:03:31    156s] z: 6, totalTracks: 1
[11/26 01:03:31    156s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:31    156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4979.3M, EPOCH TIME: 1764111811.785133
[11/26 01:03:31    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:31    156s] 
[11/26 01:03:31    156s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:31    156s] 
[11/26 01:03:31    156s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:03:31    156s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.074, REAL:0.073, MEM:4980.8M, EPOCH TIME: 1764111811.858246
[11/26 01:03:31    156s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4980.8M, EPOCH TIME: 1764111811.858362
[11/26 01:03:31    156s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:4980.8M, EPOCH TIME: 1764111811.863786
[11/26 01:03:31    156s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4980.8MB).
[11/26 01:03:31    156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.089, MEM:4980.8M, EPOCH TIME: 1764111811.864338
[11/26 01:03:31    156s] TotalInstCnt at PhyDesignMc Initialization: 1863
[11/26 01:03:31    156s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:36 mem=4980.8M
[11/26 01:03:31    156s] ### Creating RouteCongInterface, started
[11/26 01:03:31    156s] 
[11/26 01:03:31    156s] Creating Lib Analyzer ...
[11/26 01:03:31    156s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:03:31    156s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:03:31    156s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:03:31    156s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:03:31    156s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:03:31    156s] 
[11/26 01:03:31    156s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:35    159s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:40 mem=4980.8M
[11/26 01:03:35    159s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:40 mem=4980.8M
[11/26 01:03:35    159s] Creating Lib Analyzer, finished. 
[11/26 01:03:35    159s] 
[11/26 01:03:35    159s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:03:35    159s] 
[11/26 01:03:35    159s] #optDebug: {0, 1.000}
[11/26 01:03:35    159s] ### Creating RouteCongInterface, finished
[11/26 01:03:35    159s] {MG  {5 0 73.6 0.754249} }
[11/26 01:03:35    159s] ### Creating LA Mngr. totSessionCpu=0:02:40 mem=4980.8M
[11/26 01:03:35    159s] ### Creating LA Mngr, finished. totSessionCpu=0:02:40 mem=4980.8M
[11/26 01:03:35    159s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:03:35    159s] *info: 8 clock nets excluded
[11/26 01:03:35    159s] *info: 1 multi-driver net excluded.
[11/26 01:03:35    159s] *info: 8 nets with fixed/cover wires excluded.
[11/26 01:03:35    160s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5384.3M, EPOCH TIME: 1764111815.713173
[11/26 01:03:35    160s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5384.3M, EPOCH TIME: 1764111815.713325
[11/26 01:03:35    160s] Info: Begin MT loop @oiCellDelayCachingJob with 12 threads.
[11/26 01:03:35    160s] Info: End MT loop @oiCellDelayCachingJob.
[11/26 01:03:35    160s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:03:35    160s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:03:35    160s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/26 01:03:35    160s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
[11/26 01:03:35    160s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|            End Point             |
[11/26 01:03:35    160s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
[11/26 01:03:35    160s] |   0.000|   0.000|   75.54%|   0:00:00.0| 5386.3M| PVT_1_80_V_WC_VIEW|       NA| NA                               |
[11/26 01:03:35    160s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
[11/26 01:03:35    160s] 
[11/26 01:03:35    160s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5386.3M) ***
[11/26 01:03:35    160s] 
[11/26 01:03:35    160s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5386.3M) ***
[11/26 01:03:35    160s] Bottom Preferred Layer:
[11/26 01:03:35    160s] +-------------+------------+----------+
[11/26 01:03:35    160s] |    Layer    |    CLK     |   Rule   |
[11/26 01:03:35    160s] +-------------+------------+----------+
[11/26 01:03:35    160s] | MET3 (z=3)  |          7 | default  |
[11/26 01:03:35    160s] +-------------+------------+----------+
[11/26 01:03:35    160s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:03:35    160s] +-------------+------------+----------+
[11/26 01:03:35    160s] Via Pillar Rule:
[11/26 01:03:35    160s]     None
[11/26 01:03:35    160s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/26 01:03:35    160s] Total-nets :: 1923, Stn-nets :: 0, ratio :: 0 %, Total-len 97421.5, Stn-len 0
[11/26 01:03:35    160s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5077.7M, EPOCH TIME: 1764111815.876359
[11/26 01:03:35    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:03:35    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:35    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:35    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:35    160s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.012, MEM:4772.7M, EPOCH TIME: 1764111815.888764
[11/26 01:03:35    160s] TotalInstCnt at PhyDesignMc Destruction: 1863
[11/26 01:03:35    160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.12
[11/26 01:03:35    160s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.4/0:00:04.1 (1.1), totSession cpu/real = 0:02:40.5/0:02:21.6 (1.1), mem = 4772.7M
[11/26 01:03:35    160s] 
[11/26 01:03:35    160s] =============================================================================================
[11/26 01:03:35    160s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.35-s114_1
[11/26 01:03:35    160s] =============================================================================================
[11/26 01:03:35    160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:35    160s] ---------------------------------------------------------------------------------------------
[11/26 01:03:35    160s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.5
[11/26 01:03:35    160s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  79.0 % )     0:00:03.2 /  0:00:03.3    1.0
[11/26 01:03:35    160s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:35    160s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 01:03:35    160s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:35    160s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:03.3 /  0:00:03.3    1.0
[11/26 01:03:35    160s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:35    160s] [ TransformInit          ]      1   0:00:00.5  (  12.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 01:03:35    160s] [ MISC                   ]          0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.4    2.2
[11/26 01:03:35    160s] ---------------------------------------------------------------------------------------------
[11/26 01:03:35    160s]  GlobalOpt #1 TOTAL                 0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.4    1.1
[11/26 01:03:35    160s] ---------------------------------------------------------------------------------------------
[11/26 01:03:35    160s] 
[11/26 01:03:35    160s] End: GigaOpt Global Optimization
[11/26 01:03:35    160s] *** Timing Is met
[11/26 01:03:35    160s] *** Check timing (0:00:00.0)
[11/26 01:03:35    160s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 01:03:35    160s] Deleting Lib Analyzer.
[11/26 01:03:35    160s] GigaOpt Checkpoint: Internal reclaim -numThreads 12 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/26 01:03:35    160s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:03:35    160s] Info: 8 nets with fixed/cover wires excluded.
[11/26 01:03:35    160s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:03:35    160s] ### Creating LA Mngr. totSessionCpu=0:02:40 mem=4768.7M
[11/26 01:03:35    160s] ### Creating LA Mngr, finished. totSessionCpu=0:02:40 mem=4768.7M
[11/26 01:03:35    160s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 01:03:35    160s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4768.7M, EPOCH TIME: 1764111815.917168
[11/26 01:03:35    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:35    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:35    160s] 
[11/26 01:03:35    160s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:35    160s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.072, REAL:0.072, MEM:4762.2M, EPOCH TIME: 1764111815.989189
[11/26 01:03:35    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:35    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:36    160s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:03:36    160s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:03:36    161s] 
[11/26 01:03:36    161s] Optimization is working on the following views:
[11/26 01:03:36    161s]   Setup views: PVT_1_80_V_WC_VIEW 
[11/26 01:03:36    161s]   Hold  views: PVT_1_80_V_BC_VIEW 
[11/26 01:03:36    161s] **INFO: Flow update: Design timing is met.
[11/26 01:03:36    161s] **INFO: Flow update: Design timing is met.
[11/26 01:03:36    161s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 12 -postCTS
[11/26 01:03:36    161s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:03:36    161s] Info: 8 nets with fixed/cover wires excluded.
[11/26 01:03:36    161s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:03:36    161s] ### Creating LA Mngr. totSessionCpu=0:02:41 mem=4723.2M
[11/26 01:03:36    161s] ### Creating LA Mngr, finished. totSessionCpu=0:02:41 mem=4723.2M
[11/26 01:03:36    161s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:03:36    161s] ### Creating PhyDesignMc. totSessionCpu=0:02:41 mem=5278.4M
[11/26 01:03:36    161s] OPERPROF: Starting DPlace-Init at level 1, MEM:5278.4M, EPOCH TIME: 1764111816.313693
[11/26 01:03:36    161s] Processing tracks to init pin-track alignment.
[11/26 01:03:36    161s] z: 2, totalTracks: 1
[11/26 01:03:36    161s] z: 4, totalTracks: 1
[11/26 01:03:36    161s] z: 6, totalTracks: 1
[11/26 01:03:36    161s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:36    161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5278.4M, EPOCH TIME: 1764111816.324377
[11/26 01:03:36    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:36    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:36    161s] 
[11/26 01:03:36    161s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:36    161s] 
[11/26 01:03:36    161s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:03:36    161s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.071, MEM:5310.4M, EPOCH TIME: 1764111816.395066
[11/26 01:03:36    161s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5310.4M, EPOCH TIME: 1764111816.395171
[11/26 01:03:36    161s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:5310.4M, EPOCH TIME: 1764111816.400355
[11/26 01:03:36    161s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5310.4MB).
[11/26 01:03:36    161s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.087, MEM:5310.4M, EPOCH TIME: 1764111816.400896
[11/26 01:03:36    161s] TotalInstCnt at PhyDesignMc Initialization: 1863
[11/26 01:03:36    161s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:41 mem=5310.4M
[11/26 01:03:36    161s] Begin: Area Reclaim Optimization
[11/26 01:03:36    161s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:41.2/0:02:22.1 (1.1), mem = 5310.4M
[11/26 01:03:36    161s] 
[11/26 01:03:36    161s] Creating Lib Analyzer ...
[11/26 01:03:36    161s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:03:36    161s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:03:36    161s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:03:36    161s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:03:36    161s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:03:36    161s] 
[11/26 01:03:36    161s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:38    163s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:44 mem=5316.4M
[11/26 01:03:38    163s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:44 mem=5316.4M
[11/26 01:03:38    163s] Creating Lib Analyzer, finished. 
[11/26 01:03:38    163s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.13
[11/26 01:03:38    163s] ### Creating RouteCongInterface, started
[11/26 01:03:38    163s] 
[11/26 01:03:38    163s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.8500} {5, 0.027, 0.8500} {6, 0.027, 0.8500} 
[11/26 01:03:38    163s] 
[11/26 01:03:38    163s] #optDebug: {0, 1.000}
[11/26 01:03:38    163s] ### Creating RouteCongInterface, finished
[11/26 01:03:38    163s] {MG  {5 0 73.6 0.754249} }
[11/26 01:03:38    163s] ### Creating LA Mngr. totSessionCpu=0:02:44 mem=5316.4M
[11/26 01:03:38    163s] ### Creating LA Mngr, finished. totSessionCpu=0:02:44 mem=5316.4M
[11/26 01:03:39    163s] Usable buffer cells for single buffer setup transform:
[11/26 01:03:39    163s] BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12 
[11/26 01:03:39    163s] Number of usable buffer cells above: 8
[11/26 01:03:39    163s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5316.4M, EPOCH TIME: 1764111819.129247
[11/26 01:03:39    163s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5316.4M, EPOCH TIME: 1764111819.129396
[11/26 01:03:39    163s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:03:39    163s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:03:39    163s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.54
[11/26 01:03:39    163s] +---------+---------+--------+--------+------------+--------+
[11/26 01:03:39    163s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 01:03:39    163s] +---------+---------+--------+--------+------------+--------+
[11/26 01:03:39    163s] |   75.54%|        -|   0.000|   0.000|   0:00:00.0| 5316.4M|
[11/26 01:03:39    163s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:03:39    164s] |   75.54%|        0|   0.000|   0.000|   0:00:00.0| 5317.4M|
[11/26 01:03:39    164s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:03:39    164s] +---------+---------+--------+--------+------------+--------+
[11/26 01:03:39    164s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.54
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/26 01:03:39    164s] --------------------------------------------------------------
[11/26 01:03:39    164s] |                                   | Total     | Sequential |
[11/26 01:03:39    164s] --------------------------------------------------------------
[11/26 01:03:39    164s] | Num insts resized                 |       0  |       0    |
[11/26 01:03:39    164s] | Num insts undone                  |       0  |       0    |
[11/26 01:03:39    164s] | Num insts Downsized               |       0  |       0    |
[11/26 01:03:39    164s] | Num insts Samesized               |       0  |       0    |
[11/26 01:03:39    164s] | Num insts Upsized                 |       0  |       0    |
[11/26 01:03:39    164s] | Num multiple commits+uncommits    |       0  |       -    |
[11/26 01:03:39    164s] --------------------------------------------------------------
[11/26 01:03:39    164s] Bottom Preferred Layer:
[11/26 01:03:39    164s] +-------------+------------+----------+
[11/26 01:03:39    164s] |    Layer    |    CLK     |   Rule   |
[11/26 01:03:39    164s] +-------------+------------+----------+
[11/26 01:03:39    164s] | MET3 (z=3)  |          7 | default  |
[11/26 01:03:39    164s] +-------------+------------+----------+
[11/26 01:03:39    164s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:03:39    164s] +-------------+------------+----------+
[11/26 01:03:39    164s] Via Pillar Rule:
[11/26 01:03:39    164s]     None
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 01:03:39    164s] End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
[11/26 01:03:39    164s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.13
[11/26 01:03:39    164s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.0/0:00:02.9 (1.0), totSession cpu/real = 0:02:44.2/0:02:25.0 (1.1), mem = 5317.4M
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s] =============================================================================================
[11/26 01:03:39    164s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.35-s114_1
[11/26 01:03:39    164s] =============================================================================================
[11/26 01:03:39    164s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:39    164s] ---------------------------------------------------------------------------------------------
[11/26 01:03:39    164s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 01:03:39    164s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  88.4 % )     0:00:02.5 /  0:00:02.6    1.0
[11/26 01:03:39    164s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:39    164s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:39    164s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 01:03:39    164s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:39    164s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.2    2.1
[11/26 01:03:39    164s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.3
[11/26 01:03:39    164s] [ OptGetWeight           ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:39    164s] [ OptEval                ]     20   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.2    2.6
[11/26 01:03:39    164s] [ OptCommit              ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:39    164s] [ PostCommitDelayUpdate  ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:39    164s] [ MISC                   ]          0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    0.9
[11/26 01:03:39    164s] ---------------------------------------------------------------------------------------------
[11/26 01:03:39    164s]  AreaOpt #1 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:03.0    1.0
[11/26 01:03:39    164s] ---------------------------------------------------------------------------------------------
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5008.8M, EPOCH TIME: 1764111819.274350
[11/26 01:03:39    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:03:39    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    164s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.012, MEM:4769.8M, EPOCH TIME: 1764111819.286800
[11/26 01:03:39    164s] TotalInstCnt at PhyDesignMc Destruction: 1863
[11/26 01:03:39    164s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=4769.77M, totSessionCpu=0:02:44).
[11/26 01:03:39    164s] GigaOpt Checkpoint: Internal reclaim -numThreads 12 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/26 01:03:39    164s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:03:39    164s] Info: 8 nets with fixed/cover wires excluded.
[11/26 01:03:39    164s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:03:39    164s] ### Creating LA Mngr. totSessionCpu=0:02:44 mem=4769.8M
[11/26 01:03:39    164s] ### Creating LA Mngr, finished. totSessionCpu=0:02:44 mem=4769.8M
[11/26 01:03:39    164s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:03:39    164s] ### Creating PhyDesignMc. totSessionCpu=0:02:44 mem=5294.4M
[11/26 01:03:39    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:5294.4M, EPOCH TIME: 1764111819.302881
[11/26 01:03:39    164s] Processing tracks to init pin-track alignment.
[11/26 01:03:39    164s] z: 2, totalTracks: 1
[11/26 01:03:39    164s] z: 4, totalTracks: 1
[11/26 01:03:39    164s] z: 6, totalTracks: 1
[11/26 01:03:39    164s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:39    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5294.4M, EPOCH TIME: 1764111819.312908
[11/26 01:03:39    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:03:39    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.070, MEM:5318.4M, EPOCH TIME: 1764111819.383030
[11/26 01:03:39    164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5318.4M, EPOCH TIME: 1764111819.383140
[11/26 01:03:39    164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:5318.4M, EPOCH TIME: 1764111819.388172
[11/26 01:03:39    164s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5318.4MB).
[11/26 01:03:39    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.086, MEM:5318.4M, EPOCH TIME: 1764111819.388678
[11/26 01:03:39    164s] TotalInstCnt at PhyDesignMc Initialization: 1863
[11/26 01:03:39    164s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:44 mem=5318.4M
[11/26 01:03:39    164s] Begin: Area Reclaim Optimization
[11/26 01:03:39    164s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:44.3/0:02:25.1 (1.1), mem = 5318.4M
[11/26 01:03:39    164s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.14
[11/26 01:03:39    164s] ### Creating RouteCongInterface, started
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s] #optDebug: {0, 1.000}
[11/26 01:03:39    164s] ### Creating RouteCongInterface, finished
[11/26 01:03:39    164s] {MG  {5 0 73.6 0.754249} }
[11/26 01:03:39    164s] ### Creating LA Mngr. totSessionCpu=0:02:44 mem=5318.4M
[11/26 01:03:39    164s] ### Creating LA Mngr, finished. totSessionCpu=0:02:44 mem=5318.4M
[11/26 01:03:39    164s] Usable buffer cells for single buffer setup transform:
[11/26 01:03:39    164s] BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12 
[11/26 01:03:39    164s] Number of usable buffer cells above: 8
[11/26 01:03:39    164s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5318.4M, EPOCH TIME: 1764111819.584050
[11/26 01:03:39    164s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5318.4M, EPOCH TIME: 1764111819.584200
[11/26 01:03:39    164s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:03:39    164s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:03:39    164s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 75.54
[11/26 01:03:39    164s] +---------+---------+--------+--------+------------+--------+
[11/26 01:03:39    164s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 01:03:39    164s] +---------+---------+--------+--------+------------+--------+
[11/26 01:03:39    164s] |   75.54%|        -|   0.100|   0.000|   0:00:00.0| 5318.4M|
[11/26 01:03:39    164s] |   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5318.4M|
[11/26 01:03:39    164s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:03:39    164s] |   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5318.4M|
[11/26 01:03:39    164s] |   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5318.4M|
[11/26 01:03:39    164s] |   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5318.4M|
[11/26 01:03:39    164s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:03:39    164s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[11/26 01:03:39    164s] |   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5318.4M|
[11/26 01:03:39    164s] +---------+---------+--------+--------+------------+--------+
[11/26 01:03:39    164s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 75.54
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/26 01:03:39    164s] --------------------------------------------------------------
[11/26 01:03:39    164s] |                                   | Total     | Sequential |
[11/26 01:03:39    164s] --------------------------------------------------------------
[11/26 01:03:39    164s] | Num insts resized                 |       0  |       0    |
[11/26 01:03:39    164s] | Num insts undone                  |       0  |       0    |
[11/26 01:03:39    164s] | Num insts Downsized               |       0  |       0    |
[11/26 01:03:39    164s] | Num insts Samesized               |       0  |       0    |
[11/26 01:03:39    164s] | Num insts Upsized                 |       0  |       0    |
[11/26 01:03:39    164s] | Num multiple commits+uncommits    |       0  |       -    |
[11/26 01:03:39    164s] --------------------------------------------------------------
[11/26 01:03:39    164s] Bottom Preferred Layer:
[11/26 01:03:39    164s] +-------------+------------+----------+
[11/26 01:03:39    164s] |    Layer    |    CLK     |   Rule   |
[11/26 01:03:39    164s] +-------------+------------+----------+
[11/26 01:03:39    164s] | MET3 (z=3)  |          7 | default  |
[11/26 01:03:39    164s] +-------------+------------+----------+
[11/26 01:03:39    164s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:03:39    164s] +-------------+------------+----------+
[11/26 01:03:39    164s] Via Pillar Rule:
[11/26 01:03:39    164s]     None
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 01:03:39    164s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[11/26 01:03:39    164s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5318.4M, EPOCH TIME: 1764111819.745769
[11/26 01:03:39    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:03:39    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    164s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.010, MEM:5310.4M, EPOCH TIME: 1764111819.756002
[11/26 01:03:39    164s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5310.4M, EPOCH TIME: 1764111819.758862
[11/26 01:03:39    164s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5310.4M, EPOCH TIME: 1764111819.758971
[11/26 01:03:39    164s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5310.4M, EPOCH TIME: 1764111819.768440
[11/26 01:03:39    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:39    164s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.071, REAL:0.071, MEM:5318.4M, EPOCH TIME: 1764111819.838954
[11/26 01:03:39    164s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5318.4M, EPOCH TIME: 1764111819.839086
[11/26 01:03:39    164s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.006, REAL:0.005, MEM:5318.4M, EPOCH TIME: 1764111819.844380
[11/26 01:03:39    164s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5318.4M, EPOCH TIME: 1764111819.844851
[11/26 01:03:39    164s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:5318.4M, EPOCH TIME: 1764111819.844955
[11/26 01:03:39    164s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.087, REAL:0.086, MEM:5318.4M, EPOCH TIME: 1764111819.845042
[11/26 01:03:39    164s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.087, REAL:0.086, MEM:5318.4M, EPOCH TIME: 1764111819.845076
[11/26 01:03:39    164s] TDRefine: refinePlace mode is spiral
[11/26 01:03:39    164s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.527567.8
[11/26 01:03:39    164s] OPERPROF: Starting RefinePlace at level 1, MEM:5318.4M, EPOCH TIME: 1764111819.845159
[11/26 01:03:39    164s] *** Starting refinePlace (0:02:45 mem=5318.4M) ***
[11/26 01:03:39    164s] Total net bbox length = 7.286e+04 (3.493e+04 3.794e+04) (ext = 1.406e+04)
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:39    164s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:03:39    164s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:39    164s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:39    164s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5318.4M, EPOCH TIME: 1764111819.850101
[11/26 01:03:39    164s] Starting refinePlace ...
[11/26 01:03:39    164s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:39    164s] One DDP V2 for no tweak run.
[11/26 01:03:39    164s] 
[11/26 01:03:39    164s] Running Spiral MT with 12 threads  fetchWidth=8 
[11/26 01:03:39    165s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 01:03:39    165s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:03:39    165s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:03:39    165s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=5318.4MB) @(0:02:45 - 0:02:45).
[11/26 01:03:39    165s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:03:39    165s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5318.4MB
[11/26 01:03:39    165s] Statistics of distance of Instance movement in refine placement:
[11/26 01:03:39    165s]   maximum (X+Y) =         0.00 um
[11/26 01:03:39    165s]   mean    (X+Y) =         0.00 um
[11/26 01:03:39    165s] Summary Report:
[11/26 01:03:39    165s] Instances move: 0 (out of 1856 movable)
[11/26 01:03:39    165s] Instances flipped: 0
[11/26 01:03:39    165s] Mean displacement: 0.00 um
[11/26 01:03:39    165s] Max displacement: 0.00 um 
[11/26 01:03:39    165s] Total instances moved : 0
[11/26 01:03:39    165s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.184, REAL:0.109, MEM:5318.4M, EPOCH TIME: 1764111819.959586
[11/26 01:03:39    165s] Total net bbox length = 7.286e+04 (3.493e+04 3.794e+04) (ext = 1.406e+04)
[11/26 01:03:39    165s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5318.4MB
[11/26 01:03:39    165s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=5318.4MB) @(0:02:45 - 0:02:45).
[11/26 01:03:39    165s] *** Finished refinePlace (0:02:45 mem=5318.4M) ***
[11/26 01:03:39    165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.527567.8
[11/26 01:03:39    165s] OPERPROF: Finished RefinePlace at level 1, CPU:0.190, REAL:0.116, MEM:5318.4M, EPOCH TIME: 1764111819.960768
[11/26 01:03:39    165s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5318.4M, EPOCH TIME: 1764111819.972366
[11/26 01:03:39    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:03:39    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    165s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.010, MEM:5310.4M, EPOCH TIME: 1764111819.982345
[11/26 01:03:39    165s] *** maximum move = 0.00 um ***
[11/26 01:03:39    165s] *** Finished re-routing un-routed nets (5310.4M) ***
[11/26 01:03:39    165s] OPERPROF: Starting DPlace-Init at level 1, MEM:5310.4M, EPOCH TIME: 1764111819.984438
[11/26 01:03:39    165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5310.4M, EPOCH TIME: 1764111819.994006
[11/26 01:03:39    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:39    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:40    165s] 
[11/26 01:03:40    165s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:40    165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.070, MEM:5318.4M, EPOCH TIME: 1764111820.064454
[11/26 01:03:40    165s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5318.4M, EPOCH TIME: 1764111820.064571
[11/26 01:03:40    165s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:5318.4M, EPOCH TIME: 1764111820.069723
[11/26 01:03:40    165s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5318.4M, EPOCH TIME: 1764111820.070218
[11/26 01:03:40    165s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:5318.4M, EPOCH TIME: 1764111820.070326
[11/26 01:03:40    165s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.086, MEM:5318.4M, EPOCH TIME: 1764111820.070398
[11/26 01:03:40    165s] 
[11/26 01:03:40    165s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=5318.4M) ***
[11/26 01:03:40    165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.14
[11/26 01:03:40    165s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.7 (1.3), totSession cpu/real = 0:02:45.2/0:02:25.8 (1.1), mem = 5318.4M
[11/26 01:03:40    165s] 
[11/26 01:03:40    165s] =============================================================================================
[11/26 01:03:40    165s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.35-s114_1
[11/26 01:03:40    165s] =============================================================================================
[11/26 01:03:40    165s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:40    165s] ---------------------------------------------------------------------------------------------
[11/26 01:03:40    165s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.5
[11/26 01:03:40    165s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:40    165s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:40    165s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 01:03:40    165s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:40    165s] [ OptimizationStep       ]      1   0:00:00.0  (   5.9 % )     0:00:00.1 /  0:00:00.2    1.9
[11/26 01:03:40    165s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.7 % )     0:00:00.1 /  0:00:00.2    2.2
[11/26 01:03:40    165s] [ OptGetWeight           ]     60   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:40    165s] [ OptEval                ]     60   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.2    3.1
[11/26 01:03:40    165s] [ OptCommit              ]     60   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:40    165s] [ PostCommitDelayUpdate  ]     60   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:40    165s] [ RefinePlace            ]      1   0:00:00.4  (  51.0 % )     0:00:00.4 /  0:00:00.4    1.3
[11/26 01:03:40    165s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:40    165s] [ MISC                   ]          0:00:00.2  (  25.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/26 01:03:40    165s] ---------------------------------------------------------------------------------------------
[11/26 01:03:40    165s]  AreaOpt #2 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.9    1.3
[11/26 01:03:40    165s] ---------------------------------------------------------------------------------------------
[11/26 01:03:40    165s] 
[11/26 01:03:40    165s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5009.8M, EPOCH TIME: 1764111820.098319
[11/26 01:03:40    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:40    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:40    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:40    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:40    165s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.011, MEM:4770.8M, EPOCH TIME: 1764111820.108947
[11/26 01:03:40    165s] TotalInstCnt at PhyDesignMc Destruction: 1863
[11/26 01:03:40    165s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=4770.79M, totSessionCpu=0:02:45).
[11/26 01:03:40    165s] postCtsLateCongRepair #1 0
[11/26 01:03:40    165s] postCtsLateCongRepair #1 0
[11/26 01:03:40    165s] postCtsLateCongRepair #1 0
[11/26 01:03:40    165s] postCtsLateCongRepair #1 0
[11/26 01:03:40    165s] Starting local wire reclaim
[11/26 01:03:40    165s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4770.8M, EPOCH TIME: 1764111820.146151
[11/26 01:03:40    165s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4770.8M, EPOCH TIME: 1764111820.146258
[11/26 01:03:40    165s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4770.8M, EPOCH TIME: 1764111820.146328
[11/26 01:03:40    165s] Processing tracks to init pin-track alignment.
[11/26 01:03:40    165s] z: 2, totalTracks: 1
[11/26 01:03:40    165s] z: 4, totalTracks: 1
[11/26 01:03:40    165s] z: 6, totalTracks: 1
[11/26 01:03:40    165s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:40    165s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4770.8M, EPOCH TIME: 1764111820.156441
[11/26 01:03:40    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:40    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:40    165s] 
[11/26 01:03:40    165s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:40    165s] 
[11/26 01:03:40    165s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:03:40    165s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.073, REAL:0.072, MEM:4764.3M, EPOCH TIME: 1764111820.228534
[11/26 01:03:40    165s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4764.3M, EPOCH TIME: 1764111820.228643
[11/26 01:03:40    165s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.006, REAL:0.005, MEM:4764.3M, EPOCH TIME: 1764111820.233949
[11/26 01:03:40    165s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4764.3MB).
[11/26 01:03:40    165s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.089, REAL:0.088, MEM:4764.3M, EPOCH TIME: 1764111820.234483
[11/26 01:03:40    165s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.089, REAL:0.088, MEM:4764.3M, EPOCH TIME: 1764111820.234519
[11/26 01:03:40    165s] TDRefine: refinePlace mode is spiral
[11/26 01:03:40    165s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.527567.9
[11/26 01:03:40    165s] OPERPROF:   Starting RefinePlace at level 2, MEM:4764.3M, EPOCH TIME: 1764111820.234597
[11/26 01:03:40    165s] *** Starting refinePlace (0:02:45 mem=4764.3M) ***
[11/26 01:03:40    165s] Total net bbox length = 7.286e+04 (3.493e+04 3.794e+04) (ext = 1.406e+04)
[11/26 01:03:40    165s] 
[11/26 01:03:40    165s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:40    165s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:40    165s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:40    165s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4764.3M, EPOCH TIME: 1764111820.239581
[11/26 01:03:40    165s] Starting refinePlace ...
[11/26 01:03:40    165s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:40    165s] One DDP V2 for no tweak run.
[11/26 01:03:40    165s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4764.3M, EPOCH TIME: 1764111820.240627
[11/26 01:03:40    165s] OPERPROF:         Starting spMPad at level 5, MEM:4764.3M, EPOCH TIME: 1764111820.244435
[11/26 01:03:40    165s] OPERPROF:           Starting spContextMPad at level 6, MEM:4764.3M, EPOCH TIME: 1764111820.244640
[11/26 01:03:40    165s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:4764.3M, EPOCH TIME: 1764111820.244682
[11/26 01:03:40    165s] MP Top (1856): mp=1.050. U=0.754.
[11/26 01:03:40    165s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:4764.3M, EPOCH TIME: 1764111820.245444
[11/26 01:03:40    165s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:4764.3M, EPOCH TIME: 1764111820.245639
[11/26 01:03:40    165s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:4764.3M, EPOCH TIME: 1764111820.245682
[11/26 01:03:40    165s] OPERPROF:             Starting InitSKP at level 7, MEM:4764.3M, EPOCH TIME: 1764111820.246046
[11/26 01:03:40    165s] no activity file in design. spp won't run.
[11/26 01:03:40    165s] no activity file in design. spp won't run.
[11/26 01:03:40    165s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[11/26 01:03:40    165s] OPERPROF:             Finished InitSKP at level 7, CPU:0.364, REAL:0.210, MEM:4860.3M, EPOCH TIME: 1764111820.456474
[11/26 01:03:40    165s] Wait...
[11/26 01:03:40    165s] Timing cost in AAE based: 34.7561789179453626
[11/26 01:03:40    165s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.416, REAL:0.241, MEM:4940.3M, EPOCH TIME: 1764111820.486678
[11/26 01:03:40    165s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.416, REAL:0.241, MEM:4940.3M, EPOCH TIME: 1764111820.487047
[11/26 01:03:40    165s] SKP cleared!
[11/26 01:03:40    165s] AAE Timing clean up.
[11/26 01:03:40    165s] Tweakage: fix icg 1, fix clk 0.
[11/26 01:03:40    165s] Tweakage: density cost 1, scale 0.4.
[11/26 01:03:40    165s] Tweakage: activity cost 0, scale 1.0.
[11/26 01:03:40    165s] Tweakage: timing cost on, scale 1.0.
[11/26 01:03:40    165s] OPERPROF:         Starting CoreOperation at level 5, MEM:4956.3M, EPOCH TIME: 1764111820.496947
[11/26 01:03:40    165s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:4956.3M, EPOCH TIME: 1764111820.498743
[11/26 01:03:40    165s] Tweakage swap 0 pairs.
[11/26 01:03:40    165s] Tweakage swap 0 pairs.
[11/26 01:03:40    165s] Tweakage swap 0 pairs.
[11/26 01:03:40    165s] Tweakage swap 83 pairs.
[11/26 01:03:40    165s] Tweakage swap 0 pairs.
[11/26 01:03:40    165s] Tweakage swap 0 pairs.
[11/26 01:03:40    165s] Tweakage swap 0 pairs.
[11/26 01:03:40    165s] Tweakage swap 8 pairs.
[11/26 01:03:40    165s] Tweakage swap 0 pairs.
[11/26 01:03:40    165s] Tweakage swap 0 pairs.
[11/26 01:03:40    165s] Tweakage swap 0 pairs.
[11/26 01:03:40    166s] Tweakage swap 2 pairs.
[11/26 01:03:40    166s] Tweakage swap 0 pairs.
[11/26 01:03:40    166s] Tweakage swap 0 pairs.
[11/26 01:03:40    166s] Tweakage swap 0 pairs.
[11/26 01:03:40    166s] Tweakage swap 34 pairs.
[11/26 01:03:40    166s] Tweakage swap 0 pairs.
[11/26 01:03:40    166s] Tweakage swap 0 pairs.
[11/26 01:03:40    166s] Tweakage swap 0 pairs.
[11/26 01:03:40    166s] Tweakage swap 3 pairs.
[11/26 01:03:40    166s] Tweakage swap 0 pairs.
[11/26 01:03:40    166s] Tweakage swap 0 pairs.
[11/26 01:03:40    166s] Tweakage swap 0 pairs.
[11/26 01:03:40    166s] Tweakage swap 1 pairs.
[11/26 01:03:40    166s] Tweakage move 0 insts.
[11/26 01:03:40    166s] Tweakage move 0 insts.
[11/26 01:03:40    166s] Tweakage move 0 insts.
[11/26 01:03:40    166s] Tweakage move 83 insts.
[11/26 01:03:40    166s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.530, REAL:0.494, MEM:4956.3M, EPOCH TIME: 1764111820.992264
[11/26 01:03:40    166s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.532, REAL:0.496, MEM:4956.3M, EPOCH TIME: 1764111820.992530
[11/26 01:03:40    166s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.964, REAL:0.753, MEM:4764.3M, EPOCH TIME: 1764111820.993932
[11/26 01:03:40    166s] Move report: Congestion aware Tweak moves 239 insts, mean move: 6.35 um, max move: 41.44 um 
[11/26 01:03:40    166s] 	Max move on inst (FE_OFC0_rst_n): (119.84, 270.48) --> (138.88, 248.08)
[11/26 01:03:40    166s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.9, real=0:00:00.0, mem=4764.3mb) @(0:02:45 - 0:02:46).
[11/26 01:03:41    166s] 
[11/26 01:03:41    166s] Running Spiral MT with 12 threads  fetchWidth=8 
[11/26 01:03:41    166s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 01:03:41    166s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/26 01:03:41    166s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:03:41    166s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=4764.3MB) @(0:02:46 - 0:02:47).
[11/26 01:03:41    166s] Move report: Detail placement moves 239 insts, mean move: 6.35 um, max move: 41.44 um 
[11/26 01:03:41    166s] 	Max move on inst (FE_OFC0_rst_n): (119.84, 270.48) --> (138.88, 248.08)
[11/26 01:03:41    166s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4764.3MB
[11/26 01:03:41    166s] Statistics of distance of Instance movement in refine placement:
[11/26 01:03:41    166s]   maximum (X+Y) =        41.44 um
[11/26 01:03:41    166s]   inst (FE_OFC0_rst_n) with max move: (119.84, 270.48) -> (138.88, 248.08)
[11/26 01:03:41    166s]   mean    (X+Y) =         6.35 um
[11/26 01:03:41    166s] Summary Report:
[11/26 01:03:41    166s] Instances move: 239 (out of 1856 movable)
[11/26 01:03:41    166s] Instances flipped: 0
[11/26 01:03:41    166s] Mean displacement: 6.35 um
[11/26 01:03:41    166s] Max displacement: 41.44 um (Instance: FE_OFC0_rst_n) (119.84, 270.48) -> (138.88, 248.08)
[11/26 01:03:41    166s] 	Length: 5 sites, height: 1 rows, site name: core_hd, cell type: BUHDX2
[11/26 01:03:41    166s] Total instances moved : 239
[11/26 01:03:41    166s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.151, REAL:0.866, MEM:4764.3M, EPOCH TIME: 1764111821.105317
[11/26 01:03:41    166s] Total net bbox length = 7.258e+04 (3.483e+04 3.775e+04) (ext = 1.404e+04)
[11/26 01:03:41    166s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4764.3MB
[11/26 01:03:41    166s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=4764.3MB) @(0:02:45 - 0:02:47).
[11/26 01:03:41    166s] *** Finished refinePlace (0:02:47 mem=4764.3M) ***
[11/26 01:03:41    166s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.527567.9
[11/26 01:03:41    166s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.157, REAL:0.872, MEM:4764.3M, EPOCH TIME: 1764111821.106506
[11/26 01:03:41    166s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4764.3M, EPOCH TIME: 1764111821.106548
[11/26 01:03:41    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:03:41    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:41    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:41    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:41    166s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.012, REAL:0.011, MEM:4756.3M, EPOCH TIME: 1764111821.117369
[11/26 01:03:41    166s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.258, REAL:0.971, MEM:4756.3M, EPOCH TIME: 1764111821.117454
[11/26 01:03:41    166s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:03:41    166s] #################################################################################
[11/26 01:03:41    166s] # Design Stage: PreRoute
[11/26 01:03:41    166s] # Design Name: I2CAndMemory
[11/26 01:03:41    166s] # Design Mode: 180nm
[11/26 01:03:41    166s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:03:41    166s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:03:41    166s] # Signoff Settings: SI Off 
[11/26 01:03:41    166s] #################################################################################
[11/26 01:03:41    166s] Topological Sorting (REAL = 0:00:00.0, MEM = 4744.7M, InitMEM = 4744.7M)
[11/26 01:03:41    166s] Calculate delays in BcWc mode...
[11/26 01:03:41    166s] Start delay calculation (fullDC) (12 T). (MEM=4744.66)
[11/26 01:03:41    166s] End AAE Lib Interpolated Model. (MEM=4756.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:41    167s] Total number of fetched objects 1924
[11/26 01:03:41    167s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:41    167s] End delay calculation. (MEM=5208.73 CPU=0:00:00.5 REAL=0:00:00.0)
[11/26 01:03:41    167s] End delay calculation (fullDC). (MEM=5208.73 CPU=0:00:00.6 REAL=0:00:00.0)
[11/26 01:03:41    167s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 5208.7M) ***
[11/26 01:03:41    167s] eGR doReRoute: optGuide
[11/26 01:03:41    167s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:5204.7M, EPOCH TIME: 1764111821.705455
[11/26 01:03:41    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:41    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:41    167s] All LLGs are deleted
[11/26 01:03:41    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:41    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:41    167s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5204.7M, EPOCH TIME: 1764111821.705578
[11/26 01:03:41    167s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:5204.7M, EPOCH TIME: 1764111821.705633
[11/26 01:03:41    167s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:4701.7M, EPOCH TIME: 1764111821.709720
[11/26 01:03:41    167s] {MMLU 0 8 1923}
[11/26 01:03:41    167s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=4701.7M
[11/26 01:03:41    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=4701.7M
[11/26 01:03:41    167s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4701.73 MB )
[11/26 01:03:41    167s] (I)      ==================== Layers =====================
[11/26 01:03:41    167s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:41    167s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:03:41    167s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:41    167s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:03:41    167s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:03:41    167s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:03:41    167s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:03:41    167s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:03:41    167s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:03:41    167s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:03:41    167s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:03:41    167s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:03:41    167s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:03:41    167s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:03:41    167s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:41    167s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:03:41    167s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:03:41    167s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:03:41    167s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:03:41    167s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:03:41    167s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:03:41    167s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:03:41    167s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:03:41    167s] (I)      Started Import and model ( Curr Mem: 4701.73 MB )
[11/26 01:03:41    167s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:03:41    167s] (I)      == Non-default Options ==
[11/26 01:03:41    167s] (I)      Honor MSV route constraint                         : true
[11/26 01:03:41    167s] (I)      Maximum routing layer                              : 6
[11/26 01:03:41    167s] (I)      Number of threads                                  : 12
[11/26 01:03:41    167s] (I)      Method to set GCell size                           : row
[11/26 01:03:41    167s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:03:41    167s] (I)      Use row-based GCell size
[11/26 01:03:41    167s] (I)      Use row-based GCell align
[11/26 01:03:41    167s] (I)      layer 0 area = 202000
[11/26 01:03:41    167s] (I)      layer 1 area = 202000
[11/26 01:03:41    167s] (I)      layer 2 area = 202000
[11/26 01:03:41    167s] (I)      layer 3 area = 202000
[11/26 01:03:41    167s] (I)      layer 4 area = 562000
[11/26 01:03:41    167s] (I)      layer 5 area = 10000000
[11/26 01:03:41    167s] (I)      GCell unit size   : 4480
[11/26 01:03:41    167s] (I)      GCell multiplier  : 1
[11/26 01:03:41    167s] (I)      GCell row height  : 4480
[11/26 01:03:41    167s] (I)      Actual row height : 4480
[11/26 01:03:41    167s] (I)      GCell align ref   : 15120 15120
[11/26 01:03:41    167s] [NR-eGR] Track table information for default rule: 
[11/26 01:03:41    167s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:03:41    167s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:03:41    167s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:03:41    167s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:03:41    167s] [NR-eGR] METTP has single uniform track structure
[11/26 01:03:41    167s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:03:41    167s] (I)      ================= Default via =================
[11/26 01:03:41    167s] (I)      +---+--------------------+--------------------+
[11/26 01:03:41    167s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[11/26 01:03:41    167s] (I)      +---+--------------------+--------------------+
[11/26 01:03:41    167s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[11/26 01:03:41    167s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[11/26 01:03:41    167s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[11/26 01:03:41    167s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[11/26 01:03:41    167s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[11/26 01:03:41    167s] (I)      +---+--------------------+--------------------+
[11/26 01:03:41    167s] [NR-eGR] Read 2709 PG shapes
[11/26 01:03:41    167s] [NR-eGR] Read 0 clock shapes
[11/26 01:03:41    167s] [NR-eGR] Read 0 other shapes
[11/26 01:03:41    167s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:03:41    167s] [NR-eGR] #Instance Blockages : 0
[11/26 01:03:41    167s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:03:41    167s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:03:41    167s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:03:41    167s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:03:41    167s] [NR-eGR] #Other Blockages    : 0
[11/26 01:03:41    167s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:03:41    167s] [NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 2172
[11/26 01:03:41    167s] [NR-eGR] Read 1923 nets ( ignored 8 )
[11/26 01:03:41    167s] (I)      Read net coloring for 3 partition with 1 color combinations for 1915 nets
[11/26 01:03:41    167s] (I)      early_global_route_priority property id does not exist.
[11/26 01:03:41    167s] (I)      Read Num Blocks=2709  Num Prerouted Wires=2172  Num CS=0
[11/26 01:03:41    167s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 970
[11/26 01:03:41    167s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 987
[11/26 01:03:41    167s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 215
[11/26 01:03:41    167s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:03:41    167s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:03:41    167s] (I)      Number of ignored nets                =      8
[11/26 01:03:41    167s] (I)      Number of connected nets              =      0
[11/26 01:03:41    167s] (I)      Number of fixed nets                  =      8.  Ignored: Yes
[11/26 01:03:41    167s] (I)      Number of clock nets                  =      8.  Ignored: No
[11/26 01:03:41    167s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:03:41    167s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:03:41    167s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:03:41    167s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:03:41    167s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:03:41    167s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:03:41    167s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:03:41    167s] (I)      Ndr track 0 does not exist
[11/26 01:03:41    167s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:03:41    167s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:03:41    167s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:03:41    167s] (I)      Site width          :   560  (dbu)
[11/26 01:03:41    167s] (I)      Row height          :  4480  (dbu)
[11/26 01:03:41    167s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:03:41    167s] (I)      GCell width         :  4480  (dbu)
[11/26 01:03:41    167s] (I)      GCell height        :  4480  (dbu)
[11/26 01:03:41    167s] (I)      Grid                :    72    65     6
[11/26 01:03:41    167s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:03:41    167s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:03:41    167s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:03:41    167s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:03:41    167s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:03:41    167s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:03:41    167s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:03:41    167s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:03:41    167s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:03:41    167s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:03:41    167s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:03:41    167s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:03:41    167s] (I)      --------------------------------------------------------
[11/26 01:03:41    167s] 
[11/26 01:03:41    167s] [NR-eGR] ============ Routing rule table ============
[11/26 01:03:41    167s] [NR-eGR] Rule id: 0  Nets: 1915
[11/26 01:03:41    167s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:03:41    167s] (I)                    Layer    2    3    4     5     6 
[11/26 01:03:41    167s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:03:41    167s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:03:41    167s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:03:41    167s] [NR-eGR] ========================================
[11/26 01:03:41    167s] [NR-eGR] 
[11/26 01:03:41    167s] (I)      =============== Blocked Tracks ===============
[11/26 01:03:41    167s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:41    167s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:03:41    167s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:41    167s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:03:41    167s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:03:41    167s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:03:41    167s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:03:41    167s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:03:41    167s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:03:41    167s] (I)      +-------+---------+----------+---------------+
[11/26 01:03:41    167s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4717.73 MB )
[11/26 01:03:41    167s] (I)      Reset routing kernel
[11/26 01:03:41    167s] (I)      Started Global Routing ( Curr Mem: 4725.73 MB )
[11/26 01:03:41    167s] (I)      totalPins=7212  totalGlobalPin=6998 (97.03%)
[11/26 01:03:41    167s] (I)      total 2D Cap : 126283 = (52459 H, 73824 V)
[11/26 01:03:41    167s] [NR-eGR] Layer group 1: route 1915 net(s) in layer range [2, 6]
[11/26 01:03:41    167s] (I)      
[11/26 01:03:41    167s] (I)      ============  Phase 1a Route ============
[11/26 01:03:41    167s] (I)      Usage: 18812 = (9092 H, 9720 V) = (17.33% H, 13.17% V) = (4.073e+04um H, 4.355e+04um V)
[11/26 01:03:41    167s] (I)      
[11/26 01:03:41    167s] (I)      ============  Phase 1b Route ============
[11/26 01:03:41    167s] (I)      Usage: 18812 = (9092 H, 9720 V) = (17.33% H, 13.17% V) = (4.073e+04um H, 4.355e+04um V)
[11/26 01:03:41    167s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.427776e+04um
[11/26 01:03:41    167s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 01:03:41    167s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:03:41    167s] (I)      
[11/26 01:03:41    167s] (I)      ============  Phase 1c Route ============
[11/26 01:03:41    167s] (I)      Level2 Grid: 15 x 13
[11/26 01:03:41    167s] (I)      Usage: 18813 = (9092 H, 9721 V) = (17.33% H, 13.17% V) = (4.073e+04um H, 4.355e+04um V)
[11/26 01:03:41    167s] (I)      
[11/26 01:03:41    167s] (I)      ============  Phase 1d Route ============
[11/26 01:03:41    167s] (I)      Usage: 18812 = (9092 H, 9720 V) = (17.33% H, 13.17% V) = (4.073e+04um H, 4.355e+04um V)
[11/26 01:03:41    167s] (I)      
[11/26 01:03:41    167s] (I)      ============  Phase 1e Route ============
[11/26 01:03:41    167s] (I)      Usage: 18812 = (9092 H, 9720 V) = (17.33% H, 13.17% V) = (4.073e+04um H, 4.355e+04um V)
[11/26 01:03:41    167s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.427776e+04um
[11/26 01:03:41    167s] (I)      
[11/26 01:03:41    167s] (I)      ============  Phase 1l Route ============
[11/26 01:03:41    167s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 01:03:41    167s] (I)      Layer  2:      35211     10596         5           0       36864    ( 0.00%) 
[11/26 01:03:41    167s] (I)      Layer  3:      35903     10029         0           0       36920    ( 0.00%) 
[11/26 01:03:41    167s] (I)      Layer  4:      35211      3374         4           0       36864    ( 0.00%) 
[11/26 01:03:41    167s] (I)      Layer  5:      16045       201         8         284       18176    ( 1.54%) 
[11/26 01:03:41    167s] (I)      Layer  6:       2700         0         0        1526        2160    (41.41%) 
[11/26 01:03:41    167s] (I)      Total:        125070     24200        17        1810      130984    ( 1.36%) 
[11/26 01:03:41    167s] (I)      
[11/26 01:03:41    167s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:03:41    167s] [NR-eGR]                        OverCon           OverCon            
[11/26 01:03:41    167s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 01:03:41    167s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 01:03:41    167s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:03:41    167s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:41    167s] [NR-eGR]    MET2 ( 2)         4( 0.09%)         0( 0.00%)   ( 0.09%) 
[11/26 01:03:41    167s] [NR-eGR]    MET3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:41    167s] [NR-eGR]    MET4 ( 4)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/26 01:03:41    167s] [NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[11/26 01:03:41    167s] [NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:03:41    167s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:03:41    167s] [NR-eGR]        Total         6( 0.03%)         2( 0.01%)   ( 0.04%) 
[11/26 01:03:41    167s] [NR-eGR] 
[11/26 01:03:41    167s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.08 sec, Curr Mem: 4757.73 MB )
[11/26 01:03:41    167s] (I)      total 2D Cap : 126890 = (52640 H, 74250 V)
[11/26 01:03:41    167s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[11/26 01:03:41    167s] (I)      ============= Track Assignment ============
[11/26 01:03:41    167s] (I)      Started Track Assignment (12T) ( Curr Mem: 4757.73 MB )
[11/26 01:03:41    167s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/26 01:03:41    167s] (I)      Run Multi-thread track assignment
[11/26 01:03:41    167s] (I)      Finished Track Assignment (12T) ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 4757.73 MB )
[11/26 01:03:41    167s] (I)      Started Export ( Curr Mem: 4757.73 MB )
[11/26 01:03:41    167s] [NR-eGR]                 Length (um)   Vias 
[11/26 01:03:41    167s] [NR-eGR] -----------------------------------
[11/26 01:03:41    167s] [NR-eGR]  MET1    (1H)             0   7586 
[11/26 01:03:41    167s] [NR-eGR]  MET2    (2V)         36704  11174 
[11/26 01:03:41    167s] [NR-eGR]  MET3    (3H)         45044   1322 
[11/26 01:03:41    167s] [NR-eGR]  MET4    (4V)         14517     69 
[11/26 01:03:41    167s] [NR-eGR]  METTP   (5H)           875      6 
[11/26 01:03:41    167s] [NR-eGR]  METTPL  (6V)             4      0 
[11/26 01:03:41    167s] [NR-eGR] -----------------------------------
[11/26 01:03:41    167s] [NR-eGR]          Total        97144  20157 
[11/26 01:03:41    167s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:41    167s] [NR-eGR] Total half perimeter of net bounding box: 72581um
[11/26 01:03:41    167s] [NR-eGR] Total length: 97144um, number of vias: 20157
[11/26 01:03:41    167s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:41    167s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/26 01:03:41    167s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:03:41    168s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 4740.12 MB )
[11/26 01:03:41    168s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.20 sec, Curr Mem: 4683.12 MB )
[11/26 01:03:41    168s] (I)      ==================================== Runtime Summary =====================================
[11/26 01:03:41    168s] (I)       Step                                         %      Start     Finish      Real       CPU 
[11/26 01:03:41    168s] (I)      ------------------------------------------------------------------------------------------
[11/26 01:03:41    168s] (I)       Early Global Route kernel              100.00%  94.43 sec  94.62 sec  0.20 sec  0.29 sec 
[11/26 01:03:41    168s] (I)       +-Import and model                      10.73%  94.43 sec  94.45 sec  0.02 sec  0.02 sec 
[11/26 01:03:41    168s] (I)       | +-Create place DB                      3.47%  94.43 sec  94.44 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | +-Import place data                  3.43%  94.43 sec  94.44 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | | +-Read instances and placement     1.12%  94.43 sec  94.43 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | +-Read nets                        2.21%  94.43 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | +-Create route DB                      5.68%  94.44 sec  94.45 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | +-Import route data (12T)            5.51%  94.44 sec  94.45 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | | +-Read blockages ( Layer 2-6 )     0.84%  94.44 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | | +-Read routing blockages         0.00%  94.44 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | | +-Read instance blockages        0.27%  94.44 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | | +-Read PG blockages              0.20%  94.44 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | | +-Read clock blockages           0.02%  94.44 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | | +-Read other blockages           0.02%  94.44 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | | +-Read halo blockages            0.01%  94.44 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | | +-Read boundary cut boxes        0.00%  94.44 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | +-Read blackboxes                  0.01%  94.44 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | +-Read prerouted                   1.04%  94.44 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | +-Read unlegalized nets            0.08%  94.44 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | +-Read nets                        0.42%  94.44 sec  94.44 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | +-Reading MSV/Partition Data       0.61%  94.44 sec  94.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | | +-Read Net Coloring              0.56%  94.44 sec  94.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | +-Set up via pillars               0.01%  94.45 sec  94.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | +-Initialize 3D grid graph         0.02%  94.45 sec  94.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | +-Model blockage capacity          1.00%  94.45 sec  94.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | | +-Initialize 3D capacity         0.90%  94.45 sec  94.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | +-Read aux data                        0.00%  94.45 sec  94.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | +-Others data preparation              0.08%  94.45 sec  94.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | +-Create route kernel                  1.15%  94.45 sec  94.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       +-Global Routing                        42.70%  94.45 sec  94.54 sec  0.08 sec  0.15 sec 
[11/26 01:03:41    168s] (I)       | +-Initialization                       0.26%  94.45 sec  94.45 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | +-Net group 1                         41.38%  94.45 sec  94.53 sec  0.08 sec  0.14 sec 
[11/26 01:03:41    168s] (I)       | | +-Generate topology (11T)            2.63%  94.45 sec  94.46 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | +-Phase 1a                           3.97%  94.46 sec  94.47 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | | +-Pattern routing (12T)            3.53%  94.46 sec  94.47 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | | +-Add via demand to 2D             0.27%  94.47 sec  94.47 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | +-Phase 1b                           2.80%  94.47 sec  94.47 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | | +-Monotonic routing (12T)          2.67%  94.47 sec  94.47 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | +-Phase 1c                           6.90%  94.47 sec  94.49 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | | +-Two level Routing                6.83%  94.47 sec  94.49 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | | | +-Two Level Routing (Regular)    2.84%  94.47 sec  94.48 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | | | +-Two Level Routing (Strong)     3.86%  94.48 sec  94.49 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | +-Phase 1d                           6.61%  94.49 sec  94.50 sec  0.01 sec  0.02 sec 
[11/26 01:03:41    168s] (I)       | | | +-Detoured routing (12T)           6.52%  94.49 sec  94.50 sec  0.01 sec  0.02 sec 
[11/26 01:03:41    168s] (I)       | | +-Phase 1e                           0.09%  94.50 sec  94.50 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | | +-Route legalization               0.00%  94.50 sec  94.50 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | | +-Phase 1l                          17.66%  94.50 sec  94.53 sec  0.03 sec  0.09 sec 
[11/26 01:03:41    168s] (I)       | | | +-Layer assignment (12T)          17.41%  94.50 sec  94.53 sec  0.03 sec  0.09 sec 
[11/26 01:03:41    168s] (I)       | +-Clean cong LA                        0.00%  94.53 sec  94.53 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       +-Export 3D cong map                     0.50%  94.54 sec  94.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | +-Export 2D cong map                   0.09%  94.54 sec  94.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       +-Extract Global 3D Wires                0.29%  94.54 sec  94.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       +-Track Assignment (12T)                 8.87%  94.54 sec  94.56 sec  0.02 sec  0.04 sec 
[11/26 01:03:41    168s] (I)       | +-Initialization                       0.06%  94.54 sec  94.54 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | +-Track Assignment Kernel              8.63%  94.54 sec  94.56 sec  0.02 sec  0.04 sec 
[11/26 01:03:41    168s] (I)       | +-Free Memory                          0.00%  94.56 sec  94.56 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       +-Export                                31.30%  94.56 sec  94.62 sec  0.06 sec  0.07 sec 
[11/26 01:03:41    168s] (I)       | +-Export DB wires                      6.04%  94.56 sec  94.57 sec  0.01 sec  0.02 sec 
[11/26 01:03:41    168s] (I)       | | +-Export all nets (12T)              3.74%  94.56 sec  94.56 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | | +-Set wire vias (12T)                1.93%  94.56 sec  94.57 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | +-Report wirelength                    2.89%  94.57 sec  94.57 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)       | +-Update net boxes                     1.52%  94.57 sec  94.58 sec  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)       | +-Update timing                       20.60%  94.58 sec  94.62 sec  0.04 sec  0.04 sec 
[11/26 01:03:41    168s] (I)       +-Postprocess design                     3.15%  94.62 sec  94.62 sec  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)      ==================== Summary by functions =====================
[11/26 01:03:41    168s] (I)       Lv  Step                                %      Real       CPU 
[11/26 01:03:41    168s] (I)      ---------------------------------------------------------------
[11/26 01:03:41    168s] (I)        0  Early Global Route kernel     100.00%  0.20 sec  0.29 sec 
[11/26 01:03:41    168s] (I)        1  Global Routing                 42.70%  0.08 sec  0.15 sec 
[11/26 01:03:41    168s] (I)        1  Export                         31.30%  0.06 sec  0.07 sec 
[11/26 01:03:41    168s] (I)        1  Import and model               10.73%  0.02 sec  0.02 sec 
[11/26 01:03:41    168s] (I)        1  Track Assignment (12T)          8.87%  0.02 sec  0.04 sec 
[11/26 01:03:41    168s] (I)        1  Postprocess design              3.15%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        1  Export 3D cong map              0.50%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        1  Extract Global 3D Wires         0.29%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        2  Net group 1                    41.38%  0.08 sec  0.14 sec 
[11/26 01:03:41    168s] (I)        2  Update timing                  20.60%  0.04 sec  0.04 sec 
[11/26 01:03:41    168s] (I)        2  Track Assignment Kernel         8.63%  0.02 sec  0.04 sec 
[11/26 01:03:41    168s] (I)        2  Export DB wires                 6.04%  0.01 sec  0.02 sec 
[11/26 01:03:41    168s] (I)        2  Create route DB                 5.68%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        2  Create place DB                 3.47%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        2  Report wirelength               2.89%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        2  Update net boxes                1.52%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        2  Create route kernel             1.15%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        2  Initialization                  0.33%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        2  Export 2D cong map              0.09%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        3  Phase 1l                       17.66%  0.03 sec  0.09 sec 
[11/26 01:03:41    168s] (I)        3  Phase 1c                        6.90%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        3  Phase 1d                        6.61%  0.01 sec  0.02 sec 
[11/26 01:03:41    168s] (I)        3  Import route data (12T)         5.51%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        3  Phase 1a                        3.97%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        3  Export all nets (12T)           3.74%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        3  Import place data               3.43%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        3  Phase 1b                        2.80%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        3  Generate topology (11T)         2.63%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        3  Set wire vias (12T)             1.93%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        3  Phase 1e                        0.09%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        4  Layer assignment (12T)         17.41%  0.03 sec  0.09 sec 
[11/26 01:03:41    168s] (I)        4  Two level Routing               6.83%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        4  Detoured routing (12T)          6.52%  0.01 sec  0.02 sec 
[11/26 01:03:41    168s] (I)        4  Pattern routing (12T)           3.53%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        4  Monotonic routing (12T)         2.67%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        4  Read nets                       2.63%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        4  Read instances and placement    1.12%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        4  Read prerouted                  1.04%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        4  Model blockage capacity         1.00%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        4  Read blockages ( Layer 2-6 )    0.84%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        4  Reading MSV/Partition Data      0.61%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        4  Add via demand to 2D            0.27%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        4  Read unlegalized nets           0.08%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        5  Two Level Routing (Strong)      3.86%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        5  Two Level Routing (Regular)     2.84%  0.01 sec  0.01 sec 
[11/26 01:03:41    168s] (I)        5  Initialize 3D capacity          0.90%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        5  Read Net Coloring               0.56%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        5  Read instance blockages         0.27%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        5  Read PG blockages               0.20%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[11/26 01:03:41    168s] Extraction called for design 'I2CAndMemory' of instances=1863 and nets=1925 using extraction engine 'preRoute' .
[11/26 01:03:41    168s] PreRoute RC Extraction called for design I2CAndMemory.
[11/26 01:03:41    168s] RC Extraction called in multi-corner(3) mode.
[11/26 01:03:41    168s] RCMode: PreRoute
[11/26 01:03:41    168s]       RC Corner Indexes            0       1       2   
[11/26 01:03:41    168s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:03:41    168s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:41    168s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:41    168s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:41    168s] Shrink Factor                : 1.00000
[11/26 01:03:41    168s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 01:03:41    168s] Using capacitance table file ...
[11/26 01:03:41    168s] 
[11/26 01:03:41    168s] Trim Metal Layers:
[11/26 01:03:41    168s] LayerId::1 widthSet size::5
[11/26 01:03:41    168s] LayerId::2 widthSet size::5
[11/26 01:03:41    168s] LayerId::3 widthSet size::5
[11/26 01:03:41    168s] LayerId::4 widthSet size::5
[11/26 01:03:41    168s] LayerId::5 widthSet size::5
[11/26 01:03:41    168s] LayerId::6 widthSet size::3
[11/26 01:03:41    168s] Updating RC grid for preRoute extraction ...
[11/26 01:03:41    168s] eee: pegSigSF::1.070000
[11/26 01:03:41    168s] Initializing multi-corner capacitance tables ... 
[11/26 01:03:41    168s] Initializing multi-corner resistance tables ...
[11/26 01:03:42    168s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:03:42    168s] eee: l::2 avDens::0.218153 usedTrk::855.159643 availTrk::3920.000000 sigTrk::855.159643
[11/26 01:03:42    168s] eee: l::3 avDens::0.244690 usedTrk::1076.638088 availTrk::4400.000000 sigTrk::1076.638088
[11/26 01:03:42    168s] eee: l::4 avDens::0.081019 usedTrk::343.520537 availTrk::4240.000000 sigTrk::343.520537
[11/26 01:03:42    168s] eee: l::5 avDens::0.035874 usedTrk::61.703995 availTrk::1720.000000 sigTrk::61.703995
[11/26 01:03:42    168s] eee: l::6 avDens::0.269225 usedTrk::94.767277 availTrk::352.000000 sigTrk::94.767277
[11/26 01:03:42    168s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:42    168s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.314346 uaWl=1.000000 uaWlH=0.138047 aWlH=0.000000 lMod=0 pMax=0.829900 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:03:42    168s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 4683.117M)
[11/26 01:03:42    168s] Compute RC Scale Done ...
[11/26 01:03:42    168s] OPERPROF: Starting HotSpotCal at level 1, MEM:4702.2M, EPOCH TIME: 1764111822.118112
[11/26 01:03:42    168s] [hotspot] +------------+---------------+---------------+
[11/26 01:03:42    168s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 01:03:42    168s] [hotspot] +------------+---------------+---------------+
[11/26 01:03:42    168s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 01:03:42    168s] [hotspot] +------------+---------------+---------------+
[11/26 01:03:42    168s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 01:03:42    168s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 01:03:42    168s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.007, MEM:4702.2M, EPOCH TIME: 1764111822.125171
[11/26 01:03:42    168s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 12 -resetVeryShortNets -rescheduleForAdherence  
[11/26 01:03:42    168s] Begin: GigaOpt Route Type Constraints Refinement
[11/26 01:03:42    168s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:48.3/0:02:27.8 (1.1), mem = 4702.2M
[11/26 01:03:42    168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.15
[11/26 01:03:42    168s] ### Creating RouteCongInterface, started
[11/26 01:03:42    168s] 
[11/26 01:03:42    168s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:03:42    168s] 
[11/26 01:03:42    168s] #optDebug: {0, 1.000}
[11/26 01:03:42    168s] ### Creating RouteCongInterface, finished
[11/26 01:03:42    168s] Updated routing constraints on 0 nets.
[11/26 01:03:42    168s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.15
[11/26 01:03:42    168s] Bottom Preferred Layer:
[11/26 01:03:42    168s] +-------------+------------+----------+
[11/26 01:03:42    168s] |    Layer    |    CLK     |   Rule   |
[11/26 01:03:42    168s] +-------------+------------+----------+
[11/26 01:03:42    168s] | MET3 (z=3)  |          7 | default  |
[11/26 01:03:42    168s] +-------------+------------+----------+
[11/26 01:03:42    168s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:03:42    168s] +-------------+------------+----------+
[11/26 01:03:42    168s] Via Pillar Rule:
[11/26 01:03:42    168s]     None
[11/26 01:03:42    168s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:02:48.3/0:02:27.9 (1.1), mem = 4702.2M
[11/26 01:03:42    168s] 
[11/26 01:03:42    168s] =============================================================================================
[11/26 01:03:42    168s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.35-s114_1
[11/26 01:03:42    168s] =============================================================================================
[11/26 01:03:42    168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:42    168s] ---------------------------------------------------------------------------------------------
[11/26 01:03:42    168s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  45.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 01:03:42    168s] [ MISC                   ]          0:00:00.0  (  54.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 01:03:42    168s] ---------------------------------------------------------------------------------------------
[11/26 01:03:42    168s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 01:03:42    168s] ---------------------------------------------------------------------------------------------
[11/26 01:03:42    168s] 
[11/26 01:03:42    168s] End: GigaOpt Route Type Constraints Refinement
[11/26 01:03:42    168s] skip EGR on cluster skew clock nets.
[11/26 01:03:42    168s] Deleting Lib Analyzer.
[11/26 01:03:42    168s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:03:42    168s] #################################################################################
[11/26 01:03:42    168s] # Design Stage: PreRoute
[11/26 01:03:42    168s] # Design Name: I2CAndMemory
[11/26 01:03:42    168s] # Design Mode: 180nm
[11/26 01:03:42    168s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:03:42    168s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:03:42    168s] # Signoff Settings: SI Off 
[11/26 01:03:42    168s] #################################################################################
[11/26 01:03:42    168s] Topological Sorting (REAL = 0:00:00.0, MEM = 4763.0M, InitMEM = 4763.0M)
[11/26 01:03:42    168s] Calculate delays in BcWc mode...
[11/26 01:03:42    168s] Calculate delays in BcWc mode...
[11/26 01:03:42    168s] Start delay calculation (fullDC) (12 T). (MEM=4763.98)
[11/26 01:03:42    168s] End AAE Lib Interpolated Model. (MEM=4775.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:42    169s] Total number of fetched objects 1924
[11/26 01:03:42    169s] Total number of fetched objects 1924
[11/26 01:03:42    169s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:42    169s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:42    169s] End delay calculation. (MEM=5326.05 CPU=0:00:00.9 REAL=0:00:00.0)
[11/26 01:03:42    169s] End delay calculation (fullDC). (MEM=5326.05 CPU=0:00:01.2 REAL=0:00:00.0)
[11/26 01:03:42    169s] *** CDM Built up (cpu=0:00:01.4  real=0:00:00.0  mem= 5326.0M) ***
[11/26 01:03:42    169s] Begin: GigaOpt postEco DRV Optimization
[11/26 01:03:42    169s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 12 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/26 01:03:42    169s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:50.0/0:02:28.6 (1.1), mem = 5324.0M
[11/26 01:03:42    169s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:03:42    169s] Info: 8 nets with fixed/cover wires excluded.
[11/26 01:03:42    170s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:03:42    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.16
[11/26 01:03:42    170s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:03:42    170s] ### Creating PhyDesignMc. totSessionCpu=0:02:50 mem=5324.0M
[11/26 01:03:42    170s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/26 01:03:42    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:5324.0M, EPOCH TIME: 1764111822.875402
[11/26 01:03:42    170s] Processing tracks to init pin-track alignment.
[11/26 01:03:42    170s] z: 2, totalTracks: 1
[11/26 01:03:42    170s] z: 4, totalTracks: 1
[11/26 01:03:42    170s] z: 6, totalTracks: 1
[11/26 01:03:42    170s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:42    170s] All LLGs are deleted
[11/26 01:03:42    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:42    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:42    170s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5324.0M, EPOCH TIME: 1764111822.885226
[11/26 01:03:42    170s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5324.0M, EPOCH TIME: 1764111822.886426
[11/26 01:03:42    170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5324.0M, EPOCH TIME: 1764111822.886948
[11/26 01:03:42    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:42    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:42    170s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5516.0M, EPOCH TIME: 1764111822.892154
[11/26 01:03:42    170s] Max number of tech site patterns supported in site array is 256.
[11/26 01:03:42    170s] Core basic site is core_hd
[11/26 01:03:42    170s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5516.0M, EPOCH TIME: 1764111822.947200
[11/26 01:03:42    170s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:03:42    170s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:03:42    170s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.013, REAL:0.011, MEM:5548.0M, EPOCH TIME: 1764111822.958113
[11/26 01:03:42    170s] Fast DP-INIT is on for default
[11/26 01:03:42    170s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:03:42    170s] Atter site array init, number of instance map data is 0.
[11/26 01:03:42    170s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.073, REAL:0.073, MEM:5548.0M, EPOCH TIME: 1764111822.964755
[11/26 01:03:42    170s] 
[11/26 01:03:42    170s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:42    170s] 
[11/26 01:03:42    170s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:03:42    170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.081, REAL:0.080, MEM:5356.0M, EPOCH TIME: 1764111822.966817
[11/26 01:03:42    170s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5356.0M, EPOCH TIME: 1764111822.966897
[11/26 01:03:42    170s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:5356.0M, EPOCH TIME: 1764111822.971619
[11/26 01:03:42    170s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5356.0MB).
[11/26 01:03:42    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.097, MEM:5356.0M, EPOCH TIME: 1764111822.972108
[11/26 01:03:42    170s] TotalInstCnt at PhyDesignMc Initialization: 1863
[11/26 01:03:42    170s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:50 mem=5356.0M
[11/26 01:03:42    170s] ### Creating RouteCongInterface, started
[11/26 01:03:42    170s] 
[11/26 01:03:42    170s] Creating Lib Analyzer ...
[11/26 01:03:43    170s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:03:43    170s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:03:43    170s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:03:43    170s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:03:43    170s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:03:43    170s] 
[11/26 01:03:43    170s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:46    173s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:53 mem=5356.0M
[11/26 01:03:46    173s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:53 mem=5356.0M
[11/26 01:03:46    173s] Creating Lib Analyzer, finished. 
[11/26 01:03:46    173s] 
[11/26 01:03:46    173s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.4917} {5, 0.027, 0.3422} {6, 0.027, 0.3422} 
[11/26 01:03:46    173s] 
[11/26 01:03:46    173s] #optDebug: {0, 1.000}
[11/26 01:03:46    173s] ### Creating RouteCongInterface, finished
[11/26 01:03:46    173s] {MG  {5 0 73.6 0.754249} }
[11/26 01:03:46    173s] ### Creating LA Mngr. totSessionCpu=0:02:53 mem=5356.0M
[11/26 01:03:46    173s] ### Creating LA Mngr, finished. totSessionCpu=0:02:53 mem=5356.0M
[11/26 01:03:46    173s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 01:03:46    173s] [GPS-DRV] maxDensity (design): 0.95
[11/26 01:03:46    173s] [GPS-DRV] maxLocalDensity: 0.98
[11/26 01:03:46    173s] [GPS-DRV] All active and enabled setup views
[11/26 01:03:46    173s] [GPS-DRV]     PVT_1_80_V_WC_VIEW
[11/26 01:03:46    173s] [GPS-DRV]     PVT_1_80_V_TYP_VIEW
[11/26 01:03:46    173s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 01:03:46    173s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 01:03:46    173s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 01:03:46    173s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/26 01:03:46    173s] [GPS-DRV] timing-driven DRV settings
[11/26 01:03:46    173s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/26 01:03:46    173s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5663.2M, EPOCH TIME: 1764111826.419257
[11/26 01:03:46    173s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5663.2M, EPOCH TIME: 1764111826.419369
[11/26 01:03:46    173s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:03:46    173s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:03:46    173s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:03:46    173s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/26 01:03:46    173s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:03:46    173s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 01:03:46    173s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:03:46    173s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:03:46    173s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:03:46    173s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:03:46    173s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.07|     0.00|       0|       0|       0| 75.54%|          |         |
[11/26 01:03:46    173s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:03:46    173s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:03:46    173s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:03:46    173s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.07|     0.00|       0|       0|       0| 75.54%| 0:00:00.0|  5663.2M|
[11/26 01:03:46    173s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:03:46    173s] Bottom Preferred Layer:
[11/26 01:03:46    173s] +-------------+------------+----------+
[11/26 01:03:46    173s] |    Layer    |    CLK     |   Rule   |
[11/26 01:03:46    173s] +-------------+------------+----------+
[11/26 01:03:46    173s] | MET3 (z=3)  |          7 | default  |
[11/26 01:03:46    173s] +-------------+------------+----------+
[11/26 01:03:46    173s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:03:46    173s] +-------------+------------+----------+
[11/26 01:03:46    173s] Via Pillar Rule:
[11/26 01:03:46    173s]     None
[11/26 01:03:46    173s] 
[11/26 01:03:46    173s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5663.2M) ***
[11/26 01:03:46    173s] 
[11/26 01:03:46    173s] Total-nets :: 1923, Stn-nets :: 0, ratio :: 0 %, Total-len 97144.2, Stn-len 0
[11/26 01:03:46    173s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5347.6M, EPOCH TIME: 1764111826.538648
[11/26 01:03:46    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:03:46    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:46    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:46    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:46    173s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.013, MEM:4897.6M, EPOCH TIME: 1764111826.551191
[11/26 01:03:46    173s] TotalInstCnt at PhyDesignMc Destruction: 1863
[11/26 01:03:46    173s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.16
[11/26 01:03:46    173s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:03.8/0:00:03.7 (1.0), totSession cpu/real = 0:02:53.8/0:02:32.3 (1.1), mem = 4897.6M
[11/26 01:03:46    173s] 
[11/26 01:03:46    173s] =============================================================================================
[11/26 01:03:46    173s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.35-s114_1
[11/26 01:03:46    173s] =============================================================================================
[11/26 01:03:46    173s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:46    173s] ---------------------------------------------------------------------------------------------
[11/26 01:03:46    173s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.2    2.3
[11/26 01:03:46    173s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  87.2 % )     0:00:03.2 /  0:00:03.2    1.0
[11/26 01:03:46    173s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:46    173s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 01:03:46    173s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:46    173s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:03.2 /  0:00:03.2    1.0
[11/26 01:03:46    173s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:46    173s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[11/26 01:03:46    173s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.5
[11/26 01:03:46    173s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[11/26 01:03:46    173s] [ MISC                   ]          0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.3    1.2
[11/26 01:03:46    173s] ---------------------------------------------------------------------------------------------
[11/26 01:03:46    173s]  DrvOpt #2 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.8    1.0
[11/26 01:03:46    173s] ---------------------------------------------------------------------------------------------
[11/26 01:03:46    173s] 
[11/26 01:03:46    173s] End: GigaOpt postEco DRV Optimization
[11/26 01:03:46    173s] **INFO: Flow update: Design timing is met.
[11/26 01:03:46    173s] **INFO: Skipping refine place as no non-legal commits were detected
[11/26 01:03:46    173s] **INFO: Flow update: Design timing is met.
[11/26 01:03:46    173s] **INFO: Flow update: Design timing is met.
[11/26 01:03:46    173s] **INFO: Flow update: Design timing is met.
[11/26 01:03:46    173s] #optDebug: fT-D <X 1 0 0 0>
[11/26 01:03:46    173s] Register exp ratio and priority group on 0 nets on 1923 nets : 
[11/26 01:03:46    173s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:03:46    173s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:03:46    173s] 
[11/26 01:03:46    173s] Active setup views:
[11/26 01:03:46    173s]  PVT_1_80_V_WC_VIEW
[11/26 01:03:46    173s]   Dominating endpoints: 0
[11/26 01:03:46    173s]   Dominating TNS: -0.000
[11/26 01:03:46    173s] 
[11/26 01:03:46    173s] Extraction called for design 'I2CAndMemory' of instances=1863 and nets=1925 using extraction engine 'preRoute' .
[11/26 01:03:46    173s] PreRoute RC Extraction called for design I2CAndMemory.
[11/26 01:03:46    173s] RC Extraction called in multi-corner(3) mode.
[11/26 01:03:46    173s] RCMode: PreRoute
[11/26 01:03:46    173s]       RC Corner Indexes            0       1       2   
[11/26 01:03:46    173s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:03:46    173s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:46    173s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:46    173s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:03:46    173s] Shrink Factor                : 1.00000
[11/26 01:03:46    173s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 01:03:46    173s] Using capacitance table file ...
[11/26 01:03:46    173s] 
[11/26 01:03:46    173s] Trim Metal Layers:
[11/26 01:03:46    173s] LayerId::1 widthSet size::5
[11/26 01:03:46    173s] LayerId::2 widthSet size::5
[11/26 01:03:46    173s] LayerId::3 widthSet size::5
[11/26 01:03:46    173s] LayerId::4 widthSet size::5
[11/26 01:03:46    173s] LayerId::5 widthSet size::5
[11/26 01:03:46    173s] LayerId::6 widthSet size::3
[11/26 01:03:46    173s] Updating RC grid for preRoute extraction ...
[11/26 01:03:46    173s] eee: pegSigSF::1.070000
[11/26 01:03:46    173s] Initializing multi-corner capacitance tables ... 
[11/26 01:03:46    173s] Initializing multi-corner resistance tables ...
[11/26 01:03:46    174s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:03:46    174s] eee: l::2 avDens::0.218153 usedTrk::855.159643 availTrk::3920.000000 sigTrk::855.159643
[11/26 01:03:46    174s] eee: l::3 avDens::0.244690 usedTrk::1076.638088 availTrk::4400.000000 sigTrk::1076.638088
[11/26 01:03:46    174s] eee: l::4 avDens::0.081019 usedTrk::343.520537 availTrk::4240.000000 sigTrk::343.520537
[11/26 01:03:46    174s] eee: l::5 avDens::0.035874 usedTrk::61.703995 availTrk::1720.000000 sigTrk::61.703995
[11/26 01:03:46    174s] eee: l::6 avDens::0.269225 usedTrk::94.767277 availTrk::352.000000 sigTrk::94.767277
[11/26 01:03:46    174s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:46    174s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.314346 uaWl=1.000000 uaWlH=0.138047 aWlH=0.000000 lMod=0 pMax=0.829900 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:03:46    174s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4797.977M)
[11/26 01:03:46    174s] Starting delay calculation for Setup views
[11/26 01:03:46    174s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:03:46    174s] #################################################################################
[11/26 01:03:46    174s] # Design Stage: PreRoute
[11/26 01:03:46    174s] # Design Name: I2CAndMemory
[11/26 01:03:46    174s] # Design Mode: 180nm
[11/26 01:03:46    174s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:03:46    174s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:03:46    174s] # Signoff Settings: SI Off 
[11/26 01:03:46    174s] #################################################################################
[11/26 01:03:46    174s] Topological Sorting (REAL = 0:00:00.0, MEM = 4869.3M, InitMEM = 4868.3M)
[11/26 01:03:47    174s] Calculate delays in BcWc mode...
[11/26 01:03:47    174s] Calculate delays in BcWc mode...
[11/26 01:03:47    174s] Start delay calculation (fullDC) (12 T). (MEM=4870.3)
[11/26 01:03:47    174s] End AAE Lib Interpolated Model. (MEM=4881.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:47    175s] Total number of fetched objects 1924
[11/26 01:03:47    175s] Total number of fetched objects 1924
[11/26 01:03:47    175s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:47    175s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:03:47    175s] End delay calculation. (MEM=5419.85 CPU=0:00:00.9 REAL=0:00:00.0)
[11/26 01:03:47    175s] End delay calculation (fullDC). (MEM=5419.85 CPU=0:00:01.1 REAL=0:00:00.0)
[11/26 01:03:47    175s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 5419.9M) ***
[11/26 01:03:47    175s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:02:56 mem=5419.9M)
[11/26 01:03:47    175s] Reported timing to dir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/Ccopt_Design_Timing_Reports
[11/26 01:03:47    175s] **optDesign ... cpu = 0:00:30, real = 0:00:24, mem = 3551.9M, totSessionCpu=0:02:56 **
[11/26 01:03:47    175s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4937.9M, EPOCH TIME: 1764111827.529995
[11/26 01:03:47    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:47    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:47    175s] 
[11/26 01:03:47    175s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:47    175s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.074, REAL:0.073, MEM:4969.9M, EPOCH TIME: 1764111827.603008
[11/26 01:03:47    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:47    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.068  | 45.068  | 59.644  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4972.8M, EPOCH TIME: 1764111829.483263
[11/26 01:03:49    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:49    176s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.072, REAL:0.073, MEM:4974.3M, EPOCH TIME: 1764111829.555907
[11/26 01:03:49    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:49    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] Density: 75.537%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4974.3M, EPOCH TIME: 1764111829.572356
[11/26 01:03:49    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:49    176s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.071, REAL:0.071, MEM:4974.3M, EPOCH TIME: 1764111829.643812
[11/26 01:03:49    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:49    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] **optDesign ... cpu = 0:00:30, real = 0:00:26, mem = 3555.4M, totSessionCpu=0:02:57 **
[11/26 01:03:49    176s] *** Finished optDesign ***
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:36.2 real=0:00:31.2)
[11/26 01:03:49    176s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.4 real=0:00:04.1)
[11/26 01:03:49    176s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.1 real=0:00:00.9)
[11/26 01:03:49    176s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:05.6 real=0:00:04.4)
[11/26 01:03:49    176s] Deleting Lib Analyzer.
[11/26 01:03:49    176s] Info: Destroy the CCOpt slew target map.
[11/26 01:03:49    176s] clean pInstBBox. size 0
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s] TimeStamp Deleting Cell Server End ...
[11/26 01:03:49    176s] Set place::cacheFPlanSiteMark to 0
[11/26 01:03:49    176s] All LLGs are deleted
[11/26 01:03:49    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4974.3M, EPOCH TIME: 1764111829.730576
[11/26 01:03:49    176s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4974.3M, EPOCH TIME: 1764111829.730685
[11/26 01:03:49    176s] Info: pop threads available for lower-level modules during optimization.
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s] *** Summary of all messages that are not suppressed in this session:
[11/26 01:03:49    176s] Severity  ID               Count  Summary                                  
[11/26 01:03:49    176s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/26 01:03:49    176s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[11/26 01:03:49    176s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[11/26 01:03:49    176s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/26 01:03:49    176s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[11/26 01:03:49    176s] *** Message Summary: 17 warning(s), 0 error(s)
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s] *** ccopt_design #1 [finish] : cpu/real = 0:00:58.9/0:00:46.4 (1.3), totSession cpu/real = 0:02:56.7/0:02:35.5 (1.1), mem = 4974.3M
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s] =============================================================================================
[11/26 01:03:49    176s]  Final TAT Report : ccopt_design #1                                             21.35-s114_1
[11/26 01:03:49    176s] =============================================================================================
[11/26 01:03:49    176s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:49    176s] ---------------------------------------------------------------------------------------------
[11/26 01:03:49    176s] [ InitOpt                ]      1   0:00:06.9  (  14.9 % )     0:00:07.8 /  0:00:09.0    1.1
[11/26 01:03:49    176s] [ GlobalOpt              ]      1   0:00:04.1  (   8.9 % )     0:00:04.1 /  0:00:04.4    1.1
[11/26 01:03:49    176s] [ DrvOpt                 ]      2   0:00:04.1  (   8.8 % )     0:00:04.1 /  0:00:04.3    1.1
[11/26 01:03:49    176s] [ AreaOpt                ]      2   0:00:03.2  (   6.9 % )     0:00:03.5 /  0:00:03.9    1.1
[11/26 01:03:49    176s] [ ViewPruning            ]      9   0:00:00.1  (   0.3 % )     0:00:00.2 /  0:00:00.4    1.8
[11/26 01:03:49    176s] [ OptSummaryReport       ]      2   0:00:00.5  (   1.0 % )     0:00:03.0 /  0:00:02.6    0.9
[11/26 01:03:49    176s] [ DrvReport              ]      2   0:00:01.6  (   3.5 % )     0:00:01.6 /  0:00:00.2    0.1
[11/26 01:03:49    176s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 01:03:49    176s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.3
[11/26 01:03:49    176s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:49    176s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 01:03:49    176s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:49    176s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 01:03:49    176s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.9
[11/26 01:03:49    176s] [ IncrReplace            ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.4    1.8
[11/26 01:03:49    176s] [ RefinePlace            ]      1   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.3
[11/26 01:03:49    176s] [ CTS                    ]      1   0:00:17.5  (  37.7 % )     0:00:19.4 /  0:00:28.0    1.4
[11/26 01:03:49    176s] [ EarlyGlobalRoute       ]      6   0:00:01.2  (   2.5 % )     0:00:01.2 /  0:00:01.4    1.2
[11/26 01:03:49    176s] [ ExtractRC              ]      5   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 01:03:49    176s] [ TimingUpdate           ]     26   0:00:00.7  (   1.5 % )     0:00:01.6 /  0:00:04.1    2.5
[11/26 01:03:49    176s] [ FullDelayCalc          ]      5   0:00:02.2  (   4.7 % )     0:00:02.2 /  0:00:05.9    2.7
[11/26 01:03:49    176s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.5
[11/26 01:03:49    176s] [ GenerateReports        ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 01:03:49    176s] [ MISC                   ]          0:00:02.5  (   5.3 % )     0:00:02.5 /  0:00:02.8    1.1
[11/26 01:03:49    176s] ---------------------------------------------------------------------------------------------
[11/26 01:03:49    176s]  ccopt_design #1 TOTAL              0:00:46.4  ( 100.0 % )     0:00:46.4 /  0:00:58.9    1.3
[11/26 01:03:49    176s] ---------------------------------------------------------------------------------------------
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s] #% End ccopt_design (date=11/26 01:03:49, total cpu=0:00:58.9, real=0:00:46.0, peak res=3618.5M, current mem=3485.3M)
[11/26 01:03:49    176s] <CMD> optDesign -postCTS -outDir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/CTS_Opt_Design/
[11/26 01:03:49    176s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3485.3M, totSessionCpu=0:02:57 **
[11/26 01:03:49    176s] *** optDesign #1 [begin] : totSession cpu/real = 0:02:56.7/0:02:35.5 (1.1), mem = 4919.3M
[11/26 01:03:49    176s] Info: 12 threads available for lower-level modules during optimization.
[11/26 01:03:49    176s] GigaOpt running with 12 threads.
[11/26 01:03:49    176s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:56.7/0:02:35.5 (1.1), mem = 4919.3M
[11/26 01:03:49    176s] **INFO: User settings:
[11/26 01:03:49    176s] setDesignMode -process                              180
[11/26 01:03:49    176s] setExtractRCMode -coupling_c_th                     3
[11/26 01:03:49    176s] setExtractRCMode -engine                            preRoute
[11/26 01:03:49    176s] setExtractRCMode -relative_c_th                     0.03
[11/26 01:03:49    176s] setExtractRCMode -total_c_th                        5
[11/26 01:03:49    176s] setUsefulSkewMode -ecoRoute                         false
[11/26 01:03:49    176s] setUsefulSkewMode -maxAllowedDelay                  1
[11/26 01:03:49    176s] setUsefulSkewMode -noBoundary                       false
[11/26 01:03:49    176s] setDelayCalMode -enable_high_fanout                 true
[11/26 01:03:49    176s] setDelayCalMode -engine                             aae
[11/26 01:03:49    176s] setDelayCalMode -ignoreNetLoad                      false
[11/26 01:03:49    176s] setDelayCalMode -socv_accuracy_mode                 low
[11/26 01:03:49    176s] setOptMode -activeSetupViews                        { PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW }
[11/26 01:03:49    176s] setOptMode -autoSetupViews                          { PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW}
[11/26 01:03:49    176s] setOptMode -autoTDGRSetupViews                      { PVT_1_80_V_WC_VIEW}
[11/26 01:03:49    176s] setOptMode -drcMargin                               0
[11/26 01:03:49    176s] setOptMode -fixDrc                                  true
[11/26 01:03:49    176s] setOptMode -optimizeFF                              true
[11/26 01:03:49    176s] setOptMode -placementSetupViews                     { PVT_1_80_V_WC_VIEW  }
[11/26 01:03:49    176s] setOptMode -preserveAllSequential                   false
[11/26 01:03:49    176s] setOptMode -setupTargetSlack                        0
[11/26 01:03:49    176s] setPlaceMode -place_detail_check_route              false
[11/26 01:03:49    176s] setPlaceMode -place_detail_preserve_routing         true
[11/26 01:03:49    176s] setPlaceMode -place_detail_remove_affected_routing  false
[11/26 01:03:49    176s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/26 01:03:49    176s] setPlaceMode -place_global_clock_gate_aware         true
[11/26 01:03:49    176s] setPlaceMode -place_global_cong_effort              high
[11/26 01:03:49    176s] setPlaceMode -place_global_ignore_scan              true
[11/26 01:03:49    176s] setPlaceMode -place_global_ignore_spare             false
[11/26 01:03:49    176s] setPlaceMode -place_global_module_aware_spare       false
[11/26 01:03:49    176s] setPlaceMode -place_global_place_io_pins            true
[11/26 01:03:49    176s] setPlaceMode -place_global_reorder_scan             true
[11/26 01:03:49    176s] setPlaceMode -powerDriven                           false
[11/26 01:03:49    176s] setPlaceMode -timingDriven                          true
[11/26 01:03:49    176s] setAnalysisMode -analysisType                       bcwc
[11/26 01:03:49    176s] setAnalysisMode -checkType                          setup
[11/26 01:03:49    176s] setAnalysisMode -clkSrcPath                         true
[11/26 01:03:49    176s] setAnalysisMode -clockPropagation                   sdcControl
[11/26 01:03:49    176s] setAnalysisMode -usefulSkew                         true
[11/26 01:03:49    176s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    true
[11/26 01:03:49    176s] setRouteMode -earlyGlobalMaxRouteLayer              6
[11/26 01:03:49    176s] setRouteMode -earlyGlobalMinRouteLayer              2
[11/26 01:03:49    176s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/26 01:03:49    176s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:03:49    176s] Summary for sequential cells identification: 
[11/26 01:03:49    176s]   Identified SBFF number: 128
[11/26 01:03:49    176s]   Identified MBFF number: 0
[11/26 01:03:49    176s]   Identified SB Latch number: 0
[11/26 01:03:49    176s]   Identified MB Latch number: 0
[11/26 01:03:49    176s]   Not identified SBFF number: 0
[11/26 01:03:49    176s]   Not identified MBFF number: 0
[11/26 01:03:49    176s]   Not identified SB Latch number: 0
[11/26 01:03:49    176s]   Not identified MB Latch number: 0
[11/26 01:03:49    176s]   Number of sequential cells which are not FFs: 94
[11/26 01:03:49    176s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:03:49    176s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:03:49    176s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:03:49    176s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:03:49    176s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:03:49    176s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:03:49    176s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:03:49    176s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:03:49    176s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:03:49    176s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:03:49    176s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:03:49    176s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:03:49    176s] TLC MultiMap info (StdDelay):
[11/26 01:03:49    176s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:03:49    176s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:03:49    176s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:03:49    176s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:03:49    176s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:03:49    176s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:03:49    176s]  Setting StdDelay to: 97.6ps
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:03:49    176s] Need call spDPlaceInit before registerPrioInstLoc.
[11/26 01:03:49    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:4921.3M, EPOCH TIME: 1764111829.883599
[11/26 01:03:49    176s] Processing tracks to init pin-track alignment.
[11/26 01:03:49    176s] z: 2, totalTracks: 1
[11/26 01:03:49    176s] z: 4, totalTracks: 1
[11/26 01:03:49    176s] z: 6, totalTracks: 1
[11/26 01:03:49    176s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:49    176s] All LLGs are deleted
[11/26 01:03:49    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4921.3M, EPOCH TIME: 1764111829.893276
[11/26 01:03:49    176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:4921.3M, EPOCH TIME: 1764111829.894384
[11/26 01:03:49    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4921.3M, EPOCH TIME: 1764111829.894897
[11/26 01:03:49    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5081.3M, EPOCH TIME: 1764111829.899892
[11/26 01:03:49    176s] Max number of tech site patterns supported in site array is 256.
[11/26 01:03:49    176s] Core basic site is core_hd
[11/26 01:03:49    176s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5081.3M, EPOCH TIME: 1764111829.956147
[11/26 01:03:49    176s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:03:49    176s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:03:49    176s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.013, REAL:0.011, MEM:5113.3M, EPOCH TIME: 1764111829.966660
[11/26 01:03:49    176s] Fast DP-INIT is on for default
[11/26 01:03:49    176s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:03:49    176s] Atter site array init, number of instance map data is 0.
[11/26 01:03:49    176s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.075, REAL:0.073, MEM:5113.3M, EPOCH TIME: 1764111829.972556
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:49    176s] OPERPROF:     Starting CMU at level 3, MEM:5113.3M, EPOCH TIME: 1764111829.973526
[11/26 01:03:49    176s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.007, MEM:5113.3M, EPOCH TIME: 1764111829.980573
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:03:49    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.091, REAL:0.087, MEM:4921.3M, EPOCH TIME: 1764111829.981740
[11/26 01:03:49    176s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4921.3M, EPOCH TIME: 1764111829.981819
[11/26 01:03:49    176s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:4921.3M, EPOCH TIME: 1764111829.987133
[11/26 01:03:49    176s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4921.3MB).
[11/26 01:03:49    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.109, REAL:0.105, MEM:4921.3M, EPOCH TIME: 1764111829.988191
[11/26 01:03:49    176s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4921.3M, EPOCH TIME: 1764111829.988786
[11/26 01:03:49    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:49    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:49    176s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.010, MEM:4911.3M, EPOCH TIME: 1764111829.998816
[11/26 01:03:49    176s] 
[11/26 01:03:49    176s] Creating Lib Analyzer ...
[11/26 01:03:50    176s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:03:50    177s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:03:50    177s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:03:50    177s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:03:50    177s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:03:50    177s] 
[11/26 01:03:50    177s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:53    180s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:00 mem=4927.3M
[11/26 01:03:53    180s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:00 mem=4927.3M
[11/26 01:03:53    180s] Creating Lib Analyzer, finished. 
[11/26 01:03:53    180s] Effort level <high> specified for reg2reg path_group
[11/26 01:03:53    180s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 3499.6M, totSessionCpu=0:03:01 **
[11/26 01:03:53    180s] *** optDesign -postCTS ***
[11/26 01:03:53    180s] DRC Margin: user margin 0.0; extra margin 0.2
[11/26 01:03:53    180s] Hold Target Slack: user slack 0
[11/26 01:03:53    180s] Setup Target Slack: user slack 0; extra slack 0.0
[11/26 01:03:53    180s] setUsefulSkewMode -ecoRoute false
[11/26 01:03:53    180s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4897.3M, EPOCH TIME: 1764111833.426457
[11/26 01:03:53    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:53    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:53    180s] 
[11/26 01:03:53    180s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:53    180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.074, REAL:0.074, MEM:4929.3M, EPOCH TIME: 1764111833.500173
[11/26 01:03:53    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:53    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:53    180s] Multi-VT timing optimization disabled based on library information.
[11/26 01:03:53    180s] 
[11/26 01:03:53    180s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:03:53    180s] Deleting Lib Analyzer.
[11/26 01:03:53    180s] 
[11/26 01:03:53    180s] TimeStamp Deleting Cell Server End ...
[11/26 01:03:53    180s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 01:03:53    180s] 
[11/26 01:03:53    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:03:53    180s] Summary for sequential cells identification: 
[11/26 01:03:53    180s]   Identified SBFF number: 128
[11/26 01:03:53    180s]   Identified MBFF number: 0
[11/26 01:03:53    180s]   Identified SB Latch number: 0
[11/26 01:03:53    180s]   Identified MB Latch number: 0
[11/26 01:03:53    180s]   Not identified SBFF number: 0
[11/26 01:03:53    180s]   Not identified MBFF number: 0
[11/26 01:03:53    180s]   Not identified SB Latch number: 0
[11/26 01:03:53    180s]   Not identified MB Latch number: 0
[11/26 01:03:53    180s]   Number of sequential cells which are not FFs: 94
[11/26 01:03:53    180s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:03:53    180s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:03:53    180s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:03:53    180s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:03:53    180s] TLC MultiMap info (StdDelay):
[11/26 01:03:53    180s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:03:53    180s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:03:53    180s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:03:53    180s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:03:53    180s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:03:53    180s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:03:53    180s]  Setting StdDelay to: 97.6ps
[11/26 01:03:53    180s] 
[11/26 01:03:53    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:03:53    180s] 
[11/26 01:03:53    180s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:03:53    180s] 
[11/26 01:03:53    180s] TimeStamp Deleting Cell Server End ...
[11/26 01:03:53    180s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4929.3M, EPOCH TIME: 1764111833.584111
[11/26 01:03:53    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:53    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:53    180s] All LLGs are deleted
[11/26 01:03:53    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:53    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:53    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4929.3M, EPOCH TIME: 1764111833.584249
[11/26 01:03:53    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4929.3M, EPOCH TIME: 1764111833.584302
[11/26 01:03:53    180s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:4921.3M, EPOCH TIME: 1764111833.585970
[11/26 01:03:53    180s] Start to check current routing status for nets...
[11/26 01:03:53    180s] All nets are already routed correctly.
[11/26 01:03:53    180s] End to check current routing status for nets (mem=4921.3M)
[11/26 01:03:53    180s] 
[11/26 01:03:53    180s] Creating Lib Analyzer ...
[11/26 01:03:53    180s] 
[11/26 01:03:53    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:03:53    180s] Summary for sequential cells identification: 
[11/26 01:03:53    180s]   Identified SBFF number: 128
[11/26 01:03:53    180s]   Identified MBFF number: 0
[11/26 01:03:53    180s]   Identified SB Latch number: 0
[11/26 01:03:53    180s]   Identified MB Latch number: 0
[11/26 01:03:53    180s]   Not identified SBFF number: 0
[11/26 01:03:53    180s]   Not identified MBFF number: 0
[11/26 01:03:53    180s]   Not identified SB Latch number: 0
[11/26 01:03:53    180s]   Not identified MB Latch number: 0
[11/26 01:03:53    180s]   Number of sequential cells which are not FFs: 94
[11/26 01:03:53    180s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:03:53    180s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:03:53    180s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:03:53    180s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:03:53    180s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:03:53    180s] TLC MultiMap info (StdDelay):
[11/26 01:03:53    180s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:03:53    180s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:03:53    180s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:03:53    180s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:03:53    180s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:03:53    180s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:03:53    180s]  Setting StdDelay to: 97.6ps
[11/26 01:03:53    180s] 
[11/26 01:03:53    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:03:53    180s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:03:53    180s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:03:53    180s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:03:53    180s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:03:53    180s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:03:53    180s] 
[11/26 01:03:53    180s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:03:56    183s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:04 mem=4929.3M
[11/26 01:03:56    183s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:04 mem=4929.3M
[11/26 01:03:56    183s] Creating Lib Analyzer, finished. 
[11/26 01:03:56    183s] #optDebug: Start CG creation (mem=4958.0M)
[11/26 01:03:56    183s]  ...initializing CG  maxDriveDist 2686.717000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 268.671000 
[11/26 01:03:56    183s] (cpu=0:00:00.1, mem=5061.1M)
[11/26 01:03:56    183s]  ...processing cgPrt (cpu=0:00:00.1, mem=5061.1M)
[11/26 01:03:56    183s]  ...processing cgEgp (cpu=0:00:00.1, mem=5061.1M)
[11/26 01:03:56    183s]  ...processing cgPbk (cpu=0:00:00.1, mem=5061.1M)
[11/26 01:03:56    183s]  ...processing cgNrb(cpu=0:00:00.1, mem=5061.1M)
[11/26 01:03:56    183s]  ...processing cgObs (cpu=0:00:00.1, mem=5061.1M)
[11/26 01:03:56    183s]  ...processing cgCon (cpu=0:00:00.1, mem=5061.1M)
[11/26 01:03:56    183s]  ...processing cgPdm (cpu=0:00:00.1, mem=5061.1M)
[11/26 01:03:56    183s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=5061.1M)
[11/26 01:03:56    183s] Compute RC Scale Done ...
[11/26 01:03:56    183s] All LLGs are deleted
[11/26 01:03:56    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    183s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:5051.5M, EPOCH TIME: 1764111836.632090
[11/26 01:03:56    183s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:5051.5M, EPOCH TIME: 1764111836.633222
[11/26 01:03:56    183s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5051.5M, EPOCH TIME: 1764111836.633742
[11/26 01:03:56    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    183s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:5243.5M, EPOCH TIME: 1764111836.639353
[11/26 01:03:56    183s] Max number of tech site patterns supported in site array is 256.
[11/26 01:03:56    183s] Core basic site is core_hd
[11/26 01:03:56    183s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:5243.5M, EPOCH TIME: 1764111836.694005
[11/26 01:03:56    183s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:03:56    183s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:03:56    183s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.012, REAL:0.009, MEM:5243.5M, EPOCH TIME: 1764111836.703214
[11/26 01:03:56    183s] Fast DP-INIT is on for default
[11/26 01:03:56    183s] Atter site array init, number of instance map data is 0.
[11/26 01:03:56    183s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.072, REAL:0.070, MEM:5243.5M, EPOCH TIME: 1764111836.708886
[11/26 01:03:56    183s] 
[11/26 01:03:56    183s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:56    183s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.077, MEM:5051.5M, EPOCH TIME: 1764111836.710929
[11/26 01:03:56    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:56    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    184s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.068  | 45.068  | 59.644  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:5275.9M, EPOCH TIME: 1764111836.812915
[11/26 01:03:56    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    184s] 
[11/26 01:03:56    184s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:56    184s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.071, REAL:0.071, MEM:5277.4M, EPOCH TIME: 1764111836.883623
[11/26 01:03:56    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:56    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    184s] Density: 75.537%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 3553.8M, totSessionCpu=0:03:04 **
[11/26 01:03:56    184s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:07.4/0:00:07.1 (1.0), totSession cpu/real = 0:03:04.1/0:02:42.6 (1.1), mem = 4977.4M
[11/26 01:03:56    184s] 
[11/26 01:03:56    184s] =============================================================================================
[11/26 01:03:56    184s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.35-s114_1
[11/26 01:03:56    184s] =============================================================================================
[11/26 01:03:56    184s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:56    184s] ---------------------------------------------------------------------------------------------
[11/26 01:03:56    184s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:56    184s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.2
[11/26 01:03:56    184s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.7
[11/26 01:03:56    184s] [ CellServerInit         ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 01:03:56    184s] [ LibAnalyzerInit        ]      2   0:00:06.0  (  84.9 % )     0:00:06.0 /  0:00:06.1    1.0
[11/26 01:03:56    184s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:56    184s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:03:56    184s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:56    184s] [ TimingUpdate           ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    3.1
[11/26 01:03:56    184s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.7
[11/26 01:03:56    184s] [ MISC                   ]          0:00:00.5  (   7.7 % )     0:00:00.5 /  0:00:00.6    1.2
[11/26 01:03:56    184s] ---------------------------------------------------------------------------------------------
[11/26 01:03:56    184s]  InitOpt #1 TOTAL                   0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:07.4    1.0
[11/26 01:03:56    184s] ---------------------------------------------------------------------------------------------
[11/26 01:03:56    184s] 
[11/26 01:03:56    184s] ** INFO : this run is activating low effort ccoptDesign flow
[11/26 01:03:56    184s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:03:56    184s] ### Creating PhyDesignMc. totSessionCpu=0:03:04 mem=4977.4M
[11/26 01:03:56    184s] OPERPROF: Starting DPlace-Init at level 1, MEM:4977.4M, EPOCH TIME: 1764111836.893620
[11/26 01:03:56    184s] Processing tracks to init pin-track alignment.
[11/26 01:03:56    184s] z: 2, totalTracks: 1
[11/26 01:03:56    184s] z: 4, totalTracks: 1
[11/26 01:03:56    184s] z: 6, totalTracks: 1
[11/26 01:03:56    184s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:56    184s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4977.4M, EPOCH TIME: 1764111836.903235
[11/26 01:03:56    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    184s] 
[11/26 01:03:56    184s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:56    184s] 
[11/26 01:03:56    184s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:03:56    184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.073, REAL:0.072, MEM:4977.4M, EPOCH TIME: 1764111836.975110
[11/26 01:03:56    184s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4977.4M, EPOCH TIME: 1764111836.975221
[11/26 01:03:56    184s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:4977.4M, EPOCH TIME: 1764111836.980456
[11/26 01:03:56    184s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4977.4MB).
[11/26 01:03:56    184s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.087, MEM:4977.4M, EPOCH TIME: 1764111836.980973
[11/26 01:03:56    184s] TotalInstCnt at PhyDesignMc Initialization: 1863
[11/26 01:03:56    184s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:04 mem=4977.4M
[11/26 01:03:56    184s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4977.4M, EPOCH TIME: 1764111836.983725
[11/26 01:03:56    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:56    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:56    184s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.010, MEM:4969.4M, EPOCH TIME: 1764111836.993318
[11/26 01:03:56    184s] TotalInstCnt at PhyDesignMc Destruction: 1863
[11/26 01:03:56    184s] OPTC: m1 20.0 20.0
[11/26 01:03:57    184s] #optDebug: fT-E <X 2 0 0 1>
[11/26 01:03:57    184s] -congRepairInPostCTS false                 # bool, default=false, private
[11/26 01:03:57    184s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 12 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 195.2
[11/26 01:03:57    184s] Begin: GigaOpt Route Type Constraints Refinement
[11/26 01:03:57    184s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:04.5/0:02:42.8 (1.1), mem = 4946.4M
[11/26 01:03:57    184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.17
[11/26 01:03:57    184s] ### Creating RouteCongInterface, started
[11/26 01:03:57    184s] {MMLU 0 8 1923}
[11/26 01:03:57    184s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=4946.4M
[11/26 01:03:57    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=4946.4M
[11/26 01:03:57    184s] 
[11/26 01:03:57    184s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:03:57    184s] 
[11/26 01:03:57    184s] #optDebug: {0, 1.000}
[11/26 01:03:57    184s] ### Creating RouteCongInterface, finished
[11/26 01:03:57    184s] Updated routing constraints on 0 nets.
[11/26 01:03:57    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.17
[11/26 01:03:57    184s] Bottom Preferred Layer:
[11/26 01:03:57    184s] +-------------+------------+----------+
[11/26 01:03:57    184s] |    Layer    |    CLK     |   Rule   |
[11/26 01:03:57    184s] +-------------+------------+----------+
[11/26 01:03:57    184s] | MET3 (z=3)  |          7 | default  |
[11/26 01:03:57    184s] +-------------+------------+----------+
[11/26 01:03:57    184s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:03:57    184s] +-------------+------------+----------+
[11/26 01:03:57    184s] Via Pillar Rule:
[11/26 01:03:57    184s]     None
[11/26 01:03:57    184s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:03:04.5/0:02:42.8 (1.1), mem = 4978.4M
[11/26 01:03:57    184s] 
[11/26 01:03:57    184s] =============================================================================================
[11/26 01:03:57    184s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.35-s114_1
[11/26 01:03:57    184s] =============================================================================================
[11/26 01:03:57    184s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:57    184s] ---------------------------------------------------------------------------------------------
[11/26 01:03:57    184s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  43.0 % )     0:00:00.0 /  0:00:00.0    1.3
[11/26 01:03:57    184s] [ MISC                   ]          0:00:00.0  (  57.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 01:03:57    184s] ---------------------------------------------------------------------------------------------
[11/26 01:03:57    184s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 01:03:57    184s] ---------------------------------------------------------------------------------------------
[11/26 01:03:57    184s] 
[11/26 01:03:57    184s] End: GigaOpt Route Type Constraints Refinement
[11/26 01:03:57    184s] *** Starting optimizing excluded clock nets MEM= 4978.4M) ***
[11/26 01:03:57    184s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4978.4M) ***
[11/26 01:03:57    184s] *** Starting optimizing excluded clock nets MEM= 4978.4M) ***
[11/26 01:03:57    184s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4978.4M) ***
[11/26 01:03:57    184s] Info: Done creating the CCOpt slew target map.
[11/26 01:03:57    184s] Begin: GigaOpt high fanout net optimization
[11/26 01:03:57    184s] GigaOpt HFN: use maxLocalDensity 1.2
[11/26 01:03:57    184s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 12 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 01:03:57    184s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:04.6/0:02:42.9 (1.1), mem = 4978.4M
[11/26 01:03:57    184s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:03:57    184s] Info: 8 nets with fixed/cover wires excluded.
[11/26 01:03:57    184s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:03:57    184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.18
[11/26 01:03:57    184s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:03:57    184s] ### Creating PhyDesignMc. totSessionCpu=0:03:05 mem=4978.4M
[11/26 01:03:57    184s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/26 01:03:57    184s] OPERPROF: Starting DPlace-Init at level 1, MEM:4978.4M, EPOCH TIME: 1764111837.161145
[11/26 01:03:57    184s] Processing tracks to init pin-track alignment.
[11/26 01:03:57    184s] z: 2, totalTracks: 1
[11/26 01:03:57    184s] z: 4, totalTracks: 1
[11/26 01:03:57    184s] z: 6, totalTracks: 1
[11/26 01:03:57    184s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:57    184s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4978.4M, EPOCH TIME: 1764111837.171389
[11/26 01:03:57    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:57    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:57    184s] 
[11/26 01:03:57    184s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:57    184s] 
[11/26 01:03:57    184s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:03:57    184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.071, MEM:4978.4M, EPOCH TIME: 1764111837.242261
[11/26 01:03:57    184s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4978.4M, EPOCH TIME: 1764111837.242375
[11/26 01:03:57    184s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:4978.4M, EPOCH TIME: 1764111837.247744
[11/26 01:03:57    184s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4978.4MB).
[11/26 01:03:57    184s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.087, MEM:4978.4M, EPOCH TIME: 1764111837.248312
[11/26 01:03:57    184s] TotalInstCnt at PhyDesignMc Initialization: 1863
[11/26 01:03:57    184s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:05 mem=4978.4M
[11/26 01:03:57    184s] ### Creating RouteCongInterface, started
[11/26 01:03:57    184s] 
[11/26 01:03:57    184s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.4917} {5, 0.027, 0.3422} {6, 0.027, 0.3422} 
[11/26 01:03:57    184s] 
[11/26 01:03:57    184s] #optDebug: {0, 1.000}
[11/26 01:03:57    184s] ### Creating RouteCongInterface, finished
[11/26 01:03:57    184s] {MG  {5 0 73.6 0.754249} }
[11/26 01:03:57    184s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=4978.4M
[11/26 01:03:57    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=4978.4M
[11/26 01:03:57    184s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:03:57    184s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:03:57    184s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:03:57    184s] Total-nets :: 1923, Stn-nets :: 0, ratio :: 0 %, Total-len 97144.2, Stn-len 0
[11/26 01:03:57    184s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5224.9M, EPOCH TIME: 1764111837.514751
[11/26 01:03:57    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:03:57    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:57    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:57    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:57    184s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.011, MEM:4985.9M, EPOCH TIME: 1764111837.525268
[11/26 01:03:57    184s] TotalInstCnt at PhyDesignMc Destruction: 1863
[11/26 01:03:57    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.18
[11/26 01:03:57    184s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.1), totSession cpu/real = 0:03:05.0/0:02:43.2 (1.1), mem = 4985.9M
[11/26 01:03:57    184s] 
[11/26 01:03:57    184s] =============================================================================================
[11/26 01:03:57    184s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.35-s114_1
[11/26 01:03:57    184s] =============================================================================================
[11/26 01:03:57    184s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:03:57    184s] ---------------------------------------------------------------------------------------------
[11/26 01:03:57    184s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:57    184s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  28.4 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 01:03:57    184s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 01:03:57    184s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:57    184s] [ DrvFindVioNets         ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:03:57    184s] [ MISC                   ]          0:00:00.2  (  66.7 % )     0:00:00.2 /  0:00:00.3    1.1
[11/26 01:03:57    184s] ---------------------------------------------------------------------------------------------
[11/26 01:03:57    184s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.1
[11/26 01:03:57    184s] ---------------------------------------------------------------------------------------------
[11/26 01:03:57    184s] 
[11/26 01:03:57    184s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/26 01:03:57    184s] End: GigaOpt high fanout net optimization
[11/26 01:03:57    185s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:03:57    185s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:03:57    185s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 01:03:57    185s] Deleting Lib Analyzer.
[11/26 01:03:57    185s] Begin: GigaOpt Global Optimization
[11/26 01:03:57    185s] *info: use new DP (enabled)
[11/26 01:03:57    185s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 12 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/26 01:03:57    185s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:03:57    185s] Info: 8 nets with fixed/cover wires excluded.
[11/26 01:03:57    185s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:03:57    185s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:05.1/0:02:43.4 (1.1), mem = 5226.0M
[11/26 01:03:57    185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.19
[11/26 01:03:57    185s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:03:57    185s] ### Creating PhyDesignMc. totSessionCpu=0:03:05 mem=5226.0M
[11/26 01:03:57    185s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/26 01:03:57    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:5226.0M, EPOCH TIME: 1764111837.650061
[11/26 01:03:57    185s] Processing tracks to init pin-track alignment.
[11/26 01:03:57    185s] z: 2, totalTracks: 1
[11/26 01:03:57    185s] z: 4, totalTracks: 1
[11/26 01:03:57    185s] z: 6, totalTracks: 1
[11/26 01:03:57    185s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:03:57    185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5226.0M, EPOCH TIME: 1764111837.660156
[11/26 01:03:57    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:57    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:03:57    185s] 
[11/26 01:03:57    185s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:03:57    185s] 
[11/26 01:03:57    185s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:03:57    185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.072, REAL:0.071, MEM:5227.4M, EPOCH TIME: 1764111837.731194
[11/26 01:03:57    185s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5227.4M, EPOCH TIME: 1764111837.731303
[11/26 01:03:57    185s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.005, MEM:5227.4M, EPOCH TIME: 1764111837.736375
[11/26 01:03:57    185s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5227.4MB).
[11/26 01:03:57    185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.087, MEM:5227.4M, EPOCH TIME: 1764111837.736876
[11/26 01:03:57    185s] TotalInstCnt at PhyDesignMc Initialization: 1863
[11/26 01:03:57    185s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:05 mem=5227.4M
[11/26 01:03:57    185s] ### Creating RouteCongInterface, started
[11/26 01:03:57    185s] 
[11/26 01:03:57    185s] Creating Lib Analyzer ...
[11/26 01:03:57    185s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:03:57    185s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:03:57    185s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:03:57    185s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:03:57    185s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:03:57    185s] 
[11/26 01:03:57    185s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:04:00    188s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:08 mem=5227.4M
[11/26 01:04:00    188s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:08 mem=5227.4M
[11/26 01:04:00    188s] Creating Lib Analyzer, finished. 
[11/26 01:04:00    188s] 
[11/26 01:04:00    188s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:04:00    188s] 
[11/26 01:04:00    188s] #optDebug: {0, 1.000}
[11/26 01:04:00    188s] ### Creating RouteCongInterface, finished
[11/26 01:04:00    188s] {MG  {5 0 73.6 0.754249} }
[11/26 01:04:00    188s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=5227.4M
[11/26 01:04:00    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=5227.4M
[11/26 01:04:01    188s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:04:01    188s] *info: 8 clock nets excluded
[11/26 01:04:01    188s] *info: 1 multi-driver net excluded.
[11/26 01:04:01    188s] *info: 8 nets with fixed/cover wires excluded.
[11/26 01:04:01    189s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5630.0M, EPOCH TIME: 1764111841.546187
[11/26 01:04:01    189s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5630.0M, EPOCH TIME: 1764111841.546359
[11/26 01:04:01    189s] Info: Begin MT loop @oiCellDelayCachingJob with 12 threads.
[11/26 01:04:01    189s] Info: End MT loop @oiCellDelayCachingJob.
[11/26 01:04:01    189s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:04:01    189s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:04:01    189s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/26 01:04:01    189s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
[11/26 01:04:01    189s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|            End Point             |
[11/26 01:04:01    189s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
[11/26 01:04:01    189s] |   0.000|   0.000|   75.54%|   0:00:00.0| 5631.0M| PVT_1_80_V_WC_VIEW|       NA| NA                               |
[11/26 01:04:01    189s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------+
[11/26 01:04:01    189s] 
[11/26 01:04:01    189s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5631.0M) ***
[11/26 01:04:01    189s] 
[11/26 01:04:01    189s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5631.0M) ***
[11/26 01:04:01    189s] Bottom Preferred Layer:
[11/26 01:04:01    189s] +-------------+------------+----------+
[11/26 01:04:01    189s] |    Layer    |    CLK     |   Rule   |
[11/26 01:04:01    189s] +-------------+------------+----------+
[11/26 01:04:01    189s] | MET3 (z=3)  |          7 | default  |
[11/26 01:04:01    189s] +-------------+------------+----------+
[11/26 01:04:01    189s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:04:01    189s] +-------------+------------+----------+
[11/26 01:04:01    189s] Via Pillar Rule:
[11/26 01:04:01    189s]     None
[11/26 01:04:01    189s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/26 01:04:01    189s] Total-nets :: 1923, Stn-nets :: 0, ratio :: 0 %, Total-len 97144.2, Stn-len 0
[11/26 01:04:01    189s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5322.4M, EPOCH TIME: 1764111841.710626
[11/26 01:04:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:04:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:01    189s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.012, MEM:5018.4M, EPOCH TIME: 1764111841.722883
[11/26 01:04:01    189s] TotalInstCnt at PhyDesignMc Destruction: 1863
[11/26 01:04:01    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.19
[11/26 01:04:01    189s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.3/0:00:04.1 (1.1), totSession cpu/real = 0:03:09.4/0:02:47.4 (1.1), mem = 5018.4M
[11/26 01:04:01    189s] 
[11/26 01:04:01    189s] =============================================================================================
[11/26 01:04:01    189s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.35-s114_1
[11/26 01:04:01    189s] =============================================================================================
[11/26 01:04:01    189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:04:01    189s] ---------------------------------------------------------------------------------------------
[11/26 01:04:01    189s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[11/26 01:04:01    189s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  78.9 % )     0:00:03.2 /  0:00:03.2    1.0
[11/26 01:04:01    189s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:01    189s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 01:04:01    189s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:01    189s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:03.2 /  0:00:03.3    1.0
[11/26 01:04:01    189s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:01    189s] [ TransformInit          ]      1   0:00:00.5  (  12.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 01:04:01    189s] [ MISC                   ]          0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.4    2.0
[11/26 01:04:01    189s] ---------------------------------------------------------------------------------------------
[11/26 01:04:01    189s]  GlobalOpt #1 TOTAL                 0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.3    1.1
[11/26 01:04:01    189s] ---------------------------------------------------------------------------------------------
[11/26 01:04:01    189s] 
[11/26 01:04:01    189s] End: GigaOpt Global Optimization
[11/26 01:04:01    189s] *** Timing Is met
[11/26 01:04:01    189s] *** Check timing (0:00:00.0)
[11/26 01:04:01    189s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 01:04:01    189s] Deleting Lib Analyzer.
[11/26 01:04:01    189s] GigaOpt Checkpoint: Internal reclaim -numThreads 12 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/26 01:04:01    189s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:04:01    189s] Info: 8 nets with fixed/cover wires excluded.
[11/26 01:04:01    189s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:04:01    189s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=5018.4M
[11/26 01:04:01    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=5018.4M
[11/26 01:04:01    189s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 01:04:01    189s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5018.4M, EPOCH TIME: 1764111841.751475
[11/26 01:04:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:01    189s] 
[11/26 01:04:01    189s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:01    189s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.071, REAL:0.070, MEM:5011.8M, EPOCH TIME: 1764111841.821764
[11/26 01:04:01    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:04:01    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:01    189s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:04:01    189s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:04:02    189s] 
[11/26 01:04:02    189s] Optimization is working on the following views:
[11/26 01:04:02    189s]   Setup views: PVT_1_80_V_WC_VIEW 
[11/26 01:04:02    189s]   Hold  views: PVT_1_80_V_BC_VIEW 
[11/26 01:04:02    189s] **INFO: Flow update: Design timing is met.
[11/26 01:04:02    189s] **INFO: Flow update: Design timing is met.
[11/26 01:04:02    190s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 12 -postCTS
[11/26 01:04:02    190s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:04:02    190s] Info: 8 nets with fixed/cover wires excluded.
[11/26 01:04:02    190s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:04:02    190s] ### Creating LA Mngr. totSessionCpu=0:03:10 mem=4975.8M
[11/26 01:04:02    190s] ### Creating LA Mngr, finished. totSessionCpu=0:03:10 mem=4975.8M
[11/26 01:04:02    190s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:04:02    190s] ### Creating PhyDesignMc. totSessionCpu=0:03:10 mem=5531.0M
[11/26 01:04:02    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:5531.0M, EPOCH TIME: 1764111842.144780
[11/26 01:04:02    190s] Processing tracks to init pin-track alignment.
[11/26 01:04:02    190s] z: 2, totalTracks: 1
[11/26 01:04:02    190s] z: 4, totalTracks: 1
[11/26 01:04:02    190s] z: 6, totalTracks: 1
[11/26 01:04:02    190s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:04:02    190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5531.0M, EPOCH TIME: 1764111842.155040
[11/26 01:04:02    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:02    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:02    190s] 
[11/26 01:04:02    190s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:02    190s] 
[11/26 01:04:02    190s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:04:02    190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.077, REAL:0.076, MEM:5563.0M, EPOCH TIME: 1764111842.231292
[11/26 01:04:02    190s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5563.0M, EPOCH TIME: 1764111842.231411
[11/26 01:04:02    190s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.008, REAL:0.007, MEM:5563.0M, EPOCH TIME: 1764111842.238362
[11/26 01:04:02    190s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5563.0MB).
[11/26 01:04:02    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.094, MEM:5563.0M, EPOCH TIME: 1764111842.238922
[11/26 01:04:02    190s] TotalInstCnt at PhyDesignMc Initialization: 1863
[11/26 01:04:02    190s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=5563.0M
[11/26 01:04:02    190s] Begin: Area Reclaim Optimization
[11/26 01:04:02    190s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:10.2/0:02:48.0 (1.1), mem = 5563.0M
[11/26 01:04:02    190s] 
[11/26 01:04:02    190s] Creating Lib Analyzer ...
[11/26 01:04:02    190s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:04:02    190s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:04:02    190s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:04:02    190s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:04:02    190s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:04:02    190s] 
[11/26 01:04:02    190s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:04:04    192s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:13 mem=5569.0M
[11/26 01:04:04    192s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:13 mem=5569.0M
[11/26 01:04:04    192s] Creating Lib Analyzer, finished. 
[11/26 01:04:04    192s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.20
[11/26 01:04:04    192s] ### Creating RouteCongInterface, started
[11/26 01:04:04    192s] 
[11/26 01:04:04    192s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.8500} {5, 0.027, 0.8500} {6, 0.027, 0.8500} 
[11/26 01:04:04    192s] 
[11/26 01:04:04    192s] #optDebug: {0, 1.000}
[11/26 01:04:04    192s] ### Creating RouteCongInterface, finished
[11/26 01:04:04    192s] {MG  {5 0 73.6 0.754249} }
[11/26 01:04:04    192s] ### Creating LA Mngr. totSessionCpu=0:03:13 mem=5569.0M
[11/26 01:04:04    192s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=5569.0M
[11/26 01:04:04    192s] Usable buffer cells for single buffer setup transform:
[11/26 01:04:04    192s] BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12 
[11/26 01:04:04    192s] Number of usable buffer cells above: 8
[11/26 01:04:04    192s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5569.0M, EPOCH TIME: 1764111844.930861
[11/26 01:04:04    192s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5569.0M, EPOCH TIME: 1764111844.931010
[11/26 01:04:04    192s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:04:04    192s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:04:04    192s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.54
[11/26 01:04:04    192s] +---------+---------+--------+--------+------------+--------+
[11/26 01:04:04    192s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 01:04:04    192s] +---------+---------+--------+--------+------------+--------+
[11/26 01:04:04    192s] |   75.54%|        -|   0.000|   0.000|   0:00:00.0| 5569.0M|
[11/26 01:04:04    192s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:04:05    193s] |   75.54%|        0|   0.000|   0.000|   0:00:01.0| 5578.0M|
[11/26 01:04:05    193s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:04:05    193s] +---------+---------+--------+--------+------------+--------+
[11/26 01:04:05    193s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.54
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/26 01:04:05    193s] --------------------------------------------------------------
[11/26 01:04:05    193s] |                                   | Total     | Sequential |
[11/26 01:04:05    193s] --------------------------------------------------------------
[11/26 01:04:05    193s] | Num insts resized                 |       0  |       0    |
[11/26 01:04:05    193s] | Num insts undone                  |       0  |       0    |
[11/26 01:04:05    193s] | Num insts Downsized               |       0  |       0    |
[11/26 01:04:05    193s] | Num insts Samesized               |       0  |       0    |
[11/26 01:04:05    193s] | Num insts Upsized                 |       0  |       0    |
[11/26 01:04:05    193s] | Num multiple commits+uncommits    |       0  |       -    |
[11/26 01:04:05    193s] --------------------------------------------------------------
[11/26 01:04:05    193s] Bottom Preferred Layer:
[11/26 01:04:05    193s] +-------------+------------+----------+
[11/26 01:04:05    193s] |    Layer    |    CLK     |   Rule   |
[11/26 01:04:05    193s] +-------------+------------+----------+
[11/26 01:04:05    193s] | MET3 (z=3)  |          7 | default  |
[11/26 01:04:05    193s] +-------------+------------+----------+
[11/26 01:04:05    193s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:04:05    193s] +-------------+------------+----------+
[11/26 01:04:05    193s] Via Pillar Rule:
[11/26 01:04:05    193s]     None
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 01:04:05    193s] End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
[11/26 01:04:05    193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.20
[11/26 01:04:05    193s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.9/0:00:02.8 (1.0), totSession cpu/real = 0:03:13.1/0:02:50.8 (1.1), mem = 5578.0M
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s] =============================================================================================
[11/26 01:04:05    193s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.35-s114_1
[11/26 01:04:05    193s] =============================================================================================
[11/26 01:04:05    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:04:05    193s] ---------------------------------------------------------------------------------------------
[11/26 01:04:05    193s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[11/26 01:04:05    193s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  88.3 % )     0:00:02.5 /  0:00:02.5    1.0
[11/26 01:04:05    193s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    193s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    193s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[11/26 01:04:05    193s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    193s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.9
[11/26 01:04:05    193s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.0
[11/26 01:04:05    193s] [ OptGetWeight           ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    193s] [ OptEval                ]     20   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.2    2.3
[11/26 01:04:05    193s] [ OptCommit              ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    193s] [ PostCommitDelayUpdate  ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    193s] [ MISC                   ]          0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 01:04:05    193s] ---------------------------------------------------------------------------------------------
[11/26 01:04:05    193s]  AreaOpt #1 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.9    1.0
[11/26 01:04:05    193s] ---------------------------------------------------------------------------------------------
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5269.4M, EPOCH TIME: 1764111845.077927
[11/26 01:04:05    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:04:05    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.013, MEM:5025.4M, EPOCH TIME: 1764111845.090586
[11/26 01:04:05    193s] TotalInstCnt at PhyDesignMc Destruction: 1863
[11/26 01:04:05    193s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=5025.41M, totSessionCpu=0:03:13).
[11/26 01:04:05    193s] GigaOpt Checkpoint: Internal reclaim -numThreads 12 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/26 01:04:05    193s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:04:05    193s] Info: 8 nets with fixed/cover wires excluded.
[11/26 01:04:05    193s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:04:05    193s] ### Creating LA Mngr. totSessionCpu=0:03:13 mem=5025.4M
[11/26 01:04:05    193s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=5025.4M
[11/26 01:04:05    193s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:04:05    193s] ### Creating PhyDesignMc. totSessionCpu=0:03:13 mem=5550.0M
[11/26 01:04:05    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:5550.0M, EPOCH TIME: 1764111845.106923
[11/26 01:04:05    193s] Processing tracks to init pin-track alignment.
[11/26 01:04:05    193s] z: 2, totalTracks: 1
[11/26 01:04:05    193s] z: 4, totalTracks: 1
[11/26 01:04:05    193s] z: 6, totalTracks: 1
[11/26 01:04:05    193s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:04:05    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5550.0M, EPOCH TIME: 1764111845.116687
[11/26 01:04:05    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:04:05    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.074, REAL:0.074, MEM:5574.0M, EPOCH TIME: 1764111845.190336
[11/26 01:04:05    193s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5574.0M, EPOCH TIME: 1764111845.190442
[11/26 01:04:05    193s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.007, REAL:0.007, MEM:5574.0M, EPOCH TIME: 1764111845.197163
[11/26 01:04:05    193s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5574.0MB).
[11/26 01:04:05    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.091, MEM:5574.0M, EPOCH TIME: 1764111845.197683
[11/26 01:04:05    193s] TotalInstCnt at PhyDesignMc Initialization: 1863
[11/26 01:04:05    193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:13 mem=5574.0M
[11/26 01:04:05    193s] Begin: Area Reclaim Optimization
[11/26 01:04:05    193s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:13.3/0:02:50.9 (1.1), mem = 5574.0M
[11/26 01:04:05    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.21
[11/26 01:04:05    193s] ### Creating RouteCongInterface, started
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s] #optDebug: {0, 1.000}
[11/26 01:04:05    193s] ### Creating RouteCongInterface, finished
[11/26 01:04:05    193s] {MG  {5 0 73.6 0.754249} }
[11/26 01:04:05    193s] ### Creating LA Mngr. totSessionCpu=0:03:13 mem=5574.0M
[11/26 01:04:05    193s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=5574.0M
[11/26 01:04:05    193s] Usable buffer cells for single buffer setup transform:
[11/26 01:04:05    193s] BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12 
[11/26 01:04:05    193s] Number of usable buffer cells above: 8
[11/26 01:04:05    193s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5574.0M, EPOCH TIME: 1764111845.391829
[11/26 01:04:05    193s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5574.0M, EPOCH TIME: 1764111845.391969
[11/26 01:04:05    193s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:04:05    193s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:04:05    193s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 75.54
[11/26 01:04:05    193s] +---------+---------+--------+--------+------------+--------+
[11/26 01:04:05    193s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 01:04:05    193s] +---------+---------+--------+--------+------------+--------+
[11/26 01:04:05    193s] |   75.54%|        -|   0.100|   0.000|   0:00:00.0| 5574.0M|
[11/26 01:04:05    193s] |   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5576.0M|
[11/26 01:04:05    193s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:04:05    193s] |   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5576.0M|
[11/26 01:04:05    193s] |   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5576.0M|
[11/26 01:04:05    193s] |   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5576.0M|
[11/26 01:04:05    193s] #optDebug: <stH: 4.4800 MiSeL: 70.2950>
[11/26 01:04:05    193s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[11/26 01:04:05    193s] |   75.54%|        0|   0.100|   0.000|   0:00:00.0| 5576.0M|
[11/26 01:04:05    193s] +---------+---------+--------+--------+------------+--------+
[11/26 01:04:05    193s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 75.54
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/26 01:04:05    193s] --------------------------------------------------------------
[11/26 01:04:05    193s] |                                   | Total     | Sequential |
[11/26 01:04:05    193s] --------------------------------------------------------------
[11/26 01:04:05    193s] | Num insts resized                 |       0  |       0    |
[11/26 01:04:05    193s] | Num insts undone                  |       0  |       0    |
[11/26 01:04:05    193s] | Num insts Downsized               |       0  |       0    |
[11/26 01:04:05    193s] | Num insts Samesized               |       0  |       0    |
[11/26 01:04:05    193s] | Num insts Upsized                 |       0  |       0    |
[11/26 01:04:05    193s] | Num multiple commits+uncommits    |       0  |       -    |
[11/26 01:04:05    193s] --------------------------------------------------------------
[11/26 01:04:05    193s] Bottom Preferred Layer:
[11/26 01:04:05    193s] +-------------+------------+----------+
[11/26 01:04:05    193s] |    Layer    |    CLK     |   Rule   |
[11/26 01:04:05    193s] +-------------+------------+----------+
[11/26 01:04:05    193s] | MET3 (z=3)  |          7 | default  |
[11/26 01:04:05    193s] +-------------+------------+----------+
[11/26 01:04:05    193s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:04:05    193s] +-------------+------------+----------+
[11/26 01:04:05    193s] Via Pillar Rule:
[11/26 01:04:05    193s]     None
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 01:04:05    193s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[11/26 01:04:05    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5576.0M, EPOCH TIME: 1764111845.550594
[11/26 01:04:05    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:04:05    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.010, MEM:5568.0M, EPOCH TIME: 1764111845.560710
[11/26 01:04:05    193s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5568.0M, EPOCH TIME: 1764111845.563498
[11/26 01:04:05    193s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5568.0M, EPOCH TIME: 1764111845.563602
[11/26 01:04:05    193s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5568.0M, EPOCH TIME: 1764111845.572827
[11/26 01:04:05    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:05    193s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.074, REAL:0.073, MEM:5576.0M, EPOCH TIME: 1764111845.645787
[11/26 01:04:05    193s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5576.0M, EPOCH TIME: 1764111845.645900
[11/26 01:04:05    193s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.007, REAL:0.007, MEM:5576.0M, EPOCH TIME: 1764111845.652570
[11/26 01:04:05    193s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5576.0M, EPOCH TIME: 1764111845.653066
[11/26 01:04:05    193s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:5576.0M, EPOCH TIME: 1764111845.653170
[11/26 01:04:05    193s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.091, REAL:0.090, MEM:5576.0M, EPOCH TIME: 1764111845.653240
[11/26 01:04:05    193s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.091, REAL:0.090, MEM:5576.0M, EPOCH TIME: 1764111845.653274
[11/26 01:04:05    193s] TDRefine: refinePlace mode is spiral
[11/26 01:04:05    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.527567.10
[11/26 01:04:05    193s] OPERPROF: Starting RefinePlace at level 1, MEM:5576.0M, EPOCH TIME: 1764111845.653356
[11/26 01:04:05    193s] *** Starting refinePlace (0:03:14 mem=5576.0M) ***
[11/26 01:04:05    193s] Total net bbox length = 7.258e+04 (3.483e+04 3.775e+04) (ext = 1.404e+04)
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:05    193s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:04:05    193s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:04:05    193s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:04:05    193s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5576.0M, EPOCH TIME: 1764111845.658217
[11/26 01:04:05    193s] Starting refinePlace ...
[11/26 01:04:05    193s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:04:05    193s] One DDP V2 for no tweak run.
[11/26 01:04:05    193s] 
[11/26 01:04:05    193s] Running Spiral MT with 12 threads  fetchWidth=8 
[11/26 01:04:05    193s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 01:04:05    193s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/26 01:04:05    193s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:04:05    193s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=5576.0MB) @(0:03:14 - 0:03:14).
[11/26 01:04:05    193s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:04:05    193s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5576.0MB
[11/26 01:04:05    193s] Statistics of distance of Instance movement in refine placement:
[11/26 01:04:05    193s]   maximum (X+Y) =         0.00 um
[11/26 01:04:05    193s]   mean    (X+Y) =         0.00 um
[11/26 01:04:05    193s] Summary Report:
[11/26 01:04:05    193s] Instances move: 0 (out of 1856 movable)
[11/26 01:04:05    193s] Instances flipped: 0
[11/26 01:04:05    193s] Mean displacement: 0.00 um
[11/26 01:04:05    193s] Max displacement: 0.00 um 
[11/26 01:04:05    193s] Total instances moved : 0
[11/26 01:04:05    193s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.176, REAL:0.106, MEM:5576.0M, EPOCH TIME: 1764111845.764470
[11/26 01:04:05    193s] Total net bbox length = 7.258e+04 (3.483e+04 3.775e+04) (ext = 1.404e+04)
[11/26 01:04:05    193s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5576.0MB
[11/26 01:04:05    193s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=5576.0MB) @(0:03:14 - 0:03:14).
[11/26 01:04:05    193s] *** Finished refinePlace (0:03:14 mem=5576.0M) ***
[11/26 01:04:05    193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.527567.10
[11/26 01:04:05    193s] OPERPROF: Finished RefinePlace at level 1, CPU:0.182, REAL:0.112, MEM:5576.0M, EPOCH TIME: 1764111845.765720
[11/26 01:04:05    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5576.0M, EPOCH TIME: 1764111845.777367
[11/26 01:04:05    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:04:05    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.010, MEM:5568.0M, EPOCH TIME: 1764111845.787849
[11/26 01:04:05    193s] *** maximum move = 0.00 um ***
[11/26 01:04:05    193s] *** Finished re-routing un-routed nets (5568.0M) ***
[11/26 01:04:05    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:5568.0M, EPOCH TIME: 1764111845.790002
[11/26 01:04:05    194s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5568.0M, EPOCH TIME: 1764111845.799670
[11/26 01:04:05    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    194s] 
[11/26 01:04:05    194s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:05    194s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.073, REAL:0.072, MEM:5576.0M, EPOCH TIME: 1764111845.871749
[11/26 01:04:05    194s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5576.0M, EPOCH TIME: 1764111845.871860
[11/26 01:04:05    194s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.007, REAL:0.007, MEM:5576.0M, EPOCH TIME: 1764111845.878405
[11/26 01:04:05    194s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5576.0M, EPOCH TIME: 1764111845.878863
[11/26 01:04:05    194s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:5576.0M, EPOCH TIME: 1764111845.878964
[11/26 01:04:05    194s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.089, MEM:5576.0M, EPOCH TIME: 1764111845.879052
[11/26 01:04:05    194s] 
[11/26 01:04:05    194s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=5576.0M) ***
[11/26 01:04:05    194s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.21
[11/26 01:04:05    194s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.7 (1.3), totSession cpu/real = 0:03:14.1/0:02:51.6 (1.1), mem = 5576.0M
[11/26 01:04:05    194s] 
[11/26 01:04:05    194s] =============================================================================================
[11/26 01:04:05    194s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.35-s114_1
[11/26 01:04:05    194s] =============================================================================================
[11/26 01:04:05    194s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:04:05    194s] ---------------------------------------------------------------------------------------------
[11/26 01:04:05    194s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 01:04:05    194s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    194s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    194s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 01:04:05    194s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    194s] [ OptimizationStep       ]      1   0:00:00.0  (   6.0 % )     0:00:00.1 /  0:00:00.2    1.9
[11/26 01:04:05    194s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.8 % )     0:00:00.1 /  0:00:00.2    2.2
[11/26 01:04:05    194s] [ OptGetWeight           ]     60   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    194s] [ OptEval                ]     60   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.1    2.8
[11/26 01:04:05    194s] [ OptCommit              ]     60   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    194s] [ PostCommitDelayUpdate  ]     60   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    194s] [ RefinePlace            ]      1   0:00:00.4  (  51.5 % )     0:00:00.4 /  0:00:00.4    1.2
[11/26 01:04:05    194s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:05    194s] [ MISC                   ]          0:00:00.2  (  24.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 01:04:05    194s] ---------------------------------------------------------------------------------------------
[11/26 01:04:05    194s]  AreaOpt #2 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.9    1.3
[11/26 01:04:05    194s] ---------------------------------------------------------------------------------------------
[11/26 01:04:05    194s] 
[11/26 01:04:05    194s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5267.4M, EPOCH TIME: 1764111845.906253
[11/26 01:04:05    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:04:05    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    194s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.011, MEM:5026.4M, EPOCH TIME: 1764111845.917448
[11/26 01:04:05    194s] TotalInstCnt at PhyDesignMc Destruction: 1863
[11/26 01:04:05    194s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=5026.42M, totSessionCpu=0:03:14).
[11/26 01:04:05    194s] postCtsLateCongRepair #1 0
[11/26 01:04:05    194s] postCtsLateCongRepair #1 0
[11/26 01:04:05    194s] postCtsLateCongRepair #1 0
[11/26 01:04:05    194s] postCtsLateCongRepair #1 0
[11/26 01:04:05    194s] Starting local wire reclaim
[11/26 01:04:05    194s] OPERPROF: Starting RefinePlace2 at level 1, MEM:5026.4M, EPOCH TIME: 1764111845.952440
[11/26 01:04:05    194s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:5026.4M, EPOCH TIME: 1764111845.952537
[11/26 01:04:05    194s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5026.4M, EPOCH TIME: 1764111845.952598
[11/26 01:04:05    194s] Processing tracks to init pin-track alignment.
[11/26 01:04:05    194s] z: 2, totalTracks: 1
[11/26 01:04:05    194s] z: 4, totalTracks: 1
[11/26 01:04:05    194s] z: 6, totalTracks: 1
[11/26 01:04:05    194s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:04:05    194s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:5026.4M, EPOCH TIME: 1764111845.962520
[11/26 01:04:05    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:05    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:06    194s] 
[11/26 01:04:06    194s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:06    194s] 
[11/26 01:04:06    194s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:04:06    194s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.071, REAL:0.070, MEM:5019.9M, EPOCH TIME: 1764111846.032719
[11/26 01:04:06    194s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:5019.9M, EPOCH TIME: 1764111846.032827
[11/26 01:04:06    194s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.005, REAL:0.005, MEM:5019.9M, EPOCH TIME: 1764111846.037652
[11/26 01:04:06    194s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=5019.9MB).
[11/26 01:04:06    194s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.087, REAL:0.086, MEM:5019.9M, EPOCH TIME: 1764111846.038158
[11/26 01:04:06    194s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.087, REAL:0.086, MEM:5019.9M, EPOCH TIME: 1764111846.038194
[11/26 01:04:06    194s] TDRefine: refinePlace mode is spiral
[11/26 01:04:06    194s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.527567.11
[11/26 01:04:06    194s] OPERPROF:   Starting RefinePlace at level 2, MEM:5019.9M, EPOCH TIME: 1764111846.038265
[11/26 01:04:06    194s] *** Starting refinePlace (0:03:14 mem=5019.9M) ***
[11/26 01:04:06    194s] Total net bbox length = 7.258e+04 (3.483e+04 3.775e+04) (ext = 1.404e+04)
[11/26 01:04:06    194s] 
[11/26 01:04:06    194s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:06    194s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:04:06    194s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:04:06    194s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:5019.9M, EPOCH TIME: 1764111846.042897
[11/26 01:04:06    194s] Starting refinePlace ...
[11/26 01:04:06    194s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:04:06    194s] One DDP V2 for no tweak run.
[11/26 01:04:06    194s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:5019.9M, EPOCH TIME: 1764111846.043875
[11/26 01:04:06    194s] OPERPROF:         Starting spMPad at level 5, MEM:5019.9M, EPOCH TIME: 1764111846.047398
[11/26 01:04:06    194s] OPERPROF:           Starting spContextMPad at level 6, MEM:5019.9M, EPOCH TIME: 1764111846.047571
[11/26 01:04:06    194s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:5019.9M, EPOCH TIME: 1764111846.047613
[11/26 01:04:06    194s] MP Top (1856): mp=1.050. U=0.754.
[11/26 01:04:06    194s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:5019.9M, EPOCH TIME: 1764111846.048360
[11/26 01:04:06    194s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:5019.9M, EPOCH TIME: 1764111846.048548
[11/26 01:04:06    194s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:5019.9M, EPOCH TIME: 1764111846.048589
[11/26 01:04:06    194s] OPERPROF:             Starting InitSKP at level 7, MEM:5019.9M, EPOCH TIME: 1764111846.048943
[11/26 01:04:06    194s] no activity file in design. spp won't run.
[11/26 01:04:06    194s] no activity file in design. spp won't run.
[11/26 01:04:06    194s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[11/26 01:04:06    194s] OPERPROF:             Finished InitSKP at level 7, CPU:0.361, REAL:0.209, MEM:5115.9M, EPOCH TIME: 1764111846.258155
[11/26 01:04:06    194s] Wait...
[11/26 01:04:06    194s] Timing cost in AAE based: 34.7578626090835314
[11/26 01:04:06    194s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.412, REAL:0.239, MEM:5195.9M, EPOCH TIME: 1764111846.287881
[11/26 01:04:06    194s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.412, REAL:0.240, MEM:5195.9M, EPOCH TIME: 1764111846.288258
[11/26 01:04:06    194s] SKP cleared!
[11/26 01:04:06    194s] AAE Timing clean up.
[11/26 01:04:06    194s] Tweakage: fix icg 1, fix clk 0.
[11/26 01:04:06    194s] Tweakage: density cost 1, scale 0.4.
[11/26 01:04:06    194s] Tweakage: activity cost 0, scale 1.0.
[11/26 01:04:06    194s] Tweakage: timing cost on, scale 1.0.
[11/26 01:04:06    194s] OPERPROF:         Starting CoreOperation at level 5, MEM:5211.9M, EPOCH TIME: 1764111846.297813
[11/26 01:04:06    194s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:5211.9M, EPOCH TIME: 1764111846.299474
[11/26 01:04:06    194s] Tweakage swap 0 pairs.
[11/26 01:04:06    194s] Tweakage swap 0 pairs.
[11/26 01:04:06    194s] Tweakage swap 0 pairs.
[11/26 01:04:06    194s] Tweakage swap 40 pairs.
[11/26 01:04:06    194s] Tweakage swap 0 pairs.
[11/26 01:04:06    194s] Tweakage swap 0 pairs.
[11/26 01:04:06    194s] Tweakage swap 0 pairs.
[11/26 01:04:06    194s] Tweakage swap 3 pairs.
[11/26 01:04:06    194s] Tweakage swap 0 pairs.
[11/26 01:04:06    194s] Tweakage swap 0 pairs.
[11/26 01:04:06    194s] Tweakage swap 0 pairs.
[11/26 01:04:06    194s] Tweakage swap 1 pairs.
[11/26 01:04:06    194s] Tweakage swap 0 pairs.
[11/26 01:04:06    194s] Tweakage swap 0 pairs.
[11/26 01:04:06    194s] Tweakage swap 0 pairs.
[11/26 01:04:06    195s] Tweakage swap 31 pairs.
[11/26 01:04:06    195s] Tweakage swap 0 pairs.
[11/26 01:04:06    195s] Tweakage swap 0 pairs.
[11/26 01:04:06    195s] Tweakage swap 0 pairs.
[11/26 01:04:06    195s] Tweakage swap 1 pairs.
[11/26 01:04:06    195s] Tweakage swap 0 pairs.
[11/26 01:04:06    195s] Tweakage swap 0 pairs.
[11/26 01:04:06    195s] Tweakage swap 0 pairs.
[11/26 01:04:06    195s] Tweakage swap 0 pairs.
[11/26 01:04:06    195s] Tweakage move 0 insts.
[11/26 01:04:06    195s] Tweakage move 0 insts.
[11/26 01:04:06    195s] Tweakage move 0 insts.
[11/26 01:04:06    195s] Tweakage move 23 insts.
[11/26 01:04:06    195s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.460, REAL:0.451, MEM:5211.9M, EPOCH TIME: 1764111846.750152
[11/26 01:04:06    195s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.462, REAL:0.453, MEM:5211.9M, EPOCH TIME: 1764111846.750412
[11/26 01:04:06    195s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.889, REAL:0.708, MEM:5019.9M, EPOCH TIME: 1764111846.751765
[11/26 01:04:06    195s] Move report: Congestion aware Tweak moves 65 insts, mean move: 5.63 um, max move: 22.96 um 
[11/26 01:04:06    195s] 	Max move on inst (mem_inst/g25662__7410): (94.08, 257.04) --> (103.60, 270.48)
[11/26 01:04:06    195s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.9, real=0:00:00.0, mem=5019.9mb) @(0:03:14 - 0:03:15).
[11/26 01:04:06    195s] 
[11/26 01:04:06    195s] Running Spiral MT with 12 threads  fetchWidth=8 
[11/26 01:04:06    195s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 01:04:06    195s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/26 01:04:06    195s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:04:06    195s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=5019.9MB) @(0:03:15 - 0:03:15).
[11/26 01:04:06    195s] Move report: Detail placement moves 65 insts, mean move: 5.63 um, max move: 22.96 um 
[11/26 01:04:06    195s] 	Max move on inst (mem_inst/g25662__7410): (94.08, 257.04) --> (103.60, 270.48)
[11/26 01:04:06    195s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 5019.9MB
[11/26 01:04:06    195s] Statistics of distance of Instance movement in refine placement:
[11/26 01:04:06    195s]   maximum (X+Y) =        22.96 um
[11/26 01:04:06    195s]   inst (mem_inst/g25662__7410) with max move: (94.08, 257.04) -> (103.6, 270.48)
[11/26 01:04:06    195s]   mean    (X+Y) =         5.63 um
[11/26 01:04:06    195s] Summary Report:
[11/26 01:04:06    195s] Instances move: 65 (out of 1856 movable)
[11/26 01:04:06    195s] Instances flipped: 0
[11/26 01:04:06    195s] Mean displacement: 5.63 um
[11/26 01:04:06    195s] Max displacement: 22.96 um (Instance: mem_inst/g25662__7410) (94.08, 257.04) -> (103.6, 270.48)
[11/26 01:04:06    195s] 	Length: 8 sites, height: 1 rows, site name: core_hd, cell type: MU2HDX0
[11/26 01:04:06    195s] Total instances moved : 65
[11/26 01:04:06    195s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.067, REAL:0.815, MEM:5019.9M, EPOCH TIME: 1764111846.857711
[11/26 01:04:06    195s] Total net bbox length = 7.261e+04 (3.484e+04 3.777e+04) (ext = 1.404e+04)
[11/26 01:04:06    195s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 5019.9MB
[11/26 01:04:06    195s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=5019.9MB) @(0:03:14 - 0:03:15).
[11/26 01:04:06    195s] *** Finished refinePlace (0:03:15 mem=5019.9M) ***
[11/26 01:04:06    195s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.527567.11
[11/26 01:04:06    195s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.073, REAL:0.821, MEM:5019.9M, EPOCH TIME: 1764111846.858859
[11/26 01:04:06    195s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:5019.9M, EPOCH TIME: 1764111846.858901
[11/26 01:04:06    195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:04:06    195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:06    195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:06    195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:06    195s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.013, REAL:0.011, MEM:5011.9M, EPOCH TIME: 1764111846.869790
[11/26 01:04:06    195s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.173, REAL:0.917, MEM:5011.9M, EPOCH TIME: 1764111846.869898
[11/26 01:04:07    195s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:04:07    195s] #################################################################################
[11/26 01:04:07    195s] # Design Stage: PreRoute
[11/26 01:04:07    195s] # Design Name: I2CAndMemory
[11/26 01:04:07    195s] # Design Mode: 180nm
[11/26 01:04:07    195s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:04:07    195s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:04:07    195s] # Signoff Settings: SI Off 
[11/26 01:04:07    195s] #################################################################################
[11/26 01:04:07    195s] Topological Sorting (REAL = 0:00:00.0, MEM = 5000.3M, InitMEM = 5000.3M)
[11/26 01:04:07    195s] Calculate delays in BcWc mode...
[11/26 01:04:07    195s] Start delay calculation (fullDC) (12 T). (MEM=5000.29)
[11/26 01:04:07    195s] End AAE Lib Interpolated Model. (MEM=5011.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:07    196s] Total number of fetched objects 1924
[11/26 01:04:07    196s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:07    196s] End delay calculation. (MEM=5503.01 CPU=0:00:00.5 REAL=0:00:00.0)
[11/26 01:04:07    196s] End delay calculation (fullDC). (MEM=5503.01 CPU=0:00:00.6 REAL=0:00:00.0)
[11/26 01:04:07    196s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 5503.0M) ***
[11/26 01:04:07    196s] eGR doReRoute: optGuide
[11/26 01:04:07    196s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:5500.0M, EPOCH TIME: 1764111847.451803
[11/26 01:04:07    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:07    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:07    196s] All LLGs are deleted
[11/26 01:04:07    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:07    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:07    196s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5500.0M, EPOCH TIME: 1764111847.451913
[11/26 01:04:07    196s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:5500.0M, EPOCH TIME: 1764111847.451966
[11/26 01:04:07    196s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:4992.0M, EPOCH TIME: 1764111847.454360
[11/26 01:04:07    196s] {MMLU 0 8 1923}
[11/26 01:04:07    196s] ### Creating LA Mngr. totSessionCpu=0:03:17 mem=4992.0M
[11/26 01:04:07    196s] ### Creating LA Mngr, finished. totSessionCpu=0:03:17 mem=4992.0M
[11/26 01:04:07    196s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4992.01 MB )
[11/26 01:04:07    196s] (I)      ==================== Layers =====================
[11/26 01:04:07    196s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:04:07    196s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:04:07    196s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:04:07    196s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:04:07    196s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:04:07    196s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:04:07    196s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:04:07    196s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:04:07    196s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:04:07    196s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:04:07    196s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:04:07    196s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:04:07    196s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:04:07    196s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:04:07    196s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:04:07    196s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:04:07    196s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:04:07    196s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:04:07    196s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:04:07    196s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:04:07    196s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:04:07    196s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:04:07    196s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:04:07    196s] (I)      Started Import and model ( Curr Mem: 4992.01 MB )
[11/26 01:04:07    196s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:04:07    196s] (I)      == Non-default Options ==
[11/26 01:04:07    196s] (I)      Honor MSV route constraint                         : true
[11/26 01:04:07    196s] (I)      Maximum routing layer                              : 6
[11/26 01:04:07    196s] (I)      Number of threads                                  : 12
[11/26 01:04:07    196s] (I)      Method to set GCell size                           : row
[11/26 01:04:07    196s] (I)      Counted 1686 PG shapes. We will not process PG shapes layer by layer.
[11/26 01:04:07    196s] (I)      Use row-based GCell size
[11/26 01:04:07    196s] (I)      Use row-based GCell align
[11/26 01:04:07    196s] (I)      layer 0 area = 202000
[11/26 01:04:07    196s] (I)      layer 1 area = 202000
[11/26 01:04:07    196s] (I)      layer 2 area = 202000
[11/26 01:04:07    196s] (I)      layer 3 area = 202000
[11/26 01:04:07    196s] (I)      layer 4 area = 562000
[11/26 01:04:07    196s] (I)      layer 5 area = 10000000
[11/26 01:04:07    196s] (I)      GCell unit size   : 4480
[11/26 01:04:07    196s] (I)      GCell multiplier  : 1
[11/26 01:04:07    196s] (I)      GCell row height  : 4480
[11/26 01:04:07    196s] (I)      Actual row height : 4480
[11/26 01:04:07    196s] (I)      GCell align ref   : 15120 15120
[11/26 01:04:07    196s] [NR-eGR] Track table information for default rule: 
[11/26 01:04:07    196s] [NR-eGR] MET1 has single uniform track structure
[11/26 01:04:07    196s] [NR-eGR] MET2 has single uniform track structure
[11/26 01:04:07    196s] [NR-eGR] MET3 has single uniform track structure
[11/26 01:04:07    196s] [NR-eGR] MET4 has single uniform track structure
[11/26 01:04:07    196s] [NR-eGR] METTP has single uniform track structure
[11/26 01:04:07    196s] [NR-eGR] METTPL has single uniform track structure
[11/26 01:04:07    196s] (I)      ================= Default via =================
[11/26 01:04:07    196s] (I)      +---+--------------------+--------------------+
[11/26 01:04:07    196s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[11/26 01:04:07    196s] (I)      +---+--------------------+--------------------+
[11/26 01:04:07    196s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[11/26 01:04:07    196s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[11/26 01:04:07    196s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[11/26 01:04:07    196s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[11/26 01:04:07    196s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[11/26 01:04:07    196s] (I)      +---+--------------------+--------------------+
[11/26 01:04:07    196s] [NR-eGR] Read 2709 PG shapes
[11/26 01:04:07    196s] [NR-eGR] Read 0 clock shapes
[11/26 01:04:07    196s] [NR-eGR] Read 0 other shapes
[11/26 01:04:07    196s] [NR-eGR] #Routing Blockages  : 0
[11/26 01:04:07    196s] [NR-eGR] #Instance Blockages : 0
[11/26 01:04:07    196s] [NR-eGR] #PG Blockages       : 2709
[11/26 01:04:07    196s] [NR-eGR] #Halo Blockages     : 0
[11/26 01:04:07    196s] [NR-eGR] #Boundary Blockages : 0
[11/26 01:04:07    196s] [NR-eGR] #Clock Blockages    : 0
[11/26 01:04:07    196s] [NR-eGR] #Other Blockages    : 0
[11/26 01:04:07    196s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 01:04:07    196s] [NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 2172
[11/26 01:04:07    196s] [NR-eGR] Read 1923 nets ( ignored 8 )
[11/26 01:04:07    196s] (I)      Read net coloring for 3 partition with 1 color combinations for 1915 nets
[11/26 01:04:07    196s] (I)      early_global_route_priority property id does not exist.
[11/26 01:04:07    196s] (I)      Read Num Blocks=2709  Num Prerouted Wires=2172  Num CS=0
[11/26 01:04:07    196s] (I)      Layer 1 (V) : #blockages 590 : #preroutes 970
[11/26 01:04:07    196s] (I)      Layer 2 (H) : #blockages 590 : #preroutes 987
[11/26 01:04:07    196s] (I)      Layer 3 (V) : #blockages 590 : #preroutes 215
[11/26 01:04:07    196s] (I)      Layer 4 (H) : #blockages 614 : #preroutes 0
[11/26 01:04:07    196s] (I)      Layer 5 (V) : #blockages 325 : #preroutes 0
[11/26 01:04:07    196s] (I)      Number of ignored nets                =      8
[11/26 01:04:07    196s] (I)      Number of connected nets              =      0
[11/26 01:04:07    196s] (I)      Number of fixed nets                  =      8.  Ignored: Yes
[11/26 01:04:07    196s] (I)      Number of clock nets                  =      8.  Ignored: No
[11/26 01:04:07    196s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 01:04:07    196s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 01:04:07    196s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 01:04:07    196s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 01:04:07    196s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 01:04:07    196s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 01:04:07    196s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 01:04:07    196s] (I)      Ndr track 0 does not exist
[11/26 01:04:07    196s] (I)      ---------------------Grid Graph Info--------------------
[11/26 01:04:07    196s] (I)      Routing area        : (0, 0) - (321440, 290080)
[11/26 01:04:07    196s] (I)      Core area           : (15120, 15120) - (306320, 274960)
[11/26 01:04:07    196s] (I)      Site width          :   560  (dbu)
[11/26 01:04:07    196s] (I)      Row height          :  4480  (dbu)
[11/26 01:04:07    196s] (I)      GCell row height    :  4480  (dbu)
[11/26 01:04:07    196s] (I)      GCell width         :  4480  (dbu)
[11/26 01:04:07    196s] (I)      GCell height        :  4480  (dbu)
[11/26 01:04:07    196s] (I)      Grid                :    72    65     6
[11/26 01:04:07    196s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/26 01:04:07    196s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[11/26 01:04:07    196s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[11/26 01:04:07    196s] (I)      Default wire width  :   230   280   280   280   440  3000
[11/26 01:04:07    196s] (I)      Default wire space  :   230   280   280   280   460  2500
[11/26 01:04:07    196s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[11/26 01:04:07    196s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[11/26 01:04:07    196s] (I)      First track coord   :   280   280   280   280   840  6720
[11/26 01:04:07    196s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[11/26 01:04:07    196s] (I)      Total num of tracks :   518   574   518   574   259    56
[11/26 01:04:07    196s] (I)      Num of masks        :     1     1     1     1     1     1
[11/26 01:04:07    196s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/26 01:04:07    196s] (I)      --------------------------------------------------------
[11/26 01:04:07    196s] 
[11/26 01:04:07    196s] [NR-eGR] ============ Routing rule table ============
[11/26 01:04:07    196s] [NR-eGR] Rule id: 0  Nets: 1915
[11/26 01:04:07    196s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 01:04:07    196s] (I)                    Layer    2    3    4     5     6 
[11/26 01:04:07    196s] (I)                    Pitch  560  560  560  1120  5600 
[11/26 01:04:07    196s] (I)             #Used tracks    1    1    1     1     1 
[11/26 01:04:07    196s] (I)       #Fully used tracks    1    1    1     1     1 
[11/26 01:04:07    196s] [NR-eGR] ========================================
[11/26 01:04:07    196s] [NR-eGR] 
[11/26 01:04:07    196s] (I)      =============== Blocked Tracks ===============
[11/26 01:04:07    196s] (I)      +-------+---------+----------+---------------+
[11/26 01:04:07    196s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 01:04:07    196s] (I)      +-------+---------+----------+---------------+
[11/26 01:04:07    196s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 01:04:07    196s] (I)      |     2 |   37310 |     4012 |        10.75% |
[11/26 01:04:07    196s] (I)      |     3 |   37296 |     1180 |         3.16% |
[11/26 01:04:07    196s] (I)      |     4 |   37310 |     4012 |        10.75% |
[11/26 01:04:07    196s] (I)      |     5 |   18648 |     2890 |        15.50% |
[11/26 01:04:07    196s] (I)      |     6 |    3640 |      892 |        24.51% |
[11/26 01:04:07    196s] (I)      +-------+---------+----------+---------------+
[11/26 01:04:07    196s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5008.01 MB )
[11/26 01:04:07    196s] (I)      Reset routing kernel
[11/26 01:04:07    196s] (I)      Started Global Routing ( Curr Mem: 5016.01 MB )
[11/26 01:04:07    196s] (I)      totalPins=7212  totalGlobalPin=7007 (97.16%)
[11/26 01:04:07    196s] (I)      total 2D Cap : 126283 = (52459 H, 73824 V)
[11/26 01:04:07    196s] [NR-eGR] Layer group 1: route 1915 net(s) in layer range [2, 6]
[11/26 01:04:07    196s] (I)      
[11/26 01:04:07    196s] (I)      ============  Phase 1a Route ============
[11/26 01:04:07    196s] (I)      Usage: 18828 = (9104 H, 9724 V) = (17.35% H, 13.17% V) = (4.079e+04um H, 4.356e+04um V)
[11/26 01:04:07    196s] (I)      
[11/26 01:04:07    196s] (I)      ============  Phase 1b Route ============
[11/26 01:04:07    196s] (I)      Usage: 18828 = (9104 H, 9724 V) = (17.35% H, 13.17% V) = (4.079e+04um H, 4.356e+04um V)
[11/26 01:04:07    196s] (I)      Overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 8.434944e+04um
[11/26 01:04:07    196s] (I)      Congestion metric : 0.03%H 0.00%V, 0.03%HV
[11/26 01:04:07    196s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 01:04:07    196s] (I)      
[11/26 01:04:07    196s] (I)      ============  Phase 1c Route ============
[11/26 01:04:07    196s] (I)      Level2 Grid: 15 x 13
[11/26 01:04:07    196s] (I)      Usage: 18829 = (9104 H, 9725 V) = (17.35% H, 13.17% V) = (4.079e+04um H, 4.357e+04um V)
[11/26 01:04:07    196s] (I)      
[11/26 01:04:07    196s] (I)      ============  Phase 1d Route ============
[11/26 01:04:07    196s] (I)      Usage: 18828 = (9104 H, 9724 V) = (17.35% H, 13.17% V) = (4.079e+04um H, 4.356e+04um V)
[11/26 01:04:07    196s] (I)      
[11/26 01:04:07    196s] (I)      ============  Phase 1e Route ============
[11/26 01:04:07    196s] (I)      Usage: 18828 = (9104 H, 9724 V) = (17.35% H, 13.17% V) = (4.079e+04um H, 4.356e+04um V)
[11/26 01:04:07    196s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 8.434944e+04um
[11/26 01:04:07    196s] (I)      
[11/26 01:04:07    196s] (I)      ============  Phase 1l Route ============
[11/26 01:04:07    196s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 01:04:07    196s] (I)      Layer  2:      35211     10704         5           0       36864    ( 0.00%) 
[11/26 01:04:07    196s] (I)      Layer  3:      35903     10042         0           0       36920    ( 0.00%) 
[11/26 01:04:07    196s] (I)      Layer  4:      35211      3292         4           0       36864    ( 0.00%) 
[11/26 01:04:07    196s] (I)      Layer  5:      16045       202         8         284       18176    ( 1.54%) 
[11/26 01:04:07    196s] (I)      Layer  6:       2700         0         0        1526        2160    (41.41%) 
[11/26 01:04:07    196s] (I)      Total:        125070     24240        17        1810      130984    ( 1.36%) 
[11/26 01:04:07    196s] (I)      
[11/26 01:04:07    196s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 01:04:07    196s] [NR-eGR]                        OverCon           OverCon            
[11/26 01:04:07    196s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 01:04:07    196s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 01:04:07    196s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:04:07    196s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:04:07    196s] [NR-eGR]    MET2 ( 2)         4( 0.09%)         0( 0.00%)   ( 0.09%) 
[11/26 01:04:07    196s] [NR-eGR]    MET3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:04:07    196s] [NR-eGR]    MET4 ( 4)         2( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/26 01:04:07    196s] [NR-eGR]   METTP ( 5)         0( 0.00%)         2( 0.04%)   ( 0.04%) 
[11/26 01:04:07    196s] [NR-eGR]  METTPL ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 01:04:07    196s] [NR-eGR] ---------------------------------------------------------------
[11/26 01:04:07    196s] [NR-eGR]        Total         6( 0.03%)         2( 0.01%)   ( 0.04%) 
[11/26 01:04:07    196s] [NR-eGR] 
[11/26 01:04:07    196s] (I)      Finished Global Routing ( CPU: 0.12 sec, Real: 0.08 sec, Curr Mem: 5048.01 MB )
[11/26 01:04:07    196s] (I)      total 2D Cap : 126890 = (52640 H, 74250 V)
[11/26 01:04:07    196s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[11/26 01:04:07    196s] (I)      ============= Track Assignment ============
[11/26 01:04:07    196s] (I)      Started Track Assignment (12T) ( Curr Mem: 5048.01 MB )
[11/26 01:04:07    196s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/26 01:04:07    196s] (I)      Run Multi-thread track assignment
[11/26 01:04:07    196s] (I)      Finished Track Assignment (12T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 5048.01 MB )
[11/26 01:04:07    196s] (I)      Started Export ( Curr Mem: 5048.01 MB )
[11/26 01:04:07    196s] [NR-eGR]                 Length (um)   Vias 
[11/26 01:04:07    196s] [NR-eGR] -----------------------------------
[11/26 01:04:07    196s] [NR-eGR]  MET1    (1H)             0   7586 
[11/26 01:04:07    196s] [NR-eGR]  MET2    (2V)         37132  11233 
[11/26 01:04:07    196s] [NR-eGR]  MET3    (3H)         45102   1310 
[11/26 01:04:07    196s] [NR-eGR]  MET4    (4V)         14145     72 
[11/26 01:04:07    196s] [NR-eGR]  METTP   (5H)           881      6 
[11/26 01:04:07    196s] [NR-eGR]  METTPL  (6V)             4      0 
[11/26 01:04:07    196s] [NR-eGR] -----------------------------------
[11/26 01:04:07    196s] [NR-eGR]          Total        97265  20207 
[11/26 01:04:07    196s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:04:07    196s] [NR-eGR] Total half perimeter of net bounding box: 72612um
[11/26 01:04:07    196s] [NR-eGR] Total length: 97265um, number of vias: 20207
[11/26 01:04:07    196s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:04:07    196s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/26 01:04:07    196s] [NR-eGR] --------------------------------------------------------------------------
[11/26 01:04:07    196s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 5030.40 MB )
[11/26 01:04:07    196s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.19 sec, Curr Mem: 4967.40 MB )
[11/26 01:04:07    196s] (I)      ===================================== Runtime Summary ======================================
[11/26 01:04:07    196s] (I)       Step                                         %       Start      Finish      Real       CPU 
[11/26 01:04:07    196s] (I)      --------------------------------------------------------------------------------------------
[11/26 01:04:07    196s] (I)       Early Global Route kernel              100.00%  120.17 sec  120.37 sec  0.19 sec  0.27 sec 
[11/26 01:04:07    196s] (I)       +-Import and model                      11.09%  120.18 sec  120.20 sec  0.02 sec  0.02 sec 
[11/26 01:04:07    196s] (I)       | +-Create place DB                      3.54%  120.18 sec  120.18 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | +-Import place data                  3.50%  120.18 sec  120.18 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | | +-Read instances and placement     1.13%  120.18 sec  120.18 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | +-Read nets                        2.26%  120.18 sec  120.18 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | +-Create route DB                      5.88%  120.18 sec  120.19 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | +-Import route data (12T)            5.71%  120.18 sec  120.19 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | | +-Read blockages ( Layer 2-6 )     0.85%  120.18 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | | +-Read routing blockages         0.00%  120.18 sec  120.18 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | | +-Read instance blockages        0.27%  120.18 sec  120.18 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | | +-Read PG blockages              0.20%  120.18 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | | +-Read clock blockages           0.01%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | | +-Read other blockages           0.01%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | | +-Read halo blockages            0.01%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | | +-Read boundary cut boxes        0.00%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | +-Read blackboxes                  0.01%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | +-Read prerouted                   1.22%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | +-Read unlegalized nets            0.09%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | +-Read nets                        0.44%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | +-Reading MSV/Partition Data       0.60%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | | +-Read Net Coloring              0.55%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | +-Set up via pillars               0.01%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | +-Initialize 3D grid graph         0.02%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | +-Model blockage capacity          0.95%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | | +-Initialize 3D capacity         0.85%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | +-Read aux data                        0.00%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | +-Others data preparation              0.09%  120.19 sec  120.19 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | +-Create route kernel                  1.22%  120.19 sec  120.20 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       +-Global Routing                        41.19%  120.20 sec  120.28 sec  0.08 sec  0.12 sec 
[11/26 01:04:07    196s] (I)       | +-Initialization                       0.27%  120.20 sec  120.20 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | +-Net group 1                         39.89%  120.20 sec  120.28 sec  0.08 sec  0.12 sec 
[11/26 01:04:07    196s] (I)       | | +-Generate topology (11T)            3.90%  120.20 sec  120.21 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | +-Phase 1a                           4.08%  120.21 sec  120.21 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | | +-Pattern routing (12T)            3.69%  120.21 sec  120.21 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | | +-Add via demand to 2D             0.25%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | +-Phase 1b                           2.87%  120.21 sec  120.22 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | | +-Monotonic routing (12T)          2.76%  120.21 sec  120.22 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | +-Phase 1c                           6.93%  120.22 sec  120.23 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | | +-Two level Routing                6.87%  120.22 sec  120.23 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | | | +-Two Level Routing (Regular)    2.84%  120.22 sec  120.23 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | | | +-Two Level Routing (Strong)     3.91%  120.23 sec  120.23 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | +-Phase 1d                           7.41%  120.23 sec  120.25 sec  0.01 sec  0.02 sec 
[11/26 01:04:07    196s] (I)       | | | +-Detoured routing (12T)           7.32%  120.23 sec  120.25 sec  0.01 sec  0.02 sec 
[11/26 01:04:07    196s] (I)       | | +-Phase 1e                           0.11%  120.25 sec  120.25 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | | +-Route legalization               0.00%  120.25 sec  120.25 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | | +-Phase 1l                          13.86%  120.25 sec  120.28 sec  0.03 sec  0.06 sec 
[11/26 01:04:07    196s] (I)       | | | +-Layer assignment (12T)          13.62%  120.25 sec  120.28 sec  0.03 sec  0.06 sec 
[11/26 01:04:07    196s] (I)       | +-Clean cong LA                        0.00%  120.28 sec  120.28 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       +-Export 3D cong map                     0.50%  120.28 sec  120.28 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | +-Export 2D cong map                   0.10%  120.28 sec  120.28 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       +-Extract Global 3D Wires                0.26%  120.28 sec  120.28 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       +-Track Assignment (12T)                 7.26%  120.28 sec  120.29 sec  0.01 sec  0.04 sec 
[11/26 01:04:07    196s] (I)       | +-Initialization                       0.07%  120.28 sec  120.28 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | +-Track Assignment Kernel              7.02%  120.28 sec  120.29 sec  0.01 sec  0.04 sec 
[11/26 01:04:07    196s] (I)       | +-Free Memory                          0.01%  120.29 sec  120.29 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       +-Export                                32.77%  120.29 sec  120.36 sec  0.06 sec  0.07 sec 
[11/26 01:04:07    196s] (I)       | +-Export DB wires                      7.00%  120.29 sec  120.31 sec  0.01 sec  0.02 sec 
[11/26 01:04:07    196s] (I)       | | +-Export all nets (12T)              4.51%  120.29 sec  120.30 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | | +-Set wire vias (12T)                2.12%  120.30 sec  120.31 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | +-Report wirelength                    3.09%  120.31 sec  120.31 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)       | +-Update net boxes                     1.60%  120.31 sec  120.32 sec  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)       | +-Update timing                       20.85%  120.32 sec  120.36 sec  0.04 sec  0.04 sec 
[11/26 01:04:07    196s] (I)       +-Postprocess design                     4.29%  120.36 sec  120.37 sec  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)      ==================== Summary by functions =====================
[11/26 01:04:07    196s] (I)       Lv  Step                                %      Real       CPU 
[11/26 01:04:07    196s] (I)      ---------------------------------------------------------------
[11/26 01:04:07    196s] (I)        0  Early Global Route kernel     100.00%  0.19 sec  0.27 sec 
[11/26 01:04:07    196s] (I)        1  Global Routing                 41.19%  0.08 sec  0.12 sec 
[11/26 01:04:07    196s] (I)        1  Export                         32.77%  0.06 sec  0.07 sec 
[11/26 01:04:07    196s] (I)        1  Import and model               11.09%  0.02 sec  0.02 sec 
[11/26 01:04:07    196s] (I)        1  Track Assignment (12T)          7.26%  0.01 sec  0.04 sec 
[11/26 01:04:07    196s] (I)        1  Postprocess design              4.29%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        1  Export 3D cong map              0.50%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        1  Extract Global 3D Wires         0.26%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        2  Net group 1                    39.89%  0.08 sec  0.12 sec 
[11/26 01:04:07    196s] (I)        2  Update timing                  20.85%  0.04 sec  0.04 sec 
[11/26 01:04:07    196s] (I)        2  Track Assignment Kernel         7.02%  0.01 sec  0.04 sec 
[11/26 01:04:07    196s] (I)        2  Export DB wires                 7.00%  0.01 sec  0.02 sec 
[11/26 01:04:07    196s] (I)        2  Create route DB                 5.88%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        2  Create place DB                 3.54%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        2  Report wirelength               3.09%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        2  Update net boxes                1.60%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        2  Create route kernel             1.22%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        2  Initialization                  0.35%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        2  Export 2D cong map              0.10%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        3  Phase 1l                       13.86%  0.03 sec  0.06 sec 
[11/26 01:04:07    196s] (I)        3  Phase 1d                        7.41%  0.01 sec  0.02 sec 
[11/26 01:04:07    196s] (I)        3  Phase 1c                        6.93%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        3  Import route data (12T)         5.71%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        3  Export all nets (12T)           4.51%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        3  Phase 1a                        4.08%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        3  Generate topology (11T)         3.90%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        3  Import place data               3.50%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        3  Phase 1b                        2.87%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        3  Set wire vias (12T)             2.12%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        3  Phase 1e                        0.11%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        4  Layer assignment (12T)         13.62%  0.03 sec  0.06 sec 
[11/26 01:04:07    196s] (I)        4  Detoured routing (12T)          7.32%  0.01 sec  0.02 sec 
[11/26 01:04:07    196s] (I)        4  Two level Routing               6.87%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        4  Pattern routing (12T)           3.69%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        4  Monotonic routing (12T)         2.76%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        4  Read nets                       2.69%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        4  Read prerouted                  1.22%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        4  Read instances and placement    1.13%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        4  Model blockage capacity         0.95%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        4  Read blockages ( Layer 2-6 )    0.85%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        4  Reading MSV/Partition Data      0.60%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        4  Add via demand to 2D            0.25%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        4  Read unlegalized nets           0.09%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        5  Two Level Routing (Strong)      3.91%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        5  Two Level Routing (Regular)     2.84%  0.01 sec  0.01 sec 
[11/26 01:04:07    196s] (I)        5  Initialize 3D capacity          0.85%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        5  Read Net Coloring               0.55%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        5  Read instance blockages         0.27%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        5  Read PG blockages               0.20%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[11/26 01:04:07    196s] Extraction called for design 'I2CAndMemory' of instances=1863 and nets=1925 using extraction engine 'preRoute' .
[11/26 01:04:07    196s] PreRoute RC Extraction called for design I2CAndMemory.
[11/26 01:04:07    196s] RC Extraction called in multi-corner(3) mode.
[11/26 01:04:07    196s] RCMode: PreRoute
[11/26 01:04:07    196s]       RC Corner Indexes            0       1       2   
[11/26 01:04:07    196s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:04:07    196s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:04:07    196s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:04:07    196s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:04:07    196s] Shrink Factor                : 1.00000
[11/26 01:04:07    196s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 01:04:07    196s] Using capacitance table file ...
[11/26 01:04:07    196s] 
[11/26 01:04:07    196s] Trim Metal Layers:
[11/26 01:04:07    196s] LayerId::1 widthSet size::5
[11/26 01:04:07    196s] LayerId::2 widthSet size::5
[11/26 01:04:07    196s] LayerId::3 widthSet size::5
[11/26 01:04:07    196s] LayerId::4 widthSet size::5
[11/26 01:04:07    196s] LayerId::5 widthSet size::5
[11/26 01:04:07    196s] LayerId::6 widthSet size::3
[11/26 01:04:07    196s] Updating RC grid for preRoute extraction ...
[11/26 01:04:07    196s] eee: pegSigSF::1.070000
[11/26 01:04:07    196s] Initializing multi-corner capacitance tables ... 
[11/26 01:04:07    196s] Initializing multi-corner resistance tables ...
[11/26 01:04:07    196s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:04:07    196s] eee: l::2 avDens::0.220515 usedTrk::864.419082 availTrk::3920.000000 sigTrk::864.419082
[11/26 01:04:07    196s] eee: l::3 avDens::0.244978 usedTrk::1077.902367 availTrk::4400.000000 sigTrk::1077.902367
[11/26 01:04:07    196s] eee: l::4 avDens::0.079061 usedTrk::335.218414 availTrk::4240.000000 sigTrk::335.218414
[11/26 01:04:07    196s] eee: l::5 avDens::0.035975 usedTrk::61.877209 availTrk::1720.000000 sigTrk::61.877209
[11/26 01:04:07    196s] eee: l::6 avDens::0.269225 usedTrk::94.767277 availTrk::352.000000 sigTrk::94.767277
[11/26 01:04:07    196s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:04:07    196s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.316632 uaWl=1.000000 uaWlH=0.133772 aWlH=0.000000 lMod=0 pMax=0.829200 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:04:07    196s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4965.398M)
[11/26 01:04:07    197s] Compute RC Scale Done ...
[11/26 01:04:07    197s] OPERPROF: Starting HotSpotCal at level 1, MEM:4984.5M, EPOCH TIME: 1764111847.861039
[11/26 01:04:07    197s] [hotspot] +------------+---------------+---------------+
[11/26 01:04:07    197s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 01:04:07    197s] [hotspot] +------------+---------------+---------------+
[11/26 01:04:07    197s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 01:04:07    197s] [hotspot] +------------+---------------+---------------+
[11/26 01:04:07    197s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 01:04:07    197s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 01:04:07    197s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.007, MEM:4984.5M, EPOCH TIME: 1764111847.868220
[11/26 01:04:07    197s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 12 -resetVeryShortNets -rescheduleForAdherence  
[11/26 01:04:07    197s] Begin: GigaOpt Route Type Constraints Refinement
[11/26 01:04:07    197s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:17.0/0:02:53.6 (1.1), mem = 4984.5M
[11/26 01:04:07    197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.22
[11/26 01:04:07    197s] ### Creating RouteCongInterface, started
[11/26 01:04:07    197s] 
[11/26 01:04:07    197s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.6146} {5, 0.027, 0.4277} {6, 0.027, 0.4277} 
[11/26 01:04:07    197s] 
[11/26 01:04:07    197s] #optDebug: {0, 1.000}
[11/26 01:04:07    197s] ### Creating RouteCongInterface, finished
[11/26 01:04:07    197s] Updated routing constraints on 0 nets.
[11/26 01:04:07    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.22
[11/26 01:04:07    197s] Bottom Preferred Layer:
[11/26 01:04:07    197s] +-------------+------------+----------+
[11/26 01:04:07    197s] |    Layer    |    CLK     |   Rule   |
[11/26 01:04:07    197s] +-------------+------------+----------+
[11/26 01:04:07    197s] | MET3 (z=3)  |          7 | default  |
[11/26 01:04:07    197s] +-------------+------------+----------+
[11/26 01:04:07    197s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:04:07    197s] +-------------+------------+----------+
[11/26 01:04:07    197s] Via Pillar Rule:
[11/26 01:04:07    197s]     None
[11/26 01:04:07    197s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:03:17.1/0:02:53.6 (1.1), mem = 4984.5M
[11/26 01:04:07    197s] 
[11/26 01:04:07    197s] =============================================================================================
[11/26 01:04:07    197s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.35-s114_1
[11/26 01:04:07    197s] =============================================================================================
[11/26 01:04:07    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:04:07    197s] ---------------------------------------------------------------------------------------------
[11/26 01:04:07    197s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  42.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 01:04:07    197s] [ MISC                   ]          0:00:00.0  (  57.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 01:04:07    197s] ---------------------------------------------------------------------------------------------
[11/26 01:04:07    197s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 01:04:07    197s] ---------------------------------------------------------------------------------------------
[11/26 01:04:07    197s] 
[11/26 01:04:07    197s] End: GigaOpt Route Type Constraints Refinement
[11/26 01:04:07    197s] skip EGR on cluster skew clock nets.
[11/26 01:04:07    197s] Deleting Lib Analyzer.
[11/26 01:04:08    197s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:04:08    197s] #################################################################################
[11/26 01:04:08    197s] # Design Stage: PreRoute
[11/26 01:04:08    197s] # Design Name: I2CAndMemory
[11/26 01:04:08    197s] # Design Mode: 180nm
[11/26 01:04:08    197s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:04:08    197s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:04:08    197s] # Signoff Settings: SI Off 
[11/26 01:04:08    197s] #################################################################################
[11/26 01:04:08    197s] Topological Sorting (REAL = 0:00:00.0, MEM = 5016.4M, InitMEM = 5015.4M)
[11/26 01:04:08    197s] Calculate delays in BcWc mode...
[11/26 01:04:08    197s] Calculate delays in BcWc mode...
[11/26 01:04:08    197s] Start delay calculation (fullDC) (12 T). (MEM=5017.39)
[11/26 01:04:08    197s] End AAE Lib Interpolated Model. (MEM=5029 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:08    198s] Total number of fetched objects 1924
[11/26 01:04:08    198s] Total number of fetched objects 1924
[11/26 01:04:08    198s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:08    198s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:08    198s] End delay calculation. (MEM=5565.9 CPU=0:00:00.9 REAL=0:00:00.0)
[11/26 01:04:08    198s] End delay calculation (fullDC). (MEM=5565.9 CPU=0:00:01.1 REAL=0:00:00.0)
[11/26 01:04:08    198s] *** CDM Built up (cpu=0:00:01.4  real=0:00:00.0  mem= 5565.9M) ***
[11/26 01:04:08    198s] Begin: GigaOpt postEco DRV Optimization
[11/26 01:04:08    198s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 12 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/26 01:04:08    198s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:18.7/0:02:54.3 (1.1), mem = 5565.9M
[11/26 01:04:08    198s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:04:08    198s] Info: 8 nets with fixed/cover wires excluded.
[11/26 01:04:08    198s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:04:08    198s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.23
[11/26 01:04:08    198s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:04:08    198s] ### Creating PhyDesignMc. totSessionCpu=0:03:19 mem=5565.9M
[11/26 01:04:08    198s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/26 01:04:08    198s] OPERPROF: Starting DPlace-Init at level 1, MEM:5565.9M, EPOCH TIME: 1764111848.618287
[11/26 01:04:08    198s] Processing tracks to init pin-track alignment.
[11/26 01:04:08    198s] z: 2, totalTracks: 1
[11/26 01:04:08    198s] z: 4, totalTracks: 1
[11/26 01:04:08    198s] z: 6, totalTracks: 1
[11/26 01:04:08    198s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:04:08    198s] All LLGs are deleted
[11/26 01:04:08    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:08    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:08    198s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5565.9M, EPOCH TIME: 1764111848.628104
[11/26 01:04:08    198s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5565.9M, EPOCH TIME: 1764111848.629265
[11/26 01:04:08    198s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5565.9M, EPOCH TIME: 1764111848.629781
[11/26 01:04:08    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:08    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:08    198s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5757.9M, EPOCH TIME: 1764111848.636467
[11/26 01:04:08    198s] Max number of tech site patterns supported in site array is 256.
[11/26 01:04:08    198s] Core basic site is core_hd
[11/26 01:04:08    198s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5757.9M, EPOCH TIME: 1764111848.693852
[11/26 01:04:08    198s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:04:08    198s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:04:08    198s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.011, MEM:5789.9M, EPOCH TIME: 1764111848.704362
[11/26 01:04:08    198s] Fast DP-INIT is on for default
[11/26 01:04:08    198s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:04:08    198s] Atter site array init, number of instance map data is 0.
[11/26 01:04:08    198s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.072, REAL:0.074, MEM:5789.9M, EPOCH TIME: 1764111848.710056
[11/26 01:04:08    198s] 
[11/26 01:04:08    198s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:08    198s] 
[11/26 01:04:08    198s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:04:08    198s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.082, REAL:0.083, MEM:5597.9M, EPOCH TIME: 1764111848.712335
[11/26 01:04:08    198s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5597.9M, EPOCH TIME: 1764111848.712408
[11/26 01:04:08    198s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.006, MEM:5597.9M, EPOCH TIME: 1764111848.718245
[11/26 01:04:08    198s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5597.9MB).
[11/26 01:04:08    198s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.100, MEM:5597.9M, EPOCH TIME: 1764111848.718713
[11/26 01:04:08    198s] TotalInstCnt at PhyDesignMc Initialization: 1863
[11/26 01:04:08    198s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:19 mem=5597.9M
[11/26 01:04:08    198s] ### Creating RouteCongInterface, started
[11/26 01:04:08    198s] 
[11/26 01:04:08    198s] Creating Lib Analyzer ...
[11/26 01:04:08    198s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:04:08    198s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:04:08    198s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:04:08    198s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:04:08    198s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:04:08    198s] 
[11/26 01:04:08    198s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:04:11    202s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:22 mem=5597.9M
[11/26 01:04:11    202s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:22 mem=5597.9M
[11/26 01:04:11    202s] Creating Lib Analyzer, finished. 
[11/26 01:04:11    202s] 
[11/26 01:04:11    202s] #optDebug:  {2, 1.000, 0.8500} {3, 0.731, 0.8500} {4, 0.194, 0.4917} {5, 0.027, 0.3422} {6, 0.027, 0.3422} 
[11/26 01:04:11    202s] 
[11/26 01:04:11    202s] #optDebug: {0, 1.000}
[11/26 01:04:11    202s] ### Creating RouteCongInterface, finished
[11/26 01:04:11    202s] {MG  {5 0 73.6 0.754249} }
[11/26 01:04:11    202s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=5597.9M
[11/26 01:04:11    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=5597.9M
[11/26 01:04:12    202s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 01:04:12    202s] [GPS-DRV] maxDensity (design): 0.95
[11/26 01:04:12    202s] [GPS-DRV] maxLocalDensity: 0.98
[11/26 01:04:12    202s] [GPS-DRV] All active and enabled setup views
[11/26 01:04:12    202s] [GPS-DRV]     PVT_1_80_V_WC_VIEW
[11/26 01:04:12    202s] [GPS-DRV]     PVT_1_80_V_TYP_VIEW
[11/26 01:04:12    202s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 01:04:12    202s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 01:04:12    202s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 01:04:12    202s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/26 01:04:12    202s] [GPS-DRV] timing-driven DRV settings
[11/26 01:04:12    202s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/26 01:04:12    202s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5905.0M, EPOCH TIME: 1764111852.147759
[11/26 01:04:12    202s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5905.0M, EPOCH TIME: 1764111852.148043
[11/26 01:04:12    202s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:04:12    202s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:04:12    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:04:12    202s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/26 01:04:12    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:04:12    202s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 01:04:12    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:04:12    202s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:04:12    202s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:04:12    202s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:04:12    202s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.05|     0.00|       0|       0|       0| 75.54%|          |         |
[11/26 01:04:12    202s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:04:12    202s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:04:12    202s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:04:12    202s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.05|     0.00|       0|       0|       0| 75.54%| 0:00:00.0|  5905.0M|
[11/26 01:04:12    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:04:12    202s] Bottom Preferred Layer:
[11/26 01:04:12    202s] +-------------+------------+----------+
[11/26 01:04:12    202s] |    Layer    |    CLK     |   Rule   |
[11/26 01:04:12    202s] +-------------+------------+----------+
[11/26 01:04:12    202s] | MET3 (z=3)  |          7 | default  |
[11/26 01:04:12    202s] +-------------+------------+----------+
[11/26 01:04:12    202s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:04:12    202s] +-------------+------------+----------+
[11/26 01:04:12    202s] Via Pillar Rule:
[11/26 01:04:12    202s]     None
[11/26 01:04:12    202s] 
[11/26 01:04:12    202s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5905.0M) ***
[11/26 01:04:12    202s] 
[11/26 01:04:12    202s] Total-nets :: 1923, Stn-nets :: 0, ratio :: 0 %, Total-len 97265.1, Stn-len 0
[11/26 01:04:12    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5594.4M, EPOCH TIME: 1764111852.256422
[11/26 01:04:12    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:04:12    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:12    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:12    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:12    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.012, MEM:5137.4M, EPOCH TIME: 1764111852.268612
[11/26 01:04:12    202s] TotalInstCnt at PhyDesignMc Destruction: 1863
[11/26 01:04:12    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.23
[11/26 01:04:12    202s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:03.9/0:00:03.7 (1.1), totSession cpu/real = 0:03:22.6/0:02:58.0 (1.1), mem = 5137.4M
[11/26 01:04:12    202s] 
[11/26 01:04:12    202s] =============================================================================================
[11/26 01:04:12    202s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.35-s114_1
[11/26 01:04:12    202s] =============================================================================================
[11/26 01:04:12    202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:04:12    202s] ---------------------------------------------------------------------------------------------
[11/26 01:04:12    202s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.8
[11/26 01:04:12    202s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  87.3 % )     0:00:03.2 /  0:00:03.3    1.0
[11/26 01:04:12    202s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:12    202s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 01:04:12    202s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:12    202s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:03.2 /  0:00:03.3    1.0
[11/26 01:04:12    202s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:12    202s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.8
[11/26 01:04:12    202s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.3
[11/26 01:04:12    202s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[11/26 01:04:12    202s] [ MISC                   ]          0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.3    1.2
[11/26 01:04:12    202s] ---------------------------------------------------------------------------------------------
[11/26 01:04:12    202s]  DrvOpt #2 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.9    1.1
[11/26 01:04:12    202s] ---------------------------------------------------------------------------------------------
[11/26 01:04:12    202s] 
[11/26 01:04:12    202s] End: GigaOpt postEco DRV Optimization
[11/26 01:04:12    202s] **INFO: Flow update: Design timing is met.
[11/26 01:04:12    202s] **INFO: Skipping refine place as no non-legal commits were detected
[11/26 01:04:12    202s] **INFO: Flow update: Design timing is met.
[11/26 01:04:12    202s] **INFO: Flow update: Design timing is met.
[11/26 01:04:12    202s] **INFO: Flow update: Design timing is met.
[11/26 01:04:12    202s] #optDebug: fT-D <X 1 0 0 0>
[11/26 01:04:12    202s] Register exp ratio and priority group on 0 nets on 1923 nets : 
[11/26 01:04:12    202s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:04:12    202s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:04:12    202s] 
[11/26 01:04:12    202s] Active setup views:
[11/26 01:04:12    202s]  PVT_1_80_V_WC_VIEW
[11/26 01:04:12    202s]   Dominating endpoints: 0
[11/26 01:04:12    202s]   Dominating TNS: -0.000
[11/26 01:04:12    202s] 
[11/26 01:04:12    202s] Extraction called for design 'I2CAndMemory' of instances=1863 and nets=1925 using extraction engine 'preRoute' .
[11/26 01:04:12    202s] PreRoute RC Extraction called for design I2CAndMemory.
[11/26 01:04:12    202s] RC Extraction called in multi-corner(3) mode.
[11/26 01:04:12    202s] RCMode: PreRoute
[11/26 01:04:12    202s]       RC Corner Indexes            0       1       2   
[11/26 01:04:12    202s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:04:12    202s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:04:12    202s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:04:12    202s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:04:12    202s] Shrink Factor                : 1.00000
[11/26 01:04:12    202s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 01:04:12    202s] Using capacitance table file ...
[11/26 01:04:12    202s] 
[11/26 01:04:12    202s] Trim Metal Layers:
[11/26 01:04:12    202s] LayerId::1 widthSet size::5
[11/26 01:04:12    202s] LayerId::2 widthSet size::5
[11/26 01:04:12    202s] LayerId::3 widthSet size::5
[11/26 01:04:12    202s] LayerId::4 widthSet size::5
[11/26 01:04:12    202s] LayerId::5 widthSet size::5
[11/26 01:04:12    202s] LayerId::6 widthSet size::3
[11/26 01:04:12    202s] Updating RC grid for preRoute extraction ...
[11/26 01:04:12    202s] eee: pegSigSF::1.070000
[11/26 01:04:12    202s] Initializing multi-corner capacitance tables ... 
[11/26 01:04:12    202s] Initializing multi-corner resistance tables ...
[11/26 01:04:12    202s] eee: l::1 avDens::0.096660 usedTrk::433.037455 availTrk::4480.000000 sigTrk::433.037455
[11/26 01:04:12    202s] eee: l::2 avDens::0.220515 usedTrk::864.419082 availTrk::3920.000000 sigTrk::864.419082
[11/26 01:04:12    202s] eee: l::3 avDens::0.244978 usedTrk::1077.902367 availTrk::4400.000000 sigTrk::1077.902367
[11/26 01:04:12    202s] eee: l::4 avDens::0.079061 usedTrk::335.218414 availTrk::4240.000000 sigTrk::335.218414
[11/26 01:04:12    202s] eee: l::5 avDens::0.035975 usedTrk::61.877209 availTrk::1720.000000 sigTrk::61.877209
[11/26 01:04:12    202s] eee: l::6 avDens::0.269225 usedTrk::94.767277 availTrk::352.000000 sigTrk::94.767277
[11/26 01:04:12    202s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:04:12    202s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.316632 uaWl=1.000000 uaWlH=0.133772 aWlH=0.000000 lMod=0 pMax=0.829200 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:04:12    202s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5060.828M)
[11/26 01:04:12    202s] Starting delay calculation for Setup views
[11/26 01:04:12    202s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:04:12    202s] #################################################################################
[11/26 01:04:12    202s] # Design Stage: PreRoute
[11/26 01:04:12    202s] # Design Name: I2CAndMemory
[11/26 01:04:12    202s] # Design Mode: 180nm
[11/26 01:04:12    202s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:04:12    202s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:04:12    202s] # Signoff Settings: SI Off 
[11/26 01:04:12    202s] #################################################################################
[11/26 01:04:12    203s] Topological Sorting (REAL = 0:00:00.0, MEM = 5105.8M, InitMEM = 5105.8M)
[11/26 01:04:12    203s] Calculate delays in BcWc mode...
[11/26 01:04:12    203s] Calculate delays in BcWc mode...
[11/26 01:04:12    203s] Start delay calculation (fullDC) (12 T). (MEM=5105.77)
[11/26 01:04:12    203s] End AAE Lib Interpolated Model. (MEM=5117.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:12    203s] Total number of fetched objects 1924
[11/26 01:04:13    204s] Total number of fetched objects 1924
[11/26 01:04:13    204s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:13    204s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:13    204s] End delay calculation. (MEM=5662.29 CPU=0:00:00.9 REAL=0:00:01.0)
[11/26 01:04:13    204s] End delay calculation (fullDC). (MEM=5662.29 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 01:04:13    204s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 5662.3M) ***
[11/26 01:04:13    204s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:03:24 mem=5662.3M)
[11/26 01:04:13    204s] Reported timing to dir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/CTS_Opt_Design/
[11/26 01:04:13    204s] **optDesign ... cpu = 0:00:28, real = 0:00:24, mem = 3743.9M, totSessionCpu=0:03:24 **
[11/26 01:04:13    204s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5179.3M, EPOCH TIME: 1764111853.234810
[11/26 01:04:13    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:13    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:13    204s] 
[11/26 01:04:13    204s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:13    204s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.072, REAL:0.071, MEM:5211.3M, EPOCH TIME: 1764111853.305591
[11/26 01:04:13    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:04:13    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:15    205s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.047  | 45.047  | 59.644  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:5212.3M, EPOCH TIME: 1764111855.166021
[11/26 01:04:15    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:15    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:15    205s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.071, REAL:0.071, MEM:5213.7M, EPOCH TIME: 1764111855.236767
[11/26 01:04:15    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:04:15    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:15    205s] Density: 75.537%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:5213.7M, EPOCH TIME: 1764111855.252327
[11/26 01:04:15    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:15    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:15    205s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:5213.7M, EPOCH TIME: 1764111855.322031
[11/26 01:04:15    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:04:15    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:15    205s] **optDesign ... cpu = 0:00:29, real = 0:00:26, mem = 3750.9M, totSessionCpu=0:03:25 **
[11/26 01:04:15    205s] *** Finished optDesign ***
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:33.2 real=0:00:29.8)
[11/26 01:04:15    205s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.3 real=0:00:04.1)
[11/26 01:04:15    205s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.1 real=0:00:00.9)
[11/26 01:04:15    205s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:05.5 real=0:00:04.4)
[11/26 01:04:15    205s] Deleting Lib Analyzer.
[11/26 01:04:15    205s] Info: Destroy the CCOpt slew target map.
[11/26 01:04:15    205s] clean pInstBBox. size 0
[11/26 01:04:15    205s] All LLGs are deleted
[11/26 01:04:15    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:15    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:15    205s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:5213.7M, EPOCH TIME: 1764111855.426985
[11/26 01:04:15    205s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:5213.7M, EPOCH TIME: 1764111855.427094
[11/26 01:04:15    205s] Info: pop threads available for lower-level modules during optimization.
[11/26 01:04:15    205s] *** optDesign #1 [finish] : cpu/real = 0:00:28.6/0:00:25.6 (1.1), totSession cpu/real = 0:03:25.3/0:03:01.1 (1.1), mem = 5213.7M
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] =============================================================================================
[11/26 01:04:15    205s]  Final TAT Report : optDesign #1                                                21.35-s114_1
[11/26 01:04:15    205s] =============================================================================================
[11/26 01:04:15    205s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:04:15    205s] ---------------------------------------------------------------------------------------------
[11/26 01:04:15    205s] [ InitOpt                ]      1   0:00:06.8  (  26.4 % )     0:00:07.1 /  0:00:07.4    1.0
[11/26 01:04:15    205s] [ GlobalOpt              ]      1   0:00:04.1  (  15.9 % )     0:00:04.1 /  0:00:04.3    1.1
[11/26 01:04:15    205s] [ DrvOpt                 ]      2   0:00:04.0  (  15.7 % )     0:00:04.0 /  0:00:04.3    1.1
[11/26 01:04:15    205s] [ AreaOpt                ]      2   0:00:03.2  (  12.3 % )     0:00:03.5 /  0:00:03.8    1.1
[11/26 01:04:15    205s] [ ViewPruning            ]      9   0:00:00.1  (   0.5 % )     0:00:00.2 /  0:00:00.4    1.8
[11/26 01:04:15    205s] [ OptSummaryReport       ]      2   0:00:00.5  (   1.8 % )     0:00:02.4 /  0:00:01.1    0.5
[11/26 01:04:15    205s] [ DrvReport              ]      2   0:00:01.6  (   6.4 % )     0:00:01.6 /  0:00:00.2    0.1
[11/26 01:04:15    205s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:04:15    205s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.3
[11/26 01:04:15    205s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:15    205s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.1
[11/26 01:04:15    205s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:04:15    205s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 01:04:15    205s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.3
[11/26 01:04:15    205s] [ RefinePlace            ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.2
[11/26 01:04:15    205s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.3
[11/26 01:04:15    205s] [ ExtractRC              ]      2   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 01:04:15    205s] [ TimingUpdate           ]     27   0:00:00.6  (   2.2 % )     0:00:01.1 /  0:00:02.7    2.5
[11/26 01:04:15    205s] [ FullDelayCalc          ]      3   0:00:01.3  (   5.2 % )     0:00:01.3 /  0:00:03.6    2.7
[11/26 01:04:15    205s] [ TimingReport           ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.7
[11/26 01:04:15    205s] [ GenerateReports        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 01:04:15    205s] [ MISC                   ]          0:00:02.0  (   7.7 % )     0:00:02.0 /  0:00:02.3    1.1
[11/26 01:04:15    205s] ---------------------------------------------------------------------------------------------
[11/26 01:04:15    205s]  optDesign #1 TOTAL                 0:00:25.6  ( 100.0 % )     0:00:25.6 /  0:00:28.6    1.1
[11/26 01:04:15    205s] ---------------------------------------------------------------------------------------------
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] TimeStamp Deleting Cell Server End ...
[11/26 01:04:15    205s] <CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_power_WC.txt -view PVT_1_80_V_WC_VIEW
[11/26 01:04:15    205s] env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] Begin Power Analysis
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s]              0V	    gnd
[11/26 01:04:15    205s]           1.62V	    vdd
[11/26 01:04:15    205s] Begin Processing Timing Library for Power Calculation
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] Begin Processing Timing Library for Power Calculation
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] Begin Processing Power Net/Grid for Power Calculation
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3748.12MB/6466.73MB/3748.12MB)
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] Begin Processing Timing Window Data for Power Calculation
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3748.12MB/6466.73MB/3748.12MB)
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] Begin Processing User Attributes
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3748.12MB/6466.73MB/3748.12MB)
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] Begin Processing Signal Activity
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3748.12MB/6466.73MB/3748.12MB)
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] Begin Power Computation
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s]       ----------------------------------------------------------
[11/26 01:04:15    205s]       # of cell(s) missing both power/leakage table: 0
[11/26 01:04:15    205s]       # of cell(s) missing power table: 0
[11/26 01:04:15    205s]       # of cell(s) missing leakage table: 0
[11/26 01:04:15    205s]       ----------------------------------------------------------
[11/26 01:04:15    205s] 
[11/26 01:04:15    205s] 
[11/26 01:04:15    206s]       # of MSMV cell(s) missing power_level: 0
[11/26 01:04:15    206s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.62MB/6594.78MB/3757.62MB)
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] Begin Processing User Attributes
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.62MB/6594.78MB/3757.62MB)
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.62MB/6594.78MB/3757.62MB)
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] *



[11/26 01:04:15    206s] Total Power
[11/26 01:04:15    206s] -----------------------------------------------------------------------------------------
[11/26 01:04:15    206s] Total Internal Power:        0.44227787 	   49.0923%
[11/26 01:04:15    206s] Total Switching Power:       0.45423405 	   50.4194%
[11/26 01:04:15    206s] Total Leakage Power:         0.00439899 	    0.4883%
[11/26 01:04:15    206s] Total Power:                 0.90091091
[11/26 01:04:15    206s] -----------------------------------------------------------------------------------------
[11/26 01:04:15    206s] Processing average sequential pin duty cycle 
[11/26 01:04:15    206s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:04:15    206s] Summary for sequential cells identification: 
[11/26 01:04:15    206s]   Identified SBFF number: 128
[11/26 01:04:15    206s]   Identified MBFF number: 0
[11/26 01:04:15    206s]   Identified SB Latch number: 0
[11/26 01:04:15    206s]   Identified MB Latch number: 0
[11/26 01:04:15    206s]   Not identified SBFF number: 0
[11/26 01:04:15    206s]   Not identified MBFF number: 0
[11/26 01:04:15    206s]   Not identified SB Latch number: 0
[11/26 01:04:15    206s]   Not identified MB Latch number: 0
[11/26 01:04:15    206s]   Number of sequential cells which are not FFs: 94
[11/26 01:04:15    206s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:04:15    206s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:04:15    206s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:04:15    206s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:04:15    206s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:04:15    206s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:04:15    206s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:04:15    206s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:04:15    206s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:04:15    206s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:04:15    206s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:04:15    206s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:04:15    206s] TLC MultiMap info (StdDelay):
[11/26 01:04:15    206s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:04:15    206s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:04:15    206s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:04:15    206s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:04:15    206s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:04:15    206s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:04:15    206s]  Setting StdDelay to: 97.6ps
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:04:15    206s] <CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_power_TYP.txt -view PVT_1_80_V_TYP_VIEW
[11/26 01:04:15    206s] env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] Begin Power Analysis
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s]              0V	    gnd
[11/26 01:04:15    206s]            1.8V	    vdd
[11/26 01:04:15    206s] Begin Processing Timing Library for Power Calculation
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] Begin Processing Timing Library for Power Calculation
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] Begin Processing Power Net/Grid for Power Calculation
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.87MB/6594.78MB/3757.87MB)
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] Begin Processing Timing Window Data for Power Calculation
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.87MB/6594.78MB/3757.87MB)
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] Begin Processing User Attributes
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.87MB/6594.78MB/3757.87MB)
[11/26 01:04:15    206s] 
[11/26 01:04:15    206s] Begin Processing Signal Activity
[11/26 01:04:15    206s] 
[11/26 01:04:16    206s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3757.87MB/6594.78MB/3757.87MB)
[11/26 01:04:16    206s] 
[11/26 01:04:16    206s] Begin Power Computation
[11/26 01:04:16    206s] 
[11/26 01:04:16    206s]       ----------------------------------------------------------
[11/26 01:04:16    206s]       # of cell(s) missing both power/leakage table: 0
[11/26 01:04:16    206s]       # of cell(s) missing power table: 0
[11/26 01:04:16    206s]       # of cell(s) missing leakage table: 0
[11/26 01:04:16    206s]       ----------------------------------------------------------
[11/26 01:04:16    206s] 
[11/26 01:04:16    206s] 
[11/26 01:04:16    206s]       # of MSMV cell(s) missing power_level: 0
[11/26 01:04:16    206s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3760.24MB/6594.78MB/3760.24MB)
[11/26 01:04:16    206s] 
[11/26 01:04:16    206s] Begin Processing User Attributes
[11/26 01:04:16    206s] 
[11/26 01:04:16    206s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3760.24MB/6594.78MB/3760.24MB)
[11/26 01:04:16    206s] 
[11/26 01:04:16    206s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3760.24MB/6594.78MB/3760.24MB)
[11/26 01:04:16    206s] 
[11/26 01:04:16    206s] *



[11/26 01:04:16    206s] Total Power
[11/26 01:04:16    206s] -----------------------------------------------------------------------------------------
[11/26 01:04:16    206s] Total Internal Power:        0.49006986 	   47.3008%
[11/26 01:04:16    206s] Total Switching Power:       0.54599056 	   52.6981%
[11/26 01:04:16    206s] Total Leakage Power:         0.00001121 	    0.0011%
[11/26 01:04:16    206s] Total Power:                 1.03607162
[11/26 01:04:16    206s] -----------------------------------------------------------------------------------------
[11/26 01:04:16    206s] Processing average sequential pin duty cycle 
[11/26 01:04:16    206s] <CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_power_BC.txt -view PVT_1_80_V_BC_VIEW
[11/26 01:04:16    206s] env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:04:16    206s] 
[11/26 01:04:16    206s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:04:16    206s] 
[11/26 01:04:16    206s] TimeStamp Deleting Cell Server End ...
[11/26 01:04:16    206s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:04:16    206s] #################################################################################
[11/26 01:04:16    206s] # Design Stage: PreRoute
[11/26 01:04:16    206s] # Design Name: I2CAndMemory
[11/26 01:04:16    206s] # Design Mode: 180nm
[11/26 01:04:16    206s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:04:16    206s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:04:16    206s] # Signoff Settings: SI Off 
[11/26 01:04:16    206s] #################################################################################
[11/26 01:04:16    206s] Topological Sorting (REAL = 0:00:00.0, MEM = 5202.1M, InitMEM = 5202.1M)
[11/26 01:04:16    206s] Calculate delays in BcWc mode...
[11/26 01:04:16    206s] Calculate delays in BcWc mode...
[11/26 01:04:16    206s] Start delay calculation (fullDC) (12 T). (MEM=5202.12)
[11/26 01:04:16    206s] *** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
[11/26 01:04:16    206s] End AAE Lib Interpolated Model. (MEM=5213.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:16    207s] Total number of fetched objects 1924
[11/26 01:04:16    207s] Total number of fetched objects 1924
[11/26 01:04:16    207s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:16    207s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:16    207s] End delay calculation. (MEM=5685.86 CPU=0:00:00.8 REAL=0:00:00.0)
[11/26 01:04:16    207s] End delay calculation (fullDC). (MEM=5685.86 CPU=0:00:01.0 REAL=0:00:00.0)
[11/26 01:04:16    207s] *** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 5685.9M) ***
[11/26 01:04:16    207s] 
[11/26 01:04:16    207s] Begin Power Analysis
[11/26 01:04:16    207s] 
[11/26 01:04:16    207s]              0V	    gnd
[11/26 01:04:16    207s]           1.98V	    vdd
[11/26 01:04:16    207s] Begin Processing Timing Library for Power Calculation
[11/26 01:04:16    207s] 
[11/26 01:04:16    207s] Begin Processing Timing Library for Power Calculation
[11/26 01:04:16    207s] 
[11/26 01:04:16    207s] 
[11/26 01:04:16    207s] 
[11/26 01:04:16    207s] Begin Processing Power Net/Grid for Power Calculation
[11/26 01:04:16    207s] 
[11/26 01:04:21    207s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3833.45MB/6970.85MB/3833.45MB)
[11/26 01:04:21    207s] 
[11/26 01:04:21    207s] Begin Processing Timing Window Data for Power Calculation
[11/26 01:04:21    207s] 
[11/26 01:04:21    207s] clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3833.45MB/6970.85MB/3833.45MB)
[11/26 01:04:21    207s] 
[11/26 01:04:21    207s] Begin Processing User Attributes
[11/26 01:04:21    207s] 
[11/26 01:04:21    207s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3833.45MB/6970.85MB/3833.45MB)
[11/26 01:04:21    208s] 
[11/26 01:04:21    208s] Begin Processing Signal Activity
[11/26 01:04:21    208s] 
[11/26 01:04:22    208s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3833.45MB/6970.85MB/3833.45MB)
[11/26 01:04:22    208s] 
[11/26 01:04:22    208s] Begin Power Computation
[11/26 01:04:22    208s] 
[11/26 01:04:22    208s]       ----------------------------------------------------------
[11/26 01:04:22    208s]       # of cell(s) missing both power/leakage table: 0
[11/26 01:04:22    208s]       # of cell(s) missing power table: 0
[11/26 01:04:22    208s]       # of cell(s) missing leakage table: 0
[11/26 01:04:22    208s]       ----------------------------------------------------------
[11/26 01:04:22    208s] 
[11/26 01:04:22    208s] 
[11/26 01:04:22    208s]       # of MSMV cell(s) missing power_level: 0
[11/26 01:04:22    208s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3843.07MB/7098.90MB/3843.07MB)
[11/26 01:04:22    208s] 
[11/26 01:04:22    208s] Begin Processing User Attributes
[11/26 01:04:22    208s] 
[11/26 01:04:22    208s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3843.07MB/7098.90MB/3843.07MB)
[11/26 01:04:22    208s] 
[11/26 01:04:22    208s] Ended Power Analysis: (cpu=0:00:00, real=0:00:05, mem(process/total/peak)=3843.07MB/7098.90MB/3843.07MB)
[11/26 01:04:22    208s] 
[11/26 01:04:22    208s] *



[11/26 01:04:22    208s] Total Power
[11/26 01:04:22    208s] -----------------------------------------------------------------------------------------
[11/26 01:04:22    208s] Total Internal Power:        0.56821673 	   73.4926%
[11/26 01:04:22    208s] Total Switching Power:       0.20494528 	   26.5074%
[11/26 01:04:22    208s] Total Leakage Power:         0.00000014 	    0.0000%
[11/26 01:04:22    208s] Total Power:                 0.77316216
[11/26 01:04:22    208s] -----------------------------------------------------------------------------------------
[11/26 01:04:22    208s] Processing average sequential pin duty cycle 
[11/26 01:04:22    208s] 
[11/26 01:04:22    208s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:04:22    208s] Summary for sequential cells identification: 
[11/26 01:04:22    208s]   Identified SBFF number: 128
[11/26 01:04:22    208s]   Identified MBFF number: 0
[11/26 01:04:22    208s]   Identified SB Latch number: 0
[11/26 01:04:22    208s]   Identified MB Latch number: 0
[11/26 01:04:22    208s]   Not identified SBFF number: 0
[11/26 01:04:22    208s]   Not identified MBFF number: 0
[11/26 01:04:22    208s]   Not identified SB Latch number: 0
[11/26 01:04:22    208s]   Not identified MB Latch number: 0
[11/26 01:04:22    208s]   Number of sequential cells which are not FFs: 94
[11/26 01:04:22    208s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:04:22    208s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:04:22    208s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:04:22    208s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:04:22    208s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:04:22    208s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:04:22    208s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:04:22    208s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:04:22    208s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:04:22    208s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:04:22    208s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:04:22    208s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:04:22    208s] TLC MultiMap info (StdDelay):
[11/26 01:04:22    208s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:04:22    208s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:04:22    208s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:04:22    208s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:04:22    208s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:04:22    208s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:04:22    208s]  Setting StdDelay to: 97.6ps
[11/26 01:04:22    208s] 
[11/26 01:04:22    208s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:04:22    208s] <CMD> report_area > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_area.txt
[11/26 01:04:22    208s] <CMD> report_timing > ${REPORTS_DIR}/Post_CTS/${MODE}_CTS_timing.txt
[11/26 01:04:22    208s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 01:04:22    208s] #################################################################################
[11/26 01:04:22    208s] # Design Stage: PreRoute
[11/26 01:04:22    208s] # Design Name: I2CAndMemory
[11/26 01:04:22    208s] # Design Mode: 180nm
[11/26 01:04:22    208s] # Analysis Mode: MMMC Non-OCV 
[11/26 01:04:22    208s] # Parasitics Mode: No SPEF/RCDB 
[11/26 01:04:22    208s] # Signoff Settings: SI Off 
[11/26 01:04:22    208s] #################################################################################
[11/26 01:04:22    208s] Topological Sorting (REAL = 0:00:00.0, MEM = 5706.2M, InitMEM = 5706.2M)
[11/26 01:04:22    208s] Calculate delays in BcWc mode...
[11/26 01:04:22    208s] Calculate delays in BcWc mode...
[11/26 01:04:22    208s] Start delay calculation (fullDC) (12 T). (MEM=5706.25)
[11/26 01:04:22    208s] *** Calculating scaling factor for PVT_1_80_V_WC_LIBS libraries using the default operating condition of each library.
[11/26 01:04:22    208s] End AAE Lib Interpolated Model. (MEM=5717.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:22    209s] Total number of fetched objects 1924
[11/26 01:04:23    209s] Total number of fetched objects 1924
[11/26 01:04:23    209s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:23    210s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:23    210s] End delay calculation. (MEM=5784.85 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 01:04:23    210s] End delay calculation (fullDC). (MEM=5784.85 CPU=0:00:01.3 REAL=0:00:01.0)
[11/26 01:04:23    210s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 5784.9M) ***
[11/26 01:04:23    210s] <CMD> report_ccopt_clock_trees > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_clock_trees.txt
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early...
[11/26 01:04:23    210s] End AAE Lib Interpolated Model. (MEM=5781.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early...
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late...
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early...
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late...
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:04:23    210s] Clock DAG hash : 11644373942246920591 14905476479957899380
[11/26 01:04:23    210s] CTS services accumulated run-time stats :
[11/26 01:04:23    210s]   delay calculator: calls=6552, total_wall_time=0.799s, mean_wall_time=0.122ms
[11/26 01:04:23    210s]   legalizer: calls=484, total_wall_time=0.021s, mean_wall_time=0.044ms
[11/26 01:04:23    210s]   steiner router: calls=6392, total_wall_time=0.386s, mean_wall_time=0.060ms
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock DAG stats:
[11/26 01:04:23    210s] ================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ---------------------------------------------------------
[11/26 01:04:23    210s] Cell type                 Count    Area       Capacitance
[11/26 01:04:23    210s] ---------------------------------------------------------
[11/26 01:04:23    210s] Buffers                     7      351.232       0.289
[11/26 01:04:23    210s] Inverters                   0        0.000       0.000
[11/26 01:04:23    210s] Integrated Clock Gates      0        0.000       0.000
[11/26 01:04:23    210s] Discrete Clock Gates        0        0.000       0.000
[11/26 01:04:23    210s] Clock Logic                 0        0.000       0.000
[11/26 01:04:23    210s] All                         7      351.232       0.289
[11/26 01:04:23    210s] ---------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock DAG sink counts:
[11/26 01:04:23    210s] ======================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------
[11/26 01:04:23    210s] Sink type           Count
[11/26 01:04:23    210s] -------------------------
[11/26 01:04:23    210s] Regular              659
[11/26 01:04:23    210s] Enable Latch           0
[11/26 01:04:23    210s] Load Capacitance       0
[11/26 01:04:23    210s] Antenna Diode          0
[11/26 01:04:23    210s] Node Sink              0
[11/26 01:04:23    210s] Total                659
[11/26 01:04:23    210s] -------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock DAG wire lengths:
[11/26 01:04:23    210s] =======================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] --------------------
[11/26 01:04:23    210s] Type     Wire Length
[11/26 01:04:23    210s] --------------------
[11/26 01:04:23    210s] Top          0.000
[11/26 01:04:23    210s] Trunk      390.235
[11/26 01:04:23    210s] Leaf      7459.760
[11/26 01:04:23    210s] Total     7849.995
[11/26 01:04:23    210s] --------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock DAG hp wire lengths:
[11/26 01:04:23    210s] ==========================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -----------------------
[11/26 01:04:23    210s] Type     hp Wire Length
[11/26 01:04:23    210s] -----------------------
[11/26 01:04:23    210s] Top            0.000
[11/26 01:04:23    210s] Trunk          0.000
[11/26 01:04:23    210s] Leaf        1514.800
[11/26 01:04:23    210s] Total       1514.800
[11/26 01:04:23    210s] -----------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock DAG capacitances:
[11/26 01:04:23    210s] =======================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] --------------------------------
[11/26 01:04:23    210s] Type     Gate     Wire     Total
[11/26 01:04:23    210s] --------------------------------
[11/26 01:04:23    210s] Top      0.000    0.000    0.000
[11/26 01:04:23    210s] Trunk    0.289    0.069    0.358
[11/26 01:04:23    210s] Leaf     3.076    1.402    4.478
[11/26 01:04:23    210s] Total    3.365    1.471    4.836
[11/26 01:04:23    210s] --------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock DAG sink capacitances:
[11/26 01:04:23    210s] ============================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -----------------------------------------------
[11/26 01:04:23    210s] Total    Average    Std. Dev.    Min      Max
[11/26 01:04:23    210s] -----------------------------------------------
[11/26 01:04:23    210s] 3.077     0.005       0.000      0.004    0.005
[11/26 01:04:23    210s] -----------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock DAG net violations:
[11/26 01:04:23    210s] =========================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] None
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock DAG primary half-corner transition distribution:
[11/26 01:04:23    210s] ======================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/26 01:04:23    210s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Trunk       0.600       1       0.023       0.000      0.023    0.023    {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
[11/26 01:04:23    210s] Leaf        0.600       7       0.519       0.013      0.494    0.533    {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
[11/26 01:04:23    210s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock DAG library cell distribution:
[11/26 01:04:23    210s] ====================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ----------------------------------------
[11/26 01:04:23    210s] Name       Type      Inst     Inst Area 
[11/26 01:04:23    210s]                      Count    (um^2)
[11/26 01:04:23    210s] ----------------------------------------
[11/26 01:04:23    210s] BUHDX12    buffer      7       351.232
[11/26 01:04:23    210s] ----------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock Tree Summary:
[11/26 01:04:23    210s] ===================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ---------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
[11/26 01:04:23    210s] Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
[11/26 01:04:23    210s]                                Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
[11/26 01:04:23    210s]                                                                 (Ohms)                                
[11/26 01:04:23    210s] ---------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk           0     7     0      0       7        96    226.24    2636.36     351.232   1.471  3.365  clk
[11/26 01:04:23    210s] ---------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock Sink Summary:
[11/26 01:04:23    210s] ===================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[11/26 01:04:23    210s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[11/26 01:04:23    210s]                                                                                                           Pins    Sinks   Sinks       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk              0             0             0            0           0          0        621      38       0       0         0         0
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Summary across all clock trees:
[11/26 01:04:23    210s] ===============================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
[11/26 01:04:23    210s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
[11/26 01:04:23    210s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
[11/26 01:04:23    210s]                                                                         (Ohms)                         
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s]   0     7     0      0       7         7        96    94.1429  226.240    263.636     351.232   1.471  3.365
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock Sink Summary across all clock trees:
[11/26 01:04:23    210s] ==========================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[11/26 01:04:23    210s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[11/26 01:04:23    210s]                                                                                               Pins    Sinks   Sinks       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s]      0             0             0            0           0          0        621      38       0       0         0         0
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Physical metrics across all clock trees:
[11/26 01:04:23    210s] ========================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -----------------------------------------------------------------------
[11/26 01:04:23    210s] Metric                               Minimum  Average  Maximum  Std.dev
[11/26 01:04:23    210s] -----------------------------------------------------------------------
[11/26 01:04:23    210s] Source-sink routed net length (um)   165.875  194.339  226.240  22.412
[11/26 01:04:23    210s] Source-sink manhattan distance (um)  155.790  185.844  225.010  24.441
[11/26 01:04:23    210s] Source-sink resistance (Ohm)         124.402  200.835  263.636  39.899
[11/26 01:04:23    210s] -----------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Transition distribution for half-corner PVT_1_80_V_WC_DELAY:setup.late:
[11/26 01:04:23    210s] =======================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/26 01:04:23    210s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Trunk       0.600       1       0.023       0.000      0.023    0.023    {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
[11/26 01:04:23    210s] Leaf        0.600       7       0.519       0.013      0.494    0.533    {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
[11/26 01:04:23    210s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Count of violations across all clock trees:
[11/26 01:04:23    210s] ===========================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ---------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[11/26 01:04:23    210s] Name        violations         violations        violations    violations    violations
[11/26 01:04:23    210s] ---------------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk                 0                 0               0             0            0
[11/26 01:04:23    210s] ---------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Total               0                 0               0             0            0
[11/26 01:04:23    210s] ---------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Found a total of 0 clock tree pins with max capacitance violations.
[11/26 01:04:23    210s] Found a total of 0 clock tree nets with max resistance violations.
[11/26 01:04:23    210s] Found a total of 0 clock tree nets with max length violations.
[11/26 01:04:23    210s] Found a total of 0 clock tree nets with max fanout violations.
[11/26 01:04:23    210s] Found a total of 0 clock tree pins with a slew violation.
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Report for clock tree: clk:
[11/26 01:04:23    210s] ===========================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock Tree Gating Structure (Logical):
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] # Full cycle clock gates   : 0
[11/26 01:04:23    210s] Minimum clock gating depth : 0
[11/26 01:04:23    210s] Maximum clock gating depth : 0
[11/26 01:04:23    210s] Clock gate area (um^2)     : 0.000
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock Tree Buffering Structure (Logical):
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] # Buffers             :   7
[11/26 01:04:23    210s] # Inverters           :   0
[11/26 01:04:23    210s]   Total               :   7
[11/26 01:04:23    210s] Minimum depth         :   1
[11/26 01:04:23    210s] Maximum depth         :   1
[11/26 01:04:23    210s] Buffering area (um^2) : 351.232
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Clock Tree Level Structure (Logical):
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -----------------------------------------------------------------
[11/26 01:04:23    210s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[11/26 01:04:23    210s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[11/26 01:04:23    210s]                                 Pins    Sinks   Sinks       
[11/26 01:04:23    210s] -----------------------------------------------------------------
[11/26 01:04:23    210s] root     0      621      38       0       0         0         0
[11/26 01:04:23    210s] -----------------------------------------------------------------
[11/26 01:04:23    210s] Total    0      621      38       0       0         0         0
[11/26 01:04:23    210s] -----------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Target and measured clock slews (in ns):
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Timing Corner                    Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
[11/26 01:04:23    210s]                                  Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] PVT_1_80_V_BC_DELAY:hold.early      0.165          0.118         0.006          0.006      ignored          -      ignored          -
[11/26 01:04:23    210s] PVT_1_80_V_BC_DELAY:hold.late       0.210          0.163         0.008          0.008      ignored          -      ignored          -
[11/26 01:04:23    210s] PVT_1_80_V_TYP_DELAY:both.early     0.239          0.170         0.008          0.008      ignored          -      ignored          -
[11/26 01:04:23    210s] PVT_1_80_V_TYP_DELAY:both.late      0.306          0.233         0.012          0.012      ignored          -      ignored          -
[11/26 01:04:23    210s] PVT_1_80_V_WC_DELAY:setup.early     0.413          0.333         0.016          0.016      ignored          -      ignored          -
[11/26 01:04:23    210s] PVT_1_80_V_WC_DELAY:setup.late      0.533          0.454         0.023          0.023      explicit      0.600     explicit      0.600
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] * - indicates that target was not met.
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] auto extracted - target was extracted from SDC.
[11/26 01:04:23    210s] auto computed - target was computed when balancing trees.
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] <CMD> report_ccopt_skew_groups > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/MMMC_CTS_skew_groups.txt
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early...
[11/26 01:04:23    210s] End AAE Lib Interpolated Model. (MEM=5875.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early...
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late...
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early...
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late...
[11/26 01:04:23    210s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Skew Group Structure:
[11/26 01:04:23    210s] =====================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------
[11/26 01:04:23    210s] Skew Group      Sources    Constrained Sinks    Unconstrained Sinks
[11/26 01:04:23    210s] -------------------------------------------------------------------
[11/26 01:04:23    210s] clk/bc_mode        1              659                    0
[11/26 01:04:23    210s] clk/typ_mode       1              659                    0
[11/26 01:04:23    210s] clk/wc_mode        1              659                    0
[11/26 01:04:23    210s] -------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Skew Group Summary:
[11/26 01:04:23    210s] ===================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Timing Corner                      Skew Group      ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] PVT_1_80_V_WC_DELAY:setup.early    clk/bc_mode         -        0.368     0.406     0.390        0.009       ignored                  -         0.038              -
[11/26 01:04:23    210s]                                    clk/typ_mode        -        0.368     0.406     0.390        0.009       ignored                  -         0.038              -
[11/26 01:04:23    210s]                                    clk/wc_mode         -        0.368     0.406     0.390        0.009       ignored                  -         0.038              -
[11/26 01:04:23    210s] PVT_1_80_V_WC_DELAY:setup.late     clk/bc_mode     none         0.448     0.493     0.476        0.011       explicit             0.400         0.046    100% {0.448, 0.493}
[11/26 01:04:23    210s]                                    clk/typ_mode    none         0.448     0.493     0.476        0.011       explicit             0.400         0.046    100% {0.448, 0.493}
[11/26 01:04:23    210s]                                    clk/wc_mode      0.500       0.448     0.493     0.476        0.011       explicit             0.400         0.046    100% {0.448, 0.493}
[11/26 01:04:23    210s] PVT_1_80_V_TYP_DELAY:both.early    clk/bc_mode         -        0.214     0.232     0.225        0.004       ignored                  -         0.018              -
[11/26 01:04:23    210s]                                    clk/typ_mode        -        0.214     0.232     0.225        0.004       ignored                  -         0.018              -
[11/26 01:04:23    210s]                                    clk/wc_mode         -        0.214     0.232     0.225        0.004       ignored                  -         0.018              -
[11/26 01:04:23    210s] PVT_1_80_V_TYP_DELAY:both.late     clk/bc_mode         -        0.259     0.282     0.273        0.005       ignored                  -         0.023              -
[11/26 01:04:23    210s]                                    clk/typ_mode        -        0.259     0.282     0.273        0.005       ignored                  -         0.023              -
[11/26 01:04:23    210s]                                    clk/wc_mode         -        0.259     0.282     0.273        0.005       ignored                  -         0.023              -
[11/26 01:04:23    210s] PVT_1_80_V_BC_DELAY:hold.early     clk/bc_mode         -        0.148     0.160     0.155        0.003       ignored                  -         0.011              -
[11/26 01:04:23    210s]                                    clk/typ_mode        -        0.148     0.160     0.155        0.003       ignored                  -         0.011              -
[11/26 01:04:23    210s]                                    clk/wc_mode         -        0.148     0.160     0.155        0.003       ignored                  -         0.011              -
[11/26 01:04:23    210s] PVT_1_80_V_BC_DELAY:hold.late      clk/bc_mode         -        0.178     0.192     0.186        0.003       ignored                  -         0.014              -
[11/26 01:04:23    210s]                                    clk/typ_mode        -        0.178     0.192     0.186        0.003       ignored                  -         0.014              -
[11/26 01:04:23    210s]                                    clk/wc_mode         -        0.178     0.192     0.186        0.003       ignored                  -         0.014              -
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] * - indicates that target was not met.
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Skew Group Min/Max path pins:
[11/26 01:04:23    210s] =============================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ---------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Timing Corner                      Skew Group      Min ID    PathID    Max ID    PathID
[11/26 01:04:23    210s] ---------------------------------------------------------------------------------------
[11/26 01:04:23    210s] PVT_1_80_V_WC_DELAY:setup.early    clk/bc_mode     0.368        1      0.406        2
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s]                                    clk/typ_mode    0.368       13      0.406       14
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s]                                    clk/wc_mode     0.368       25      0.406       26
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] PVT_1_80_V_WC_DELAY:setup.late     clk/bc_mode     0.448        3      0.493        4
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s]                                    clk/typ_mode    0.448       15      0.493       16
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s]                                    clk/wc_mode     0.448       27      0.493       28
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] PVT_1_80_V_TYP_DELAY:both.early    clk/bc_mode     0.214        5      0.232        6
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s]                                    clk/typ_mode    0.214       17      0.232       18
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s]                                    clk/wc_mode     0.214       29      0.232       30
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] PVT_1_80_V_TYP_DELAY:both.late     clk/bc_mode     0.259        7      0.282        8
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s]                                    clk/typ_mode    0.259       19      0.282       20
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s]                                    clk/wc_mode     0.259       31      0.282       32
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] PVT_1_80_V_BC_DELAY:hold.early     clk/bc_mode     0.148        9      0.160       10
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s]                                    clk/typ_mode    0.148       21      0.160       22
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s]                                    clk/wc_mode     0.148       33      0.160       34
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] PVT_1_80_V_BC_DELAY:hold.late      clk/bc_mode     0.178       11      0.192       12
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s]                                    clk/typ_mode    0.178       23      0.192       24
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s]                                    clk/wc_mode     0.178       35      0.192       36
[11/26 01:04:23    210s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -    max mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] ---------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, min clock_path:
[11/26 01:04:23    210s] =========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 1
[11/26 01:04:23    210s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     : 0.368
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.005   0.005   0.014  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.356   0.361   0.379  0.599  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.007   0.368   0.379  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, max clock_path:
[11/26 01:04:23    210s] =========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 2
[11/26 01:04:23    210s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] Delay     : 0.406
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace -----------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -         rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12   rise   0.005   0.005   0.013  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12   rise   0.374   0.379   0.410  0.644  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] -     DFFSHDX0  rise   0.027   0.406   0.411  -      (199.640,152.040)  183.010   -       
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, min clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 3
[11/26 01:04:23    210s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     : 0.448
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.007   0.007   0.019  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.431   0.438   0.493  0.599  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.010   0.448   0.493  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, max clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 4
[11/26 01:04:23    210s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:04:23    210s] Delay     : 0.493
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.013   0.013   0.023  -      (195.160,143.080)  175.560   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.419   0.432   0.528  0.622  (185.530,142.300)   10.410     92    
[11/26 01:04:23    210s] mem_inst/registers_reg[32][6]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.062   0.493   0.533  -      (93.800,31.080)    202.950   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, min clock_path:
[11/26 01:04:23    210s] =========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 5
[11/26 01:04:23    210s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     : 0.214
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.003   0.003   0.008  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.207   0.210   0.223  0.554  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.004   0.214   0.223  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, max clock_path:
[11/26 01:04:23    210s] =========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 6
[11/26 01:04:23    210s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] Delay     : 0.232
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace -----------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -         rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12   rise   0.003   0.003   0.007  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12   rise   0.217   0.220   0.239  0.593  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] -     DFFSHDX0  rise   0.012   0.232   0.239  -      (199.640,152.040)  183.010   -       
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, min clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 7
[11/26 01:04:23    210s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     : 0.259
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.004   0.004   0.010  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.250   0.254   0.286  0.554  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.005   0.259   0.286  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, max clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 8
[11/26 01:04:23    210s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] Delay     : 0.282
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace -----------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -         rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12   rise   0.004   0.004   0.010  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12   rise   0.262   0.266   0.306  0.593  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] -     DFFSHDX0  rise   0.016   0.282   0.306  -      (199.640,152.040)  183.010   -       
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, min clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 9
[11/26 01:04:23    210s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     : 0.148
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.002   0.002   0.005  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.143   0.146   0.155  0.406  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.002   0.148   0.155  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, max clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 10
[11/26 01:04:23    210s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] Delay     :  0.160
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace -----------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -         rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12   rise   0.002   0.002   0.005  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12   rise   0.150   0.152   0.165  0.434  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] -     DFFSHDX0  rise   0.008   0.160   0.165  -      (199.640,152.040)  183.010   -       
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, min clock_path:
[11/26 01:04:23    210s] =======================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 11
[11/26 01:04:23    210s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.178
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.003   0.003   0.007  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.172   0.175   0.196  0.406  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.003   0.178   0.197  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, max clock_path:
[11/26 01:04:23    210s] =======================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 12
[11/26 01:04:23    210s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[29]/CN
[11/26 01:04:23    210s] Delay     :  0.192
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.003   0.003   0.007  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.180   0.182   0.209  0.434  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[29]/CN
[11/26 01:04:23    210s] -     DFFSQHDX1  rise   0.010   0.192   0.210  -      (196.840,155.960)  176.290   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, min clock_path:
[11/26 01:04:23    210s] =========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 13
[11/26 01:04:23    210s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.368
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.005   0.005   0.014  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.356   0.361   0.379  0.599  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.007   0.368   0.379  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, max clock_path:
[11/26 01:04:23    210s] =========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 14
[11/26 01:04:23    210s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] Delay     :  0.406
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace -----------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -         rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12   rise   0.005   0.005   0.013  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12   rise   0.374   0.379   0.410  0.644  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] -     DFFSHDX0  rise   0.027   0.406   0.411  -      (199.640,152.040)  183.010   -       
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, min clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 15
[11/26 01:04:23    210s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.448
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.007   0.007   0.019  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.431   0.438   0.493  0.599  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.010   0.448   0.493  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, max clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 16
[11/26 01:04:23    210s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:04:23    210s] Delay     :  0.493
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.013   0.013   0.023  -      (195.160,143.080)  175.560   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.419   0.432   0.528  0.622  (185.530,142.300)   10.410     92    
[11/26 01:04:23    210s] mem_inst/registers_reg[32][6]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.062   0.493   0.533  -      (93.800,31.080)    202.950   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, min clock_path:
[11/26 01:04:23    210s] =========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 17
[11/26 01:04:23    210s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.214
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.003   0.003   0.008  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.207   0.210   0.223  0.554  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.004   0.214   0.223  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, max clock_path:
[11/26 01:04:23    210s] =========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 18
[11/26 01:04:23    210s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] Delay     :  0.232
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace -----------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -         rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12   rise   0.003   0.003   0.007  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12   rise   0.217   0.220   0.239  0.593  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] -     DFFSHDX0  rise   0.012   0.232   0.239  -      (199.640,152.040)  183.010   -       
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, min clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 19
[11/26 01:04:23    210s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.259
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.004   0.004   0.010  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.250   0.254   0.286  0.554  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.005   0.259   0.286  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, max clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 20
[11/26 01:04:23    210s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] Delay     :  0.282
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace -----------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -         rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12   rise   0.004   0.004   0.010  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12   rise   0.262   0.266   0.306  0.593  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] -     DFFSHDX0  rise   0.016   0.282   0.306  -      (199.640,152.040)  183.010   -       
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, min clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 21
[11/26 01:04:23    210s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.148
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.002   0.002   0.005  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.143   0.146   0.155  0.406  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.002   0.148   0.155  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, max clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 22
[11/26 01:04:23    210s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] Delay     :  0.160
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace -----------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -         rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12   rise   0.002   0.002   0.005  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12   rise   0.150   0.152   0.165  0.434  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] -     DFFSHDX0  rise   0.008   0.160   0.165  -      (199.640,152.040)  183.010   -       
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, min clock_path:
[11/26 01:04:23    210s] =======================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 23
[11/26 01:04:23    210s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.178
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.003   0.003   0.007  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.172   0.175   0.196  0.406  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.003   0.178   0.197  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, max clock_path:
[11/26 01:04:23    210s] =======================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 24
[11/26 01:04:23    210s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[29]/CN
[11/26 01:04:23    210s] Delay     :  0.192
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.003   0.003   0.007  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.180   0.182   0.209  0.434  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[29]/CN
[11/26 01:04:23    210s] -     DFFSQHDX1  rise   0.010   0.192   0.210  -      (196.840,155.960)  176.290   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, min clock_path:
[11/26 01:04:23    210s] =========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 25
[11/26 01:04:23    210s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.368
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.005   0.005   0.014  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.356   0.361   0.379  0.599  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.007   0.368   0.379  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, max clock_path:
[11/26 01:04:23    210s] =========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 26
[11/26 01:04:23    210s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] Delay     :  0.406
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace -----------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -         rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12   rise   0.005   0.005   0.013  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12   rise   0.374   0.379   0.410  0.644  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] -     DFFSHDX0  rise   0.027   0.406   0.411  -      (199.640,152.040)  183.010   -       
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, min clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 27
[11/26 01:04:23    210s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.448
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.007   0.007   0.019  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.431   0.438   0.493  0.599  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.010   0.448   0.493  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, max clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 28
[11/26 01:04:23    210s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:04:23    210s] Delay     :  0.493
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.346  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.013   0.013   0.023  -      (195.160,143.080)  175.560   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.419   0.432   0.528  0.622  (185.530,142.300)   10.410     92    
[11/26 01:04:23    210s] mem_inst/registers_reg[32][6]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.062   0.493   0.533  -      (93.800,31.080)    202.950   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, min clock_path:
[11/26 01:04:23    210s] =========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 29
[11/26 01:04:23    210s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.214
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.003   0.003   0.008  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.207   0.210   0.223  0.554  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.004   0.214   0.223  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, max clock_path:
[11/26 01:04:23    210s] =========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 30
[11/26 01:04:23    210s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] Delay     :  0.232
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace -----------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -         rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12   rise   0.003   0.003   0.007  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12   rise   0.217   0.220   0.239  0.593  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] -     DFFSHDX0  rise   0.012   0.232   0.239  -      (199.640,152.040)  183.010   -       
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, min clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 31
[11/26 01:04:23    210s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.259
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.004   0.004   0.010  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.250   0.254   0.286  0.554  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.005   0.259   0.286  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, max clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 32
[11/26 01:04:23    210s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] Delay     :  0.282
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace -----------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -         rise   -       0.000   0.003  0.327  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12   rise   0.004   0.004   0.010  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12   rise   0.262   0.266   0.306  0.593  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] -     DFFSHDX0  rise   0.016   0.282   0.306  -      (199.640,152.040)  183.010   -       
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, min clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 33
[11/26 01:04:23    210s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.148
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.002   0.002   0.005  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.143   0.146   0.155  0.406  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.002   0.148   0.155  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, max clock_path:
[11/26 01:04:23    210s] ========================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 34
[11/26 01:04:23    210s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] Delay     :  0.160
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace -----------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -         rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12   rise   0.002   0.002   0.005  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12   rise   0.150   0.152   0.165  0.434  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[13]/CN
[11/26 01:04:23    210s] -     DFFSHDX0  rise   0.008   0.160   0.165  -      (199.640,152.040)  183.010   -       
[11/26 01:04:23    210s] ------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, min clock_path:
[11/26 01:04:23    210s] =======================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 35
[11/26 01:04:23    210s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] Delay     :  0.178
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.003   0.003   0.007  -      (203.000,272.440)   54.040   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.172   0.175   0.196  0.406  (212.630,273.220)   10.410     93    
[11/26 01:04:23    210s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:04:23    210s] -     DFRRQHDX1  rise   0.003   0.178   0.197  -      (190.680,273.000)   22.170   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, max clock_path:
[11/26 01:04:23    210s] =======================================================================
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] PathID    : 36
[11/26 01:04:23    210s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:04:23    210s] Start     : clk
[11/26 01:04:23    210s] End       : mem_inst/registers_en_reg[29]/CN
[11/26 01:04:23    210s] Delay     :  0.192
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:04:23    210s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:04:23    210s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:04:23    210s] clk
[11/26 01:04:23    210s] -     -          rise   -       0.000   0.003  0.241  (166.600,290.080)  -            7    
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/A
[11/26 01:04:23    210s] -     BUHDX12    rise   0.003   0.003   0.007  -      (141.960,268.520)   46.200   -       
[11/26 01:04:23    210s] mem_inst/CTS_ccl_a_buf_00002/Q
[11/26 01:04:23    210s] -     BUHDX12    rise   0.180   0.182   0.209  0.434  (132.330,267.740)   10.410     95    
[11/26 01:04:23    210s] mem_inst/registers_en_reg[29]/CN
[11/26 01:04:23    210s] -     DFFSQHDX1  rise   0.010   0.192   0.210  -      (196.840,155.960)  176.290   -       
[11/26 01:04:23    210s] -------------------------------------------------------------------------------------------------
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] 
[11/26 01:04:23    210s] <CMD> saveDesign /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc
[11/26 01:04:23    211s] #% Begin save design ... (date=11/26 01:04:23, mem=3885.7M)
[11/26 01:04:23    211s] % Begin Save ccopt configuration ... (date=11/26 01:04:23, mem=3885.7M)
[11/26 01:04:23    211s] % End Save ccopt configuration ... (date=11/26 01:04:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=3886.2M, current mem=3886.2M)
[11/26 01:04:23    211s] % Begin Save netlist data ... (date=11/26 01:04:23, mem=3886.2M)
[11/26 01:04:23    211s] Writing Binary DB to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp/vbin/I2CAndMemory.v.bin in multi-threaded mode...
[11/26 01:04:23    211s] % End Save netlist data ... (date=11/26 01:04:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=3888.2M, current mem=3888.2M)
[11/26 01:04:23    211s] Saving symbol-table file in separate thread ...
[11/26 01:04:23    211s] Saving congestion map file in separate thread ...
[11/26 01:04:23    211s] Saving congestion map file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp/I2CAndMemory.route.congmap.gz ...
[11/26 01:04:23    211s] % Begin Save AAE data ... (date=11/26 01:04:23, mem=3888.6M)
[11/26 01:04:23    211s] Saving AAE Data ...
[11/26 01:04:23    211s] % End Save AAE data ... (date=11/26 01:04:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=3888.6M, current mem=3888.6M)
[11/26 01:04:24    211s] Saving preference file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp/gui.pref.tcl ...
[11/26 01:04:24    211s] Saving mode setting ...
[11/26 01:04:24    211s] Saving global file ...
[11/26 01:04:24    211s] Saving Drc markers ...
[11/26 01:04:24    211s] ... No Drc file written since there is no markers found.
[11/26 01:04:24    211s] Saving special route data file in separate thread ...
[11/26 01:04:24    211s] Saving PG file in separate thread ...
[11/26 01:04:24    211s] Saving placement file in separate thread ...
[11/26 01:04:24    211s] Saving property file in separate thread ...
[11/26 01:04:24    211s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 01:04:24    211s] Saving PG file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp/I2CAndMemory.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Nov 26 01:04:24 2025)
[11/26 01:04:24    211s] Save Adaptive View Pruning View Names to Binary file
[11/26 01:04:24    211s] PVT_1_80_V_WC_VIEW
[11/26 01:04:24    211s] Saving property file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp/I2CAndMemory.prop
[11/26 01:04:24    211s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=5410.6M) ***
[11/26 01:04:24    211s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:04:24    211s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=5410.6M) ***
[11/26 01:04:24    211s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=5410.6M) ***
[11/26 01:04:24    211s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:04:24    211s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:04:24    211s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=5410.6M) ***
[11/26 01:04:24    211s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:04:24    211s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:04:24    211s] #Saving pin access data to file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp/I2CAndMemory.apa ...
[11/26 01:04:25    211s] #
[11/26 01:04:25    211s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[11/26 01:04:25    211s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[11/26 01:04:25    211s] % Begin Save power constraints data ... (date=11/26 01:04:25, mem=3889.9M)
[11/26 01:04:25    211s] % End Save power constraints data ... (date=11/26 01:04:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=3889.9M, current mem=3889.9M)
[11/26 01:04:25    211s] Generated self-contained design Top_MMMC_4_Post_CTS_Pre_NRoute.enc.dat.tmp
[11/26 01:04:26    211s] #% End save design ... (date=11/26 01:04:26, total cpu=0:00:01.0, real=0:00:03.0, peak res=3890.2M, current mem=3890.2M)
[11/26 01:04:26    211s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 01:04:26    211s] 
[11/26 01:04:26    211s] <CMD> setNanoRouteMode -routeTopRoutingLayer 6
[11/26 01:04:26    211s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/26 01:04:26    211s] <CMD> setNanoRouteMode -routeBottomRoutingLayer 1
[11/26 01:04:26    211s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/26 01:04:26    211s] <CMD> setNanoRouteMode -drouteEndIteration default
[11/26 01:04:26    211s] <CMD> setNanoRouteMode -routeWithTimingDriven true
[11/26 01:04:26    211s] <CMD> setNanoRouteMode -routeWithSiDriven true
[11/26 01:04:26    211s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
[11/26 01:04:26    211s] <CMD> setNanoRouteMode -drouteFixAntenna true
[11/26 01:04:26    211s] <CMD> setNanoRouteMode -routeInsertAntennaDiode true
[11/26 01:04:26    211s] <CMD> setNanoRouteMode -routeAntennaCellName {ANTENNACELLN2HD ANTENNACELLNP2HD ANTENNACELLP2HD}
[11/26 01:04:26    211s] <CMD> routeDesign -globalDetail
[11/26 01:04:26    212s] #% Begin routeDesign (date=11/26 01:04:26, mem=3890.2M)
[11/26 01:04:26    212s] ### Time Record (routeDesign) is installed.
[11/26 01:04:26    212s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3890.25 (MB), peak = 4000.26 (MB)
[11/26 01:04:26    212s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/26 01:04:26    212s] #**INFO: setDesignMode -flowEffort standard
[11/26 01:04:26    212s] #**INFO: setDesignMode -powerEffort none
[11/26 01:04:26    212s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/26 01:04:26    212s] **INFO: User settings:
[11/26 01:04:26    212s] setNanoRouteMode -drouteFixAntenna             true
[11/26 01:04:26    212s] setNanoRouteMode -droutePostRouteSpreadWire    1
[11/26 01:04:26    212s] setNanoRouteMode -drouteUseMultiCutViaEffort   medium
[11/26 01:04:26    212s] setNanoRouteMode -extractThirdPartyCompatible  false
[11/26 01:04:26    212s] setNanoRouteMode -grouteExpTdStdDelay          97.6
[11/26 01:04:26    212s] setNanoRouteMode -routeAntennaCellName         {ANTENNACELLN2HD ANTENNACELLNP2HD ANTENNACELLP2HD}
[11/26 01:04:26    212s] setNanoRouteMode -routeBottomRoutingLayer      1
[11/26 01:04:26    212s] setNanoRouteMode -routeInsertAntennaDiode      true
[11/26 01:04:26    212s] setNanoRouteMode -routeTopRoutingLayer         6
[11/26 01:04:26    212s] setNanoRouteMode -routeWithSiDriven            true
[11/26 01:04:26    212s] setNanoRouteMode -routeWithTimingDriven        true
[11/26 01:04:26    212s] setNanoRouteMode -timingEngine                 {}
[11/26 01:04:26    212s] setDesignMode -process                         180
[11/26 01:04:26    212s] setExtractRCMode -coupling_c_th                3
[11/26 01:04:26    212s] setExtractRCMode -engine                       preRoute
[11/26 01:04:26    212s] setExtractRCMode -relative_c_th                0.03
[11/26 01:04:26    212s] setExtractRCMode -total_c_th                   5
[11/26 01:04:26    212s] setDelayCalMode -enable_high_fanout            true
[11/26 01:04:26    212s] setDelayCalMode -engine                        aae
[11/26 01:04:26    212s] setDelayCalMode -ignoreNetLoad                 false
[11/26 01:04:26    212s] setDelayCalMode -socv_accuracy_mode            low
[11/26 01:04:26    212s] setSIMode -separate_delta_delay_on_data        true
[11/26 01:04:26    212s] 
[11/26 01:04:26    212s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/26 01:04:26    212s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/26 01:04:26    212s] OPERPROF: Starting checkPlace at level 1, MEM:5367.8M, EPOCH TIME: 1764111866.318383
[11/26 01:04:26    212s] Processing tracks to init pin-track alignment.
[11/26 01:04:26    212s] z: 2, totalTracks: 1
[11/26 01:04:26    212s] z: 4, totalTracks: 1
[11/26 01:04:26    212s] z: 6, totalTracks: 1
[11/26 01:04:26    212s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:04:26    212s] All LLGs are deleted
[11/26 01:04:26    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:26    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:26    212s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5367.8M, EPOCH TIME: 1764111866.326327
[11/26 01:04:26    212s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5367.8M, EPOCH TIME: 1764111866.327612
[11/26 01:04:26    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5367.8M, EPOCH TIME: 1764111866.327767
[11/26 01:04:26    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:26    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:26    212s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5559.8M, EPOCH TIME: 1764111866.334170
[11/26 01:04:26    212s] Max number of tech site patterns supported in site array is 256.
[11/26 01:04:26    212s] Core basic site is core_hd
[11/26 01:04:26    212s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5559.8M, EPOCH TIME: 1764111866.334451
[11/26 01:04:26    212s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 01:04:26    212s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 01:04:26    212s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.010, MEM:5559.8M, EPOCH TIME: 1764111866.344326
[11/26 01:04:26    212s] SiteArray: non-trimmed site array dimensions = 58 x 520
[11/26 01:04:26    212s] SiteArray: use 225,280 bytes
[11/26 01:04:26    212s] SiteArray: current memory after site array memory allocation 5559.8M
[11/26 01:04:26    212s] SiteArray: FP blocked sites are writable
[11/26 01:04:26    212s] SiteArray: number of non floorplan blocked sites for llg default is 30160
[11/26 01:04:26    212s] Atter site array init, number of instance map data is 0.
[11/26 01:04:26    212s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.019, MEM:5527.8M, EPOCH TIME: 1764111866.353223
[11/26 01:04:26    212s] 
[11/26 01:04:26    212s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:04:26    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.027, MEM:5367.8M, EPOCH TIME: 1764111866.354542
[11/26 01:04:26    212s] Begin checking placement ... (start mem=5367.8M, init mem=5367.8M)
[11/26 01:04:26    212s] Begin checking exclusive groups violation ...
[11/26 01:04:26    212s] There are 0 groups to check, max #box is 0, total #box is 0
[11/26 01:04:26    212s] Finished checking exclusive groups violations. Found 0 Vio.
[11/26 01:04:26    212s] 
[11/26 01:04:26    212s] Running CheckPlace using 12 threads!...
[11/26 01:04:26    212s] 
[11/26 01:04:26    212s] ...checkPlace MT is done!
[11/26 01:04:26    212s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5367.8M, EPOCH TIME: 1764111866.370194
[11/26 01:04:26    212s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:5367.8M, EPOCH TIME: 1764111866.371691
[11/26 01:04:26    212s] *info: Placed = 1863           (Fixed = 7)
[11/26 01:04:26    212s] *info: Unplaced = 0           
[11/26 01:04:26    212s] Placement Density:75.54%(57155/75665)
[11/26 01:04:26    212s] Placement Density (including fixed std cells):75.54%(57155/75665)
[11/26 01:04:26    212s] All LLGs are deleted
[11/26 01:04:26    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1863).
[11/26 01:04:26    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:26    212s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5367.8M, EPOCH TIME: 1764111866.372664
[11/26 01:04:26    212s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5367.8M, EPOCH TIME: 1764111866.374137
[11/26 01:04:26    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:26    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:04:26    212s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=5367.8M)
[11/26 01:04:26    212s] OPERPROF: Finished checkPlace at level 1, CPU:0.071, REAL:0.059, MEM:5367.8M, EPOCH TIME: 1764111866.377439
[11/26 01:04:26    212s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/26 01:04:26    212s] 
[11/26 01:04:26    212s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/26 01:04:26    212s] *** Changed status on (8) nets in Clock.
[11/26 01:04:26    212s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=5367.8M) ***
[11/26 01:04:26    212s] % Begin globalDetailRoute (date=11/26 01:04:26, mem=3886.8M)
[11/26 01:04:26    212s] 
[11/26 01:04:26    212s] globalDetailRoute
[11/26 01:04:26    212s] 
[11/26 01:04:26    212s] #Start globalDetailRoute on Wed Nov 26 01:04:26 2025
[11/26 01:04:26    212s] #
[11/26 01:04:26    212s] ### Time Record (globalDetailRoute) is installed.
[11/26 01:04:26    212s] ### Time Record (Pre Callback) is installed.
[11/26 01:04:26    212s] ### Time Record (Pre Callback) is uninstalled.
[11/26 01:04:26    212s] ### Time Record (DB Import) is installed.
[11/26 01:04:26    212s] ### Time Record (Timing Data Generation) is installed.
[11/26 01:04:26    212s] #Generating timing data, please wait...
[11/26 01:04:26    212s] #1923 total nets, 1923 already routed, 1923 will ignore in trialRoute
[11/26 01:04:26    212s] ### run_trial_route starts on Wed Nov 26 01:04:26 2025 with memory = 3886.72 (MB), peak = 4000.26 (MB)
[11/26 01:04:26    212s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:3.9 GB --1.01 [12]--
[11/26 01:04:26    212s] ### dump_timing_file starts on Wed Nov 26 01:04:26 2025 with memory = 3812.99 (MB), peak = 4000.26 (MB)
[11/26 01:04:26    212s] ### extractRC starts on Wed Nov 26 01:04:26 2025 with memory = 3795.83 (MB), peak = 4000.26 (MB)
[11/26 01:04:26    212s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:04:26    212s] ### extractRC cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:3.9 GB --0.99 [12]--
[11/26 01:04:26    212s] ### view PVT_1_80_V_WC_VIEW is active and enabled.
[11/26 01:04:26    212s] ### view PVT_1_80_V_TYP_VIEW is active and enabled.
[11/26 01:04:26    212s] ###     It's not selected for tming-driven routing.
[11/26 01:04:26    212s] 1 out of 2 active views are pruned
[11/26 01:04:26    212s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3793.04 (MB), peak = 4000.26 (MB)
[11/26 01:04:26    212s] ### generate_timing_data starts on Wed Nov 26 01:04:26 2025 with memory = 3793.04 (MB), peak = 4000.26 (MB)
[11/26 01:04:26    212s] #Reporting timing...
[11/26 01:04:26    212s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[11/26 01:04:26    212s] ### report_timing starts on Wed Nov 26 01:04:26 2025 with memory = 3952.07 (MB), peak = 4000.26 (MB)
[11/26 01:04:27    214s] ### report_timing cpu:00:00:02, real:00:00:01, mem:3.9 GB, peak:4.0 GB --1.78 [12]--
[11/26 01:04:27    214s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 125.000 (ns)
[11/26 01:04:27    214s] #OPT Pruned View (First enabled view): PVT_1_80_V_WC_VIEW
[11/26 01:04:27    214s] #Default setup view is reset to PVT_1_80_V_WC_VIEW.
[11/26 01:04:27    214s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3947.52 (MB), peak = 4126.21 (MB)
[11/26 01:04:27    214s] #Library Standard Delay: 97.60ps
[11/26 01:04:27    214s] #Slack threshold: 195.20ps
[11/26 01:04:27    214s] ### generate_net_cdm_timing starts on Wed Nov 26 01:04:27 2025 with memory = 3947.52 (MB), peak = 4126.21 (MB)
[11/26 01:04:27    214s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB --1.77 [12]--
[11/26 01:04:27    214s] #*** Analyzed 0 timing critical paths, and collected 0.
[11/26 01:04:27    214s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3947.77 (MB), peak = 4126.21 (MB)
[11/26 01:04:27    214s] ### Use bna from skp: 0
[11/26 01:04:27    214s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:04:30    216s] #Stage 3: cpu time = 00:00:03, elapsed time = 00:00:02, memory = 4046.95 (MB), peak = 4126.21 (MB)
[11/26 01:04:30    216s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4046.95 (MB), peak = 4126.21 (MB)
[11/26 01:04:30    216s] ### generate_timing_data cpu:00:00:05, real:00:00:04, mem:4.0 GB, peak:4.0 GB --1.24 [12]--
[11/26 01:04:30    216s] #Current view: PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 
[11/26 01:04:30    216s] #Current enabled view: PVT_1_80_V_WC_VIEW 
[11/26 01:04:30    217s] #Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:04, memory = 4048.58 (MB), peak = 4126.21 (MB)
[11/26 01:04:30    217s] ### dump_timing_file cpu:00:00:05, real:00:00:04, mem:4.0 GB, peak:4.0 GB --1.28 [12]--
[11/26 01:04:30    217s] #Done generating timing data.
[11/26 01:04:30    217s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 01:04:30    217s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/26 01:04:30    217s] ### Net info: total nets: 1925
[11/26 01:04:30    217s] ### Net info: dirty nets: 0
[11/26 01:04:30    217s] ### Net info: marked as disconnected nets: 0
[11/26 01:04:30    217s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/26 01:04:30    217s] #num needed restored net=0
[11/26 01:04:30    217s] #need_extraction net=0 (total=1925)
[11/26 01:04:30    217s] ### Net info: fully routed nets: 8
[11/26 01:04:30    217s] ### Net info: trivial (< 2 pins) nets: 2
[11/26 01:04:30    217s] ### Net info: unrouted nets: 1915
[11/26 01:04:30    217s] ### Net info: re-extraction nets: 0
[11/26 01:04:30    217s] ### Net info: ignored nets: 0
[11/26 01:04:30    217s] ### Net info: skip routing nets: 0
[11/26 01:04:30    217s] ### import design signature (14): route=1972436304 fixed_route=536737730 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1003459724 dirty_area=0 del_dirty_area=0 cell=1675494002 placement=1269239016 pin_access=1449577848 inst_pattern=1
[11/26 01:04:30    217s] ### Time Record (DB Import) is uninstalled.
[11/26 01:04:30    217s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[11/26 01:04:30    217s] #RTESIG:78da95944d4f023110863dfb2b26850326b27666fb794425f1405642d02b59dd029bc092
[11/26 01:04:30    217s] #       ecc7c17f6f89891102dbda5b9b276f67debed3c1f07dba004698a472dc208a1542b620e2
[11/26 01:04:30    217s] #       16694c9c8b07c215caf1db23bb1d0c5fe74bb206d6f9ae7130fa381c76f7507c55f9befc
[11/26 01:04:30    217s] #       84c2adf36ed742e3dab6ac36773fb84a2db475f74b778dabcf10cd09183218356ded4f2f
[11/26 01:04:30    217s] #       335e86ed5d5176fb7e10b9573ba9ef226475a82a4432274c7f9fdeb9f45fb8e4ffc14920
[11/26 01:04:30    217s] #       f0844bee178cd6bb43de5eae9a9404b62d37db804da46305ad095a2548843d17a90101a3
[11/26 01:04:30    217s] #       b26addc6d55718dfe6317509e7c1c284d220e3400b98c808d028a028451b0c354ae4110c
[11/26 01:04:30    217s] #       4530699891113a528419ef94d5890a3b208d0cab59154e853a0e7fd460ab08b3b4d6c026
[11/26 01:04:30    217s] #       d9729a6593a7e96c96d1cb33fcddcfcf0e8efbc0bddaa70203b9d516a3a6ce18df6dd3e6
[11/26 01:04:30    217s] #       5591d785675dd5edaf9129b0ea50b93e8ab809fe6384e120122a05aabf4742ffe4acbf3f
[11/26 01:04:30    217s] #       cfa8f05da66f786ebe018d03fb81
[11/26 01:04:30    217s] #
[11/26 01:04:30    217s] ### Time Record (Data Preparation) is installed.
[11/26 01:04:30    217s] #RTESIG:78da95944d4b033110863dfb2b86d44305bb6666f379f4a3e041d622eab5ac6e5a17da2d
[11/26 01:04:30    217s] #       ecc7c17f6faa202a7527e696f0f0cecccb3b999c3ccdef411066b99e75886a8950dc1349
[11/26 01:04:30    217s] #       8f342329d539e112f5ecf1521c4f4eee160fe41dacca4d1760fabcdb6dcea07a6bca6dfd
[11/26 01:04:30    217s] #       02555895c3a6872ef47dddac4f3f71937be8dbe18b1ebad0fe42ac24102860daf56d7c3d
[11/26 01:04:30    217s] #       cc4419b10d553d6cc7419451ed477f07216fb9ae10c9fd60c6e78ccee5ffc2b5fc0f4e0a
[11/26 01:04:30    217s] #       416652cb7860badaeccafe70d7643488d77afdcad8443655d03bd62a458af75ce50e144c
[11/26 01:04:30    217s] #       eba60febd0fec1c431f7a9cba4641b53c6824e033d60a61340678092143d1b6ad4281318
[11/26 01:04:30    217s] #       4a60729ed1093a5af14c74cadbccf00e68a779356ff85498fdf2272db64930cb5a0be2a2
[11/26 01:04:30    217s] #       789817c5c5d5fcf6b6a09b6bf87e5ffc7ad8df99ba36a60299dc5a8f495be75c9cb6ebcb
[11/26 01:04:30    217s] #       a62adb2ab2a119b67f91398866d78451ca53dcf60f8fc70b9374ec8747c82796d01830e3
[11/26 01:04:30    217s] #       6610c66c08a61f8ca6b2b5dcd8961dbd03ee180845
[11/26 01:04:30    217s] #
[11/26 01:04:30    217s] ### Time Record (Data Preparation) is uninstalled.
[11/26 01:04:30    217s] ### Time Record (Global Routing) is installed.
[11/26 01:04:30    217s] ### Time Record (Global Routing) is uninstalled.
[11/26 01:04:30    217s] ### Time Record (Data Preparation) is installed.
[11/26 01:04:30    217s] #Start routing data preparation on Wed Nov 26 01:04:30 2025
[11/26 01:04:30    217s] #
[11/26 01:04:30    217s] #Minimum voltage of a net in the design = 0.000.
[11/26 01:04:30    217s] #Maximum voltage of a net in the design = 1.980.
[11/26 01:04:30    217s] #Voltage range [0.000 - 1.980] has 1923 nets.
[11/26 01:04:30    217s] #Voltage range [0.000 - 0.000] has 1 net.
[11/26 01:04:30    217s] #Voltage range [1.620 - 1.980] has 1 net.
[11/26 01:04:30    217s] #Build and mark too close pins for the same net.
[11/26 01:04:30    217s] ### Time Record (Cell Pin Access) is installed.
[11/26 01:04:30    217s] #Rebuild pin access data for design.
[11/26 01:04:30    217s] #Initial pin access analysis.
[11/26 01:04:31    219s] #Detail pin access analysis.
[11/26 01:04:31    219s] ### Time Record (Cell Pin Access) is uninstalled.
[11/26 01:04:31    219s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[11/26 01:04:31    219s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/26 01:04:31    219s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/26 01:04:31    219s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/26 01:04:31    219s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[11/26 01:04:31    219s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[11/26 01:04:31    219s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4059.48 (MB), peak = 4463.13 (MB)
[11/26 01:04:31    220s] #Regenerating Ggrids automatically.
[11/26 01:04:31    220s] #Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
[11/26 01:04:31    220s] #Using automatically generated G-grids.
[11/26 01:04:31    220s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/26 01:04:37    225s] #Done routing data preparation.
[11/26 01:04:37    225s] #cpu time = 00:00:09, elapsed time = 00:00:07, memory = 4131.89 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    225s] ### Time Record (Data Preparation) is uninstalled.
[11/26 01:04:37    225s] #
[11/26 01:04:37    225s] #Summary of active signal nets routing constraints set by OPT:
[11/26 01:04:37    225s] #	preferred routing layers      : 0
[11/26 01:04:37    225s] #	preferred routing layer effort: 0
[11/26 01:04:37    225s] #	preferred extra space         : 0
[11/26 01:04:37    225s] #	preferred multi-cut via       : 0
[11/26 01:04:37    225s] #	avoid detour                  : 0
[11/26 01:04:37    225s] #	expansion ratio               : 0
[11/26 01:04:37    225s] #	net priority                  : 0
[11/26 01:04:37    225s] #	s2s control                   : 0
[11/26 01:04:37    225s] #	avoid chaining                : 0
[11/26 01:04:37    225s] #	inst-based stacking via       : 0
[11/26 01:04:37    225s] #
[11/26 01:04:37    225s] #Summary of active signal nets routing constraints set by USER:
[11/26 01:04:37    225s] #	preferred routing layers      : 0
[11/26 01:04:37    225s] #	preferred routing layer effort     : 0
[11/26 01:04:37    225s] #	preferred extra space              : 0
[11/26 01:04:37    225s] #	preferred multi-cut via            : 0
[11/26 01:04:37    225s] #	avoid detour                       : 0
[11/26 01:04:37    225s] #	net weight                         : 0
[11/26 01:04:37    225s] #	avoid chaining                     : 0
[11/26 01:04:37    225s] #	cell-based stacking via (required) : 0
[11/26 01:04:37    225s] #	cell-based stacking via (optional) : 0
[11/26 01:04:37    225s] #
[11/26 01:04:37    225s] #Start timing driven prevention iteration...
[11/26 01:04:37    225s] ### td_prevention_read_timing_data starts on Wed Nov 26 01:04:37 2025 with memory = 4131.89 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.99 [12]--
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #----------------------------------------------------
[11/26 01:04:37    226s] # Summary of active signal nets routing constraints
[11/26 01:04:37    226s] #+--------------------------+-----------+
[11/26 01:04:37    226s] #+--------------------------+-----------+
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #----------------------------------------------------
[11/26 01:04:37    226s] #Done timing-driven prevention
[11/26 01:04:37    226s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4132.27 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] #Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
[11/26 01:04:37    226s] #Total number of routable nets = 1924.
[11/26 01:04:37    226s] #Total number of nets in the design = 1925.
[11/26 01:04:37    226s] #1916 routable nets do not have any wires.
[11/26 01:04:37    226s] #8 routable nets have routed wires.
[11/26 01:04:37    226s] #1916 nets will be global routed.
[11/26 01:04:37    226s] #8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/26 01:04:37    226s] #Using multithreading with 12 threads.
[11/26 01:04:37    226s] ### Time Record (Data Preparation) is installed.
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #Connectivity extraction summary:
[11/26 01:04:37    226s] #8 routed net(s) are imported.
[11/26 01:04:37    226s] #1916 (99.53%) nets are without wires.
[11/26 01:04:37    226s] #1 nets are fixed|skipped|trivial (not extracted).
[11/26 01:04:37    226s] #Total number of nets = 1925.
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '240' on M1. As a result, an RC of wire width '230' is being used instead. This may cause some accuracy degradation.
[11/26 01:04:37    226s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '380' on M5. As a result, an RC of wire width '440' is being used instead. This may cause some accuracy degradation.
[11/26 01:04:37    226s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '3450' on M6. As a result, an RC of wire width '3000' is being used instead. This may cause some accuracy degradation.
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #Finished routing data preparation on Wed Nov 26 01:04:37 2025
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #Cpu time = 00:00:00
[11/26 01:04:37    226s] #Elapsed time = 00:00:00
[11/26 01:04:37    226s] #Increased memory = 0.00 (MB)
[11/26 01:04:37    226s] #Total memory = 4132.52 (MB)
[11/26 01:04:37    226s] #Peak memory = 4463.13 (MB)
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] ### Time Record (Data Preparation) is uninstalled.
[11/26 01:04:37    226s] ### Time Record (Global Routing) is installed.
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #Start global routing on Wed Nov 26 01:04:37 2025
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #Start global routing initialization on Wed Nov 26 01:04:37 2025
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #Number of eco nets is 0
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #Start global routing data preparation on Wed Nov 26 01:04:37 2025
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] ### build_merged_routing_blockage_rect_list starts on Wed Nov 26 01:04:37 2025 with memory = 4132.77 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.02 [12]--
[11/26 01:04:37    226s] #Start routing resource analysis on Wed Nov 26 01:04:37 2025
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] ### init_is_bin_blocked starts on Wed Nov 26 01:04:37 2025 with memory = 4132.77 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.01 [12]--
[11/26 01:04:37    226s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Nov 26 01:04:37 2025 with memory = 4133.02 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --2.03 [12]--
[11/26 01:04:37    226s] ### adjust_flow_cap starts on Wed Nov 26 01:04:37 2025 with memory = 4135.33 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.99 [12]--
[11/26 01:04:37    226s] ### adjust_flow_per_partial_route_obs starts on Wed Nov 26 01:04:37 2025 with memory = 4137.86 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.00 [12]--
[11/26 01:04:37    226s] ### set_via_blocked starts on Wed Nov 26 01:04:37 2025 with memory = 4137.86 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.98 [12]--
[11/26 01:04:37    226s] ### copy_flow starts on Wed Nov 26 01:04:37 2025 with memory = 4137.97 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.99 [12]--
[11/26 01:04:37    226s] #Routing resource analysis is done on Wed Nov 26 01:04:37 2025
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] ### report_flow_cap starts on Wed Nov 26 01:04:37 2025 with memory = 4137.67 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] #  Resource Analysis:
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/26 01:04:37    226s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/26 01:04:37    226s] #  --------------------------------------------------------------
[11/26 01:04:37    226s] #  MET1           H          93         425        1330    65.11%
[11/26 01:04:37    226s] #  MET2           V         486          88        1330     0.00%
[11/26 01:04:37    226s] #  MET3           H         470          48        1330     0.00%
[11/26 01:04:37    226s] #  MET4           V         493          81        1330     0.00%
[11/26 01:04:37    226s] #  METTP          H         215          44        1330     0.00%
[11/26 01:04:37    226s] #  METTPL         V          42          15        1330    23.31%
[11/26 01:04:37    226s] #  --------------------------------------------------------------
[11/26 01:04:37    226s] #  Total                   1800      27.31%        7980    14.74%
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.99 [12]--
[11/26 01:04:37    226s] ### analyze_m2_tracks starts on Wed Nov 26 01:04:37 2025 with memory = 4137.92 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.00 [12]--
[11/26 01:04:37    226s] ### report_initial_resource starts on Wed Nov 26 01:04:37 2025 with memory = 4137.92 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.01 [12]--
[11/26 01:04:37    226s] ### mark_pg_pins_accessibility starts on Wed Nov 26 01:04:37 2025 with memory = 4137.92 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.00 [12]--
[11/26 01:04:37    226s] ### set_net_region starts on Wed Nov 26 01:04:37 2025 with memory = 4137.92 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.91 [12]--
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #Global routing data preparation is done on Wed Nov 26 01:04:37 2025
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4137.62 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] ### prepare_level starts on Wed Nov 26 01:04:37 2025 with memory = 4137.62 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### init level 1 starts on Wed Nov 26 01:04:37 2025 with memory = 4137.62 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.94 [12]--
[11/26 01:04:37    226s] ### Level 1 hgrid = 38 X 35
[11/26 01:04:37    226s] ### prepare_level_flow starts on Wed Nov 26 01:04:37 2025 with memory = 4137.75 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.00 [12]--
[11/26 01:04:37    226s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.98 [12]--
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #Global routing initialization is done on Wed Nov 26 01:04:37 2025
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4137.75 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] #
[11/26 01:04:37    226s] #Skip 1/2 round for no nets in the round...
[11/26 01:04:37    226s] #Route nets in 2/2 round...
[11/26 01:04:37    226s] #start global routing iteration 1...
[11/26 01:04:37    226s] ### init_flow_edge starts on Wed Nov 26 01:04:37 2025 with memory = 4137.75 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.98 [12]--
[11/26 01:04:37    226s] ### cal_flow starts on Wed Nov 26 01:04:37 2025 with memory = 4138.02 (MB), peak = 4463.13 (MB)
[11/26 01:04:37    226s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.00 [12]--
[11/26 01:04:37    226s] ### routing at level 1 (topmost level) iter 0
[11/26 01:04:38    227s] ### measure_qor starts on Wed Nov 26 01:04:38 2025 with memory = 4142.52 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### measure_congestion starts on Wed Nov 26 01:04:38 2025 with memory = 4142.52 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.01 [12]--
[11/26 01:04:38    227s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.61 [12]--
[11/26 01:04:38    227s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4139.53 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] #start global routing iteration 2...
[11/26 01:04:38    227s] ### routing at level 1 (topmost level) iter 1
[11/26 01:04:38    227s] ### measure_qor starts on Wed Nov 26 01:04:38 2025 with memory = 4140.03 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### measure_congestion starts on Wed Nov 26 01:04:38 2025 with memory = 4140.03 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.93 [12]--
[11/26 01:04:38    227s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.62 [12]--
[11/26 01:04:38    227s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4140.03 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] ### route_end starts on Wed Nov 26 01:04:38 2025 with memory = 4140.03 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] #Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
[11/26 01:04:38    227s] #Total number of routable nets = 1924.
[11/26 01:04:38    227s] #Total number of nets in the design = 1925.
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] #1924 routable nets have routed wires.
[11/26 01:04:38    227s] #8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] #Routed nets constraints summary:
[11/26 01:04:38    227s] #-----------------------------
[11/26 01:04:38    227s] #        Rules   Unconstrained  
[11/26 01:04:38    227s] #-----------------------------
[11/26 01:04:38    227s] #      Default            1916  
[11/26 01:04:38    227s] #        NDR_1               0  
[11/26 01:04:38    227s] #-----------------------------
[11/26 01:04:38    227s] #        Total            1916  
[11/26 01:04:38    227s] #-----------------------------
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] #Routing constraints summary of the whole design:
[11/26 01:04:38    227s] #---------------------------------------------------------
[11/26 01:04:38    227s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[11/26 01:04:38    227s] #---------------------------------------------------------
[11/26 01:04:38    227s] #      Default            7              7            1916  
[11/26 01:04:38    227s] #        NDR_1            1              1               0  
[11/26 01:04:38    227s] #---------------------------------------------------------
[11/26 01:04:38    227s] #        Total            8              8            1916  
[11/26 01:04:38    227s] #---------------------------------------------------------
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] ### adjust_flow_per_partial_route_obs starts on Wed Nov 26 01:04:38 2025 with memory = 4140.03 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.05 [12]--
[11/26 01:04:38    227s] ### cal_base_flow starts on Wed Nov 26 01:04:38 2025 with memory = 4140.03 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### init_flow_edge starts on Wed Nov 26 01:04:38 2025 with memory = 4140.03 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.00 [12]--
[11/26 01:04:38    227s] ### cal_flow starts on Wed Nov 26 01:04:38 2025 with memory = 4140.08 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.99 [12]--
[11/26 01:04:38    227s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.00 [12]--
[11/26 01:04:38    227s] ### report_overcon starts on Wed Nov 26 01:04:38 2025 with memory = 4140.08 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] #                 OverCon       OverCon          
[11/26 01:04:38    227s] #                  #Gcell        #Gcell    %Gcell
[11/26 01:04:38    227s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[11/26 01:04:38    227s] #  ------------------------------------------------------------
[11/26 01:04:38    227s] #  MET1          0(0.00%)      0(0.00%)   (0.00%)     0.68  
[11/26 01:04:38    227s] #  MET2          5(0.38%)      3(0.23%)   (0.60%)     0.53  
[11/26 01:04:38    227s] #  MET3          2(0.15%)      2(0.15%)   (0.30%)     0.46  
[11/26 01:04:38    227s] #  MET4          0(0.00%)      0(0.00%)   (0.00%)     0.28  
[11/26 01:04:38    227s] #  METTP         0(0.00%)      0(0.00%)   (0.00%)     0.20  
[11/26 01:04:38    227s] #  METTPL        0(0.00%)      0(0.00%)   (0.00%)     0.01  
[11/26 01:04:38    227s] #  ------------------------------------------------------------
[11/26 01:04:38    227s] #     Total      7(0.10%)      5(0.07%)   (0.17%)
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[11/26 01:04:38    227s] #  Overflow after GR: 0.06% H + 0.11% V
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.99 [12]--
[11/26 01:04:38    227s] ### cal_base_flow starts on Wed Nov 26 01:04:38 2025 with memory = 4140.08 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### init_flow_edge starts on Wed Nov 26 01:04:38 2025 with memory = 4140.08 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.00 [12]--
[11/26 01:04:38    227s] ### cal_flow starts on Wed Nov 26 01:04:38 2025 with memory = 4140.07 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.99 [12]--
[11/26 01:04:38    227s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.00 [12]--
[11/26 01:04:38    227s] ### generate_cong_map_content starts on Wed Nov 26 01:04:38 2025 with memory = 4140.07 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### Sync with Inovus CongMap starts on Wed Nov 26 01:04:38 2025 with memory = 4140.06 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] #Hotspot report including placement blocked areas
[11/26 01:04:38    227s] OPERPROF: Starting HotSpotCal at level 1, MEM:5876.8M, EPOCH TIME: 1764111878.908420
[11/26 01:04:38    227s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/26 01:04:38    227s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/26 01:04:38    227s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/26 01:04:38    227s] [hotspot] |     MET1(H)    |              1.00 |              2.00 |    35.84   197.12    53.76   215.03 |
[11/26 01:04:38    227s] [hotspot] |     MET2(V)    |              0.00 |              0.00 |   (none)                            |
[11/26 01:04:38    227s] [hotspot] |     MET3(H)    |              0.00 |              0.00 |   (none)                            |
[11/26 01:04:38    227s] [hotspot] |     MET4(V)    |              0.00 |              0.00 |   (none)                            |
[11/26 01:04:38    227s] [hotspot] |    METTP(H)    |              0.00 |              0.00 |   (none)                            |
[11/26 01:04:38    227s] [hotspot] |   METTPL(V)    |              0.00 |              0.00 |   (none)                            |
[11/26 01:04:38    227s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/26 01:04:38    227s] [hotspot] |      worst     |   (MET1)     1.00 |   (MET1)     2.00 |                                     |
[11/26 01:04:38    227s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/26 01:04:38    227s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[11/26 01:04:38    227s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/26 01:04:38    227s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 01:04:38    227s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/26 01:04:38    227s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 01:04:38    227s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.039, MEM:5877.8M, EPOCH TIME: 1764111878.947058
[11/26 01:04:38    227s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.04 [12]--
[11/26 01:04:38    227s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.04 [12]--
[11/26 01:04:38    227s] ### update starts on Wed Nov 26 01:04:38 2025 with memory = 4139.32 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] #Complete Global Routing.
[11/26 01:04:38    227s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:04:38    227s] #Total wire length = 91451 um.
[11/26 01:04:38    227s] #Total half perimeter of net bounding box = 76133 um.
[11/26 01:04:38    227s] #Total wire length on LAYER MET1 = 42 um.
[11/26 01:04:38    227s] #Total wire length on LAYER MET2 = 29196 um.
[11/26 01:04:38    227s] #Total wire length on LAYER MET3 = 38295 um.
[11/26 01:04:38    227s] #Total wire length on LAYER MET4 = 18451 um.
[11/26 01:04:38    227s] #Total wire length on LAYER METTP = 5410 um.
[11/26 01:04:38    227s] #Total wire length on LAYER METTPL = 57 um.
[11/26 01:04:38    227s] #Total number of vias = 13951
[11/26 01:04:38    227s] #Up-Via Summary (total 13951):
[11/26 01:04:38    227s] #           
[11/26 01:04:38    227s] #-----------------------
[11/26 01:04:38    227s] # MET1             7343
[11/26 01:04:38    227s] # MET2             4957
[11/26 01:04:38    227s] # MET3             1442
[11/26 01:04:38    227s] # MET4              207
[11/26 01:04:38    227s] # METTP               2
[11/26 01:04:38    227s] #-----------------------
[11/26 01:04:38    227s] #                 13951 
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] #Total number of involved regular nets 587
[11/26 01:04:38    227s] #Maximum src to sink distance  618.0
[11/26 01:04:38    227s] #Average of max src_to_sink distance  78.0
[11/26 01:04:38    227s] #Average of ave src_to_sink distance  52.5
[11/26 01:04:38    227s] ### update cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.33 [12]--
[11/26 01:04:38    227s] ### report_overcon starts on Wed Nov 26 01:04:38 2025 with memory = 4144.69 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.00 [12]--
[11/26 01:04:38    227s] ### report_overcon starts on Wed Nov 26 01:04:38 2025 with memory = 4144.69 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] #Max overcon = 2 tracks.
[11/26 01:04:38    227s] #Total overcon = 0.17%.
[11/26 01:04:38    227s] #Worst layer Gcell overcon rate = 0.30%.
[11/26 01:04:38    227s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.00 [12]--
[11/26 01:04:38    227s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --1.06 [12]--
[11/26 01:04:38    227s] ### global_route design signature (17): route=1062068674 net_attr=2126066144
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] #Global routing statistics:
[11/26 01:04:38    227s] #Cpu time = 00:00:02
[11/26 01:04:38    227s] #Elapsed time = 00:00:02
[11/26 01:04:38    227s] #Increased memory = 6.47 (MB)
[11/26 01:04:38    227s] #Total memory = 4138.98 (MB)
[11/26 01:04:38    227s] #Peak memory = 4463.13 (MB)
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] #Finished global routing on Wed Nov 26 01:04:38 2025
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] #
[11/26 01:04:38    227s] ### Time Record (Global Routing) is uninstalled.
[11/26 01:04:38    227s] ### Time Record (Data Preparation) is installed.
[11/26 01:04:38    227s] ### Time Record (Data Preparation) is uninstalled.
[11/26 01:04:38    227s] ### track-assign external-init starts on Wed Nov 26 01:04:38 2025 with memory = 4138.68 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### Time Record (Track Assignment) is installed.
[11/26 01:04:38    227s] ### Time Record (Track Assignment) is uninstalled.
[11/26 01:04:38    227s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.97 [12]--
[11/26 01:04:38    227s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4138.68 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### track-assign engine-init starts on Wed Nov 26 01:04:38 2025 with memory = 4138.68 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] ### Time Record (Track Assignment) is installed.
[11/26 01:04:38    227s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.4 GB --0.94 [12]--
[11/26 01:04:38    227s] ### track-assign core-engine starts on Wed Nov 26 01:04:38 2025 with memory = 4138.81 (MB), peak = 4463.13 (MB)
[11/26 01:04:38    227s] #Start Track Assignment.
[11/26 01:04:39    227s] #Done with 3193 horizontal wires in 1 hboxes and 3275 vertical wires in 2 hboxes.
[11/26 01:04:39    228s] #Done with 595 horizontal wires in 1 hboxes and 589 vertical wires in 2 hboxes.
[11/26 01:04:39    228s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
[11/26 01:04:39    228s] #
[11/26 01:04:39    228s] #Track assignment summary:
[11/26 01:04:39    228s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/26 01:04:39    228s] #------------------------------------------------------------------------
[11/26 01:04:39    228s] # MET1          30.27 	  0.00%  	  0.00% 	  0.00%
[11/26 01:04:39    228s] # MET2       27756.76 	  0.04%  	  0.00% 	  0.01%
[11/26 01:04:39    228s] # MET3       34137.82 	  0.09%  	  0.00% 	  0.01%
[11/26 01:04:39    228s] # MET4       15181.42 	  0.01%  	  0.00% 	  0.00%
[11/26 01:04:39    228s] # METTP       5425.03 	  0.02%  	  0.00% 	  0.00%
[11/26 01:04:39    228s] # METTPL        63.41 	  0.00%  	  0.00% 	  0.00%
[11/26 01:04:39    228s] #------------------------------------------------------------------------
[11/26 01:04:39    228s] # All       82594.70  	  0.05% 	  0.00% 	  0.00%
[11/26 01:04:39    228s] #Complete Track Assignment.
[11/26 01:04:39    228s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:04:39    228s] #Total wire length = 89656 um.
[11/26 01:04:39    228s] #Total half perimeter of net bounding box = 76133 um.
[11/26 01:04:39    228s] #Total wire length on LAYER MET1 = 29 um.
[11/26 01:04:39    228s] #Total wire length on LAYER MET2 = 28645 um.
[11/26 01:04:39    228s] #Total wire length on LAYER MET3 = 37370 um.
[11/26 01:04:39    228s] #Total wire length on LAYER MET4 = 18170 um.
[11/26 01:04:39    228s] #Total wire length on LAYER METTP = 5384 um.
[11/26 01:04:39    228s] #Total wire length on LAYER METTPL = 57 um.
[11/26 01:04:39    228s] #Total number of vias = 13951
[11/26 01:04:39    228s] #Up-Via Summary (total 13951):
[11/26 01:04:39    228s] #           
[11/26 01:04:39    228s] #-----------------------
[11/26 01:04:39    228s] # MET1             7343
[11/26 01:04:39    228s] # MET2             4957
[11/26 01:04:39    228s] # MET3             1442
[11/26 01:04:39    228s] # MET4              207
[11/26 01:04:39    228s] # METTP               2
[11/26 01:04:39    228s] #-----------------------
[11/26 01:04:39    228s] #                 13951 
[11/26 01:04:39    228s] #
[11/26 01:04:39    228s] ### track_assign design signature (20): route=400305142
[11/26 01:04:39    228s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:4.1 GB, peak:4.4 GB --1.01 [12]--
[11/26 01:04:39    228s] ### Time Record (Track Assignment) is uninstalled.
[11/26 01:04:39    228s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4140.83 (MB), peak = 4463.13 (MB)
[11/26 01:04:39    228s] #
[11/26 01:04:39    228s] #number of short segments in preferred routing layers
[11/26 01:04:39    228s] #	
[11/26 01:04:39    228s] #	
[11/26 01:04:39    228s] #
[11/26 01:04:39    228s] #Start post global route fixing for timing critical nets ...
[11/26 01:04:39    228s] #
[11/26 01:04:39    228s] ### update_timing_after_routing starts on Wed Nov 26 01:04:39 2025 with memory = 4140.83 (MB), peak = 4463.13 (MB)
[11/26 01:04:39    228s] ### Time Record (Timing Data Generation) is installed.
[11/26 01:04:39    228s] #* Updating design timing data...
[11/26 01:04:39    228s] #Extracting RC...
[11/26 01:04:39    228s] Un-suppress "**WARN ..." messages.
[11/26 01:04:39    228s] #
[11/26 01:04:39    228s] #Start tQuantus RC extraction...
[11/26 01:04:39    228s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[11/26 01:04:39    228s] #Extract in track assign mode
[11/26 01:04:39    228s] #Start building rc corner(s)...
[11/26 01:04:39    228s] #Number of RC Corner = 3
[11/26 01:04:39    228s] #Corner MIN_RC /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Min/qrcTechFile -40.000000 (real) 
[11/26 01:04:39    228s] #Corner MAX_RC /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Max/qrcTechFile 175.000000 (real) 
[11/26 01:04:39    228s] #Corner TYP_RC /mnt/apps/prebuilt/EDA/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Typ/qrcTechFile 25.000000 (real) 
[11/26 01:04:39    228s] #MET1 -> MET1 (1)
[11/26 01:04:39    228s] #MET2 -> MET2 (2)
[11/26 01:04:39    228s] #MET3 -> MET3 (3)
[11/26 01:04:39    228s] #MET4 -> MET4 (4)
[11/26 01:04:39    228s] #METTP -> METTP (5)
[11/26 01:04:39    228s] #METTPL -> METTPL (6)
[11/26 01:04:39    228s] #SADV_On
[11/26 01:04:39    228s] # Corner(s) : 
[11/26 01:04:39    228s] #MIN_RC [-40.00] 
[11/26 01:04:39    228s] #MAX_RC [175.00] 
[11/26 01:04:39    228s] #TYP_RC [25.00]
[11/26 01:04:40    228s] # Corner id: 0
[11/26 01:04:40    228s] # Layout Scale: 1.000000
[11/26 01:04:40    228s] # Has Metal Fill model: yes
[11/26 01:04:40    228s] # Temperature was set
[11/26 01:04:40    228s] # Temperature : -40.000000
[11/26 01:04:40    228s] # Ref. Temp   : 27.000000
[11/26 01:04:40    228s] # Corner id: 1
[11/26 01:04:40    228s] # Layout Scale: 1.000000
[11/26 01:04:40    228s] # Has Metal Fill model: yes
[11/26 01:04:40    228s] # Temperature was set
[11/26 01:04:40    228s] # Temperature : 175.000000
[11/26 01:04:40    228s] # Ref. Temp   : 27.000000
[11/26 01:04:40    228s] # Corner id: 2
[11/26 01:04:40    228s] # Layout Scale: 1.000000
[11/26 01:04:40    228s] # Has Metal Fill model: yes
[11/26 01:04:40    228s] # Temperature was set
[11/26 01:04:40    228s] # Temperature : 25.000000
[11/26 01:04:40    228s] # Ref. Temp   : 27.000000
[11/26 01:04:40    228s] #SADV_Off
[11/26 01:04:40    228s] #total pattern=56 [18, 441]
[11/26 01:04:40    228s] #Generating the tQuantus model file automatically.
[11/26 01:04:40    228s] #num_tile=4296 avg_aspect_ratio=0.946140 
[11/26 01:04:40    228s] #Vertical num_row 23 per_row= 180 halo= 165000 
[11/26 01:04:40    228s] #hor_num_col = 126 final aspect_ratio= 0.314763
[11/26 01:04:55    239s] #Build RC corners: cpu time = 00:00:11, elapsed time = 00:00:16, memory = 4167.74 (MB), peak = 4463.13 (MB)
[11/26 01:04:57    240s] #Finish check_net_pin_list step Enter extract
[11/26 01:04:57    240s] #Start init net ripin tree building
[11/26 01:04:57    240s] #Finish init net ripin tree building
[11/26 01:04:57    240s] #Cpu time = 00:00:00
[11/26 01:04:57    240s] #Elapsed time = 00:00:00
[11/26 01:04:57    240s] #Increased memory = 0.00 (MB)
[11/26 01:04:57    240s] #Total memory = 4181.11 (MB)
[11/26 01:04:57    240s] #Peak memory = 4463.13 (MB)
[11/26 01:04:57    240s] #Using multithreading with 12 threads.
[11/26 01:04:57    240s] #begin processing metal fill model file
[11/26 01:04:57    240s] #end processing metal fill model file
[11/26 01:04:57    240s] ### track-assign external-init starts on Wed Nov 26 01:04:57 2025 with memory = 4181.11 (MB), peak = 4463.13 (MB)
[11/26 01:04:57    240s] ### Time Record (Track Assignment) is installed.
[11/26 01:04:57    240s] ### Time Record (Track Assignment) is uninstalled.
[11/26 01:04:57    240s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --0.95 [12]--
[11/26 01:04:57    240s] ### track-assign engine-init starts on Wed Nov 26 01:04:57 2025 with memory = 4181.11 (MB), peak = 4463.13 (MB)
[11/26 01:04:57    240s] ### Time Record (Track Assignment) is installed.
[11/26 01:04:57    240s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --0.94 [12]--
[11/26 01:04:57    240s] #
[11/26 01:04:57    240s] #Start Post Track Assignment Wire Spread.
[11/26 01:04:57    241s] #Done with 551 horizontal wires in 1 hboxes and 614 vertical wires in 2 hboxes.
[11/26 01:04:57    241s] #Complete Post Track Assignment Wire Spread.
[11/26 01:04:57    241s] #
[11/26 01:04:57    241s] ### Time Record (Track Assignment) is uninstalled.
[11/26 01:04:57    241s] #Length limit = 200 pitches
[11/26 01:04:57    241s] #opt mode = 2
[11/26 01:04:57    241s] #Finish check_net_pin_list step Fix net pin list
[11/26 01:04:57    241s] #Start generate extraction boxes.
[11/26 01:04:57    241s] #
[11/26 01:04:57    241s] #Extract using 30 x 30 Hboxes
[11/26 01:04:57    241s] #3x3 initial hboxes
[11/26 01:04:57    241s] #Use area based hbox pruning.
[11/26 01:04:57    241s] #0/0 hboxes pruned.
[11/26 01:04:57    241s] #Complete generating extraction boxes.
[11/26 01:04:57    241s] #Extract 4 hboxes with 12 threads on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
[11/26 01:04:57    241s] #Process 0 special clock nets for rc extraction
[11/26 01:04:57    241s] #Total 1923 nets were built. 7 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/26 01:04:58    242s] #Run Statistics for Extraction:
[11/26 01:04:58    242s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[11/26 01:04:58    242s] #   Increased memory =    61.62 (MB), total memory =  4244.06 (MB), peak memory =  4463.13 (MB)
[11/26 01:04:58    242s] #
[11/26 01:04:58    242s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[11/26 01:04:58    242s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4200.59 (MB), peak = 4463.13 (MB)
[11/26 01:04:58    242s] #RC Statistics: 0 Res, 6527 Ground Cap, 2982 XCap (Edge to Edge)
[11/26 01:04:58    242s] #Register nets and terms for rcdb /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d
[11/26 01:04:58    242s] #Finish registering nets and terms for rcdb.
[11/26 01:04:58    242s] #Start writing RC data.
[11/26 01:04:58    242s] #Finish writing RC data
[11/26 01:04:58    242s] #Finish writing rcdb with 14413 nodes, 12490 edges, and 8308 xcaps
[11/26 01:04:58    242s] #7 inserted nodes are removed
[11/26 01:04:58    242s] ### track-assign external-init starts on Wed Nov 26 01:04:58 2025 with memory = 4201.74 (MB), peak = 4463.13 (MB)
[11/26 01:04:58    242s] ### Time Record (Track Assignment) is installed.
[11/26 01:04:58    242s] ### Time Record (Track Assignment) is uninstalled.
[11/26 01:04:58    242s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --0.84 [12]--
[11/26 01:04:58    242s] ### track-assign engine-init starts on Wed Nov 26 01:04:58 2025 with memory = 4201.74 (MB), peak = 4463.13 (MB)
[11/26 01:04:58    242s] ### Time Record (Track Assignment) is installed.
[11/26 01:04:58    242s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --0.70 [12]--
[11/26 01:04:58    242s] #Remove Post Track Assignment Wire Spread
[11/26 01:04:58    242s] ### Time Record (Track Assignment) is uninstalled.
[11/26 01:04:58    242s] Restoring parasitic data from file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d' ...
[11/26 01:04:58    242s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d' for reading (mem: 6029.094M)
[11/26 01:04:58    242s] Reading RCDB with compressed RC data.
[11/26 01:04:58    242s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d' for content verification (mem: 6029.094M)
[11/26 01:04:58    242s] Reading RCDB with compressed RC data.
[11/26 01:04:58    242s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d': 0 access done (mem: 6029.094M)
[11/26 01:04:58    242s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d': 0 access done (mem: 6029.094M)
[11/26 01:04:58    242s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 6029.094M)
[11/26 01:04:58    242s] Following multi-corner parasitics specified:
[11/26 01:04:58    242s] 	/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d (rcdb)
[11/26 01:04:58    242s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d' for reading (mem: 6029.094M)
[11/26 01:04:58    242s] Reading RCDB with compressed RC data.
[11/26 01:04:58    242s] 		Cell I2CAndMemory has rcdb /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d specified
[11/26 01:04:58    242s] Cell I2CAndMemory, hinst 
[11/26 01:04:58    242s] processing rcdb (/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d) for hinst (top) of cell (I2CAndMemory);
[11/26 01:04:58    242s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/nr527567_VSP1KA.rcdb.d': 0 access done (mem: 6093.094M)
[11/26 01:04:58    242s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5993.094M)
[11/26 01:04:58    242s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_4qCQ8p.rcdb.d/I2CAndMemory.rcdb.d' for reading (mem: 5993.094M)
[11/26 01:04:58    242s] Reading RCDB with compressed RC data.
[11/26 01:04:59    243s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_4qCQ8p.rcdb.d/I2CAndMemory.rcdb.d': 0 access done (mem: 5993.094M)
[11/26 01:04:59    243s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=5993.094M)
[11/26 01:04:59    243s] Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:01.0 mem: 5993.094M)
[11/26 01:04:59    243s] #
[11/26 01:04:59    243s] #Restore RCDB.
[11/26 01:04:59    243s] ### track-assign external-init starts on Wed Nov 26 01:04:59 2025 with memory = 4200.66 (MB), peak = 4463.13 (MB)
[11/26 01:04:59    243s] ### Time Record (Track Assignment) is installed.
[11/26 01:04:59    243s] ### Time Record (Track Assignment) is uninstalled.
[11/26 01:04:59    243s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --0.91 [12]--
[11/26 01:04:59    243s] ### track-assign engine-init starts on Wed Nov 26 01:04:59 2025 with memory = 4200.66 (MB), peak = 4463.13 (MB)
[11/26 01:04:59    243s] ### Time Record (Track Assignment) is installed.
[11/26 01:04:59    243s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --0.95 [12]--
[11/26 01:04:59    243s] #Remove Post Track Assignment Wire Spread
[11/26 01:04:59    243s] ### Time Record (Track Assignment) is uninstalled.
[11/26 01:04:59    243s] #
[11/26 01:04:59    243s] #Complete tQuantus RC extraction.
[11/26 01:04:59    243s] #Cpu time = 00:00:15
[11/26 01:04:59    243s] #Elapsed time = 00:00:20
[11/26 01:04:59    243s] #Increased memory = 57.06 (MB)
[11/26 01:04:59    243s] #Total memory = 4197.89 (MB)
[11/26 01:04:59    243s] #Peak memory = 4463.13 (MB)
[11/26 01:04:59    243s] #
[11/26 01:04:59    243s] Un-suppress "**WARN ..." messages.
[11/26 01:04:59    243s] #RC Extraction Completed...
[11/26 01:04:59    243s] ### update_timing starts on Wed Nov 26 01:04:59 2025 with memory = 4197.89 (MB), peak = 4463.13 (MB)
[11/26 01:04:59    243s] AAE_INFO: switching -siAware from false to true ...
[11/26 01:04:59    243s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/26 01:04:59    243s] ### generate_timing_data starts on Wed Nov 26 01:04:59 2025 with memory = 4179.77 (MB), peak = 4463.13 (MB)
[11/26 01:04:59    243s] #Reporting timing...
[11/26 01:04:59    243s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[11/26 01:04:59    243s] ### report_timing starts on Wed Nov 26 01:04:59 2025 with memory = 4191.02 (MB), peak = 4463.13 (MB)
[11/26 01:05:00    246s] ### report_timing cpu:00:00:02, real:00:00:01, mem:4.1 GB, peak:4.4 GB --2.02 [12]--
[11/26 01:05:00    246s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 125.000 (ns)
[11/26 01:05:00    246s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4183.71 (MB), peak = 4463.13 (MB)
[11/26 01:05:00    246s] #Library Standard Delay: 97.60ps
[11/26 01:05:00    246s] #Slack threshold: 0.00ps
[11/26 01:05:00    246s] ### generate_net_cdm_timing starts on Wed Nov 26 01:05:00 2025 with memory = 4183.71 (MB), peak = 4463.13 (MB)
[11/26 01:05:00    246s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.82 [12]--
[11/26 01:05:00    246s] #*** Analyzed 0 timing critical paths, and collected 0.
[11/26 01:05:00    246s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.71 (MB), peak = 4463.13 (MB)
[11/26 01:05:00    246s] ### Use bna from skp: 0
[11/26 01:05:00    246s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4185.15 (MB), peak = 4463.13 (MB)
[11/26 01:05:00    246s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[11/26 01:05:00    246s] Worst slack reported in the design = 61.437786 (late)
[11/26 01:05:00    246s] *** writeDesignTiming (0:00:00.2) ***
[11/26 01:05:00    246s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4185.40 (MB), peak = 4463.13 (MB)
[11/26 01:05:01    246s] Un-suppress "**WARN ..." messages.
[11/26 01:05:01    246s] ### generate_timing_data cpu:00:00:03, real:00:00:02, mem:4.1 GB, peak:4.4 GB --1.82 [12]--
[11/26 01:05:01    246s] #Number of victim nets: 0
[11/26 01:05:01    246s] #Number of aggressor nets: 0
[11/26 01:05:01    246s] #Number of weak nets: 0
[11/26 01:05:01    246s] #Number of critical nets: 0
[11/26 01:05:01    246s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/26 01:05:01    246s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/26 01:05:01    246s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/26 01:05:01    246s] #Total number of nets: 1923
[11/26 01:05:01    246s] ### update_timing cpu:00:00:03, real:00:00:02, mem:4.1 GB, peak:4.4 GB --1.82 [12]--
[11/26 01:05:01    246s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 01:05:01    246s] ### update_timing_after_routing cpu:00:00:18, real:00:00:21, mem:4.1 GB, peak:4.4 GB --0.86 [12]--
[11/26 01:05:01    246s] #Total number of significant detoured timing critical nets is 0
[11/26 01:05:01    246s] #Total number of selected detoured timing critical nets is 0
[11/26 01:05:01    246s] #
[11/26 01:05:01    246s] #----------------------------------------------------
[11/26 01:05:01    246s] # Summary of active signal nets routing constraints
[11/26 01:05:01    246s] #+--------------------------+-----------+
[11/26 01:05:01    246s] #+--------------------------+-----------+
[11/26 01:05:01    246s] #
[11/26 01:05:01    246s] #----------------------------------------------------
[11/26 01:05:01    246s] ### run_free_timing_graph starts on Wed Nov 26 01:05:01 2025 with memory = 4188.81 (MB), peak = 4463.13 (MB)
[11/26 01:05:01    246s] ### Time Record (Timing Data Generation) is installed.
[11/26 01:05:01    247s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 01:05:01    247s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --0.97 [12]--
[11/26 01:05:01    247s] ### run_build_timing_graph starts on Wed Nov 26 01:05:01 2025 with memory = 4200.60 (MB), peak = 4463.13 (MB)
[11/26 01:05:01    247s] ### Time Record (Timing Data Generation) is installed.
[11/26 01:05:01    247s] Current (total cpu=0:04:07, real=0:03:51, peak res=4463.1M, current mem=3926.4M)
[11/26 01:05:01    247s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3936.9M, current mem=3936.9M)
[11/26 01:05:01    247s] Current (total cpu=0:04:08, real=0:03:51, peak res=4463.1M, current mem=3936.9M)
[11/26 01:05:02    247s] Current (total cpu=0:04:08, real=0:03:52, peak res=4463.1M, current mem=3936.9M)
[11/26 01:05:02    247s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3937.3M, current mem=3937.3M)
[11/26 01:05:02    247s] Current (total cpu=0:04:08, real=0:03:52, peak res=4463.1M, current mem=3937.3M)
[11/26 01:05:02    247s] Current (total cpu=0:04:08, real=0:03:52, peak res=4463.1M, current mem=3937.3M)
[11/26 01:05:02    247s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3937.7M, current mem=3937.7M)
[11/26 01:05:02    247s] Current (total cpu=0:04:08, real=0:03:52, peak res=4463.1M, current mem=3937.7M)
[11/26 01:05:02    247s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 01:05:02    247s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:3.8 GB, peak:4.4 GB --0.99 [12]--
[11/26 01:05:02    247s] ### track-assign external-init starts on Wed Nov 26 01:05:02 2025 with memory = 3937.82 (MB), peak = 4463.13 (MB)
[11/26 01:05:02    247s] ### Time Record (Track Assignment) is installed.
[11/26 01:05:02    247s] ### Time Record (Track Assignment) is uninstalled.
[11/26 01:05:02    247s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.99 [12]--
[11/26 01:05:02    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3937.82 (MB), peak = 4463.13 (MB)
[11/26 01:05:02    247s] #* Importing design timing data...
[11/26 01:05:02    247s] #Number of victim nets: 0
[11/26 01:05:02    247s] #Number of aggressor nets: 0
[11/26 01:05:02    247s] #Number of weak nets: 0
[11/26 01:05:02    247s] #Number of critical nets: 0
[11/26 01:05:02    247s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/26 01:05:02    247s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/26 01:05:02    247s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/26 01:05:02    247s] #Total number of nets: 1923
[11/26 01:05:02    247s] ### track-assign engine-init starts on Wed Nov 26 01:05:02 2025 with memory = 3937.82 (MB), peak = 4463.13 (MB)
[11/26 01:05:02    247s] ### Time Record (Track Assignment) is installed.
[11/26 01:05:02    247s] #
[11/26 01:05:02    247s] #timing driven effort level: 3
[11/26 01:05:02    247s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --1.29 [12]--
[11/26 01:05:02    247s] ### track-assign core-engine starts on Wed Nov 26 01:05:02 2025 with memory = 3938.07 (MB), peak = 4463.13 (MB)
[11/26 01:05:02    247s] #Start Track Assignment With Timing Driven.
[11/26 01:05:02    248s] #Done with 99 horizontal wires in 1 hboxes and 114 vertical wires in 2 hboxes.
[11/26 01:05:02    248s] #Done with 24 horizontal wires in 1 hboxes and 40 vertical wires in 2 hboxes.
[11/26 01:05:02    248s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
[11/26 01:05:02    248s] #
[11/26 01:05:02    248s] #Track assignment summary:
[11/26 01:05:02    248s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/26 01:05:02    248s] #------------------------------------------------------------------------
[11/26 01:05:02    248s] # MET1          30.27 	  0.00%  	  0.00% 	  0.00%
[11/26 01:05:02    248s] # MET2       27718.68 	  0.02%  	  0.00% 	  0.00%
[11/26 01:05:02    248s] # MET3       34154.62 	  0.06%  	  0.00% 	  0.01%
[11/26 01:05:02    248s] # MET4       15179.18 	  0.02%  	  0.00% 	  0.01%
[11/26 01:05:02    248s] # METTP       5422.35 	  0.02%  	  0.00% 	  0.00%
[11/26 01:05:02    248s] # METTPL        63.41 	  0.00%  	  0.00% 	  0.00%
[11/26 01:05:02    248s] #------------------------------------------------------------------------
[11/26 01:05:02    248s] # All       82568.50  	  0.03% 	  0.00% 	  0.00%
[11/26 01:05:02    248s] #Complete Track Assignment With Timing Driven.
[11/26 01:05:02    248s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:02    248s] #Total wire length = 89646 um.
[11/26 01:05:02    248s] #Total half perimeter of net bounding box = 76133 um.
[11/26 01:05:02    248s] #Total wire length on LAYER MET1 = 29 um.
[11/26 01:05:02    248s] #Total wire length on LAYER MET2 = 28607 um.
[11/26 01:05:02    248s] #Total wire length on LAYER MET3 = 37405 um.
[11/26 01:05:02    248s] #Total wire length on LAYER MET4 = 18166 um.
[11/26 01:05:02    248s] #Total wire length on LAYER METTP = 5381 um.
[11/26 01:05:02    248s] #Total wire length on LAYER METTPL = 57 um.
[11/26 01:05:02    248s] #Total number of vias = 13951
[11/26 01:05:02    248s] #Up-Via Summary (total 13951):
[11/26 01:05:02    248s] #           
[11/26 01:05:02    248s] #-----------------------
[11/26 01:05:02    248s] # MET1             7343
[11/26 01:05:02    248s] # MET2             4957
[11/26 01:05:02    248s] # MET3             1442
[11/26 01:05:02    248s] # MET4              207
[11/26 01:05:02    248s] # METTP               2
[11/26 01:05:02    248s] #-----------------------
[11/26 01:05:02    248s] #                 13951 
[11/26 01:05:02    248s] #
[11/26 01:05:02    248s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.4 GB --1.02 [12]--
[11/26 01:05:02    248s] ### Time Record (Track Assignment) is uninstalled.
[11/26 01:05:02    248s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.70 (MB), peak = 4463.13 (MB)
[11/26 01:05:02    248s] #
[11/26 01:05:02    248s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/26 01:05:02    248s] #Cpu time = 00:00:31
[11/26 01:05:02    248s] #Elapsed time = 00:00:32
[11/26 01:05:02    248s] #Increased memory = -111.46 (MB)
[11/26 01:05:02    248s] #Total memory = 3939.70 (MB)
[11/26 01:05:02    248s] #Peak memory = 4463.13 (MB)
[11/26 01:05:02    248s] #Using multithreading with 12 threads.
[11/26 01:05:02    248s] ### Time Record (Detail Routing) is installed.
[11/26 01:05:02    248s] #Start reading timing information from file .timing_file_527567.tif.gz ...
[11/26 01:05:02    248s] #Read in timing information for 300 ports, 1863 instances from timing file .timing_file_527567.tif.gz.
[11/26 01:05:02    248s] ### drc_pitch = 11000 ( 11.0000 um) drc_range = 5505 (  5.5050 um) route_pitch = 8510 (  8.5100 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[11/26 01:05:02    248s] #
[11/26 01:05:02    248s] #Start Detail Routing..
[11/26 01:05:02    248s] #start initial detail routing ...
[11/26 01:05:02    248s] ### Design has 0 dirty nets, 2354 dirty-areas)
[11/26 01:05:08    268s] #   number of violations = 5
[11/26 01:05:08    268s] #
[11/26 01:05:08    268s] #    By Layer and Type :
[11/26 01:05:08    268s] #	         MetSpc    Short   Totals
[11/26 01:05:08    268s] #	MET1          0        0        0
[11/26 01:05:08    268s] #	MET2          1        4        5
[11/26 01:05:08    268s] #	Totals        1        4        5
[11/26 01:05:08    268s] #284 out of 1863 instances (15.2%) need to be verified(marked ipoed), dirty area = 5.6%.
[11/26 01:05:08    268s] #81.7% of the total area is being checked for drcs
[11/26 01:05:08    270s] #81.7% of the total area was checked
[11/26 01:05:08    270s] ### Routing stats: routing = 100.00% dirty-area = 93.98%
[11/26 01:05:08    270s] #   number of violations = 5
[11/26 01:05:08    270s] #
[11/26 01:05:08    270s] #    By Layer and Type :
[11/26 01:05:08    270s] #	         MetSpc    Short   Totals
[11/26 01:05:08    270s] #	MET1          0        0        0
[11/26 01:05:08    270s] #	MET2          1        4        5
[11/26 01:05:08    270s] #	Totals        1        4        5
[11/26 01:05:08    270s] #cpu time = 00:00:22, elapsed time = 00:00:06, memory = 4006.88 (MB), peak = 4463.13 (MB)
[11/26 01:05:08    270s] #start 1st optimization iteration ...
[11/26 01:05:09    270s] ### Routing stats: routing = 100.00% dirty-area = 93.98%
[11/26 01:05:09    270s] #   number of violations = 4
[11/26 01:05:09    270s] #
[11/26 01:05:09    270s] #    By Layer and Type :
[11/26 01:05:09    270s] #	          Short   Totals
[11/26 01:05:09    270s] #	MET1          0        0
[11/26 01:05:09    270s] #	MET2          4        4
[11/26 01:05:09    270s] #	Totals        4        4
[11/26 01:05:09    270s] #    number of process antenna violations = 36
[11/26 01:05:09    270s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4001.73 (MB), peak = 4463.13 (MB)
[11/26 01:05:09    270s] #start 2nd optimization iteration ...
[11/26 01:05:09    271s] ### Routing stats: routing = 100.00% dirty-area = 93.98%
[11/26 01:05:09    271s] #   number of violations = 5
[11/26 01:05:09    271s] #
[11/26 01:05:09    271s] #    By Layer and Type :
[11/26 01:05:09    271s] #	         MetSpc    Short   Totals
[11/26 01:05:09    271s] #	MET1          0        0        0
[11/26 01:05:09    271s] #	MET2          1        4        5
[11/26 01:05:09    271s] #	Totals        1        4        5
[11/26 01:05:09    271s] #    number of process antenna violations = 36
[11/26 01:05:09    271s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4000.83 (MB), peak = 4463.13 (MB)
[11/26 01:05:09    271s] #start 3rd optimization iteration ...
[11/26 01:05:09    271s] ### Routing stats: routing = 100.00% dirty-area = 93.98%
[11/26 01:05:09    271s] #   number of violations = 0
[11/26 01:05:09    271s] #    number of process antenna violations = 36
[11/26 01:05:09    271s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.68 (MB), peak = 4463.13 (MB)
[11/26 01:05:09    271s] #Complete Detail Routing.
[11/26 01:05:09    271s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:09    271s] #Total wire length = 97779 um.
[11/26 01:05:09    271s] #Total half perimeter of net bounding box = 76133 um.
[11/26 01:05:09    271s] #Total wire length on LAYER MET1 = 4218 um.
[11/26 01:05:09    271s] #Total wire length on LAYER MET2 = 34213 um.
[11/26 01:05:09    271s] #Total wire length on LAYER MET3 = 36163 um.
[11/26 01:05:09    271s] #Total wire length on LAYER MET4 = 18215 um.
[11/26 01:05:09    271s] #Total wire length on LAYER METTP = 4882 um.
[11/26 01:05:09    271s] #Total wire length on LAYER METTPL = 87 um.
[11/26 01:05:09    271s] #Total number of vias = 14443
[11/26 01:05:09    271s] #Total number of multi-cut vias = 9106 ( 63.0%)
[11/26 01:05:09    271s] #Total number of single cut vias = 5337 ( 37.0%)
[11/26 01:05:09    271s] #Up-Via Summary (total 14443):
[11/26 01:05:09    271s] #                   single-cut          multi-cut      Total
[11/26 01:05:09    271s] #-----------------------------------------------------------
[11/26 01:05:09    271s] # MET1            2593 ( 34.9%)      4831 ( 65.1%)       7424
[11/26 01:05:09    271s] # MET2            1979 ( 36.2%)      3487 ( 63.8%)       5466
[11/26 01:05:09    271s] # MET3             736 ( 53.3%)       646 ( 46.7%)       1382
[11/26 01:05:09    271s] # MET4              29 ( 17.2%)       140 ( 82.8%)        169
[11/26 01:05:09    271s] # METTP              0 (  0.0%)         2 (100.0%)          2
[11/26 01:05:09    271s] #-----------------------------------------------------------
[11/26 01:05:09    271s] #                 5337 ( 37.0%)      9106 ( 63.0%)      14443 
[11/26 01:05:09    271s] #
[11/26 01:05:09    271s] #Total number of DRC violations = 0
[11/26 01:05:09    271s] ### Time Record (Detail Routing) is uninstalled.
[11/26 01:05:09    271s] #Cpu time = 00:00:23
[11/26 01:05:09    271s] #Elapsed time = 00:00:07
[11/26 01:05:09    271s] #Increased memory = 59.95 (MB)
[11/26 01:05:09    271s] #Total memory = 3999.64 (MB)
[11/26 01:05:09    271s] #Peak memory = 4463.13 (MB)
[11/26 01:05:09    271s] ### Time Record (Antenna Fixing) is installed.
[11/26 01:05:09    271s] #
[11/26 01:05:09    271s] #start routing for process antenna violation fix ...
[11/26 01:05:09    271s] ### drc_pitch = 11000 ( 11.0000 um) drc_range = 5505 (  5.5050 um) route_pitch = 8510 (  8.5100 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[11/26 01:05:09    271s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '240' on M1. As a result, an RC of wire width '230' is being used instead. This may cause some accuracy degradation.
[11/26 01:05:09    271s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '380' on M5. As a result, an RC of wire width '440' is being used instead. This may cause some accuracy degradation.
[11/26 01:05:09    271s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '3450' on M6. As a result, an RC of wire width '3000' is being used instead. This may cause some accuracy degradation.
[11/26 01:05:09    272s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3996.19 (MB), peak = 4463.13 (MB)
[11/26 01:05:09    272s] #
[11/26 01:05:09    272s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:09    272s] #Total wire length = 97805 um.
[11/26 01:05:09    272s] #Total half perimeter of net bounding box = 76133 um.
[11/26 01:05:09    272s] #Total wire length on LAYER MET1 = 4218 um.
[11/26 01:05:09    272s] #Total wire length on LAYER MET2 = 34117 um.
[11/26 01:05:09    272s] #Total wire length on LAYER MET3 = 36165 um.
[11/26 01:05:09    272s] #Total wire length on LAYER MET4 = 18278 um.
[11/26 01:05:09    272s] #Total wire length on LAYER METTP = 4906 um.
[11/26 01:05:09    272s] #Total wire length on LAYER METTPL = 119 um.
[11/26 01:05:09    272s] #Total number of vias = 14509
[11/26 01:05:09    272s] #Total number of multi-cut vias = 9106 ( 62.8%)
[11/26 01:05:09    272s] #Total number of single cut vias = 5403 ( 37.2%)
[11/26 01:05:09    272s] #Up-Via Summary (total 14509):
[11/26 01:05:09    272s] #                   single-cut          multi-cut      Total
[11/26 01:05:09    272s] #-----------------------------------------------------------
[11/26 01:05:09    272s] # MET1            2593 ( 34.9%)      4831 ( 65.1%)       7424
[11/26 01:05:09    272s] # MET2            1991 ( 36.3%)      3487 ( 63.7%)       5478
[11/26 01:05:09    272s] # MET3             748 ( 53.7%)       646 ( 46.3%)       1394
[11/26 01:05:09    272s] # MET4              67 ( 32.4%)       140 ( 67.6%)        207
[11/26 01:05:09    272s] # METTP              4 ( 66.7%)         2 ( 33.3%)          6
[11/26 01:05:09    272s] #-----------------------------------------------------------
[11/26 01:05:09    272s] #                 5403 ( 37.2%)      9106 ( 62.8%)      14509 
[11/26 01:05:09    272s] #
[11/26 01:05:09    272s] #Total number of DRC violations = 0
[11/26 01:05:09    272s] #Total number of process antenna violations = 2
[11/26 01:05:09    272s] #Total number of net violated process antenna rule = 2
[11/26 01:05:09    272s] #
[11/26 01:05:09    272s] #
[11/26 01:05:09    272s] # start diode insertion for process antenna violation fix ...
[11/26 01:05:09    272s] # output diode eco list to '.nano_eco_diode.list38'.
[11/26 01:05:09    272s] #
[11/26 01:05:09    272s] OPERPROF: Starting DPlace-Init at level 1, MEM:5704.5M, EPOCH TIME: 1764111909.674284
[11/26 01:05:09    272s] Processing tracks to init pin-track alignment.
[11/26 01:05:09    272s] z: 2, totalTracks: 1
[11/26 01:05:09    272s] z: 4, totalTracks: 1
[11/26 01:05:09    272s] z: 6, totalTracks: 1
[11/26 01:05:09    272s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:05:09    272s] All LLGs are deleted
[11/26 01:05:09    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:09    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:09    272s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5704.5M, EPOCH TIME: 1764111909.684551
[11/26 01:05:09    272s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5704.5M, EPOCH TIME: 1764111909.685736
[11/26 01:05:09    272s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5704.5M, EPOCH TIME: 1764111909.686284
[11/26 01:05:09    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:09    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:09    272s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5864.5M, EPOCH TIME: 1764111909.690959
[11/26 01:05:09    272s] Max number of tech site patterns supported in site array is 256.
[11/26 01:05:09    272s] Core basic site is core_hd
[11/26 01:05:09    272s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5864.5M, EPOCH TIME: 1764111909.746218
[11/26 01:05:09    272s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 01:05:09    272s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 01:05:09    272s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.011, MEM:5896.5M, EPOCH TIME: 1764111909.757059
[11/26 01:05:09    272s] SiteArray: non-trimmed site array dimensions = 58 x 520
[11/26 01:05:09    272s] SiteArray: use 225,280 bytes
[11/26 01:05:09    272s] SiteArray: current memory after site array memory allocation 5896.5M
[11/26 01:05:09    272s] SiteArray: FP blocked sites are writable
[11/26 01:05:09    272s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:05:09    272s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:5864.5M, EPOCH TIME: 1764111909.765154
[11/26 01:05:09    272s] Process 1068 wires and vias for routing blockage analysis
[11/26 01:05:09    272s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.031, REAL:0.018, MEM:5896.5M, EPOCH TIME: 1764111909.783151
[11/26 01:05:09    272s] SiteArray: number of non floorplan blocked sites for llg default is 30160
[11/26 01:05:09    272s] Atter site array init, number of instance map data is 0.
[11/26 01:05:09    272s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.096, MEM:5896.5M, EPOCH TIME: 1764111909.786827
[11/26 01:05:09    272s] 
[11/26 01:05:09    272s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:09    272s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.117, REAL:0.103, MEM:5704.5M, EPOCH TIME: 1764111909.788877
[11/26 01:05:09    272s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5704.5M, EPOCH TIME: 1764111909.788952
[11/26 01:05:09    272s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:5704.5M, EPOCH TIME: 1764111909.793817
[11/26 01:05:09    272s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5704.5MB).
[11/26 01:05:09    272s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.135, REAL:0.121, MEM:5704.5M, EPOCH TIME: 1764111909.794857
[11/26 01:05:09    272s] # ** Added 2 diode instances.
[11/26 01:05:09    272s] # Distance statistics from ideal location:
[11/26 01:05:09    272s] #     Max (X+Y): 1.400 microns
[11/26 01:05:09    272s] #    Mean (X+Y): 1.400 microns
[11/26 01:05:09    272s] #
[11/26 01:05:09    272s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5704.5M, EPOCH TIME: 1764111909.800208
[11/26 01:05:09    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1865).
[11/26 01:05:09    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:09    272s] All LLGs are deleted
[11/26 01:05:09    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:09    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:09    272s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5704.5M, EPOCH TIME: 1764111909.803259
[11/26 01:05:09    272s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5704.5M, EPOCH TIME: 1764111909.804317
[11/26 01:05:09    272s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.009, MEM:5704.5M, EPOCH TIME: 1764111909.808725
[11/26 01:05:09    272s] # 2 diode(s) added
[11/26 01:05:09    272s] # 0 old filler cell(s) deleted
[11/26 01:05:09    272s] # 0 new filler cell(s) added
[11/26 01:05:09    272s] #
[11/26 01:05:09    272s] ### after diode insertion design signature (46): cell=612763091 placement=1745346816
[11/26 01:05:10    273s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '240' on M1. As a result, an RC of wire width '230' is being used instead. This may cause some accuracy degradation.
[11/26 01:05:10    273s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '380' on M5. As a result, an RC of wire width '440' is being used instead. This may cause some accuracy degradation.
[11/26 01:05:10    273s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '3450' on M6. As a result, an RC of wire width '3000' is being used instead. This may cause some accuracy degradation.
[11/26 01:05:11    274s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3998.80 (MB), peak = 4463.13 (MB)
[11/26 01:05:11    274s] #
[11/26 01:05:11    274s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:11    274s] #Total wire length = 97808 um.
[11/26 01:05:11    274s] #Total half perimeter of net bounding box = 76135 um.
[11/26 01:05:11    274s] #Total wire length on LAYER MET1 = 4222 um.
[11/26 01:05:11    274s] #Total wire length on LAYER MET2 = 34117 um.
[11/26 01:05:11    274s] #Total wire length on LAYER MET3 = 36165 um.
[11/26 01:05:11    274s] #Total wire length on LAYER MET4 = 18278 um.
[11/26 01:05:11    274s] #Total wire length on LAYER METTP = 4906 um.
[11/26 01:05:11    274s] #Total wire length on LAYER METTPL = 119 um.
[11/26 01:05:11    274s] #Total number of vias = 14509
[11/26 01:05:11    274s] #Total number of multi-cut vias = 9106 ( 62.8%)
[11/26 01:05:11    274s] #Total number of single cut vias = 5403 ( 37.2%)
[11/26 01:05:11    274s] #Up-Via Summary (total 14509):
[11/26 01:05:11    274s] #                   single-cut          multi-cut      Total
[11/26 01:05:11    274s] #-----------------------------------------------------------
[11/26 01:05:11    274s] # MET1            2593 ( 34.9%)      4831 ( 65.1%)       7424
[11/26 01:05:11    274s] # MET2            1991 ( 36.3%)      3487 ( 63.7%)       5478
[11/26 01:05:11    274s] # MET3             748 ( 53.7%)       646 ( 46.3%)       1394
[11/26 01:05:11    274s] # MET4              67 ( 32.4%)       140 ( 67.6%)        207
[11/26 01:05:11    274s] # METTP              4 ( 66.7%)         2 ( 33.3%)          6
[11/26 01:05:11    274s] #-----------------------------------------------------------
[11/26 01:05:11    274s] #                 5403 ( 37.2%)      9106 ( 62.8%)      14509 
[11/26 01:05:11    274s] #
[11/26 01:05:11    274s] #Total number of DRC violations = 0
[11/26 01:05:11    274s] #Total number of process antenna violations = 0
[11/26 01:05:11    274s] #Total number of net violated process antenna rule = 0
[11/26 01:05:11    274s] #
[11/26 01:05:11    274s] #
[11/26 01:05:11    274s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:11    274s] #Total wire length = 97808 um.
[11/26 01:05:11    274s] #Total half perimeter of net bounding box = 76135 um.
[11/26 01:05:11    274s] #Total wire length on LAYER MET1 = 4222 um.
[11/26 01:05:11    274s] #Total wire length on LAYER MET2 = 34117 um.
[11/26 01:05:11    274s] #Total wire length on LAYER MET3 = 36165 um.
[11/26 01:05:11    274s] #Total wire length on LAYER MET4 = 18278 um.
[11/26 01:05:11    274s] #Total wire length on LAYER METTP = 4906 um.
[11/26 01:05:11    274s] #Total wire length on LAYER METTPL = 119 um.
[11/26 01:05:11    274s] #Total number of vias = 14509
[11/26 01:05:11    274s] #Total number of multi-cut vias = 9106 ( 62.8%)
[11/26 01:05:11    274s] #Total number of single cut vias = 5403 ( 37.2%)
[11/26 01:05:11    274s] #Up-Via Summary (total 14509):
[11/26 01:05:11    274s] #                   single-cut          multi-cut      Total
[11/26 01:05:11    274s] #-----------------------------------------------------------
[11/26 01:05:11    274s] # MET1            2593 ( 34.9%)      4831 ( 65.1%)       7424
[11/26 01:05:11    274s] # MET2            1991 ( 36.3%)      3487 ( 63.7%)       5478
[11/26 01:05:11    274s] # MET3             748 ( 53.7%)       646 ( 46.3%)       1394
[11/26 01:05:11    274s] # MET4              67 ( 32.4%)       140 ( 67.6%)        207
[11/26 01:05:11    274s] # METTP              4 ( 66.7%)         2 ( 33.3%)          6
[11/26 01:05:11    274s] #-----------------------------------------------------------
[11/26 01:05:11    274s] #                 5403 ( 37.2%)      9106 ( 62.8%)      14509 
[11/26 01:05:11    274s] #
[11/26 01:05:11    274s] #Total number of DRC violations = 0
[11/26 01:05:11    274s] #Total number of process antenna violations = 0
[11/26 01:05:11    274s] #Total number of net violated process antenna rule = 0
[11/26 01:05:11    274s] #
[11/26 01:05:11    274s] ### Time Record (Antenna Fixing) is uninstalled.
[11/26 01:05:11    274s] ### Time Record (Post Route Wire Spreading) is installed.
[11/26 01:05:11    274s] ### drc_pitch = 11000 ( 11.0000 um) drc_range = 5505 (  5.5050 um) route_pitch = 8510 (  8.5100 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[11/26 01:05:11    274s] #
[11/26 01:05:11    274s] #Start Post Route wire spreading..
[11/26 01:05:11    274s] ### drc_pitch = 11000 ( 11.0000 um) drc_range = 5505 (  5.5050 um) route_pitch = 8510 (  8.5100 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[11/26 01:05:11    274s] #
[11/26 01:05:11    274s] #Start DRC checking..
[11/26 01:05:11    275s] #   number of violations = 0
[11/26 01:05:11    275s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4018.22 (MB), peak = 4463.13 (MB)
[11/26 01:05:11    275s] #CELL_VIEW I2CAndMemory,init has no DRC violation.
[11/26 01:05:11    275s] #Total number of DRC violations = 0
[11/26 01:05:11    275s] #Total number of process antenna violations = 0
[11/26 01:05:11    275s] #Total number of net violated process antenna rule = 0
[11/26 01:05:11    275s] #
[11/26 01:05:11    275s] #Start data preparation for wire spreading...
[11/26 01:05:11    275s] #
[11/26 01:05:11    275s] #Data preparation is done on Wed Nov 26 01:05:11 2025
[11/26 01:05:11    275s] #
[11/26 01:05:11    275s] ### track-assign engine-init starts on Wed Nov 26 01:05:11 2025 with memory = 4018.22 (MB), peak = 4463.13 (MB)
[11/26 01:05:11    275s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.4 GB --0.85 [12]--
[11/26 01:05:11    275s] #
[11/26 01:05:11    275s] #Start Post Route Wire Spread.
[11/26 01:05:11    276s] #Done with 412 horizontal wires in 3 hboxes and 408 vertical wires in 3 hboxes.
[11/26 01:05:11    276s] #Complete Post Route Wire Spread.
[11/26 01:05:11    276s] #
[11/26 01:05:11    276s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:11    276s] #Total wire length = 98650 um.
[11/26 01:05:11    276s] #Total half perimeter of net bounding box = 76135 um.
[11/26 01:05:11    276s] #Total wire length on LAYER MET1 = 4249 um.
[11/26 01:05:11    276s] #Total wire length on LAYER MET2 = 34321 um.
[11/26 01:05:11    276s] #Total wire length on LAYER MET3 = 36527 um.
[11/26 01:05:11    276s] #Total wire length on LAYER MET4 = 18470 um.
[11/26 01:05:11    276s] #Total wire length on LAYER METTP = 4964 um.
[11/26 01:05:11    276s] #Total wire length on LAYER METTPL = 119 um.
[11/26 01:05:11    276s] #Total number of vias = 14509
[11/26 01:05:11    276s] #Total number of multi-cut vias = 9106 ( 62.8%)
[11/26 01:05:11    276s] #Total number of single cut vias = 5403 ( 37.2%)
[11/26 01:05:11    276s] #Up-Via Summary (total 14509):
[11/26 01:05:11    276s] #                   single-cut          multi-cut      Total
[11/26 01:05:11    276s] #-----------------------------------------------------------
[11/26 01:05:11    276s] # MET1            2593 ( 34.9%)      4831 ( 65.1%)       7424
[11/26 01:05:11    276s] # MET2            1991 ( 36.3%)      3487 ( 63.7%)       5478
[11/26 01:05:11    276s] # MET3             748 ( 53.7%)       646 ( 46.3%)       1394
[11/26 01:05:11    276s] # MET4              67 ( 32.4%)       140 ( 67.6%)        207
[11/26 01:05:11    276s] # METTP              4 ( 66.7%)         2 ( 33.3%)          6
[11/26 01:05:11    276s] #-----------------------------------------------------------
[11/26 01:05:11    276s] #                 5403 ( 37.2%)      9106 ( 62.8%)      14509 
[11/26 01:05:11    276s] #
[11/26 01:05:11    276s] ### drc_pitch = 11000 ( 11.0000 um) drc_range = 5505 (  5.5050 um) route_pitch = 8510 (  8.5100 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[11/26 01:05:11    276s] #
[11/26 01:05:11    276s] #Start DRC checking..
[11/26 01:05:12    277s] #   number of violations = 0
[11/26 01:05:12    277s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4018.23 (MB), peak = 4463.13 (MB)
[11/26 01:05:12    277s] #CELL_VIEW I2CAndMemory,init has no DRC violation.
[11/26 01:05:12    277s] #Total number of DRC violations = 0
[11/26 01:05:12    277s] #Total number of process antenna violations = 0
[11/26 01:05:12    277s] #Total number of net violated process antenna rule = 0
[11/26 01:05:12    277s] #   number of violations = 0
[11/26 01:05:12    277s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4017.46 (MB), peak = 4463.13 (MB)
[11/26 01:05:12    277s] #CELL_VIEW I2CAndMemory,init has no DRC violation.
[11/26 01:05:12    277s] #Total number of DRC violations = 0
[11/26 01:05:12    277s] #Total number of process antenna violations = 0
[11/26 01:05:12    277s] #Total number of net violated process antenna rule = 0
[11/26 01:05:12    277s] #Post Route wire spread is done.
[11/26 01:05:12    277s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/26 01:05:12    277s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:12    277s] #Total wire length = 98650 um.
[11/26 01:05:12    277s] #Total half perimeter of net bounding box = 76135 um.
[11/26 01:05:12    277s] #Total wire length on LAYER MET1 = 4249 um.
[11/26 01:05:12    277s] #Total wire length on LAYER MET2 = 34321 um.
[11/26 01:05:12    277s] #Total wire length on LAYER MET3 = 36527 um.
[11/26 01:05:12    277s] #Total wire length on LAYER MET4 = 18470 um.
[11/26 01:05:12    277s] #Total wire length on LAYER METTP = 4964 um.
[11/26 01:05:12    277s] #Total wire length on LAYER METTPL = 119 um.
[11/26 01:05:12    277s] #Total number of vias = 14509
[11/26 01:05:12    277s] #Total number of multi-cut vias = 9106 ( 62.8%)
[11/26 01:05:12    277s] #Total number of single cut vias = 5403 ( 37.2%)
[11/26 01:05:12    277s] #Up-Via Summary (total 14509):
[11/26 01:05:12    277s] #                   single-cut          multi-cut      Total
[11/26 01:05:12    277s] #-----------------------------------------------------------
[11/26 01:05:12    277s] # MET1            2593 ( 34.9%)      4831 ( 65.1%)       7424
[11/26 01:05:12    277s] # MET2            1991 ( 36.3%)      3487 ( 63.7%)       5478
[11/26 01:05:12    277s] # MET3             748 ( 53.7%)       646 ( 46.3%)       1394
[11/26 01:05:12    277s] # MET4              67 ( 32.4%)       140 ( 67.6%)        207
[11/26 01:05:12    277s] # METTP              4 ( 66.7%)         2 ( 33.3%)          6
[11/26 01:05:12    277s] #-----------------------------------------------------------
[11/26 01:05:12    277s] #                 5403 ( 37.2%)      9106 ( 62.8%)      14509 
[11/26 01:05:12    277s] #
[11/26 01:05:12    277s] #detailRoute Statistics:
[11/26 01:05:12    277s] #Cpu time = 00:00:30
[11/26 01:05:12    277s] #Elapsed time = 00:00:10
[11/26 01:05:12    277s] #Increased memory = 77.68 (MB)
[11/26 01:05:12    277s] #Total memory = 4017.37 (MB)
[11/26 01:05:12    277s] #Peak memory = 4463.13 (MB)
[11/26 01:05:12    277s] ### global_detail_route design signature (74): route=1974930307 flt_obj=0 vio=1905142130 shield_wire=1
[11/26 01:05:12    277s] ### Time Record (DB Export) is installed.
[11/26 01:05:12    277s] ### export design design signature (75): route=1974930307 fixed_route=536737730 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1209228626 dirty_area=0 del_dirty_area=0 cell=612763091 placement=1745346816 pin_access=2118628798 inst_pattern=1
[11/26 01:05:12    278s] #	no debugging net set
[11/26 01:05:12    278s] ### Time Record (DB Export) is uninstalled.
[11/26 01:05:12    278s] ### Time Record (Post Callback) is installed.
[11/26 01:05:12    278s] ### Time Record (Post Callback) is uninstalled.
[11/26 01:05:12    278s] #
[11/26 01:05:12    278s] #globalDetailRoute statistics:
[11/26 01:05:12    278s] #Cpu time = 00:01:06
[11/26 01:05:12    278s] #Elapsed time = 00:00:46
[11/26 01:05:12    278s] #Increased memory = 60.26 (MB)
[11/26 01:05:12    278s] #Total memory = 3947.04 (MB)
[11/26 01:05:12    278s] #Peak memory = 4463.13 (MB)
[11/26 01:05:12    278s] #Number of warnings = 2
[11/26 01:05:12    278s] #Total number of warnings = 6
[11/26 01:05:12    278s] #Number of fails = 0
[11/26 01:05:12    278s] #Total number of fails = 0
[11/26 01:05:12    278s] #Complete globalDetailRoute on Wed Nov 26 01:05:12 2025
[11/26 01:05:12    278s] #
[11/26 01:05:12    278s] ### import design signature (76): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2118628798 inst_pattern=1
[11/26 01:05:12    278s] ### Time Record (globalDetailRoute) is uninstalled.
[11/26 01:05:12    278s] % End globalDetailRoute (date=11/26 01:05:12, total cpu=0:01:06, real=0:00:46.0, peak res=4463.1M, current mem=3925.4M)
[11/26 01:05:12    278s] #***Restoring views
[11/26 01:05:12    278s] #Default setup view is reset to PVT_1_80_V_WC_VIEW.
[11/26 01:05:12    278s] #Default setup view is reset to PVT_1_80_V_WC_VIEW.
[11/26 01:05:12    278s] AAE_INFO: Post Route call back at the end of routeDesign
[11/26 01:05:12    278s] #routeDesign: cpu time = 00:01:06, elapsed time = 00:00:46, memory = 3896.56 (MB), peak = 4463.13 (MB)
[11/26 01:05:12    278s] 
[11/26 01:05:12    278s] *** Summary of all messages that are not suppressed in this session:
[11/26 01:05:12    278s] Severity  ID               Count  Summary                                  
[11/26 01:05:12    278s] WARNING   IMPEXT-6140          9  The RC table is not interpolated for wir...
[11/26 01:05:12    278s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/26 01:05:12    278s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/26 01:05:12    278s] *** Message Summary: 12 warning(s), 0 error(s)
[11/26 01:05:12    278s] 
[11/26 01:05:12    278s] ### Time Record (routeDesign) is uninstalled.
[11/26 01:05:12    278s] ### 
[11/26 01:05:12    278s] ###   Scalability Statistics
[11/26 01:05:12    278s] ### 
[11/26 01:05:12    278s] ### --------------------------------+----------------+----------------+----------------+
[11/26 01:05:12    278s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/26 01:05:12    278s] ### --------------------------------+----------------+----------------+----------------+
[11/26 01:05:12    278s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:12    278s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:12    278s] ###   Timing Data Generation        |        00:00:25|        00:00:27|             0.9|
[11/26 01:05:12    278s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:12    278s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:12    278s] ###   Cell Pin Access               |        00:00:02|        00:00:01|             1.0|
[11/26 01:05:12    278s] ###   Data Preparation              |        00:00:06|        00:00:06|             1.0|
[11/26 01:05:12    278s] ###   Global Routing                |        00:00:02|        00:00:02|             1.1|
[11/26 01:05:12    278s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[11/26 01:05:12    278s] ###   Detail Routing                |        00:00:23|        00:00:07|             3.5|
[11/26 01:05:12    278s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.5|
[11/26 01:05:12    278s] ###   Post Route Wire Spreading     |        00:00:04|        00:00:01|             2.9|
[11/26 01:05:12    278s] ###   Entire Command                |        00:01:06|        00:00:46|             1.4|
[11/26 01:05:12    278s] ### --------------------------------+----------------+----------------+----------------+
[11/26 01:05:12    278s] ### 
[11/26 01:05:12    278s] #% End routeDesign (date=11/26 01:05:12, total cpu=0:01:06, real=0:00:46.0, peak res=4463.1M, current mem=3896.6M)
[11/26 01:05:12    278s] <CMD> setDelayCalMode -engine aae -SIAware true
[11/26 01:05:12    278s] AAE_INFO: switching -siAware from false to true ...
[11/26 01:05:12    278s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/26 01:05:12    278s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[11/26 01:05:12    278s] <CMD> optDesign -postRoute -setup -hold -outDir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/NRoute_Opt_Design/
[11/26 01:05:12    278s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3896.6M, totSessionCpu=0:04:38 **
[11/26 01:05:12    278s] *** optDesign #2 [begin] : totSession cpu/real = 0:04:38.3/0:03:58.5 (1.2), mem = 5400.4M
[11/26 01:05:12    278s] Info: 12 threads available for lower-level modules during optimization.
[11/26 01:05:12    278s] GigaOpt running with 12 threads.
[11/26 01:05:12    278s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:04:38.3/0:03:58.5 (1.2), mem = 5400.4M
[11/26 01:05:12    278s] **INFO: User settings:
[11/26 01:05:12    278s] setNanoRouteMode -drouteFixAntenna                              true
[11/26 01:05:12    278s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[11/26 01:05:12    278s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[11/26 01:05:12    278s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[11/26 01:05:12    278s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[11/26 01:05:12    278s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/26 01:05:12    278s] setNanoRouteMode -grouteExpTdStdDelay                           97.6
[11/26 01:05:12    278s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[11/26 01:05:12    278s] setNanoRouteMode -routeAntennaCellName                          {ANTENNACELLN2HD ANTENNACELLNP2HD ANTENNACELLP2HD}
[11/26 01:05:12    278s] setNanoRouteMode -routeBottomRoutingLayer                       1
[11/26 01:05:12    278s] setNanoRouteMode -routeInsertAntennaDiode                       true
[11/26 01:05:12    278s] setNanoRouteMode -routeTopRoutingLayer                          6
[11/26 01:05:12    278s] setNanoRouteMode -routeWithEco                                  false
[11/26 01:05:12    278s] setNanoRouteMode -routeWithSiDriven                             true
[11/26 01:05:12    278s] setNanoRouteMode -routeWithTimingDriven                         true
[11/26 01:05:12    278s] setNanoRouteMode -timingEngine                                  {}
[11/26 01:05:12    278s] setDesignMode -process                                          180
[11/26 01:05:12    278s] setExtractRCMode -coupling_c_th                                 3
[11/26 01:05:12    278s] setExtractRCMode -engine                                        preRoute
[11/26 01:05:12    278s] setExtractRCMode -relative_c_th                                 0.03
[11/26 01:05:12    278s] setExtractRCMode -total_c_th                                    5
[11/26 01:05:12    278s] setUsefulSkewMode -ecoRoute                                     false
[11/26 01:05:12    278s] setUsefulSkewMode -maxAllowedDelay                              1
[11/26 01:05:12    278s] setUsefulSkewMode -noBoundary                                   false
[11/26 01:05:12    278s] setDelayCalMode -enable_high_fanout                             true
[11/26 01:05:12    278s] setDelayCalMode -engine                                         aae
[11/26 01:05:12    278s] setDelayCalMode -ignoreNetLoad                                  false
[11/26 01:05:12    278s] setDelayCalMode -SIAware                                        true
[11/26 01:05:12    278s] setDelayCalMode -socv_accuracy_mode                             low
[11/26 01:05:12    278s] setOptMode -activeSetupViews                                    { PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW }
[11/26 01:05:12    278s] setOptMode -autoSetupViews                                      { PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW}
[11/26 01:05:12    278s] setOptMode -autoTDGRSetupViews                                  { PVT_1_80_V_WC_VIEW}
[11/26 01:05:12    278s] setOptMode -drcMargin                                           0
[11/26 01:05:12    278s] setOptMode -fixDrc                                              true
[11/26 01:05:12    278s] setOptMode -optimizeFF                                          true
[11/26 01:05:12    278s] setOptMode -placementSetupViews                                 { PVT_1_80_V_WC_VIEW  }
[11/26 01:05:12    278s] setOptMode -preserveAllSequential                               false
[11/26 01:05:12    278s] setOptMode -setupTargetSlack                                    0
[11/26 01:05:12    278s] setSIMode -separate_delta_delay_on_data                         true
[11/26 01:05:12    278s] setPlaceMode -place_detail_check_route                          false
[11/26 01:05:12    278s] setPlaceMode -place_detail_preserve_routing                     true
[11/26 01:05:12    278s] setPlaceMode -place_detail_remove_affected_routing              false
[11/26 01:05:12    278s] setPlaceMode -place_detail_swap_eeq_cells                       false
[11/26 01:05:12    278s] setPlaceMode -place_global_clock_gate_aware                     true
[11/26 01:05:12    278s] setPlaceMode -place_global_cong_effort                          high
[11/26 01:05:12    278s] setPlaceMode -place_global_ignore_scan                          true
[11/26 01:05:12    278s] setPlaceMode -place_global_ignore_spare                         false
[11/26 01:05:12    278s] setPlaceMode -place_global_module_aware_spare                   false
[11/26 01:05:12    278s] setPlaceMode -place_global_place_io_pins                        true
[11/26 01:05:12    278s] setPlaceMode -place_global_reorder_scan                         true
[11/26 01:05:12    278s] setPlaceMode -powerDriven                                       false
[11/26 01:05:12    278s] setPlaceMode -timingDriven                                      true
[11/26 01:05:12    278s] setAnalysisMode -analysisType                                   onChipVariation
[11/26 01:05:12    278s] setAnalysisMode -checkType                                      setup
[11/26 01:05:12    278s] setAnalysisMode -clkSrcPath                                     true
[11/26 01:05:12    278s] setAnalysisMode -clockPropagation                               sdcControl
[11/26 01:05:12    278s] setAnalysisMode -cppr                                           both
[11/26 01:05:12    278s] setAnalysisMode -usefulSkew                                     true
[11/26 01:05:12    278s] 
[11/26 01:05:12    278s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/26 01:05:12    278s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/26 01:05:12    278s] Need call spDPlaceInit before registerPrioInstLoc.
[11/26 01:05:12    278s] OPERPROF: Starting DPlace-Init at level 1, MEM:5562.9M, EPOCH TIME: 1764111912.957816
[11/26 01:05:12    278s] Processing tracks to init pin-track alignment.
[11/26 01:05:12    278s] z: 2, totalTracks: 1
[11/26 01:05:12    278s] z: 4, totalTracks: 1
[11/26 01:05:12    278s] z: 6, totalTracks: 1
[11/26 01:05:12    278s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:05:12    278s] All LLGs are deleted
[11/26 01:05:12    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:12    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:12    278s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5562.9M, EPOCH TIME: 1764111912.967906
[11/26 01:05:12    278s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5562.9M, EPOCH TIME: 1764111912.969086
[11/26 01:05:12    278s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5562.9M, EPOCH TIME: 1764111912.969604
[11/26 01:05:12    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:12    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:12    278s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5754.9M, EPOCH TIME: 1764111912.975610
[11/26 01:05:12    278s] Max number of tech site patterns supported in site array is 256.
[11/26 01:05:12    278s] Core basic site is core_hd
[11/26 01:05:13    278s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5754.9M, EPOCH TIME: 1764111913.031212
[11/26 01:05:13    278s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:05:13    278s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:05:13    278s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.010, MEM:5754.9M, EPOCH TIME: 1764111913.040827
[11/26 01:05:13    278s] Fast DP-INIT is on for default
[11/26 01:05:13    278s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 01:05:13    278s] Atter site array init, number of instance map data is 0.
[11/26 01:05:13    278s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.073, REAL:0.071, MEM:5754.9M, EPOCH TIME: 1764111913.046824
[11/26 01:05:13    278s] 
[11/26 01:05:13    278s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:13    278s] OPERPROF:     Starting CMU at level 3, MEM:5754.9M, EPOCH TIME: 1764111913.047818
[11/26 01:05:13    278s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.007, MEM:5754.9M, EPOCH TIME: 1764111913.054902
[11/26 01:05:13    278s] 
[11/26 01:05:13    278s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 01:05:13    278s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:5562.9M, EPOCH TIME: 1764111913.056032
[11/26 01:05:13    278s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5562.9M, EPOCH TIME: 1764111913.056112
[11/26 01:05:13    278s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.006, MEM:5562.9M, EPOCH TIME: 1764111913.061879
[11/26 01:05:13    278s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=5562.9MB).
[11/26 01:05:13    278s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.109, REAL:0.105, MEM:5562.9M, EPOCH TIME: 1764111913.062988
[11/26 01:05:13    278s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5562.9M, EPOCH TIME: 1764111913.063596
[11/26 01:05:13    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:13    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    278s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.013, MEM:5512.9M, EPOCH TIME: 1764111913.076297
[11/26 01:05:13    278s] Effort level <high> specified for reg2reg path_group
[11/26 01:05:13    278s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[11/26 01:05:13    278s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 4040.2M, totSessionCpu=0:04:39 **
[11/26 01:05:13    278s] Existing Dirty Nets : 0
[11/26 01:05:13    278s] New Signature Flow (optDesignCheckOptions) ....
[11/26 01:05:13    278s] #Taking db snapshot
[11/26 01:05:13    278s] #Taking db snapshot ... done
[11/26 01:05:13    278s] OPERPROF: Starting checkPlace at level 1, MEM:5514.9M, EPOCH TIME: 1764111913.201643
[11/26 01:05:13    278s] Processing tracks to init pin-track alignment.
[11/26 01:05:13    278s] z: 2, totalTracks: 1
[11/26 01:05:13    278s] z: 4, totalTracks: 1
[11/26 01:05:13    278s] z: 6, totalTracks: 1
[11/26 01:05:13    278s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:05:13    278s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5514.9M, EPOCH TIME: 1764111913.209425
[11/26 01:05:13    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    278s] 
[11/26 01:05:13    278s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:13    278s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.068, REAL:0.069, MEM:5522.9M, EPOCH TIME: 1764111913.278768
[11/26 01:05:13    278s] Begin checking placement ... (start mem=5514.9M, init mem=5522.9M)
[11/26 01:05:13    278s] Begin checking exclusive groups violation ...
[11/26 01:05:13    278s] There are 0 groups to check, max #box is 0, total #box is 0
[11/26 01:05:13    278s] Finished checking exclusive groups violations. Found 0 Vio.
[11/26 01:05:13    278s] 
[11/26 01:05:13    278s] Running CheckPlace using 12 threads!...
[11/26 01:05:13    279s] 
[11/26 01:05:13    279s] ...checkPlace MT is done!
[11/26 01:05:13    279s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5522.9M, EPOCH TIME: 1764111913.297265
[11/26 01:05:13    279s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:5522.9M, EPOCH TIME: 1764111913.298690
[11/26 01:05:13    279s] *info: Placed = 1865           (Fixed = 7)
[11/26 01:05:13    279s] *info: Unplaced = 0           
[11/26 01:05:13    279s] Placement Density:75.55%(57166/75665)
[11/26 01:05:13    279s] Placement Density (including fixed std cells):75.55%(57166/75665)
[11/26 01:05:13    279s] All LLGs are deleted
[11/26 01:05:13    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1865).
[11/26 01:05:13    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    279s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5522.9M, EPOCH TIME: 1764111913.302493
[11/26 01:05:13    279s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5522.9M, EPOCH TIME: 1764111913.303541
[11/26 01:05:13    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    279s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=5522.9M)
[11/26 01:05:13    279s] OPERPROF: Finished checkPlace at level 1, CPU:0.119, REAL:0.105, MEM:5522.9M, EPOCH TIME: 1764111913.306612
[11/26 01:05:13    279s]  Initial DC engine is -> aae
[11/26 01:05:13    279s]  
[11/26 01:05:13    279s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/26 01:05:13    279s]  
[11/26 01:05:13    279s]  
[11/26 01:05:13    279s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/26 01:05:13    279s]  
[11/26 01:05:13    279s] Reset EOS DB
[11/26 01:05:13    279s] Ignoring AAE DB Resetting ...
[11/26 01:05:13    279s]  Set Options for AAE Based Opt flow 
[11/26 01:05:13    279s] *** optDesign -postRoute ***
[11/26 01:05:13    279s] DRC Margin: user margin 0.0; extra margin 0
[11/26 01:05:13    279s] Setup Target Slack: user slack 0
[11/26 01:05:13    279s] Hold Target Slack: user slack 0
[11/26 01:05:13    279s] Opt: RC extraction mode changed to 'detail'
[11/26 01:05:13    279s] All LLGs are deleted
[11/26 01:05:13    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    279s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:5522.9M, EPOCH TIME: 1764111913.326768
[11/26 01:05:13    279s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:5522.9M, EPOCH TIME: 1764111913.327790
[11/26 01:05:13    279s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5522.9M, EPOCH TIME: 1764111913.328324
[11/26 01:05:13    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    279s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:5682.9M, EPOCH TIME: 1764111913.333699
[11/26 01:05:13    279s] Max number of tech site patterns supported in site array is 256.
[11/26 01:05:13    279s] Core basic site is core_hd
[11/26 01:05:13    279s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:5682.9M, EPOCH TIME: 1764111913.388607
[11/26 01:05:13    279s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 01:05:13    279s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 01:05:13    279s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.010, MEM:5714.9M, EPOCH TIME: 1764111913.398838
[11/26 01:05:13    279s] Fast DP-INIT is on for default
[11/26 01:05:13    279s] Atter site array init, number of instance map data is 0.
[11/26 01:05:13    279s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.071, REAL:0.071, MEM:5714.9M, EPOCH TIME: 1764111913.404568
[11/26 01:05:13    279s] 
[11/26 01:05:13    279s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:13    279s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.079, REAL:0.078, MEM:5522.9M, EPOCH TIME: 1764111913.406493
[11/26 01:05:13    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:13    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:13    279s] Multi-VT timing optimization disabled based on library information.
[11/26 01:05:13    279s] 
[11/26 01:05:13    279s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:05:13    279s] Deleting Lib Analyzer.
[11/26 01:05:13    279s] 
[11/26 01:05:13    279s] TimeStamp Deleting Cell Server End ...
[11/26 01:05:13    279s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 01:05:13    279s] 
[11/26 01:05:13    279s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:05:13    279s] Summary for sequential cells identification: 
[11/26 01:05:13    279s]   Identified SBFF number: 128
[11/26 01:05:13    279s]   Identified MBFF number: 0
[11/26 01:05:13    279s]   Identified SB Latch number: 0
[11/26 01:05:13    279s]   Identified MB Latch number: 0
[11/26 01:05:13    279s]   Not identified SBFF number: 0
[11/26 01:05:13    279s]   Not identified MBFF number: 0
[11/26 01:05:13    279s]   Not identified SB Latch number: 0
[11/26 01:05:13    279s]   Not identified MB Latch number: 0
[11/26 01:05:13    279s]   Number of sequential cells which are not FFs: 94
[11/26 01:05:13    279s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:05:13    279s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:05:13    279s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:05:13    279s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:13    279s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:13    279s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:13    279s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:05:13    279s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:05:13    279s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:05:13    279s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:13    279s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:13    279s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:13    279s] TLC MultiMap info (StdDelay):
[11/26 01:05:13    279s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:05:13    279s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:05:13    279s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:05:13    279s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:05:13    279s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:05:13    279s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:05:13    279s]  Setting StdDelay to: 97.6ps
[11/26 01:05:13    279s] 
[11/26 01:05:13    279s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:05:13    279s] 
[11/26 01:05:13    279s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:05:13    279s] 
[11/26 01:05:13    279s] TimeStamp Deleting Cell Server End ...
[11/26 01:05:13    279s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.7 (1.3), totSession cpu/real = 0:04:39.2/0:03:59.2 (1.2), mem = 5522.9M
[11/26 01:05:13    279s] 
[11/26 01:05:13    279s] =============================================================================================
[11/26 01:05:13    279s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.35-s114_1
[11/26 01:05:13    279s] =============================================================================================
[11/26 01:05:13    279s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:05:13    279s] ---------------------------------------------------------------------------------------------
[11/26 01:05:13    279s] [ CellServerInit         ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 01:05:13    279s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:13    279s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:13    279s] [ CheckPlace             ]      1   0:00:00.1  (  15.3 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 01:05:13    279s] [ MISC                   ]          0:00:00.6  (  80.2 % )     0:00:00.6 /  0:00:00.8    1.4
[11/26 01:05:13    279s] ---------------------------------------------------------------------------------------------
[11/26 01:05:13    279s]  InitOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.9    1.3
[11/26 01:05:13    279s] ---------------------------------------------------------------------------------------------
[11/26 01:05:13    279s] 
[11/26 01:05:13    279s] ** INFO : this run is activating 'postRoute' automaton
[11/26 01:05:13    279s] **INFO: flowCheckPoint #1 InitialSummary
[11/26 01:05:13    279s] Extraction called for design 'I2CAndMemory' of instances=1865 and nets=1925 using extraction engine 'postRoute' at effort level 'low' .
[11/26 01:05:13    279s] PostRoute (effortLevel low) RC Extraction called for design I2CAndMemory.
[11/26 01:05:13    279s] RC Extraction called in multi-corner(3) mode.
[11/26 01:05:13    279s] Process corner(s) are loaded.
[11/26 01:05:13    279s]  Corner: MAX_RC
[11/26 01:05:13    279s]  Corner: TYP_RC
[11/26 01:05:13    279s]  Corner: MIN_RC
[11/26 01:05:13    279s] extractDetailRC Option : -outfile /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d  -extended
[11/26 01:05:13    279s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/26 01:05:13    279s]       RC Corner Indexes            0       1       2   
[11/26 01:05:13    279s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:05:13    279s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[11/26 01:05:13    279s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:05:13    279s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:05:13    279s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:05:13    279s] Shrink Factor                : 1.00000
[11/26 01:05:13    279s] 
[11/26 01:05:13    279s] Trim Metal Layers:
[11/26 01:05:13    279s] LayerId::1 widthSet size::5
[11/26 01:05:13    279s] LayerId::2 widthSet size::5
[11/26 01:05:13    279s] LayerId::3 widthSet size::5
[11/26 01:05:13    279s] LayerId::4 widthSet size::5
[11/26 01:05:13    279s] LayerId::5 widthSet size::5
[11/26 01:05:13    279s] LayerId::6 widthSet size::3
[11/26 01:05:13    279s] eee: pegSigSF::1.070000
[11/26 01:05:13    279s] Initializing multi-corner capacitance tables ... 
[11/26 01:05:13    279s] Initializing multi-corner resistance tables ...
[11/26 01:05:13    279s] eee: l::1 avDens::0.118471 usedTrk::530.748885 availTrk::4480.000000 sigTrk::530.748885
[11/26 01:05:13    279s] eee: l::2 avDens::0.197271 usedTrk::804.864706 availTrk::4080.000000 sigTrk::804.864706
[11/26 01:05:13    279s] eee: l::3 avDens::0.199566 usedTrk::878.088285 availTrk::4400.000000 sigTrk::878.088285
[11/26 01:05:13    279s] eee: l::4 avDens::0.105692 usedTrk::431.223439 availTrk::4080.000000 sigTrk::431.223439
[11/26 01:05:13    279s] eee: l::5 avDens::0.079955 usedTrk::169.503637 availTrk::2120.000000 sigTrk::169.503637
[11/26 01:05:13    279s] eee: l::6 avDens::0.259779 usedTrk::97.676876 availTrk::376.000000 sigTrk::97.676876
[11/26 01:05:13    279s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.273415 uaWl=1.000000 uaWlH=0.226509 aWlH=0.000000 lMod=0 pMax=0.847300 pMod=81 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:05:13    279s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 5514.9M)
[11/26 01:05:13    279s] Creating parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d' for storing RC.
[11/26 01:05:13    279s] Extracted 10.0066% (CPU Time= 0:00:00.2  MEM= 5566.9M)
[11/26 01:05:13    279s] Extracted 20.0088% (CPU Time= 0:00:00.2  MEM= 5566.9M)
[11/26 01:05:13    279s] Extracted 30.0066% (CPU Time= 0:00:00.2  MEM= 5566.9M)
[11/26 01:05:13    279s] Extracted 40.0088% (CPU Time= 0:00:00.2  MEM= 5566.9M)
[11/26 01:05:13    279s] Extracted 50.0066% (CPU Time= 0:00:00.2  MEM= 5566.9M)
[11/26 01:05:13    279s] Extracted 60.0088% (CPU Time= 0:00:00.2  MEM= 5566.9M)
[11/26 01:05:13    279s] Extracted 70.0066% (CPU Time= 0:00:00.3  MEM= 5566.9M)
[11/26 01:05:13    279s] Extracted 80.0088% (CPU Time= 0:00:00.3  MEM= 5566.9M)
[11/26 01:05:13    279s] Extracted 90.0066% (CPU Time= 0:00:00.3  MEM= 5566.9M)
[11/26 01:05:13    279s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 5566.9M)
[11/26 01:05:13    279s] Number of Extracted Resistors     : 37937
[11/26 01:05:13    279s] Number of Extracted Ground Cap.   : 39127
[11/26 01:05:13    279s] Number of Extracted Coupling Cap. : 78300
[11/26 01:05:13    279s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d' for reading (mem: 5534.898M)
[11/26 01:05:13    279s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/26 01:05:13    279s]  Corner: MAX_RC
[11/26 01:05:13    279s]  Corner: TYP_RC
[11/26 01:05:13    279s]  Corner: MIN_RC
[11/26 01:05:13    279s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 5534.9M)
[11/26 01:05:13    279s] Creating parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb_Filter.rcdb.d' for storing RC.
[11/26 01:05:14    279s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d': 1923 access done (mem: 5542.898M)
[11/26 01:05:14    279s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5542.898M)
[11/26 01:05:14    279s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d' for reading (mem: 5542.898M)
[11/26 01:05:14    279s] processing rcdb (/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d) for hinst (top) of cell (I2CAndMemory);
[11/26 01:05:14    280s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d': 0 access done (mem: 5542.898M)
[11/26 01:05:14    280s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=5542.898M)
[11/26 01:05:14    280s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 5542.898M)
[11/26 01:05:14    280s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d' for reading (mem: 5542.898M)
[11/26 01:05:14    280s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5542.9M)
[11/26 01:05:14    280s] 
[11/26 01:05:14    280s] Trim Metal Layers:
[11/26 01:05:14    280s] LayerId::1 widthSet size::5
[11/26 01:05:14    280s] LayerId::2 widthSet size::5
[11/26 01:05:14    280s] LayerId::3 widthSet size::5
[11/26 01:05:14    280s] LayerId::4 widthSet size::5
[11/26 01:05:14    280s] LayerId::5 widthSet size::5
[11/26 01:05:14    280s] LayerId::6 widthSet size::3
[11/26 01:05:14    280s] eee: pegSigSF::1.070000
[11/26 01:05:14    280s] Initializing multi-corner capacitance tables ... 
[11/26 01:05:14    280s] Initializing multi-corner resistance tables ...
[11/26 01:05:14    280s] eee: l::1 avDens::0.118471 usedTrk::530.748885 availTrk::4480.000000 sigTrk::530.748885
[11/26 01:05:14    280s] eee: l::2 avDens::0.197271 usedTrk::804.864706 availTrk::4080.000000 sigTrk::804.864706
[11/26 01:05:14    280s] eee: l::3 avDens::0.199566 usedTrk::878.088285 availTrk::4400.000000 sigTrk::878.088285
[11/26 01:05:14    280s] eee: l::4 avDens::0.105692 usedTrk::431.223439 availTrk::4080.000000 sigTrk::431.223439
[11/26 01:05:14    280s] eee: l::5 avDens::0.079955 usedTrk::169.503637 availTrk::2120.000000 sigTrk::169.503637
[11/26 01:05:14    280s] eee: l::6 avDens::0.259779 usedTrk::97.676876 availTrk::376.000000 sigTrk::97.676876
[11/26 01:05:14    280s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.273415 uaWl=1.000000 uaWlH=0.226509 aWlH=0.000000 lMod=0 pMax=0.847300 pMod=81 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:05:14    280s] AAE DB initialization (MEM=5581.05 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/26 01:05:14    280s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:04:40.3/0:04:00.5 (1.2), mem = 5581.1M
[11/26 01:05:14    280s] AAE_INFO: switching -siAware from true to false ...
[11/26 01:05:14    280s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[11/26 01:05:14    280s] Starting delay calculation for Hold views
[11/26 01:05:14    280s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 01:05:14    280s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[11/26 01:05:15    280s] AAE DB initialization (MEM=5581.05 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/26 01:05:15    280s] #################################################################################
[11/26 01:05:15    280s] # Design Stage: PostRoute
[11/26 01:05:15    280s] # Design Name: I2CAndMemory
[11/26 01:05:15    280s] # Design Mode: 180nm
[11/26 01:05:15    280s] # Analysis Mode: MMMC OCV 
[11/26 01:05:15    280s] # Parasitics Mode: SPEF/RCDB 
[11/26 01:05:15    280s] # Signoff Settings: SI Off 
[11/26 01:05:15    280s] #################################################################################
[11/26 01:05:15    280s] Topological Sorting (REAL = 0:00:00.0, MEM = 5581.1M, InitMEM = 5581.1M)
[11/26 01:05:15    280s] Calculate late delays in OCV mode...
[11/26 01:05:15    280s] Calculate early delays in OCV mode...
[11/26 01:05:15    280s] Calculate late delays in OCV mode...
[11/26 01:05:15    280s] Calculate early delays in OCV mode...
[11/26 01:05:15    280s] Start delay calculation (fullDC) (12 T). (MEM=5581.05)
[11/26 01:05:15    280s] *** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
[11/26 01:05:15    280s] Start AAE Lib Loading. (MEM=5601.06)
[11/26 01:05:15    280s] End AAE Lib Loading. (MEM=5629.68 CPU=0:00:00.1 Real=0:00:00.0)
[11/26 01:05:15    280s] End AAE Lib Interpolated Model. (MEM=5629.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:15    281s] Total number of fetched objects 1924
[11/26 01:05:15    282s] Total number of fetched objects 1924
[11/26 01:05:15    282s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:15    282s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:15    282s] End delay calculation. (MEM=6310.72 CPU=0:00:01.1 REAL=0:00:00.0)
[11/26 01:05:15    282s] End delay calculation (fullDC). (MEM=6310.72 CPU=0:00:01.7 REAL=0:00:00.0)
[11/26 01:05:15    282s] *** CDM Built up (cpu=0:00:01.7  real=0:00:00.0  mem= 6310.7M) ***
[11/26 01:05:15    282s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:04:43 mem=6438.7M)
[11/26 01:05:15    282s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.6 real=0:00:01.0 totSessionCpu=0:04:43 mem=6438.7M ***
[11/26 01:05:16    282s] AAE_INFO: switching -siAware from false to true ...
[11/26 01:05:16    283s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/26 01:05:16    283s] Starting delay calculation for Setup views
[11/26 01:05:16    283s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 01:05:16    283s] AAE_INFO: resetNetProps viewIdx 0 
[11/26 01:05:16    283s] AAE_INFO: resetNetProps viewIdx 1 
[11/26 01:05:16    283s] Starting SI iteration 1 using Infinite Timing Windows
[11/26 01:05:16    283s] #################################################################################
[11/26 01:05:16    283s] # Design Stage: PostRoute
[11/26 01:05:16    283s] # Design Name: I2CAndMemory
[11/26 01:05:16    283s] # Design Mode: 180nm
[11/26 01:05:16    283s] # Analysis Mode: MMMC OCV 
[11/26 01:05:16    283s] # Parasitics Mode: SPEF/RCDB 
[11/26 01:05:16    283s] # Signoff Settings: SI On 
[11/26 01:05:16    283s] #################################################################################
[11/26 01:05:16    283s] Topological Sorting (REAL = 0:00:00.0, MEM = 6225.2M, InitMEM = 6225.2M)
[11/26 01:05:16    283s] Setting infinite Tws ...
[11/26 01:05:16    283s] First Iteration Infinite Tw... 
[11/26 01:05:16    283s] Calculate early delays in OCV mode...
[11/26 01:05:16    283s] Calculate late delays in OCV mode...
[11/26 01:05:16    283s] Calculate early delays in OCV mode...
[11/26 01:05:16    283s] Calculate late delays in OCV mode...
[11/26 01:05:16    283s] Start delay calculation (fullDC) (12 T). (MEM=6225.23)
[11/26 01:05:16    283s] *** Calculating scaling factor for PVT_1_80_V_WC_LIBS libraries using the default operating condition of each library.
[11/26 01:05:16    283s] End AAE Lib Interpolated Model. (MEM=6237.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:16    284s] Total number of fetched objects 1924
[11/26 01:05:16    284s] AAE_INFO-618: Total number of nets in the design is 1925,  100.0 percent of the nets selected for SI analysis
[11/26 01:05:17    285s] Total number of fetched objects 1924
[11/26 01:05:17    285s] AAE_INFO-618: Total number of nets in the design is 1925,  100.0 percent of the nets selected for SI analysis
[11/26 01:05:17    285s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:17    285s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/26 01:05:17    285s] End delay calculation. (MEM=6340.61 CPU=0:00:01.6 REAL=0:00:01.0)
[11/26 01:05:17    285s] End delay calculation (fullDC). (MEM=6340.61 CPU=0:00:01.8 REAL=0:00:01.0)
[11/26 01:05:17    285s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 6340.6M) ***
[11/26 01:05:17    285s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6516.6M)
[11/26 01:05:17    285s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/26 01:05:17    285s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6516.6M)
[11/26 01:05:17    285s] 
[11/26 01:05:17    285s] Executing IPO callback for view pruning ..
[11/26 01:05:17    285s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:05:17    285s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:05:17    286s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:05:17    286s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:05:17    286s] Starting SI iteration 2
[11/26 01:05:17    286s] Calculate early delays in OCV mode...
[11/26 01:05:17    286s] Calculate late delays in OCV mode...
[11/26 01:05:17    286s] Calculate early delays in OCV mode...
[11/26 01:05:17    286s] Calculate late delays in OCV mode...
[11/26 01:05:17    286s] Start delay calculation (fullDC) (12 T). (MEM=6121.41)
[11/26 01:05:17    286s] End AAE Lib Interpolated Model. (MEM=6121.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:17    286s] Glitch Analysis: View PVT_1_80_V_WC_VIEW -- Total Number of Nets Skipped = 0. 
[11/26 01:05:17    286s] Glitch Analysis: View PVT_1_80_V_WC_VIEW -- Total Number of Nets Analyzed = 0. 
[11/26 01:05:17    286s] Total number of fetched objects 1924
[11/26 01:05:17    286s] AAE_INFO-618: Total number of nets in the design is 1925,  0.4 percent of the nets selected for SI analysis
[11/26 01:05:17    286s] Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Skipped = 118. 
[11/26 01:05:17    286s] Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Analyzed = 1924. 
[11/26 01:05:17    286s] Total number of fetched objects 1924
[11/26 01:05:17    286s] AAE_INFO-618: Total number of nets in the design is 1925,  0.4 percent of the nets selected for SI analysis
[11/26 01:05:17    286s] End delay calculation. (MEM=6634.62 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 01:05:17    286s] End delay calculation (fullDC). (MEM=6634.62 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 01:05:17    286s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 6634.6M) ***
[11/26 01:05:17    286s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:01.0 totSessionCpu=0:04:47 mem=6800.6M)
[11/26 01:05:17    286s] End AAE Lib Interpolated Model. (MEM=6800.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:17    286s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6800.6M, EPOCH TIME: 1764111917.991864
[11/26 01:05:17    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:17    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:18    286s] 
[11/26 01:05:18    286s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:18    286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:6832.6M, EPOCH TIME: 1764111918.061481
[11/26 01:05:18    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:18    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:18    287s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.073  | 45.073  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:6829.1M, EPOCH TIME: 1764111918.176726
[11/26 01:05:18    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:18    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:18    287s] 
[11/26 01:05:18    287s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:18    287s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.069, MEM:6830.6M, EPOCH TIME: 1764111918.245869
[11/26 01:05:18    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:18    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:18    287s] Density: 75.550%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:07.0/0:00:03.5 (2.0), totSession cpu/real = 0:04:47.2/0:04:04.0 (1.2), mem = 6830.6M
[11/26 01:05:18    287s] 
[11/26 01:05:18    287s] =============================================================================================
[11/26 01:05:18    287s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.35-s114_1
[11/26 01:05:18    287s] =============================================================================================
[11/26 01:05:18    287s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:05:18    287s] ---------------------------------------------------------------------------------------------
[11/26 01:05:18    287s] [ ViewPruning            ]      6   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:05:18    287s] [ OptSummaryReport       ]      1   0:00:00.2  (   5.0 % )     0:00:00.3 /  0:00:00.3    1.3
[11/26 01:05:18    287s] [ DrvReport              ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.6
[11/26 01:05:18    287s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.9
[11/26 01:05:18    287s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:18    287s] [ TimingUpdate           ]      3   0:00:01.1  (  30.9 % )     0:00:02.7 /  0:00:05.8    2.1
[11/26 01:05:18    287s] [ FullDelayCalc          ]      3   0:00:01.5  (  42.9 % )     0:00:01.5 /  0:00:03.7    2.5
[11/26 01:05:18    287s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.9
[11/26 01:05:18    287s] [ MISC                   ]          0:00:00.4  (  12.0 % )     0:00:00.4 /  0:00:00.7    1.6
[11/26 01:05:18    287s] ---------------------------------------------------------------------------------------------
[11/26 01:05:18    287s]  BuildHoldData #1 TOTAL             0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:07.0    2.0
[11/26 01:05:18    287s] ---------------------------------------------------------------------------------------------
[11/26 01:05:18    287s] 
[11/26 01:05:18    287s] **optDesign ... cpu = 0:00:09, real = 0:00:06, mem = 4476.6M, totSessionCpu=0:04:47 **
[11/26 01:05:18    287s] OPTC: m1 20.0 20.0
[11/26 01:05:18    287s] Setting latch borrow mode to budget during optimization.
[11/26 01:05:18    287s] Info: Done creating the CCOpt slew target map.
[11/26 01:05:18    287s] **INFO: flowCheckPoint #2 OptimizationPass1
[11/26 01:05:18    287s] Glitch fixing enabled
[11/26 01:05:18    287s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:04:47.8/0:04:04.2 (1.2), mem = 6314.6M
[11/26 01:05:18    287s] Running CCOpt-PRO on entire clock network
[11/26 01:05:18    287s] Net route status summary:
[11/26 01:05:18    287s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:05:18    287s]   Non-clock:  1917 (unrouted=1, trialRouted=0, noStatus=0, routed=1916, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:05:18    287s] Clock tree cells fixed by user: 0 out of 7 (0%)
[11/26 01:05:18    287s] PRO...
[11/26 01:05:18    287s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[11/26 01:05:18    287s] Initializing clock structures...
[11/26 01:05:18    287s]   Creating own balancer
[11/26 01:05:18    287s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[11/26 01:05:18    287s]   Removing CTS place status from clock tree and sinks.
[11/26 01:05:18    287s]   Removed CTS place status from 7 clock cells (out of 9 ) and 0 clock sinks (out of 0 ).
[11/26 01:05:18    287s]   Initializing legalizer
[11/26 01:05:18    287s]   Using cell based legalization.
[11/26 01:05:18    287s]   Leaving CCOpt scope - Initializing placement interface...
[11/26 01:05:18    287s] OPERPROF: Starting DPlace-Init at level 1, MEM:6314.6M, EPOCH TIME: 1764111918.502068
[11/26 01:05:18    287s] Processing tracks to init pin-track alignment.
[11/26 01:05:18    287s] z: 2, totalTracks: 1
[11/26 01:05:18    287s] z: 4, totalTracks: 1
[11/26 01:05:18    287s] z: 6, totalTracks: 1
[11/26 01:05:18    287s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:05:18    287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6314.6M, EPOCH TIME: 1764111918.511899
[11/26 01:05:18    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:18    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:18    287s] 
[11/26 01:05:18    287s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:18    287s] 
[11/26 01:05:18    287s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:05:18    287s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.070, MEM:6346.6M, EPOCH TIME: 1764111918.582165
[11/26 01:05:18    287s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:6346.6M, EPOCH TIME: 1764111918.582257
[11/26 01:05:18    287s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:6346.6M, EPOCH TIME: 1764111918.587127
[11/26 01:05:18    287s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6346.6MB).
[11/26 01:05:18    287s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.086, MEM:6346.6M, EPOCH TIME: 1764111918.587575
[11/26 01:05:18    287s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 01:05:18    287s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:05:18    287s] (I)      Load db... (mem=6346.6M)
[11/26 01:05:18    287s] (I)      Read data from FE... (mem=6346.6M)
[11/26 01:05:18    287s] (I)      Number of ignored instance 0
[11/26 01:05:18    287s] (I)      Number of inbound cells 0
[11/26 01:05:18    287s] (I)      Number of opened ILM blockages 0
[11/26 01:05:18    287s] (I)      Number of instances temporarily fixed by detailed placement 659
[11/26 01:05:18    287s] (I)      numMoveCells=1206, numMacros=0  numPads=300  numMultiRowHeightInsts=0
[11/26 01:05:18    287s] (I)      cell height: 4480, count: 1865
[11/26 01:05:18    287s] (I)      Read rows... (mem=6346.6M)
[11/26 01:05:18    287s] (I)      Done Read rows (cpu=0.000s, mem=6346.6M)
[11/26 01:05:18    287s] (I)      Done Read data from FE (cpu=0.005s, mem=6346.6M)
[11/26 01:05:18    287s] (I)      Done Load db (cpu=0.005s, mem=6346.6M)
[11/26 01:05:18    287s] (I)      Constructing placeable region... (mem=6346.6M)
[11/26 01:05:18    287s] (I)      Constructing bin map
[11/26 01:05:18    287s] (I)      Initialize bin information with width=44800 height=44800
[11/26 01:05:18    287s] (I)      Done constructing bin map
[11/26 01:05:18    287s] (I)      Compute region effective width... (mem=6346.6M)
[11/26 01:05:18    287s] (I)      Done Compute region effective width (cpu=0.000s, mem=6346.6M)
[11/26 01:05:18    287s] (I)      Done Constructing placeable region (cpu=0.001s, mem=6346.6M)
[11/26 01:05:18    287s]   Legalizer reserving space for clock trees
[11/26 01:05:18    287s]   Accumulated time to calculate placeable region: 0.00243
[11/26 01:05:18    287s]   Reconstructing clock tree datastructures, skew aware...
[11/26 01:05:18    287s]     Validating CTS configuration...
[11/26 01:05:18    287s]     Checking module port directions...
[11/26 01:05:18    287s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:05:18    287s]     Non-default CCOpt properties:
[11/26 01:05:18    287s]       Public non-default CCOpt properties:
[11/26 01:05:18    287s]         adjacent_rows_legal: true (default: false)
[11/26 01:05:18    287s]         cell_density is set for at least one object
[11/26 01:05:18    287s]         cell_halo_rows: 0 (default: 1)
[11/26 01:05:18    287s]         cell_halo_sites: 0 (default: 4)
[11/26 01:05:18    287s]         primary_delay_corner: PVT_1_80_V_WC_DELAY (default: )
[11/26 01:05:18    287s]         route_type is set for at least one object
[11/26 01:05:18    287s]         target_insertion_delay is set for at least one object
[11/26 01:05:18    287s]         target_max_trans is set for at least one object
[11/26 01:05:18    287s]         target_max_trans_sdc is set for at least one object
[11/26 01:05:18    287s]         target_skew is set for at least one object
[11/26 01:05:18    287s]         target_skew_wire is set for at least one object
[11/26 01:05:18    287s]       Private non-default CCOpt properties:
[11/26 01:05:18    287s]         allow_non_fterm_identical_swaps: 0 (default: true)
[11/26 01:05:18    287s]         clock_nets_detailed_routed: 1 (default: false)
[11/26 01:05:18    287s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[11/26 01:05:18    287s]         force_design_routing_status: 1 (default: auto)
[11/26 01:05:18    287s]         pro_enable_post_commit_delay_update: 1 (default: false)
[11/26 01:05:18    287s]     Route type trimming info:
[11/26 01:05:18    287s]       No route type modifications were made.
[11/26 01:05:18    287s] End AAE Lib Interpolated Model. (MEM=6346.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:18    287s]     Accumulated time to calculate placeable region: 0.00258
[11/26 01:05:18    287s]     Accumulated time to calculate placeable region: 0.00286
[11/26 01:05:18    287s]     Accumulated time to calculate placeable region: 0.00288
[11/26 01:05:18    287s]     Accumulated time to calculate placeable region: 0.00302
[11/26 01:05:18    287s] (I)      Initializing Steiner engine. 
[11/26 01:05:18    287s] (I)      ==================== Layers =====================
[11/26 01:05:18    287s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:05:18    287s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 01:05:18    287s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:05:18    287s] (I)      |   1 |  1 |    MET1 |    wire |      1 |       |
[11/26 01:05:18    287s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[11/26 01:05:18    287s] (I)      |   2 |  2 |    MET2 |    wire |      1 |       |
[11/26 01:05:18    287s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[11/26 01:05:18    287s] (I)      |   3 |  3 |    MET3 |    wire |      1 |       |
[11/26 01:05:18    287s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[11/26 01:05:18    287s] (I)      |   4 |  4 |    MET4 |    wire |      1 |       |
[11/26 01:05:18    287s] (I)      |  37 |  4 |   VIATP |     cut |      1 |       |
[11/26 01:05:18    287s] (I)      |   5 |  5 |   METTP |    wire |      1 |       |
[11/26 01:05:18    287s] (I)      |  38 |  5 |  VIATPL |     cut |      1 |       |
[11/26 01:05:18    287s] (I)      |   6 |  6 |  METTPL |    wire |      1 |       |
[11/26 01:05:18    287s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:05:18    287s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/26 01:05:18    287s] (I)      |  65 | 65 |  LOCKED |   other |        |    MS |
[11/26 01:05:18    287s] (I)      |  66 | 66 | LOCKED1 |   other |        |    MS |
[11/26 01:05:18    287s] (I)      |  67 | 67 | LOCKED2 |   other |        |    MS |
[11/26 01:05:18    287s] (I)      |  68 | 68 | LOCKED3 |   other |        |    MS |
[11/26 01:05:18    287s] (I)      |  69 | 69 | LOCKED4 |   other |        |    MS |
[11/26 01:05:18    287s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[11/26 01:05:18    287s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 01:05:18    287s]     Library trimming buffers in power domain auto-default and half-corner PVT_1_80_V_WC_DELAY:setup.late removed 0 of 5 cells
[11/26 01:05:18    287s]     Original list had 5 cells:
[11/26 01:05:18    287s]     BUHDX12 BUHDX6 BUHDX4 BUHDX3 BUHDX1 
[11/26 01:05:18    287s]     Library trimming was not able to trim any cells:
[11/26 01:05:18    287s]     BUHDX12 BUHDX6 BUHDX4 BUHDX3 BUHDX1 
[11/26 01:05:18    287s]     Accumulated time to calculate placeable region: 0.00339
[11/26 01:05:18    287s]     Accumulated time to calculate placeable region: 0.00352
[11/26 01:05:18    287s] Accumulated time to calculate placeable region: 0.00382
[11/26 01:05:18    287s] Accumulated time to calculate placeable region: 0.00412
[11/26 01:05:18    287s] Accumulated time to calculate placeable region: 0.00443
[11/26 01:05:18    287s] Accumulated time to calculate placeable region: 0.0046
[11/26 01:05:18    288s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/26 01:05:20    289s]     Library trimming inverters in power domain auto-default and half-corner PVT_1_80_V_WC_DELAY:setup.late removed 0 of 6 cells
[11/26 01:05:20    289s]     Original list had 6 cells:
[11/26 01:05:20    289s]     INHDX12 INHDX6 INHDX4 INHDX3 INHDX2 INHDX1 
[11/26 01:05:20    289s]     Library trimming was not able to trim any cells:
[11/26 01:05:20    289s]     INHDX12 INHDX6 INHDX4 INHDX3 INHDX2 INHDX1 
[11/26 01:05:20    289s]     Clock tree balancer configuration for clock_tree clk:
[11/26 01:05:20    289s]     Non-default CCOpt properties:
[11/26 01:05:20    289s]       Public non-default CCOpt properties:
[11/26 01:05:20    289s]         cell_density: 1 (default: 0.75)
[11/26 01:05:20    289s]         route_type (leaf): l_route (default: default)
[11/26 01:05:20    289s]         route_type (top): default_route_type_nonleaf (default: default)
[11/26 01:05:20    289s]         route_type (trunk): t_route (default: default)
[11/26 01:05:20    289s]       No private non-default CCOpt properties
[11/26 01:05:20    289s]     For power domain auto-default:
[11/26 01:05:20    289s]       Buffers:     BUHDX12 BUHDX6 BUHDX4 BUHDX3 BUHDX1 
[11/26 01:05:20    289s]       Inverters:   INHDX12 INHDX6 INHDX4 INHDX3 INHDX2 INHDX1 
[11/26 01:05:20    289s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 75665.408um^2
[11/26 01:05:20    289s]     Top Routing info:
[11/26 01:05:20    289s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[11/26 01:05:20    289s]       Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 01:05:20    289s]     Trunk Routing info:
[11/26 01:05:20    289s]       Route-type name: t_route; Top/bottom preferred layer name: MET4/MET3; 
[11/26 01:05:20    289s]       Non-default rule name: NDR_1; Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 01:05:20    289s]     Leaf Routing info:
[11/26 01:05:20    289s]       Route-type name: l_route; Top/bottom preferred layer name: MET4/MET3; 
[11/26 01:05:20    289s]       Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 01:05:20    289s]     For timing_corner PVT_1_80_V_WC_DELAY:setup, late and power domain auto-default:
[11/26 01:05:20    289s]       Slew time target (leaf):    0.600ns
[11/26 01:05:20    289s]       Slew time target (trunk):   0.600ns
[11/26 01:05:20    289s]       Slew time target (top):     0.600ns (Note: no nets are considered top nets in this clock tree)
[11/26 01:05:20    289s]       Buffer unit delay: 0.340ns
[11/26 01:05:20    289s]       Buffer max distance: 2242.644um
[11/26 01:05:20    289s]     Fastest wire driving cells and distances:
[11/26 01:05:20    289s]       Buffer    : {lib_cell:BUHDX12, fastest_considered_half_corner=PVT_1_80_V_WC_DELAY:setup.late, optimalDrivingDistance=2242.644um, saturatedSlew=0.512ns, speed=3347.230um per ns, cellArea=22.374um^2 per 1000um}
[11/26 01:05:20    289s]       Inverter  : {lib_cell:INHDX12, fastest_considered_half_corner=PVT_1_80_V_WC_DELAY:setup.late, optimalDrivingDistance=1910.400um, saturatedSlew=0.513ns, speed=3443.093um per ns, cellArea=18.385um^2 per 1000um}
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Logic Sizing Table:
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     ----------------------------------------------------------
[11/26 01:05:20    289s]     Cell    Instance count    Source    Eligible library cells
[11/26 01:05:20    289s]     ----------------------------------------------------------
[11/26 01:05:20    289s]       (empty table)
[11/26 01:05:20    289s]     ----------------------------------------------------------
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:05:20    289s]     Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:05:20    289s]     Clock tree balancer configuration for skew_group clk/bc_mode:
[11/26 01:05:20    289s]       Sources:                     pin clk
[11/26 01:05:20    289s]       Total number of sinks:       659
[11/26 01:05:20    289s]       Delay constrained sinks:     659
[11/26 01:05:20    289s]       Constrains:                  default
[11/26 01:05:20    289s]       Non-leaf sinks:              0
[11/26 01:05:20    289s]       Ignore pins:                 0
[11/26 01:05:20    289s]      Timing corner PVT_1_80_V_WC_DELAY:setup.late:
[11/26 01:05:20    289s]       Skew target:                 0.400ns
[11/26 01:05:20    289s]     Clock tree balancer configuration for skew_group clk/typ_mode:
[11/26 01:05:20    289s]       Sources:                     pin clk
[11/26 01:05:20    289s]       Total number of sinks:       659
[11/26 01:05:20    289s]       Delay constrained sinks:     659
[11/26 01:05:20    289s]       Constrains:                  default
[11/26 01:05:20    289s]       Non-leaf sinks:              0
[11/26 01:05:20    289s]       Ignore pins:                 0
[11/26 01:05:20    289s]      Timing corner PVT_1_80_V_WC_DELAY:setup.late:
[11/26 01:05:20    289s]       Skew target:                 0.400ns
[11/26 01:05:20    289s]     Clock tree balancer configuration for skew_group clk/wc_mode:
[11/26 01:05:20    289s]       Sources:                     pin clk
[11/26 01:05:20    289s]       Total number of sinks:       659
[11/26 01:05:20    289s]       Delay constrained sinks:     659
[11/26 01:05:20    289s]       Constrains:                  default
[11/26 01:05:20    289s]       Non-leaf sinks:              0
[11/26 01:05:20    289s]       Ignore pins:                 0
[11/26 01:05:20    289s]      Timing corner PVT_1_80_V_WC_DELAY:setup.late:
[11/26 01:05:20    289s]       Skew target:                 0.400ns
[11/26 01:05:20    289s]       Insertion delay target:      0.500ns
[11/26 01:05:20    289s]     Primary reporting skew groups are:
[11/26 01:05:20    289s]     skew_group clk/bc_mode with 659 clock sinks
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Clock DAG stats initial state:
[11/26 01:05:20    289s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:05:20    289s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:05:20    289s]       misc counts      : r=1, pp=0
[11/26 01:05:20    289s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:05:20    289s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:05:20    289s]     Clock DAG library cell distribution initial state {count}:
[11/26 01:05:20    289s]        Bufs: BUHDX12: 7 
[11/26 01:05:20    289s]     Clock DAG hash initial state: 11644373942246920591 14905476479957899380
[11/26 01:05:20    289s]     CTS services accumulated run-time stats initial state:
[11/26 01:05:20    289s]       delay calculator: calls=12191, total_wall_time=1.089s, mean_wall_time=0.089ms
[11/26 01:05:20    289s]       legalizer: calls=491, total_wall_time=0.021s, mean_wall_time=0.043ms
[11/26 01:05:20    289s]       steiner router: calls=11976, total_wall_time=0.442s, mean_wall_time=0.037ms
[11/26 01:05:20    289s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[11/26 01:05:20    289s]     Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Layer information for route type default_route_type_nonleaf:
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     ---------------------------------------------------------------------
[11/26 01:05:20    289s]     Layer     Preferred    Route    Res.          Cap.          RC
[11/26 01:05:20    289s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/26 01:05:20    289s]     ---------------------------------------------------------------------
[11/26 01:05:20    289s]     MET1      N            H          0.710         0.287         0.204
[11/26 01:05:20    289s]     MET2      N            V          0.616         0.297         0.183
[11/26 01:05:20    289s]     MET3      Y            H          0.616         0.298         0.184
[11/26 01:05:20    289s]     MET4      Y            V          0.616         0.296         0.182
[11/26 01:05:20    289s]     METTP     N            H          0.201         0.276         0.056
[11/26 01:05:20    289s]     METTPL    N            V          0.007         0.371         0.003
[11/26 01:05:20    289s]     ---------------------------------------------------------------------
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Route-type name: l_route; Top/bottom preferred layer name: MET4/MET3; 
[11/26 01:05:20    289s]     Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Layer information for route type l_route:
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     ---------------------------------------------------------------------
[11/26 01:05:20    289s]     Layer     Preferred    Route    Res.          Cap.          RC
[11/26 01:05:20    289s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/26 01:05:20    289s]     ---------------------------------------------------------------------
[11/26 01:05:20    289s]     MET1      N            H          0.710         0.287         0.204
[11/26 01:05:20    289s]     MET2      N            V          0.616         0.297         0.183
[11/26 01:05:20    289s]     MET3      Y            H          0.616         0.298         0.184
[11/26 01:05:20    289s]     MET4      Y            V          0.616         0.296         0.182
[11/26 01:05:20    289s]     METTP     N            H          0.201         0.276         0.056
[11/26 01:05:20    289s]     METTPL    N            V          0.007         0.371         0.003
[11/26 01:05:20    289s]     ---------------------------------------------------------------------
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Route-type name: t_route; Top/bottom preferred layer name: MET4/MET3; 
[11/26 01:05:20    289s]     Non-default rule name: NDR_1; Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Layer information for route type t_route:
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     ---------------------------------------------------------------------------------
[11/26 01:05:20    289s]     Layer     Preferred    Route    Res.          Cap.          RC           Tracks
[11/26 01:05:20    289s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[11/26 01:05:20    289s]                                                                              to Layer
[11/26 01:05:20    289s]     ---------------------------------------------------------------------------------
[11/26 01:05:20    289s]     MET1      N            H          0.312         0.231         0.072          3
[11/26 01:05:20    289s]     MET2      N            V          0.257         0.259         0.067          3
[11/26 01:05:20    289s]     MET3      Y            H          0.257         0.257         0.066          3
[11/26 01:05:20    289s]     MET4      Y            V          0.257         0.254         0.065          3
[11/26 01:05:20    289s]     METTP     N            H          0.075         0.362         0.027          3
[11/26 01:05:20    289s]     METTPL    N            V          0.003         0.335         0.001         21
[11/26 01:05:20    289s]     ---------------------------------------------------------------------------------
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Via selection for estimated routes (rule default):
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     -----------------------------------------------------------------------
[11/26 01:05:20    289s]     Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[11/26 01:05:20    289s]     Range                           (Ohm)    (fF)     (fs)     Only
[11/26 01:05:20    289s]     -----------------------------------------------------------------------
[11/26 01:05:20    289s]     MET1-MET2       VIA1_X_so       7.849    0.030    0.238    false
[11/26 01:05:20    289s]     MET2-MET3       VIA2_so         7.849    0.022    0.171    false
[11/26 01:05:20    289s]     MET3-MET4       VIA3_so         7.849    0.022    0.170    false
[11/26 01:05:20    289s]     MET4-METTP      VIATPne_Y_so    3.839    0.101    0.388    false
[11/26 01:05:20    289s]     METTP-METTPL    VIATPL_so       2.160    0.366    0.790    false
[11/26 01:05:20    289s]     -----------------------------------------------------------------------
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Via selection for estimated routes (rule NDR_1):
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     -----------------------------------------------------------------------
[11/26 01:05:20    289s]     Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[11/26 01:05:20    289s]     Range                           (Ohm)    (fF)     (fs)     Only
[11/26 01:05:20    289s]     -----------------------------------------------------------------------
[11/26 01:05:20    289s]     MET1-MET2       VIA1_X_so       7.849    0.030    0.238    false
[11/26 01:05:20    289s]     MET2-MET3       VIA2_so         7.849    0.022    0.171    false
[11/26 01:05:20    289s]     MET3-MET4       VIA3_so         7.849    0.022    0.170    false
[11/26 01:05:20    289s]     MET4-METTP      VIATPne_Y_so    3.839    0.101    0.388    false
[11/26 01:05:20    289s]     METTP-METTPL    VIATPL_so       2.160    0.366    0.790    false
[11/26 01:05:20    289s]     -----------------------------------------------------------------------
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Have 12 CPUs available for CTS. Selected algorithms will run multithreaded.
[11/26 01:05:20    289s]     No ideal or dont_touch nets found in the clock tree
[11/26 01:05:20    289s]     No dont_touch hnets found in the clock tree
[11/26 01:05:20    289s]     No dont_touch hpins found in the clock network.
[11/26 01:05:20    289s]     Checking for illegal sizes of clock logic instances...
[11/26 01:05:20    289s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Filtering reasons for cell type: buffer
[11/26 01:05:20    289s]     =======================================
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     --------------------------------------------------------------------------------------
[11/26 01:05:20    289s]     Clock trees    Power domain    Reason                         Library cells
[11/26 01:05:20    289s]     --------------------------------------------------------------------------------------
[11/26 01:05:20    289s]     all            auto-default    Unbalanced rise/fall delays    { BUHDX0 BUHDX2 BUHDX8 }
[11/26 01:05:20    289s]     --------------------------------------------------------------------------------------
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Filtering reasons for cell type: inverter
[11/26 01:05:20    289s]     =========================================
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     -------------------------------------------------------------------------------
[11/26 01:05:20    289s]     Clock trees    Power domain    Reason                         Library cells
[11/26 01:05:20    289s]     -------------------------------------------------------------------------------
[11/26 01:05:20    289s]     all            auto-default    Unbalanced rise/fall delays    { INHDX0 INHDX8 }
[11/26 01:05:20    289s]     -------------------------------------------------------------------------------
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.5)
[11/26 01:05:20    289s]     CCOpt configuration status: all checks passed.
[11/26 01:05:20    289s]   Reconstructing clock tree datastructures, skew aware done.
[11/26 01:05:20    289s] Initializing clock structures done.
[11/26 01:05:20    289s] PRO...
[11/26 01:05:20    289s]   PRO active optimizations:
[11/26 01:05:20    289s]    - DRV fixing with sizing
[11/26 01:05:20    289s]   
[11/26 01:05:20    289s]   Detected clock skew data from CTS
[11/26 01:05:20    289s]   Clock DAG stats PRO initial state:
[11/26 01:05:20    289s]     cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:05:20    289s]     sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:05:20    289s]     misc counts      : r=1, pp=0
[11/26 01:05:20    289s]     cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:05:20    289s]     cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:05:20    289s]     sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:05:20    289s]     wire capacitance : top=0.000pF, trunk=0.061pF, leaf=1.210pF, total=1.271pF
[11/26 01:05:20    289s]     wire lengths     : top=0.000um, trunk=390.235um, leaf=7473.760um, total=7863.995um
[11/26 01:05:20    289s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:05:20    289s]   Clock DAG net violations PRO initial state: none
[11/26 01:05:20    289s]   Clock DAG primary half-corner transition distribution PRO initial state:
[11/26 01:05:20    289s]     Trunk : target=0.600ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:05:20    289s]     Leaf  : target=0.600ns count=7 avg=0.505ns sd=0.013ns min=0.483ns max=0.522ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:05:20    289s]   Clock DAG library cell distribution PRO initial state {count}:
[11/26 01:05:20    289s]      Bufs: BUHDX12: 7 
[11/26 01:05:20    289s]   Clock DAG hash PRO initial state: 11644373942246920591 14905476479957899380
[11/26 01:05:20    289s]   CTS services accumulated run-time stats PRO initial state:
[11/26 01:05:20    289s]     delay calculator: calls=12191, total_wall_time=1.089s, mean_wall_time=0.089ms
[11/26 01:05:20    289s]     legalizer: calls=491, total_wall_time=0.021s, mean_wall_time=0.043ms
[11/26 01:05:20    289s]     steiner router: calls=11976, total_wall_time=0.442s, mean_wall_time=0.037ms
[11/26 01:05:20    289s]   Primary reporting skew groups PRO initial state:
[11/26 01:05:20    289s]     skew_group default.clk/bc_mode: unconstrained
[11/26 01:05:20    289s]         min path sink: mem_inst/DAC_out_reg[19][5]/C
[11/26 01:05:20    289s]         max path sink: mem_inst/registers_reg[35][6]/C
[11/26 01:05:20    289s]   Skew group summary PRO initial state:
[11/26 01:05:20    289s]     skew_group clk/bc_mode: insertion delay [min=0.441, max=0.485, avg=0.466, sd=0.011], skew [0.044 vs 0.400], 100% {0.441, 0.485} (wid=0.074 ws=0.058) (gid=0.438 gs=0.030)
[11/26 01:05:20    289s]     skew_group clk/wc_mode: insertion delay [min=0.441, max=0.485, avg=0.466, sd=0.011], skew [0.044 vs 0.400], 100% {0.441, 0.485} (wid=0.074 ws=0.058) (gid=0.438 gs=0.030)
[11/26 01:05:20    289s]   Recomputing CTS skew targets...
[11/26 01:05:20    289s]   Resolving skew group constraints...
[11/26 01:05:20    289s]     Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[11/26 01:05:20    289s]   Resolving skew group constraints done.
[11/26 01:05:20    289s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:05:20    289s]   PRO Fixing DRVs...
[11/26 01:05:20    289s]     Clock DAG hash before 'PRO Fixing DRVs': 11644373942246920591 14905476479957899380
[11/26 01:05:20    289s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[11/26 01:05:20    289s]       delay calculator: calls=12227, total_wall_time=1.091s, mean_wall_time=0.089ms
[11/26 01:05:20    289s]       legalizer: calls=491, total_wall_time=0.021s, mean_wall_time=0.043ms
[11/26 01:05:20    289s]       steiner router: calls=12012, total_wall_time=0.442s, mean_wall_time=0.037ms
[11/26 01:05:20    289s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/26 01:05:20    289s]     CCOpt-PRO: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Statistics: Fix DRVs (cell sizing):
[11/26 01:05:20    289s]     ===================================
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Cell changes by Net Type:
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     -------------------------------------------------------------------------------------------------
[11/26 01:05:20    289s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/26 01:05:20    289s]     -------------------------------------------------------------------------------------------------
[11/26 01:05:20    289s]     top                0            0           0            0                    0                0
[11/26 01:05:20    289s]     trunk              0            0           0            0                    0                0
[11/26 01:05:20    289s]     leaf               0            0           0            0                    0                0
[11/26 01:05:20    289s]     -------------------------------------------------------------------------------------------------
[11/26 01:05:20    289s]     Total              0            0           0            0                    0                0
[11/26 01:05:20    289s]     -------------------------------------------------------------------------------------------------
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/26 01:05:20    289s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/26 01:05:20    289s]     
[11/26 01:05:20    289s]     Clock DAG stats after 'PRO Fixing DRVs':
[11/26 01:05:20    289s]       cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:05:20    289s]       sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:05:20    289s]       misc counts      : r=1, pp=0
[11/26 01:05:20    289s]       cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:05:20    289s]       cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:05:20    289s]       sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:05:20    289s]       wire capacitance : top=0.000pF, trunk=0.061pF, leaf=1.210pF, total=1.271pF
[11/26 01:05:20    289s]       wire lengths     : top=0.000um, trunk=390.235um, leaf=7473.760um, total=7863.995um
[11/26 01:05:20    289s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:05:20    289s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[11/26 01:05:20    289s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[11/26 01:05:20    289s]       Trunk : target=0.600ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:05:20    289s]       Leaf  : target=0.600ns count=7 avg=0.505ns sd=0.013ns min=0.483ns max=0.522ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:05:20    289s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[11/26 01:05:20    289s]        Bufs: BUHDX12: 7 
[11/26 01:05:20    289s]     Clock DAG hash after 'PRO Fixing DRVs': 11644373942246920591 14905476479957899380
[11/26 01:05:20    289s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[11/26 01:05:20    289s]       delay calculator: calls=12227, total_wall_time=1.091s, mean_wall_time=0.089ms
[11/26 01:05:20    289s]       legalizer: calls=491, total_wall_time=0.021s, mean_wall_time=0.043ms
[11/26 01:05:20    289s]       steiner router: calls=12012, total_wall_time=0.442s, mean_wall_time=0.037ms
[11/26 01:05:20    289s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[11/26 01:05:20    289s]       skew_group default.clk/bc_mode: unconstrained
[11/26 01:05:20    289s]           min path sink: mem_inst/DAC_out_reg[19][5]/C
[11/26 01:05:20    289s]           max path sink: mem_inst/registers_reg[35][6]/C
[11/26 01:05:20    289s]     Skew group summary after 'PRO Fixing DRVs':
[11/26 01:05:20    289s]       skew_group clk/bc_mode: insertion delay [min=0.441, max=0.485], skew [0.044 vs 0.400]
[11/26 01:05:20    289s]       skew_group clk/wc_mode: insertion delay [min=0.441, max=0.485], skew [0.044 vs 0.400]
[11/26 01:05:20    289s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 01:05:20    289s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:05:20    289s]   
[11/26 01:05:20    289s]   Slew Diagnostics: After DRV fixing
[11/26 01:05:20    289s]   ==================================
[11/26 01:05:20    289s]   
[11/26 01:05:20    289s]   Global Causes:
[11/26 01:05:20    289s]   
[11/26 01:05:20    289s]   -------------------------------------
[11/26 01:05:20    289s]   Cause
[11/26 01:05:20    289s]   -------------------------------------
[11/26 01:05:20    289s]   DRV fixing with buffering is disabled
[11/26 01:05:20    289s]   -------------------------------------
[11/26 01:05:20    289s]   
[11/26 01:05:20    289s]   Top 5 overslews:
[11/26 01:05:20    289s]   
[11/26 01:05:20    289s]   ---------------------------------
[11/26 01:05:20    289s]   Overslew    Causes    Driving Pin
[11/26 01:05:20    289s]   ---------------------------------
[11/26 01:05:20    289s]     (empty table)
[11/26 01:05:20    289s]   ---------------------------------
[11/26 01:05:20    289s]   
[11/26 01:05:20    289s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/26 01:05:20    289s]   
[11/26 01:05:20    289s]   -------------------
[11/26 01:05:20    289s]   Cause    Occurences
[11/26 01:05:20    289s]   -------------------
[11/26 01:05:20    289s]     (empty table)
[11/26 01:05:20    289s]   -------------------
[11/26 01:05:20    289s]   
[11/26 01:05:20    289s]   Violation diagnostics counts from the 0 nodes that have violations:
[11/26 01:05:20    289s]   
[11/26 01:05:20    289s]   -------------------
[11/26 01:05:20    289s]   Cause    Occurences
[11/26 01:05:20    289s]   -------------------
[11/26 01:05:20    289s]     (empty table)
[11/26 01:05:20    289s]   -------------------
[11/26 01:05:20    289s]   
[11/26 01:05:20    289s]   Reconnecting optimized routes...
[11/26 01:05:20    289s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:05:20    289s]   Set dirty flag on 0 instances, 0 nets
[11/26 01:05:20    289s]   Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:05:20    289s] End AAE Lib Interpolated Model. (MEM=6665.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:20    289s]   Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:05:20    289s]   Clock DAG stats PRO final:
[11/26 01:05:20    289s]     cell counts      : b=7, i=0, icg=0, dcg=0, l=0, total=7
[11/26 01:05:20    289s]     sink counts      : regular=659, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=659
[11/26 01:05:20    289s]     misc counts      : r=1, pp=0
[11/26 01:05:20    289s]     cell areas       : b=351.232um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=351.232um^2
[11/26 01:05:20    289s]     cell capacitance : b=0.289pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.289pF
[11/26 01:05:20    289s]     sink capacitance : total=3.077pF, avg=0.005pF, sd=0.000pF, min=0.004pF, max=0.005pF
[11/26 01:05:20    289s]     wire capacitance : top=0.000pF, trunk=0.061pF, leaf=1.210pF, total=1.271pF
[11/26 01:05:20    289s]     wire lengths     : top=0.000um, trunk=390.235um, leaf=7473.760um, total=7863.995um
[11/26 01:05:20    289s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1514.800um, total=1514.800um
[11/26 01:05:20    289s]   Clock DAG net violations PRO final: none
[11/26 01:05:20    289s]   Clock DAG primary half-corner transition distribution PRO final:
[11/26 01:05:20    289s]     Trunk : target=0.600ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:05:20    289s]     Leaf  : target=0.600ns count=7 avg=0.505ns sd=0.013ns min=0.483ns max=0.522ns {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[11/26 01:05:20    289s]   Clock DAG library cell distribution PRO final {count}:
[11/26 01:05:20    289s]      Bufs: BUHDX12: 7 
[11/26 01:05:20    289s]   Clock DAG hash PRO final: 11644373942246920591 14905476479957899380
[11/26 01:05:20    289s]   CTS services accumulated run-time stats PRO final:
[11/26 01:05:20    289s]     delay calculator: calls=12235, total_wall_time=1.093s, mean_wall_time=0.089ms
[11/26 01:05:20    289s]     legalizer: calls=491, total_wall_time=0.021s, mean_wall_time=0.043ms
[11/26 01:05:20    289s]     steiner router: calls=12012, total_wall_time=0.442s, mean_wall_time=0.037ms
[11/26 01:05:20    289s]   Primary reporting skew groups PRO final:
[11/26 01:05:20    289s]     skew_group default.clk/bc_mode: unconstrained
[11/26 01:05:20    289s]         min path sink: mem_inst/DAC_out_reg[19][5]/C
[11/26 01:05:20    289s]         max path sink: mem_inst/registers_reg[35][6]/C
[11/26 01:05:20    289s]   Skew group summary PRO final:
[11/26 01:05:20    289s]     skew_group clk/bc_mode: insertion delay [min=0.441, max=0.485, avg=0.466, sd=0.011], skew [0.044 vs 0.400], 100% {0.441, 0.485} (wid=0.074 ws=0.058) (gid=0.438 gs=0.030)
[11/26 01:05:20    289s]     skew_group clk/wc_mode: insertion delay [min=0.441, max=0.485, avg=0.466, sd=0.011], skew [0.044 vs 0.400], 100% {0.441, 0.485} (wid=0.074 ws=0.058) (gid=0.438 gs=0.030)
[11/26 01:05:20    289s] PRO done.
[11/26 01:05:20    289s] Restoring CTS place status for unmodified clock tree cells and sinks.
[11/26 01:05:20    289s] numClockCells = 9, numClockCellsFixed = 0, numClockCellsRestored = 7, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/26 01:05:20    289s] Net route status summary:
[11/26 01:05:20    289s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:05:20    289s]   Non-clock:  1917 (unrouted=1, trialRouted=0, noStatus=0, routed=1916, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 01:05:20    289s] Updating delays...
[11/26 01:05:20    289s] Updating delays done.
[11/26 01:05:20    289s] PRO done. (took cpu=0:00:02.0 real=0:00:01.8)
[11/26 01:05:20    289s] Leaving CCOpt scope - Cleaning up placement interface...
[11/26 01:05:20    289s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:8049.8M, EPOCH TIME: 1764111920.281873
[11/26 01:05:20    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:659).
[11/26 01:05:20    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:20    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:20    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:20    289s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.016, REAL:0.014, MEM:7448.8M, EPOCH TIME: 1764111920.296311
[11/26 01:05:20    289s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:05:20    289s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:02.1/0:00:01.8 (1.1), totSession cpu/real = 0:04:49.8/0:04:06.0 (1.2), mem = 7410.3M
[11/26 01:05:20    289s] 
[11/26 01:05:20    289s] =============================================================================================
[11/26 01:05:20    289s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   21.35-s114_1
[11/26 01:05:20    289s] =============================================================================================
[11/26 01:05:20    289s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:05:20    289s] ---------------------------------------------------------------------------------------------
[11/26 01:05:20    289s] [ OptimizationStep       ]      1   0:00:01.8  (  97.6 % )     0:00:01.8 /  0:00:02.1    1.1
[11/26 01:05:20    289s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.6
[11/26 01:05:20    289s] [ IncrDelayCalc          ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    1.7
[11/26 01:05:20    289s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:20    289s] ---------------------------------------------------------------------------------------------
[11/26 01:05:20    289s]  ClockDrv #1 TOTAL                  0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:02.1    1.1
[11/26 01:05:20    289s] ---------------------------------------------------------------------------------------------
[11/26 01:05:20    289s] 
[11/26 01:05:20    289s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 01:05:20    289s] **INFO: Start fixing DRV (Mem = 6537.26M) ...
[11/26 01:05:20    289s] Begin: GigaOpt DRV Optimization
[11/26 01:05:20    289s] Glitch fixing enabled
[11/26 01:05:20    289s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 12  -glitch
[11/26 01:05:20    289s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:04:50.0/0:04:06.1 (1.2), mem = 6537.3M
[11/26 01:05:20    289s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:05:20    290s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:05:20    290s] End AAE Lib Interpolated Model. (MEM=6537.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:20    290s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.24
[11/26 01:05:20    290s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:05:20    290s] ### Creating PhyDesignMc. totSessionCpu=0:04:50 mem=6537.3M
[11/26 01:05:20    290s] OPERPROF: Starting DPlace-Init at level 1, MEM:6537.3M, EPOCH TIME: 1764111920.404866
[11/26 01:05:20    290s] Processing tracks to init pin-track alignment.
[11/26 01:05:20    290s] z: 2, totalTracks: 1
[11/26 01:05:20    290s] z: 4, totalTracks: 1
[11/26 01:05:20    290s] z: 6, totalTracks: 1
[11/26 01:05:20    290s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:05:20    290s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6537.3M, EPOCH TIME: 1764111920.415027
[11/26 01:05:20    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:20    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:20    290s] 
[11/26 01:05:20    290s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:20    290s] 
[11/26 01:05:20    290s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:05:20    290s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.069, MEM:6379.3M, EPOCH TIME: 1764111920.484387
[11/26 01:05:20    290s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:6379.3M, EPOCH TIME: 1764111920.484478
[11/26 01:05:20    290s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.005, MEM:6379.3M, EPOCH TIME: 1764111920.489334
[11/26 01:05:20    290s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6379.3MB).
[11/26 01:05:20    290s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.086, REAL:0.085, MEM:6379.3M, EPOCH TIME: 1764111920.489828
[11/26 01:05:20    290s] InstCnt mismatch: prevInstCnt = 1863, ttlInstCnt = 1865
[11/26 01:05:20    290s] TotalInstCnt at PhyDesignMc Initialization: 1865
[11/26 01:05:20    290s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:50 mem=6379.3M
[11/26 01:05:20    290s] #optDebug: Start CG creation (mem=6379.3M)
[11/26 01:05:20    290s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[11/26 01:05:20    290s] (cpu=0:00:00.1, mem=6490.2M)
[11/26 01:05:20    290s]  ...processing cgPrt (cpu=0:00:00.1, mem=6490.2M)
[11/26 01:05:20    290s]  ...processing cgEgp (cpu=0:00:00.1, mem=6490.2M)
[11/26 01:05:20    290s]  ...processing cgPbk (cpu=0:00:00.1, mem=6490.2M)
[11/26 01:05:20    290s]  ...processing cgNrb(cpu=0:00:00.1, mem=6490.2M)
[11/26 01:05:20    290s]  ...processing cgObs (cpu=0:00:00.1, mem=6490.2M)
[11/26 01:05:20    290s]  ...processing cgCon (cpu=0:00:00.1, mem=6490.2M)
[11/26 01:05:20    290s]  ...processing cgPdm (cpu=0:00:00.1, mem=6490.2M)
[11/26 01:05:20    290s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=6490.2M)
[11/26 01:05:20    290s] ### Creating RouteCongInterface, started
[11/26 01:05:20    290s] {MMLU 0 8 1923}
[11/26 01:05:20    290s] ### Creating LA Mngr. totSessionCpu=0:04:50 mem=6490.2M
[11/26 01:05:20    290s] ### Creating LA Mngr, finished. totSessionCpu=0:04:50 mem=6490.2M
[11/26 01:05:20    290s] ### Creating RouteCongInterface, finished
[11/26 01:05:20    290s] 
[11/26 01:05:20    290s] Creating Lib Analyzer ...
[11/26 01:05:20    290s] 
[11/26 01:05:20    290s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:05:20    290s] Summary for sequential cells identification: 
[11/26 01:05:20    290s]   Identified SBFF number: 128
[11/26 01:05:20    290s]   Identified MBFF number: 0
[11/26 01:05:20    290s]   Identified SB Latch number: 0
[11/26 01:05:20    290s]   Identified MB Latch number: 0
[11/26 01:05:20    290s]   Not identified SBFF number: 0
[11/26 01:05:20    290s]   Not identified MBFF number: 0
[11/26 01:05:20    290s]   Not identified SB Latch number: 0
[11/26 01:05:20    290s]   Not identified MB Latch number: 0
[11/26 01:05:20    290s]   Number of sequential cells which are not FFs: 94
[11/26 01:05:20    290s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:05:20    290s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:05:20    290s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:05:20    290s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:20    290s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:20    290s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:20    290s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:05:20    290s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:05:20    290s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:05:20    290s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:20    290s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:20    290s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:20    290s] TLC MultiMap info (StdDelay):
[11/26 01:05:20    290s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:05:20    290s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:05:20    290s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:05:20    290s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:05:20    290s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:05:20    290s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:05:20    290s]  Setting StdDelay to: 97.6ps
[11/26 01:05:20    290s] 
[11/26 01:05:20    290s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:05:20    290s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:05:20    290s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:05:20    290s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:05:20    290s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:05:20    290s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:05:20    290s] 
[11/26 01:05:20    290s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:05:23    293s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:53 mem=6490.2M
[11/26 01:05:23    293s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:53 mem=6490.2M
[11/26 01:05:23    293s] Creating Lib Analyzer, finished. 
[11/26 01:05:24    293s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[11/26 01:05:24    293s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 01:05:24    293s] [GPS-DRV] maxDensity (design): 0.95
[11/26 01:05:24    293s] [GPS-DRV] maxLocalDensity: 0.96
[11/26 01:05:24    293s] [GPS-DRV] MaintainWNS: 1
[11/26 01:05:24    293s] [GPS-DRV] All active and enabled setup views
[11/26 01:05:24    293s] [GPS-DRV]     PVT_1_80_V_WC_VIEW
[11/26 01:05:24    293s] [GPS-DRV]     PVT_1_80_V_TYP_VIEW
[11/26 01:05:24    293s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[11/26 01:05:24    293s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[11/26 01:05:24    293s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/26 01:05:24    293s] [GPS-DRV] timing-driven DRV settings
[11/26 01:05:24    293s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/26 01:05:24    293s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:7008.2M, EPOCH TIME: 1764111924.040568
[11/26 01:05:24    293s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:7008.2M, EPOCH TIME: 1764111924.040677
[11/26 01:05:24    293s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:05:24    293s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:05:24    293s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:05:24    293s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[11/26 01:05:24    293s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:05:24    293s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 01:05:24    293s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:05:24    293s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:05:24    293s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:05:24    293s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:05:24    293s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    45.07|     0.00|       0|       0|       0| 75.55%|          |         |
[11/26 01:05:24    293s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[11/26 01:05:24    293s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/26 01:05:24    293s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 01:05:24    293s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    45.07|     0.00|       0|       0|       0| 75.55%| 0:00:00.0|  7011.2M|
[11/26 01:05:24    293s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 01:05:24    293s] Bottom Preferred Layer:
[11/26 01:05:24    293s] +-------------+------------+----------+
[11/26 01:05:24    293s] |    Layer    |    CLK     |   Rule   |
[11/26 01:05:24    293s] +-------------+------------+----------+
[11/26 01:05:24    293s] | MET3 (z=3)  |          7 | default  |
[11/26 01:05:24    293s] +-------------+------------+----------+
[11/26 01:05:24    293s] | MET3 (z=3)  |          1 | NDR_1    |
[11/26 01:05:24    293s] +-------------+------------+----------+
[11/26 01:05:24    293s] Via Pillar Rule:
[11/26 01:05:24    293s]     None
[11/26 01:05:24    293s] 
[11/26 01:05:24    293s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=7011.2M) ***
[11/26 01:05:24    293s] 
[11/26 01:05:24    293s] Total-nets :: 1923, Stn-nets :: 0, ratio :: 0 %, Total-len 98898.5, Stn-len 0
[11/26 01:05:24    293s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:6702.6M, EPOCH TIME: 1764111924.191457
[11/26 01:05:24    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1865).
[11/26 01:05:24    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:24    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:24    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:24    293s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.012, MEM:6463.6M, EPOCH TIME: 1764111924.203177
[11/26 01:05:24    293s] TotalInstCnt at PhyDesignMc Destruction: 1865
[11/26 01:05:24    293s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.24
[11/26 01:05:24    293s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.9/0:00:03.8 (1.0), totSession cpu/real = 0:04:53.9/0:04:09.9 (1.2), mem = 6463.6M
[11/26 01:05:24    293s] 
[11/26 01:05:24    293s] =============================================================================================
[11/26 01:05:24    293s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.35-s114_1
[11/26 01:05:24    293s] =============================================================================================
[11/26 01:05:24    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:05:24    293s] ---------------------------------------------------------------------------------------------
[11/26 01:05:24    293s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.6
[11/26 01:05:24    293s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 01:05:24    293s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  83.6 % )     0:00:03.2 /  0:00:03.2    1.0
[11/26 01:05:24    293s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:24    293s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:05:24    293s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:24    293s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[11/26 01:05:24    293s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:05:24    293s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.6
[11/26 01:05:24    293s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    3.2
[11/26 01:05:24    293s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 01:05:24    293s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:24    293s] [ MISC                   ]          0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.2    1.0
[11/26 01:05:24    293s] ---------------------------------------------------------------------------------------------
[11/26 01:05:24    293s]  DrvOpt #1 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.9    1.0
[11/26 01:05:24    293s] ---------------------------------------------------------------------------------------------
[11/26 01:05:24    293s] 
[11/26 01:05:24    293s] drv optimizer changes nothing and skips refinePlace
[11/26 01:05:24    293s] End: GigaOpt DRV Optimization
[11/26 01:05:24    293s] **optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 4580.7M, totSessionCpu=0:04:54 **
[11/26 01:05:24    293s] *info:
[11/26 01:05:24    293s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 6463.58M).
[11/26 01:05:24    293s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6463.6M, EPOCH TIME: 1764111924.215526
[11/26 01:05:24    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:24    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:24    293s] 
[11/26 01:05:24    293s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:24    293s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.071, REAL:0.070, MEM:6457.1M, EPOCH TIME: 1764111924.285946
[11/26 01:05:24    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:24    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:24    294s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=6463.6M)
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.073  | 45.073  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:6782.4M, EPOCH TIME: 1764111924.373392
[11/26 01:05:24    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:24    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:24    294s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.071, MEM:6783.9M, EPOCH TIME: 1764111924.444260
[11/26 01:05:24    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:24    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:24    294s] Density: 75.550%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 4579.4M, totSessionCpu=0:04:54 **
[11/26 01:05:24    294s]   DRV Snapshot: (REF)
[11/26 01:05:24    294s]          Tran DRV: 0 (0)
[11/26 01:05:24    294s]           Cap DRV: 0 (0)
[11/26 01:05:24    294s]        Fanout DRV: 0 (0)
[11/26 01:05:24    294s]            Glitch: 0 (0)
[11/26 01:05:24    294s] *** Timing Is met
[11/26 01:05:24    294s] *** Check timing (0:00:00.0)
[11/26 01:05:24    294s] *** Setup timing is met (target slack 0ns)
[11/26 01:05:24    294s]   Timing Snapshot: (REF)
[11/26 01:05:24    294s]      Weighted WNS: 0.000
[11/26 01:05:24    294s]       All  PG WNS: 0.000
[11/26 01:05:24    294s]       High PG WNS: 0.000
[11/26 01:05:24    294s]       All  PG TNS: 0.000
[11/26 01:05:24    294s]       High PG TNS: 0.000
[11/26 01:05:24    294s]       Low  PG TNS: 0.000
[11/26 01:05:24    294s]    Category Slack: { [L, 45.073] [H, 45.073] }
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s] **INFO: flowCheckPoint #3 OptimizationHold
[11/26 01:05:24    294s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:05:24    294s] Deleting Lib Analyzer.
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s] TimeStamp Deleting Cell Server End ...
[11/26 01:05:24    294s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:05:24    294s] Summary for sequential cells identification: 
[11/26 01:05:24    294s]   Identified SBFF number: 128
[11/26 01:05:24    294s]   Identified MBFF number: 0
[11/26 01:05:24    294s]   Identified SB Latch number: 0
[11/26 01:05:24    294s]   Identified MB Latch number: 0
[11/26 01:05:24    294s]   Not identified SBFF number: 0
[11/26 01:05:24    294s]   Not identified MBFF number: 0
[11/26 01:05:24    294s]   Not identified SB Latch number: 0
[11/26 01:05:24    294s]   Not identified MB Latch number: 0
[11/26 01:05:24    294s]   Number of sequential cells which are not FFs: 94
[11/26 01:05:24    294s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:05:24    294s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:24    294s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:05:24    294s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:24    294s] TLC MultiMap info (StdDelay):
[11/26 01:05:24    294s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:05:24    294s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:05:24    294s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:05:24    294s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:05:24    294s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:05:24    294s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:05:24    294s]  Setting StdDelay to: 97.6ps
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s] TimeStamp Deleting Cell Server End ...
[11/26 01:05:24    294s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6712.4M, EPOCH TIME: 1764111924.583720
[11/26 01:05:24    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:24    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:24    294s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.071, REAL:0.070, MEM:6713.9M, EPOCH TIME: 1764111924.653924
[11/26 01:05:24    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:24    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:24    294s] GigaOpt Hold Optimizer is used
[11/26 01:05:24    294s] End AAE Lib Interpolated Model. (MEM=6713.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s] Creating Lib Analyzer ...
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:05:24    294s] Summary for sequential cells identification: 
[11/26 01:05:24    294s]   Identified SBFF number: 128
[11/26 01:05:24    294s]   Identified MBFF number: 0
[11/26 01:05:24    294s]   Identified SB Latch number: 0
[11/26 01:05:24    294s]   Identified MB Latch number: 0
[11/26 01:05:24    294s]   Not identified SBFF number: 0
[11/26 01:05:24    294s]   Not identified MBFF number: 0
[11/26 01:05:24    294s]   Not identified SB Latch number: 0
[11/26 01:05:24    294s]   Not identified MB Latch number: 0
[11/26 01:05:24    294s]   Number of sequential cells which are not FFs: 94
[11/26 01:05:24    294s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:05:24    294s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:24    294s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:05:24    294s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:24    294s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:24    294s] TLC MultiMap info (StdDelay):
[11/26 01:05:24    294s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:05:24    294s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:05:24    294s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:05:24    294s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:05:24    294s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:05:24    294s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:05:24    294s]  Setting StdDelay to: 97.6ps
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:05:24    294s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:05:24    294s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:05:24    294s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:05:24    294s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:05:24    294s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:05:24    294s] 
[11/26 01:05:24    294s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:05:27    297s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:58 mem=6713.9M
[11/26 01:05:27    297s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:58 mem=6713.9M
[11/26 01:05:27    297s] Creating Lib Analyzer, finished. 
[11/26 01:05:27    297s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:58 mem=6713.9M ***
[11/26 01:05:27    297s] *** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:04:57.8/0:04:13.6 (1.2), mem = 6713.9M
[11/26 01:05:27    297s] Saving timing graph ...
[11/26 01:05:28    298s] Done save timing graph
[11/26 01:05:28    298s] Latch borrow mode reset to max_borrow
[11/26 01:05:28    298s] 
[11/26 01:05:28    298s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:05:28    298s] Deleting Lib Analyzer.
[11/26 01:05:28    298s] 
[11/26 01:05:28    298s] TimeStamp Deleting Cell Server End ...
[11/26 01:05:28    298s] Starting delay calculation for Hold views
[11/26 01:05:28    298s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 01:05:28    298s] AAE_INFO: resetNetProps viewIdx 1 
[11/26 01:05:28    298s] AAE_INFO: resetNetProps viewIdx 2 
[11/26 01:05:28    298s] Starting SI iteration 1 using Infinite Timing Windows
[11/26 01:05:28    298s] #################################################################################
[11/26 01:05:28    298s] # Design Stage: PostRoute
[11/26 01:05:28    298s] # Design Name: I2CAndMemory
[11/26 01:05:28    298s] # Design Mode: 180nm
[11/26 01:05:28    298s] # Analysis Mode: MMMC OCV 
[11/26 01:05:28    298s] # Parasitics Mode: SPEF/RCDB 
[11/26 01:05:28    298s] # Signoff Settings: SI On 
[11/26 01:05:28    298s] #################################################################################
[11/26 01:05:28    298s] Topological Sorting (REAL = 0:00:00.0, MEM = 6726.1M, InitMEM = 6726.1M)
[11/26 01:05:28    299s] Setting infinite Tws ...
[11/26 01:05:28    299s] First Iteration Infinite Tw... 
[11/26 01:05:28    299s] Calculate late delays in OCV mode...
[11/26 01:05:28    299s] Calculate early delays in OCV mode...
[11/26 01:05:28    299s] Calculate late delays in OCV mode...
[11/26 01:05:28    299s] Calculate early delays in OCV mode...
[11/26 01:05:28    299s] Start delay calculation (fullDC) (12 T). (MEM=6726.09)
[11/26 01:05:28    299s] *** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
[11/26 01:05:29    299s] End AAE Lib Interpolated Model. (MEM=6737.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:29    299s] Total number of fetched objects 1924
[11/26 01:05:29    299s] AAE_INFO-618: Total number of nets in the design is 1925,  100.0 percent of the nets selected for SI analysis
[11/26 01:05:29    300s] Total number of fetched objects 1924
[11/26 01:05:29    300s] AAE_INFO-618: Total number of nets in the design is 1925,  100.0 percent of the nets selected for SI analysis
[11/26 01:05:29    300s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:29    300s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:29    300s] End delay calculation. (MEM=6701.88 CPU=0:00:01.8 REAL=0:00:00.0)
[11/26 01:05:29    300s] End delay calculation (fullDC). (MEM=6701.88 CPU=0:00:01.9 REAL=0:00:01.0)
[11/26 01:05:29    300s] *** CDM Built up (cpu=0:00:02.0  real=0:00:01.0  mem= 6701.9M) ***
[11/26 01:05:29    301s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6899.9M)
[11/26 01:05:29    301s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/26 01:05:29    301s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6899.9M)
[11/26 01:05:29    301s] 
[11/26 01:05:29    301s] Executing IPO callback for view pruning ..
[11/26 01:05:29    301s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:05:29    301s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:05:29    301s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:05:29    301s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:05:29    301s] 
[11/26 01:05:29    301s] Active hold views:
[11/26 01:05:29    301s]  PVT_1_80_V_BC_VIEW
[11/26 01:05:29    301s]   Dominating endpoints: 1510
[11/26 01:05:29    301s]   Dominating TNS: -0.000
[11/26 01:05:29    301s] 
[11/26 01:05:29    301s]  PVT_1_80_V_TYP_VIEW
[11/26 01:05:29    301s]   Dominating endpoints: 39
[11/26 01:05:29    301s]   Dominating TNS: -0.056
[11/26 01:05:29    301s] 
[11/26 01:05:29    301s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:05:29    301s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:05:29    301s] Starting SI iteration 2
[11/26 01:05:30    301s] Calculate late delays in OCV mode...
[11/26 01:05:30    301s] Calculate early delays in OCV mode...
[11/26 01:05:30    301s] Calculate late delays in OCV mode...
[11/26 01:05:30    301s] Calculate early delays in OCV mode...
[11/26 01:05:30    301s] Start delay calculation (fullDC) (12 T). (MEM=6382.69)
[11/26 01:05:30    301s] End AAE Lib Interpolated Model. (MEM=6382.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:30    301s] Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Skipped = 0. 
[11/26 01:05:30    301s] Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Analyzed = 0. 
[11/26 01:05:30    301s] Total number of fetched objects 1924
[11/26 01:05:30    301s] AAE_INFO-618: Total number of nets in the design is 1925,  0.1 percent of the nets selected for SI analysis
[11/26 01:05:30    301s] Glitch Analysis: View PVT_1_80_V_BC_VIEW -- Total Number of Nets Skipped = 144. 
[11/26 01:05:30    301s] Glitch Analysis: View PVT_1_80_V_BC_VIEW -- Total Number of Nets Analyzed = 1924. 
[11/26 01:05:30    301s] Total number of fetched objects 1924
[11/26 01:05:30    301s] AAE_INFO-618: Total number of nets in the design is 1925,  0.0 percent of the nets selected for SI analysis
[11/26 01:05:30    301s] End delay calculation. (MEM=6848.74 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 01:05:30    301s] End delay calculation (fullDC). (MEM=6848.74 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 01:05:30    301s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 6848.7M) ***
[11/26 01:05:30    302s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:02.0 totSessionCpu=0:05:03 mem=7030.7M)
[11/26 01:05:30    302s] Done building cte hold timing graph (fixHold) cpu=0:00:04.8 real=0:00:03.0 totSessionCpu=0:05:03 mem=7030.7M ***
[11/26 01:05:30    302s] Done building hold timer [1407 node(s), 1421 edge(s), 2 view(s)] (fixHold) cpu=0:00:05.1 real=0:00:03.0 totSessionCpu=0:05:03 mem=7059.3M ***
[11/26 01:05:30    303s] Restoring timing graph ...
[11/26 01:05:31    303s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/26 01:05:31    303s] Done restore timing graph
[11/26 01:05:31    303s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:05:31    303s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:05:31    303s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:05:31    303s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:05:31    303s] Done building cte setup timing graph (fixHold) cpu=0:00:06.1 real=0:00:04.0 totSessionCpu=0:05:04 mem=7128.0M ***
[11/26 01:05:31    303s] *info: category slack lower bound [L 0.0] default
[11/26 01:05:31    303s] *info: category slack lower bound [H 0.0] reg2reg 
[11/26 01:05:31    303s] --------------------------------------------------- 
[11/26 01:05:31    303s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/26 01:05:31    303s] --------------------------------------------------- 
[11/26 01:05:31    303s]          WNS    reg2regWNS
[11/26 01:05:31    303s]    45.073 ns     45.073 ns
[11/26 01:05:31    303s] --------------------------------------------------- 
[11/26 01:05:31    303s] OPTC: m1 20.0 20.0
[11/26 01:05:31    303s] Setting latch borrow mode to budget during optimization.
[11/26 01:05:31    303s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 01:05:31    303s] 
[11/26 01:05:31    303s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:05:31    303s] Summary for sequential cells identification: 
[11/26 01:05:31    303s]   Identified SBFF number: 128
[11/26 01:05:31    303s]   Identified MBFF number: 0
[11/26 01:05:31    303s]   Identified SB Latch number: 0
[11/26 01:05:31    303s]   Identified MB Latch number: 0
[11/26 01:05:31    303s]   Not identified SBFF number: 0
[11/26 01:05:31    303s]   Not identified MBFF number: 0
[11/26 01:05:31    303s]   Not identified SB Latch number: 0
[11/26 01:05:31    303s]   Not identified MB Latch number: 0
[11/26 01:05:31    303s]   Number of sequential cells which are not FFs: 94
[11/26 01:05:31    303s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:05:31    303s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:05:31    303s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:05:31    303s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:31    303s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:31    303s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:31    303s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:05:31    303s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:05:31    303s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:05:31    303s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:31    303s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:31    303s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:31    303s] TLC MultiMap info (StdDelay):
[11/26 01:05:31    303s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:05:31    303s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:05:31    303s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:05:31    303s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:05:31    303s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:05:31    303s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:05:31    303s]  Setting StdDelay to: 97.6ps
[11/26 01:05:31    303s] 
[11/26 01:05:31    303s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:05:31    303s] 
[11/26 01:05:31    303s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:05:31    303s] 
[11/26 01:05:31    303s] TimeStamp Deleting Cell Server End ...
[11/26 01:05:31    303s] 
[11/26 01:05:31    303s] Creating Lib Analyzer ...
[11/26 01:05:31    303s] 
[11/26 01:05:31    303s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:05:31    304s] Summary for sequential cells identification: 
[11/26 01:05:31    304s]   Identified SBFF number: 128
[11/26 01:05:31    304s]   Identified MBFF number: 0
[11/26 01:05:31    304s]   Identified SB Latch number: 0
[11/26 01:05:31    304s]   Identified MB Latch number: 0
[11/26 01:05:31    304s]   Not identified SBFF number: 0
[11/26 01:05:31    304s]   Not identified MBFF number: 0
[11/26 01:05:31    304s]   Not identified SB Latch number: 0
[11/26 01:05:31    304s]   Not identified MB Latch number: 0
[11/26 01:05:31    304s]   Number of sequential cells which are not FFs: 94
[11/26 01:05:31    304s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:05:31    304s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:05:31    304s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:05:31    304s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:31    304s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:31    304s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:31    304s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:05:31    304s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:05:31    304s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:05:31    304s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:31    304s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:31    304s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:31    304s] TLC MultiMap info (StdDelay):
[11/26 01:05:31    304s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:05:31    304s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:05:31    304s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:05:31    304s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:05:31    304s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:05:31    304s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:05:31    304s]  Setting StdDelay to: 97.6ps
[11/26 01:05:31    304s] 
[11/26 01:05:31    304s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:05:31    304s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:05:31    304s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:05:31    304s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:05:31    304s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:05:31    304s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:05:31    304s] 
[11/26 01:05:31    304s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:05:34    307s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:07 mem=7161.5M
[11/26 01:05:34    307s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:07 mem=7161.5M
[11/26 01:05:34    307s] Creating Lib Analyzer, finished. 
[11/26 01:05:34    307s] 
[11/26 01:05:34    307s] *Info: minBufDelay = 214.2 ps, libStdDelay = 97.6 ps, minBufSize = 10035200 (4.0)
[11/26 01:05:34    307s] *Info: worst delay setup view: PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW
[11/26 01:05:34    307s] Footprint list for hold buffering (delay unit: ps)
[11/26 01:05:34    307s] =================================================================
[11/26 01:05:34    307s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[11/26 01:05:34    307s] ------------------------------------------------------------------
[11/26 01:05:34    307s] *Info:       75.5       3.48     68.19    4.0  59.68 BUHDX1 (A,Q)
[11/26 01:05:34    307s] *Info:       92.6       3.58    109.70    4.0 108.92 BUHDX0 (A,Q)
[11/26 01:05:34    307s] *Info:       71.0       3.38     33.67    5.0  28.31 BUHDX2 (A,Q)
[11/26 01:05:34    307s] *Info:       68.6       3.22     23.30    7.0  19.75 BUHDX3 (A,Q)
[11/26 01:05:34    307s] *Info:       66.7       3.21     17.37    8.0  14.68 BUHDX4 (A,Q)
[11/26 01:05:34    307s] *Info:      540.9       3.05     91.06    8.0  54.03 DLY1HDX1 (A,Q)
[11/26 01:05:34    307s] *Info:      460.0       3.32    124.10    8.0 114.01 DLY1HDX0 (A,Q)
[11/26 01:05:34    307s] *Info:     1113.3       2.95    116.27   10.0  59.26 DLY2HDX1 (A,Q)
[11/26 01:05:34    307s] *Info:      938.7       3.27    146.76   10.0 122.90 DLY2HDX0 (A,Q)
[11/26 01:05:34    307s] *Info:       67.8       3.25     11.86   11.0   9.88 BUHDX6 (A,Q)
[11/26 01:05:34    307s] *Info:     2190.6       2.91    136.39   12.0  66.00 DLY4HDX1 (A,Q)
[11/26 01:05:34    307s] *Info:     1860.8       3.30    172.18   12.0 135.22 DLY4HDX0 (A,Q)
[11/26 01:05:34    307s] *Info:       68.0       3.24      8.68   14.0   7.31 BUHDX8 (A,Q)
[11/26 01:05:34    307s] *Info:       67.3       3.22      5.72   20.0   4.94 BUHDX12 (A,Q)
[11/26 01:05:34    307s] *Info:     4515.6       2.93    147.61   21.0  63.77 DLY8HDX1 (A,Q)
[11/26 01:05:34    307s] *Info:     4435.3       2.94    170.27   21.0 131.35 DLY8HDX0 (A,Q)
[11/26 01:05:34    307s] =================================================================
[11/26 01:05:34    307s] Hold Timer stdDelay = 56.1ps
[11/26 01:05:34    307s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:05:34    307s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:05:34    307s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:05:34    307s] Hold Timer stdDelay = 37.4ps (PVT_1_80_V_BC_VIEW)
[11/26 01:05:34    307s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:34    307s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:34    307s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:34    307s] Hold Timer stdDelay = 56.1ps (PVT_1_80_V_TYP_VIEW)
[11/26 01:05:34    307s] OPERPROF: Starting spInitSiteArr at level 1, MEM:7161.5M, EPOCH TIME: 1764111934.939748
[11/26 01:05:34    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:34    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    307s] 
[11/26 01:05:35    307s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:35    307s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.071, REAL:0.070, MEM:7161.5M, EPOCH TIME: 1764111935.010139
[11/26 01:05:35    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:35    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    307s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW
Hold views included:
 PVT_1_80_V_BC_VIEW PVT_1_80_V_TYP_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.073  | 45.073  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.056  |  0.350  | -0.056  |
|           TNS (ns):| -0.056  |  0.000  | -0.056  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:7160.0M, EPOCH TIME: 1764111935.062187
[11/26 01:05:35    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    307s] 
[11/26 01:05:35    307s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:35    307s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.071, REAL:0.070, MEM:7161.5M, EPOCH TIME: 1764111935.132500
[11/26 01:05:35    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:35    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    307s] Density: 75.550%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:23, mem = 4618.6M, totSessionCpu=0:05:08 **
[11/26 01:05:35    307s] *** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:09.8/0:00:07.2 (1.4), totSession cpu/real = 0:05:07.6/0:04:20.9 (1.2), mem = 6339.5M
[11/26 01:05:35    307s] 
[11/26 01:05:35    307s] =============================================================================================
[11/26 01:05:35    307s]  Step TAT Report : BuildHoldData #2 / optDesign #2                              21.35-s114_1
[11/26 01:05:35    307s] =============================================================================================
[11/26 01:05:35    307s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:05:35    307s] ---------------------------------------------------------------------------------------------
[11/26 01:05:35    307s] [ ViewPruning            ]     10   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.2
[11/26 01:05:35    307s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.3    1.2
[11/26 01:05:35    307s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.1
[11/26 01:05:35    307s] [ SlackTraversorInit     ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    1.6
[11/26 01:05:35    307s] [ CellServerInit         ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:05:35    307s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  44.5 % )     0:00:03.2 /  0:00:03.2    1.0
[11/26 01:05:35    307s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    307s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.5
[11/26 01:05:35    307s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    307s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 01:05:35    307s] [ TimingUpdate           ]      8   0:00:00.9  (  13.0 % )     0:00:01.8 /  0:00:03.9    2.2
[11/26 01:05:35    307s] [ FullDelayCalc          ]      3   0:00:00.7  (  10.2 % )     0:00:00.7 /  0:00:02.1    2.9
[11/26 01:05:35    307s] [ TimingReport           ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.8
[11/26 01:05:35    307s] [ SaveTimingGraph        ]      1   0:00:00.4  (   5.2 % )     0:00:00.4 /  0:00:00.5    1.4
[11/26 01:05:35    307s] [ RestoreTimingGraph     ]      1   0:00:00.5  (   6.5 % )     0:00:00.5 /  0:00:00.5    1.1
[11/26 01:05:35    307s] [ MISC                   ]          0:00:00.7  (   9.6 % )     0:00:00.7 /  0:00:00.7    1.0
[11/26 01:05:35    307s] ---------------------------------------------------------------------------------------------
[11/26 01:05:35    307s]  BuildHoldData #2 TOTAL             0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:09.8    1.4
[11/26 01:05:35    307s] ---------------------------------------------------------------------------------------------
[11/26 01:05:35    307s] 
[11/26 01:05:35    307s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:07.6/0:04:20.9 (1.2), mem = 6339.5M
[11/26 01:05:35    307s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.527567.25
[11/26 01:05:35    307s] HoldSingleBuffer minRootGain=0.000
[11/26 01:05:35    307s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4480 dbu)
[11/26 01:05:35    307s] HoldSingleBuffer minRootGain=0.000
[11/26 01:05:35    307s] HoldSingleBuffer minRootGain=0.000
[11/26 01:05:35    307s] HoldSingleBuffer minRootGain=0.000
[11/26 01:05:35    307s] *info: Run optDesign holdfix with 12 threads.
[11/26 01:05:35    307s] Info: 1 top-level, potential tri-state net  excluded from IPO operation.
[11/26 01:05:35    307s] Info: 8 clock nets excluded from IPO operation.
[11/26 01:05:35    307s] --------------------------------------------------- 
[11/26 01:05:35    307s]    Hold Timing Summary  - Initial 
[11/26 01:05:35    307s] --------------------------------------------------- 
[11/26 01:05:35    307s]  Target slack:       0.0000 ns
[11/26 01:05:35    307s]  View: PVT_1_80_V_BC_VIEW 
[11/26 01:05:35    307s]    WNS:       0.2272
[11/26 01:05:35    307s]    TNS:       0.0000
[11/26 01:05:35    307s]    VP :            0
[11/26 01:05:35    307s]    Worst hold path end point: i2c_inst/scl_sync_reg[0]/D 
[11/26 01:05:35    307s]  View: PVT_1_80_V_TYP_VIEW 
[11/26 01:05:35    307s]    WNS:      -0.0564
[11/26 01:05:35    307s]    TNS:      -0.0564
[11/26 01:05:35    307s]    VP :            1
[11/26 01:05:35    307s]    Worst hold path end point: i2c_inst/scl_sync_reg[0]/D 
[11/26 01:05:35    307s] --------------------------------------------------- 
[11/26 01:05:35    307s] Info: Do not create the CCOpt slew target map as it already exists.
[11/26 01:05:35    307s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 01:05:35    307s] ### Creating PhyDesignMc. totSessionCpu=0:05:08 mem=6864.1M
[11/26 01:05:35    307s] OPERPROF: Starting DPlace-Init at level 1, MEM:6864.1M, EPOCH TIME: 1764111935.183846
[11/26 01:05:35    307s] Processing tracks to init pin-track alignment.
[11/26 01:05:35    307s] z: 2, totalTracks: 1
[11/26 01:05:35    307s] z: 4, totalTracks: 1
[11/26 01:05:35    307s] z: 6, totalTracks: 1
[11/26 01:05:35    307s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:05:35    307s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6864.1M, EPOCH TIME: 1764111935.195533
[11/26 01:05:35    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    307s] 
[11/26 01:05:35    307s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:35    307s] 
[11/26 01:05:35    307s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:05:35    307s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.076, REAL:0.081, MEM:6896.1M, EPOCH TIME: 1764111935.276865
[11/26 01:05:35    307s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:6896.1M, EPOCH TIME: 1764111935.276996
[11/26 01:05:35    307s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.006, REAL:0.006, MEM:6896.1M, EPOCH TIME: 1764111935.283156
[11/26 01:05:35    307s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6896.1MB).
[11/26 01:05:35    307s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.100, MEM:6896.1M, EPOCH TIME: 1764111935.283730
[11/26 01:05:35    307s] TotalInstCnt at PhyDesignMc Initialization: 1865
[11/26 01:05:35    307s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:08 mem=6896.1M
[11/26 01:05:35    307s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:6896.1M, EPOCH TIME: 1764111935.303133
[11/26 01:05:35    307s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:6896.1M, EPOCH TIME: 1764111935.303224
[11/26 01:05:35    307s] 
[11/26 01:05:35    307s] *** Starting Core Fixing (fixHold) cpu=0:00:09.9 real=0:00:08.0 totSessionCpu=0:05:08 mem=6896.1M density=75.550% ***
[11/26 01:05:35    307s] Optimizer Target Slack 0.000 StdDelay is 0.05610  
[11/26 01:05:35    307s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 12 threads.
[11/26 01:05:35    307s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[11/26 01:05:35    307s] ### Creating RouteCongInterface, started
[11/26 01:05:35    307s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.073  | 45.073  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

Density: 75.550%
------------------------------------------------------------------
[11/26 01:05:35    307s] *info: Hold Batch Commit is enabled
[11/26 01:05:35    307s] *info: Levelized Batch Commit is enabled
[11/26 01:05:35    307s] 
[11/26 01:05:35    307s] Phase I ......
[11/26 01:05:35    307s] Executing transform: ECO Safe Resize
[11/26 01:05:35    307s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/26 01:05:35    307s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/26 01:05:35    307s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/26 01:05:35    307s] Worst hold path end point:
[11/26 01:05:35    307s]   i2c_inst/scl_sync_reg[0]/D
[11/26 01:05:35    307s]     net: SCL (nrTerm=2)
[11/26 01:05:35    307s] |   0|  -0.056|    -0.06|       1|          0|       0(     0)|   75.55%|   0:00:00.0|  6981.5M|
[11/26 01:05:35    307s] Worst hold path end point:
[11/26 01:05:35    307s]   i2c_inst/scl_sync_reg[0]/D
[11/26 01:05:35    307s]     net: SCL (nrTerm=2)
[11/26 01:05:35    307s] |   1|  -0.056|    -0.06|       1|          0|       0(     0)|   75.55%|   0:00:00.0|  6981.5M|
[11/26 01:05:35    307s] 
[11/26 01:05:35    307s] Capturing REF for hold ...
[11/26 01:05:35    307s]    Hold Timing Snapshot: (REF)
[11/26 01:05:35    307s]              All PG WNS: -0.056
[11/26 01:05:35    307s]              All PG TNS: -0.056
[11/26 01:05:35    307s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/26 01:05:35    307s] Executing transform: AddBuffer + LegalResize
[11/26 01:05:35    307s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/26 01:05:35    307s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/26 01:05:35    307s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/26 01:05:35    307s] Worst hold path end point:
[11/26 01:05:35    307s]   i2c_inst/scl_sync_reg[0]/D
[11/26 01:05:35    307s]     net: SCL (nrTerm=2)
[11/26 01:05:35    307s] |   0|  -0.056|    -0.06|       1|          0|       0(     0)|   75.55%|   0:00:00.0|  6981.5M|
[11/26 01:05:35    307s] Worst hold path end point:
[11/26 01:05:35    307s]   mem_inst/DAC_out_reg[16][6]/RN
[11/26 01:05:35    307s]     net: rst_n (nrTerm=19)
[11/26 01:05:35    307s] |   1|   0.036|     0.00|       0|          1|       0(     0)|   75.56%|   0:00:00.0|  7062.8M|
[11/26 01:05:35    307s] 
[11/26 01:05:35    307s] Capturing REF for hold ...
[11/26 01:05:35    307s]    Hold Timing Snapshot: (REF)
[11/26 01:05:35    307s]              All PG WNS: 0.036
[11/26 01:05:35    307s]              All PG TNS: 0.000
[11/26 01:05:35    307s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/26 01:05:35    307s] 
[11/26 01:05:35    307s] *info:    Total 1 cells added for Phase I
[11/26 01:05:35    307s] *info:        in which 0 is ripple commits (0.000%)
[11/26 01:05:35    307s] --------------------------------------------------- 
[11/26 01:05:35    307s]    Hold Timing Summary  - Phase I 
[11/26 01:05:35    307s] --------------------------------------------------- 
[11/26 01:05:35    307s]  Target slack:       0.0000 ns
[11/26 01:05:35    307s]  View: PVT_1_80_V_BC_VIEW 
[11/26 01:05:35    307s]    WNS:       0.2877
[11/26 01:05:35    307s]    TNS:       0.0000
[11/26 01:05:35    307s]    VP :            0
[11/26 01:05:35    307s]    Worst hold path end point: mem_inst/DAC_out_reg[16][6]/RN 
[11/26 01:05:35    307s]  View: PVT_1_80_V_TYP_VIEW 
[11/26 01:05:35    307s]    WNS:       0.0363
[11/26 01:05:35    307s]    TNS:       0.0000
[11/26 01:05:35    307s]    VP :            0
[11/26 01:05:35    307s]    Worst hold path end point: mem_inst/DAC_out_reg[16][6]/RN 
[11/26 01:05:35    307s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.073  | 45.073  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

Density: 75.564%
------------------------------------------------------------------
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] *** Finished Core Fixing (fixHold) cpu=0:00:10.3 real=0:00:08.0 totSessionCpu=0:05:08 mem=7069.3M density=75.564% ***
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] *info:
[11/26 01:05:35    308s] *info: Added a total of 1 cells to fix/reduce hold violation
[11/26 01:05:35    308s] *info:          in which 1 termBuffering
[11/26 01:05:35    308s] *info:          in which 0 dummyBuffering
[11/26 01:05:35    308s] *info:
[11/26 01:05:35    308s] *info: Summary: 
[11/26 01:05:35    308s] *info:            1 cell  of type 'BUHDX1' (4.0, 	59.680) used
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] *** Finish Post Route Hold Fixing (cpu=0:00:10.3 real=0:00:08.0 totSessionCpu=0:05:08 mem=7069.3M density=75.564%) ***
[11/26 01:05:35    308s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.527567.25
[11/26 01:05:35    308s] **INFO: total 1 insts, 0 nets marked don't touch
[11/26 01:05:35    308s] **INFO: total 1 insts, 0 nets marked don't touch DB property
[11/26 01:05:35    308s] **INFO: total 1 insts, 0 nets unmarked don't touch

[11/26 01:05:35    308s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:6759.2M, EPOCH TIME: 1764111935.544574
[11/26 01:05:35    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1866).
[11/26 01:05:35    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    308s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.015, MEM:6311.2M, EPOCH TIME: 1764111935.559314
[11/26 01:05:35    308s] TotalInstCnt at PhyDesignMc Destruction: 1866
[11/26 01:05:35    308s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.5/0:00:00.4 (1.2), totSession cpu/real = 0:05:08.0/0:04:21.3 (1.2), mem = 6311.2M
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] =============================================================================================
[11/26 01:05:35    308s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.35-s114_1
[11/26 01:05:35    308s] =============================================================================================
[11/26 01:05:35    308s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:05:35    308s] ---------------------------------------------------------------------------------------------
[11/26 01:05:35    308s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.6
[11/26 01:05:35    308s] [ SlackTraversorInit     ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 01:05:35    308s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  29.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:05:35    308s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.4
[11/26 01:05:35    308s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ OptimizationStep       ]      2   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.4
[11/26 01:05:35    308s] [ OptSingleIteration     ]      4   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    1.3
[11/26 01:05:35    308s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ OptEval                ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 01:05:35    308s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.6
[11/26 01:05:35    308s] [ IncrDelayCalc          ]      3   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 01:05:35    308s] [ HoldReEval             ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 01:05:35    308s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ TimingUpdate           ]      4   0:00:00.0  (   8.9 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 01:05:35    308s] [ TimingReport           ]      2   0:00:00.1  (  18.7 % )     0:00:00.1 /  0:00:00.1    1.8
[11/26 01:05:35    308s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 01:05:35    308s] [ MISC                   ]          0:00:00.1  (  16.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:05:35    308s] ---------------------------------------------------------------------------------------------
[11/26 01:05:35    308s]  HoldOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.2
[11/26 01:05:35    308s] ---------------------------------------------------------------------------------------------
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] **INFO: Skipping refine place as no non-legal commits were detected
[11/26 01:05:35    308s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6311.2M, EPOCH TIME: 1764111935.569911
[11/26 01:05:35    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:35    308s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.071, REAL:0.072, MEM:6304.7M, EPOCH TIME: 1764111935.641691
[11/26 01:05:35    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:35    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:05:35    308s] Deleting Lib Analyzer.
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] TimeStamp Deleting Cell Server End ...
[11/26 01:05:35    308s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:05:35    308s] Summary for sequential cells identification: 
[11/26 01:05:35    308s]   Identified SBFF number: 128
[11/26 01:05:35    308s]   Identified MBFF number: 0
[11/26 01:05:35    308s]   Identified SB Latch number: 0
[11/26 01:05:35    308s]   Identified MB Latch number: 0
[11/26 01:05:35    308s]   Not identified SBFF number: 0
[11/26 01:05:35    308s]   Not identified MBFF number: 0
[11/26 01:05:35    308s]   Not identified SB Latch number: 0
[11/26 01:05:35    308s]   Not identified MB Latch number: 0
[11/26 01:05:35    308s]   Number of sequential cells which are not FFs: 94
[11/26 01:05:35    308s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:05:35    308s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:35    308s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:05:35    308s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:35    308s] TLC MultiMap info (StdDelay):
[11/26 01:05:35    308s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:05:35    308s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:05:35    308s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:05:35    308s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:05:35    308s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:05:35    308s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:05:35    308s]  Setting StdDelay to: 97.6ps
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] TimeStamp Deleting Cell Server End ...
[11/26 01:05:35    308s] **INFO: flowCheckPoint #4 OptimizationPreEco
[11/26 01:05:35    308s] Running postRoute recovery in preEcoRoute mode
[11/26 01:05:35    308s] **optDesign ... cpu = 0:00:30, real = 0:00:23, mem = 4584.0M, totSessionCpu=0:05:08 **
[11/26 01:05:35    308s]   DRV Snapshot: (TGT)
[11/26 01:05:35    308s]          Tran DRV: 0 (0)
[11/26 01:05:35    308s]           Cap DRV: 0 (0)
[11/26 01:05:35    308s]        Fanout DRV: 0 (0)
[11/26 01:05:35    308s]            Glitch: 0 (0)
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] Creating Lib Analyzer ...
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:05:35    308s] Summary for sequential cells identification: 
[11/26 01:05:35    308s]   Identified SBFF number: 128
[11/26 01:05:35    308s]   Identified MBFF number: 0
[11/26 01:05:35    308s]   Identified SB Latch number: 0
[11/26 01:05:35    308s]   Identified MB Latch number: 0
[11/26 01:05:35    308s]   Not identified SBFF number: 0
[11/26 01:05:35    308s]   Not identified MBFF number: 0
[11/26 01:05:35    308s]   Not identified SB Latch number: 0
[11/26 01:05:35    308s]   Not identified MB Latch number: 0
[11/26 01:05:35    308s]   Number of sequential cells which are not FFs: 94
[11/26 01:05:35    308s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:05:35    308s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:35    308s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:05:35    308s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:35    308s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:35    308s] TLC MultiMap info (StdDelay):
[11/26 01:05:35    308s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:05:35    308s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:05:35    308s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:05:35    308s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:05:35    308s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:05:35    308s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:05:35    308s]  Setting StdDelay to: 97.6ps
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:05:35    308s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[11/26 01:05:35    308s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/26 01:05:35    308s] Total number of usable buffers from Lib Analyzer: 8 ( BUHDX1 BUHDX0 BUHDX2 BUHDX3 BUHDX4 BUHDX6 BUHDX8 BUHDX12)
[11/26 01:05:35    308s] Total number of usable inverters from Lib Analyzer: 8 ( INHDX1 INHDX0 INHDX2 INHDX3 INHDX4 INHDX6 INHDX8 INHDX12)
[11/26 01:05:35    308s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1HDX1 DLY1HDX0 DLY2HDX1 DLY2HDX0 DLY4HDX1 DLY4HDX0 DLY8HDX1 DLY8HDX0)
[11/26 01:05:35    308s] 
[11/26 01:05:35    308s] {RT MAX_RC 0 6 6 {5 0} 1}
[11/26 01:05:39    311s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:12 mem=6544.7M
[11/26 01:05:39    311s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:12 mem=6544.7M
[11/26 01:05:39    311s] Creating Lib Analyzer, finished. 
[11/26 01:05:39    311s] Checking DRV degradation...
[11/26 01:05:39    311s] 
[11/26 01:05:39    311s] Recovery Manager:
[11/26 01:05:39    311s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/26 01:05:39    311s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/26 01:05:39    311s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/26 01:05:39    311s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/26 01:05:39    311s] 
[11/26 01:05:39    311s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/26 01:05:39    311s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:04, mem=6305.68M, totSessionCpu=0:05:12).
[11/26 01:05:39    311s] **optDesign ... cpu = 0:00:33, real = 0:00:27, mem = 4593.4M, totSessionCpu=0:05:12 **
[11/26 01:05:39    311s] 
[11/26 01:05:39    311s]   DRV Snapshot: (REF)
[11/26 01:05:39    311s]          Tran DRV: 0 (0)
[11/26 01:05:39    311s]           Cap DRV: 0 (0)
[11/26 01:05:39    311s]        Fanout DRV: 0 (0)
[11/26 01:05:39    311s]            Glitch: 0 (0)
[11/26 01:05:39    311s] Skipping pre eco harden opt
[11/26 01:05:39    311s] Running refinePlace -preserveRouting true -hardFence false
[11/26 01:05:39    311s] OPERPROF: Starting RefinePlace2 at level 1, MEM:6552.2M, EPOCH TIME: 1764111939.049031
[11/26 01:05:39    311s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:6552.2M, EPOCH TIME: 1764111939.049112
[11/26 01:05:39    311s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6552.2M, EPOCH TIME: 1764111939.049174
[11/26 01:05:39    311s] Processing tracks to init pin-track alignment.
[11/26 01:05:39    311s] z: 2, totalTracks: 1
[11/26 01:05:39    311s] z: 4, totalTracks: 1
[11/26 01:05:39    311s] z: 6, totalTracks: 1
[11/26 01:05:39    311s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 01:05:39    311s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:6552.2M, EPOCH TIME: 1764111939.059837
[11/26 01:05:39    311s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:39    311s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:39    311s] 
[11/26 01:05:39    311s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:39    311s] 
[11/26 01:05:39    311s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 01:05:39    311s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.072, REAL:0.072, MEM:6553.7M, EPOCH TIME: 1764111939.131542
[11/26 01:05:39    311s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:6553.7M, EPOCH TIME: 1764111939.131658
[11/26 01:05:39    311s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.005, REAL:0.005, MEM:6553.7M, EPOCH TIME: 1764111939.136430
[11/26 01:05:39    311s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6553.7MB).
[11/26 01:05:39    311s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.089, REAL:0.088, MEM:6553.7M, EPOCH TIME: 1764111939.136991
[11/26 01:05:39    311s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.089, REAL:0.088, MEM:6553.7M, EPOCH TIME: 1764111939.137031
[11/26 01:05:39    311s] TDRefine: refinePlace mode is spiral
[11/26 01:05:39    311s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.527567.12
[11/26 01:05:39    311s] OPERPROF:   Starting RefinePlace at level 2, MEM:6553.7M, EPOCH TIME: 1764111939.137108
[11/26 01:05:39    311s] *** Starting refinePlace (0:05:12 mem=6553.7M) ***
[11/26 01:05:39    311s] Total net bbox length = 7.263e+04 (3.485e+04 3.778e+04) (ext = 1.404e+04)
[11/26 01:05:39    311s] 
[11/26 01:05:39    311s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:39    311s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:05:39    311s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:05:39    311s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:6553.7M, EPOCH TIME: 1764111939.142001
[11/26 01:05:39    311s] Starting refinePlace ...
[11/26 01:05:39    311s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:05:39    311s] One DDP V2 for no tweak run.
[11/26 01:05:39    311s] (I)      Default pattern map key = I2CAndMemory_default.
[11/26 01:05:39    311s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:6713.7M, EPOCH TIME: 1764111939.151684
[11/26 01:05:39    311s] DDP initSite1 nrRow 58 nrJob 58
[11/26 01:05:39    311s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:6713.7M, EPOCH TIME: 1764111939.151768
[11/26 01:05:39    311s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:6713.7M, EPOCH TIME: 1764111939.151880
[11/26 01:05:39    311s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:6713.7M, EPOCH TIME: 1764111939.151924
[11/26 01:05:39    311s] DDP markSite nrRow 58 nrJob 58
[11/26 01:05:39    311s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:6713.7M, EPOCH TIME: 1764111939.152079
[11/26 01:05:39    311s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.000, MEM:6713.7M, EPOCH TIME: 1764111939.152132
[11/26 01:05:39    311s]   Spread Effort: high, post-route mode, useDDP on.
[11/26 01:05:39    311s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=6553.7MB) @(0:05:12 - 0:05:12).
[11/26 01:05:39    311s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:05:39    311s] wireLenOptFixPriorityInst 659 inst fixed
[11/26 01:05:39    311s] 
[11/26 01:05:39    311s] Running Spiral MT with 12 threads  fetchWidth=8 
[11/26 01:05:39    311s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 01:05:39    311s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:05:39    311s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 01:05:39    311s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=6553.7MB) @(0:05:12 - 0:05:12).
[11/26 01:05:39    311s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 01:05:39    311s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 6553.7MB
[11/26 01:05:39    311s] Statistics of distance of Instance movement in refine placement:
[11/26 01:05:39    311s]   maximum (X+Y) =         0.00 um
[11/26 01:05:39    311s]   mean    (X+Y) =         0.00 um
[11/26 01:05:39    311s] Summary Report:
[11/26 01:05:39    311s] Instances move: 0 (out of 1859 movable)
[11/26 01:05:39    311s] Instances flipped: 0
[11/26 01:05:39    311s] Mean displacement: 0.00 um
[11/26 01:05:39    311s] Max displacement: 0.00 um 
[11/26 01:05:39    311s] Total instances moved : 0
[11/26 01:05:39    311s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.193, REAL:0.119, MEM:6553.7M, EPOCH TIME: 1764111939.260896
[11/26 01:05:39    311s] Total net bbox length = 7.263e+04 (3.485e+04 3.778e+04) (ext = 1.404e+04)
[11/26 01:05:39    311s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 6553.7MB
[11/26 01:05:39    311s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=6553.7MB) @(0:05:12 - 0:05:12).
[11/26 01:05:39    311s] *** Finished refinePlace (0:05:12 mem=6553.7M) ***
[11/26 01:05:39    311s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.527567.12
[11/26 01:05:39    311s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.200, REAL:0.125, MEM:6553.7M, EPOCH TIME: 1764111939.262120
[11/26 01:05:39    311s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:6553.7M, EPOCH TIME: 1764111939.262163
[11/26 01:05:39    311s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1866).
[11/26 01:05:39    311s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:39    311s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:39    311s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:39    311s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.014, REAL:0.012, MEM:6298.7M, EPOCH TIME: 1764111939.273991
[11/26 01:05:39    311s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.302, REAL:0.225, MEM:6298.7M, EPOCH TIME: 1764111939.274106
[11/26 01:05:39    311s] {MMLU 0 8 1924}
[11/26 01:05:39    311s] ### Creating LA Mngr. totSessionCpu=0:05:12 mem=6298.7M
[11/26 01:05:39    311s] ### Creating LA Mngr, finished. totSessionCpu=0:05:12 mem=6298.7M
[11/26 01:05:39    311s] Default Rule : ""
[11/26 01:05:39    311s] Non Default Rules : "NDR_1"
[11/26 01:05:39    311s] Worst Slack : 45.073 ns
[11/26 01:05:39    311s] 
[11/26 01:05:39    311s] Start Layer Assignment ...
[11/26 01:05:39    311s] WNS(45.073ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[11/26 01:05:39    311s] 
[11/26 01:05:39    311s] Select 0 cadidates out of 1926.
[11/26 01:05:39    311s] No critical nets selected. Skipped !
[11/26 01:05:39    311s] GigaOpt: setting up router preferences
[11/26 01:05:39    311s] GigaOpt: 0 nets assigned router directives
[11/26 01:05:39    311s] 
[11/26 01:05:39    311s] Start Assign Priority Nets ...
[11/26 01:05:39    311s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/26 01:05:39    311s] Existing Priority Nets 0 (0.0%)
[11/26 01:05:39    311s] Assigned Priority Nets 0 (0.0%)
[11/26 01:05:39    311s] 
[11/26 01:05:39    311s] Set Prefer Layer Routing Effort ...
[11/26 01:05:39    311s] Total Net(1924) IPOed(2) PreferLayer(0) -> MediumEffort(0)
[11/26 01:05:39    311s] 
[11/26 01:05:39    311s] {MMLU 0 8 1924}
[11/26 01:05:39    311s] ### Creating LA Mngr. totSessionCpu=0:05:12 mem=6317.8M
[11/26 01:05:39    311s] ### Creating LA Mngr, finished. totSessionCpu=0:05:12 mem=6317.8M
[11/26 01:05:39    311s] #optDebug: Start CG creation (mem=6317.8M)
[11/26 01:05:39    311s]  ...initializing CG  maxDriveDist 2686.717000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 268.671000 
[11/26 01:05:39    312s] (cpu=0:00:00.1, mem=6361.5M)
[11/26 01:05:39    312s]  ...processing cgPrt (cpu=0:00:00.1, mem=6361.5M)
[11/26 01:05:39    312s]  ...processing cgEgp (cpu=0:00:00.1, mem=6361.5M)
[11/26 01:05:39    312s]  ...processing cgPbk (cpu=0:00:00.1, mem=6361.5M)
[11/26 01:05:39    312s]  ...processing cgNrb(cpu=0:00:00.1, mem=6361.5M)
[11/26 01:05:39    312s]  ...processing cgObs (cpu=0:00:00.1, mem=6361.5M)
[11/26 01:05:39    312s]  ...processing cgCon (cpu=0:00:00.1, mem=6361.5M)
[11/26 01:05:39    312s]  ...processing cgPdm (cpu=0:00:00.1, mem=6361.5M)
[11/26 01:05:39    312s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=6361.5M)
[11/26 01:05:39    312s] Default Rule : ""
[11/26 01:05:39    312s] Non Default Rules : "NDR_1"
[11/26 01:05:39    312s] Worst Slack : 45.073 ns
[11/26 01:05:39    312s] 
[11/26 01:05:39    312s] Start Layer Assignment ...
[11/26 01:05:39    312s] WNS(45.073ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[11/26 01:05:39    312s] 
[11/26 01:05:39    312s] Select 0 cadidates out of 1926.
[11/26 01:05:39    312s] No critical nets selected. Skipped !
[11/26 01:05:39    312s] GigaOpt: setting up router preferences
[11/26 01:05:39    312s] GigaOpt: 0 nets assigned router directives
[11/26 01:05:39    312s] 
[11/26 01:05:39    312s] Start Assign Priority Nets ...
[11/26 01:05:39    312s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/26 01:05:39    312s] Existing Priority Nets 0 (0.0%)
[11/26 01:05:39    312s] Assigned Priority Nets 0 (0.0%)
[11/26 01:05:39    312s] {MMLU 0 8 1924}
[11/26 01:05:39    312s] ### Creating LA Mngr. totSessionCpu=0:05:12 mem=6361.5M
[11/26 01:05:39    312s] ### Creating LA Mngr, finished. totSessionCpu=0:05:12 mem=6361.5M
[11/26 01:05:39    312s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6361.5M, EPOCH TIME: 1764111939.431634
[11/26 01:05:39    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:39    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:39    312s] 
[11/26 01:05:39    312s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:39    312s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.074, REAL:0.073, MEM:6369.5M, EPOCH TIME: 1764111939.505109
[11/26 01:05:39    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:39    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:39    312s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.073  | 45.073  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:6570.3M, EPOCH TIME: 1764111939.594722
[11/26 01:05:39    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:39    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:39    312s] 
[11/26 01:05:39    312s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:39    312s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.072, REAL:0.071, MEM:6571.7M, EPOCH TIME: 1764111939.665996
[11/26 01:05:39    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:39    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:39    312s] Density: 75.564%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:27, mem = 4537.5M, totSessionCpu=0:05:12 **
[11/26 01:05:39    312s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[11/26 01:05:39    312s] -routeWithEco false                       # bool, default=false, user setting
[11/26 01:05:39    312s] -routeSelectedNetOnly false               # bool, default=false
[11/26 01:05:39    312s] -routeWithTimingDriven true               # bool, default=false, user setting
[11/26 01:05:39    312s] -routeWithSiDriven true                   # bool, default=false, user setting
[11/26 01:05:39    312s] Existing Dirty Nets : 2
[11/26 01:05:39    312s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/26 01:05:39    312s] Reset Dirty Nets : 2
[11/26 01:05:39    312s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:12.4/0:04:25.4 (1.2), mem = 6252.2M
[11/26 01:05:39    312s] 
[11/26 01:05:39    312s] globalDetailRoute
[11/26 01:05:39    312s] 
[11/26 01:05:39    312s] #Start globalDetailRoute on Wed Nov 26 01:05:39 2025
[11/26 01:05:39    312s] #
[11/26 01:05:39    312s] ### Time Record (globalDetailRoute) is installed.
[11/26 01:05:39    312s] ### Time Record (Pre Callback) is installed.
[11/26 01:05:39    312s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d': 5772 access done (mem: 6313.207M)
[11/26 01:05:39    312s] ### Time Record (Pre Callback) is uninstalled.
[11/26 01:05:39    312s] ### Time Record (DB Import) is installed.
[11/26 01:05:39    312s] ### Time Record (Timing Data Generation) is installed.
[11/26 01:05:39    312s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 01:05:39    312s] ### Net info: total nets: 1926
[11/26 01:05:39    312s] ### Net info: dirty nets: 0
[11/26 01:05:39    312s] ### Net info: marked as disconnected nets: 0
[11/26 01:05:39    312s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/26 01:05:39    312s] #num needed restored net=0
[11/26 01:05:39    312s] #need_extraction net=0 (total=1926)
[11/26 01:05:39    312s] ### Net info: fully routed nets: 1924
[11/26 01:05:39    312s] ### Net info: trivial (< 2 pins) nets: 1
[11/26 01:05:39    312s] ### Net info: unrouted nets: 1
[11/26 01:05:39    312s] ### Net info: re-extraction nets: 0
[11/26 01:05:39    312s] ### Net info: ignored nets: 0
[11/26 01:05:39    312s] ### Net info: skip routing nets: 0
[11/26 01:05:39    312s] ### import design signature (77): route=1637849453 fixed_route=1519710711 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1660477839 dirty_area=0 del_dirty_area=0 cell=612763091 placement=960494187 pin_access=2118628798 inst_pattern=1
[11/26 01:05:39    312s] ### Time Record (DB Import) is uninstalled.
[11/26 01:05:39    312s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[11/26 01:05:39    312s] #RTESIG:78da95924f6bc24010c57beea718560f2954bb3331fbe7685ba10749456caf12cd2a8164
[11/26 01:05:39    312s] #       03c9e6d06fdf9542a912b3756f33fc78fbe6cd8cc69f8b3530c2699c4c5ac4d916215d13
[11/26 01:05:39    312s] #       718d3421ce674f845b4c261fcfec7e347e5f6d482b3864656b20dad575f908f997cdaa62
[11/26 01:05:39    312s] #       0fb939645de9a035ce15f6f8f0838b58836bba5fba6b4d7381484ec09041d4bac677fb99
[11/26 01:05:39    312s] #       3809caf89f5865f2a2ab86b5b454c09afdb6aa73534e77851dc6917b7f6713f74148eacc
[11/26 01:05:39    312s] #       e0702a3ee7f8263ce1b7e089d0a0e554f0d383e850d699ebb79d68119e4de03f02103209
[11/26 01:05:39    312s] #       43524a60f374b348d3f9cb62b94ce9ed15fed6ab8bc6a90eac472a010851619d399aa69f
[11/26 01:05:39    312s] #       51ca9f58eb329b674deef58cedaa6b640cccd6d60428113a47d4428518e2886146c92083
[11/26 01:05:39    312s] #       428018ce807cf8611d15f64ce413baba93bb6fe50e51f9
[11/26 01:05:39    312s] #
[11/26 01:05:39    312s] #Skip comparing routing design signature in db-snapshot flow
[11/26 01:05:39    312s] ### Time Record (Data Preparation) is installed.
[11/26 01:05:39    312s] #RTESIG:78da95924d4bc34010863dfb2b866d0f116cdd9974bf8e550b1e4a2ca57a2d69b32d8164
[11/26 01:05:39    312s] #       03f938f8efdd2a882d6956f736c3c3bbf3be33a3f1fb620d8c701a8b498338db22246b22
[11/26 01:05:39    312s] #       6e9026c4f9ec81708b62f2f6c86e47e3d7d5868c86435a3416a25d5515f7907db8b4ccf7
[11/26 01:05:39    312s] #       90d943da152d34b66d7377bcfbc6656ca0adbb1fba6b6c7d81284ec09041d4b4b5eff633
[11/26 01:05:39    312s] #       b108caf89f5869b3bc2b87b58cd2c0eafdb6ac325b4c77b91bc691fbf9ce1cf74148fa6c
[11/26 01:05:39    312s] #       c0e1547ccef1bf70c1ff830b69c0a8a9e4a707d1a1a8d2b67f6c6164d89bc43f04209508
[11/26 01:05:39    312s] #       434a2960f364b34892f9d362b94ce8e5197ed7ab8bc6a90eac4769090851ee5a7bb4753f
[11/26 01:05:39    312s] #       a3b53fb1a64d5d96d699d7b3ae2baf91313057391ba064e81cd19000f69548c080913a24
[11/26 01:05:39    312s] #       461c31cc681564504a90c36191df525847876726f2515ef57ef3091aff5eae
[11/26 01:05:39    312s] #
[11/26 01:05:39    312s] ### Time Record (Data Preparation) is uninstalled.
[11/26 01:05:39    312s] ### Time Record (Global Routing) is installed.
[11/26 01:05:39    312s] ### Time Record (Global Routing) is uninstalled.
[11/26 01:05:39    312s] #Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
[11/26 01:05:39    312s] #Total number of routable nets = 1925.
[11/26 01:05:39    312s] #Total number of nets in the design = 1926.
[11/26 01:05:39    312s] #2 routable nets do not have any wires.
[11/26 01:05:39    312s] #1923 routable nets have routed wires.
[11/26 01:05:39    312s] #2 nets will be global routed.
[11/26 01:05:39    312s] #8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/26 01:05:39    312s] #Using multithreading with 12 threads.
[11/26 01:05:39    312s] ### Time Record (Data Preparation) is installed.
[11/26 01:05:39    312s] #Start routing data preparation on Wed Nov 26 01:05:39 2025
[11/26 01:05:39    312s] #
[11/26 01:05:39    312s] #Minimum voltage of a net in the design = 0.000.
[11/26 01:05:39    312s] #Maximum voltage of a net in the design = 1.980.
[11/26 01:05:39    312s] #Voltage range [0.000 - 1.980] has 1924 nets.
[11/26 01:05:39    312s] #Voltage range [0.000 - 0.000] has 1 net.
[11/26 01:05:39    312s] #Voltage range [1.620 - 1.980] has 1 net.
[11/26 01:05:39    312s] #Build and mark too close pins for the same net.
[11/26 01:05:39    312s] ### Time Record (Cell Pin Access) is installed.
[11/26 01:05:39    312s] #Initial pin access analysis.
[11/26 01:05:39    312s] #Detail pin access analysis.
[11/26 01:05:39    312s] ### Time Record (Cell Pin Access) is uninstalled.
[11/26 01:05:39    312s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[11/26 01:05:39    312s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/26 01:05:39    312s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/26 01:05:39    312s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/26 01:05:39    312s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[11/26 01:05:39    312s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[11/26 01:05:39    312s] #Processed 1/0 dirty instance, 1/0 dirty term, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
[11/26 01:05:39    312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4553.51 (MB), peak = 5230.01 (MB)
[11/26 01:05:39    312s] #Regenerating Ggrids automatically.
[11/26 01:05:39    312s] #Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
[11/26 01:05:39    312s] #Using automatically generated G-grids.
[11/26 01:05:39    312s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/26 01:05:45    318s] #Done routing data preparation.
[11/26 01:05:45    318s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4597.82 (MB), peak = 5230.01 (MB)
[11/26 01:05:45    318s] #Found 0 nets for post-route si or timing fixing.
[11/26 01:05:46    318s] #
[11/26 01:05:46    318s] #Finished routing data preparation on Wed Nov 26 01:05:45 2025
[11/26 01:05:46    318s] #
[11/26 01:05:46    318s] #Cpu time = 00:00:06
[11/26 01:05:46    318s] #Elapsed time = 00:00:06
[11/26 01:05:46    318s] #Increased memory = 48.27 (MB)
[11/26 01:05:46    318s] #Total memory = 4597.82 (MB)
[11/26 01:05:46    318s] #Peak memory = 5230.01 (MB)
[11/26 01:05:46    318s] #
[11/26 01:05:46    318s] ### Time Record (Data Preparation) is uninstalled.
[11/26 01:05:46    318s] ### Time Record (Global Routing) is installed.
[11/26 01:05:46    318s] #
[11/26 01:05:46    318s] #Start global routing on Wed Nov 26 01:05:46 2025
[11/26 01:05:46    318s] #
[11/26 01:05:46    318s] #
[11/26 01:05:46    318s] #Start global routing initialization on Wed Nov 26 01:05:46 2025
[11/26 01:05:46    318s] #
[11/26 01:05:46    318s] #Number of eco nets is 1
[11/26 01:05:46    318s] #
[11/26 01:05:46    318s] #Start global routing data preparation on Wed Nov 26 01:05:46 2025
[11/26 01:05:46    318s] #
[11/26 01:05:46    318s] ### build_merged_routing_blockage_rect_list starts on Wed Nov 26 01:05:46 2025 with memory = 4597.82 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    318s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.03 [12]--
[11/26 01:05:46    318s] #Start routing resource analysis on Wed Nov 26 01:05:46 2025
[11/26 01:05:46    318s] #
[11/26 01:05:46    318s] ### init_is_bin_blocked starts on Wed Nov 26 01:05:46 2025 with memory = 4597.82 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    318s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    318s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Nov 26 01:05:46 2025 with memory = 4598.07 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --3.28 [12]--
[11/26 01:05:46    319s] ### adjust_flow_cap starts on Wed Nov 26 01:05:46 2025 with memory = 4599.83 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.01 [12]--
[11/26 01:05:46    319s] ### adjust_flow_per_partial_route_obs starts on Wed Nov 26 01:05:46 2025 with memory = 4602.53 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    319s] ### set_via_blocked starts on Wed Nov 26 01:05:46 2025 with memory = 4602.53 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.98 [12]--
[11/26 01:05:46    319s] ### copy_flow starts on Wed Nov 26 01:05:46 2025 with memory = 4602.52 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    319s] #Routing resource analysis is done on Wed Nov 26 01:05:46 2025
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] ### report_flow_cap starts on Wed Nov 26 01:05:46 2025 with memory = 4602.51 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] #  Resource Analysis:
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/26 01:05:46    319s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/26 01:05:46    319s] #  --------------------------------------------------------------
[11/26 01:05:46    319s] #  MET1           H          87         431        1330    65.11%
[11/26 01:05:46    319s] #  MET2           V         201         373        1330     0.00%
[11/26 01:05:46    319s] #  MET3           H         246         272        1330     0.00%
[11/26 01:05:46    319s] #  MET4           V         406         168        1330     0.00%
[11/26 01:05:46    319s] #  METTP          H         194          65        1330     0.00%
[11/26 01:05:46    319s] #  METTPL         V          41          16        1330    23.31%
[11/26 01:05:46    319s] #  --------------------------------------------------------------
[11/26 01:05:46    319s] #  Total                   1177      46.98%        7980    14.74%
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.99 [12]--
[11/26 01:05:46    319s] ### analyze_m2_tracks starts on Wed Nov 26 01:05:46 2025 with memory = 4602.51 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    319s] ### report_initial_resource starts on Wed Nov 26 01:05:46 2025 with memory = 4602.51 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    319s] ### mark_pg_pins_accessibility starts on Wed Nov 26 01:05:46 2025 with memory = 4602.51 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.97 [12]--
[11/26 01:05:46    319s] ### set_net_region starts on Wed Nov 26 01:05:46 2025 with memory = 4602.51 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #Global routing data preparation is done on Wed Nov 26 01:05:46 2025
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4602.51 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] ### prepare_level starts on Wed Nov 26 01:05:46 2025 with memory = 4602.51 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### init level 1 starts on Wed Nov 26 01:05:46 2025 with memory = 4602.51 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    319s] ### Level 1 hgrid = 38 X 35
[11/26 01:05:46    319s] ### prepare_level_flow starts on Wed Nov 26 01:05:46 2025 with memory = 4602.51 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    319s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #Global routing initialization is done on Wed Nov 26 01:05:46 2025
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4602.51 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #start global routing iteration 1...
[11/26 01:05:46    319s] ### init_flow_edge starts on Wed Nov 26 01:05:46 2025 with memory = 4602.51 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.99 [12]--
[11/26 01:05:46    319s] ### routing at level 1 (topmost level) iter 0
[11/26 01:05:46    319s] ### measure_qor starts on Wed Nov 26 01:05:46 2025 with memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### measure_congestion starts on Wed Nov 26 01:05:46 2025 with memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.97 [12]--
[11/26 01:05:46    319s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.67 [12]--
[11/26 01:05:46    319s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #start global routing iteration 2...
[11/26 01:05:46    319s] ### routing at level 1 (topmost level) iter 1
[11/26 01:05:46    319s] ### measure_qor starts on Wed Nov 26 01:05:46 2025 with memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### measure_congestion starts on Wed Nov 26 01:05:46 2025 with memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    319s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.57 [12]--
[11/26 01:05:46    319s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] ### route_end starts on Wed Nov 26 01:05:46 2025 with memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
[11/26 01:05:46    319s] #Total number of routable nets = 1925.
[11/26 01:05:46    319s] #Total number of nets in the design = 1926.
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #1925 routable nets have routed wires.
[11/26 01:05:46    319s] #8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #Routed nets constraints summary:
[11/26 01:05:46    319s] #-----------------------------
[11/26 01:05:46    319s] #        Rules   Unconstrained  
[11/26 01:05:46    319s] #-----------------------------
[11/26 01:05:46    319s] #      Default               2  
[11/26 01:05:46    319s] #        NDR_1               0  
[11/26 01:05:46    319s] #-----------------------------
[11/26 01:05:46    319s] #        Total               2  
[11/26 01:05:46    319s] #-----------------------------
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #Routing constraints summary of the whole design:
[11/26 01:05:46    319s] #---------------------------------------------------------
[11/26 01:05:46    319s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[11/26 01:05:46    319s] #---------------------------------------------------------
[11/26 01:05:46    319s] #      Default            7              7            1917  
[11/26 01:05:46    319s] #        NDR_1            1              1               0  
[11/26 01:05:46    319s] #---------------------------------------------------------
[11/26 01:05:46    319s] #        Total            8              8            1917  
[11/26 01:05:46    319s] #---------------------------------------------------------
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] ### adjust_flow_per_partial_route_obs starts on Wed Nov 26 01:05:46 2025 with memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.04 [12]--
[11/26 01:05:46    319s] ### cal_base_flow starts on Wed Nov 26 01:05:46 2025 with memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### init_flow_edge starts on Wed Nov 26 01:05:46 2025 with memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.99 [12]--
[11/26 01:05:46    319s] ### cal_flow starts on Wed Nov 26 01:05:46 2025 with memory = 4603.01 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.99 [12]--
[11/26 01:05:46    319s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.99 [12]--
[11/26 01:05:46    319s] ### report_overcon starts on Wed Nov 26 01:05:46 2025 with memory = 4603.01 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #                 OverCon          
[11/26 01:05:46    319s] #                  #Gcell    %Gcell
[11/26 01:05:46    319s] #     Layer           (1)   OverCon  Flow/Cap
[11/26 01:05:46    319s] #  ----------------------------------------------
[11/26 01:05:46    319s] #  MET1          0(0.00%)   (0.00%)     0.70  
[11/26 01:05:46    319s] #  MET2          0(0.00%)   (0.00%)     0.65  
[11/26 01:05:46    319s] #  MET3          0(0.00%)   (0.00%)     0.52  
[11/26 01:05:46    319s] #  MET4          0(0.00%)   (0.00%)     0.29  
[11/26 01:05:46    319s] #  METTP         0(0.00%)   (0.00%)     0.20  
[11/26 01:05:46    319s] #  METTPL        0(0.00%)   (0.00%)     0.01  
[11/26 01:05:46    319s] #  ----------------------------------------------
[11/26 01:05:46    319s] #     Total      0(0.00%)   (0.00%)
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/26 01:05:46    319s] #  Overflow after GR: 0.00% H + 0.00% V
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    319s] ### cal_base_flow starts on Wed Nov 26 01:05:46 2025 with memory = 4603.01 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### init_flow_edge starts on Wed Nov 26 01:05:46 2025 with memory = 4603.01 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.01 [12]--
[11/26 01:05:46    319s] ### cal_flow starts on Wed Nov 26 01:05:46 2025 with memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.99 [12]--
[11/26 01:05:46    319s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    319s] ### generate_cong_map_content starts on Wed Nov 26 01:05:46 2025 with memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.99 [12]--
[11/26 01:05:46    319s] ### update starts on Wed Nov 26 01:05:46 2025 with memory = 4603.00 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] #Complete Global Routing.
[11/26 01:05:46    319s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:46    319s] #Total wire length = 98664 um.
[11/26 01:05:46    319s] #Total half perimeter of net bounding box = 76148 um.
[11/26 01:05:46    319s] #Total wire length on LAYER MET1 = 4234 um.
[11/26 01:05:46    319s] #Total wire length on LAYER MET2 = 34326 um.
[11/26 01:05:46    319s] #Total wire length on LAYER MET3 = 36552 um.
[11/26 01:05:46    319s] #Total wire length on LAYER MET4 = 18470 um.
[11/26 01:05:46    319s] #Total wire length on LAYER METTP = 4964 um.
[11/26 01:05:46    319s] #Total wire length on LAYER METTPL = 119 um.
[11/26 01:05:46    319s] #Total number of vias = 14513
[11/26 01:05:46    319s] #Total number of multi-cut vias = 9104 ( 62.7%)
[11/26 01:05:46    319s] #Total number of single cut vias = 5409 ( 37.3%)
[11/26 01:05:46    319s] #Up-Via Summary (total 14513):
[11/26 01:05:46    319s] #                   single-cut          multi-cut      Total
[11/26 01:05:46    319s] #-----------------------------------------------------------
[11/26 01:05:46    319s] # MET1            2596 ( 35.0%)      4830 ( 65.0%)       7426
[11/26 01:05:46    319s] # MET2            1994 ( 36.4%)      3486 ( 63.6%)       5480
[11/26 01:05:46    319s] # MET3             748 ( 53.7%)       646 ( 46.3%)       1394
[11/26 01:05:46    319s] # MET4              67 ( 32.4%)       140 ( 67.6%)        207
[11/26 01:05:46    319s] # METTP              4 ( 66.7%)         2 ( 33.3%)          6
[11/26 01:05:46    319s] #-----------------------------------------------------------
[11/26 01:05:46    319s] #                 5409 ( 37.3%)      9104 ( 62.7%)      14513 
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] ### update cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.23 [12]--
[11/26 01:05:46    319s] ### report_overcon starts on Wed Nov 26 01:05:46 2025 with memory = 4608.50 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.00 [12]--
[11/26 01:05:46    319s] ### report_overcon starts on Wed Nov 26 01:05:46 2025 with memory = 4608.50 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] #Max overcon = 0 track.
[11/26 01:05:46    319s] #Total overcon = 0.00%.
[11/26 01:05:46    319s] #Worst layer Gcell overcon rate = 0.00%.
[11/26 01:05:46    319s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.90 [12]--
[11/26 01:05:46    319s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.09 [12]--
[11/26 01:05:46    319s] ### global_route design signature (80): route=1922997873 net_attr=12658780
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #Global routing statistics:
[11/26 01:05:46    319s] #Cpu time = 00:00:00
[11/26 01:05:46    319s] #Elapsed time = 00:00:00
[11/26 01:05:46    319s] #Increased memory = 5.41 (MB)
[11/26 01:05:46    319s] #Total memory = 4603.23 (MB)
[11/26 01:05:46    319s] #Peak memory = 5230.01 (MB)
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #Finished global routing on Wed Nov 26 01:05:46 2025
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] ### Time Record (Global Routing) is uninstalled.
[11/26 01:05:46    319s] ### Time Record (Data Preparation) is installed.
[11/26 01:05:46    319s] ### Time Record (Data Preparation) is uninstalled.
[11/26 01:05:46    319s] ### track-assign external-init starts on Wed Nov 26 01:05:46 2025 with memory = 4602.97 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### Time Record (Track Assignment) is installed.
[11/26 01:05:46    319s] ### Time Record (Track Assignment) is uninstalled.
[11/26 01:05:46    319s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.98 [12]--
[11/26 01:05:46    319s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4602.97 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### track-assign engine-init starts on Wed Nov 26 01:05:46 2025 with memory = 4602.97 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] ### Time Record (Track Assignment) is installed.
[11/26 01:05:46    319s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.96 [12]--
[11/26 01:05:46    319s] ### track-assign core-engine starts on Wed Nov 26 01:05:46 2025 with memory = 4602.97 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] #Start Track Assignment.
[11/26 01:05:46    319s] #Done with 2 horizontal wires in 1 hboxes and 1 vertical wires in 2 hboxes.
[11/26 01:05:46    319s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 2 hboxes.
[11/26 01:05:46    319s] #Complete Track Assignment.
[11/26 01:05:46    319s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:46    319s] #Total wire length = 98661 um.
[11/26 01:05:46    319s] #Total half perimeter of net bounding box = 76148 um.
[11/26 01:05:46    319s] #Total wire length on LAYER MET1 = 4234 um.
[11/26 01:05:46    319s] #Total wire length on LAYER MET2 = 34326 um.
[11/26 01:05:46    319s] #Total wire length on LAYER MET3 = 36549 um.
[11/26 01:05:46    319s] #Total wire length on LAYER MET4 = 18470 um.
[11/26 01:05:46    319s] #Total wire length on LAYER METTP = 4964 um.
[11/26 01:05:46    319s] #Total wire length on LAYER METTPL = 119 um.
[11/26 01:05:46    319s] #Total number of vias = 14513
[11/26 01:05:46    319s] #Total number of multi-cut vias = 9104 ( 62.7%)
[11/26 01:05:46    319s] #Total number of single cut vias = 5409 ( 37.3%)
[11/26 01:05:46    319s] #Up-Via Summary (total 14513):
[11/26 01:05:46    319s] #                   single-cut          multi-cut      Total
[11/26 01:05:46    319s] #-----------------------------------------------------------
[11/26 01:05:46    319s] # MET1            2596 ( 35.0%)      4830 ( 65.0%)       7426
[11/26 01:05:46    319s] # MET2            1994 ( 36.4%)      3486 ( 63.6%)       5480
[11/26 01:05:46    319s] # MET3             748 ( 53.7%)       646 ( 46.3%)       1394
[11/26 01:05:46    319s] # MET4              67 ( 32.4%)       140 ( 67.6%)        207
[11/26 01:05:46    319s] # METTP              4 ( 66.7%)         2 ( 33.3%)          6
[11/26 01:05:46    319s] #-----------------------------------------------------------
[11/26 01:05:46    319s] #                 5409 ( 37.3%)      9104 ( 62.7%)      14513 
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] ### track_assign design signature (83): route=1520596174
[11/26 01:05:46    319s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.10 [12]--
[11/26 01:05:46    319s] ### Time Record (Track Assignment) is uninstalled.
[11/26 01:05:46    319s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4601.79 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #number of short segments in preferred routing layers
[11/26 01:05:46    319s] #	
[11/26 01:05:46    319s] #	
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/26 01:05:46    319s] #Cpu time = 00:00:07
[11/26 01:05:46    319s] #Elapsed time = 00:00:07
[11/26 01:05:46    319s] #Increased memory = 52.23 (MB)
[11/26 01:05:46    319s] #Total memory = 4601.79 (MB)
[11/26 01:05:46    319s] #Peak memory = 5230.01 (MB)
[11/26 01:05:46    319s] #Using multithreading with 12 threads.
[11/26 01:05:46    319s] ### Time Record (Detail Routing) is installed.
[11/26 01:05:46    319s] ### drc_pitch = 8510 (  8.5100 um) drc_range = 5505 (  5.5050 um) route_pitch = 8510 (  8.5100 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #Start Detail Routing..
[11/26 01:05:46    319s] #start initial detail routing ...
[11/26 01:05:46    319s] ### Design has 0 dirty nets, 9 dirty-areas)
[11/26 01:05:46    319s] # ECO: 0.0% of the total area was rechecked for DRC, and 2.8% required routing.
[11/26 01:05:46    319s] #   number of violations = 0
[11/26 01:05:46    319s] #1 out of 1866 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[11/26 01:05:46    319s] #0.0% of the total area is being checked for drcs
[11/26 01:05:46    319s] #0.0% of the total area was checked
[11/26 01:05:46    319s] ### Routing stats: routing = 3.68% dirty-area = 0.60%
[11/26 01:05:46    319s] #   number of violations = 0
[11/26 01:05:46    319s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4606.27 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    319s] #Complete Detail Routing.
[11/26 01:05:46    319s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:46    319s] #Total wire length = 98661 um.
[11/26 01:05:46    319s] #Total half perimeter of net bounding box = 76148 um.
[11/26 01:05:46    319s] #Total wire length on LAYER MET1 = 4234 um.
[11/26 01:05:46    319s] #Total wire length on LAYER MET2 = 34330 um.
[11/26 01:05:46    319s] #Total wire length on LAYER MET3 = 36545 um.
[11/26 01:05:46    319s] #Total wire length on LAYER MET4 = 18470 um.
[11/26 01:05:46    319s] #Total wire length on LAYER METTP = 4964 um.
[11/26 01:05:46    319s] #Total wire length on LAYER METTPL = 119 um.
[11/26 01:05:46    319s] #Total number of vias = 14515
[11/26 01:05:46    319s] #Total number of multi-cut vias = 9112 ( 62.8%)
[11/26 01:05:46    319s] #Total number of single cut vias = 5403 ( 37.2%)
[11/26 01:05:46    319s] #Up-Via Summary (total 14515):
[11/26 01:05:46    319s] #                   single-cut          multi-cut      Total
[11/26 01:05:46    319s] #-----------------------------------------------------------
[11/26 01:05:46    319s] # MET1            2593 ( 34.9%)      4833 ( 65.1%)       7426
[11/26 01:05:46    319s] # MET2            1991 ( 36.3%)      3491 ( 63.7%)       5482
[11/26 01:05:46    319s] # MET3             748 ( 53.7%)       646 ( 46.3%)       1394
[11/26 01:05:46    319s] # MET4              67 ( 32.4%)       140 ( 67.6%)        207
[11/26 01:05:46    319s] # METTP              4 ( 66.7%)         2 ( 33.3%)          6
[11/26 01:05:46    319s] #-----------------------------------------------------------
[11/26 01:05:46    319s] #                 5403 ( 37.2%)      9112 ( 62.8%)      14515 
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #Total number of DRC violations = 0
[11/26 01:05:46    319s] ### Time Record (Detail Routing) is uninstalled.
[11/26 01:05:46    319s] #Cpu time = 00:00:00
[11/26 01:05:46    319s] #Elapsed time = 00:00:00
[11/26 01:05:46    319s] #Increased memory = 4.40 (MB)
[11/26 01:05:46    319s] #Total memory = 4606.19 (MB)
[11/26 01:05:46    319s] #Peak memory = 5230.01 (MB)
[11/26 01:05:46    319s] ### Time Record (Antenna Fixing) is installed.
[11/26 01:05:46    319s] #
[11/26 01:05:46    319s] #start routing for process antenna violation fix ...
[11/26 01:05:46    319s] ### drc_pitch = 8510 (  8.5100 um) drc_range = 5505 (  5.5050 um) route_pitch = 8510 (  8.5100 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[11/26 01:05:46    320s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4636.72 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    320s] #
[11/26 01:05:46    320s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:46    320s] #Total wire length = 98661 um.
[11/26 01:05:46    320s] #Total half perimeter of net bounding box = 76148 um.
[11/26 01:05:46    320s] #Total wire length on LAYER MET1 = 4234 um.
[11/26 01:05:46    320s] #Total wire length on LAYER MET2 = 34330 um.
[11/26 01:05:46    320s] #Total wire length on LAYER MET3 = 36545 um.
[11/26 01:05:46    320s] #Total wire length on LAYER MET4 = 18470 um.
[11/26 01:05:46    320s] #Total wire length on LAYER METTP = 4964 um.
[11/26 01:05:46    320s] #Total wire length on LAYER METTPL = 119 um.
[11/26 01:05:46    320s] #Total number of vias = 14515
[11/26 01:05:46    320s] #Total number of multi-cut vias = 9112 ( 62.8%)
[11/26 01:05:46    320s] #Total number of single cut vias = 5403 ( 37.2%)
[11/26 01:05:46    320s] #Up-Via Summary (total 14515):
[11/26 01:05:46    320s] #                   single-cut          multi-cut      Total
[11/26 01:05:46    320s] #-----------------------------------------------------------
[11/26 01:05:46    320s] # MET1            2593 ( 34.9%)      4833 ( 65.1%)       7426
[11/26 01:05:46    320s] # MET2            1991 ( 36.3%)      3491 ( 63.7%)       5482
[11/26 01:05:46    320s] # MET3             748 ( 53.7%)       646 ( 46.3%)       1394
[11/26 01:05:46    320s] # MET4              67 ( 32.4%)       140 ( 67.6%)        207
[11/26 01:05:46    320s] # METTP              4 ( 66.7%)         2 ( 33.3%)          6
[11/26 01:05:46    320s] #-----------------------------------------------------------
[11/26 01:05:46    320s] #                 5403 ( 37.2%)      9112 ( 62.8%)      14515 
[11/26 01:05:46    320s] #
[11/26 01:05:46    320s] #Total number of DRC violations = 0
[11/26 01:05:46    320s] #Total number of process antenna violations = 0
[11/26 01:05:46    320s] #Total number of net violated process antenna rule = 0
[11/26 01:05:46    320s] #
[11/26 01:05:46    320s] #
[11/26 01:05:46    320s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:46    320s] #Total wire length = 98661 um.
[11/26 01:05:46    320s] #Total half perimeter of net bounding box = 76148 um.
[11/26 01:05:46    320s] #Total wire length on LAYER MET1 = 4234 um.
[11/26 01:05:46    320s] #Total wire length on LAYER MET2 = 34330 um.
[11/26 01:05:46    320s] #Total wire length on LAYER MET3 = 36545 um.
[11/26 01:05:46    320s] #Total wire length on LAYER MET4 = 18470 um.
[11/26 01:05:46    320s] #Total wire length on LAYER METTP = 4964 um.
[11/26 01:05:46    320s] #Total wire length on LAYER METTPL = 119 um.
[11/26 01:05:46    320s] #Total number of vias = 14515
[11/26 01:05:46    320s] #Total number of multi-cut vias = 9112 ( 62.8%)
[11/26 01:05:46    320s] #Total number of single cut vias = 5403 ( 37.2%)
[11/26 01:05:46    320s] #Up-Via Summary (total 14515):
[11/26 01:05:46    320s] #                   single-cut          multi-cut      Total
[11/26 01:05:46    320s] #-----------------------------------------------------------
[11/26 01:05:46    320s] # MET1            2593 ( 34.9%)      4833 ( 65.1%)       7426
[11/26 01:05:46    320s] # MET2            1991 ( 36.3%)      3491 ( 63.7%)       5482
[11/26 01:05:46    320s] # MET3             748 ( 53.7%)       646 ( 46.3%)       1394
[11/26 01:05:46    320s] # MET4              67 ( 32.4%)       140 ( 67.6%)        207
[11/26 01:05:46    320s] # METTP              4 ( 66.7%)         2 ( 33.3%)          6
[11/26 01:05:46    320s] #-----------------------------------------------------------
[11/26 01:05:46    320s] #                 5403 ( 37.2%)      9112 ( 62.8%)      14515 
[11/26 01:05:46    320s] #
[11/26 01:05:46    320s] #Total number of DRC violations = 0
[11/26 01:05:46    320s] #Total number of process antenna violations = 0
[11/26 01:05:46    320s] #Total number of net violated process antenna rule = 0
[11/26 01:05:46    320s] #
[11/26 01:05:46    320s] ### Time Record (Antenna Fixing) is uninstalled.
[11/26 01:05:46    320s] ### Time Record (Post Route Wire Spreading) is installed.
[11/26 01:05:46    320s] ### drc_pitch = 8510 (  8.5100 um) drc_range = 5505 (  5.5050 um) route_pitch = 8510 (  8.5100 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[11/26 01:05:46    320s] #
[11/26 01:05:46    320s] #Start Post Route wire spreading..
[11/26 01:05:46    320s] #
[11/26 01:05:46    320s] #Start data preparation for wire spreading...
[11/26 01:05:46    320s] #
[11/26 01:05:46    320s] #Data preparation is done on Wed Nov 26 01:05:46 2025
[11/26 01:05:46    320s] #
[11/26 01:05:46    320s] ### track-assign engine-init starts on Wed Nov 26 01:05:46 2025 with memory = 4646.85 (MB), peak = 5230.01 (MB)
[11/26 01:05:46    320s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --0.96 [12]--
[11/26 01:05:46    320s] #
[11/26 01:05:46    320s] #Start Post Route Wire Spread.
[11/26 01:05:47    320s] #Done with 49 horizontal wires in 3 hboxes and 46 vertical wires in 3 hboxes.
[11/26 01:05:47    320s] #Complete Post Route Wire Spread.
[11/26 01:05:47    320s] #
[11/26 01:05:47    320s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:47    320s] #Total wire length = 98704 um.
[11/26 01:05:47    320s] #Total half perimeter of net bounding box = 76148 um.
[11/26 01:05:47    320s] #Total wire length on LAYER MET1 = 4237 um.
[11/26 01:05:47    320s] #Total wire length on LAYER MET2 = 34345 um.
[11/26 01:05:47    320s] #Total wire length on LAYER MET3 = 36561 um.
[11/26 01:05:47    320s] #Total wire length on LAYER MET4 = 18479 um.
[11/26 01:05:47    320s] #Total wire length on LAYER METTP = 4964 um.
[11/26 01:05:47    320s] #Total wire length on LAYER METTPL = 119 um.
[11/26 01:05:47    320s] #Total number of vias = 14515
[11/26 01:05:47    320s] #Total number of multi-cut vias = 9112 ( 62.8%)
[11/26 01:05:47    320s] #Total number of single cut vias = 5403 ( 37.2%)
[11/26 01:05:47    320s] #Up-Via Summary (total 14515):
[11/26 01:05:47    320s] #                   single-cut          multi-cut      Total
[11/26 01:05:47    320s] #-----------------------------------------------------------
[11/26 01:05:47    320s] # MET1            2593 ( 34.9%)      4833 ( 65.1%)       7426
[11/26 01:05:47    320s] # MET2            1991 ( 36.3%)      3491 ( 63.7%)       5482
[11/26 01:05:47    320s] # MET3             748 ( 53.7%)       646 ( 46.3%)       1394
[11/26 01:05:47    320s] # MET4              67 ( 32.4%)       140 ( 67.6%)        207
[11/26 01:05:47    320s] # METTP              4 ( 66.7%)         2 ( 33.3%)          6
[11/26 01:05:47    320s] #-----------------------------------------------------------
[11/26 01:05:47    320s] #                 5403 ( 37.2%)      9112 ( 62.8%)      14515 
[11/26 01:05:47    320s] #
[11/26 01:05:47    321s] #   number of violations = 0
[11/26 01:05:47    321s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4641.69 (MB), peak = 5230.01 (MB)
[11/26 01:05:47    321s] #CELL_VIEW I2CAndMemory,init has no DRC violation.
[11/26 01:05:47    321s] #Total number of DRC violations = 0
[11/26 01:05:47    321s] #Total number of process antenna violations = 0
[11/26 01:05:47    321s] #Total number of net violated process antenna rule = 0
[11/26 01:05:47    321s] #Post Route wire spread is done.
[11/26 01:05:47    321s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/26 01:05:47    321s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 01:05:47    321s] #Total wire length = 98704 um.
[11/26 01:05:47    321s] #Total half perimeter of net bounding box = 76148 um.
[11/26 01:05:47    321s] #Total wire length on LAYER MET1 = 4237 um.
[11/26 01:05:47    321s] #Total wire length on LAYER MET2 = 34345 um.
[11/26 01:05:47    321s] #Total wire length on LAYER MET3 = 36561 um.
[11/26 01:05:47    321s] #Total wire length on LAYER MET4 = 18479 um.
[11/26 01:05:47    321s] #Total wire length on LAYER METTP = 4964 um.
[11/26 01:05:47    321s] #Total wire length on LAYER METTPL = 119 um.
[11/26 01:05:47    321s] #Total number of vias = 14515
[11/26 01:05:47    321s] #Total number of multi-cut vias = 9112 ( 62.8%)
[11/26 01:05:47    321s] #Total number of single cut vias = 5403 ( 37.2%)
[11/26 01:05:47    321s] #Up-Via Summary (total 14515):
[11/26 01:05:47    321s] #                   single-cut          multi-cut      Total
[11/26 01:05:47    321s] #-----------------------------------------------------------
[11/26 01:05:47    321s] # MET1            2593 ( 34.9%)      4833 ( 65.1%)       7426
[11/26 01:05:47    321s] # MET2            1991 ( 36.3%)      3491 ( 63.7%)       5482
[11/26 01:05:47    321s] # MET3             748 ( 53.7%)       646 ( 46.3%)       1394
[11/26 01:05:47    321s] # MET4              67 ( 32.4%)       140 ( 67.6%)        207
[11/26 01:05:47    321s] # METTP              4 ( 66.7%)         2 ( 33.3%)          6
[11/26 01:05:47    321s] #-----------------------------------------------------------
[11/26 01:05:47    321s] #                 5403 ( 37.2%)      9112 ( 62.8%)      14515 
[11/26 01:05:47    321s] #
[11/26 01:05:47    321s] #detailRoute Statistics:
[11/26 01:05:47    321s] #Cpu time = 00:00:02
[11/26 01:05:47    321s] #Elapsed time = 00:00:01
[11/26 01:05:47    321s] #Increased memory = 39.91 (MB)
[11/26 01:05:47    321s] #Total memory = 4641.69 (MB)
[11/26 01:05:47    321s] #Peak memory = 5230.01 (MB)
[11/26 01:05:47    321s] #Skip updating routing design signature in db-snapshot flow
[11/26 01:05:47    321s] ### global_detail_route design signature (96): route=615174028 flt_obj=0 vio=1905142130 shield_wire=1
[11/26 01:05:47    321s] ### Time Record (DB Export) is installed.
[11/26 01:05:47    321s] ### export design design signature (97): route=615174028 fixed_route=1519710711 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=989883776 dirty_area=0 del_dirty_area=0 cell=612763091 placement=960494187 pin_access=2118628798 inst_pattern=1
[11/26 01:05:47    321s] #	no debugging net set
[11/26 01:05:47    321s] ### Time Record (DB Export) is uninstalled.
[11/26 01:05:47    321s] ### Time Record (Post Callback) is installed.
[11/26 01:05:47    321s] ### Time Record (Post Callback) is uninstalled.
[11/26 01:05:47    321s] #
[11/26 01:05:47    321s] #globalDetailRoute statistics:
[11/26 01:05:47    321s] #Cpu time = 00:00:09
[11/26 01:05:47    321s] #Elapsed time = 00:00:08
[11/26 01:05:47    321s] #Increased memory = -253.23 (MB)
[11/26 01:05:47    321s] #Total memory = 4284.26 (MB)
[11/26 01:05:47    321s] #Peak memory = 5230.01 (MB)
[11/26 01:05:47    321s] #Number of warnings = 0
[11/26 01:05:47    321s] #Total number of warnings = 6
[11/26 01:05:47    321s] #Number of fails = 0
[11/26 01:05:47    321s] #Total number of fails = 0
[11/26 01:05:47    321s] #Complete globalDetailRoute on Wed Nov 26 01:05:47 2025
[11/26 01:05:47    321s] #
[11/26 01:05:47    321s] ### import design signature (98): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2118628798 inst_pattern=1
[11/26 01:05:47    321s] ### Time Record (globalDetailRoute) is uninstalled.
[11/26 01:05:47    321s] ### 
[11/26 01:05:47    321s] ###   Scalability Statistics
[11/26 01:05:47    321s] ### 
[11/26 01:05:47    321s] ### --------------------------------+----------------+----------------+----------------+
[11/26 01:05:47    321s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/26 01:05:47    321s] ### --------------------------------+----------------+----------------+----------------+
[11/26 01:05:47    321s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:47    321s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:47    321s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:47    321s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:47    321s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:47    321s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:47    321s] ###   Data Preparation              |        00:00:06|        00:00:06|             1.0|
[11/26 01:05:47    321s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:47    321s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:47    321s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:47    321s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[11/26 01:05:47    321s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[11/26 01:05:47    321s] ###   Entire Command                |        00:00:09|        00:00:08|             1.1|
[11/26 01:05:47    321s] ### --------------------------------+----------------+----------------+----------------+
[11/26 01:05:47    321s] ### 
[11/26 01:05:47    321s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:08.9/0:00:07.7 (1.1), totSession cpu/real = 0:05:21.3/0:04:33.1 (1.2), mem = 5988.2M
[11/26 01:05:47    321s] 
[11/26 01:05:47    321s] =============================================================================================
[11/26 01:05:47    321s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.35-s114_1
[11/26 01:05:47    321s] =============================================================================================
[11/26 01:05:47    321s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:05:47    321s] ---------------------------------------------------------------------------------------------
[11/26 01:05:47    321s] [ GlobalRoute            ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.4    2.1
[11/26 01:05:47    321s] [ DetailRoute            ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.3    1.2
[11/26 01:05:47    321s] [ MISC                   ]          0:00:07.3  (  94.8 % )     0:00:07.3 /  0:00:08.2    1.1
[11/26 01:05:47    321s] ---------------------------------------------------------------------------------------------
[11/26 01:05:47    321s]  EcoRoute #1 TOTAL                  0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:08.9    1.1
[11/26 01:05:47    321s] ---------------------------------------------------------------------------------------------
[11/26 01:05:47    321s] 
[11/26 01:05:47    321s] **optDesign ... cpu = 0:00:43, real = 0:00:35, mem = 4265.4M, totSessionCpu=0:05:21 **
[11/26 01:05:47    321s] New Signature Flow (restoreNanoRouteOptions) ....
[11/26 01:05:47    321s] **INFO: flowCheckPoint #6 PostEcoSummary
[11/26 01:05:47    321s] Extraction called for design 'I2CAndMemory' of instances=1866 and nets=1926 using extraction engine 'postRoute' at effort level 'low' .
[11/26 01:05:47    321s] PostRoute (effortLevel low) RC Extraction called for design I2CAndMemory.
[11/26 01:05:47    321s] RC Extraction called in multi-corner(3) mode.
[11/26 01:05:47    321s] Process corner(s) are loaded.
[11/26 01:05:47    321s]  Corner: MAX_RC
[11/26 01:05:47    321s]  Corner: TYP_RC
[11/26 01:05:47    321s]  Corner: MIN_RC
[11/26 01:05:47    321s] extractDetailRC Option : -outfile /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d -maxResLength 200  -extended
[11/26 01:05:47    321s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/26 01:05:47    321s]       RC Corner Indexes            0       1       2   
[11/26 01:05:47    321s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[11/26 01:05:47    321s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[11/26 01:05:47    321s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:05:47    321s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:05:47    321s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[11/26 01:05:47    321s] Shrink Factor                : 1.00000
[11/26 01:05:47    321s] 
[11/26 01:05:47    321s] Trim Metal Layers:
[11/26 01:05:47    321s] LayerId::1 widthSet size::5
[11/26 01:05:47    321s] LayerId::2 widthSet size::5
[11/26 01:05:47    321s] LayerId::3 widthSet size::5
[11/26 01:05:47    321s] LayerId::4 widthSet size::5
[11/26 01:05:47    321s] LayerId::5 widthSet size::5
[11/26 01:05:47    321s] LayerId::6 widthSet size::3
[11/26 01:05:47    321s] eee: pegSigSF::1.070000
[11/26 01:05:47    321s] Initializing multi-corner capacitance tables ... 
[11/26 01:05:47    321s] Initializing multi-corner resistance tables ...
[11/26 01:05:47    321s] eee: l::1 avDens::0.118412 usedTrk::530.486384 availTrk::4480.000000 sigTrk::530.486384
[11/26 01:05:47    321s] eee: l::2 avDens::0.197399 usedTrk::805.389706 availTrk::4080.000000 sigTrk::805.389706
[11/26 01:05:47    321s] eee: l::3 avDens::0.199739 usedTrk::878.850783 availTrk::4400.000000 sigTrk::878.850783
[11/26 01:05:47    321s] eee: l::4 avDens::0.105744 usedTrk::431.437257 availTrk::4080.000000 sigTrk::431.437257
[11/26 01:05:47    321s] eee: l::5 avDens::0.079955 usedTrk::169.503637 availTrk::2120.000000 sigTrk::169.503637
[11/26 01:05:47    321s] eee: l::6 avDens::0.259779 usedTrk::97.676876 availTrk::376.000000 sigTrk::97.676876
[11/26 01:05:47    321s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.273552 uaWl=1.000000 uaWlH=0.226471 aWlH=0.000000 lMod=0 pMax=0.847300 pMod=81 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:05:47    321s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 5988.2M)
[11/26 01:05:47    321s] Creating parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d' for storing RC.
[11/26 01:05:47    321s] Extracted 10.0087% (CPU Time= 0:00:00.2  MEM= 6032.2M)
[11/26 01:05:47    321s] Extracted 20.0087% (CPU Time= 0:00:00.2  MEM= 6032.2M)
[11/26 01:05:47    321s] Extracted 30.0087% (CPU Time= 0:00:00.2  MEM= 6032.2M)
[11/26 01:05:47    321s] Extracted 40.0087% (CPU Time= 0:00:00.2  MEM= 6032.2M)
[11/26 01:05:47    321s] Extracted 50.0087% (CPU Time= 0:00:00.2  MEM= 6032.2M)
[11/26 01:05:47    321s] Extracted 60.0087% (CPU Time= 0:00:00.2  MEM= 6032.2M)
[11/26 01:05:47    321s] Extracted 70.0087% (CPU Time= 0:00:00.3  MEM= 6032.2M)
[11/26 01:05:47    321s] Extracted 80.0087% (CPU Time= 0:00:00.3  MEM= 6032.2M)
[11/26 01:05:47    321s] Extracted 90.0087% (CPU Time= 0:00:00.3  MEM= 6032.2M)
[11/26 01:05:47    321s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 6032.2M)
[11/26 01:05:47    321s] Number of Extracted Resistors     : 38138
[11/26 01:05:47    321s] Number of Extracted Ground Cap.   : 39329
[11/26 01:05:47    321s] Number of Extracted Coupling Cap. : 78776
[11/26 01:05:47    321s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d' for reading (mem: 6008.203M)
[11/26 01:05:47    321s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/26 01:05:47    321s]  Corner: MAX_RC
[11/26 01:05:47    321s]  Corner: TYP_RC
[11/26 01:05:47    321s]  Corner: MIN_RC
[11/26 01:05:47    321s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 6008.2M)
[11/26 01:05:47    321s] Creating parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb_Filter.rcdb.d' for storing RC.
[11/26 01:05:48    321s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d': 1924 access done (mem: 6016.203M)
[11/26 01:05:48    321s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=6016.203M)
[11/26 01:05:48    321s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d' for reading (mem: 6016.203M)
[11/26 01:05:48    321s] processing rcdb (/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d) for hinst (top) of cell (I2CAndMemory);
[11/26 01:05:48    322s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d': 0 access done (mem: 6016.203M)
[11/26 01:05:48    322s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=6016.203M)
[11/26 01:05:48    322s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 6016.203M)
[11/26 01:05:48    322s] **optDesign ... cpu = 0:00:44, real = 0:00:36, mem = 4266.1M, totSessionCpu=0:05:22 **
[11/26 01:05:48    322s] Starting delay calculation for Setup views
[11/26 01:05:48    322s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 01:05:48    322s] AAE_INFO: resetNetProps viewIdx 0 
[11/26 01:05:48    322s] AAE_INFO: resetNetProps viewIdx 1 
[11/26 01:05:48    322s] Starting SI iteration 1 using Infinite Timing Windows
[11/26 01:05:48    322s] #################################################################################
[11/26 01:05:48    322s] # Design Stage: PostRoute
[11/26 01:05:48    322s] # Design Name: I2CAndMemory
[11/26 01:05:48    322s] # Design Mode: 180nm
[11/26 01:05:48    322s] # Analysis Mode: MMMC OCV 
[11/26 01:05:48    322s] # Parasitics Mode: SPEF/RCDB 
[11/26 01:05:48    322s] # Signoff Settings: SI On 
[11/26 01:05:48    322s] #################################################################################
[11/26 01:05:48    322s] Topological Sorting (REAL = 0:00:00.0, MEM = 6052.9M, InitMEM = 6052.9M)
[11/26 01:05:48    322s] Setting infinite Tws ...
[11/26 01:05:48    322s] First Iteration Infinite Tw... 
[11/26 01:05:48    322s] Calculate early delays in OCV mode...
[11/26 01:05:48    322s] Calculate late delays in OCV mode...
[11/26 01:05:48    322s] Calculate early delays in OCV mode...
[11/26 01:05:48    322s] Calculate late delays in OCV mode...
[11/26 01:05:48    322s] Start delay calculation (fullDC) (12 T). (MEM=6052.91)
[11/26 01:05:48    322s] *** Calculating scaling factor for PVT_1_80_V_WC_LIBS libraries using the default operating condition of each library.
[11/26 01:05:48    322s] 
[11/26 01:05:48    322s] Trim Metal Layers:
[11/26 01:05:48    322s] LayerId::1 widthSet size::5
[11/26 01:05:48    322s] LayerId::2 widthSet size::5
[11/26 01:05:48    322s] LayerId::3 widthSet size::5
[11/26 01:05:48    322s] LayerId::4 widthSet size::5
[11/26 01:05:48    322s] LayerId::5 widthSet size::5
[11/26 01:05:48    322s] LayerId::6 widthSet size::3
[11/26 01:05:48    322s] eee: pegSigSF::1.070000
[11/26 01:05:48    322s] Initializing multi-corner capacitance tables ... 
[11/26 01:05:48    322s] Initializing multi-corner resistance tables ...
[11/26 01:05:48    322s] eee: l::1 avDens::0.118412 usedTrk::530.486384 availTrk::4480.000000 sigTrk::530.486384
[11/26 01:05:48    322s] eee: l::2 avDens::0.197399 usedTrk::805.389706 availTrk::4080.000000 sigTrk::805.389706
[11/26 01:05:48    322s] eee: l::3 avDens::0.199739 usedTrk::878.850783 availTrk::4400.000000 sigTrk::878.850783
[11/26 01:05:48    322s] eee: l::4 avDens::0.105744 usedTrk::431.437257 availTrk::4080.000000 sigTrk::431.437257
[11/26 01:05:48    322s] eee: l::5 avDens::0.079955 usedTrk::169.503637 availTrk::2120.000000 sigTrk::169.503637
[11/26 01:05:48    322s] eee: l::6 avDens::0.259779 usedTrk::97.676876 availTrk::376.000000 sigTrk::97.676876
[11/26 01:05:48    322s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.273552 uaWl=1.000000 uaWlH=0.226471 aWlH=0.000000 lMod=0 pMax=0.847300 pMod=81 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000
[11/26 01:05:49    322s] End AAE Lib Interpolated Model. (MEM=6064.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:49    322s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d' for reading (mem: 6064.711M)
[11/26 01:05:49    322s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 6066.7M)
[11/26 01:05:49    322s] AAE_INFO: 12 threads acquired from CTE.
[11/26 01:05:49    323s] Total number of fetched objects 1925
[11/26 01:05:49    323s] AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
[11/26 01:05:49    324s] Total number of fetched objects 1925
[11/26 01:05:49    324s] AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
[11/26 01:05:49    324s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:49    324s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:49    324s] End delay calculation. (MEM=6586.55 CPU=0:00:01.7 REAL=0:00:00.0)
[11/26 01:05:49    324s] End delay calculation (fullDC). (MEM=6586.55 CPU=0:00:01.9 REAL=0:00:01.0)
[11/26 01:05:49    324s] *** CDM Built up (cpu=0:00:02.2  real=0:00:01.0  mem= 6586.5M) ***
[11/26 01:05:49    325s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6778.5M)
[11/26 01:05:49    325s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/26 01:05:49    325s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6778.5M)
[11/26 01:05:49    325s] Starting SI iteration 2
[11/26 01:05:49    325s] Calculate early delays in OCV mode...
[11/26 01:05:49    325s] Calculate late delays in OCV mode...
[11/26 01:05:49    325s] Calculate early delays in OCV mode...
[11/26 01:05:49    325s] Calculate late delays in OCV mode...
[11/26 01:05:49    325s] Start delay calculation (fullDC) (12 T). (MEM=6323.83)
[11/26 01:05:49    325s] End AAE Lib Interpolated Model. (MEM=6323.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:50    325s] Glitch Analysis: View PVT_1_80_V_WC_VIEW -- Total Number of Nets Skipped = 0. 
[11/26 01:05:50    325s] Glitch Analysis: View PVT_1_80_V_WC_VIEW -- Total Number of Nets Analyzed = 0. 
[11/26 01:05:50    325s] Total number of fetched objects 1925
[11/26 01:05:50    325s] AAE_INFO-618: Total number of nets in the design is 1926,  0.4 percent of the nets selected for SI analysis
[11/26 01:05:50    325s] Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Skipped = 118. 
[11/26 01:05:50    325s] Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Analyzed = 1925. 
[11/26 01:05:50    325s] Total number of fetched objects 1925
[11/26 01:05:50    325s] AAE_INFO-618: Total number of nets in the design is 1926,  0.4 percent of the nets selected for SI analysis
[11/26 01:05:50    325s] End delay calculation. (MEM=6853.03 CPU=0:00:00.2 REAL=0:00:01.0)
[11/26 01:05:50    325s] End delay calculation (fullDC). (MEM=6853.03 CPU=0:00:00.2 REAL=0:00:01.0)
[11/26 01:05:50    325s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 6853.0M) ***
[11/26 01:05:50    326s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:02.0 totSessionCpu=0:05:26 mem=7035.0M)
[11/26 01:05:50    326s] End AAE Lib Interpolated Model. (MEM=7035.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:50    326s] OPERPROF: Starting spInitSiteArr at level 1, MEM:7035.0M, EPOCH TIME: 1764111950.409796
[11/26 01:05:50    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:50    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:50    326s] 
[11/26 01:05:50    326s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:50    326s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.071, REAL:0.072, MEM:7067.0M, EPOCH TIME: 1764111950.481991
[11/26 01:05:50    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:50    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:50    326s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.094  | 45.094  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:7065.6M, EPOCH TIME: 1764111950.601690
[11/26 01:05:50    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:50    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:50    326s] 
[11/26 01:05:50    326s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:50    326s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.069, REAL:0.069, MEM:7067.0M, EPOCH TIME: 1764111950.670565
[11/26 01:05:50    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:50    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:50    326s] Density: 75.564%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:38, mem = 4665.4M, totSessionCpu=0:05:27 **
[11/26 01:05:50    326s] Executing marking Critical Nets1
[11/26 01:05:50    326s] **INFO: flowCheckPoint #7 OptimizationRecovery
[11/26 01:05:50    326s] *** Timing Is met
[11/26 01:05:50    326s] *** Check timing (0:00:00.0)
[11/26 01:05:50    326s] Running postRoute recovery in postEcoRoute mode
[11/26 01:05:50    326s] **optDesign ... cpu = 0:00:48, real = 0:00:38, mem = 4665.4M, totSessionCpu=0:05:27 **
[11/26 01:05:50    326s]   Timing/DRV Snapshot: (TGT)
[11/26 01:05:50    326s]      Weighted WNS: 0.000
[11/26 01:05:50    326s]       All  PG WNS: 0.000
[11/26 01:05:50    326s]       High PG WNS: 0.000
[11/26 01:05:50    326s]       All  PG TNS: 0.000
[11/26 01:05:50    326s]       High PG TNS: 0.000
[11/26 01:05:50    326s]       Low  PG TNS: 0.000
[11/26 01:05:50    326s]          Tran DRV: 0 (0)
[11/26 01:05:50    326s]           Cap DRV: 0 (0)
[11/26 01:05:50    326s]        Fanout DRV: 0 (0)
[11/26 01:05:50    326s]            Glitch: 0 (0)
[11/26 01:05:50    326s]    Category Slack: { [L, 45.094] [H, 45.094] }
[11/26 01:05:50    326s] 
[11/26 01:05:50    326s] Checking setup slack degradation ...
[11/26 01:05:50    326s] 
[11/26 01:05:50    326s] Recovery Manager:
[11/26 01:05:50    326s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[11/26 01:05:50    326s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[11/26 01:05:50    326s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[11/26 01:05:50    326s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[11/26 01:05:50    326s] 
[11/26 01:05:50    326s] Checking DRV degradation...
[11/26 01:05:50    326s] 
[11/26 01:05:50    326s] Recovery Manager:
[11/26 01:05:50    326s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/26 01:05:50    326s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/26 01:05:50    326s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/26 01:05:50    326s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/26 01:05:50    326s] 
[11/26 01:05:50    326s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/26 01:05:50    326s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=6580.65M, totSessionCpu=0:05:27).
[11/26 01:05:50    326s] **optDesign ... cpu = 0:00:48, real = 0:00:38, mem = 4665.9M, totSessionCpu=0:05:27 **
[11/26 01:05:50    326s] 
[11/26 01:05:50    326s] Latch borrow mode reset to max_borrow
[11/26 01:05:50    327s] **INFO: flowCheckPoint #8 FinalSummary
[11/26 01:05:51    327s] Reported timing to dir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/NRoute_Opt_Design/
[11/26 01:05:51    327s] **optDesign ... cpu = 0:00:49, real = 0:00:39, mem = 4660.3M, totSessionCpu=0:05:27 **
[11/26 01:05:51    327s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6366.1M, EPOCH TIME: 1764111951.042957
[11/26 01:05:51    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:51    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:51    327s] 
[11/26 01:05:51    327s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:51    327s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.073, REAL:0.072, MEM:6398.1M, EPOCH TIME: 1764111951.115314
[11/26 01:05:51    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:51    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:51    327s] Saving timing graph ...
[11/26 01:05:51    328s] Done save timing graph
[11/26 01:05:51    328s] 
[11/26 01:05:51    328s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:05:51    328s] 
[11/26 01:05:51    328s] TimeStamp Deleting Cell Server End ...
[11/26 01:05:51    328s] Starting delay calculation for Hold views
[11/26 01:05:52    328s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 01:05:52    328s] AAE_INFO: resetNetProps viewIdx 1 
[11/26 01:05:52    328s] AAE_INFO: resetNetProps viewIdx 2 
[11/26 01:05:52    328s] Starting SI iteration 1 using Infinite Timing Windows
[11/26 01:05:52    328s] #################################################################################
[11/26 01:05:52    328s] # Design Stage: PostRoute
[11/26 01:05:52    328s] # Design Name: I2CAndMemory
[11/26 01:05:52    328s] # Design Mode: 180nm
[11/26 01:05:52    328s] # Analysis Mode: MMMC OCV 
[11/26 01:05:52    328s] # Parasitics Mode: SPEF/RCDB 
[11/26 01:05:52    328s] # Signoff Settings: SI On 
[11/26 01:05:52    328s] #################################################################################
[11/26 01:05:52    329s] Topological Sorting (REAL = 0:00:00.0, MEM = 6590.9M, InitMEM = 6590.9M)
[11/26 01:05:52    329s] Setting infinite Tws ...
[11/26 01:05:52    329s] First Iteration Infinite Tw... 
[11/26 01:05:52    329s] Calculate late delays in OCV mode...
[11/26 01:05:52    329s] Calculate early delays in OCV mode...
[11/26 01:05:52    329s] Calculate late delays in OCV mode...
[11/26 01:05:52    329s] Calculate early delays in OCV mode...
[11/26 01:05:52    329s] Start delay calculation (fullDC) (12 T). (MEM=6590.86)
[11/26 01:05:52    329s] *** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
[11/26 01:05:52    329s] End AAE Lib Interpolated Model. (MEM=6602.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:52    329s] Total number of fetched objects 1925
[11/26 01:05:52    329s] AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
[11/26 01:05:52    330s] Total number of fetched objects 1925
[11/26 01:05:52    330s] AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
[11/26 01:05:52    330s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:52    330s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:52    330s] End delay calculation. (MEM=6741.28 CPU=0:00:01.6 REAL=0:00:00.0)
[11/26 01:05:52    330s] End delay calculation (fullDC). (MEM=6741.28 CPU=0:00:01.7 REAL=0:00:00.0)
[11/26 01:05:52    330s] *** CDM Built up (cpu=0:00:01.8  real=0:00:00.0  mem= 6741.3M) ***
[11/26 01:05:53    331s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6933.3M)
[11/26 01:05:53    331s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/26 01:05:53    331s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6933.3M)
[11/26 01:05:53    331s] Starting SI iteration 2
[11/26 01:05:53    331s] Calculate late delays in OCV mode...
[11/26 01:05:53    331s] Calculate early delays in OCV mode...
[11/26 01:05:53    331s] Calculate late delays in OCV mode...
[11/26 01:05:53    331s] Calculate early delays in OCV mode...
[11/26 01:05:53    331s] Start delay calculation (fullDC) (12 T). (MEM=6511.56)
[11/26 01:05:53    331s] End AAE Lib Interpolated Model. (MEM=6511.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:53    331s] Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Skipped = 0. 
[11/26 01:05:53    331s] Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Analyzed = 0. 
[11/26 01:05:53    331s] Total number of fetched objects 1925
[11/26 01:05:53    331s] AAE_INFO-618: Total number of nets in the design is 1926,  0.1 percent of the nets selected for SI analysis
[11/26 01:05:53    331s] Glitch Analysis: View PVT_1_80_V_BC_VIEW -- Total Number of Nets Skipped = 142. 
[11/26 01:05:53    331s] Glitch Analysis: View PVT_1_80_V_BC_VIEW -- Total Number of Nets Analyzed = 1925. 
[11/26 01:05:53    331s] Total number of fetched objects 1925
[11/26 01:05:53    331s] AAE_INFO-618: Total number of nets in the design is 1926,  0.0 percent of the nets selected for SI analysis
[11/26 01:05:53    331s] End delay calculation. (MEM=7007.14 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 01:05:53    331s] End delay calculation (fullDC). (MEM=7007.14 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 01:05:53    331s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 7007.1M) ***
[11/26 01:05:53    332s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:02.0 totSessionCpu=0:05:32 mem=7229.1M)
[11/26 01:05:53    332s] Restoring timing graph ...
[11/26 01:05:54    333s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/26 01:05:54    333s] Done restore timing graph
[11/26 01:05:56    333s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 PVT_1_80_V_WC_VIEW PVT_1_80_V_TYP_VIEW 
Hold views included:
 PVT_1_80_V_BC_VIEW PVT_1_80_V_TYP_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.094  | 45.094  | 59.517  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.036  |  0.350  |  0.036  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1588   |   658   |   960   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/26 01:05:56    333s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6587.6M, EPOCH TIME: 1764111956.477082
[11/26 01:05:56    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:56    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:56    334s] 
[11/26 01:05:56    334s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:56    334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.072, REAL:0.071, MEM:6589.1M, EPOCH TIME: 1764111956.548020
[11/26 01:05:56    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:56    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:56    334s] Density: 75.564%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:6589.1M, EPOCH TIME: 1764111956.563865
[11/26 01:05:56    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:56    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:56    334s] 
[11/26 01:05:56    334s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:56    334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.072, REAL:0.071, MEM:6589.1M, EPOCH TIME: 1764111956.634942
[11/26 01:05:56    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:56    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:56    334s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6589.1M, EPOCH TIME: 1764111956.650653
[11/26 01:05:56    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:56    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:56    334s] 
[11/26 01:05:56    334s]  Pre_CCE_Colorizing is not ON! (0:0:771:0)
[11/26 01:05:56    334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:6589.1M, EPOCH TIME: 1764111956.720294
[11/26 01:05:56    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7).
[11/26 01:05:56    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:56    334s] *** Final Summary (holdfix) CPU=0:00:07.0, REAL=0:00:05.0, MEM=6589.1M
[11/26 01:05:56    334s] **optDesign ... cpu = 0:00:56, real = 0:00:44, mem = 4808.9M, totSessionCpu=0:05:34 **
[11/26 01:05:56    334s]  ReSet Options after AAE Based Opt flow 
[11/26 01:05:56    334s] Opt: RC extraction mode changed to 'detail'
[11/26 01:05:56    334s] *** Finished optDesign ***
[11/26 01:05:56    334s] 
[11/26 01:05:56    334s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:56.0 real=0:00:44.1)
[11/26 01:05:56    334s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:05:56    334s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:01.9 real=0:00:02.3)
[11/26 01:05:56    334s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:07.5 real=0:00:03.7)
[11/26 01:05:56    334s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:05:56    334s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.2 real=0:00:01.9)
[11/26 01:05:56    334s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:04.3 real=0:00:04.1)
[11/26 01:05:56    334s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:05:56    334s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:17.6 real=0:00:14.7)
[11/26 01:05:56    334s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.4)
[11/26 01:05:56    334s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:08.9 real=0:00:07.8)
[11/26 01:05:56    334s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:04.5 real=0:00:02.2)
[11/26 01:05:56    334s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:05:56    334s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.6 real=0:00:00.3)
[11/26 01:05:56    334s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:05:56    334s] Info: Destroy the CCOpt slew target map.
[11/26 01:05:56    334s] clean pInstBBox. size 0
[11/26 01:05:56    334s] All LLGs are deleted
[11/26 01:05:56    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:56    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 01:05:56    334s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:6525.1M, EPOCH TIME: 1764111956.853495
[11/26 01:05:56    334s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:6525.1M, EPOCH TIME: 1764111956.853599
[11/26 01:05:56    334s] Info: pop threads available for lower-level modules during optimization.
[11/26 01:05:56    334s] *** optDesign #2 [finish] : cpu/real = 0:00:56.1/0:00:44.0 (1.3), totSession cpu/real = 0:05:34.4/0:04:42.6 (1.2), mem = 6525.1M
[11/26 01:05:56    334s] 
[11/26 01:05:56    334s] =============================================================================================
[11/26 01:05:56    334s]  Final TAT Report : optDesign #2                                                21.35-s114_1
[11/26 01:05:56    334s] =============================================================================================
[11/26 01:05:56    334s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 01:05:56    334s] ---------------------------------------------------------------------------------------------
[11/26 01:05:56    334s] [ InitOpt                ]      1   0:00:00.6  (   1.3 % )     0:00:00.7 /  0:00:00.9    1.3
[11/26 01:05:56    334s] [ DrvOpt                 ]      1   0:00:03.8  (   8.6 % )     0:00:03.8 /  0:00:03.9    1.0
[11/26 01:05:56    334s] [ HoldOpt                ]      1   0:00:00.3  (   0.7 % )     0:00:00.4 /  0:00:00.5    1.2
[11/26 01:05:56    334s] [ ViewPruning            ]     22   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.5    1.1
[11/26 01:05:56    334s] [ LayerAssignment        ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 01:05:56    334s] [ BuildHoldData          ]      2   0:00:05.5  (  12.5 % )     0:00:10.7 /  0:00:16.8    1.6
[11/26 01:05:56    334s] [ OptSummaryReport       ]      8   0:00:02.8  (   6.3 % )     0:00:07.1 /  0:00:08.7    1.2
[11/26 01:05:56    334s] [ DrvReport              ]     10   0:00:01.9  (   4.4 % )     0:00:01.9 /  0:00:00.7    0.4
[11/26 01:05:56    334s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/26 01:05:56    334s] [ CellServerInit         ]      4   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 01:05:56    334s] [ LibAnalyzerInit        ]      2   0:00:06.4  (  14.6 % )     0:00:06.4 /  0:00:06.5    1.0
[11/26 01:05:56    334s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 01:05:56    334s] [ RefinePlace            ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.3
[11/26 01:05:56    334s] [ ClockDrv               ]      1   0:00:01.8  (   4.2 % )     0:00:01.8 /  0:00:02.1    1.1
[11/26 01:05:56    334s] [ EcoRoute               ]      1   0:00:07.7  (  17.5 % )     0:00:07.7 /  0:00:08.9    1.1
[11/26 01:05:56    334s] [ ExtractRC              ]      2   0:00:02.1  (   4.9 % )     0:00:02.1 /  0:00:01.8    0.8
[11/26 01:05:56    334s] [ TimingUpdate           ]     31   0:00:04.4  (  10.0 % )     0:00:08.6 /  0:00:18.9    2.2
[11/26 01:05:56    334s] [ FullDelayCalc          ]     11   0:00:03.9  (   8.9 % )     0:00:03.9 /  0:00:10.3    2.6
[11/26 01:05:56    334s] [ TimingReport           ]     10   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.8    2.0
[11/26 01:05:56    334s] [ GenerateReports        ]      2   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    0.9
[11/26 01:05:56    334s] [ MISC                   ]          0:00:01.0  (   2.2 % )     0:00:01.0 /  0:00:00.9    1.0
[11/26 01:05:56    334s] ---------------------------------------------------------------------------------------------
[11/26 01:05:56    334s]  optDesign #2 TOTAL                 0:00:44.0  ( 100.0 % )     0:00:44.0 /  0:00:56.1    1.3
[11/26 01:05:56    334s] ---------------------------------------------------------------------------------------------
[11/26 01:05:56    334s] 
[11/26 01:05:56    334s] <CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_power_WC.txt -view PVT_1_80_V_WC_VIEW
[11/26 01:05:56    334s] env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:05:57    334s] 
[11/26 01:05:57    334s] Begin Power Analysis
[11/26 01:05:57    334s] 
[11/26 01:05:57    334s]              0V	    gnd
[11/26 01:05:57    334s]           1.62V	    vdd
[11/26 01:05:57    334s] Begin Processing Timing Library for Power Calculation
[11/26 01:05:57    334s] 
[11/26 01:05:57    334s] Begin Processing Timing Library for Power Calculation
[11/26 01:05:57    334s] 
[11/26 01:05:57    334s] 
[11/26 01:05:57    334s] 
[11/26 01:05:57    334s] Begin Processing Power Net/Grid for Power Calculation
[11/26 01:05:57    334s] 
[11/26 01:05:57    334s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4823.91MB/7998.38MB/4823.91MB)
[11/26 01:05:57    334s] 
[11/26 01:05:57    334s] Begin Processing Timing Window Data for Power Calculation
[11/26 01:05:57    334s] 
[11/26 01:05:57    334s] clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4823.91MB/7998.38MB/4823.91MB)
[11/26 01:05:57    334s] 
[11/26 01:05:57    334s] Begin Processing User Attributes
[11/26 01:05:57    334s] 
[11/26 01:05:57    334s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4823.91MB/7998.38MB/4823.91MB)
[11/26 01:05:57    334s] 
[11/26 01:05:57    334s] Begin Processing Signal Activity
[11/26 01:05:57    334s] 
[11/26 01:05:57    335s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4823.91MB/7998.38MB/4823.91MB)
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Begin Power Computation
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s]       ----------------------------------------------------------
[11/26 01:05:57    335s]       # of cell(s) missing both power/leakage table: 0
[11/26 01:05:57    335s]       # of cell(s) missing power table: 0
[11/26 01:05:57    335s]       # of cell(s) missing leakage table: 0
[11/26 01:05:57    335s]       ----------------------------------------------------------
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s]       # of MSMV cell(s) missing power_level: 0
[11/26 01:05:57    335s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.46MB/8126.43MB/4842.46MB)
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Begin Processing User Attributes
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.46MB/8126.43MB/4842.46MB)
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.46MB/8126.43MB/4842.46MB)
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] *



[11/26 01:05:57    335s] Total Power
[11/26 01:05:57    335s] -----------------------------------------------------------------------------------------
[11/26 01:05:57    335s] Total Internal Power:        0.44194420 	   49.4281%
[11/26 01:05:57    335s] Total Switching Power:       0.44777161 	   50.0798%
[11/26 01:05:57    335s] Total Leakage Power:         0.00440021 	    0.4921%
[11/26 01:05:57    335s] Total Power:                 0.89411602
[11/26 01:05:57    335s] -----------------------------------------------------------------------------------------
[11/26 01:05:57    335s] Processing average sequential pin duty cycle 
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:05:57    335s] Summary for sequential cells identification: 
[11/26 01:05:57    335s]   Identified SBFF number: 128
[11/26 01:05:57    335s]   Identified MBFF number: 0
[11/26 01:05:57    335s]   Identified SB Latch number: 0
[11/26 01:05:57    335s]   Identified MB Latch number: 0
[11/26 01:05:57    335s]   Not identified SBFF number: 0
[11/26 01:05:57    335s]   Not identified MBFF number: 0
[11/26 01:05:57    335s]   Not identified SB Latch number: 0
[11/26 01:05:57    335s]   Not identified MB Latch number: 0
[11/26 01:05:57    335s]   Number of sequential cells which are not FFs: 94
[11/26 01:05:57    335s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:05:57    335s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:05:57    335s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:05:57    335s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:57    335s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:57    335s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:57    335s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:05:57    335s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:05:57    335s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:05:57    335s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:05:57    335s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:05:57    335s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:05:57    335s] TLC MultiMap info (StdDelay):
[11/26 01:05:57    335s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + no RcCorner := 35.9ps
[11/26 01:05:57    335s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 1 + MIN_RC := 37.4ps
[11/26 01:05:57    335s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + no RcCorner := 53.5ps
[11/26 01:05:57    335s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 1 + TYP_RC := 56.1ps
[11/26 01:05:57    335s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + no RcCorner := 92.8ps
[11/26 01:05:57    335s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 1 + MAX_RC := 97.6ps
[11/26 01:05:57    335s]  Setting StdDelay to: 97.6ps
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:05:57    335s] <CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_power_TYP.txt -view PVT_1_80_V_TYP_VIEW
[11/26 01:05:57    335s] env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Begin Power Analysis
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s]              0V	    gnd
[11/26 01:05:57    335s]            1.8V	    vdd
[11/26 01:05:57    335s] Begin Processing Timing Library for Power Calculation
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Begin Processing Timing Library for Power Calculation
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Begin Processing Power Net/Grid for Power Calculation
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.96MB/8126.43MB/4842.96MB)
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Begin Processing Timing Window Data for Power Calculation
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.96MB/8126.43MB/4842.96MB)
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Begin Processing User Attributes
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.96MB/8126.43MB/4842.96MB)
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Begin Processing Signal Activity
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4842.96MB/8126.43MB/4842.96MB)
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Begin Power Computation
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s]       ----------------------------------------------------------
[11/26 01:05:57    335s]       # of cell(s) missing both power/leakage table: 0
[11/26 01:05:57    335s]       # of cell(s) missing power table: 0
[11/26 01:05:57    335s]       # of cell(s) missing leakage table: 0
[11/26 01:05:57    335s]       ----------------------------------------------------------
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s]       # of MSMV cell(s) missing power_level: 0
[11/26 01:05:57    335s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4847.46MB/8126.43MB/4847.46MB)
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Begin Processing User Attributes
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4847.46MB/8126.43MB/4847.46MB)
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4847.46MB/8126.43MB/4847.46MB)
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] *



[11/26 01:05:57    335s] Total Power
[11/26 01:05:57    335s] -----------------------------------------------------------------------------------------
[11/26 01:05:57    335s] Total Internal Power:        0.48988226 	   47.5600%
[11/26 01:05:57    335s] Total Switching Power:       0.54013568 	   52.4389%
[11/26 01:05:57    335s] Total Leakage Power:         0.00001121 	    0.0011%
[11/26 01:05:57    335s] Total Power:                 1.03002915
[11/26 01:05:57    335s] -----------------------------------------------------------------------------------------
[11/26 01:05:57    335s] Processing average sequential pin duty cycle 
[11/26 01:05:57    335s] <CMD> report_power -output /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/ -outfile /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_power_BC.txt -view PVT_1_80_V_BC_VIEW
[11/26 01:05:57    335s] env CDS_WORKAREA is set to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] TimeStamp Deleting Cell Server Begin ...
[11/26 01:05:57    335s] 
[11/26 01:05:57    335s] TimeStamp Deleting Cell Server End ...
[11/26 01:05:58    336s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 01:05:58    336s] AAE_INFO: resetNetProps viewIdx 1 
[11/26 01:05:58    336s] AAE_INFO: resetNetProps viewIdx 2 
[11/26 01:05:58    336s] Starting SI iteration 1 using Infinite Timing Windows
[11/26 01:05:58    336s] #################################################################################
[11/26 01:05:58    336s] # Design Stage: PostRoute
[11/26 01:05:58    336s] # Design Name: I2CAndMemory
[11/26 01:05:58    336s] # Design Mode: 180nm
[11/26 01:05:58    336s] # Analysis Mode: MMMC OCV 
[11/26 01:05:58    336s] # Parasitics Mode: SPEF/RCDB 
[11/26 01:05:58    336s] # Signoff Settings: SI On 
[11/26 01:05:58    336s] #################################################################################
[11/26 01:05:58    336s] Topological Sorting (REAL = 0:00:00.0, MEM = 6361.0M, InitMEM = 6361.0M)
[11/26 01:05:58    336s] Setting infinite Tws ...
[11/26 01:05:58    336s] First Iteration Infinite Tw... 
[11/26 01:05:58    336s] Calculate late delays in OCV mode...
[11/26 01:05:58    336s] Calculate early delays in OCV mode...
[11/26 01:05:58    336s] Calculate late delays in OCV mode...
[11/26 01:05:58    336s] Calculate early delays in OCV mode...
[11/26 01:05:58    336s] Start delay calculation (fullDC) (12 T). (MEM=6361.04)
[11/26 01:05:58    336s] *** Calculating scaling factor for PVT_1_80_V_BC_LIBS libraries using the default operating condition of each library.
[11/26 01:05:58    336s] End AAE Lib Interpolated Model. (MEM=6372.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:58    337s] Total number of fetched objects 1925
[11/26 01:05:58    337s] AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
[11/26 01:05:58    338s] Total number of fetched objects 1925
[11/26 01:05:58    338s] AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
[11/26 01:05:58    338s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:58    338s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:58    338s] End delay calculation. (MEM=6823.33 CPU=0:00:01.5 REAL=0:00:00.0)
[11/26 01:05:58    338s] End delay calculation (fullDC). (MEM=6823.33 CPU=0:00:01.6 REAL=0:00:00.0)
[11/26 01:05:58    338s] *** CDM Built up (cpu=0:00:01.9  real=0:00:00.0  mem= 6823.3M) ***
[11/26 01:05:59    338s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7007.3M)
[11/26 01:05:59    338s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/26 01:05:59    338s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7007.3M)
[11/26 01:05:59    338s] Starting SI iteration 2
[11/26 01:05:59    338s] Calculate late delays in OCV mode...
[11/26 01:05:59    338s] Calculate early delays in OCV mode...
[11/26 01:05:59    338s] Calculate late delays in OCV mode...
[11/26 01:05:59    338s] Calculate early delays in OCV mode...
[11/26 01:05:59    338s] Start delay calculation (fullDC) (12 T). (MEM=6575.61)
[11/26 01:05:59    338s] End AAE Lib Interpolated Model. (MEM=6575.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:05:59    338s] Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Skipped = 0. 
[11/26 01:05:59    338s] Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Analyzed = 0. 
[11/26 01:05:59    338s] Total number of fetched objects 1925
[11/26 01:05:59    338s] AAE_INFO-618: Total number of nets in the design is 1926,  0.1 percent of the nets selected for SI analysis
[11/26 01:05:59    338s] Glitch Analysis: View PVT_1_80_V_BC_VIEW -- Total Number of Nets Skipped = 142. 
[11/26 01:05:59    338s] Glitch Analysis: View PVT_1_80_V_BC_VIEW -- Total Number of Nets Analyzed = 1925. 
[11/26 01:05:59    338s] Total number of fetched objects 1925
[11/26 01:05:59    338s] AAE_INFO-618: Total number of nets in the design is 1926,  0.0 percent of the nets selected for SI analysis
[11/26 01:05:59    338s] End delay calculation. (MEM=7070.27 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 01:05:59    338s] End delay calculation (fullDC). (MEM=7070.27 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 01:05:59    338s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 7070.3M) ***
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Begin Power Analysis
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s]              0V	    gnd
[11/26 01:05:59    339s]           1.98V	    vdd
[11/26 01:05:59    339s] Begin Processing Timing Library for Power Calculation
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Begin Processing Timing Library for Power Calculation
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Begin Processing Power Net/Grid for Power Calculation
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4882.71MB/8565.53MB/4882.71MB)
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Begin Processing Timing Window Data for Power Calculation
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] clk(8MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4882.71MB/8565.53MB/4882.71MB)
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Begin Processing User Attributes
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4882.71MB/8565.53MB/4882.71MB)
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Begin Processing Signal Activity
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4882.71MB/8565.53MB/4882.71MB)
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Begin Power Computation
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s]       ----------------------------------------------------------
[11/26 01:05:59    339s]       # of cell(s) missing both power/leakage table: 0
[11/26 01:05:59    339s]       # of cell(s) missing power table: 0
[11/26 01:05:59    339s]       # of cell(s) missing leakage table: 0
[11/26 01:05:59    339s]       ----------------------------------------------------------
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s]       # of MSMV cell(s) missing power_level: 0
[11/26 01:05:59    339s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4894.71MB/8693.58MB/4894.71MB)
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Begin Processing User Attributes
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4894.71MB/8693.58MB/4894.71MB)
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4894.71MB/8693.58MB/4894.71MB)
[11/26 01:05:59    339s] 
[11/26 01:05:59    339s] *



[11/26 01:05:59    339s] Total Power
[11/26 01:05:59    339s] -----------------------------------------------------------------------------------------
[11/26 01:05:59    339s] Total Internal Power:        0.56796720 	   73.8569%
[11/26 01:05:59    339s] Total Switching Power:       0.20104291 	   26.1431%
[11/26 01:05:59    339s] Total Leakage Power:         0.00000014 	    0.0000%
[11/26 01:05:59    339s] Total Power:                 0.76901025
[11/26 01:05:59    339s] -----------------------------------------------------------------------------------------
[11/26 01:06:00    339s] Processing average sequential pin duty cycle 
[11/26 01:06:00    339s] 
[11/26 01:06:00    339s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 01:06:00    339s] Summary for sequential cells identification: 
[11/26 01:06:00    339s]   Identified SBFF number: 128
[11/26 01:06:00    339s]   Identified MBFF number: 0
[11/26 01:06:00    339s]   Identified SB Latch number: 0
[11/26 01:06:00    339s]   Identified MB Latch number: 0
[11/26 01:06:00    339s]   Not identified SBFF number: 0
[11/26 01:06:00    339s]   Not identified MBFF number: 0
[11/26 01:06:00    339s]   Not identified SB Latch number: 0
[11/26 01:06:00    339s]   Not identified MB Latch number: 0
[11/26 01:06:00    339s]   Number of sequential cells which are not FFs: 94
[11/26 01:06:00    339s]  Visiting view : PVT_1_80_V_WC_VIEW
[11/26 01:06:00    339s]    : PowerDomain = none : Weighted F : unweighted  = 97.60 (1.000) with rcCorner = 0
[11/26 01:06:00    339s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = -1
[11/26 01:06:00    339s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:06:00    339s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:06:00    339s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:06:00    339s]  Visiting view : PVT_1_80_V_BC_VIEW
[11/26 01:06:00    339s]    : PowerDomain = none : Weighted F : unweighted  = 37.40 (1.000) with rcCorner = 2
[11/26 01:06:00    339s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = -1
[11/26 01:06:00    339s]  Visiting view : PVT_1_80_V_TYP_VIEW
[11/26 01:06:00    339s]    : PowerDomain = none : Weighted F : unweighted  = 56.10 (1.000) with rcCorner = 1
[11/26 01:06:00    339s]    : PowerDomain = none : Weighted F : unweighted  = 53.50 (1.000) with rcCorner = -1
[11/26 01:06:00    339s] TLC MultiMap info (StdDelay):
[11/26 01:06:00    339s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + no RcCorner := 35.9ps
[11/26 01:06:00    339s]   : PVT_1_80_V_BC_DELAY + PVT_1_80_V_BC_LIBS + 0 + MIN_RC := 37.4ps
[11/26 01:06:00    339s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + no RcCorner := 53.5ps
[11/26 01:06:00    339s]   : PVT_1_80_V_TYP_DELAY + PVT_1_80_V_TYP_LIBS + 0 + TYP_RC := 56.1ps
[11/26 01:06:00    339s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + no RcCorner := 92.8ps
[11/26 01:06:00    339s]   : PVT_1_80_V_WC_DELAY + PVT_1_80_V_WC_LIBS + 0 + MAX_RC := 97.6ps
[11/26 01:06:00    339s]  Setting StdDelay to: 97.6ps
[11/26 01:06:00    339s] 
[11/26 01:06:00    339s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 01:06:00    339s] <CMD> report_area > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_area.txt
[11/26 01:06:00    339s] <CMD> report_timing > ${REPORTS_DIR}/Post_NRoute/${MODE}_NRoute_timing.txt
[11/26 01:06:00    340s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 01:06:00    340s] AAE_INFO: resetNetProps viewIdx 0 
[11/26 01:06:00    340s] AAE_INFO: resetNetProps viewIdx 1 
[11/26 01:06:00    340s] Starting SI iteration 1 using Infinite Timing Windows
[11/26 01:06:00    340s] #################################################################################
[11/26 01:06:00    340s] # Design Stage: PostRoute
[11/26 01:06:00    340s] # Design Name: I2CAndMemory
[11/26 01:06:00    340s] # Design Mode: 180nm
[11/26 01:06:00    340s] # Analysis Mode: MMMC OCV 
[11/26 01:06:00    340s] # Parasitics Mode: SPEF/RCDB 
[11/26 01:06:00    340s] # Signoff Settings: SI On 
[11/26 01:06:00    340s] #################################################################################
[11/26 01:06:00    340s] Topological Sorting (REAL = 0:00:00.0, MEM = 6914.2M, InitMEM = 6914.2M)
[11/26 01:06:00    340s] Setting infinite Tws ...
[11/26 01:06:00    340s] First Iteration Infinite Tw... 
[11/26 01:06:00    340s] Calculate early delays in OCV mode...
[11/26 01:06:00    340s] Calculate late delays in OCV mode...
[11/26 01:06:00    340s] Calculate early delays in OCV mode...
[11/26 01:06:00    340s] Calculate late delays in OCV mode...
[11/26 01:06:00    340s] Start delay calculation (fullDC) (12 T). (MEM=6914.19)
[11/26 01:06:00    340s] *** Calculating scaling factor for PVT_1_80_V_WC_LIBS libraries using the default operating condition of each library.
[11/26 01:06:00    340s] End AAE Lib Interpolated Model. (MEM=6925.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:06:00    341s] Total number of fetched objects 1925
[11/26 01:06:00    341s] AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
[11/26 01:06:01    342s] Total number of fetched objects 1925
[11/26 01:06:01    342s] AAE_INFO-618: Total number of nets in the design is 1926,  100.0 percent of the nets selected for SI analysis
[11/26 01:06:01    342s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/26 01:06:01    342s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:06:01    342s] End delay calculation. (MEM=6952.77 CPU=0:00:01.7 REAL=0:00:01.0)
[11/26 01:06:01    342s] End delay calculation (fullDC). (MEM=6952.77 CPU=0:00:01.8 REAL=0:00:01.0)
[11/26 01:06:01    342s] *** CDM Built up (cpu=0:00:02.0  real=0:00:01.0  mem= 6952.8M) ***
[11/26 01:06:01    342s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7104.8M)
[11/26 01:06:01    342s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/26 01:06:01    342s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7104.8M)
[11/26 01:06:01    342s] Starting SI iteration 2
[11/26 01:06:01    342s] Calculate early delays in OCV mode...
[11/26 01:06:01    342s] Calculate late delays in OCV mode...
[11/26 01:06:01    342s] Calculate early delays in OCV mode...
[11/26 01:06:01    342s] Calculate late delays in OCV mode...
[11/26 01:06:01    342s] Start delay calculation (fullDC) (12 T). (MEM=6713.05)
[11/26 01:06:01    342s] End AAE Lib Interpolated Model. (MEM=6713.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:06:01    342s] Glitch Analysis: View PVT_1_80_V_WC_VIEW -- Total Number of Nets Skipped = 0. 
[11/26 01:06:01    342s] Glitch Analysis: View PVT_1_80_V_WC_VIEW -- Total Number of Nets Analyzed = 0. 
[11/26 01:06:01    342s] Total number of fetched objects 1925
[11/26 01:06:01    342s] AAE_INFO-618: Total number of nets in the design is 1926,  0.4 percent of the nets selected for SI analysis
[11/26 01:06:01    342s] Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Skipped = 118. 
[11/26 01:06:01    342s] Glitch Analysis: View PVT_1_80_V_TYP_VIEW -- Total Number of Nets Analyzed = 1925. 
[11/26 01:06:01    342s] Total number of fetched objects 1925
[11/26 01:06:01    342s] AAE_INFO-618: Total number of nets in the design is 1926,  0.4 percent of the nets selected for SI analysis
[11/26 01:06:01    342s] End delay calculation. (MEM=7256.78 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 01:06:01    342s] End delay calculation (fullDC). (MEM=7256.78 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 01:06:01    342s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 7256.8M) ***
[11/26 01:06:01    343s] <CMD> report_ccopt_clock_trees > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_clock_trees.txt
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early...
[11/26 01:06:01    343s] End AAE Lib Interpolated Model. (MEM=7422.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early...
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late...
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early...
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late...
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:06:01    343s] Clock DAG hash : 11644373942246920591 14905476479957899380
[11/26 01:06:01    343s] CTS services accumulated run-time stats :
[11/26 01:06:01    343s]   delay calculator: calls=12283, total_wall_time=1.106s, mean_wall_time=0.090ms
[11/26 01:06:01    343s]   legalizer: calls=491, total_wall_time=0.021s, mean_wall_time=0.043ms
[11/26 01:06:01    343s]   steiner router: calls=12012, total_wall_time=0.442s, mean_wall_time=0.037ms
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock DAG stats:
[11/26 01:06:01    343s] ================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] ---------------------------------------------------------
[11/26 01:06:01    343s] Cell type                 Count    Area       Capacitance
[11/26 01:06:01    343s] ---------------------------------------------------------
[11/26 01:06:01    343s] Buffers                     7      351.232       0.289
[11/26 01:06:01    343s] Inverters                   0        0.000       0.000
[11/26 01:06:01    343s] Integrated Clock Gates      0        0.000       0.000
[11/26 01:06:01    343s] Discrete Clock Gates        0        0.000       0.000
[11/26 01:06:01    343s] Clock Logic                 0        0.000       0.000
[11/26 01:06:01    343s] All                         7      351.232       0.289
[11/26 01:06:01    343s] ---------------------------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock DAG sink counts:
[11/26 01:06:01    343s] ======================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] -------------------------
[11/26 01:06:01    343s] Sink type           Count
[11/26 01:06:01    343s] -------------------------
[11/26 01:06:01    343s] Regular              659
[11/26 01:06:01    343s] Enable Latch           0
[11/26 01:06:01    343s] Load Capacitance       0
[11/26 01:06:01    343s] Antenna Diode          0
[11/26 01:06:01    343s] Node Sink              0
[11/26 01:06:01    343s] Total                659
[11/26 01:06:01    343s] -------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock DAG wire lengths:
[11/26 01:06:01    343s] =======================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] --------------------
[11/26 01:06:01    343s] Type     Wire Length
[11/26 01:06:01    343s] --------------------
[11/26 01:06:01    343s] Top          0.000
[11/26 01:06:01    343s] Trunk      390.235
[11/26 01:06:01    343s] Leaf      7473.760
[11/26 01:06:01    343s] Total     7863.995
[11/26 01:06:01    343s] --------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock DAG hp wire lengths:
[11/26 01:06:01    343s] ==========================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] -----------------------
[11/26 01:06:01    343s] Type     hp Wire Length
[11/26 01:06:01    343s] -----------------------
[11/26 01:06:01    343s] Top            0.000
[11/26 01:06:01    343s] Trunk          0.000
[11/26 01:06:01    343s] Leaf        1514.800
[11/26 01:06:01    343s] Total       1514.800
[11/26 01:06:01    343s] -----------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock DAG capacitances:
[11/26 01:06:01    343s] =======================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] --------------------------------
[11/26 01:06:01    343s] Type     Gate     Wire     Total
[11/26 01:06:01    343s] --------------------------------
[11/26 01:06:01    343s] Top      0.000    0.000    0.000
[11/26 01:06:01    343s] Trunk    0.289    0.061    0.350
[11/26 01:06:01    343s] Leaf     3.076    1.210    4.286
[11/26 01:06:01    343s] Total    3.365    1.271    4.637
[11/26 01:06:01    343s] --------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock DAG sink capacitances:
[11/26 01:06:01    343s] ============================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] -----------------------------------------------
[11/26 01:06:01    343s] Total    Average    Std. Dev.    Min      Max
[11/26 01:06:01    343s] -----------------------------------------------
[11/26 01:06:01    343s] 3.077     0.005       0.000      0.004    0.005
[11/26 01:06:01    343s] -----------------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock DAG net violations:
[11/26 01:06:01    343s] =========================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] None
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock DAG primary half-corner transition distribution:
[11/26 01:06:01    343s] ======================================================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/26 01:06:01    343s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] Trunk       0.600       1       0.022       0.000      0.022    0.022    {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
[11/26 01:06:01    343s] Leaf        0.600       7       0.505       0.013      0.483    0.522    {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
[11/26 01:06:01    343s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock DAG library cell distribution:
[11/26 01:06:01    343s] ====================================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] ----------------------------------------
[11/26 01:06:01    343s] Name       Type      Inst     Inst Area 
[11/26 01:06:01    343s]                      Count    (um^2)
[11/26 01:06:01    343s] ----------------------------------------
[11/26 01:06:01    343s] BUHDX12    buffer      7       351.232
[11/26 01:06:01    343s] ----------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock Tree Summary:
[11/26 01:06:01    343s] ===================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] ---------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
[11/26 01:06:01    343s] Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
[11/26 01:06:01    343s]                                Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
[11/26 01:06:01    343s]                                                                 (Ohms)                                
[11/26 01:06:01    343s] ---------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] clk           0     7     0      0       7        96    226.24    2621.31     351.232   1.271  3.365  clk
[11/26 01:06:01    343s] ---------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock Sink Summary:
[11/26 01:06:01    343s] ===================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] -------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[11/26 01:06:01    343s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[11/26 01:06:01    343s]                                                                                                           Pins    Sinks   Sinks       
[11/26 01:06:01    343s] -------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] clk              0             0             0            0           0          0        621      38       0       0         0         0
[11/26 01:06:01    343s] -------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Summary across all clock trees:
[11/26 01:06:01    343s] ===============================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] ------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
[11/26 01:06:01    343s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
[11/26 01:06:01    343s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
[11/26 01:06:01    343s]                                                                         (Ohms)                         
[11/26 01:06:01    343s] ------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s]   0     7     0      0       7         7        96    94.1429  226.240    262.131     351.232   1.271  3.365
[11/26 01:06:01    343s] ------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock Sink Summary across all clock trees:
[11/26 01:06:01    343s] ==========================================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] -------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[11/26 01:06:01    343s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[11/26 01:06:01    343s]                                                                                               Pins    Sinks   Sinks       
[11/26 01:06:01    343s] -------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s]      0             0             0            0           0          0        621      38       0       0         0         0
[11/26 01:06:01    343s] -------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Physical metrics across all clock trees:
[11/26 01:06:01    343s] ========================================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] -----------------------------------------------------------------------
[11/26 01:06:01    343s] Metric                               Minimum  Average  Maximum  Std.dev
[11/26 01:06:01    343s] -----------------------------------------------------------------------
[11/26 01:06:01    343s] Source-sink routed net length (um)   165.875  194.479  226.240  22.306
[11/26 01:06:01    343s] Source-sink manhattan distance (um)  155.790  185.844  225.010  24.441
[11/26 01:06:01    343s] Source-sink resistance (Ohm)         124.247  201.769  262.131  39.267
[11/26 01:06:01    343s] -----------------------------------------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Transition distribution for half-corner PVT_1_80_V_WC_DELAY:setup.late:
[11/26 01:06:01    343s] =======================================================================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/26 01:06:01    343s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] Trunk       0.600       1       0.022       0.000      0.022    0.022    {1 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
[11/26 01:06:01    343s] Leaf        0.600       7       0.505       0.013      0.483    0.522    {0 <= 0.360ns, 0 <= 0.480ns, 7 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
[11/26 01:06:01    343s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Count of violations across all clock trees:
[11/26 01:06:01    343s] ===========================================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] ---------------------------------------------------------------------------------------
[11/26 01:06:01    343s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[11/26 01:06:01    343s] Name        violations         violations        violations    violations    violations
[11/26 01:06:01    343s] ---------------------------------------------------------------------------------------
[11/26 01:06:01    343s] clk                 0                 0               0             0            0
[11/26 01:06:01    343s] ---------------------------------------------------------------------------------------
[11/26 01:06:01    343s] Total               0                 0               0             0            0
[11/26 01:06:01    343s] ---------------------------------------------------------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Found a total of 0 clock tree pins with max capacitance violations.
[11/26 01:06:01    343s] Found a total of 0 clock tree nets with max resistance violations.
[11/26 01:06:01    343s] Found a total of 0 clock tree nets with max length violations.
[11/26 01:06:01    343s] Found a total of 0 clock tree nets with max fanout violations.
[11/26 01:06:01    343s] Found a total of 0 clock tree pins with a slew violation.
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Report for clock tree: clk:
[11/26 01:06:01    343s] ===========================
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock Tree Gating Structure (Logical):
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] # Full cycle clock gates   : 0
[11/26 01:06:01    343s] Minimum clock gating depth : 0
[11/26 01:06:01    343s] Maximum clock gating depth : 0
[11/26 01:06:01    343s] Clock gate area (um^2)     : 0.000
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock Tree Buffering Structure (Logical):
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] # Buffers             :   7
[11/26 01:06:01    343s] # Inverters           :   0
[11/26 01:06:01    343s]   Total               :   7
[11/26 01:06:01    343s] Minimum depth         :   1
[11/26 01:06:01    343s] Maximum depth         :   1
[11/26 01:06:01    343s] Buffering area (um^2) : 351.232
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Clock Tree Level Structure (Logical):
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] -----------------------------------------------------------------
[11/26 01:06:01    343s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[11/26 01:06:01    343s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[11/26 01:06:01    343s]                                 Pins    Sinks   Sinks       
[11/26 01:06:01    343s] -----------------------------------------------------------------
[11/26 01:06:01    343s] root     0      621      38       0       0         0         0
[11/26 01:06:01    343s] -----------------------------------------------------------------
[11/26 01:06:01    343s] Total    0      621      38       0       0         0         0
[11/26 01:06:01    343s] -----------------------------------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] Target and measured clock slews (in ns):
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] ------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] Timing Corner                    Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
[11/26 01:06:01    343s]                                  Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
[11/26 01:06:01    343s] ------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] PVT_1_80_V_BC_DELAY:hold.early      0.156          0.118         0.006          0.006      ignored          -      ignored          -
[11/26 01:06:01    343s] PVT_1_80_V_BC_DELAY:hold.late       0.209          0.157         0.008          0.008      ignored          -      ignored          -
[11/26 01:06:01    343s] PVT_1_80_V_TYP_DELAY:both.early     0.225          0.169         0.008          0.008      ignored          -      ignored          -
[11/26 01:06:01    343s] PVT_1_80_V_TYP_DELAY:both.late      0.304          0.225         0.012          0.012      ignored          -      ignored          -
[11/26 01:06:01    343s] PVT_1_80_V_WC_DELAY:setup.early     0.387          0.324         0.015          0.015      ignored          -      ignored          -
[11/26 01:06:01    343s] PVT_1_80_V_WC_DELAY:setup.late      0.522          0.433         0.022          0.022      explicit      0.600     explicit      0.600
[11/26 01:06:01    343s] ------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] * - indicates that target was not met.
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] auto extracted - target was extracted from SDC.
[11/26 01:06:01    343s] auto computed - target was computed when balancing trees.
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] 
[11/26 01:06:01    343s] <CMD> report_ccopt_skew_groups > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/MMMC_NRoute_skew_groups.txt
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early...
[11/26 01:06:01    343s] End AAE Lib Interpolated Model. (MEM=8371.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late...
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_WC_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:06:01    343s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early...
[11/26 01:06:01    344s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/26 01:06:01    344s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late...
[11/26 01:06:02    344s] Clock tree timing engine global stage delay update for PVT_1_80_V_TYP_DELAY:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:06:02    344s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early...
[11/26 01:06:02    344s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:06:02    344s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late...
[11/26 01:06:02    344s] Clock tree timing engine global stage delay update for PVT_1_80_V_BC_DELAY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Skew Group Structure:
[11/26 01:06:02    344s] =====================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------
[11/26 01:06:02    344s] Skew Group      Sources    Constrained Sinks    Unconstrained Sinks
[11/26 01:06:02    344s] -------------------------------------------------------------------
[11/26 01:06:02    344s] clk/bc_mode        1              659                    0
[11/26 01:06:02    344s] clk/typ_mode       1              659                    0
[11/26 01:06:02    344s] clk/wc_mode        1              659                    0
[11/26 01:06:02    344s] -------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Skew Group Summary:
[11/26 01:06:02    344s] ===================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Timing Corner                      Skew Group      ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[11/26 01:06:02    344s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] PVT_1_80_V_WC_DELAY:setup.early    clk/bc_mode         -        0.350     0.386     0.369        0.008       ignored                  -         0.036              -
[11/26 01:06:02    344s]                                    clk/typ_mode        -        0.350     0.386     0.369        0.008       ignored                  -         0.036              -
[11/26 01:06:02    344s]                                    clk/wc_mode         -        0.350     0.386     0.369        0.008       ignored                  -         0.036              -
[11/26 01:06:02    344s] PVT_1_80_V_WC_DELAY:setup.late     clk/bc_mode     none         0.441     0.485     0.466        0.011       explicit             0.400         0.044    100% {0.441, 0.485}
[11/26 01:06:02    344s]                                    clk/typ_mode    none         0.441     0.485     0.466        0.011       explicit             0.400         0.044    100% {0.441, 0.485}
[11/26 01:06:02    344s]                                    clk/wc_mode      0.500       0.441     0.485     0.466        0.011       explicit             0.400         0.044    100% {0.441, 0.485}
[11/26 01:06:02    344s] PVT_1_80_V_TYP_DELAY:both.early    clk/bc_mode         -        0.203     0.221     0.213        0.004       ignored                  -         0.017              -
[11/26 01:06:02    344s]                                    clk/typ_mode        -        0.203     0.221     0.213        0.004       ignored                  -         0.017              -
[11/26 01:06:02    344s]                                    clk/wc_mode         -        0.203     0.221     0.213        0.004       ignored                  -         0.017              -
[11/26 01:06:02    344s] PVT_1_80_V_TYP_DELAY:both.late     clk/bc_mode         -        0.257     0.279     0.270        0.005       ignored                  -         0.021              -
[11/26 01:06:02    344s]                                    clk/typ_mode        -        0.257     0.279     0.270        0.005       ignored                  -         0.021              -
[11/26 01:06:02    344s]                                    clk/wc_mode         -        0.257     0.279     0.270        0.005       ignored                  -         0.021              -
[11/26 01:06:02    344s] PVT_1_80_V_BC_DELAY:hold.early     clk/bc_mode         -        0.141     0.152     0.147        0.003       ignored                  -         0.010              -
[11/26 01:06:02    344s]                                    clk/typ_mode        -        0.141     0.152     0.147        0.003       ignored                  -         0.010              -
[11/26 01:06:02    344s]                                    clk/wc_mode         -        0.141     0.152     0.147        0.003       ignored                  -         0.010              -
[11/26 01:06:02    344s] PVT_1_80_V_BC_DELAY:hold.late      clk/bc_mode         -        0.178     0.191     0.186        0.003       ignored                  -         0.013              -
[11/26 01:06:02    344s]                                    clk/typ_mode        -        0.178     0.191     0.186        0.003       ignored                  -         0.013              -
[11/26 01:06:02    344s]                                    clk/wc_mode         -        0.178     0.191     0.186        0.003       ignored                  -         0.013              -
[11/26 01:06:02    344s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] * - indicates that target was not met.
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Skew Group Min/Max path pins:
[11/26 01:06:02    344s] =============================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] ---------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Timing Corner                      Skew Group      Min ID    PathID    Max ID    PathID
[11/26 01:06:02    344s] ---------------------------------------------------------------------------------------
[11/26 01:06:02    344s] PVT_1_80_V_WC_DELAY:setup.early    clk/bc_mode     0.350        1      0.386        2
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s]                                    clk/typ_mode    0.350       13      0.386       14
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s]                                    clk/wc_mode     0.350       25      0.386       26
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s] PVT_1_80_V_WC_DELAY:setup.late     clk/bc_mode     0.441        3      0.485        4
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s]                                    clk/typ_mode    0.441       15      0.485       16
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s]                                    clk/wc_mode     0.441       27      0.485       28
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] PVT_1_80_V_TYP_DELAY:both.early    clk/bc_mode     0.203        5      0.221        6
[11/26 01:06:02    344s] -    min mem_inst/registers_en_reg[27]/CN
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s]                                    clk/typ_mode    0.203       17      0.221       18
[11/26 01:06:02    344s] -    min mem_inst/registers_en_reg[27]/CN
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s]                                    clk/wc_mode     0.203       29      0.221       30
[11/26 01:06:02    344s] -    min mem_inst/registers_en_reg[27]/CN
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s] PVT_1_80_V_TYP_DELAY:both.late     clk/bc_mode     0.257        7      0.279        8
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s]                                    clk/typ_mode    0.257       19      0.279       20
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s]                                    clk/wc_mode     0.257       31      0.279       32
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s] PVT_1_80_V_BC_DELAY:hold.early     clk/bc_mode     0.141        9      0.152       10
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s]                                    clk/typ_mode    0.141       21      0.152       22
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s]                                    clk/wc_mode     0.141       33      0.152       34
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s] PVT_1_80_V_BC_DELAY:hold.late      clk/bc_mode     0.178       11      0.191       12
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s]                                    clk/typ_mode    0.178       23      0.191       24
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s]                                    clk/wc_mode     0.178       35      0.191       36
[11/26 01:06:02    344s] -    min mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -    max mem_inst/registers_reg[35][6]/C
[11/26 01:06:02    344s] ---------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, min clock_path:
[11/26 01:06:02    344s] =========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 1
[11/26 01:06:02    344s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     : 0.350
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.005   0.005   0.013  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.338   0.343   0.352  0.576  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.007   0.350   0.352  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, max clock_path:
[11/26 01:06:02    344s] =========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 2
[11/26 01:06:02    344s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     : 0.386
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.009   0.009   0.015  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.334   0.343   0.383  0.600  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.043   0.386   0.387  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, min clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 3
[11/26 01:06:02    344s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     : 0.441
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.007   0.007   0.019  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.424   0.431   0.482  0.576  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.010   0.441   0.483  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, max clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 4
[11/26 01:06:02    344s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     : 0.485
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.013   0.013   0.022  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.412   0.425   0.517  0.600  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.060   0.485   0.522  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, min clock_path:
[11/26 01:06:02    344s] =========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 5
[11/26 01:06:02    344s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_en_reg[27]/CN
[11/26 01:06:02    344s] Delay     : 0.203
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00001/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.005   0.005   0.008  -      (196.280,164.920)  154.840   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00001/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.194   0.199   0.211  0.543  (205.910,165.700)   10.410     94    
[11/26 01:06:02    344s] mem_inst/registers_en_reg[27]/CN
[11/26 01:06:02    344s] -     DFFSQHDX1  rise   0.004   0.203   0.211  -      (201.320,173.880)   12.770   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, max clock_path:
[11/26 01:06:02    344s] =========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 6
[11/26 01:06:02    344s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     : 0.221
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.005   0.005   0.008  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.194   0.199   0.224  0.557  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.022   0.221   0.225  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, min clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 7
[11/26 01:06:02    344s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     : 0.257
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.004   0.004   0.011  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.248   0.252   0.283  0.536  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.005   0.257   0.284  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, max clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 8
[11/26 01:06:02    344s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     : 0.279
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.007   0.007   0.012  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.241   0.249   0.301  0.557  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.030   0.279   0.304  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, min clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 9
[11/26 01:06:02    344s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     : 0.141
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.002   0.002   0.005  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.137   0.139   0.145  0.511  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.002   0.141   0.146  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, max clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 10
[11/26 01:06:02    344s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[26][6]/C
[11/26 01:06:02    344s] Delay     :  0.152
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.003   0.003   0.006  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.136   0.139   0.155  0.530  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[26][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.013   0.152   0.156  -      (99.400,22.120)    206.310   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, min clock_path:
[11/26 01:06:02    344s] =======================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 11
[11/26 01:06:02    344s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     :  0.178
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.003   0.003   0.007  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.172   0.175   0.197  0.511  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.003   0.178   0.197  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, max clock_path:
[11/26 01:06:02    344s] =======================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 12
[11/26 01:06:02    344s] Path type : skew group clk/bc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     :  0.191
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.005   0.005   0.008  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.169   0.173   0.208  0.530  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.017   0.191   0.209  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, min clock_path:
[11/26 01:06:02    344s] =========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 13
[11/26 01:06:02    344s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     :  0.350
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.005   0.005   0.013  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.338   0.343   0.352  0.576  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.007   0.350   0.352  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, max clock_path:
[11/26 01:06:02    344s] =========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 14
[11/26 01:06:02    344s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     :  0.386
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.009   0.009   0.015  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.334   0.343   0.383  0.600  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.043   0.386   0.387  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, min clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 15
[11/26 01:06:02    344s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     :  0.441
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.007   0.007   0.019  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.424   0.431   0.482  0.576  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.010   0.441   0.483  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, max clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 16
[11/26 01:06:02    344s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     :  0.485
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.013   0.013   0.022  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.412   0.425   0.517  0.600  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.060   0.485   0.522  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, min clock_path:
[11/26 01:06:02    344s] =========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 17
[11/26 01:06:02    344s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_en_reg[27]/CN
[11/26 01:06:02    344s] Delay     :  0.203
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00001/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.005   0.005   0.008  -      (196.280,164.920)  154.840   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00001/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.194   0.199   0.211  0.543  (205.910,165.700)   10.410     94    
[11/26 01:06:02    344s] mem_inst/registers_en_reg[27]/CN
[11/26 01:06:02    344s] -     DFFSQHDX1  rise   0.004   0.203   0.211  -      (201.320,173.880)   12.770   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, max clock_path:
[11/26 01:06:02    344s] =========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 18
[11/26 01:06:02    344s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     :  0.221
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.005   0.005   0.008  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.194   0.199   0.224  0.557  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.022   0.221   0.225  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, min clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 19
[11/26 01:06:02    344s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     :  0.257
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.004   0.004   0.011  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.248   0.252   0.283  0.536  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.005   0.257   0.284  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, max clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 20
[11/26 01:06:02    344s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     :  0.279
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.007   0.007   0.012  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.241   0.249   0.301  0.557  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.030   0.279   0.304  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, min clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 21
[11/26 01:06:02    344s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     :  0.141
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.002   0.002   0.005  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.137   0.139   0.145  0.511  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.002   0.141   0.146  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, max clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 22
[11/26 01:06:02    344s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[26][6]/C
[11/26 01:06:02    344s] Delay     :  0.152
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.003   0.003   0.006  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.136   0.139   0.155  0.530  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[26][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.013   0.152   0.156  -      (99.400,22.120)    206.310   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, min clock_path:
[11/26 01:06:02    344s] =======================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 23
[11/26 01:06:02    344s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     :  0.178
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.003   0.003   0.007  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.172   0.175   0.197  0.511  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.003   0.178   0.197  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, max clock_path:
[11/26 01:06:02    344s] =======================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 24
[11/26 01:06:02    344s] Path type : skew group clk/typ_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     :  0.191
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.005   0.005   0.008  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.169   0.173   0.208  0.530  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.017   0.191   0.209  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, min clock_path:
[11/26 01:06:02    344s] =========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 25
[11/26 01:06:02    344s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     :  0.350
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.005   0.005   0.013  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.338   0.343   0.352  0.576  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.007   0.350   0.352  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.early, max clock_path:
[11/26 01:06:02    344s] =========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 26
[11/26 01:06:02    344s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     :  0.386
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.009   0.009   0.015  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.334   0.343   0.383  0.600  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.043   0.386   0.387  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, min clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 27
[11/26 01:06:02    344s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     :  0.441
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.007   0.007   0.019  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.424   0.431   0.482  0.576  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.010   0.441   0.483  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_WC_DELAY:setup.late, max clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 28
[11/26 01:06:02    344s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     :  0.485
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.338  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.013   0.013   0.022  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.412   0.425   0.517  0.600  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.060   0.485   0.522  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, min clock_path:
[11/26 01:06:02    344s] =========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 29
[11/26 01:06:02    344s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_en_reg[27]/CN
[11/26 01:06:02    344s] Delay     :  0.203
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00001/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.005   0.005   0.008  -      (196.280,164.920)  154.840   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00001/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.194   0.199   0.211  0.543  (205.910,165.700)   10.410     94    
[11/26 01:06:02    344s] mem_inst/registers_en_reg[27]/CN
[11/26 01:06:02    344s] -     DFFSQHDX1  rise   0.004   0.203   0.211  -      (201.320,173.880)   12.770   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.early, max clock_path:
[11/26 01:06:02    344s] =========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 30
[11/26 01:06:02    344s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     :  0.221
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.005   0.005   0.008  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.194   0.199   0.224  0.557  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.022   0.221   0.225  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, min clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 31
[11/26 01:06:02    344s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     :  0.257
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.004   0.004   0.011  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.248   0.252   0.283  0.536  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.005   0.257   0.284  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_TYP_DELAY:both.late, max clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 32
[11/26 01:06:02    344s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     :  0.279
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.320  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.007   0.007   0.012  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.241   0.249   0.301  0.557  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.030   0.279   0.304  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, min clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 33
[11/26 01:06:02    344s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     :  0.141
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.002   0.002   0.005  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.137   0.139   0.145  0.511  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.002   0.141   0.146  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.early, max clock_path:
[11/26 01:06:02    344s] ========================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 34
[11/26 01:06:02    344s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[26][6]/C
[11/26 01:06:02    344s] Delay     :  0.152
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.003   0.003   0.006  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.136   0.139   0.155  0.530  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[26][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.013   0.152   0.156  -      (99.400,22.120)    206.310   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, min clock_path:
[11/26 01:06:02    344s] =======================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 35
[11/26 01:06:02    344s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] Delay     :  0.178
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.003   0.003   0.007  -      (203.000,272.440)   54.040   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00006/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.172   0.175   0.197  0.511  (212.630,273.220)   10.410     93    
[11/26 01:06:02    344s] mem_inst/DAC_out_reg[19][5]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.003   0.178   0.197  -      (190.680,273.000)   22.170   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] Timing for timing corner PVT_1_80_V_BC_DELAY:hold.late, max clock_path:
[11/26 01:06:02    344s] =======================================================================
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] PathID    : 36
[11/26 01:06:02    344s] Path type : skew group clk/wc_mode (path 1 of 1)
[11/26 01:06:02    344s] Start     : clk
[11/26 01:06:02    344s] End       : mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] Delay     :  0.191
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[11/26 01:06:02    344s]                         (ns)   (ns)     (ns)   (pF)                      (um)              
[11/26 01:06:02    344s] -- Clockpath trace ------------------------------------------------------------------------------
[11/26 01:06:02    344s] clk
[11/26 01:06:02    344s] -     -          rise   -       0.000   0.003  0.310  (166.600,290.080)  -            7    
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/A
[11/26 01:06:02    344s] -     BUHDX12    rise   0.005   0.005   0.008  -      (195.160,143.080)  175.560   -       
[11/26 01:06:02    344s] mem_inst/CTS_ccl_a_buf_00003/Q
[11/26 01:06:02    344s] -     BUHDX12    rise   0.169   0.173   0.208  0.530  (185.530,142.300)   10.410     92    
[11/26 01:06:02    344s] mem_inst/registers_reg[32][6]/C
[11/26 01:06:02    344s] -     DFRRQHDX1  rise   0.017   0.191   0.209  -      (93.800,31.080)    202.950   -       
[11/26 01:06:02    344s] -------------------------------------------------------------------------------------------------
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.drc.rpt -limit 1000
[11/26 01:06:02    344s] <CMD> verify_drc -report /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.drc.rpt
[11/26 01:06:02    344s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/26 01:06:02    344s] #-check_same_via_cell true               # bool, default=false, user setting
[11/26 01:06:02    344s] #-report /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.drc.rpt # string, default="", user setting
[11/26 01:06:02    344s]  *** Starting Verify DRC (MEM: 8412.5) ***
[11/26 01:06:02    344s] 
[11/26 01:06:02    344s]   VERIFY DRC ...... Starting Verification
[11/26 01:06:02    344s]   VERIFY DRC ...... Initializing
[11/26 01:06:02    344s]   VERIFY DRC ...... Deleting Existing Violations
[11/26 01:06:02    344s]   VERIFY DRC ...... Creating Sub-Areas
[11/26 01:06:02    344s] **WARN: (IMPVFG-1198):	The number of CPUs requested 12 is larger than that verify_drc used 4. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[11/26 01:06:02    344s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[11/26 01:06:02    344s]   VERIFY DRC ...... Using new threading
[11/26 01:06:02    344s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 161.920 147.200} 1 of 4  Thread : 1
[11/26 01:06:02    344s]  VERIFY DRC ...... Sub-Area: {161.920 0.000 321.440 147.200} 2 of 4  Thread : 1
[11/26 01:06:02    344s]  VERIFY DRC ...... Sub-Area: {0.000 147.200 161.920 290.080} 3 of 4  Thread : 1
[11/26 01:06:02    344s]  VERIFY DRC ...... Thread : 3 finished.
[11/26 01:06:02    345s]  VERIFY DRC ...... Sub-Area: {161.920 147.200 321.440 290.080} 4 of 4  Thread : 1
[11/26 01:06:02    345s]  VERIFY DRC ...... Thread : 1 finished.
[11/26 01:06:02    345s] 
[11/26 01:06:02    345s]   Verification Complete : 0 Viols.
[11/26 01:06:02    345s] 
[11/26 01:06:02    345s]  *** End Verify DRC (CPU: 0:00:00.8  ELAPSED TIME: 0.00  MEM: 193.1M) ***
[11/26 01:06:02    345s] 
[11/26 01:06:02    345s] <CMD> verifyConnectivity -type all -report /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.conn.rpt -error 1000 -warning 50
[11/26 01:06:02    345s] VERIFY_CONNECTIVITY use new engine.
[11/26 01:06:02    345s] 
[11/26 01:06:02    345s] ******** Start: VERIFY CONNECTIVITY ********
[11/26 01:06:02    345s] Start Time: Wed Nov 26 01:06:02 2025
[11/26 01:06:02    345s] 
[11/26 01:06:02    345s] Design Name: I2CAndMemory
[11/26 01:06:02    345s] Database Units: 1000
[11/26 01:06:02    345s] Design Boundary: (0.0000, 0.0000) (321.4400, 290.0800)
[11/26 01:06:02    345s] Error Limit = 1000; Warning Limit = 50
[11/26 01:06:02    345s] Check all nets
[11/26 01:06:02    345s] Use 12 pthreads
[11/26 01:06:03    345s] 
[11/26 01:06:03    345s] Begin Summary 
[11/26 01:06:03    345s]   Found no problems or warnings.
[11/26 01:06:03    345s] End Summary
[11/26 01:06:03    345s] 
[11/26 01:06:03    345s] End Time: Wed Nov 26 01:06:03 2025
[11/26 01:06:03    345s] Time Elapsed: 0:00:01.0
[11/26 01:06:03    345s] 
[11/26 01:06:03    345s] ******** End: VERIFY CONNECTIVITY ********
[11/26 01:06:03    345s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/26 01:06:03    345s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[11/26 01:06:03    345s] 
[11/26 01:06:03    345s] <CMD> verifyProcessAntenna -report /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.antenna.rpt -detailed -error 1000
[11/26 01:06:03    345s] 
[11/26 01:06:03    345s] ******* START VERIFY ANTENNA ********
[11/26 01:06:03    345s] Report File: /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.antenna.rpt
[11/26 01:06:03    345s] LEF Macro File: I2CAndMemory.antenna.lef
[11/26 01:06:03    345s] Verification Complete: 0 Violations
[11/26 01:06:03    345s] ******* DONE VERIFY ANTENNA ********
[11/26 01:06:03    345s] (CPU Time: 0:00:00.4  MEM: 0.000M)
[11/26 01:06:03    345s] 
[11/26 01:06:03    345s] <CMD> setMetalFill -layer MET1 -opcActiveSpacing 0.230 -minDensity 10.00
[11/26 01:06:03    345s] <CMD> setMetalFill -layer MET2 -opcActiveSpacing 0.280 -minDensity 10.00
[11/26 01:06:03    345s] <CMD> setMetalFill -layer MET3 -opcActiveSpacing 0.280 -minDensity 10.00
[11/26 01:06:03    345s] <CMD> setMetalFill -layer MET4 -opcActiveSpacing 0.280 -minDensity 10.00
[11/26 01:06:03    345s] <CMD> setMetalFill -layer METTP -opcActiveSpacing 0.460 -minDensity 10.00
[11/26 01:06:03    345s] <CMD> setMetalFill -layer METTPL -opcActiveSpacing 2.500 -minDensity 10.00
[11/26 01:06:03    345s] <CMD> addMetalFill -layer { MET1 MET2 MET3 MET4 METTP METTPL } -net { gnd vdd } > /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.Metal_Fill.rpt
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option '0'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option '2'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option '0'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option '2'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option '0'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option '2'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option '0'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option '2'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option '0'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option '2'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option '0'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
[11/26 01:06:03    345s] **WARN: (from .metalfill_527567.conf) Unknown option '2'!
[11/26 01:06:03    345s] **WARN: (IMPMF-126):	Layer [6] has smaller min_width(800) than the value in LEF file. Program default change to (3000)
[11/26 01:06:03    345s] **WARN: (IMPMF-129):	Layer [6] has smaller max_width(2000) than min_width(3000). Program default change to (3000)
[11/26 01:06:03    345s] **WARN: (IMPMF-5043):	Layer [6] has smaller min_length(1000) than the value in LEF file. Program default change to (3000)
[11/26 01:06:03    345s] **WARN: (IMPMF-139):	Layer [6] Active spacing(800) should be greater than min_space in LEF File. Program default change to (2500).
[11/26 01:06:03    345s] ************************
[11/26 01:06:03    345s] Timing Aware on 
[11/26 01:06:03    345s] P/G Nets: 2
[11/26 01:06:03    345s] Signal Nets: 1916
[11/26 01:06:03    345s] Clock Nets: 8
[11/26 01:06:03    345s] ************************
[11/26 01:06:03    345s] Multi-CPU acceleration using 12 CPU(s).
[11/26 01:06:03    345s] Density calculation ...... Slot :   0 of   1 Thread : 0
[11/26 01:06:04    346s] Multi-CPU acceleration using 12 CPU(s).
[11/26 01:06:04    346s] Density calculation ...... Slot :   0 of   1 Thread : 0
[11/26 01:06:05    347s] End of Density Calculation : cpu time : 0:00:01.5, real time : 0:00:02.0, peak mem : 7845.53 megs
[11/26 01:06:05    347s] Multi-CPU acceleration using 12 CPU(s).
[11/26 01:06:05    347s] Thread/Slave: 0  process data during iteration  1  in region 0 of 1
[11/26 01:06:05    347s] Multi-CPU acceleration using 12 CPU(s).
[11/26 01:06:06    348s] Multi-CPU acceleration using 12 CPU(s).
[11/26 01:06:07    349s] Multi-CPU acceleration using 12 CPU(s).
[11/26 01:06:07    349s] End metal filling: cpu:  0:00:04.1,  real:  0:00:04.0,  peak mem:  7845.53  megs.
[11/26 01:06:07    349s] <CMD> setMetalFill -layer MET1 -windowSize 100.000 100.000 -windowStep 50.000 10.000 -minDensity 10.000 -maxDensity 80.000
[11/26 01:06:07    349s] <CMD> setMetalFill -layer MET2 -windowSize 100.000 100.000 -windowStep 50.000 10.000 -minDensity 10.000 -maxDensity 80.000
[11/26 01:06:07    349s] <CMD> setMetalFill -layer MET3 -windowSize 100.000 100.000 -windowStep 50.000 10.000 -minDensity 10.000 -maxDensity 80.000
[11/26 01:06:07    349s] <CMD> setMetalFill -layer MET4 -windowSize 100.000 100.000 -windowStep 50.000 10.000 -minDensity 10.000 -maxDensity 80.000
[11/26 01:06:07    349s] <CMD> setMetalFill -layer METTP -windowSize 100.000 100.000 -windowStep 50.000 10.000 -minDensity 10.000 -maxDensity 80.000
[11/26 01:06:07    349s] <CMD> setMetalFill -layer METTPL -windowSize 100.000 100.000 -windowStep 50.000 10.000 -minDensity 10.000 -maxDensity 80.000
[11/26 01:06:07    349s] <CMD> verifyMetalDensity -report /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_NRoute/Verify_Post_NRoute/MMMC_I2CAndMemory.density.rpt
[11/26 01:06:07    349s] 
[11/26 01:06:07    349s] ******** Start: VERIFY DENSITY ********
[11/26 01:06:07    349s] Multi-CPU acceleration using 12 CPU(s).
[11/26 01:06:07    349s] Density calculation ...... Slot :   0 of   1 Thread : 0
[11/26 01:06:08    350s] 
[11/26 01:06:08    350s] Densities of non-overlapping windows have been saved in FE DB.
[11/26 01:06:08    350s] 
[11/26 01:06:08    350s] No density violations were found.
[11/26 01:06:08    350s] 
[11/26 01:06:08    350s] ******** End: VERIFY DENSITY ********
[11/26 01:06:08    350s] VMD: elapsed time: 1.00
[11/26 01:06:08    350s]      (CPU Time: 0:00:00.7  MEM: 0.000M)
[11/26 01:06:08    350s] 
[11/26 01:06:08    350s] <CMD> saveDesign /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc
[11/26 01:06:08    350s] The in-memory database contained RC information but was not saved. To save 
[11/26 01:06:08    350s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/26 01:06:08    350s] so it should only be saved when it is really desired.
[11/26 01:06:08    350s] #% Begin save design ... (date=11/26 01:06:08, mem=5052.2M)
[11/26 01:06:08    350s] % Begin Save ccopt configuration ... (date=11/26 01:06:08, mem=5052.2M)
[11/26 01:06:08    350s] % End Save ccopt configuration ... (date=11/26 01:06:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=5052.6M, current mem=5052.6M)
[11/26 01:06:09    350s] % Begin Save netlist data ... (date=11/26 01:06:08, mem=5052.6M)
[11/26 01:06:09    350s] Writing Binary DB to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp/vbin/I2CAndMemory.v.bin in multi-threaded mode...
[11/26 01:06:09    350s] % End Save netlist data ... (date=11/26 01:06:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=5052.6M, current mem=5052.5M)
[11/26 01:06:09    350s] Saving symbol-table file in separate thread ...
[11/26 01:06:09    350s] Saving congestion map file in separate thread ...
[11/26 01:06:09    350s] Saving congestion map file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp/I2CAndMemory.route.congmap.gz ...
[11/26 01:06:09    350s] % Begin Save AAE data ... (date=11/26 01:06:09, mem=5052.9M)
[11/26 01:06:09    350s] Saving AAE Data ...
[11/26 01:06:09    350s] % End Save AAE data ... (date=11/26 01:06:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=5052.9M, current mem=5052.9M)
[11/26 01:06:09    350s] Saving preference file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp/gui.pref.tcl ...
[11/26 01:06:09    350s] Saving mode setting ...
[11/26 01:06:09    350s] Saving global file ...
[11/26 01:06:09    350s] Saving Drc markers ...
[11/26 01:06:09    350s] ... No Drc file written since there is no markers found.
[11/26 01:06:09    350s] Saving special route data file in separate thread ...
[11/26 01:06:09    350s] Saving PG file in separate thread ...
[11/26 01:06:09    350s] Saving placement file in separate thread ...
[11/26 01:06:09    350s] Saving route file in separate thread ...
[11/26 01:06:09    350s] Saving property file in separate thread ...
[11/26 01:06:09    350s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 01:06:09    350s] Saving PG file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp/I2CAndMemory.pg.gz, version#2, (Created by Innovus v21.35-s114_1 on Wed Nov 26 01:06:09 2025)
[11/26 01:06:09    350s] Save Adaptive View Pruning View Names to Binary file
[11/26 01:06:09    350s] PVT_1_80_V_WC_VIEW
[11/26 01:06:09    350s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=7164.1M) ***
[11/26 01:06:09    350s] Saving property file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp/I2CAndMemory.prop
[11/26 01:06:09    350s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=7188.1M) ***
[11/26 01:06:09    350s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:06:09    350s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=7172.1M) ***
[11/26 01:06:09    350s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:06:09    350s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:06:09    351s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=7156.1M) ***
[11/26 01:06:09    351s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:06:09    351s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:06:10    351s] #Saving pin access data to file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Saved_Designs/Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp/I2CAndMemory.apa ...
[11/26 01:06:10    351s] #
[11/26 01:06:10    351s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:06:10    351s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[11/26 01:06:10    351s] % Begin Save power constraints data ... (date=11/26 01:06:10, mem=5054.0M)
[11/26 01:06:10    351s] % End Save power constraints data ... (date=11/26 01:06:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=5054.0M, current mem=5054.0M)
[11/26 01:06:11    351s] Generated self-contained design Top_MMMC_5_Post_NRoute_Pre_Sign_Off.enc.dat.tmp
[11/26 01:06:11    351s] #% End save design ... (date=11/26 01:06:11, total cpu=0:00:01.2, real=0:00:03.0, peak res=5054.0M, current mem=5053.7M)
[11/26 01:06:11    351s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 01:06:11    351s] 
[11/26 01:06:11    351s] <CMD> setMultiCpuUsage -remoteHost 4
[11/26 01:06:11    351s] <CMD> setExtractRCMode -engine postRoute -effortLevel high -localCpu 4
[11/26 01:06:11    351s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d': 5772 access done (mem: 7097.148M)
[11/26 01:06:11    351s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/26 01:06:11    351s] Type 'man IMPEXT-3493' for more detail.
[11/26 01:06:11    351s] <CMD> extractRC
[11/26 01:06:11    351s] Extraction called for design 'I2CAndMemory' of instances=1866 and nets=1927 using extraction engine 'postRoute' at effort level 'high' .
[11/26 01:06:11    351s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'I2CAndMemory'. Number of corners is 3.
[11/26 01:06:11    351s] No IQuantus parasitic data in Innovus. Going for full-chip extraction.
[11/26 01:06:11    351s]  Min pitch recieved = 2240 
[11/26 01:06:12    352s] IQuantus Extraction invoked in multi (4) processes mode on local host.
[11/26 01:06:12    352s] 
[11/26 01:06:12    352s] IQuantus Extraction engine initialization using 3 tech files:
[11/26 01:06:12    352s] 	/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Max/qrcTechFile at temperature 175C , 
[11/26 01:06:12    352s] 	/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Typ/qrcTechFile at temperature 25C & 
[11/26 01:06:12    352s] 	/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_assura/v7_0_1/XH018_1143/QRC-Min/qrcTechFile at temperature -40C . 
[11/26 01:06:12    352s] 
[11/26 01:06:12    352s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/26 01:06:13    352s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_26-Nov-2025_01:06:11_527567_ZIWQUb/extr.I2CAndMemory.layermap.log'.
[11/26 01:06:13    352s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/26 01:06:13    352s] IQuantus Extraction engine initialized successfully.
[11/26 01:06:13    352s] 
[11/26 01:06:13    352s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_26-Nov-2025_01:06:11_527567_ZIWQUb/extr.I2CAndMemory.extraction_options.log'.
[11/26 01:06:13    352s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 7139.031M)
[11/26 01:06:13    352s] QX tile count(x,y) : (7,6)
[11/26 01:06:13    352s] FE-QX grid count(x,y) :  (10,9)
[11/26 01:06:13    352s] Halo size : 16.500000 micron
[11/26 01:06:13    352s] 
[11/26 01:06:13    352s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 7139.031M)
[11/26 01:06:13    353s] Geometry processing of nets STARTED.................... DONE (NETS: 1924  Geometries: 49210  CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 7143.031M)
[11/26 01:06:14    353s] 
[11/26 01:06:14    353s] Extraction of Geometries STARTED.
[11/26 01:06:14    353s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/26 01:06:14    353s] Creating 4 parallel subjobs for IQuantus extraction...
[11/26 01:06:14    353s] EDP: start server on cn88.it.auth.gr:43711
[11/26 01:06:14    353s] EDP: start server on cn88.it.auth.gr:41169
[11/26 01:06:41    355s] Connected to cn88.it.auth.gr 58931 2 ( PID=553131 ). Wait time was 27 seconds
[11/26 01:06:41    355s] Connected to cn88.it.auth.gr 33791 1 ( PID=553114 ). Wait time was 27 seconds
[11/26 01:06:41    355s] Connected to cn88.it.auth.gr 35967 0 ( PID=553105 ). Wait time was 27 seconds
[11/26 01:06:41    355s] Connected to cn88.it.auth.gr 39045 3 ( PID=553143 ). Wait time was 27 seconds
[11/26 01:06:45    356s] EDP: Task 1 finished (source /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/iqrc_tmp_527567_zY0HaW/multi_cpu_job_527567_1.tcl)
[11/26 01:06:47    357s] EDP: Task 0 finished (source /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/iqrc_tmp_527567_zY0HaW/multi_cpu_job_527567_0.tcl)
[11/26 01:06:52    362s] EDP: Task 2 finished (source /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/iqrc_tmp_527567_zY0HaW/multi_cpu_job_527567_2.tcl)
[11/26 01:06:57    367s] EDP: Task 3 finished (source /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/iqrc_tmp_527567_zY0HaW/multi_cpu_job_527567_3.tcl)
[11/26 01:07:04    472s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/26 01:07:04    472s] Extraction of Geometries DONE (NETS: 1924  Total CPU Time: 0:01:58  Real Time: 0:00:50.0  MEM: 7167.031M)
[11/26 01:07:04    472s] 
[11/26 01:07:04    472s] Parasitic Network Creation STARTED
[11/26 01:07:04    472s] Creating parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d' for storing RC.
[11/26 01:07:04    472s] ....................
[11/26 01:07:04    472s] Number of Extracted Resistors     : 33825
[11/26 01:07:04    472s] Number of Extracted Ground Caps   : 35858
[11/26 01:07:04    472s] Number of Extracted Coupling Caps : 6114
[11/26 01:07:04    472s] Parasitic Network Creation DONE (Nets: 1924  CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 7187.031M)
[11/26 01:07:04    472s] 
[11/26 01:07:04    472s] IQuantus Extraction engine is being closed... 
[11/26 01:07:04    472s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7179.031M)
[11/26 01:07:04    472s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d' for reading (mem: 7179.031M)
[11/26 01:07:04    472s] processing rcdb (/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d) for hinst (top) of cell (I2CAndMemory);
[11/26 01:07:05    473s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_xfczBk.rcdb.d': 0 access done (mem: 7179.031M)
[11/26 01:07:05    473s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=7179.031M)
[11/26 01:07:05    473s] IQuantus Fullchip Extraction DONE (Total CPU Time: 0:02:01  Processes: 4  Real Time: 0:00:54.0  MEM: 7179.031M)
[11/26 01:07:05    473s] <CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled true -lefTechFileMap {}
[11/26 01:07:05    473s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/26 01:07:05    473s] Type 'man IMPEXT-3493' for more detail.
[11/26 01:07:05    473s] <CMD> extractRC
[11/26 01:07:05    473s] **WARN: (IMPEXT-1285):	The data for incremental IQuantus extraction is deleted because when the extractRC command is invoked, the parasitic data is reset. This forces the next IQuantus extraction run to be full chip.
[11/26 01:07:05    473s] Extraction called for design 'I2CAndMemory' of instances=1866 and nets=1927 using extraction engine 'postRoute' at effort level 'signoff' .
[11/26 01:07:06    473s] 2025/11/26 01:07:06 System is not a supported distribution
[11/26 01:07:06    473s] 2025/11/26 01:07:06 An error occurred. We don't recognize OS 
[11/26 01:07:06    473s] 2025/11/26 01:07:06 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[11/26 01:07:06    473s] 2025/11/26 01:07:06 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s]   Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
[11/26 01:07:06    473s] 21.1.1-s329 Fri Aug 27 18:14:20 PDT 2021
[11/26 01:07:06    473s] ---------------------------------------------------------------------------------------------------------------
[11/26 01:07:06    473s]                                   Copyright 2021 Cadence Design Systems,
[11/26 01:07:06    473s] Inc.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] distributed_processing \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -multi_cpu 12
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] extract \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -selection "all" \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -type "rc_coupled"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] extraction_setup \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -promote_pin_pad "LOGICAL"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] filter_coupling_cap \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -cap_filtering_mode "absolute_and_relative" \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -coupling_cap_threshold_absolute 3.0 \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -coupling_cap_threshold_relative 0.03 \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -total_cap_threshold 5.0
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] input_db -type def \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -lef_file_list_file "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/qrc.leflist"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] log_file \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -dump_options true \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -file_name "qrc_527567_20251126_01:07:05.log"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] output_db -type spef \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -short_incomplete_net_pins true \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -subtype "STANDARD"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] output_setup \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -compressed true \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -directory_name "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4" \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -file_name "I2CAndMemory" \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -temporary_directory_name "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] process_technology \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -technology_corner \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 		"MIN_RC" \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 		"MAX_RC" \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 		"TYP_RC" \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -technology_library_file "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/_qrc_techlib.defs" \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -technology_name "_qrc_tech_" \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 	 -temperature \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 		-40 \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 		175 \
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 		25
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-102) : Starting at 2025-Nov-26 01:07:06 (2025-Nov-25 23:07:06 GMT) on host
[11/26 01:07:06    473s] cn88.it.auth.gr with pid 555330.
[11/26 01:07:06    473s] Running binary as: 
[11/26 01:07:06    473s]  /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/QUANTUS/tools.lnx86/extraction/bin/64bit/qrc
[11/26 01:07:06    473s] -cmd
[11/26 01:07:06    473s] /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/__qrc.qrc.cmd
[11/26 01:07:06    473s] -multi_cpu 12
[11/26 01:07:06    473s] /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/qrc.def.gz
[11/26 01:07:06    473s]  
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-142) : Command line arguments:
[11/26 01:07:06    473s] "-cmd"
[11/26 01:07:06    473s] "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/__qrc.qrc.cmd"
[11/26 01:07:06    473s] "-multi_cpu"
[11/26 01:07:06    473s] "12"
[11/26 01:07:06    473s] "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/qrc.def.gz"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -copy_port_to_obs = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option log_file = "qrc_527567_20251126_01:07:05.log"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option log_file -message_config_file = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option log_file -max_error_messages = "100"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option log_file -max_warning_messages = "10"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option log_file -max_info_messages = "1000"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option process_technology -technology_name = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option input_db -libgen_library_name = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option graybox -type = "obs"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option graybox -use_macro_density = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_setup -directory_name =
[11/26 01:07:06    473s] "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -units = "micron"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option user_comment = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[11/26 01:07:06    473s] "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/.qrctemp"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_setup -file_name = "I2CAndMemory"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -type spef -predefined_spef_cells_file = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option parasitic_reduction -enable_reduction = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option debug_log = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -type spef -subtype = "generic"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -type dspf -subtype = "none"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -type rcdb = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -hierarchy_delimiter = "/"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -busbit_delimiter = "[]"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -pin_delimiter = ":"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets_type = "no_pin one_pin
[11/26 01:07:06    473s] disconnected_pin multiple_partitions floating_resistors"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -layout_scale = "1.0"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_setup -file_max_size = "9223372036854775807"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option log_file -dump_options = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -output_unrouted_nets = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -escape_special_characters = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option parasitic_reduction -max_frequency = "1.0e+08"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_setup -compressed = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output setup   -max_message_in_shorts_file = "100"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option total_c_threshold = "5"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option parallel_options = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option metal_fill -enable_advanced_virtual_fill = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option metal_fill -type = "floating"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_conn_to_bump = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -lic_queue = "0"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -gds_file = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option density_check_method = "none"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option process_technology -technology_corner = "MIN_RC MAX_RC TYP_RC"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option process_technology -temperature = "-40 175 25"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -enable_layer_bias = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -map_eeq_to_master = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -match_res_cap = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -type spef -use_name_map = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -type spef -name_map_start_index = "0"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option distributed_processing -timeout = "300"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option distributed_processing -num_of_trials = "0"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -type dspf -add_cap_prefix = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -type oa = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -enable_sensitivity_extraction = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option report_details = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_x = "0.0"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_y = "0.0"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_pushdown_blockages = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_setup -compress_temporary_files = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -disable_instances = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -disable_subnodes = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports -dump_erosion_info = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_width_drawn = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_parameters_unscaled = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -add_explicit_vias = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_cap_layers = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option capacitance -ground_net = "0"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_temp_coeff = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_setup -write_coupled_decoupled_files = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -gds_top_cell = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option input_db -directory_name = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option binary_input = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option binary_output = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_setup -enable_ieee_sensitivity = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option input_db -bump_map_file = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -enable_bump_instance = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -enable_tsv_instance = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -enable_TSV_STA_Cc_model = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_bump_model = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_tsv_model = "none"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option eco_file = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option enable_ws_r_scaling = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option log_file -strict_error_reporting = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option log_file -report_outside_die_area_object = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option change_overhang_direction = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option ubump_subckt_file = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option tsv_subckt_file = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option output_setup -write_drc_violations = "false"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option log_file -max_drc_messages = "1000"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option LEF files =
[11/26 01:07:06    473s] "/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef
[11/26 01:07:06    473s] /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_D_CELLS_HD.lef
[11/26 01:07:06    473s] /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef
[11/26 01:07:06    473s] /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option DEF files =
[11/26 01:07:06    473s] "/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/qrc.def.gz"
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option GDSII files = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option SPICE files = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option ignored macros = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-143) : Option black macros = ""
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTHPY-253) : Extraction started at Wed Nov 26 01:07:06 2025.
[11/26 01:07:06    473s] 
[11/26 01:07:06    473s] INFO (EXTHPY-232) : Preprocessing stage started at Wed Nov 26 01:07:06 2025.
[11/26 01:07:07    473s] 
[11/26 01:07:07    473s] WARNING (EXTGRMP-103) : Maximum size of the process stack (stacksize) on host cn88.it.auth.gr is 99614720 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[11/26 01:07:07    473s] 
[11/26 01:07:08    473s] 
[11/26 01:07:08    473s] INFO (EXTGRMP-205) : Reading DEF file: /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/qrc.def.gz
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] INFO (EXTGRMP-338) : /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its definition. 
[11/26 01:07:09    473s] An error will be issued if its definition is required.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its definition. 
[11/26 01:07:09    473s] An error will be issued if its definition is required.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its definition. 
[11/26 01:07:09    473s] An error will be issued if its definition is required.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] INFO (EXTGRMP-338) : /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_D_CELLS_HD.lef
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] INFO (EXTGRMP-338) : /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] INFO (EXTGRMP-338) : /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its definition. 
[11/26 01:07:09    473s] An error will be issued if its definition is required.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its definition. 
[11/26 01:07:09    473s] An error will be issued if its definition is required.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-728) : Different version number exists for tech lef "/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef" with version 5.7 and macro lef "/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef" with version 5.4. 
[11/26 01:07:09    473s] Check for all macro lefs.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR00CDP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR00CP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR00DP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR00P macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR01CDP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR01CP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR01DP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR01P macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR04CDP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.
[11/26 01:07:09    473s] 
[11/26 01:07:09    473s] WARNING (EXTGRMP-782) : SYMMETRY definition is missing for APR04CP macro present in /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef file.
[11/26 01:07:10    473s] 
[11/26 01:07:10    473s] INFO (EXTGRMP-195) : Reading VIAS section.
[11/26 01:07:10    473s] 
[11/26 01:07:10    473s] INFO (EXTGRMP-195) : Reading NONDEFAULTRULES section.
[11/26 01:07:10    473s] 
[11/26 01:07:10    473s] INFO (EXTGRMP-195) : Reading COMPONENTS section.
[11/26 01:07:10    473s] 
[11/26 01:07:10    473s] INFO (EXTGRMP-195) : Reading PINS section.
[11/26 01:07:10    473s] 
[11/26 01:07:10    473s] INFO (EXTGRMP-195) : Reading NETS section.
[11/26 01:07:10    473s] 
[11/26 01:07:10    473s] INFO (EXTGRMP-195) : Reading SPECIALNETS section.
[11/26 01:07:10    473s] 
[11/26 01:07:10    473s] WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 97 macro definitions did not include any obstruction data in LEF. The first 10 macros are:
[11/26 01:07:10    473s]  ANTENNACELLN2HD ANTENNACELLNP2HD ANTENNACELLP2HD FCNE10HD FCNE11HD FCNE12HD FCNE13HD FCNE14HD FCNE15HD FCNE16HD
[11/26 01:07:10    473s] Check the library inputs and log files from library setup to determine whether there is a problem.
[11/26 01:07:10    473s] 
[11/26 01:07:10    473s] INFO (EXTGRMP-248) : METAL FILL data is  available in DEF file.
[11/26 01:07:10    473s] 
[11/26 01:07:10    473s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files.
[11/26 01:07:10    473s] 
[11/26 01:07:10    473s] INFO (EXTGRMP-195) : Reading FILLS section.
[11/26 01:07:11    473s] 
[11/26 01:07:11    473s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[11/26 01:07:11    473s]   DEF/GDS/OASIS/LEF file 
[11/26 01:07:11    473s]     does     contain MetalFill data. 
[11/26 01:07:11    473s]   Techfile  
[11/26 01:07:11    473s]     does     contain WEE data.     
[11/26 01:07:11    473s]     does NOT contain Erosion data t=f( density ) 
[11/26 01:07:11    473s]     does NOT contain R(w) data.    
[11/26 01:07:11    473s]     does NOT contain R(w, s) data.  
[11/26 01:07:11    473s]     does NOT contain TC(w) data.    
[11/26 01:07:11    473s]     does     contain T/B enlargement data. 
[11/26 01:07:11    473s]     does     contain Floating Metal Fill models. 
[11/26 01:07:11    473s]     does NOT contain WBE data.
[11/26 01:07:11    473s] 
[11/26 01:07:11    473s] INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.
[11/26 01:07:11    473s] 
[11/26 01:07:11    473s] INFO (EXTGRMP-802) : Summary of license(s) checkout :
[11/26 01:07:11    473s] 	6 of QTS300, 1 of QTS310
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[11/26 01:07:12    473s]  MetalFill        : floating 
[11/26 01:07:12    473s]  WEE Effects      : rc 
[11/26 01:07:12    473s]  Erosion Effects  : n/a t=f(density) 
[11/26 01:07:12    473s]  T/B Enlargements : ON 
[11/26 01:07:12    473s]  R(w) Effects     : n/a 
[11/26 01:07:12    473s]  R(w,s) Effects   : n/a 
[11/26 01:07:12    473s]  TC(w) Effects    : n/a 
[11/26 01:07:12    473s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTGRMP-211) : Reading geometric data from DEF file:
[11/26 01:07:12    473s] /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/qrc.def.gz
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    1%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    2%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    3%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    4%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    5%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    6%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    7%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    8%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    9%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    10%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    11%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    12%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    13%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    14%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    15%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    16%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    17%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    18%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    19%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    20%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    21%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    22%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    23%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    24%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    25%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    26%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    27%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    28%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    29%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    30%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    31%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    32%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    33%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    34%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    35%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    36%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    37%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    38%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    39%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    40%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    41%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    42%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    43%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    44%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    45%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    46%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    47%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    48%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    49%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    50%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    51%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    52%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    53%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    54%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    55%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    56%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    57%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    58%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    59%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    60%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    61%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    62%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    63%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    64%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    65%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    66%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    67%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    68%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    69%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    70%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    71%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    72%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    73%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    74%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    75%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    76%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    77%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    78%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    79%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    80%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    81%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    82%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    83%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    84%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    85%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    86%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    87%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    88%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    89%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    90%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    91%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    92%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    93%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    94%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    95%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    96%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    97%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    98%
[11/26 01:07:12    473s] 
[11/26 01:07:12    473s] INFO (EXTSNZ-156) :    99%
[11/26 01:07:13    473s] 
[11/26 01:07:13    473s] INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.
[11/26 01:07:14    473s] 
[11/26 01:07:14    473s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Nov 26 01:07:14 2025 with 12 CPU(s).
[11/26 01:07:14    473s] 
[11/26 01:07:14    473s] INFO (EXTHPY-247) : Preprocessing stage:
[11/26 01:07:14    473s]  Duration: 01:00:08, Max (Total) memory: 516 MB
[11/26 01:07:14    473s]  Max (CPU) memory: 760 MB, Max (CPU) time: 00:00:01
[11/26 01:07:14    473s] 
[11/26 01:07:14    473s] INFO (EXTHPY-173) : Capacitance extraction started at Wed Nov 26 01:07:14 2025.
[11/26 01:07:14    473s] 
[11/26 01:07:14    473s] INFO (EXTSNZ-168) : Total number of DEF Metal FILL shapes: 1211
[11/26 01:07:14    473s] 
[11/26 01:07:14    473s] Layer Name                    Fill Type           Fill Count          
[11/26 01:07:14    473s] met2                          Passive             374                 
[11/26 01:07:14    473s] met3                          Passive             473                 
[11/26 01:07:14    473s] met4                          Passive             228                 
[11/26 01:07:14    473s] mettp                         Passive             44                  
[11/26 01:07:14    473s] mettpl                        Passive             92
[11/26 01:07:14    473s] 
[11/26 01:07:14    473s] INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.
[11/26 01:07:14    473s] 
[11/26 01:07:14    473s] INFO (EXTHPY-102) : Processing of gray data completed successfully.
[11/26 01:07:14    473s] 
[11/26 01:07:14    473s] INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.
[11/26 01:07:14    473s] 
[11/26 01:07:14    473s] INFO (EXTHPY-103) : Extracting capacitance values.
[11/26 01:07:14    473s] 
[11/26 01:07:14    473s] INFO (EXTHPY-267) :  
[11/26 01:07:14    473s]  DESIGN                       : I2CAndMemory
[11/26 01:07:14    473s]  DEF/OA DIEAREA BBOX          : 0 0 321440 290080
[11/26 01:07:14    473s]  DEF/OA UNITS                 : 1000
[11/26 01:07:14    473s]  FINAL SCALE FACTOR           : 1
[11/26 01:07:14    473s]  
[11/26 01:07:14    473s]  ESTIMATED COMPRESSED DEF SIZE: 455481
[11/26 01:07:14    473s]  TILE SIZE                    : 50x50 squm
[11/26 01:07:14    473s]  TILE COUNT                   : 42
[11/26 01:07:14    473s]  CLUSTER SIZE                 : 253
[11/26 01:07:14    473s]  CAPDB PARTITIONS             : 64
[11/26 01:07:14    473s] 
[11/26 01:07:14    473s] INFO (EXTHPY-104) :    0%
[11/26 01:07:17    473s] 
[11/26 01:07:17    473s] INFO (EXTHPY-104) :    33%
[11/26 01:07:18    473s] 
[11/26 01:07:18    473s] INFO (EXTHPY-104) :    67%
[11/26 01:07:19    473s] 
[11/26 01:07:19    473s] INFO (EXTHPY-104) :    100%
[11/26 01:07:20    473s] 
[11/26 01:07:20    473s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Nov 26 01:07:20 2025 with 12 CPU(s).
[11/26 01:07:20    473s] 
[11/26 01:07:20    473s] INFO (EXTHPY-248) : Capacitance extraction:
[11/26 01:07:20    473s]  Duration: 01:00:06, Max (Total) memory: 1479 MB
[11/26 01:07:20    473s]  Max (CPU) memory: 896 MB, Max (CPU) time: 00:00:02
[11/26 01:07:20    473s] 
[11/26 01:07:20    473s] INFO (EXTHPY-175) : Output generation started at Wed Nov 26 01:07:20 2025.
[11/26 01:07:20    473s] 
[11/26 01:07:20    473s] INFO (EXTSNZ-156) :    0%
[11/26 01:07:21    473s] 
[11/26 01:07:21    473s] INFO (EXTHPY-176) : Output generation completed successfully at Wed Nov 26 01:07:21 2025 with 12 CPU(s).
[11/26 01:07:21    473s] 
[11/26 01:07:21    473s] INFO (EXTHPY-249) : Output generation:
[11/26 01:07:21    473s]  Duration: 01:00:01, Max (Total) memory: 1797 MB
[11/26 01:07:21    473s]  Max (CPU) memory: 867 MB, Max (CPU) time: 00:00:00
[11/26 01:07:21    473s] 
[11/26 01:07:21    473s] INFO (EXTHPY-143) : ---Summary of Stage Duration
[11/26 01:07:21    473s]  Preprocessing stage:
[11/26 01:07:21    473s]  Duration: 01:00:08, Max (Total) memory: 516 MB
[11/26 01:07:21    473s]  Max (CPU) memory: 760 MB, Max (CPU) time: 00:00:01
[11/26 01:07:21    473s]  Capacitance extraction:
[11/26 01:07:21    473s]  Duration: 01:00:06, Max (Total) memory: 1479 MB
[11/26 01:07:21    473s]  Max (CPU) memory: 896 MB, Max (CPU) time: 00:00:02
[11/26 01:07:21    473s]  Output generation:
[11/26 01:07:21    473s]  Duration: 01:00:01, Max (Total) memory: 1797 MB
[11/26 01:07:21    473s]  Max (CPU) memory: 867 MB, Max (CPU) time: 00:00:00
[11/26 01:07:23    473s] 
[11/26 01:07:23    473s] INFO (EXTHPY-254) : Extraction completed successfully at Wed Nov 26 01:07:23 2025.
[11/26 01:07:24    473s] 
[11/26 01:07:24    473s] Ending at 2025-Nov-26 01:07:24 (2025-Nov-25 23:07:24 GMT).
[11/26 01:07:24    473s] 
[11/26 01:07:24    473s]  Tool:                    Cadence Quantus Extraction 64-bit
[11/26 01:07:24    473s]  Version:                 21.1.1-s329 Fri Aug 27 18:14:20 PDT 2021
[11/26 01:07:24    473s]  IR Build No:             329 
[11/26 01:07:24    473s]  Techfile:                
[11/26 01:07:24    473s]     MIN_RC
[11/26 01:07:24    473s] /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/_qrc_techdir/MIN_RC/qrcTechFile
[11/26 01:07:24    473s] ; version: 15.2.7-s638
[11/26 01:07:24    473s]     MAX_RC
[11/26 01:07:24    473s] /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/_qrc_techdir/MAX_RC/qrcTechFile
[11/26 01:07:24    473s] ; version: 15.2.7-s638
[11/26 01:07:24    473s]     TYP_RC
[11/26 01:07:24    473s] /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/_qrc_techdir/TYP_RC/qrcTechFile
[11/26 01:07:24    473s] ; version: 15.2.7-s638 
[11/26 01:07:24    473s]  License(s) used:         6 of QTS300, 1 of QTS310 
[11/26 01:07:24    473s]  User Name:               paschalk
[11/26 01:07:24    473s]  Host Name:               cn88.it.auth.gr
[11/26 01:07:24    473s]  Host OS Release:         Linux 5.14.0-570.52.1.el9_6.x86_64
[11/26 01:07:24    473s]  Host OS Version:         #1 SMP PREEMPT_DYNAMIC Wed Oct 15 13:59:22 UTC
[11/26 01:07:24    473s] 2025
[11/26 01:07:24    473s]  CPU Model Name:          Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz
[11/26 01:07:24    473s]  L1d Cache:               384 KiB (12 instances)
[11/26 01:07:24    473s]  L1i Cache:               384 KiB (12 instances)
[11/26 01:07:24    473s]  L2 Cache:                12 MiB (12 instances)
[11/26 01:07:24    473s]  L3 Cache:                27.5 MiB (1 instance)
[11/26 01:07:24    473s]  Memory:                  46 GB
[11/26 01:07:24    473s]  Run duration:            00:00:03 CPU time, 00:00:18 clock time
[11/26 01:07:24    473s]  Max (Total) memory used: 1797 MB
[11/26 01:07:24    473s]  Max (CPU) memory used:   896 MB
[11/26 01:07:24    473s]  Max Temp-Directory used: 22 MB
[11/26 01:07:24    473s]  Nets/hour:               2308K nets/CPU-hr, 384K nets/clock-hr
[11/26 01:07:24    473s]  Design data:
[11/26 01:07:24    473s]     Components:           1866
[11/26 01:07:24    473s]     Phy components:       0
[11/26 01:07:24    473s]     Nets:                 1924
[11/26 01:07:24    473s]     Unconnected pins:     0
[11/26 01:07:24    473s]  Warning messages:        25
[11/26 01:07:24    473s]  Error messages:          0
[11/26 01:07:24    473s] 
[11/26 01:07:24    473s] Exit code 0.
[11/26 01:07:24    473s] Cadence Quantus Extraction completed successfully at 2025-Nov-26 01:07:24
[11/26 01:07:24    473s] (2025-Nov-25 23:07:24 GMT).
[11/26 01:07:25    492s] *** qrc completed. ***
[11/26 01:07:25    492s] QRC-ILM-RC-DEFAULT: 'read_parasitics -starN -extended -rc_corner MIN_RC /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MIN_RC_-40.spef.gz -rc_corner MAX_RC /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MAX_RC_175.spef.gz -rc_corner TYP_RC /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_TYP_RC_25.spef.gz'...
[11/26 01:07:25    492s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 6848.953M)
[11/26 01:07:25    492s] Following parasitics specified for RC corner MIN_RC:
[11/26 01:07:25    492s] 	/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MIN_RC_-40.spef.gz (spef)
[11/26 01:07:25    492s] Following parasitics specified for RC corner MAX_RC:
[11/26 01:07:25    492s] 	/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MAX_RC_175.spef.gz (spef)
[11/26 01:07:25    492s] Following parasitics specified for RC corner TYP_RC:
[11/26 01:07:25    492s] 	/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_TYP_RC_25.spef.gz (spef)
[11/26 01:07:25    492s] 		Cell I2CAndMemory has spef /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MAX_RC_175.spef.gz specified
[11/26 01:07:26    492s] 		Cell I2CAndMemory has spef /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_TYP_RC_25.spef.gz specified
[11/26 01:07:26    492s] 		Cell I2CAndMemory has spef /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MIN_RC_-40.spef.gz specified
[11/26 01:07:26    492s] spefIn Option :  /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MAX_RC_175.spef.gz  -rc_corner MAX_RC -starN -extended 
[11/26 01:07:26    492s] Spef available for 1 corner(s) but not available for 2 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[11/26 01:07:26    492s] spefIn Option :  /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_TYP_RC_25.spef.gz  -rc_corner TYP_RC -starN -extended 
[11/26 01:07:26    492s] Spef available for 2 corner(s) but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[11/26 01:07:26    492s] spefIn Option :  /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MIN_RC_-40.spef.gz  -rc_corner MIN_RC -starN -extended 
[11/26 01:07:26    492s] Start spef parsing (MEM=6848.95).
[11/26 01:07:26    492s] Number of corners: 3
[11/26 01:07:26    492s] Number of parallel threads processing the nets is: 12
[11/26 01:07:26    492s] Maximum backlog used in parser: 50.
[11/26 01:07:26    492s] Reading multiple SPEF files in parallel.
[11/26 01:07:26    492s] RCDB /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_5FA2Ql.rcdb.d/I2CAndMemory.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 6849.0M)
[11/26 01:07:26    492s] Creating parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_5FA2Ql.rcdb.d/I2CAndMemory.rcdb.d' for storing RC.
[11/26 01:07:27    492s] SPEF file /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MAX_RC_175.spef.gz.
[11/26 01:07:27    492s] Number of Resistors     : 20391
[11/26 01:07:27    492s] Number of Ground Caps   : 19179
[11/26 01:07:27    492s] Number of Coupling Caps : 13576
[11/26 01:07:27    492s] 
[11/26 01:07:27    492s] SPEF file /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_MIN_RC_-40.spef.gz.
[11/26 01:07:27    492s] Number of Resistors     : 20391
[11/26 01:07:27    492s] Number of Ground Caps   : 19230
[11/26 01:07:27    492s] Number of Coupling Caps : 5832
[11/26 01:07:27    492s] 
[11/26 01:07:27    492s] SPEF file /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/tmp_qrc_xGFvI4/I2CAndMemory_TYP_RC_25.spef.gz.
[11/26 01:07:27    492s] Number of Resistors     : 20391
[11/26 01:07:27    492s] Number of Ground Caps   : 19198
[11/26 01:07:27    492s] Number of Coupling Caps : 8574
[11/26 01:07:27    492s] 
[11/26 01:07:27    492s] RCDB /tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_5FA2Ql.rcdb.d/I2CAndMemory.rcdb.d Creation Completed (CPU Time= 0:00:00.5  MEM= 6873.0M)
[11/26 01:07:27    492s] End spef parsing (MEM=6704.95 CPU=0:00:00.6 REAL=0:00:01.0).
[11/26 01:07:27    492s] Spef for RC Corner 'MAX_RC' was previously specified. Dropping the previous specification.
[11/26 01:07:27    492s] Spef for RC Corner 'TYP_RC' was previously specified. Dropping the previous specification.
[11/26 01:07:27    492s] Spef for RC Corner 'MIN_RC' was previously specified. Dropping the previous specification.
[11/26 01:07:27    492s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_5FA2Ql.rcdb.d/I2CAndMemory.rcdb.d' for reading (mem: 6704.953M)
[11/26 01:07:27    492s] Cell I2CAndMemory, hinst 
[11/26 01:07:27    492s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_5FA2Ql.rcdb.d/I2CAndMemory.rcdb.d': 0 access done (mem: 6768.953M)
[11/26 01:07:27    492s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=6704.953M)
[11/26 01:07:27    492s] Opening parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_JhMFEk.rcdb.d/I2CAndMemory.rcdb.d' for reading (mem: 6704.953M)
[11/26 01:07:27    493s] Closing parasitic data file '/tmp/innovus_temp_527567_cn88.it.auth.gr_paschalk_XuQCYr/I2CAndMemory_527567_JhMFEk.rcdb.d/I2CAndMemory.rcdb.d': 0 access done (mem: 6704.953M)
[11/26 01:07:27    493s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=6704.953M)
[11/26 01:07:27    493s] Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:02.0 mem: 6704.953M)
[11/26 01:07:27    493s] <CMD> signoffTimeDesign -noEcoDB -reportOnly -outDir /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports/
[11/26 01:07:27    493s] *info: Tempus executable from /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/SSV/bin
[11/26 01:07:30    493s] extRC: Writing out RCDB for Signoff-ECO
[11/26 01:07:30    493s] 
[11/26 01:07:30    493s] *info: Starting servers to calculate signoff timing ... : (mem=6705.0M)
[11/26 01:07:30    493s] 
[11/26 01:07:32    494s] Started resource monitoring for client processes; see ./host-monitor.log for details.
[11/26 01:07:32    494s] ** Info: Forcing to spawn 3 remote hosts in DMMMC distribution. EDP remoteHost 4 settings has been overridden.
[11/26 01:07:33    494s] 3 more Tempus_Timing_Signoff_XL 21.1 license (total 3 copies) checkout succeeded.
[11/26 01:07:33    494s] EDP: start server on cn88.it.auth.gr:36881
[11/26 01:07:54    495s] Connected to cn88.it.auth.gr 56479 2 ( PID=561623 ). Wait time was 21 seconds
[11/26 01:07:54    495s] Connected to cn88.it.auth.gr 56893 1 ( PID=561613 ). Wait time was 21 seconds
[11/26 01:07:54    495s] Connected to cn88.it.auth.gr 35187 0 ( PID=561605 ). Wait time was 21 seconds
[11/26 01:07:55    495s] Refer to client logfile '/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports//.seco.527567.010730.out/527567_2.log' for client initialization.
[11/26 01:07:55    495s] Refer to client logfile '/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports//.seco.527567.010730.out/527567_0.log' for client initialization.
[11/26 01:07:55    495s] Refer to client logfile '/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports//.seco.527567.010730.out/527567_1.log' for client initialization.
[11/26 01:08:06    496s] Batch mode processing for view/jobset 'PVT_1_80_V_BC_VIEW' finished successfully. Refer to client logfile '/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports//.seco.527567.010730.out/527567_2.log' for details. Number of views/jobsets remaining for further analysis is '2'.
[11/26 01:08:06    496s] Batch mode processing for view/jobset 'PVT_1_80_V_WC_VIEW' finished successfully. Refer to client logfile '/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports//.seco.527567.010730.out/527567_0.log' for details. Number of views/jobsets remaining for further analysis is '1'.
[11/26 01:08:06    496s] Batch mode processing for view/jobset 'PVT_1_80_V_TYP_VIEW' finished successfully. Refer to client logfile '/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Sign_Off_Timing_Reports//.seco.527567.010730.out/527567_1.log' for details. Number of views/jobsets remaining for further analysis is '0'.
[11/26 01:08:07    496s] Distributed processing is complete.
[11/26 01:08:07    496s] 
[11/26 01:08:07    496s] *info: Finished calculating signoff timing: (totcpu=0:00:03.3, real=0:00:37.0, totCommandReal=0:00:40.0, mem=6708.9M) 
[11/26 01:08:07    496s] 
[11/26 01:08:07    496s] 
[11/26 01:08:07    496s] *info: Start generating timing report ... : (mem=6708.9M)
[11/26 01:08:07    496s] 
[11/26 01:08:07    496s] ----------------------------------------------------------------------------------
[11/26 01:08:07    496s]                       signoffTimeDesign Summary
[11/26 01:08:07    496s] ----------------------------------------------------------------------------------
[11/26 01:08:07    496s] 
[11/26 01:08:07    496s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[11/26 01:08:07    496s] |     Setup mode     |   all     | reg2reg   |  in2reg   | reg2out   |  in2out   |
[11/26 01:08:07    496s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[11/26 01:08:07    496s] |           WNS (ns):|    45.016 |    45.016 |    59.477 |   118.050 |       N/A |
[11/26 01:08:07    496s] |           TNS (ns):|     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
[11/26 01:08:07    496s] |    Violating Paths:|         0 |         0 |         0 |         0 |         0 |
[11/26 01:08:07    496s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[11/26 01:08:07    496s] |PVT_1_80_V_WC_VIEW  |    45.016 |    45.016 |    59.477 |   118.050 |       N/A |
[11/26 01:08:07    496s] |                    |     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
[11/26 01:08:07    496s] |                    |         0 |         0 |         0 |         0 |         0 |
[11/26 01:08:07    496s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[11/26 01:08:07    496s] |PVT_1_80_V_TYP_VIEW |    51.911 |    51.911 |    61.760 |   119.967 |       N/A |
[11/26 01:08:07    496s] |                    |     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
[11/26 01:08:07    496s] |                    |         0 |         0 |         0 |         0 |         0 |
[11/26 01:08:07    496s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[11/26 01:08:07    496s] 
[11/26 01:08:07    496s] +----------------+-------------------------------+-------------------------------+
[11/26 01:08:07    496s] |                |         Signal nets           |            Clock nets         |
[11/26 01:08:07    496s] |    DRVs        +------------------+------------+------------------+------------+
[11/26 01:08:07    496s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  | Worst Vio  |
[11/26 01:08:07    496s] +----------------+------------------+------------+------------------+------------+
[11/26 01:08:07    496s] |   max_cap      |      0 (      0) |          0 |      0 (      0) |          0 |
[11/26 01:08:07    496s] |   max_tran     |      0 (      0) |          0 |      0 (      0) |          0 |
[11/26 01:08:07    496s] |   max_fanout   |      0 (      0) |          0 |      0 (      0) |          0 |
[11/26 01:08:07    496s] +----------------+------------------+------------+------------------+------------+
[11/26 01:08:07    496s] 
[11/26 01:08:07    496s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[11/26 01:08:07    496s] |      Hold mode     |   all     | reg2reg   |  in2reg   | reg2out   |  in2out   |
[11/26 01:08:07    496s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[11/26 01:08:07    496s] |           WNS (ns):|     0.040 |     0.349 |     0.040 |     1.318 |       N/A |
[11/26 01:08:07    496s] |           TNS (ns):|     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
[11/26 01:08:07    496s] |    Violating Paths:|         0 |         0 |         0 |         0 |         0 |
[11/26 01:08:07    496s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[11/26 01:08:07    496s] |PVT_1_80_V_BC_VIEW  |     0.290 |     0.479 |     0.290 |     1.318 |       N/A |
[11/26 01:08:07    496s] |                    |     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
[11/26 01:08:07    496s] |                    |         0 |         0 |         0 |         0 |         0 |
[11/26 01:08:07    496s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[11/26 01:08:07    496s] |PVT_1_80_V_TYP_VIEW |     0.040 |     0.349 |     0.040 |     1.547 |       N/A |
[11/26 01:08:07    496s] |                    |     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
[11/26 01:08:07    496s] |                    |         0 |         0 |         0 |         0 |         0 |
[11/26 01:08:07    496s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[11/26 01:08:07    496s] 
[11/26 01:08:07    496s] 
[11/26 01:08:07    496s] *info: End generating timing report: (totcpu=0:00:00.0, real=0:00:00.0, totCommandReal=0:00:40.0, mem=6740.9M) 
[11/26 01:08:07    496s] 
[11/26 01:08:37    498s] 
[11/26 01:08:37    498s] *** Memory Usage v#1 (Current mem = 6740.891M, initial mem = 483.848M) ***
[11/26 01:08:37    498s] 
[11/26 01:08:37    498s] *** Summary of all messages that are not suppressed in this session:
[11/26 01:08:37    498s] Severity  ID               Count  Summary                                  
[11/26 01:08:37    498s] WARNING   IMPLF-200          376  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/26 01:08:37    498s] WARNING   IMPLF-201          364  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/26 01:08:37    498s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/26 01:08:37    498s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/26 01:08:37    498s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/26 01:08:37    498s] WARNING   IMPEXT-1285          1  The data for incremental IQuantus extrac...
[11/26 01:08:37    498s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[11/26 01:08:37    498s] WARNING   IMPEXT-6140          9  The RC table is not interpolated for wir...
[11/26 01:08:37    498s] WARNING   IMPVFG-1198          1  The number of CPUs requested %d is large...
[11/26 01:08:37    498s] WARNING   IMPMF-129            1  Layer [%d] has smaller max_width(%d) tha...
[11/26 01:08:37    498s] WARNING   IMPMF-139            1  Layer [%d] Active spacing(%d) should be ...
[11/26 01:08:37    498s] WARNING   IMPMF-5043           1  Layer [%d] has smaller min_length(%d) th...
[11/26 01:08:37    498s] WARNING   IMPMF-126            1  Layer [%d] has smaller min_width(%d) tha...
[11/26 01:08:37    498s] WARNING   IMPPP-4055           1  The run time of addStripe will degrade w...
[11/26 01:08:37    498s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/26 01:08:37    498s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[11/26 01:08:37    498s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[11/26 01:08:37    498s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/26 01:08:37    498s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/26 01:08:37    498s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[11/26 01:08:37    498s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[11/26 01:08:37    498s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[11/26 01:08:37    498s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/26 01:08:37    498s] WARNING   IMPPSP-1003         14  Found use of '%s'. This will continue to...
[11/26 01:08:37    498s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/26 01:08:37    498s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/26 01:08:37    498s] WARNING   TCLCMD-1461          6  Skipped unsupported command: %s          
[11/26 01:08:37    498s] *** Message Summary: 801 warning(s), 0 error(s)
[11/26 01:08:37    498s] 
[11/26 01:08:37    498s] --- Ending "Innovus" (totcpu=0:08:19, real=0:07:27, mem=6740.9M) ---
