{"Source Block": ["hdl/library/jesd204/axi_jesd204_tx/jesd204_up_tx.v@110:152@HdlStmProcess", "  .out_event(core_ctrl_manual_sync_request)\n);\n\ninteger i;\n\nalways @(*) begin\n  case (up_raddr)\n  /* JESD TX configuration */\n  12'h090: up_rdata = {\n    /* 03-31 */ 29'h00, /* Reserved for future additions */\n    /*    02 */ up_cfg_skip_ilas, /* Don't send ILAS, go directly from CGS to DATA */\n    /*    01 */ up_cfg_continuous_ilas, /* Continuously send ILAS sequence */\n    /*    00 */ up_cfg_continuous_cgs /* Continuously send CGS characters */\n  };\n  12'h091: up_rdata = {\n    /* 08-31 */ 24'h00, /* Reserved for future additions */\n    /* 00-07 */ up_cfg_mframes_per_ilas /* Number of multiframes send during the ILAS */\n  };\n\n  /* JESD TX status */\n  12'ha0: up_rdata = {\n    /* 12-31 */ 20'h00, /* Reserved for future additions */\n    /* 04-11 */ up_status_sync, /* Raw value of the SYNC pin */\n    /* 02-03 */ 2'b0, /* Reserved fo future extension of the status_state field */\n    /* 00-01 */ up_status_state /* State of the internal state machine (0=CGS, 1=ILAS, 2=DATA) */\n  };\n  default: begin\n    if (up_raddr[10:3] >= ('h300/32) &&\n        up_raddr[10:3] < (('h300/32) + NUM_LANES) &&\n      up_raddr[2] == 1'b1) begin\n      up_rdata = up_cfg_ilas_data[up_raddr[5:3]][up_raddr[1:0]];\n    end else begin\n       up_rdata = 32'h00000000;\n    end\n  end\n  endcase\n\nend\n\nalways @(posedge up_clk) begin\n  if (up_reset == 1'b1) begin\n    up_cfg_skip_ilas <= 1'b0;\n    up_cfg_continuous_ilas <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[115, "always @(*) begin\n"], [116, "  case (up_raddr)\n"], [117, "  /* JESD TX configuration */\n"], [118, "  12'h090: up_rdata = {\n"], [119, "    /* 03-31 */ 29'h00, /* Reserved for future additions */\n"], [120, "    /*    02 */ up_cfg_skip_ilas, /* Don't send ILAS, go directly from CGS to DATA */\n"], [121, "    /*    01 */ up_cfg_continuous_ilas, /* Continuously send ILAS sequence */\n"], [122, "    /*    00 */ up_cfg_continuous_cgs /* Continuously send CGS characters */\n"], [123, "  };\n"], [124, "  12'h091: up_rdata = {\n"], [125, "    /* 08-31 */ 24'h00, /* Reserved for future additions */\n"], [126, "    /* 00-07 */ up_cfg_mframes_per_ilas /* Number of multiframes send during the ILAS */\n"], [127, "  };\n"], [129, "  /* JESD TX status */\n"], [130, "  12'ha0: up_rdata = {\n"], [131, "    /* 12-31 */ 20'h00, /* Reserved for future additions */\n"], [132, "    /* 04-11 */ up_status_sync, /* Raw value of the SYNC pin */\n"], [133, "    /* 02-03 */ 2'b0, /* Reserved fo future extension of the status_state field */\n"], [134, "    /* 00-01 */ up_status_state /* State of the internal state machine (0=CGS, 1=ILAS, 2=DATA) */\n"], [135, "  };\n"], [136, "  default: begin\n"], [137, "    if (up_raddr[10:3] >= ('h300/32) &&\n"], [138, "        up_raddr[10:3] < (('h300/32) + NUM_LANES) &&\n"], [139, "      up_raddr[2] == 1'b1) begin\n"], [140, "      up_rdata = up_cfg_ilas_data[up_raddr[5:3]][up_raddr[1:0]];\n"], [141, "    end else begin\n"], [142, "       up_rdata = 32'h00000000;\n"], [144, "  end\n"], [145, "  endcase\n"], [147, "end\n"]], "Add": [[127, "  always @(*) begin\n"], [127, "    case (up_raddr)\n"], [127, "    /* JESD TX configuration */\n"], [127, "    12'h090: up_rdata = {\n"], [127, "      /* 03-31 */ 29'h00, /* Reserved for future additions */\n"], [127, "      /*    02 */ up_cfg_skip_ilas, /* Don't send ILAS, go directly from CGS to DATA */\n"], [127, "      /*    01 */ up_cfg_continuous_ilas, /* Continuously send ILAS sequence */\n"], [127, "      /*    00 */ up_cfg_continuous_cgs /* Continuously send CGS characters */\n"], [127, "    };\n"], [127, "    12'h091: up_rdata = {\n"], [127, "      /* 08-31 */ 24'h00, /* Reserved for future additions */\n"], [127, "      /* 00-07 */ up_cfg_mframes_per_ilas /* Number of multiframes send during the ILAS */\n"], [127, "    };\n"], [142, "    /* JESD TX status */\n"], [142, "    12'ha0: up_rdata = {\n"], [142, "      /* 12-31 */ 20'h00, /* Reserved for future additions */\n"], [142, "      /* 04-11 */ up_status_sync, /* Raw value of the SYNC pin */\n"], [142, "      /* 02-03 */ 2'b0, /* Reserved fo future extension of the status_state field */\n"], [142, "      /* 00-01 */ up_status_state /* State of the internal state machine (0=CGS, 1=ILAS, 2=DATA) */\n"], [142, "    };\n"], [142, "    default: begin\n"], [142, "      if (up_raddr[10:3] >= ('h300/32) &&\n"], [142, "          up_raddr[10:3] < (('h300/32) + NUM_LANES) &&\n"], [142, "        up_raddr[2] == 1'b1) begin\n"], [142, "        up_rdata = up_cfg_ilas_data[up_raddr[5:3]][up_raddr[1:0]];\n"], [142, "      end else begin\n"], [142, "         up_rdata = 32'h00000000;\n"], [142, "      end\n"], [145, "    endcase\n"], [147, "  end\n"]]}}