// Seed: 1945003264
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    output tri0 id_4,
    output logic id_5
);
  assign module_1.id_3 = 0;
  assign id_4 = id_1++ - -1;
  wire id_7;
  ;
  initial begin : LABEL_0
    id_5 = id_3;
  end
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input supply1 id_2,
    input tri1 id_3,
    inout supply1 id_4,
    input uwire id_5,
    input wire id_6,
    inout uwire id_7
);
  wire id_9;
  ;
  always @(1'b0 or 1) begin : LABEL_0
    id_1 = -1;
  end
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_0,
      id_4,
      id_1
  );
endmodule
