{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490137255384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490137255387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 21 19:00:55 2017 " "Processing started: Tue Mar 21 19:00:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490137255387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490137255387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490137255387 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1490137255722 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final mar14_7_44pm.v(2) " "Verilog HDL Declaration warning at mar14_7_44pm.v(2): \"final\" is SystemVerilog-2005 keyword" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1490137263568 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mar14_7_44pm.v(84) " "Verilog HDL information at mar14_7_44pm.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1490137263569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mar14_7_44pm.v(123) " "Verilog HDL information at mar14_7_44pm.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1490137263569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mar14_7_44pm.v(131) " "Verilog HDL information at mar14_7_44pm.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1490137263569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mar14_7_44pm.v(185) " "Verilog HDL information at mar14_7_44pm.v(185): always construct contains both blocking and non-blocking assignments" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 185 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1490137263569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mar14_7_44pm.v(190) " "Verilog HDL information at mar14_7_44pm.v(190): always construct contains both blocking and non-blocking assignments" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 190 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1490137263569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mar14_7_44pm.v(192) " "Verilog HDL information at mar14_7_44pm.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1490137263569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "update UPDATE mar14_7_44pm.v(68) " "Verilog HDL Declaration information at mar14_7_44pm.v(68): object \"update\" differs only in case from object \"UPDATE\" in the same scope" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1490137263569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar14_7_44pm.v 8 8 " "Found 8 design units, including 8 entities, in source file mar14_7_44pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490137263572 ""} { "Info" "ISGN_ENTITY_NAME" "2 start " "Found entity 2: start" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490137263572 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_reduce " "Found entity 3: clk_reduce" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490137263572 ""} { "Info" "ISGN_ENTITY_NAME" "4 VGA_gen " "Found entity 4: VGA_gen" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490137263572 ""} { "Info" "ISGN_ENTITY_NAME" "5 appleLocation " "Found entity 5: appleLocation" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490137263572 ""} { "Info" "ISGN_ENTITY_NAME" "6 randomGrid " "Found entity 6: randomGrid" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490137263572 ""} { "Info" "ISGN_ENTITY_NAME" "7 kbInput " "Found entity 7: kbInput" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490137263572 ""} { "Info" "ISGN_ENTITY_NAME" "8 updateClk " "Found entity 8: updateClk" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490137263572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490137263572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490137263656 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maxSize mar14_7_44pm.v(32) " "Verilog HDL or VHDL warning at mar14_7_44pm.v(32): object \"maxSize\" assigned a value but never read" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490137263658 "|final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:go " "Elaborating entity \"start\" for hierarchy \"start:go\"" {  } { { "mar14_7_44pm.v" "go" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490137263675 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maxSize mar14_7_44pm.v(69) " "Verilog HDL or VHDL warning at mar14_7_44pm.v(69): object \"maxSize\" assigned a value but never read" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490137263677 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mar14_7_44pm.v(144) " "Verilog HDL assignment warning at mar14_7_44pm.v(144): truncated value with size 32 to match size of target (9)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490137263724 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mar14_7_44pm.v(145) " "Verilog HDL assignment warning at mar14_7_44pm.v(145): truncated value with size 32 to match size of target (10)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490137263724 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mar14_7_44pm.v(146) " "Verilog HDL assignment warning at mar14_7_44pm.v(146): truncated value with size 32 to match size of target (9)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490137263724 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mar14_7_44pm.v(147) " "Verilog HDL assignment warning at mar14_7_44pm.v(147): truncated value with size 32 to match size of target (10)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490137263724 "|final|start:go"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mar14_7_44pm.v(143) " "Verilog HDL Case Statement information at mar14_7_44pm.v(143): all case item expressions in this case statement are onehot" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 143 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1490137263725 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mar14_7_44pm.v(186) " "Verilog HDL assignment warning at mar14_7_44pm.v(186): truncated value with size 32 to match size of target (7)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490137263802 "|final|start:go"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "snakeX\[0\]\[0\] 0 mar14_7_44pm.v(62) " "Net \"snakeX\[0\]\[0\]\" at mar14_7_44pm.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1490137263835 "|final|start:go"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "snakeY\[0\]\[0\] 0 mar14_7_44pm.v(63) " "Net \"snakeY\[0\]\[0\]\" at mar14_7_44pm.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1490137263835 "|final|start:go"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_reduce start:go\|clk_reduce:reduce1 " "Elaborating entity \"clk_reduce\" for hierarchy \"start:go\|clk_reduce:reduce1\"" {  } { { "mar14_7_44pm.v" "reduce1" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490137264240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_gen start:go\|VGA_gen:gen1 " "Elaborating entity \"VGA_gen\" for hierarchy \"start:go\|VGA_gen:gen1\"" {  } { { "mar14_7_44pm.v" "gen1" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490137264252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mar14_7_44pm.v(268) " "Verilog HDL assignment warning at mar14_7_44pm.v(268): truncated value with size 32 to match size of target (10)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490137264253 "|final|start:go|VGA_gen:gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mar14_7_44pm.v(279) " "Verilog HDL assignment warning at mar14_7_44pm.v(279): truncated value with size 32 to match size of target (10)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490137264253 "|final|start:go|VGA_gen:gen1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomGrid start:go\|randomGrid:rand1 " "Elaborating entity \"randomGrid\" for hierarchy \"start:go\|randomGrid:rand1\"" {  } { { "mar14_7_44pm.v" "rand1" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490137264268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mar14_7_44pm.v(332) " "Verilog HDL assignment warning at mar14_7_44pm.v(332): truncated value with size 32 to match size of target (6)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490137264268 "|final|start:go|randomGrid:rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mar14_7_44pm.v(334) " "Verilog HDL assignment warning at mar14_7_44pm.v(334): truncated value with size 32 to match size of target (6)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490137264268 "|final|start:go|randomGrid:rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mar14_7_44pm.v(342) " "Verilog HDL assignment warning at mar14_7_44pm.v(342): truncated value with size 32 to match size of target (10)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490137264269 "|final|start:go|randomGrid:rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mar14_7_44pm.v(352) " "Verilog HDL assignment warning at mar14_7_44pm.v(352): truncated value with size 32 to match size of target (9)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490137264269 "|final|start:go|randomGrid:rand1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbInput start:go\|kbInput:kbIn " "Elaborating entity \"kbInput\" for hierarchy \"start:go\|kbInput:kbIn\"" {  } { { "mar14_7_44pm.v" "kbIn" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490137264282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recordNext mar14_7_44pm.v(366) " "Verilog HDL or VHDL warning at mar14_7_44pm.v(366): object \"recordNext\" assigned a value but never read" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490137264282 "|final|start:go|kbInput:kbIn"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count mar14_7_44pm.v(367) " "Verilog HDL or VHDL warning at mar14_7_44pm.v(367): object \"count\" assigned a value but never read" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 367 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490137264282 "|final|start:go|kbInput:kbIn"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mar14_7_44pm.v(384) " "Verilog HDL Case Statement information at mar14_7_44pm.v(384): all case item expressions in this case statement are onehot" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 384 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1490137264283 "|final|start:go|kbInput:kbIn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updateClk start:go\|updateClk:UPDATE " "Elaborating entity \"updateClk\" for hierarchy \"start:go\|updateClk:UPDATE\"" {  } { { "mar14_7_44pm.v" "UPDATE" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490137264296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 mar14_7_44pm.v(432) " "Verilog HDL assignment warning at mar14_7_44pm.v(432): truncated value with size 32 to match size of target (22)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490137264296 "|final|start:go|updateClk:UPDATE"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1490137273198 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490137277585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cmshome/shahid41/Desktop/final/output_files/final.map.smsg " "Generated suppressed messages file /cmshome/shahid41/Desktop/final/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490137277768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490137278454 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490137278454 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/shahid41/Desktop/final/mar14_7_44pm.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490137278935 "|final|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1490137278935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10286 " "Implemented 10286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490137278936 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490137278936 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10234 " "Implemented 10234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490137278936 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490137278936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1289 " "Peak virtual memory: 1289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490137278973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 21 19:01:18 2017 " "Processing ended: Tue Mar 21 19:01:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490137278973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490137278973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490137278973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490137278973 ""}
