project open /eecs/home/mattg77/3201/lab5
# Loading project lab5
vsim work.test1_tb
# vsim work.test1_tb 
# Start time: 14:19:44 on Nov 28,2025
# Loading work.test1_tb
# Loading work.test1
add wave  \
sim:/test1_tb/a \
sim:/test1_tb/b \
sim:/test1_tb/c \
sim:/test1_tb/x \
sim:/test1_tb/y
run 200 ns
# All outputs are zero
# ** Note: $finish    : /eecs/home/mattg77/3201/test1_tb.v(32)
#    Time: 180 ns  Iteration: 0  Instance: /test1_tb
# 1
# Break in Module test1_tb at /eecs/home/mattg77/3201/test1_tb.v line 32
vsim work.test2_tb
# End time: 14:20:45 on Nov 28,2025, Elapsed time: 0:01:01
# Errors: 0, Warnings: 1
# vsim work.test2_tb 
# Start time: 14:20:45 on Nov 28,2025
# Loading work.test2_tb
# Loading work.test2
add wave  \
sim:/test2_tb/clk \
sim:/test2_tb/a
add wave  \
sim:/test2_tb/clk \
sim:/test2_tb/a \
sim:/test2_tb/r
run 600 ns
# All outputs are zero at time 10000, r = 0000
# All outputs are zero at time 210000, r = 0000
# All outputs are zero at time 410000, r = 0000
# ** Note: $finish    : /eecs/home/mattg77/3201/test2_tb.v(28)
#    Time: 500 ns  Iteration: 0  Instance: /test2_tb
# 1
# Break in Module test2_tb at /eecs/home/mattg77/3201/test2_tb.v line 28
# Load canceled
quit -sim
# End time: 14:21:41 on Nov 28,2025, Elapsed time: 0:00:56
# Errors: 0, Warnings: 1
vsim work.test2_tb
# vsim work.test2_tb 
# Start time: 14:21:47 on Nov 28,2025
# Loading work.test2_tb
# Loading work.test2
add wave  \
sim:/test2_tb/clk \
sim:/test2_tb/a
run 600 ns
# All outputs are zero at time 10000, r = 0000
# All outputs are zero at time 210000, r = 0000
# All outputs are zero at time 410000, r = 0000
# ** Note: $finish    : /eecs/home/mattg77/3201/test2_tb.v(28)
#    Time: 500 ns  Iteration: 0  Instance: /test2_tb
# 1
# Break in Module test2_tb at /eecs/home/mattg77/3201/test2_tb.v line 28
add wave  \
sim:/test2_tb/r
quit -sim
# End time: 14:22:32 on Nov 28,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 1
vsim work.test2_tb
# vsim work.test2_tb 
# Start time: 14:26:40 on Nov 28,2025
# Loading work.test2_tb
# Loading work.test2
add wave  \
sim:/test2_tb/clk \
sim:/test2_tb/a \
sim:/test2_tb/r
run 600 ns
# All outputs are zero at time 10000, r = 0000
# All outputs are zero at time 210000, r = 0000
# All outputs are zero at time 410000, r = 0000
# ** Note: $finish    : /eecs/home/mattg77/3201/test2_tb.v(28)
#    Time: 500 ns  Iteration: 0  Instance: /test2_tb
# 1
# Break in Module test2_tb at /eecs/home/mattg77/3201/test2_tb.v line 28
quit -sim
# End time: 14:27:43 on Nov 28,2025, Elapsed time: 0:01:03
# Errors: 0, Warnings: 1
vsim work.test2_tb
# vsim work.test2_tb 
# Start time: 14:27:48 on Nov 28,2025
# Loading work.test2_tb
# Loading work.test2
add wave  \
sim:/test2_tb/clk \
sim:/test2_tb/a
run 600 ns
# All outputs are zero at time 10000, r = 0000
# All outputs are zero at time 210000, r = 0000
# All outputs are zero at time 410000, r = 0000
# ** Note: $finish    : /eecs/home/mattg77/3201/test2_tb.v(28)
#    Time: 500 ns  Iteration: 0  Instance: /test2_tb
# 1
# Break in Module test2_tb at /eecs/home/mattg77/3201/test2_tb.v line 28
quit -sim
# End time: 14:30:38 on Nov 28,2025, Elapsed time: 0:02:50
# Errors: 0, Warnings: 1
