Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 25 17:59:09 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Testing_IP_control_sets_placed.rpt
| Design       : Testing_IP
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      5 |            2 |
|      7 |            2 |
|     11 |            1 |
|     12 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |              19 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------------------------------+--------------------+------------------+----------------+
|      Clock Signal      |                       Enable Signal                      |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------+----------------------------------------------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG         |                                                          |                    |                1 |              1 |
|  clk_IBUF_BUFG         |                                                          | data_ready_W       |                1 |              2 |
|  clk_IBUF_BUFG         | Simon_DUT/INST_SERIAL_CNT/E[0]                           | Simon_DUT/lfsr_rst |                1 |              2 |
|  Simon_DUT/lfsr_change | Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]_0[0] | Simon_DUT/lfsr_rst |                1 |              5 |
|  clk_IBUF_BUFG         | Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]_0[0] | Simon_DUT/lfsr_rst |                2 |              5 |
|  clk_IBUF_BUFG         |                                                          | rst_IBUF           |                2 |              7 |
|  clk_IBUF_BUFG         | INST_CNT/cnt_ce_W                                        | INST_CNT/cnt_rst_W |                2 |              7 |
|  clk_IBUF_BUFG         | Simon_DUT/INST_lfsr/IS_ce                                |                    |                5 |             11 |
|  clk_IBUF_BUFG         | Simon_DUT/INST_lfsr/temp_reg_reg[0]                      |                    |                4 |             12 |
+------------------------+----------------------------------------------------------+--------------------+------------------+----------------+


