0.7
2020.2
Nov 14 2025
19:37:27
F:/Uni/Y3/Embedded/assignment/assignment.sim/sim_1/impl/timing/xsim/assignment_time_impl.v,1764716503,verilog,,,,assignment;glbl,,,G:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
