
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000692                       # Number of seconds simulated
sim_ticks                                   691808000                       # Number of ticks simulated
final_tick                                  691808000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120479                       # Simulator instruction rate (inst/s)
host_op_rate                                   234306                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46141098                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449648                       # Number of bytes of host memory used
host_seconds                                    14.99                       # Real time elapsed on the host
sim_insts                                     1806380                       # Number of instructions simulated
sim_ops                                       3513017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    691808000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         454592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             558912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       120064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          120064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1876                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1876                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         150793284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         657107174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             807900458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    150793284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        150793284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173551043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173551043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173551043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        150793284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        657107174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            981451501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000213588500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          159                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          159                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18896                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2456                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8734                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2993                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8734                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2993                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 527104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  166720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  558976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               191552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    498                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   367                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     691806000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8734                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2993                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.402373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.359072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.794305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          523     28.21%     28.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          450     24.27%     52.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210     11.33%     63.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          124      6.69%     70.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           84      4.53%     75.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           71      3.83%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      2.86%     81.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      2.00%     83.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          302     16.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1854                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.761006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.762946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     89.033876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             96     60.38%     60.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            38     23.90%     84.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            11      6.92%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      1.89%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      2.52%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.63%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.63%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      1.89%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.63%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           159                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.383648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.363876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.832860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              129     81.13%     81.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.89%     83.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     15.09%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.26%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           159                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       100416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       426688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       166720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 145150099.449558258057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 616772283.639391303062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 240991720.246079832315                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2993                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62854750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    244242500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16449680250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38537.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34385.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5496050.87                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    152672250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               307097250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   41180000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18537.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37287.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       761.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       240.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    807.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    276.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6851                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2124                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      58992.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9053520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4793085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                33843600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               10147680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             79686570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1380000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       217898460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         9984480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          3412080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              423673155                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            612.414362                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            513273500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1015000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      9614500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     25995250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     154744000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    477819250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4269720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2242845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24954300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3450420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             82817010                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2559840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       183454500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        33756000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          6507240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              396945735                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            573.780203                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            503363000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3408000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     13140750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     87918750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     162677000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    402303500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    691808000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  214461                       # Number of BP lookups
system.cpu.branchPred.condPredicted            214461                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11245                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                79315                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24558                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                302                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           79315                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              75798                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3517                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1475                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    691808000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      696311                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      124610                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1842                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           134                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    691808000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    691808000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      218510                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           504                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       691808000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1383617                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             263983                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2157154                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      214461                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             100356                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1020497                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23204                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  312                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2875                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          124                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          193                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    218117                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3303                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1299586                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.203548                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.643730                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   676228     52.03%     52.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8449      0.65%     52.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44553      3.43%     56.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    40517      3.12%     59.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13248      1.02%     60.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    60082      4.62%     64.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14539      1.12%     65.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    32216      2.48%     68.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   409754     31.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1299586                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.155000                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.559069                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   236599                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                463099                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    564901                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 23385                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11602                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4046631                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11602                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   250439                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  218322                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6759                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    572027                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                240437                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3993143                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3563                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  19256                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 136534                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  81105                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4582893                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8878170                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3959163                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2806234                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018241                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   564652                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                188                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            138                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    108704                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               698249                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              132573                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             39357                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11806                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3903583                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 340                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3780631                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3961                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          390905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       573376                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            276                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1299586                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.909104                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.863335                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              495587     38.13%     38.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               64292      4.95%     43.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               99607      7.66%     50.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               94282      7.25%     58.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              124091      9.55%     67.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              116000      8.93%     76.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              104208      8.02%     84.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               79485      6.12%     90.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              122034      9.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1299586                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14616     11.59%     11.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   873      0.69%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%     12.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.02%     12.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   928      0.74%     13.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     13.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             55222     43.79%     56.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            45919     36.41%     93.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1298      1.03%     94.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   723      0.57%     94.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6431      5.10%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               62      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9636      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1741049     46.05%     46.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9081      0.24%     46.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1609      0.04%     46.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              430310     11.38%     57.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  699      0.02%     57.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19723      0.52%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1924      0.05%     58.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              297328      7.86%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1085      0.03%     66.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236002      6.24%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8019      0.21%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.50%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               249360      6.60%     85.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100244      2.65%     87.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          440733     11.66%     99.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25765      0.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3780631                       # Type of FU issued
system.cpu.iq.rate                           2.732426                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      126107                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033356                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4775591                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2221359                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1688822                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4215325                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2073556                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2045259                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1733996                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2163106                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108389                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56437                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15803                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1014                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3959                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11602                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  136133                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 21601                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3903923                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1122                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                698249                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               132573                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                196                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1425                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 19183                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             93                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1857                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13242                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15099                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3757013                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                684042                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23618                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       808646                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   156922                       # Number of branches executed
system.cpu.iew.exec_stores                     124604                       # Number of stores executed
system.cpu.iew.exec_rate                     2.715356                       # Inst execution rate
system.cpu.iew.wb_sent                        3741084                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3734081                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2477355                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3896709                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.698782                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.635756                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          390958                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11531                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1237417                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.838992                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.227827                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       539701     43.62%     43.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105084      8.49%     52.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        84583      6.84%     58.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        48491      3.92%     62.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        82971      6.71%     69.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        38784      3.13%     72.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        46774      3.78%     76.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        41386      3.34%     79.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       249643     20.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1237417                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806380                       # Number of instructions committed
system.cpu.commit.committedOps                3513017                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758582                       # Number of memory references committed
system.cpu.commit.loads                        641812                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930695                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543247     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208574      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3513017                       # Class of committed instruction
system.cpu.commit.bw_lim_events                249643                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4891749                       # The number of ROB reads
system.cpu.rob.rob_writes                     7871218                       # The number of ROB writes
system.cpu.timesIdled                             871                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806380                       # Number of Instructions Simulated
system.cpu.committedOps                       3513017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.765961                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.765961                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.305549                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.305549                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3555903                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1442676                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2781336                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2019304                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    664030                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   805999                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1137643                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    691808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.380860                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              557082                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6847                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.361472                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.380860                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1403077                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1403077                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    691808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       555511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          555511                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115448                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       670959                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           670959                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       670959                       # number of overall hits
system.cpu.dcache.overall_hits::total          670959                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25703                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1325                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        27028                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          27028                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        27028                       # number of overall misses
system.cpu.dcache.overall_misses::total         27028                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1466517000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1466517000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     82218996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     82218996                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1548735996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1548735996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1548735996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1548735996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       581214                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       581214                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       697987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       697987                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       697987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       697987                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044223                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011347                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011347                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038723                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038723                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038723                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038723                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57056.258024                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57056.258024                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62052.072453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62052.072453                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57301.169010                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57301.169010                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57301.169010                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57301.169010                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        38931                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          706                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               569                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.420035                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   117.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1876                       # number of writebacks
system.cpu.dcache.writebacks::total              1876                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        19768                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19768                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          157                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          157                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        19925                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19925                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19925                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19925                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5935                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1168                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7103                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7103                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    389211500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    389211500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     76663497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     76663497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    465874997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    465874997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    465874997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    465874997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010176                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010176                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010176                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010176                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65579.022746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65579.022746                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65636.555651                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65636.555651                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65588.483317                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65588.483317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65588.483317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65588.483317                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6847                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    691808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.496888                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              102759                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1118                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             91.913238                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.496888                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.963861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.963861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            437864                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           437864                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    691808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       215800                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          215800                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       215800                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           215800                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       215800                       # number of overall hits
system.cpu.icache.overall_hits::total          215800                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2317                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2317                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2317                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2317                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2317                       # number of overall misses
system.cpu.icache.overall_misses::total          2317                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    150488000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150488000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    150488000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150488000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    150488000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150488000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       218117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       218117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       218117                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       218117                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       218117                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       218117                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010623                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010623                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010623                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010623                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010623                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010623                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64949.503669                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64949.503669                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64949.503669                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64949.503669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64949.503669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64949.503669                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1533                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1118                       # number of writebacks
system.cpu.icache.writebacks::total              1118                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          686                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          686                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          686                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1631                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1631                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1631                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    115040000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    115040000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    115040000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    115040000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    115040000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    115040000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007478                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007478                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007478                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007478                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70533.415083                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70533.415083                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70533.415083                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70533.415083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70533.415083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70533.415083                       # average overall mshr miss latency
system.cpu.icache.replacements                   1118                       # number of replacements
system.membus.snoop_filter.tot_requests         16699                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         7966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    691808000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7565                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1876                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1118                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4971                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1168                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1168                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1631                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5935                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       175872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       175872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       574656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       574656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  750528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8734                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000916                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030253                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8726     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8734                       # Request fanout histogram
system.membus.reqLayer2.occupancy            30256000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8638749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           37265249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
