============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Spica
   Run Date =   Mon Jul 18 21:42:35 2022

   Run on =     LAPTOP-1TLPN50G
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1160)
HDL-5007 WARNING: identifier 'data_down' is used before its declaration in ../../../rtl/SDR_Pad.v(1177)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/util_gmii_to_rgmii_new.v
HDL-1007 : analyze verilog file ../../../rtl/led_water/apb_ledwater.v
HDL-1007 : analyze verilog file ../../../rtl/led_water/ledwater.v
HDL-1007 : analyze verilog file ../../../rtl/sample_down.v
HDL-5007 WARNING: literal value 'd10 truncated to fit in 3 bits in ../../../rtl/sample_down.v(16)
RUN-1001 : Project manager successfully analyzed 78 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  2.252769s wall, 2.156250s user + 0.093750s system = 2.250000s CPU (99.9%)

RUN-1004 : used memory is 345 MB, reserved memory is 326 MB, peak memory is 353 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks rgmii_rxcl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "ethernet/u1/gmii_rx_clk_in" drives clk pins.
SYN-4024 : Net "ledwater/light_clk" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net ethernet/u1/gmii_rx_clk_in as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net ledwater/light_clk as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 15 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 493 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 86 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net ledwater/light_clk to drive 13 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net ethernet/u1/gmii_rx_clk_in to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13513 instances
RUN-0007 : 8685 luts, 3489 seqs, 785 mslices, 411 lslices, 84 pads, 14 brams, 29 dsps
RUN-1001 : There are total 16177 nets
RUN-1001 : 9675 nets have 2 pins
RUN-1001 : 4964 nets have [3 - 5] pins
RUN-1001 : 864 nets have [6 - 10] pins
RUN-1001 : 337 nets have [11 - 20] pins
RUN-1001 : 317 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     389     
RUN-1001 :   No   |  No   |  Yes  |     997     
RUN-1001 :   No   |  Yes  |  No   |     98      
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1069     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    12   |  89   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 109
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13511 instances, 8685 luts, 3489 seqs, 1196 slices, 207 macros(1196 instances: 785 mslices 411 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1553 pins
PHY-0007 : Cell area utilization is 56%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 67093, tnet num: 15878, tinst num: 13511, tnode num: 79217, tedge num: 111170.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.171879s wall, 1.093750s user + 0.078125s system = 1.171875s CPU (100.0%)

RUN-1004 : used memory is 500 MB, reserved memory is 486 MB, peak memory is 500 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15878 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.804178s wall, 1.671875s user + 0.125000s system = 1.796875s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.6314e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13511.
PHY-3001 : Level 1 #clusters 1973.
PHY-3001 : End clustering;  0.116310s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.36376e+06, overlap = 494.375
PHY-3002 : Step(2): len = 1.19924e+06, overlap = 532.094
PHY-3002 : Step(3): len = 926734, overlap = 616.125
PHY-3002 : Step(4): len = 775636, overlap = 693
PHY-3002 : Step(5): len = 653201, overlap = 746.438
PHY-3002 : Step(6): len = 529790, overlap = 842.719
PHY-3002 : Step(7): len = 453496, overlap = 914.875
PHY-3002 : Step(8): len = 372419, overlap = 971.375
PHY-3002 : Step(9): len = 324043, overlap = 1043.06
PHY-3002 : Step(10): len = 283463, overlap = 1092.59
PHY-3002 : Step(11): len = 253209, overlap = 1123.31
PHY-3002 : Step(12): len = 228869, overlap = 1166.56
PHY-3002 : Step(13): len = 202636, overlap = 1215.62
PHY-3002 : Step(14): len = 178880, overlap = 1275.31
PHY-3002 : Step(15): len = 162849, overlap = 1302.44
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.80347e-06
PHY-3002 : Step(16): len = 174014, overlap = 1249.41
PHY-3002 : Step(17): len = 227519, overlap = 1135.66
PHY-3002 : Step(18): len = 245590, overlap = 1090.59
PHY-3002 : Step(19): len = 261039, overlap = 1020.66
PHY-3002 : Step(20): len = 256427, overlap = 974.625
PHY-3002 : Step(21): len = 252642, overlap = 962.781
PHY-3002 : Step(22): len = 245533, overlap = 973.406
PHY-3002 : Step(23): len = 238219, overlap = 992.312
PHY-3002 : Step(24): len = 232053, overlap = 1014.62
PHY-3002 : Step(25): len = 228484, overlap = 1017.28
PHY-3002 : Step(26): len = 226347, overlap = 1021.38
PHY-3002 : Step(27): len = 224304, overlap = 1007.75
PHY-3002 : Step(28): len = 222393, overlap = 1014.09
PHY-3002 : Step(29): len = 221767, overlap = 1014.44
PHY-3002 : Step(30): len = 219329, overlap = 1012
PHY-3002 : Step(31): len = 218296, overlap = 995.125
PHY-3002 : Step(32): len = 216845, overlap = 969.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.60694e-06
PHY-3002 : Step(33): len = 236576, overlap = 930.75
PHY-3002 : Step(34): len = 258728, overlap = 890.344
PHY-3002 : Step(35): len = 264740, overlap = 885.906
PHY-3002 : Step(36): len = 266076, overlap = 900.5
PHY-3002 : Step(37): len = 264533, overlap = 874.656
PHY-3002 : Step(38): len = 262060, overlap = 861.438
PHY-3002 : Step(39): len = 259094, overlap = 875.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.21387e-06
PHY-3002 : Step(40): len = 279052, overlap = 840.031
PHY-3002 : Step(41): len = 298800, overlap = 814
PHY-3002 : Step(42): len = 309534, overlap = 741.875
PHY-3002 : Step(43): len = 314533, overlap = 732
PHY-3002 : Step(44): len = 314499, overlap = 731.781
PHY-3002 : Step(45): len = 313820, overlap = 728.938
PHY-3002 : Step(46): len = 313037, overlap = 733.594
PHY-3002 : Step(47): len = 312384, overlap = 733.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.44277e-05
PHY-3002 : Step(48): len = 341122, overlap = 682.219
PHY-3002 : Step(49): len = 368736, overlap = 613.375
PHY-3002 : Step(50): len = 382931, overlap = 566.344
PHY-3002 : Step(51): len = 385722, overlap = 573.125
PHY-3002 : Step(52): len = 382463, overlap = 566.344
PHY-3002 : Step(53): len = 378771, overlap = 572.469
PHY-3002 : Step(54): len = 375076, overlap = 585.312
PHY-3002 : Step(55): len = 372453, overlap = 592.844
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.88555e-05
PHY-3002 : Step(56): len = 404836, overlap = 496.656
PHY-3002 : Step(57): len = 426986, overlap = 427.969
PHY-3002 : Step(58): len = 438854, overlap = 405.562
PHY-3002 : Step(59): len = 442021, overlap = 408.031
PHY-3002 : Step(60): len = 439806, overlap = 413.875
PHY-3002 : Step(61): len = 439254, overlap = 423.469
PHY-3002 : Step(62): len = 437189, overlap = 438.844
PHY-3002 : Step(63): len = 436101, overlap = 431.219
PHY-3002 : Step(64): len = 435245, overlap = 439.469
PHY-3002 : Step(65): len = 434694, overlap = 441.312
PHY-3002 : Step(66): len = 432465, overlap = 450.594
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.7711e-05
PHY-3002 : Step(67): len = 457871, overlap = 415.844
PHY-3002 : Step(68): len = 472828, overlap = 396.938
PHY-3002 : Step(69): len = 478659, overlap = 386.688
PHY-3002 : Step(70): len = 481195, overlap = 378.25
PHY-3002 : Step(71): len = 482727, overlap = 372.156
PHY-3002 : Step(72): len = 484180, overlap = 358.625
PHY-3002 : Step(73): len = 483283, overlap = 361.156
PHY-3002 : Step(74): len = 483337, overlap = 354.562
PHY-3002 : Step(75): len = 483639, overlap = 332.188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000115422
PHY-3002 : Step(76): len = 504777, overlap = 323.594
PHY-3002 : Step(77): len = 520056, overlap = 289.688
PHY-3002 : Step(78): len = 523702, overlap = 273.375
PHY-3002 : Step(79): len = 526480, overlap = 280.656
PHY-3002 : Step(80): len = 531544, overlap = 250.531
PHY-3002 : Step(81): len = 534832, overlap = 233.25
PHY-3002 : Step(82): len = 532143, overlap = 231.094
PHY-3002 : Step(83): len = 531710, overlap = 227.281
PHY-3002 : Step(84): len = 532890, overlap = 227.344
PHY-3002 : Step(85): len = 533500, overlap = 211.531
PHY-3002 : Step(86): len = 532391, overlap = 220.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000225516
PHY-3002 : Step(87): len = 547740, overlap = 195.156
PHY-3002 : Step(88): len = 558536, overlap = 183.406
PHY-3002 : Step(89): len = 563560, overlap = 182.875
PHY-3002 : Step(90): len = 566809, overlap = 176.781
PHY-3002 : Step(91): len = 569789, overlap = 170.406
PHY-3002 : Step(92): len = 571812, overlap = 167.094
PHY-3002 : Step(93): len = 571110, overlap = 160.188
PHY-3002 : Step(94): len = 572009, overlap = 157.156
PHY-3002 : Step(95): len = 573954, overlap = 145.875
PHY-3002 : Step(96): len = 575375, overlap = 148.688
PHY-3002 : Step(97): len = 573532, overlap = 160.406
PHY-3002 : Step(98): len = 573023, overlap = 172.5
PHY-3002 : Step(99): len = 574640, overlap = 174.438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000451032
PHY-3002 : Step(100): len = 584898, overlap = 155.875
PHY-3002 : Step(101): len = 594707, overlap = 157.656
PHY-3002 : Step(102): len = 597715, overlap = 152.281
PHY-3002 : Step(103): len = 599325, overlap = 154.875
PHY-3002 : Step(104): len = 600874, overlap = 151.344
PHY-3002 : Step(105): len = 602231, overlap = 149.562
PHY-3002 : Step(106): len = 602172, overlap = 159.438
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000786295
PHY-3002 : Step(107): len = 606914, overlap = 151.25
PHY-3002 : Step(108): len = 611669, overlap = 160.875
PHY-3002 : Step(109): len = 614538, overlap = 153.344
PHY-3002 : Step(110): len = 617441, overlap = 151.25
PHY-3002 : Step(111): len = 619556, overlap = 166.531
PHY-3002 : Step(112): len = 620966, overlap = 168.125
PHY-3002 : Step(113): len = 620965, overlap = 169.094
PHY-3002 : Step(114): len = 621516, overlap = 160.531
PHY-3002 : Step(115): len = 622269, overlap = 169.938
PHY-3002 : Step(116): len = 623675, overlap = 171.219
PHY-3002 : Step(117): len = 623402, overlap = 174.5
PHY-3002 : Step(118): len = 622566, overlap = 174.406
PHY-3002 : Step(119): len = 621812, overlap = 175
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00140623
PHY-3002 : Step(120): len = 624883, overlap = 172.875
PHY-3002 : Step(121): len = 628129, overlap = 170.5
PHY-3002 : Step(122): len = 630135, overlap = 166.406
PHY-3002 : Step(123): len = 631491, overlap = 166.562
PHY-3002 : Step(124): len = 632404, overlap = 168.531
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00258657
PHY-3002 : Step(125): len = 634292, overlap = 165.969
PHY-3002 : Step(126): len = 637201, overlap = 163.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018159s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (344.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/16177.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 892656, over cnt = 2150(6%), over = 10989, worst = 70
PHY-1001 : End global iterations;  0.850528s wall, 1.312500s user + 0.187500s system = 1.500000s CPU (176.4%)

PHY-1001 : Congestion index: top1 = 99.12, top5 = 74.66, top10 = 64.53, top15 = 58.06.
PHY-3001 : End congestion estimation;  1.069401s wall, 1.484375s user + 0.218750s system = 1.703125s CPU (159.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15878 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.760795s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000202233
PHY-3002 : Step(127): len = 788252, overlap = 71.625
PHY-3002 : Step(128): len = 782743, overlap = 66.8125
PHY-3002 : Step(129): len = 776264, overlap = 68.5312
PHY-3002 : Step(130): len = 771067, overlap = 61.375
PHY-3002 : Step(131): len = 768590, overlap = 54.5625
PHY-3002 : Step(132): len = 769921, overlap = 42.7812
PHY-3002 : Step(133): len = 769846, overlap = 39.9062
PHY-3002 : Step(134): len = 768422, overlap = 40.7812
PHY-3002 : Step(135): len = 766015, overlap = 33.7812
PHY-3002 : Step(136): len = 761822, overlap = 31.3125
PHY-3002 : Step(137): len = 760103, overlap = 28.3438
PHY-3002 : Step(138): len = 755595, overlap = 30.4062
PHY-3002 : Step(139): len = 749229, overlap = 28.625
PHY-3002 : Step(140): len = 743313, overlap = 28.625
PHY-3002 : Step(141): len = 739026, overlap = 31.9062
PHY-3002 : Step(142): len = 734421, overlap = 33.875
PHY-3002 : Step(143): len = 731568, overlap = 34.9375
PHY-3002 : Step(144): len = 728303, overlap = 41.6562
PHY-3002 : Step(145): len = 724145, overlap = 45.4375
PHY-3002 : Step(146): len = 721903, overlap = 51.0312
PHY-3002 : Step(147): len = 720425, overlap = 47.6562
PHY-3002 : Step(148): len = 718927, overlap = 43.1562
PHY-3002 : Step(149): len = 717797, overlap = 40.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000404467
PHY-3002 : Step(150): len = 724401, overlap = 39.9688
PHY-3002 : Step(151): len = 727488, overlap = 36.125
PHY-3002 : Step(152): len = 733944, overlap = 32.5938
PHY-3002 : Step(153): len = 737119, overlap = 29.4375
PHY-3002 : Step(154): len = 742590, overlap = 26.8125
PHY-3002 : Step(155): len = 746300, overlap = 25.9062
PHY-3002 : Step(156): len = 748417, overlap = 25.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000808934
PHY-3002 : Step(157): len = 750935, overlap = 24.625
PHY-3002 : Step(158): len = 752372, overlap = 24.0625
PHY-3002 : Step(159): len = 754870, overlap = 22.5312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 57/16177.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 876392, over cnt = 3012(8%), over = 13228, worst = 69
PHY-1001 : End global iterations;  1.160543s wall, 1.750000s user + 0.093750s system = 1.843750s CPU (158.9%)

PHY-1001 : Congestion index: top1 = 98.49, top5 = 75.36, top10 = 65.53, top15 = 59.96.
PHY-3001 : End congestion estimation;  1.444817s wall, 2.031250s user + 0.093750s system = 2.125000s CPU (147.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15878 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.746089s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000243294
PHY-3002 : Step(160): len = 748825, overlap = 161.688
PHY-3002 : Step(161): len = 739376, overlap = 129.719
PHY-3002 : Step(162): len = 727651, overlap = 104.906
PHY-3002 : Step(163): len = 717175, overlap = 98.2188
PHY-3002 : Step(164): len = 711054, overlap = 98.0938
PHY-3002 : Step(165): len = 703242, overlap = 101.781
PHY-3002 : Step(166): len = 696942, overlap = 102.875
PHY-3002 : Step(167): len = 691099, overlap = 110.281
PHY-3002 : Step(168): len = 685708, overlap = 108.812
PHY-3002 : Step(169): len = 681158, overlap = 105.906
PHY-3002 : Step(170): len = 677139, overlap = 103.375
PHY-3002 : Step(171): len = 674576, overlap = 106.75
PHY-3002 : Step(172): len = 671178, overlap = 120.969
PHY-3002 : Step(173): len = 668565, overlap = 121.188
PHY-3002 : Step(174): len = 667455, overlap = 133.188
PHY-3002 : Step(175): len = 666996, overlap = 135.656
PHY-3002 : Step(176): len = 667015, overlap = 133.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000486587
PHY-3002 : Step(177): len = 676673, overlap = 120.656
PHY-3002 : Step(178): len = 682014, overlap = 114.781
PHY-3002 : Step(179): len = 688457, overlap = 107.844
PHY-3002 : Step(180): len = 692428, overlap = 101.844
PHY-3002 : Step(181): len = 695168, overlap = 99.3125
PHY-3002 : Step(182): len = 697824, overlap = 99.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000973175
PHY-3002 : Step(183): len = 703756, overlap = 91.0625
PHY-3002 : Step(184): len = 705908, overlap = 88.8125
PHY-3002 : Step(185): len = 710595, overlap = 85.125
PHY-3002 : Step(186): len = 717990, overlap = 86.0938
PHY-3002 : Step(187): len = 721285, overlap = 82.9375
PHY-3002 : Step(188): len = 722327, overlap = 79.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 67093, tnet num: 15878, tinst num: 13511, tnode num: 79217, tedge num: 111170.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.414800s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (99.4%)

RUN-1004 : used memory is 551 MB, reserved memory is 541 MB, peak memory is 650 MB
OPT-1001 : Total overflow 425.94 peak overflow 2.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 350/16177.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 854896, over cnt = 3362(9%), over = 12508, worst = 24
PHY-1001 : End global iterations;  1.253693s wall, 1.890625s user + 0.062500s system = 1.953125s CPU (155.8%)

PHY-1001 : Congestion index: top1 = 85.17, top5 = 69.72, top10 = 62.46, top15 = 57.98.
PHY-1001 : End incremental global routing;  1.503973s wall, 2.140625s user + 0.062500s system = 2.203125s CPU (146.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15878 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.818009s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (101.2%)

OPT-1001 : 24 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 84 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13389 has valid locations, 192 needs to be replaced
PHY-3001 : design contains 13679 instances, 8692 luts, 3650 seqs, 1196 slices, 207 macros(1196 instances: 785 mslices 411 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 736210
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13889/16345.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 862384, over cnt = 3395(9%), over = 12483, worst = 25
PHY-1001 : End global iterations;  0.208015s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (135.2%)

PHY-1001 : Congestion index: top1 = 84.94, top5 = 69.83, top10 = 62.68, top15 = 58.17.
PHY-3001 : End congestion estimation;  0.471539s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (119.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 67708, tnet num: 16046, tinst num: 13679, tnode num: 80251, tedge num: 112064.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.430514s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (99.4%)

RUN-1004 : used memory is 596 MB, reserved memory is 598 MB, peak memory is 659 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16046 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.243991s wall, 2.187500s user + 0.046875s system = 2.234375s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(189): len = 735911, overlap = 0.5
PHY-3002 : Step(190): len = 736136, overlap = 0.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13972/16345.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 862528, over cnt = 3400(9%), over = 12482, worst = 24
PHY-1001 : End global iterations;  0.171419s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (136.7%)

PHY-1001 : Congestion index: top1 = 85.37, top5 = 69.98, top10 = 62.85, top15 = 58.30.
PHY-3001 : End congestion estimation;  0.443154s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (112.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16046 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.812640s wall, 0.750000s user + 0.062500s system = 0.812500s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000456976
PHY-3002 : Step(191): len = 735937, overlap = 80.4688
PHY-3002 : Step(192): len = 736222, overlap = 79.9375
PHY-3001 : Final: Len = 736222, Over = 79.9375
PHY-3001 : End incremental placement;  4.544933s wall, 4.718750s user + 0.328125s system = 5.046875s CPU (111.0%)

OPT-1001 : Total overflow 428.97 peak overflow 2.97
OPT-1001 : End high-fanout net optimization;  7.353192s wall, 8.187500s user + 0.421875s system = 8.609375s CPU (117.1%)

OPT-1001 : Current memory(MB): used = 657, reserve = 653, peak = 672.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13971/16345.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 864968, over cnt = 3397(9%), over = 11881, worst = 23
PHY-1002 : len = 922968, over cnt = 2533(7%), over = 6455, worst = 22
PHY-1002 : len = 979904, over cnt = 1141(3%), over = 2360, worst = 18
PHY-1002 : len = 1.00976e+06, over cnt = 260(0%), over = 594, worst = 15
PHY-1002 : len = 1.01849e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.151807s wall, 3.046875s user + 0.062500s system = 3.109375s CPU (144.5%)

PHY-1001 : Congestion index: top1 = 68.81, top5 = 61.49, top10 = 57.55, top15 = 54.50.
OPT-1001 : End congestion update;  2.437060s wall, 3.328125s user + 0.078125s system = 3.406250s CPU (139.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16046 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.707369s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (99.4%)

OPT-0007 : Start: WNS -29339 TNS -337069 NUM_FEPS 19
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 655, reserve = 652, peak = 672.
OPT-1001 : End physical optimization;  12.184903s wall, 14.093750s user + 0.531250s system = 14.625000s CPU (120.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8692 LUT to BLE ...
SYN-4008 : Packed 8692 LUT and 1481 SEQ to BLE.
SYN-4003 : Packing 2169 remaining SEQ's ...
SYN-4005 : Packed 1927 SEQ with LUT/SLICE
SYN-4006 : 5346 single LUT's are left
SYN-4006 : 242 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8934/10281 primitive instances ...
PHY-3001 : End packing;  1.245033s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.1%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6347 instances
RUN-1001 : 3102 mslices, 3102 lslices, 84 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15123 nets
RUN-1001 : 7915 nets have 2 pins
RUN-1001 : 5322 nets have [3 - 5] pins
RUN-1001 : 1017 nets have [6 - 10] pins
RUN-1001 : 391 nets have [11 - 20] pins
RUN-1001 : 473 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 6345 instances, 6204 slices, 207 macros(1196 instances: 785 mslices 411 lslices)
PHY-3001 : Cell area utilization is 69%
PHY-3001 : After packing: Len = 754846, Over = 221.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8628/15123.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 978168, over cnt = 2265(6%), over = 3596, worst = 8
PHY-1002 : len = 983792, over cnt = 1509(4%), over = 2067, worst = 6
PHY-1002 : len = 1.00268e+06, over cnt = 522(1%), over = 624, worst = 5
PHY-1002 : len = 1.0097e+06, over cnt = 194(0%), over = 231, worst = 5
PHY-1002 : len = 1.01518e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.167260s wall, 3.015625s user + 0.031250s system = 3.046875s CPU (140.6%)

PHY-1001 : Congestion index: top1 = 69.78, top5 = 62.38, top10 = 57.97, top15 = 54.93.
PHY-3001 : End congestion estimation;  2.607581s wall, 3.453125s user + 0.031250s system = 3.484375s CPU (133.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65635, tnet num: 14824, tinst num: 6345, tnode num: 75822, tedge num: 112571.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.840112s wall, 1.781250s user + 0.062500s system = 1.843750s CPU (100.2%)

RUN-1004 : used memory is 607 MB, reserved memory is 605 MB, peak memory is 672 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14824 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.667737s wall, 2.578125s user + 0.093750s system = 2.671875s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.03899e-05
PHY-3002 : Step(193): len = 737246, overlap = 227.5
PHY-3002 : Step(194): len = 727302, overlap = 233.25
PHY-3002 : Step(195): len = 720907, overlap = 242.25
PHY-3002 : Step(196): len = 716387, overlap = 245
PHY-3002 : Step(197): len = 713596, overlap = 252
PHY-3002 : Step(198): len = 711220, overlap = 254.25
PHY-3002 : Step(199): len = 708776, overlap = 262.75
PHY-3002 : Step(200): len = 706403, overlap = 258.5
PHY-3002 : Step(201): len = 704659, overlap = 264
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00014078
PHY-3002 : Step(202): len = 719459, overlap = 234.5
PHY-3002 : Step(203): len = 730269, overlap = 227.5
PHY-3002 : Step(204): len = 735788, overlap = 214.75
PHY-3002 : Step(205): len = 739369, overlap = 208.75
PHY-3002 : Step(206): len = 740924, overlap = 212.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028156
PHY-3002 : Step(207): len = 752730, overlap = 196.25
PHY-3002 : Step(208): len = 762190, overlap = 177.5
PHY-3002 : Step(209): len = 774521, overlap = 156.75
PHY-3002 : Step(210): len = 780501, overlap = 151.75
PHY-3002 : Step(211): len = 780992, overlap = 152.75
PHY-3002 : Step(212): len = 781036, overlap = 154
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.029618s wall, 0.968750s user + 1.859375s system = 2.828125s CPU (274.7%)

PHY-3001 : Trial Legalized: Len = 842635
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 506/15123.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.00626e+06, over cnt = 3130(8%), over = 5665, worst = 8
PHY-1002 : len = 1.02827e+06, over cnt = 1983(5%), over = 3152, worst = 8
PHY-1002 : len = 1.05965e+06, over cnt = 747(2%), over = 1152, worst = 8
PHY-1002 : len = 1.07591e+06, over cnt = 145(0%), over = 213, worst = 8
PHY-1002 : len = 1.07856e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.593796s wall, 3.968750s user + 0.062500s system = 4.031250s CPU (155.4%)

PHY-1001 : Congestion index: top1 = 68.21, top5 = 61.83, top10 = 58.17, top15 = 55.47.
PHY-3001 : End congestion estimation;  2.990855s wall, 4.359375s user + 0.062500s system = 4.421875s CPU (147.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14824 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.778948s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000209355
PHY-3002 : Step(213): len = 810689, overlap = 55.25
PHY-3002 : Step(214): len = 798664, overlap = 76.75
PHY-3002 : Step(215): len = 788514, overlap = 105.75
PHY-3002 : Step(216): len = 782379, overlap = 115.25
PHY-3002 : Step(217): len = 780002, overlap = 122
PHY-3002 : Step(218): len = 778383, overlap = 130.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000418711
PHY-3002 : Step(219): len = 789003, overlap = 124.75
PHY-3002 : Step(220): len = 794274, overlap = 120.5
PHY-3002 : Step(221): len = 799715, overlap = 115.25
PHY-3002 : Step(222): len = 805333, overlap = 114
PHY-3002 : Step(223): len = 808383, overlap = 114.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000837422
PHY-3002 : Step(224): len = 816492, overlap = 103
PHY-3002 : Step(225): len = 821416, overlap = 99.25
PHY-3002 : Step(226): len = 829036, overlap = 93.75
PHY-3002 : Step(227): len = 835626, overlap = 89.75
PHY-3002 : Step(228): len = 839049, overlap = 86
PHY-3002 : Step(229): len = 840553, overlap = 86.25
PHY-3002 : Step(230): len = 843608, overlap = 90.75
PHY-3002 : Step(231): len = 846826, overlap = 94.75
PHY-3002 : Step(232): len = 848926, overlap = 91.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017115s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.3%)

PHY-3001 : Legalized: Len = 862377, Over = 0
PHY-3001 : Spreading special nets. 32 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.056060s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (111.5%)

PHY-3001 : 45 instances has been re-located, deltaX = 14, deltaY = 24, maxDist = 2.
PHY-3001 : Final: Len = 862975, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65635, tnet num: 14824, tinst num: 6345, tnode num: 75822, tedge num: 112571.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.954835s wall, 1.953125s user + 0.015625s system = 1.968750s CPU (100.7%)

RUN-1004 : used memory is 630 MB, reserved memory is 639 MB, peak memory is 702 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2830/15123.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.03933e+06, over cnt = 2892(8%), over = 4907, worst = 9
PHY-1002 : len = 1.0559e+06, over cnt = 2029(5%), over = 3030, worst = 6
PHY-1002 : len = 1.0807e+06, over cnt = 863(2%), over = 1290, worst = 6
PHY-1002 : len = 1.09453e+06, over cnt = 291(0%), over = 414, worst = 5
PHY-1002 : len = 1.10022e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.451874s wall, 3.578125s user + 0.062500s system = 3.640625s CPU (148.5%)

PHY-1001 : Congestion index: top1 = 65.95, top5 = 59.99, top10 = 56.38, top15 = 53.63.
PHY-1001 : End incremental global routing;  2.787066s wall, 3.890625s user + 0.078125s system = 3.968750s CPU (142.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14824 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.795446s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (100.2%)

OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 84 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6243 has valid locations, 25 needs to be replaced
PHY-3001 : design contains 6366 instances, 6225 slices, 207 macros(1196 instances: 785 mslices 411 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 868102
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13745/15148.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1073e+06, over cnt = 123(0%), over = 148, worst = 5
PHY-1002 : len = 1.10694e+06, over cnt = 99(0%), over = 108, worst = 4
PHY-1002 : len = 1.10752e+06, over cnt = 30(0%), over = 31, worst = 2
PHY-1002 : len = 1.1077e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 1.10817e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.893947s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (108.4%)

PHY-1001 : Congestion index: top1 = 65.99, top5 = 60.35, top10 = 56.74, top15 = 53.97.
PHY-3001 : End congestion estimation;  1.237703s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (106.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65865, tnet num: 14849, tinst num: 6366, tnode num: 76078, tedge num: 112942.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.895452s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (99.7%)

RUN-1004 : used memory is 712 MB, reserved memory is 715 MB, peak memory is 712 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.696300s wall, 2.703125s user + 0.000000s system = 2.703125s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(233): len = 866960, overlap = 0.25
PHY-3002 : Step(234): len = 866507, overlap = 0.25
PHY-3002 : Step(235): len = 866215, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13740/15148.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1049e+06, over cnt = 89(0%), over = 105, worst = 4
PHY-1002 : len = 1.10474e+06, over cnt = 77(0%), over = 83, worst = 3
PHY-1002 : len = 1.10547e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 1.10573e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.697141s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (114.3%)

PHY-1001 : Congestion index: top1 = 65.32, top5 = 60.00, top10 = 56.40, top15 = 53.71.
PHY-3001 : End congestion estimation;  1.052836s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (109.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.788123s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000335252
PHY-3002 : Step(236): len = 866179, overlap = 1.75
PHY-3002 : Step(237): len = 866042, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004923s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 866087, Over = 0
PHY-3001 : End spreading;  0.051378s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (60.8%)

PHY-3001 : Final: Len = 866087, Over = 0
PHY-3001 : End incremental placement;  6.303387s wall, 6.796875s user + 0.171875s system = 6.968750s CPU (110.6%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  10.428256s wall, 12.000000s user + 0.265625s system = 12.265625s CPU (117.6%)

OPT-1001 : Current memory(MB): used = 721, reserve = 724, peak = 724.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13738/15148.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10502e+06, over cnt = 93(0%), over = 107, worst = 3
PHY-1002 : len = 1.10486e+06, over cnt = 56(0%), over = 57, worst = 2
PHY-1002 : len = 1.10539e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 1.10571e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.10578e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.889009s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (103.7%)

PHY-1001 : Congestion index: top1 = 65.58, top5 = 60.01, top10 = 56.46, top15 = 53.72.
OPT-1001 : End congestion update;  1.238206s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (103.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.639834s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.1%)

OPT-0007 : Start: WNS -26601 TNS -307613 NUM_FEPS 19
OPT-1001 : End path based optimization;  1.879689s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (102.2%)

OPT-1001 : Current memory(MB): used = 721, reserve = 724, peak = 724.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.638291s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13766/15148.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10578e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.147335s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.4%)

PHY-1001 : Congestion index: top1 = 65.58, top5 = 60.01, top10 = 56.46, top15 = 53.72.
PHY-1001 : End incremental global routing;  0.491409s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.769509s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13766/15148.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10578e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.141008s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.7%)

PHY-1001 : Congestion index: top1 = 65.58, top5 = 60.01, top10 = 56.46, top15 = 53.72.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.643763s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (99.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -26601 TNS -307613 NUM_FEPS 19
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 65.206897
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -26601ps with too many logic level 62 
RUN-1001 :       #2 path slack -26601ps with too many logic level 62 
RUN-1001 :       #3 path slack -26601ps with too many logic level 62 
RUN-1001 :       #4 path slack -26601ps with too many logic level 62 
RUN-1001 :       #5 path slack -26551ps with too many logic level 62 
RUN-1001 :       #6 path slack -26551ps with too many logic level 62 
RUN-1001 :       #7 path slack -26501ps with too many logic level 62 
RUN-1001 :       #8 path slack -26501ps with too many logic level 62 
RUN-1001 :       #9 path slack -26501ps with too many logic level 62 
RUN-1001 :       #10 path slack -26501ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 15148 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 15148 nets
OPT-1001 : End physical optimization;  17.632852s wall, 19.218750s user + 0.296875s system = 19.515625s CPU (110.7%)

RUN-1003 : finish command "place" in  59.029936s wall, 100.062500s user + 16.015625s system = 116.078125s CPU (196.6%)

RUN-1004 : used memory is 663 MB, reserved memory is 657 MB, peak memory is 724 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  1.824207s wall, 3.140625s user + 0.015625s system = 3.156250s CPU (173.0%)

RUN-1004 : used memory is 663 MB, reserved memory is 658 MB, peak memory is 724 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6368 instances
RUN-1001 : 3114 mslices, 3111 lslices, 84 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15148 nets
RUN-1001 : 7925 nets have 2 pins
RUN-1001 : 5316 nets have [3 - 5] pins
RUN-1001 : 1018 nets have [6 - 10] pins
RUN-1001 : 407 nets have [11 - 20] pins
RUN-1001 : 477 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65865, tnet num: 14849, tinst num: 6366, tnode num: 76078, tedge num: 112942.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.707957s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (99.7%)

RUN-1004 : used memory is 680 MB, reserved memory is 680 MB, peak memory is 724 MB
PHY-1001 : 3114 mslices, 3111 lslices, 84 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02697e+06, over cnt = 3083(8%), over = 5537, worst = 8
PHY-1002 : len = 1.05035e+06, over cnt = 1971(5%), over = 3035, worst = 8
PHY-1002 : len = 1.07467e+06, over cnt = 809(2%), over = 1213, worst = 8
PHY-1002 : len = 1.09138e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1.09176e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.286392s wall, 3.734375s user + 0.218750s system = 3.953125s CPU (172.9%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 59.65, top10 = 55.92, top15 = 53.21.
PHY-1001 : End global routing;  2.632261s wall, 4.093750s user + 0.218750s system = 4.312500s CPU (163.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 702, reserve = 701, peak = 724.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : clock net ledwater/light_clk_syn_6 will be merged with clock ledwater/light_clk
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 966, reserve = 969, peak = 966.
PHY-1001 : End build detailed router design. 4.451178s wall, 4.375000s user + 0.078125s system = 4.453125s CPU (100.0%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 146872, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 7.570254s wall, 7.515625s user + 0.046875s system = 7.562500s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 998, reserve = 1003, peak = 998.
PHY-1001 : End phase 1; 7.578408s wall, 7.531250s user + 0.046875s system = 7.578125s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Patch 8071 net; 26.221594s wall, 26.171875s user + 0.046875s system = 26.218750s CPU (100.0%)

PHY-1022 : len = 2.10259e+06, over cnt = 654(0%), over = 656, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 1011, reserve = 1013, peak = 1011.
PHY-1001 : End initial routed; 63.531879s wall, 91.937500s user + 0.390625s system = 92.328125s CPU (145.3%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3052/13835(22%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -42.485  |  -2441.154  |  785  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 3.092289s wall, 3.093750s user + 0.000000s system = 3.093750s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 1019, reserve = 1022, peak = 1019.
PHY-1001 : End phase 2; 66.624280s wall, 95.031250s user + 0.390625s system = 95.421875s CPU (143.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1479 nets with SWNS -40.242ns STNS -1544.494ns FEP 673.
PHY-1001 : End OPT Iter 1; 1.040123s wall, 5.546875s user + 0.000000s system = 5.546875s CPU (533.3%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 930 nets with SWNS -37.671ns STNS -1002.122ns FEP 455.
PHY-1001 : End OPT Iter 2; 2.110278s wall, 6.796875s user + 0.000000s system = 6.796875s CPU (322.1%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 62 pins with SWNS -36.995ns STNS -994.749ns FEP 455.
PHY-1001 : End OPT Iter 3; 0.427408s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (102.4%)

PHY-1022 : len = 2.14293e+06, over cnt = 3516(0%), over = 3554, worst = 2, crit = 0
PHY-1001 : End optimize timing; 3.833887s wall, 13.031250s user + 0.000000s system = 13.031250s CPU (339.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.10818e+06, over cnt = 535(0%), over = 538, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 15.485852s wall, 16.265625s user + 0.062500s system = 16.328125s CPU (105.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.10664e+06, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 6.101859s wall, 6.125000s user + 0.000000s system = 6.125000s CPU (100.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.10765e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 4.947167s wall, 4.937500s user + 0.000000s system = 4.937500s CPU (99.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.10784e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 4.845864s wall, 4.843750s user + 0.000000s system = 4.843750s CPU (100.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.10784e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 6.992901s wall, 7.000000s user + 0.000000s system = 7.000000s CPU (100.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.10796e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 7.136541s wall, 7.140625s user + 0.000000s system = 7.140625s CPU (100.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.10791e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 7.884924s wall, 7.906250s user + 0.015625s system = 7.921875s CPU (100.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.10797e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 10.668395s wall, 10.671875s user + 0.078125s system = 10.750000s CPU (100.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.10783e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 8.700623s wall, 8.687500s user + 0.000000s system = 8.687500s CPU (99.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.10778e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 8.722177s wall, 8.718750s user + 0.000000s system = 8.718750s CPU (100.0%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 2.10802e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 6.141168s wall, 6.140625s user + 0.000000s system = 6.140625s CPU (100.0%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1022 : len = 2.10818e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 4.922260s wall, 4.921875s user + 0.000000s system = 4.921875s CPU (100.0%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.10816e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 4.824917s wall, 4.828125s user + 0.000000s system = 4.828125s CPU (100.1%)

PHY-1001 : ===== DR Iter 14 =====
PHY-1022 : len = 2.10821e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 3.506292s wall, 3.515625s user + 0.000000s system = 3.515625s CPU (100.3%)

PHY-1001 : ===== DR Iter 15 =====
PHY-1022 : len = 2.10818e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.196756s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.2%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.10816e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.228747s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.5%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.10819e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.280521s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.3%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.10826e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.445885s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (98.1%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.10829e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.641099s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (99.9%)

PHY-1001 : ===== DR Iter 20 =====
PHY-1022 : len = 2.10828e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.192006s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (122.1%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.10822e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.245233s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (133.8%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 2.10822e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.227445s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.2%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 2.10822e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.304250s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (102.7%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.10822e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.425850s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.1%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.10826e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.415569s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (101.5%)

PHY-1001 : ===== DR Iter 26 =====
PHY-1022 : len = 2.10827e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 26; 0.160499s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.4%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2296/13835(16%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -38.159  |  -1028.746  |  483  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 3.124855s wall, 3.125000s user + 0.000000s system = 3.125000s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 1243 feed throughs used by 873 nets
PHY-1001 : End commit to database; 2.291504s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 1110, reserve = 1116, peak = 1110.
PHY-1001 : End phase 3; 114.250930s wall, 124.281250s user + 0.234375s system = 124.515625s CPU (109.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 63 pins with SWNS -36.939ns STNS -1015.326ns FEP 483.
PHY-1001 : End OPT Iter 1; 0.470307s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.7%)

PHY-1022 : len = 2.10839e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.705641s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (101.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-36.939ns, -1015.326ns, 483}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.10826e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.155156s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.10827e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.154825s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.9%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2296/13835(16%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -37.600  |  -1022.597  |  483  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 3.129317s wall, 3.125000s user + 0.000000s system = 3.125000s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 1243 feed throughs used by 874 nets
PHY-1001 : End commit to database; 2.391408s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 1119, reserve = 1125, peak = 1119.
PHY-1001 : End phase 4; 6.586450s wall, 6.593750s user + 0.000000s system = 6.593750s CPU (100.1%)

PHY-1003 : Routed, final wirelength = 2.10827e+06
PHY-1001 : Current memory(MB): used = 1120, reserve = 1126, peak = 1120.
PHY-1001 : End export database. 0.063717s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.1%)

PHY-1001 : End detail routing;  199.992854s wall, 238.281250s user + 0.765625s system = 239.046875s CPU (119.5%)

RUN-1003 : finish command "route" in  205.271804s wall, 245.015625s user + 0.984375s system = 246.000000s CPU (119.8%)

RUN-1004 : used memory is 1115 MB, reserved memory is 1122 MB, peak memory is 1120 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        84
  #input                   19
  #output                  62
  #inout                    3

Utilization Statistics
#lut                    11868   out of  19600   60.55%
#reg                     3860   out of  19600   19.69%
#le                     12108
  #lut only              8248   out of  12108   68.12%
  #reg only               240   out of  12108    1.98%
  #lut&reg               3620   out of  12108   29.90%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       84   out of    186   45.16%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      14   out of     16   87.50%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                    Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                        2309
#2        differentiator/filter/CLK                  GCLK               lslice             RSSI_reader/reg2_syn_49.q0                                319
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                            75
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                        66
#5        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             APB_Keyboard/KeyToCol/reg7_syn_13.q1                      16
#6        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                        16
#7        ledwater/light_clk                         GCLK               mslice             ledwater/light_clk_reg_syn_9.q1                           12
#8        APB_Keyboard/KeyToCol/sa_clk               GCLK               mslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1                 8
#9        ethernet/u1/gmii_rx_clk_in                 GCLK               lslice             ethernet/u1/gmii_rx_clk_in_syn_7.f1                       8
#10       u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_clkgen/spi_clk_reg_syn_182.q0    4
#11       i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             i2c/DUT_FIFO_TX/reg0_syn_74.f1                            2
#12       APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0                       1
#13       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                           1
#14       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                        0
#15       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                        0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
   data_speed       INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   LED_Out[7]      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
   LED_Out[6]      OUTPUT        E16        LVCMOS33           8            NONE       NONE    
   LED_Out[5]      OUTPUT        E13        LVCMOS33           8            NONE       NONE    
   LED_Out[4]      OUTPUT        C16        LVCMOS33           8            NONE       NONE    
   LED_Out[3]      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
   LED_Out[2]      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   LED_Out[1]      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   LED_Out[0]      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8          PULLDOWN     NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8          PULLDOWN     NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      wren         OUTPUT        J12        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |12108  |10753   |1115    |3866    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |12     |12      |0       |3       |0       |0       |
|  APBTube                               |APBTube                         |102    |87      |10      |69      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |16     |16      |0       |3       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |106    |91      |15      |64      |0       |0       |
|    KeyToCol                            |KeyToCol                        |89     |74      |15      |48      |0       |0       |
|  Buzzer                                |Buzzer                          |594    |530     |44      |297     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |66     |66      |0       |55      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |58     |50      |8       |29      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |56     |48      |8       |29      |0       |0       |
|    BDMA_BGM                            |BDMA                            |34     |34      |0       |29      |0       |0       |
|    BDMA_Sound                          |BDMA                            |35     |35      |0       |31      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |57     |44      |8       |30      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |51     |42      |8       |26      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |10     |10      |0       |3       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |4      |4       |0       |1       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |96     |90      |6       |21      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |105    |99      |6       |22      |0       |0       |
|  Interface_9341                        |Interface_9341                  |10     |10      |0       |4       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |136    |130     |6       |44      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |114    |106     |8       |12      |0       |0       |
|  Printer                               |Printer                         |319    |292     |26      |139     |0       |0       |
|    LCD_ini                             |LCD_ini                         |72     |62      |9       |25      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |56     |56      |0       |33      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |51     |51      |0       |21      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |51     |51      |0       |18      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |4      |4       |0       |1       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |7      |7       |0       |0       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |22     |18      |4       |10      |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |168    |168     |0       |97      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |36     |36      |0       |22      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |15     |15      |0       |15      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |17     |17      |0       |16      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |17     |17      |0       |16      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |6      |6       |0       |1       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |4      |4       |0       |1       |0       |0       |
|    u_realtanksocbusdecs1               |RealTankSoCBusDecS1             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusdecs2               |RealTankSoCBusDecS2             |1      |1       |0       |1       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |1      |1       |0       |1       |0       |0       |
|    u_realtanksocbusdecs3               |RealTankSoCBusDecS3             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |48     |48      |0       |16      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |46     |46      |0       |14      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |4      |4       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |4      |4       |0       |1       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |12     |12      |0       |3       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |8      |8       |0       |2       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |8      |8       |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |6      |6       |0       |2       |0       |0       |
|  SNR_reader                            |SNR_reader                      |539    |352     |187     |47      |0       |0       |
|  Timer                                 |Timer                           |42     |32      |10      |24      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |177    |163     |12      |108     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |65     |65      |0       |13      |0       |0       |
|  apb_ethernet                          |apb_ethernet                    |2      |2       |0       |1       |0       |0       |
|  apb_ledwater                          |apb_ledwater                    |2      |2       |0       |1       |0       |0       |
|  differentiator                        |differentiator                  |1150   |534     |425     |469     |0       |26      |
|    filter                              |filter                          |1119   |516     |419     |452     |0       |24      |
|  ethernet                              |ethernet                        |291    |253     |38      |81      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |274    |236     |38      |68      |0       |0       |
|    counter_fifo                        |counter_fifo                    |2      |2       |0       |2       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    u1                                  |util_gmii_to_rgmii              |15     |15      |0       |11      |0       |0       |
|  i2c                                   |i2c                             |427    |332     |92      |86      |0       |0       |
|    DUT_APB                             |apb                             |21     |18      |0       |21      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |56     |56      |0       |14      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |350    |258     |92      |51      |0       |0       |
|  ledwater                              |ledwater                        |61     |55      |6       |37      |0       |0       |
|  pwm_dac                               |pwm                             |495    |362     |132     |48      |0       |0       |
|  sample_down                           |sample_down                     |12     |6       |0       |12      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |1       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |2      |2       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |6090   |6028    |59      |1580    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |1014   |969     |41      |552     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |117    |113     |0       |115     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |10     |10      |0       |5       |0       |0       |
|    u_spictrl                           |spi_master_controller           |576    |535     |41      |169     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |72     |67      |5       |22      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |75     |57      |18      |31      |0       |0       |
|      u_txreg                           |spi_master_tx                   |399    |381     |18      |114     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |311    |311     |0       |263     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7843  
    #2          2       3079  
    #3          3       1454  
    #4          4       780   
    #5        5-10      1093  
    #6        11-50     783   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.23            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.191349s wall, 3.781250s user + 0.015625s system = 3.796875s CPU (173.3%)

RUN-1004 : used memory is 1105 MB, reserved memory is 1111 MB, peak memory is 1148 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65865, tnet num: 14849, tinst num: 6366, tnode num: 76078, tedge num: 112942.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.739899s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (100.6%)

RUN-1004 : used memory is 1103 MB, reserved memory is 1110 MB, peak memory is 1148 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 15 (10 unconstrainted).
TMR-5009 WARNING: No clock constraint on 10 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	ledwater/light_clk_syn_6
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.201750s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (100.1%)

RUN-1004 : used memory is 1104 MB, reserved memory is 1110 MB, peak memory is 1148 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6366
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 15148, pip num: 168023
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1243
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3203 valid insts, and 460604 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  14.461638s wall, 194.578125s user + 2.375000s system = 196.953125s CPU (1361.9%)

RUN-1004 : used memory is 1143 MB, reserved memory is 1158 MB, peak memory is 1326 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220718_214235.log"
