Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 572beda8872e4ec980c11d3d5d6a19c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'arst_n' [C:/Users/mac/Desktop/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rst' [C:/Users/mac/Desktop/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Video_Mode' [C:/Users/mac/Desktop/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/mac/Desktop/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/Video_Generator.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/mac/Desktop/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/Video_Generator.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/mac/Desktop/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/Video_Generator.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rst' [C:/Users/mac/Desktop/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'En' [C:/Users/mac/Desktop/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Gray_Gate' [C:/Users/mac/Desktop/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/Image_Process_Edge.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'Delay_Num' [C:/Users/mac/Desktop/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Edge_Check_0/sim/Edge_Check.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Accuracy_Num' [C:/Users/mac/Desktop/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/Image_Process_Edge.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv_comp
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=15,clki...]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [syncasync_default]
Compiling architecture behavioral of entity xil_defaultlib.ClockGen [\ClockGen(kclkrange=2,kclkprimit...]
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kclkprimitive="PLL",kcl...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.Driver_HDMI_default
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.Picture_R_Rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.Picture_G_Rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.Picture_B_Rom
Compiling module xil_defaultlib.Video_Generator
Compiling module xil_defaultlib.Delay_Signal
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12 [\c_shift_ram_v12_0_12(c_xdevicef...]
Compiling architecture shift_line_arch of entity xil_defaultlib.Shift_Line [shift_line_default]
Compiling module xil_defaultlib.Edge_Check
Compiling module xil_defaultlib.Edge_Check_0
Compiling module xil_defaultlib.RGB_To_Gray
Compiling module xil_defaultlib.RGB_To_Gray_0
Compiling module xil_defaultlib.Image_Process
Compiling module xil_defaultlib.HDMI_Demo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
